
CBU-Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010244  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000638  080103e8  080103e8  000203e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010a20  08010a20  000301fc  2**0
                  CONTENTS
  4 .ARM          00000008  08010a20  08010a20  00020a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010a28  08010a28  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010a28  08010a28  00020a28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010a2c  08010a2c  00020a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08010a30  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000029f0  200001fc  08010c2c  000301fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002bec  08010c2c  00032bec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000211ac  00000000  00000000  0003026f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000462a  00000000  00000000  0005141b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d18  00000000  00000000  00055a48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016b5  00000000  00000000  00057760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00005e89  00000000  00000000  00058e15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f8d8  00000000  00000000  0005ec9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f2b33  00000000  00000000  0007e576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009180  00000000  00000000  001710ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009d  00000000  00000000  0017a22c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001fc 	.word	0x200001fc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080103cc 	.word	0x080103cc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000200 	.word	0x20000200
 80001dc:	080103cc 	.word	0x080103cc

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9a6 	b.w	800101c <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9e08      	ldr	r6, [sp, #32]
 8000d5a:	460d      	mov	r5, r1
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	460f      	mov	r7, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14a      	bne.n	8000dfa <__udivmoddi4+0xa6>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4694      	mov	ip, r2
 8000d68:	d965      	bls.n	8000e36 <__udivmoddi4+0xe2>
 8000d6a:	fab2 f382 	clz	r3, r2
 8000d6e:	b143      	cbz	r3, 8000d82 <__udivmoddi4+0x2e>
 8000d70:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d74:	f1c3 0220 	rsb	r2, r3, #32
 8000d78:	409f      	lsls	r7, r3
 8000d7a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d7e:	4317      	orrs	r7, r2
 8000d80:	409c      	lsls	r4, r3
 8000d82:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d86:	fa1f f58c 	uxth.w	r5, ip
 8000d8a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d8e:	0c22      	lsrs	r2, r4, #16
 8000d90:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d94:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d98:	fb01 f005 	mul.w	r0, r1, r5
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x62>
 8000da0:	eb1c 0202 	adds.w	r2, ip, r2
 8000da4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000da8:	f080 811c 	bcs.w	8000fe4 <__udivmoddi4+0x290>
 8000dac:	4290      	cmp	r0, r2
 8000dae:	f240 8119 	bls.w	8000fe4 <__udivmoddi4+0x290>
 8000db2:	3902      	subs	r1, #2
 8000db4:	4462      	add	r2, ip
 8000db6:	1a12      	subs	r2, r2, r0
 8000db8:	b2a4      	uxth	r4, r4
 8000dba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dc6:	fb00 f505 	mul.w	r5, r0, r5
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	d90a      	bls.n	8000de4 <__udivmoddi4+0x90>
 8000dce:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dd6:	f080 8107 	bcs.w	8000fe8 <__udivmoddi4+0x294>
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	f240 8104 	bls.w	8000fe8 <__udivmoddi4+0x294>
 8000de0:	4464      	add	r4, ip
 8000de2:	3802      	subs	r0, #2
 8000de4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000de8:	1b64      	subs	r4, r4, r5
 8000dea:	2100      	movs	r1, #0
 8000dec:	b11e      	cbz	r6, 8000df6 <__udivmoddi4+0xa2>
 8000dee:	40dc      	lsrs	r4, r3
 8000df0:	2300      	movs	r3, #0
 8000df2:	e9c6 4300 	strd	r4, r3, [r6]
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0xbc>
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	f000 80ed 	beq.w	8000fde <__udivmoddi4+0x28a>
 8000e04:	2100      	movs	r1, #0
 8000e06:	e9c6 0500 	strd	r0, r5, [r6]
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e10:	fab3 f183 	clz	r1, r3
 8000e14:	2900      	cmp	r1, #0
 8000e16:	d149      	bne.n	8000eac <__udivmoddi4+0x158>
 8000e18:	42ab      	cmp	r3, r5
 8000e1a:	d302      	bcc.n	8000e22 <__udivmoddi4+0xce>
 8000e1c:	4282      	cmp	r2, r0
 8000e1e:	f200 80f8 	bhi.w	8001012 <__udivmoddi4+0x2be>
 8000e22:	1a84      	subs	r4, r0, r2
 8000e24:	eb65 0203 	sbc.w	r2, r5, r3
 8000e28:	2001      	movs	r0, #1
 8000e2a:	4617      	mov	r7, r2
 8000e2c:	2e00      	cmp	r6, #0
 8000e2e:	d0e2      	beq.n	8000df6 <__udivmoddi4+0xa2>
 8000e30:	e9c6 4700 	strd	r4, r7, [r6]
 8000e34:	e7df      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e36:	b902      	cbnz	r2, 8000e3a <__udivmoddi4+0xe6>
 8000e38:	deff      	udf	#255	; 0xff
 8000e3a:	fab2 f382 	clz	r3, r2
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f040 8090 	bne.w	8000f64 <__udivmoddi4+0x210>
 8000e44:	1a8a      	subs	r2, r1, r2
 8000e46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4a:	fa1f fe8c 	uxth.w	lr, ip
 8000e4e:	2101      	movs	r1, #1
 8000e50:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e54:	fb07 2015 	mls	r0, r7, r5, r2
 8000e58:	0c22      	lsrs	r2, r4, #16
 8000e5a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e5e:	fb0e f005 	mul.w	r0, lr, r5
 8000e62:	4290      	cmp	r0, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x124>
 8000e66:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x122>
 8000e70:	4290      	cmp	r0, r2
 8000e72:	f200 80cb 	bhi.w	800100c <__udivmoddi4+0x2b8>
 8000e76:	4645      	mov	r5, r8
 8000e78:	1a12      	subs	r2, r2, r0
 8000e7a:	b2a4      	uxth	r4, r4
 8000e7c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e80:	fb07 2210 	mls	r2, r7, r0, r2
 8000e84:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e88:	fb0e fe00 	mul.w	lr, lr, r0
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x14e>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e98:	d202      	bcs.n	8000ea0 <__udivmoddi4+0x14c>
 8000e9a:	45a6      	cmp	lr, r4
 8000e9c:	f200 80bb 	bhi.w	8001016 <__udivmoddi4+0x2c2>
 8000ea0:	4610      	mov	r0, r2
 8000ea2:	eba4 040e 	sub.w	r4, r4, lr
 8000ea6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eaa:	e79f      	b.n	8000dec <__udivmoddi4+0x98>
 8000eac:	f1c1 0720 	rsb	r7, r1, #32
 8000eb0:	408b      	lsls	r3, r1
 8000eb2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eb6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eba:	fa05 f401 	lsl.w	r4, r5, r1
 8000ebe:	fa20 f307 	lsr.w	r3, r0, r7
 8000ec2:	40fd      	lsrs	r5, r7
 8000ec4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec8:	4323      	orrs	r3, r4
 8000eca:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ece:	fa1f fe8c 	uxth.w	lr, ip
 8000ed2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ed6:	0c1c      	lsrs	r4, r3, #16
 8000ed8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000edc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ee0:	42a5      	cmp	r5, r4
 8000ee2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eea:	d90b      	bls.n	8000f04 <__udivmoddi4+0x1b0>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ef4:	f080 8088 	bcs.w	8001008 <__udivmoddi4+0x2b4>
 8000ef8:	42a5      	cmp	r5, r4
 8000efa:	f240 8085 	bls.w	8001008 <__udivmoddi4+0x2b4>
 8000efe:	f1a8 0802 	sub.w	r8, r8, #2
 8000f02:	4464      	add	r4, ip
 8000f04:	1b64      	subs	r4, r4, r5
 8000f06:	b29d      	uxth	r5, r3
 8000f08:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f0c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f10:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f14:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f18:	45a6      	cmp	lr, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x1da>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f24:	d26c      	bcs.n	8001000 <__udivmoddi4+0x2ac>
 8000f26:	45a6      	cmp	lr, r4
 8000f28:	d96a      	bls.n	8001000 <__udivmoddi4+0x2ac>
 8000f2a:	3b02      	subs	r3, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f32:	fba3 9502 	umull	r9, r5, r3, r2
 8000f36:	eba4 040e 	sub.w	r4, r4, lr
 8000f3a:	42ac      	cmp	r4, r5
 8000f3c:	46c8      	mov	r8, r9
 8000f3e:	46ae      	mov	lr, r5
 8000f40:	d356      	bcc.n	8000ff0 <__udivmoddi4+0x29c>
 8000f42:	d053      	beq.n	8000fec <__udivmoddi4+0x298>
 8000f44:	b156      	cbz	r6, 8000f5c <__udivmoddi4+0x208>
 8000f46:	ebb0 0208 	subs.w	r2, r0, r8
 8000f4a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f4e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f52:	40ca      	lsrs	r2, r1
 8000f54:	40cc      	lsrs	r4, r1
 8000f56:	4317      	orrs	r7, r2
 8000f58:	e9c6 7400 	strd	r7, r4, [r6]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	2100      	movs	r1, #0
 8000f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f64:	f1c3 0120 	rsb	r1, r3, #32
 8000f68:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f6c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f70:	fa25 f101 	lsr.w	r1, r5, r1
 8000f74:	409d      	lsls	r5, r3
 8000f76:	432a      	orrs	r2, r5
 8000f78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f7c:	fa1f fe8c 	uxth.w	lr, ip
 8000f80:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f84:	fb07 1510 	mls	r5, r7, r0, r1
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f8e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f92:	428d      	cmp	r5, r1
 8000f94:	fa04 f403 	lsl.w	r4, r4, r3
 8000f98:	d908      	bls.n	8000fac <__udivmoddi4+0x258>
 8000f9a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f9e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fa2:	d22f      	bcs.n	8001004 <__udivmoddi4+0x2b0>
 8000fa4:	428d      	cmp	r5, r1
 8000fa6:	d92d      	bls.n	8001004 <__udivmoddi4+0x2b0>
 8000fa8:	3802      	subs	r0, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	1b49      	subs	r1, r1, r5
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fb4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fb8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fbc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fc0:	4291      	cmp	r1, r2
 8000fc2:	d908      	bls.n	8000fd6 <__udivmoddi4+0x282>
 8000fc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fc8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fcc:	d216      	bcs.n	8000ffc <__udivmoddi4+0x2a8>
 8000fce:	4291      	cmp	r1, r2
 8000fd0:	d914      	bls.n	8000ffc <__udivmoddi4+0x2a8>
 8000fd2:	3d02      	subs	r5, #2
 8000fd4:	4462      	add	r2, ip
 8000fd6:	1a52      	subs	r2, r2, r1
 8000fd8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fdc:	e738      	b.n	8000e50 <__udivmoddi4+0xfc>
 8000fde:	4631      	mov	r1, r6
 8000fe0:	4630      	mov	r0, r6
 8000fe2:	e708      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000fe4:	4639      	mov	r1, r7
 8000fe6:	e6e6      	b.n	8000db6 <__udivmoddi4+0x62>
 8000fe8:	4610      	mov	r0, r2
 8000fea:	e6fb      	b.n	8000de4 <__udivmoddi4+0x90>
 8000fec:	4548      	cmp	r0, r9
 8000fee:	d2a9      	bcs.n	8000f44 <__udivmoddi4+0x1f0>
 8000ff0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ff4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	e7a3      	b.n	8000f44 <__udivmoddi4+0x1f0>
 8000ffc:	4645      	mov	r5, r8
 8000ffe:	e7ea      	b.n	8000fd6 <__udivmoddi4+0x282>
 8001000:	462b      	mov	r3, r5
 8001002:	e794      	b.n	8000f2e <__udivmoddi4+0x1da>
 8001004:	4640      	mov	r0, r8
 8001006:	e7d1      	b.n	8000fac <__udivmoddi4+0x258>
 8001008:	46d0      	mov	r8, sl
 800100a:	e77b      	b.n	8000f04 <__udivmoddi4+0x1b0>
 800100c:	3d02      	subs	r5, #2
 800100e:	4462      	add	r2, ip
 8001010:	e732      	b.n	8000e78 <__udivmoddi4+0x124>
 8001012:	4608      	mov	r0, r1
 8001014:	e70a      	b.n	8000e2c <__udivmoddi4+0xd8>
 8001016:	4464      	add	r4, ip
 8001018:	3802      	subs	r0, #2
 800101a:	e742      	b.n	8000ea2 <__udivmoddi4+0x14e>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <case_insensitive_strcmp>:
    return version;
}

/* Case insensitive string comparison, doesn't consider two NULL pointers equal though */
static int case_insensitive_strcmp(const unsigned char *string1, const unsigned char *string2)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6039      	str	r1, [r7, #0]
    if ((string1 == NULL) || (string2 == NULL))
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d002      	beq.n	8001036 <case_insensitive_strcmp+0x16>
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d101      	bne.n	800103a <case_insensitive_strcmp+0x1a>
    {
        return 1;
 8001036:	2301      	movs	r3, #1
 8001038:	e056      	b.n	80010e8 <case_insensitive_strcmp+0xc8>
    }

    if (string1 == string2)
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	429a      	cmp	r2, r3
 8001040:	d10d      	bne.n	800105e <case_insensitive_strcmp+0x3e>
    {
        return 0;
 8001042:	2300      	movs	r3, #0
 8001044:	e050      	b.n	80010e8 <case_insensitive_strcmp+0xc8>
    }

    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
    {
        if (*string1 == '\0')
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d101      	bne.n	8001052 <case_insensitive_strcmp+0x32>
        {
            return 0;
 800104e:	2300      	movs	r3, #0
 8001050:	e04a      	b.n	80010e8 <case_insensitive_strcmp+0xc8>
    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	3301      	adds	r3, #1
 8001056:	607b      	str	r3, [r7, #4]
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	3301      	adds	r3, #1
 800105c:	603b      	str	r3, [r7, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	73fb      	strb	r3, [r7, #15]
 8001064:	7bfb      	ldrb	r3, [r7, #15]
 8001066:	3301      	adds	r3, #1
 8001068:	4a22      	ldr	r2, [pc, #136]	; (80010f4 <case_insensitive_strcmp+0xd4>)
 800106a:	4413      	add	r3, r2
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	f003 0303 	and.w	r3, r3, #3
 8001072:	2b01      	cmp	r3, #1
 8001074:	d103      	bne.n	800107e <case_insensitive_strcmp+0x5e>
 8001076:	7bfb      	ldrb	r3, [r7, #15]
 8001078:	f103 0220 	add.w	r2, r3, #32
 800107c:	e000      	b.n	8001080 <case_insensitive_strcmp+0x60>
 800107e:	7bfa      	ldrb	r2, [r7, #15]
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	73bb      	strb	r3, [r7, #14]
 8001086:	7bbb      	ldrb	r3, [r7, #14]
 8001088:	3301      	adds	r3, #1
 800108a:	491a      	ldr	r1, [pc, #104]	; (80010f4 <case_insensitive_strcmp+0xd4>)
 800108c:	440b      	add	r3, r1
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	f003 0303 	and.w	r3, r3, #3
 8001094:	2b01      	cmp	r3, #1
 8001096:	d102      	bne.n	800109e <case_insensitive_strcmp+0x7e>
 8001098:	7bbb      	ldrb	r3, [r7, #14]
 800109a:	3320      	adds	r3, #32
 800109c:	e000      	b.n	80010a0 <case_insensitive_strcmp+0x80>
 800109e:	7bbb      	ldrb	r3, [r7, #14]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d0d0      	beq.n	8001046 <case_insensitive_strcmp+0x26>
        }
    }

    return tolower(*string1) - tolower(*string2);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	737b      	strb	r3, [r7, #13]
 80010aa:	7b7b      	ldrb	r3, [r7, #13]
 80010ac:	3301      	adds	r3, #1
 80010ae:	4a11      	ldr	r2, [pc, #68]	; (80010f4 <case_insensitive_strcmp+0xd4>)
 80010b0:	4413      	add	r3, r2
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	f003 0303 	and.w	r3, r3, #3
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d103      	bne.n	80010c4 <case_insensitive_strcmp+0xa4>
 80010bc:	7b7b      	ldrb	r3, [r7, #13]
 80010be:	f103 0220 	add.w	r2, r3, #32
 80010c2:	e000      	b.n	80010c6 <case_insensitive_strcmp+0xa6>
 80010c4:	7b7a      	ldrb	r2, [r7, #13]
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	733b      	strb	r3, [r7, #12]
 80010cc:	7b3b      	ldrb	r3, [r7, #12]
 80010ce:	3301      	adds	r3, #1
 80010d0:	4908      	ldr	r1, [pc, #32]	; (80010f4 <case_insensitive_strcmp+0xd4>)
 80010d2:	440b      	add	r3, r1
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	f003 0303 	and.w	r3, r3, #3
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d102      	bne.n	80010e4 <case_insensitive_strcmp+0xc4>
 80010de:	7b3b      	ldrb	r3, [r7, #12]
 80010e0:	3320      	adds	r3, #32
 80010e2:	e000      	b.n	80010e6 <case_insensitive_strcmp+0xc6>
 80010e4:	7b3b      	ldrb	r3, [r7, #12]
 80010e6:	1ad3      	subs	r3, r2, r3
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr
 80010f4:	080106a8 	.word	0x080106a8

080010f8 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8001106:	2300      	movs	r3, #0
 8001108:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d101      	bne.n	8001114 <cJSON_strdup+0x1c>
    {
        return NULL;
 8001110:	2300      	movs	r3, #0
 8001112:	e015      	b.n	8001140 <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f7ff f86d 	bl	80001f4 <strlen>
 800111a:	4603      	mov	r3, r0
 800111c:	3301      	adds	r3, #1
 800111e:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	68f8      	ldr	r0, [r7, #12]
 8001126:	4798      	blx	r3
 8001128:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d101      	bne.n	8001134 <cJSON_strdup+0x3c>
    {
        return NULL;
 8001130:	2300      	movs	r3, #0
 8001132:	e005      	b.n	8001140 <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 8001134:	68fa      	ldr	r2, [r7, #12]
 8001136:	6879      	ldr	r1, [r7, #4]
 8001138:	68b8      	ldr	r0, [r7, #8]
 800113a:	f00c fd8c 	bl	800dc56 <memcpy>

    return copy;
 800113e:	68bb      	ldr	r3, [r7, #8]
}
 8001140:	4618      	mov	r0, r3
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2028      	movs	r0, #40	; 0x28
 8001156:	4798      	blx	r3
 8001158:	60f8      	str	r0, [r7, #12]
    if (node)
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d004      	beq.n	800116a <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8001160:	2228      	movs	r2, #40	; 0x28
 8001162:	2100      	movs	r1, #0
 8001164:	68f8      	ldr	r0, [r7, #12]
 8001166:	f00c fc82 	bl	800da6e <memset>
    }

    return node;
 800116a:	68fb      	ldr	r3, [r7, #12]
}
 800116c:	4618      	mov	r0, r3
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8001180:	e037      	b.n	80011f2 <cJSON_Delete+0x7e>
    {
        next = item->next;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001190:	2b00      	cmp	r3, #0
 8001192:	d108      	bne.n	80011a6 <cJSON_Delete+0x32>
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d004      	beq.n	80011a6 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff ffe7 	bl	8001174 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	68db      	ldr	r3, [r3, #12]
 80011aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d109      	bne.n	80011c6 <cJSON_Delete+0x52>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	691b      	ldr	r3, [r3, #16]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d005      	beq.n	80011c6 <cJSON_Delete+0x52>
        {
            global_hooks.deallocate(item->valuestring);
 80011ba:	4b12      	ldr	r3, [pc, #72]	; (8001204 <cJSON_Delete+0x90>)
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	6912      	ldr	r2, [r2, #16]
 80011c2:	4610      	mov	r0, r2
 80011c4:	4798      	blx	r3
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	68db      	ldr	r3, [r3, #12]
 80011ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d109      	bne.n	80011e6 <cJSON_Delete+0x72>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6a1b      	ldr	r3, [r3, #32]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d005      	beq.n	80011e6 <cJSON_Delete+0x72>
        {
            global_hooks.deallocate(item->string);
 80011da:	4b0a      	ldr	r3, [pc, #40]	; (8001204 <cJSON_Delete+0x90>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	6a12      	ldr	r2, [r2, #32]
 80011e2:	4610      	mov	r0, r2
 80011e4:	4798      	blx	r3
        }
        global_hooks.deallocate(item);
 80011e6:	4b07      	ldr	r3, [pc, #28]	; (8001204 <cJSON_Delete+0x90>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	4798      	blx	r3
        item = next;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d1c4      	bne.n	8001182 <cJSON_Delete+0xe>
    }
}
 80011f8:	bf00      	nop
 80011fa:	bf00      	nop
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000000 	.word	0x20000000

08001208 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 800120c:	232e      	movs	r3, #46	; 0x2e
#endif
}
 800120e:	4618      	mov	r0, r3
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <parse_number>:
/* get a pointer to the buffer at the position */
#define buffer_at_offset(buffer) ((buffer)->content + (buffer)->offset)

/* Parse the input text to generate a number, and populate the result into item. */
static cJSON_bool parse_number(cJSON * const item, parse_buffer * const input_buffer)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b098      	sub	sp, #96	; 0x60
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	6039      	str	r1, [r7, #0]
    double number = 0;
 8001222:	f04f 0200 	mov.w	r2, #0
 8001226:	f04f 0300 	mov.w	r3, #0
 800122a:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    unsigned char *after_end = NULL;
 800122e:	2300      	movs	r3, #0
 8001230:	64bb      	str	r3, [r7, #72]	; 0x48
    unsigned char number_c_string[64];
    unsigned char decimal_point = get_decimal_point();
 8001232:	f7ff ffe9 	bl	8001208 <get_decimal_point>
 8001236:	4603      	mov	r3, r0
 8001238:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    size_t i = 0;
 800123c:	2300      	movs	r3, #0
 800123e:	65fb      	str	r3, [r7, #92]	; 0x5c

    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d003      	beq.n	800124e <parse_number+0x36>
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d101      	bne.n	8001252 <parse_number+0x3a>
    {
        return false;
 800124e:	2300      	movs	r3, #0
 8001250:	e0a0      	b.n	8001394 <parse_number+0x17c>
    }

    /* copy the number into a temporary buffer and replace '.' with the decimal point
     * of the current locale (for strtod)
     * This also takes care of '\0' not necessarily being available for marking the end of the input */
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 8001252:	2300      	movs	r3, #0
 8001254:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001256:	e03d      	b.n	80012d4 <parse_number+0xbc>
    {
        switch (buffer_at_offset(input_buffer)[i])
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	6899      	ldr	r1, [r3, #8]
 8001260:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001262:	440b      	add	r3, r1
 8001264:	4413      	add	r3, r2
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b45      	cmp	r3, #69	; 0x45
 800126a:	dc17      	bgt.n	800129c <parse_number+0x84>
 800126c:	2b2b      	cmp	r3, #43	; 0x2b
 800126e:	db40      	blt.n	80012f2 <parse_number+0xda>
 8001270:	3b2b      	subs	r3, #43	; 0x2b
 8001272:	2201      	movs	r2, #1
 8001274:	409a      	lsls	r2, r3
 8001276:	4b4c      	ldr	r3, [pc, #304]	; (80013a8 <parse_number+0x190>)
 8001278:	4013      	ands	r3, r2
 800127a:	2b00      	cmp	r3, #0
 800127c:	bf14      	ite	ne
 800127e:	2301      	movne	r3, #1
 8001280:	2300      	moveq	r3, #0
 8001282:	b2db      	uxtb	r3, r3
 8001284:	2b00      	cmp	r3, #0
 8001286:	d10b      	bne.n	80012a0 <parse_number+0x88>
 8001288:	f002 0308 	and.w	r3, r2, #8
 800128c:	2b00      	cmp	r3, #0
 800128e:	bf14      	ite	ne
 8001290:	2301      	movne	r3, #1
 8001292:	2300      	moveq	r3, #0
 8001294:	b2db      	uxtb	r3, r3
 8001296:	2b00      	cmp	r3, #0
 8001298:	d111      	bne.n	80012be <parse_number+0xa6>
            case '.':
                number_c_string[i] = decimal_point;
                break;

            default:
                goto loop_end;
 800129a:	e02a      	b.n	80012f2 <parse_number+0xda>
        switch (buffer_at_offset(input_buffer)[i])
 800129c:	2b65      	cmp	r3, #101	; 0x65
 800129e:	d128      	bne.n	80012f2 <parse_number+0xda>
                number_c_string[i] = buffer_at_offset(input_buffer)[i];
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	6899      	ldr	r1, [r3, #8]
 80012a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012aa:	440b      	add	r3, r1
 80012ac:	4413      	add	r3, r2
 80012ae:	7819      	ldrb	r1, [r3, #0]
 80012b0:	f107 0208 	add.w	r2, r7, #8
 80012b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012b6:	4413      	add	r3, r2
 80012b8:	460a      	mov	r2, r1
 80012ba:	701a      	strb	r2, [r3, #0]
                break;
 80012bc:	e007      	b.n	80012ce <parse_number+0xb6>
                number_c_string[i] = decimal_point;
 80012be:	f107 0208 	add.w	r2, r7, #8
 80012c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012c4:	4413      	add	r3, r2
 80012c6:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80012ca:	701a      	strb	r2, [r3, #0]
                break;
 80012cc:	bf00      	nop
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 80012ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012d0:	3301      	adds	r3, #1
 80012d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80012d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012d6:	2b3e      	cmp	r3, #62	; 0x3e
 80012d8:	d80d      	bhi.n	80012f6 <parse_number+0xde>
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d00a      	beq.n	80012f6 <parse_number+0xde>
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	689a      	ldr	r2, [r3, #8]
 80012e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012e6:	441a      	add	r2, r3
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d3b3      	bcc.n	8001258 <parse_number+0x40>
        }
    }
loop_end:
 80012f0:	e001      	b.n	80012f6 <parse_number+0xde>
                goto loop_end;
 80012f2:	bf00      	nop
 80012f4:	e000      	b.n	80012f8 <parse_number+0xe0>
loop_end:
 80012f6:	bf00      	nop
    number_c_string[i] = '\0';
 80012f8:	f107 0208 	add.w	r2, r7, #8
 80012fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012fe:	4413      	add	r3, r2
 8001300:	2200      	movs	r2, #0
 8001302:	701a      	strb	r2, [r3, #0]

    number = strtod((const char*)number_c_string, (char**)&after_end);
 8001304:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001308:	f107 0308 	add.w	r3, r7, #8
 800130c:	4611      	mov	r1, r2
 800130e:	4618      	mov	r0, r3
 8001310:	f00c fa4e 	bl	800d7b0 <strtod>
 8001314:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50
    if (number_c_string == after_end)
 8001318:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800131a:	f107 0308 	add.w	r3, r7, #8
 800131e:	429a      	cmp	r2, r3
 8001320:	d101      	bne.n	8001326 <parse_number+0x10e>
    {
        return false; /* parse_error */
 8001322:	2300      	movs	r3, #0
 8001324:	e036      	b.n	8001394 <parse_number+0x17c>
    }

    item->valuedouble = number;
 8001326:	6879      	ldr	r1, [r7, #4]
 8001328:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800132c:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* use saturation in case of overflow */
    if (number >= INT_MAX)
 8001330:	a31b      	add	r3, pc, #108	; (adr r3, 80013a0 <parse_number+0x188>)
 8001332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001336:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800133a:	f7ff fbfb 	bl	8000b34 <__aeabi_dcmpge>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d004      	beq.n	800134e <parse_number+0x136>
    {
        item->valueint = INT_MAX;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800134a:	615a      	str	r2, [r3, #20]
 800134c:	e015      	b.n	800137a <parse_number+0x162>
    }
    else if (number <= (double)INT_MIN)
 800134e:	f04f 0200 	mov.w	r2, #0
 8001352:	4b16      	ldr	r3, [pc, #88]	; (80013ac <parse_number+0x194>)
 8001354:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001358:	f7ff fbe2 	bl	8000b20 <__aeabi_dcmple>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d004      	beq.n	800136c <parse_number+0x154>
    {
        item->valueint = INT_MIN;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001368:	615a      	str	r2, [r3, #20]
 800136a:	e006      	b.n	800137a <parse_number+0x162>
    }
    else
    {
        item->valueint = (int)number;
 800136c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001370:	f7ff fc0a 	bl	8000b88 <__aeabi_d2iz>
 8001374:	4602      	mov	r2, r0
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	615a      	str	r2, [r3, #20]
    }

    item->type = cJSON_Number;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2208      	movs	r2, #8
 800137e:	60da      	str	r2, [r3, #12]

    input_buffer->offset += (size_t)(after_end - number_c_string);
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001386:	f107 0208 	add.w	r2, r7, #8
 800138a:	1a8a      	subs	r2, r1, r2
 800138c:	441a      	add	r2, r3
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	609a      	str	r2, [r3, #8]
    return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3760      	adds	r7, #96	; 0x60
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	f3af 8000 	nop.w
 80013a0:	ffc00000 	.word	0xffc00000
 80013a4:	41dfffff 	.word	0x41dfffff
 80013a8:	04007fe5 	.word	0x04007fe5
 80013ac:	c1e00000 	.word	0xc1e00000

080013b0 <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d003      	beq.n	80013d0 <ensure+0x20>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d101      	bne.n	80013d4 <ensure+0x24>
    {
        return NULL;
 80013d0:	2300      	movs	r3, #0
 80013d2:	e083      	b.n	80014dc <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d007      	beq.n	80013ec <ensure+0x3c>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689a      	ldr	r2, [r3, #8]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d301      	bcc.n	80013ec <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	e077      	b.n	80014dc <ensure+0x12c>
    }

    if (needed > INT_MAX)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	da01      	bge.n	80013f6 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	e072      	b.n	80014dc <ensure+0x12c>
    }

    needed += p->offset + 1;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	689a      	ldr	r2, [r3, #8]
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	4413      	add	r3, r2
 80013fe:	3301      	adds	r3, #1
 8001400:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	429a      	cmp	r2, r3
 800140a:	d805      	bhi.n	8001418 <ensure+0x68>
    {
        return p->buffer + p->offset;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	4413      	add	r3, r2
 8001416:	e061      	b.n	80014dc <ensure+0x12c>
    }

    if (p->noalloc) {
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	691b      	ldr	r3, [r3, #16]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <ensure+0x74>
        return NULL;
 8001420:	2300      	movs	r3, #0
 8001422:	e05b      	b.n	80014dc <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800142a:	d308      	bcc.n	800143e <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	2b00      	cmp	r3, #0
 8001430:	db03      	blt.n	800143a <ensure+0x8a>
        {
            newsize = INT_MAX;
 8001432:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8001436:	60bb      	str	r3, [r7, #8]
 8001438:	e004      	b.n	8001444 <ensure+0x94>
        }
        else
        {
            return NULL;
 800143a:	2300      	movs	r3, #0
 800143c:	e04e      	b.n	80014dc <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	005b      	lsls	r3, r3, #1
 8001442:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a1b      	ldr	r3, [r3, #32]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d018      	beq.n	800147e <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6a1b      	ldr	r3, [r3, #32]
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	6812      	ldr	r2, [r2, #0]
 8001454:	68b9      	ldr	r1, [r7, #8]
 8001456:	4610      	mov	r0, r2
 8001458:	4798      	blx	r3
 800145a:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d132      	bne.n	80014c8 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	69db      	ldr	r3, [r3, #28]
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	6812      	ldr	r2, [r2, #0]
 800146a:	4610      	mov	r0, r2
 800146c:	4798      	blx	r3
            p->length = 0;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2200      	movs	r2, #0
 8001472:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]

            return NULL;
 800147a:	2300      	movs	r3, #0
 800147c:	e02e      	b.n	80014dc <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	699b      	ldr	r3, [r3, #24]
 8001482:	68b8      	ldr	r0, [r7, #8]
 8001484:	4798      	blx	r3
 8001486:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d10d      	bne.n	80014aa <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	69db      	ldr	r3, [r3, #28]
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	6812      	ldr	r2, [r2, #0]
 8001496:	4610      	mov	r0, r2
 8001498:	4798      	blx	r3
            p->length = 0;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2200      	movs	r2, #0
 800149e:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]

            return NULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	e018      	b.n	80014dc <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6819      	ldr	r1, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	3301      	adds	r3, #1
 80014b4:	461a      	mov	r2, r3
 80014b6:	68f8      	ldr	r0, [r7, #12]
 80014b8:	f00c fbcd 	bl	800dc56 <memcpy>
        p->hooks.deallocate(p->buffer);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	69db      	ldr	r3, [r3, #28]
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	6812      	ldr	r2, [r2, #0]
 80014c4:	4610      	mov	r0, r2
 80014c6:	4798      	blx	r3
    }
    p->length = newsize;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	68ba      	ldr	r2, [r7, #8]
 80014cc:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	68fa      	ldr	r2, [r7, #12]
 80014d2:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	68fa      	ldr	r2, [r7, #12]
 80014da:	4413      	add	r3, r2
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 80014e4:	b590      	push	{r4, r7, lr}
 80014e6:	b085      	sub	sp, #20
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d013      	beq.n	800151e <update_offset+0x3a>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d00f      	beq.n	800151e <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	4413      	add	r3, r2
 8001508:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	689c      	ldr	r4, [r3, #8]
 800150e:	68f8      	ldr	r0, [r7, #12]
 8001510:	f7fe fe70 	bl	80001f4 <strlen>
 8001514:	4603      	mov	r3, r0
 8001516:	18e2      	adds	r2, r4, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	609a      	str	r2, [r3, #8]
 800151c:	e000      	b.n	8001520 <update_offset+0x3c>
        return;
 800151e:	bf00      	nop
}
 8001520:	3714      	adds	r7, #20
 8001522:	46bd      	mov	sp, r7
 8001524:	bd90      	pop	{r4, r7, pc}
	...

08001528 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 8001528:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800152c:	b087      	sub	sp, #28
 800152e:	af00      	add	r7, sp, #0
 8001530:	ed87 0b02 	vstr	d0, [r7, #8]
 8001534:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 8001538:	68b8      	ldr	r0, [r7, #8]
 800153a:	68fe      	ldr	r6, [r7, #12]
 800153c:	f026 4100 	bic.w	r1, r6, #2147483648	; 0x80000000
 8001540:	683a      	ldr	r2, [r7, #0]
 8001542:	687e      	ldr	r6, [r7, #4]
 8001544:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8001548:	f7ff fafe 	bl	8000b48 <__aeabi_dcmpgt>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d004      	beq.n	800155c <compare_double+0x34>
 8001552:	68bc      	ldr	r4, [r7, #8]
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800155a:	e003      	b.n	8001564 <compare_double+0x3c>
 800155c:	683c      	ldr	r4, [r7, #0]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001564:	e9c7 4504 	strd	r4, r5, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 8001568:	e9d7 2300 	ldrd	r2, r3, [r7]
 800156c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001570:	f7fe fea2 	bl	80002b8 <__aeabi_dsub>
 8001574:	4602      	mov	r2, r0
 8001576:	460b      	mov	r3, r1
 8001578:	4690      	mov	r8, r2
 800157a:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 800157e:	f04f 0200 	mov.w	r2, #0
 8001582:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <compare_double+0x8c>)
 8001584:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001588:	f7ff f84e 	bl	8000628 <__aeabi_dmul>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	2101      	movs	r1, #1
 8001592:	460c      	mov	r4, r1
 8001594:	4640      	mov	r0, r8
 8001596:	4649      	mov	r1, r9
 8001598:	f7ff fac2 	bl	8000b20 <__aeabi_dcmple>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d101      	bne.n	80015a6 <compare_double+0x7e>
 80015a2:	2300      	movs	r3, #0
 80015a4:	461c      	mov	r4, r3
 80015a6:	b2e3      	uxtb	r3, r4
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	371c      	adds	r7, #28
 80015ac:	46bd      	mov	sp, r7
 80015ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80015b2:	bf00      	nop
 80015b4:	3cb00000 	.word	0x3cb00000

080015b8 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 80015b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ba:	b093      	sub	sp, #76	; 0x4c
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    double d = item->valuedouble;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80015cc:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    int length = 0;
 80015d0:	2300      	movs	r3, #0
 80015d2:	647b      	str	r3, [r7, #68]	; 0x44
    size_t i = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	643b      	str	r3, [r7, #64]	; 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 80015d8:	2300      	movs	r3, #0
 80015da:	617b      	str	r3, [r7, #20]
 80015dc:	f107 0318 	add.w	r3, r7, #24
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	611a      	str	r2, [r3, #16]
 80015ec:	829a      	strh	r2, [r3, #20]
    unsigned char decimal_point = get_decimal_point();
 80015ee:	f7ff fe0b 	bl	8001208 <get_decimal_point>
 80015f2:	4603      	mov	r3, r0
 80015f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double test = 0.0;
 80015f8:	f04f 0200 	mov.w	r2, #0
 80015fc:	f04f 0300 	mov.w	r3, #0
 8001600:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d101      	bne.n	800160e <print_number+0x56>
    {
        return false;
 800160a:	2300      	movs	r3, #0
 800160c:	e0b4      	b.n	8001778 <print_number+0x1c0>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 800160e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001612:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001616:	f7ff faa1 	bl	8000b5c <__aeabi_dcmpun>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d121      	bne.n	8001664 <print_number+0xac>
 8001620:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 8001622:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001624:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001628:	2301      	movs	r3, #1
 800162a:	461e      	mov	r6, r3
 800162c:	f04f 32ff 	mov.w	r2, #4294967295
 8001630:	4b53      	ldr	r3, [pc, #332]	; (8001780 <print_number+0x1c8>)
 8001632:	4620      	mov	r0, r4
 8001634:	4629      	mov	r1, r5
 8001636:	f7ff fa91 	bl	8000b5c <__aeabi_dcmpun>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d10b      	bne.n	8001658 <print_number+0xa0>
 8001640:	f04f 32ff 	mov.w	r2, #4294967295
 8001644:	4b4e      	ldr	r3, [pc, #312]	; (8001780 <print_number+0x1c8>)
 8001646:	4620      	mov	r0, r4
 8001648:	4629      	mov	r1, r5
 800164a:	f7ff fa69 	bl	8000b20 <__aeabi_dcmple>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d101      	bne.n	8001658 <print_number+0xa0>
 8001654:	2300      	movs	r3, #0
 8001656:	461e      	mov	r6, r3
 8001658:	b2f3      	uxtb	r3, r6
 800165a:	f083 0301 	eor.w	r3, r3, #1
 800165e:	b2db      	uxtb	r3, r3
 8001660:	2b00      	cmp	r3, #0
 8001662:	d007      	beq.n	8001674 <print_number+0xbc>
    {
        length = sprintf((char*)number_buffer, "null");
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	4946      	ldr	r1, [pc, #280]	; (8001784 <print_number+0x1cc>)
 800166a:	4618      	mov	r0, r3
 800166c:	f00c f96e 	bl	800d94c <siprintf>
 8001670:	6478      	str	r0, [r7, #68]	; 0x44
 8001672:	e03f      	b.n	80016f4 <print_number+0x13c>
    }
	else if(d == (double)item->valueint)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	695b      	ldr	r3, [r3, #20]
 8001678:	4618      	mov	r0, r3
 800167a:	f7fe ff6b 	bl	8000554 <__aeabi_i2d>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001686:	f7ff fa37 	bl	8000af8 <__aeabi_dcmpeq>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d009      	beq.n	80016a4 <print_number+0xec>
	{
		length = sprintf((char*)number_buffer, "%d", item->valueint);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	695a      	ldr	r2, [r3, #20]
 8001694:	f107 0314 	add.w	r3, r7, #20
 8001698:	493b      	ldr	r1, [pc, #236]	; (8001788 <print_number+0x1d0>)
 800169a:	4618      	mov	r0, r3
 800169c:	f00c f956 	bl	800d94c <siprintf>
 80016a0:	6478      	str	r0, [r7, #68]	; 0x44
 80016a2:	e027      	b.n	80016f4 <print_number+0x13c>
	}
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 80016a4:	f107 0014 	add.w	r0, r7, #20
 80016a8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80016ac:	4937      	ldr	r1, [pc, #220]	; (800178c <print_number+0x1d4>)
 80016ae:	f00c f94d 	bl	800d94c <siprintf>
 80016b2:	6478      	str	r0, [r7, #68]	; 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 80016b4:	f107 0208 	add.w	r2, r7, #8
 80016b8:	f107 0314 	add.w	r3, r7, #20
 80016bc:	4934      	ldr	r1, [pc, #208]	; (8001790 <print_number+0x1d8>)
 80016be:	4618      	mov	r0, r3
 80016c0:	f00c f964 	bl	800d98c <siscanf>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d10c      	bne.n	80016e4 <print_number+0x12c>
 80016ca:	ed97 7b02 	vldr	d7, [r7, #8]
 80016ce:	ed97 1b0c 	vldr	d1, [r7, #48]	; 0x30
 80016d2:	eeb0 0a47 	vmov.f32	s0, s14
 80016d6:	eef0 0a67 	vmov.f32	s1, s15
 80016da:	f7ff ff25 	bl	8001528 <compare_double>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d107      	bne.n	80016f4 <print_number+0x13c>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 80016e4:	f107 0014 	add.w	r0, r7, #20
 80016e8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80016ec:	4929      	ldr	r1, [pc, #164]	; (8001794 <print_number+0x1dc>)
 80016ee:	f00c f92d 	bl	800d94c <siprintf>
 80016f2:	6478      	str	r0, [r7, #68]	; 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 80016f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	db02      	blt.n	8001700 <print_number+0x148>
 80016fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016fc:	2b19      	cmp	r3, #25
 80016fe:	dd01      	ble.n	8001704 <print_number+0x14c>
    {
        return false;
 8001700:	2300      	movs	r3, #0
 8001702:	e039      	b.n	8001778 <print_number+0x1c0>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8001704:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001706:	3301      	adds	r3, #1
 8001708:	4619      	mov	r1, r3
 800170a:	6838      	ldr	r0, [r7, #0]
 800170c:	f7ff fe50 	bl	80013b0 <ensure>
 8001710:	63f8      	str	r0, [r7, #60]	; 0x3c
    if (output_pointer == NULL)
 8001712:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001714:	2b00      	cmp	r3, #0
 8001716:	d101      	bne.n	800171c <print_number+0x164>
    {
        return false;
 8001718:	2300      	movs	r3, #0
 800171a:	e02d      	b.n	8001778 <print_number+0x1c0>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 800171c:	2300      	movs	r3, #0
 800171e:	643b      	str	r3, [r7, #64]	; 0x40
 8001720:	e01a      	b.n	8001758 <print_number+0x1a0>
    {
        if (number_buffer[i] == decimal_point)
 8001722:	f107 0214 	add.w	r2, r7, #20
 8001726:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001728:	4413      	add	r3, r2
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001730:	429a      	cmp	r2, r3
 8001732:	d105      	bne.n	8001740 <print_number+0x188>
        {
            output_pointer[i] = '.';
 8001734:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001736:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001738:	4413      	add	r3, r2
 800173a:	222e      	movs	r2, #46	; 0x2e
 800173c:	701a      	strb	r2, [r3, #0]
            continue;
 800173e:	e008      	b.n	8001752 <print_number+0x19a>
        }

        output_pointer[i] = number_buffer[i];
 8001740:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001742:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001744:	4413      	add	r3, r2
 8001746:	f107 0114 	add.w	r1, r7, #20
 800174a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800174c:	440a      	add	r2, r1
 800174e:	7812      	ldrb	r2, [r2, #0]
 8001750:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 8001752:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001754:	3301      	adds	r3, #1
 8001756:	643b      	str	r3, [r7, #64]	; 0x40
 8001758:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800175a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800175c:	429a      	cmp	r2, r3
 800175e:	d3e0      	bcc.n	8001722 <print_number+0x16a>
    }
    output_pointer[i] = '\0';
 8001760:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001762:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001764:	4413      	add	r3, r2
 8001766:	2200      	movs	r2, #0
 8001768:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	689a      	ldr	r2, [r3, #8]
 800176e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001770:	441a      	add	r2, r3
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	609a      	str	r2, [r3, #8]

    return true;
 8001776:	2301      	movs	r3, #1
}
 8001778:	4618      	mov	r0, r3
 800177a:	374c      	adds	r7, #76	; 0x4c
 800177c:	46bd      	mov	sp, r7
 800177e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001780:	7fefffff 	.word	0x7fefffff
 8001784:	080103f4 	.word	0x080103f4
 8001788:	080103fc 	.word	0x080103fc
 800178c:	08010400 	.word	0x08010400
 8001790:	08010408 	.word	0x08010408
 8001794:	0801040c 	.word	0x0801040c

08001798 <parse_hex4>:

/* parse 4 digit hexadecimal number */
static unsigned parse_hex4(const unsigned char * const input)
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
    unsigned int h = 0;
 80017a0:	2300      	movs	r3, #0
 80017a2:	60fb      	str	r3, [r7, #12]
    size_t i = 0;
 80017a4:	2300      	movs	r3, #0
 80017a6:	60bb      	str	r3, [r7, #8]

    for (i = 0; i < 4; i++)
 80017a8:	2300      	movs	r3, #0
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	e04c      	b.n	8001848 <parse_hex4+0xb0>
    {
        /* parse digit */
        if ((input[i] >= '0') && (input[i] <= '9'))
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	4413      	add	r3, r2
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	2b2f      	cmp	r3, #47	; 0x2f
 80017b8:	d90f      	bls.n	80017da <parse_hex4+0x42>
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	4413      	add	r3, r2
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	2b39      	cmp	r3, #57	; 0x39
 80017c4:	d809      	bhi.n	80017da <parse_hex4+0x42>
        {
            h += (unsigned int) input[i] - '0';
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	4413      	add	r3, r2
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	461a      	mov	r2, r3
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	4413      	add	r3, r2
 80017d4:	3b30      	subs	r3, #48	; 0x30
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	e02d      	b.n	8001836 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'A') && (input[i] <= 'F'))
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	4413      	add	r3, r2
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b40      	cmp	r3, #64	; 0x40
 80017e4:	d90f      	bls.n	8001806 <parse_hex4+0x6e>
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	4413      	add	r3, r2
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b46      	cmp	r3, #70	; 0x46
 80017f0:	d809      	bhi.n	8001806 <parse_hex4+0x6e>
        {
            h += (unsigned int) 10 + input[i] - 'A';
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	4413      	add	r3, r2
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	461a      	mov	r2, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	4413      	add	r3, r2
 8001800:	3b37      	subs	r3, #55	; 0x37
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	e017      	b.n	8001836 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'a') && (input[i] <= 'f'))
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	4413      	add	r3, r2
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b60      	cmp	r3, #96	; 0x60
 8001810:	d90f      	bls.n	8001832 <parse_hex4+0x9a>
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	4413      	add	r3, r2
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b66      	cmp	r3, #102	; 0x66
 800181c:	d809      	bhi.n	8001832 <parse_hex4+0x9a>
        {
            h += (unsigned int) 10 + input[i] - 'a';
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	4413      	add	r3, r2
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	461a      	mov	r2, r3
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	4413      	add	r3, r2
 800182c:	3b57      	subs	r3, #87	; 0x57
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	e001      	b.n	8001836 <parse_hex4+0x9e>
        }
        else /* invalid */
        {
            return 0;
 8001832:	2300      	movs	r3, #0
 8001834:	e00c      	b.n	8001850 <parse_hex4+0xb8>
        }

        if (i < 3)
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	2b02      	cmp	r3, #2
 800183a:	d802      	bhi.n	8001842 <parse_hex4+0xaa>
        {
            /* shift left to make place for the next nibble */
            h = h << 4;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	011b      	lsls	r3, r3, #4
 8001840:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < 4; i++)
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	3301      	adds	r3, #1
 8001846:	60bb      	str	r3, [r7, #8]
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	2b03      	cmp	r3, #3
 800184c:	d9af      	bls.n	80017ae <parse_hex4+0x16>
        }
    }

    return h;
 800184e:	68fb      	ldr	r3, [r7, #12]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3714      	adds	r7, #20
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <utf16_literal_to_utf8>:

/* converts a UTF-16 literal to UTF-8
 * A literal can be one or two sequences of the form \uXXXX */
static unsigned char utf16_literal_to_utf8(const unsigned char * const input_pointer, const unsigned char * const input_end, unsigned char **output_pointer)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08a      	sub	sp, #40	; 0x28
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
    long unsigned int codepoint = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	627b      	str	r3, [r7, #36]	; 0x24
    unsigned int first_code = 0;
 800186c:	2300      	movs	r3, #0
 800186e:	61fb      	str	r3, [r7, #28]
    const unsigned char *first_sequence = input_pointer;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	61bb      	str	r3, [r7, #24]
    unsigned char utf8_length = 0;
 8001874:	2300      	movs	r3, #0
 8001876:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    unsigned char utf8_position = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    unsigned char sequence_length = 0;
 8001880:	2300      	movs	r3, #0
 8001882:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    unsigned char first_byte_mark = 0;
 8001886:	2300      	movs	r3, #0
 8001888:	f887 3020 	strb.w	r3, [r7, #32]

    if ((input_end - first_sequence) < 6)
 800188c:	68ba      	ldr	r2, [r7, #8]
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b05      	cmp	r3, #5
 8001894:	f340 80b7 	ble.w	8001a06 <utf16_literal_to_utf8+0x1aa>
        /* input ends unexpectedly */
        goto fail;
    }

    /* get the first utf16 sequence */
    first_code = parse_hex4(first_sequence + 2);
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	3302      	adds	r3, #2
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff ff7b 	bl	8001798 <parse_hex4>
 80018a2:	61f8      	str	r0, [r7, #28]

    /* check that the code is valid */
    if (((first_code >= 0xDC00) && (first_code <= 0xDFFF)))
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 80018aa:	d304      	bcc.n	80018b6 <utf16_literal_to_utf8+0x5a>
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 80018b2:	f0c0 80aa 	bcc.w	8001a0a <utf16_literal_to_utf8+0x1ae>
    {
        goto fail;
    }

    /* UTF16 surrogate pair */
    if ((first_code >= 0xD800) && (first_code <= 0xDBFF))
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 80018bc:	d337      	bcc.n	800192e <utf16_literal_to_utf8+0xd2>
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 80018c4:	d233      	bcs.n	800192e <utf16_literal_to_utf8+0xd2>
    {
        const unsigned char *second_sequence = first_sequence + 6;
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	3306      	adds	r3, #6
 80018ca:	617b      	str	r3, [r7, #20]
        unsigned int second_code = 0;
 80018cc:	2300      	movs	r3, #0
 80018ce:	613b      	str	r3, [r7, #16]
        sequence_length = 12; /* \uXXXX\uXXXX */
 80018d0:	230c      	movs	r3, #12
 80018d2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

        if ((input_end - second_sequence) < 6)
 80018d6:	68ba      	ldr	r2, [r7, #8]
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b05      	cmp	r3, #5
 80018de:	f340 8096 	ble.w	8001a0e <utf16_literal_to_utf8+0x1b2>
        {
            /* input ends unexpectedly */
            goto fail;
        }

        if ((second_sequence[0] != '\\') || (second_sequence[1] != 'u'))
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	2b5c      	cmp	r3, #92	; 0x5c
 80018e8:	f040 8093 	bne.w	8001a12 <utf16_literal_to_utf8+0x1b6>
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	3301      	adds	r3, #1
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	2b75      	cmp	r3, #117	; 0x75
 80018f4:	f040 808d 	bne.w	8001a12 <utf16_literal_to_utf8+0x1b6>
            /* missing second half of the surrogate pair */
            goto fail;
        }

        /* get the second utf16 sequence */
        second_code = parse_hex4(second_sequence + 2);
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	3302      	adds	r3, #2
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff ff4b 	bl	8001798 <parse_hex4>
 8001902:	6138      	str	r0, [r7, #16]
        /* check that the code is valid */
        if ((second_code < 0xDC00) || (second_code > 0xDFFF))
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 800190a:	f0c0 8084 	bcc.w	8001a16 <utf16_literal_to_utf8+0x1ba>
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 8001914:	d27f      	bcs.n	8001a16 <utf16_literal_to_utf8+0x1ba>
            goto fail;
        }


        /* calculate the unicode codepoint from the surrogate pair */
        codepoint = 0x10000 + (((first_code & 0x3FF) << 10) | (second_code & 0x3FF));
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	029a      	lsls	r2, r3, #10
 800191a:	4b43      	ldr	r3, [pc, #268]	; (8001a28 <utf16_literal_to_utf8+0x1cc>)
 800191c:	4013      	ands	r3, r2
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001924:	4313      	orrs	r3, r2
 8001926:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800192a:	627b      	str	r3, [r7, #36]	; 0x24
    {
 800192c:	e004      	b.n	8001938 <utf16_literal_to_utf8+0xdc>
    }
    else
    {
        sequence_length = 6; /* \uXXXX */
 800192e:	2306      	movs	r3, #6
 8001930:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        codepoint = first_code;
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* encode as UTF-8
     * takes at maximum 4 bytes to encode:
     * 11110xxx 10xxxxxx 10xxxxxx 10xxxxxx */
    if (codepoint < 0x80)
 8001938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193a:	2b7f      	cmp	r3, #127	; 0x7f
 800193c:	d803      	bhi.n	8001946 <utf16_literal_to_utf8+0xea>
    {
        /* normal ascii, encoding 0xxxxxxx */
        utf8_length = 1;
 800193e:	2301      	movs	r3, #1
 8001940:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001944:	e01f      	b.n	8001986 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x800)
 8001946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001948:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800194c:	d206      	bcs.n	800195c <utf16_literal_to_utf8+0x100>
    {
        /* two bytes, encoding 110xxxxx 10xxxxxx */
        utf8_length = 2;
 800194e:	2302      	movs	r3, #2
 8001950:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xC0; /* 11000000 */
 8001954:	23c0      	movs	r3, #192	; 0xc0
 8001956:	f887 3020 	strb.w	r3, [r7, #32]
 800195a:	e014      	b.n	8001986 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x10000)
 800195c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001962:	d206      	bcs.n	8001972 <utf16_literal_to_utf8+0x116>
    {
        /* three bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx */
        utf8_length = 3;
 8001964:	2303      	movs	r3, #3
 8001966:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xE0; /* 11100000 */
 800196a:	23e0      	movs	r3, #224	; 0xe0
 800196c:	f887 3020 	strb.w	r3, [r7, #32]
 8001970:	e009      	b.n	8001986 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint <= 0x10FFFF)
 8001972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001974:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8001978:	d24f      	bcs.n	8001a1a <utf16_literal_to_utf8+0x1be>
    {
        /* four bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx 10xxxxxx */
        utf8_length = 4;
 800197a:	2304      	movs	r3, #4
 800197c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xF0; /* 11110000 */
 8001980:	23f0      	movs	r3, #240	; 0xf0
 8001982:	f887 3020 	strb.w	r3, [r7, #32]
        /* invalid unicode codepoint */
        goto fail;
    }

    /* encode as utf8 */
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 8001986:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800198a:	3b01      	subs	r3, #1
 800198c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001990:	e015      	b.n	80019be <utf16_literal_to_utf8+0x162>
    {
        /* 10xxxxxx */
        (*output_pointer)[utf8_position] = (unsigned char)((codepoint | 0x80) & 0xBF);
 8001992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001994:	b2db      	uxtb	r3, r3
 8001996:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800199a:	b2da      	uxtb	r2, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6819      	ldr	r1, [r3, #0]
 80019a0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80019a4:	440b      	add	r3, r1
 80019a6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80019aa:	b2d2      	uxtb	r2, r2
 80019ac:	701a      	strb	r2, [r3, #0]
        codepoint >>= 6;
 80019ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b0:	099b      	lsrs	r3, r3, #6
 80019b2:	627b      	str	r3, [r7, #36]	; 0x24
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 80019b4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80019b8:	3b01      	subs	r3, #1
 80019ba:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80019be:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1e5      	bne.n	8001992 <utf16_literal_to_utf8+0x136>
    }
    /* encode first byte */
    if (utf8_length > 1)
 80019c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d909      	bls.n	80019e2 <utf16_literal_to_utf8+0x186>
    {
        (*output_pointer)[0] = (unsigned char)((codepoint | first_byte_mark) & 0xFF);
 80019ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d0:	b2d9      	uxtb	r1, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80019da:	430a      	orrs	r2, r1
 80019dc:	b2d2      	uxtb	r2, r2
 80019de:	701a      	strb	r2, [r3, #0]
 80019e0:	e007      	b.n	80019f2 <utf16_literal_to_utf8+0x196>
    }
    else
    {
        (*output_pointer)[0] = (unsigned char)(codepoint & 0x7F);
 80019e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	701a      	strb	r2, [r3, #0]
    }

    *output_pointer += utf8_length;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019fa:	441a      	add	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	601a      	str	r2, [r3, #0]

    return sequence_length;
 8001a00:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001a04:	e00b      	b.n	8001a1e <utf16_literal_to_utf8+0x1c2>
        goto fail;
 8001a06:	bf00      	nop
 8001a08:	e008      	b.n	8001a1c <utf16_literal_to_utf8+0x1c0>
        goto fail;
 8001a0a:	bf00      	nop
 8001a0c:	e006      	b.n	8001a1c <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001a0e:	bf00      	nop
 8001a10:	e004      	b.n	8001a1c <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001a12:	bf00      	nop
 8001a14:	e002      	b.n	8001a1c <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001a16:	bf00      	nop
 8001a18:	e000      	b.n	8001a1c <utf16_literal_to_utf8+0x1c0>
        goto fail;
 8001a1a:	bf00      	nop

fail:
    return 0;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3728      	adds	r7, #40	; 0x28
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	000ffc00 	.word	0x000ffc00

08001a2c <parse_string>:

/* Parse the input text into an unescaped cinput, and populate item. */
static cJSON_bool parse_string(cJSON * const item, parse_buffer * const input_buffer)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b08a      	sub	sp, #40	; 0x28
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = buffer_at_offset(input_buffer) + 1;
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	4413      	add	r3, r2
 8001a42:	627b      	str	r3, [r7, #36]	; 0x24
    const unsigned char *input_end = buffer_at_offset(input_buffer) + 1;
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	4413      	add	r3, r2
 8001a50:	623b      	str	r3, [r7, #32]
    unsigned char *output_pointer = NULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]
    unsigned char *output = NULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	61fb      	str	r3, [r7, #28]

    /* not a string */
    if (buffer_at_offset(input_buffer)[0] != '\"')
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	4413      	add	r3, r2
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b22      	cmp	r3, #34	; 0x22
 8001a68:	f040 8103 	bne.w	8001c72 <parse_string+0x246>
        goto fail;
    }

    {
        /* calculate approximate size of the output (overestimate) */
        size_t allocation_length = 0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	613b      	str	r3, [r7, #16]
        size_t skipped_bytes = 0;
 8001a70:	2300      	movs	r3, #0
 8001a72:	61bb      	str	r3, [r7, #24]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001a74:	e017      	b.n	8001aa6 <parse_string+0x7a>
        {
            /* is escape sequence */
            if (input_end[0] == '\\')
 8001a76:	6a3b      	ldr	r3, [r7, #32]
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	2b5c      	cmp	r3, #92	; 0x5c
 8001a7c:	d110      	bne.n	8001aa0 <parse_string+0x74>
            {
                if ((size_t)(input_end + 1 - input_buffer->content) >= input_buffer->length)
 8001a7e:	6a3b      	ldr	r3, [r7, #32]
 8001a80:	1c5a      	adds	r2, r3, #1
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	461a      	mov	r2, r3
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	f080 80f1 	bcs.w	8001c76 <parse_string+0x24a>
                {
                    /* prevent buffer overflow when last input character is a backslash */
                    goto fail;
                }
                skipped_bytes++;
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	3301      	adds	r3, #1
 8001a98:	61bb      	str	r3, [r7, #24]
                input_end++;
 8001a9a:	6a3b      	ldr	r3, [r7, #32]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	623b      	str	r3, [r7, #32]
            }
            input_end++;
 8001aa0:	6a3b      	ldr	r3, [r7, #32]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	623b      	str	r3, [r7, #32]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	6a3a      	ldr	r2, [r7, #32]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	461a      	mov	r2, r3
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d203      	bcs.n	8001ac0 <parse_string+0x94>
 8001ab8:	6a3b      	ldr	r3, [r7, #32]
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b22      	cmp	r3, #34	; 0x22
 8001abe:	d1da      	bne.n	8001a76 <parse_string+0x4a>
        }
        if (((size_t)(input_end - input_buffer->content) >= input_buffer->length) || (*input_end != '\"'))
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	6a3a      	ldr	r2, [r7, #32]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	461a      	mov	r2, r3
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	f080 80d3 	bcs.w	8001c7a <parse_string+0x24e>
 8001ad4:	6a3b      	ldr	r3, [r7, #32]
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b22      	cmp	r3, #34	; 0x22
 8001ada:	f040 80ce 	bne.w	8001c7a <parse_string+0x24e>
        {
            goto fail; /* string ended unexpectedly */
        }

        /* This is at most how much we need for the output */
        allocation_length = (size_t) (input_end - buffer_at_offset(input_buffer)) - skipped_bytes;
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	6a3a      	ldr	r2, [r7, #32]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	461a      	mov	r2, r3
 8001aee:	69bb      	ldr	r3, [r7, #24]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	613b      	str	r3, [r7, #16]
        output = (unsigned char*)input_buffer->hooks.allocate(allocation_length + sizeof(""));
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	691b      	ldr	r3, [r3, #16]
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	3201      	adds	r2, #1
 8001afc:	4610      	mov	r0, r2
 8001afe:	4798      	blx	r3
 8001b00:	61f8      	str	r0, [r7, #28]
        if (output == NULL)
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	f000 80ba 	beq.w	8001c7e <parse_string+0x252>
        {
            goto fail; /* allocation failure */
        }
    }

    output_pointer = output;
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	60fb      	str	r3, [r7, #12]
    /* loop through the string literal */
    while (input_pointer < input_end)
 8001b0e:	e094      	b.n	8001c3a <parse_string+0x20e>
    {
        if (*input_pointer != '\\')
 8001b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b5c      	cmp	r3, #92	; 0x5c
 8001b16:	d008      	beq.n	8001b2a <parse_string+0xfe>
        {
            *output_pointer++ = *input_pointer++;
 8001b18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b1a:	1c53      	adds	r3, r2, #1
 8001b1c:	627b      	str	r3, [r7, #36]	; 0x24
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	1c59      	adds	r1, r3, #1
 8001b22:	60f9      	str	r1, [r7, #12]
 8001b24:	7812      	ldrb	r2, [r2, #0]
 8001b26:	701a      	strb	r2, [r3, #0]
 8001b28:	e087      	b.n	8001c3a <parse_string+0x20e>
        }
        /* escape sequence */
        else
        {
            unsigned char sequence_length = 2;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	75fb      	strb	r3, [r7, #23]
            if ((input_end - input_pointer) < 1)
 8001b2e:	6a3a      	ldr	r2, [r7, #32]
 8001b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f340 80a4 	ble.w	8001c82 <parse_string+0x256>
            {
                goto fail;
            }

            switch (input_pointer[1])
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b75      	cmp	r3, #117	; 0x75
 8001b42:	f300 80a0 	bgt.w	8001c86 <parse_string+0x25a>
 8001b46:	2b5c      	cmp	r3, #92	; 0x5c
 8001b48:	da04      	bge.n	8001b54 <parse_string+0x128>
 8001b4a:	2b22      	cmp	r3, #34	; 0x22
 8001b4c:	d05c      	beq.n	8001c08 <parse_string+0x1dc>
 8001b4e:	2b2f      	cmp	r3, #47	; 0x2f
 8001b50:	d05a      	beq.n	8001c08 <parse_string+0x1dc>
                        goto fail;
                    }
                    break;

                default:
                    goto fail;
 8001b52:	e098      	b.n	8001c86 <parse_string+0x25a>
            switch (input_pointer[1])
 8001b54:	3b5c      	subs	r3, #92	; 0x5c
 8001b56:	2b19      	cmp	r3, #25
 8001b58:	f200 8095 	bhi.w	8001c86 <parse_string+0x25a>
 8001b5c:	a201      	add	r2, pc, #4	; (adr r2, 8001b64 <parse_string+0x138>)
 8001b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b62:	bf00      	nop
 8001b64:	08001c09 	.word	0x08001c09
 8001b68:	08001c87 	.word	0x08001c87
 8001b6c:	08001c87 	.word	0x08001c87
 8001b70:	08001c87 	.word	0x08001c87
 8001b74:	08001c87 	.word	0x08001c87
 8001b78:	08001c87 	.word	0x08001c87
 8001b7c:	08001bcd 	.word	0x08001bcd
 8001b80:	08001c87 	.word	0x08001c87
 8001b84:	08001c87 	.word	0x08001c87
 8001b88:	08001c87 	.word	0x08001c87
 8001b8c:	08001bd9 	.word	0x08001bd9
 8001b90:	08001c87 	.word	0x08001c87
 8001b94:	08001c87 	.word	0x08001c87
 8001b98:	08001c87 	.word	0x08001c87
 8001b9c:	08001c87 	.word	0x08001c87
 8001ba0:	08001c87 	.word	0x08001c87
 8001ba4:	08001c87 	.word	0x08001c87
 8001ba8:	08001c87 	.word	0x08001c87
 8001bac:	08001be5 	.word	0x08001be5
 8001bb0:	08001c87 	.word	0x08001c87
 8001bb4:	08001c87 	.word	0x08001c87
 8001bb8:	08001c87 	.word	0x08001c87
 8001bbc:	08001bf1 	.word	0x08001bf1
 8001bc0:	08001c87 	.word	0x08001c87
 8001bc4:	08001bfd 	.word	0x08001bfd
 8001bc8:	08001c19 	.word	0x08001c19
                    *output_pointer++ = '\b';
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	1c5a      	adds	r2, r3, #1
 8001bd0:	60fa      	str	r2, [r7, #12]
 8001bd2:	2208      	movs	r2, #8
 8001bd4:	701a      	strb	r2, [r3, #0]
                    break;
 8001bd6:	e02c      	b.n	8001c32 <parse_string+0x206>
                    *output_pointer++ = '\f';
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	1c5a      	adds	r2, r3, #1
 8001bdc:	60fa      	str	r2, [r7, #12]
 8001bde:	220c      	movs	r2, #12
 8001be0:	701a      	strb	r2, [r3, #0]
                    break;
 8001be2:	e026      	b.n	8001c32 <parse_string+0x206>
                    *output_pointer++ = '\n';
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	1c5a      	adds	r2, r3, #1
 8001be8:	60fa      	str	r2, [r7, #12]
 8001bea:	220a      	movs	r2, #10
 8001bec:	701a      	strb	r2, [r3, #0]
                    break;
 8001bee:	e020      	b.n	8001c32 <parse_string+0x206>
                    *output_pointer++ = '\r';
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	1c5a      	adds	r2, r3, #1
 8001bf4:	60fa      	str	r2, [r7, #12]
 8001bf6:	220d      	movs	r2, #13
 8001bf8:	701a      	strb	r2, [r3, #0]
                    break;
 8001bfa:	e01a      	b.n	8001c32 <parse_string+0x206>
                    *output_pointer++ = '\t';
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	1c5a      	adds	r2, r3, #1
 8001c00:	60fa      	str	r2, [r7, #12]
 8001c02:	2209      	movs	r2, #9
 8001c04:	701a      	strb	r2, [r3, #0]
                    break;
 8001c06:	e014      	b.n	8001c32 <parse_string+0x206>
                    *output_pointer++ = input_pointer[1];
 8001c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c0a:	1c5a      	adds	r2, r3, #1
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	1c59      	adds	r1, r3, #1
 8001c10:	60f9      	str	r1, [r7, #12]
 8001c12:	7812      	ldrb	r2, [r2, #0]
 8001c14:	701a      	strb	r2, [r3, #0]
                    break;
 8001c16:	e00c      	b.n	8001c32 <parse_string+0x206>
                    sequence_length = utf16_literal_to_utf8(input_pointer, input_end, &output_pointer);
 8001c18:	f107 030c 	add.w	r3, r7, #12
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	6a39      	ldr	r1, [r7, #32]
 8001c20:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c22:	f7ff fe1b 	bl	800185c <utf16_literal_to_utf8>
 8001c26:	4603      	mov	r3, r0
 8001c28:	75fb      	strb	r3, [r7, #23]
                    if (sequence_length == 0)
 8001c2a:	7dfb      	ldrb	r3, [r7, #23]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d02c      	beq.n	8001c8a <parse_string+0x25e>
                    break;
 8001c30:	bf00      	nop
            }
            input_pointer += sequence_length;
 8001c32:	7dfb      	ldrb	r3, [r7, #23]
 8001c34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c36:	4413      	add	r3, r2
 8001c38:	627b      	str	r3, [r7, #36]	; 0x24
    while (input_pointer < input_end)
 8001c3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c3c:	6a3b      	ldr	r3, [r7, #32]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	f4ff af66 	bcc.w	8001b10 <parse_string+0xe4>
        }
    }

    /* zero terminate the output */
    *output_pointer = '\0';
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2200      	movs	r2, #0
 8001c48:	701a      	strb	r2, [r3, #0]

    item->type = cJSON_String;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2210      	movs	r2, #16
 8001c4e:	60da      	str	r2, [r3, #12]
    item->valuestring = (char*)output;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	69fa      	ldr	r2, [r7, #28]
 8001c54:	611a      	str	r2, [r3, #16]

    input_buffer->offset = (size_t) (input_end - input_buffer->content);
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	6a3a      	ldr	r2, [r7, #32]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	461a      	mov	r2, r3
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	609a      	str	r2, [r3, #8]
    input_buffer->offset++;
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	1c5a      	adds	r2, r3, #1
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	609a      	str	r2, [r3, #8]

    return true;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e01e      	b.n	8001cb0 <parse_string+0x284>
        goto fail;
 8001c72:	bf00      	nop
 8001c74:	e00a      	b.n	8001c8c <parse_string+0x260>
                    goto fail;
 8001c76:	bf00      	nop
 8001c78:	e008      	b.n	8001c8c <parse_string+0x260>
            goto fail; /* string ended unexpectedly */
 8001c7a:	bf00      	nop
 8001c7c:	e006      	b.n	8001c8c <parse_string+0x260>
            goto fail; /* allocation failure */
 8001c7e:	bf00      	nop
 8001c80:	e004      	b.n	8001c8c <parse_string+0x260>
                goto fail;
 8001c82:	bf00      	nop
 8001c84:	e002      	b.n	8001c8c <parse_string+0x260>
                    goto fail;
 8001c86:	bf00      	nop
 8001c88:	e000      	b.n	8001c8c <parse_string+0x260>
                        goto fail;
 8001c8a:	bf00      	nop

fail:
    if (output != NULL)
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d003      	beq.n	8001c9a <parse_string+0x26e>
    {
        input_buffer->hooks.deallocate(output);
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	69f8      	ldr	r0, [r7, #28]
 8001c98:	4798      	blx	r3
    }

    if (input_pointer != NULL)
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d006      	beq.n	8001cae <parse_string+0x282>
    {
        input_buffer->offset = (size_t)(input_pointer - input_buffer->content);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	461a      	mov	r2, r3
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	609a      	str	r2, [r3, #8]
    }

    return false;
 8001cae:	2300      	movs	r3, #0
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3728      	adds	r7, #40	; 0x28
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <print_string_ptr>:

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b088      	sub	sp, #32
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <print_string_ptr+0x28>
    {
        return false;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	e110      	b.n	8001f02 <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d111      	bne.n	8001d0a <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 8001ce6:	2103      	movs	r1, #3
 8001ce8:	6838      	ldr	r0, [r7, #0]
 8001cea:	f7ff fb61 	bl	80013b0 <ensure>
 8001cee:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d101      	bne.n	8001cfa <print_string_ptr+0x42>
        {
            return false;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	e103      	b.n	8001f02 <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	4a83      	ldr	r2, [pc, #524]	; (8001f0c <print_string_ptr+0x254>)
 8001cfe:	8811      	ldrh	r1, [r2, #0]
 8001d00:	7892      	ldrb	r2, [r2, #2]
 8001d02:	8019      	strh	r1, [r3, #0]
 8001d04:	709a      	strb	r2, [r3, #2]

        return true;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e0fb      	b.n	8001f02 <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	61fb      	str	r3, [r7, #28]
 8001d0e:	e024      	b.n	8001d5a <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2b22      	cmp	r3, #34	; 0x22
 8001d16:	dc0f      	bgt.n	8001d38 <print_string_ptr+0x80>
 8001d18:	2b08      	cmp	r3, #8
 8001d1a:	db13      	blt.n	8001d44 <print_string_ptr+0x8c>
 8001d1c:	3b08      	subs	r3, #8
 8001d1e:	4a7c      	ldr	r2, [pc, #496]	; (8001f10 <print_string_ptr+0x258>)
 8001d20:	fa22 f303 	lsr.w	r3, r2, r3
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	bf14      	ite	ne
 8001d2c:	2301      	movne	r3, #1
 8001d2e:	2300      	moveq	r3, #0
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d102      	bne.n	8001d3c <print_string_ptr+0x84>
 8001d36:	e005      	b.n	8001d44 <print_string_ptr+0x8c>
 8001d38:	2b5c      	cmp	r3, #92	; 0x5c
 8001d3a:	d103      	bne.n	8001d44 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	617b      	str	r3, [r7, #20]
                break;
 8001d42:	e007      	b.n	8001d54 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b1f      	cmp	r3, #31
 8001d4a:	d802      	bhi.n	8001d52 <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	3305      	adds	r3, #5
 8001d50:	617b      	str	r3, [r7, #20]
                }
                break;
 8001d52:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	3301      	adds	r3, #1
 8001d58:	61fb      	str	r3, [r7, #28]
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1d6      	bne.n	8001d10 <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 8001d62:	69fa      	ldr	r2, [r7, #28]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	461a      	mov	r2, r3
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	3303      	adds	r3, #3
 8001d74:	4619      	mov	r1, r3
 8001d76:	6838      	ldr	r0, [r7, #0]
 8001d78:	f7ff fb1a 	bl	80013b0 <ensure>
 8001d7c:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d101      	bne.n	8001d88 <print_string_ptr+0xd0>
    {
        return false;
 8001d84:	2300      	movs	r3, #0
 8001d86:	e0bc      	b.n	8001f02 <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d117      	bne.n	8001dbe <print_string_ptr+0x106>
    {
        output[0] = '\"';
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	2222      	movs	r2, #34	; 0x22
 8001d92:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	3301      	adds	r3, #1
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	6879      	ldr	r1, [r7, #4]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f00b ff5a 	bl	800dc56 <memcpy>
        output[output_length + 1] = '\"';
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	3301      	adds	r3, #1
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	4413      	add	r3, r2
 8001daa:	2222      	movs	r2, #34	; 0x22
 8001dac:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	3302      	adds	r3, #2
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	4413      	add	r3, r2
 8001db6:	2200      	movs	r2, #0
 8001db8:	701a      	strb	r2, [r3, #0]

        return true;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e0a1      	b.n	8001f02 <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	2222      	movs	r2, #34	; 0x22
 8001dc2:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	61fb      	str	r3, [r7, #28]
 8001dce:	e086      	b.n	8001ede <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	2b1f      	cmp	r3, #31
 8001dd6:	d90c      	bls.n	8001df2 <print_string_ptr+0x13a>
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	2b22      	cmp	r3, #34	; 0x22
 8001dde:	d008      	beq.n	8001df2 <print_string_ptr+0x13a>
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	2b5c      	cmp	r3, #92	; 0x5c
 8001de6:	d004      	beq.n	8001df2 <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	781a      	ldrb	r2, [r3, #0]
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	701a      	strb	r2, [r3, #0]
 8001df0:	e06f      	b.n	8001ed2 <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	1c5a      	adds	r2, r3, #1
 8001df6:	61ba      	str	r2, [r7, #24]
 8001df8:	225c      	movs	r2, #92	; 0x5c
 8001dfa:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b22      	cmp	r3, #34	; 0x22
 8001e02:	dc3d      	bgt.n	8001e80 <print_string_ptr+0x1c8>
 8001e04:	2b08      	cmp	r3, #8
 8001e06:	db59      	blt.n	8001ebc <print_string_ptr+0x204>
 8001e08:	3b08      	subs	r3, #8
 8001e0a:	2b1a      	cmp	r3, #26
 8001e0c:	d856      	bhi.n	8001ebc <print_string_ptr+0x204>
 8001e0e:	a201      	add	r2, pc, #4	; (adr r2, 8001e14 <print_string_ptr+0x15c>)
 8001e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e14:	08001e95 	.word	0x08001e95
 8001e18:	08001eb5 	.word	0x08001eb5
 8001e1c:	08001ea5 	.word	0x08001ea5
 8001e20:	08001ebd 	.word	0x08001ebd
 8001e24:	08001e9d 	.word	0x08001e9d
 8001e28:	08001ead 	.word	0x08001ead
 8001e2c:	08001ebd 	.word	0x08001ebd
 8001e30:	08001ebd 	.word	0x08001ebd
 8001e34:	08001ebd 	.word	0x08001ebd
 8001e38:	08001ebd 	.word	0x08001ebd
 8001e3c:	08001ebd 	.word	0x08001ebd
 8001e40:	08001ebd 	.word	0x08001ebd
 8001e44:	08001ebd 	.word	0x08001ebd
 8001e48:	08001ebd 	.word	0x08001ebd
 8001e4c:	08001ebd 	.word	0x08001ebd
 8001e50:	08001ebd 	.word	0x08001ebd
 8001e54:	08001ebd 	.word	0x08001ebd
 8001e58:	08001ebd 	.word	0x08001ebd
 8001e5c:	08001ebd 	.word	0x08001ebd
 8001e60:	08001ebd 	.word	0x08001ebd
 8001e64:	08001ebd 	.word	0x08001ebd
 8001e68:	08001ebd 	.word	0x08001ebd
 8001e6c:	08001ebd 	.word	0x08001ebd
 8001e70:	08001ebd 	.word	0x08001ebd
 8001e74:	08001ebd 	.word	0x08001ebd
 8001e78:	08001ebd 	.word	0x08001ebd
 8001e7c:	08001e8d 	.word	0x08001e8d
 8001e80:	2b5c      	cmp	r3, #92	; 0x5c
 8001e82:	d11b      	bne.n	8001ebc <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	225c      	movs	r2, #92	; 0x5c
 8001e88:	701a      	strb	r2, [r3, #0]
                    break;
 8001e8a:	e022      	b.n	8001ed2 <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	2222      	movs	r2, #34	; 0x22
 8001e90:	701a      	strb	r2, [r3, #0]
                    break;
 8001e92:	e01e      	b.n	8001ed2 <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 8001e94:	69bb      	ldr	r3, [r7, #24]
 8001e96:	2262      	movs	r2, #98	; 0x62
 8001e98:	701a      	strb	r2, [r3, #0]
                    break;
 8001e9a:	e01a      	b.n	8001ed2 <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	2266      	movs	r2, #102	; 0x66
 8001ea0:	701a      	strb	r2, [r3, #0]
                    break;
 8001ea2:	e016      	b.n	8001ed2 <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	226e      	movs	r2, #110	; 0x6e
 8001ea8:	701a      	strb	r2, [r3, #0]
                    break;
 8001eaa:	e012      	b.n	8001ed2 <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	2272      	movs	r2, #114	; 0x72
 8001eb0:	701a      	strb	r2, [r3, #0]
                    break;
 8001eb2:	e00e      	b.n	8001ed2 <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	2274      	movs	r2, #116	; 0x74
 8001eb8:	701a      	strb	r2, [r3, #0]
                    break;
 8001eba:	e00a      	b.n	8001ed2 <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	4914      	ldr	r1, [pc, #80]	; (8001f14 <print_string_ptr+0x25c>)
 8001ec4:	69b8      	ldr	r0, [r7, #24]
 8001ec6:	f00b fd41 	bl	800d94c <siprintf>
                    output_pointer += 4;
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	3304      	adds	r3, #4
 8001ece:	61bb      	str	r3, [r7, #24]
                    break;
 8001ed0:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	61fb      	str	r3, [r7, #28]
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	3301      	adds	r3, #1
 8001edc:	61bb      	str	r3, [r7, #24]
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f47f af74 	bne.w	8001dd0 <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	3301      	adds	r3, #1
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	4413      	add	r3, r2
 8001ef0:	2222      	movs	r2, #34	; 0x22
 8001ef2:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	3302      	adds	r3, #2
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	4413      	add	r3, r2
 8001efc:	2200      	movs	r2, #0
 8001efe:	701a      	strb	r2, [r3, #0]

    return true;
 8001f00:	2301      	movs	r3, #1
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3720      	adds	r7, #32
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	08010414 	.word	0x08010414
 8001f10:	04000037 	.word	0x04000037
 8001f14:	08010418 	.word	0x08010418

08001f18 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	6839      	ldr	r1, [r7, #0]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff fec5 	bl	8001cb8 <print_string_ptr>
 8001f2e:	4603      	mov	r3, r0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <buffer_skip_whitespace>:
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer);
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer);

/* Utility to jump whitespace and cr/lf */
static parse_buffer *buffer_skip_whitespace(parse_buffer * const buffer)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d003      	beq.n	8001f4e <buffer_skip_whitespace+0x16>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d101      	bne.n	8001f52 <buffer_skip_whitespace+0x1a>
    {
        return NULL;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	e02c      	b.n	8001fac <buffer_skip_whitespace+0x74>
    }

    if (cannot_access_at_index(buffer, 0))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d005      	beq.n	8001f64 <buffer_skip_whitespace+0x2c>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689a      	ldr	r2, [r3, #8]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d306      	bcc.n	8001f72 <buffer_skip_whitespace+0x3a>
    {
        return buffer;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	e021      	b.n	8001fac <buffer_skip_whitespace+0x74>
    }

    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
    {
       buffer->offset++;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	1c5a      	adds	r2, r3, #1
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	609a      	str	r2, [r3, #8]
    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d00d      	beq.n	8001f94 <buffer_skip_whitespace+0x5c>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689a      	ldr	r2, [r3, #8]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d207      	bcs.n	8001f94 <buffer_skip_whitespace+0x5c>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	2b20      	cmp	r3, #32
 8001f92:	d9e9      	bls.n	8001f68 <buffer_skip_whitespace+0x30>
    }

    if (buffer->offset == buffer->length)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689a      	ldr	r2, [r3, #8]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d104      	bne.n	8001faa <buffer_skip_whitespace+0x72>
    {
        buffer->offset--;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	1e5a      	subs	r2, r3, #1
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 8001faa:	687b      	ldr	r3, [r7, #4]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <skip_utf8_bom>:

/* skip the UTF-8 BOM (byte order mark) if it is at the beginning of a buffer */
static parse_buffer *skip_utf8_bom(parse_buffer * const buffer)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL) || (buffer->offset != 0))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d007      	beq.n	8001fd6 <skip_utf8_bom+0x1e>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d003      	beq.n	8001fd6 <skip_utf8_bom+0x1e>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <skip_utf8_bom+0x22>
    {
        return NULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	e01c      	b.n	8002014 <skip_utf8_bom+0x5c>
    }

    if (can_access_at_index(buffer, 4) && (strncmp((const char*)buffer_at_offset(buffer), "\xEF\xBB\xBF", 3) == 0))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d018      	beq.n	8002012 <skip_utf8_bom+0x5a>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	1d1a      	adds	r2, r3, #4
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d211      	bcs.n	8002012 <skip_utf8_bom+0x5a>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	2203      	movs	r2, #3
 8001ffa:	4908      	ldr	r1, [pc, #32]	; (800201c <skip_utf8_bom+0x64>)
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f00b fd3e 	bl	800da7e <strncmp>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d104      	bne.n	8002012 <skip_utf8_bom+0x5a>
    {
        buffer->offset += 3;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	1cda      	adds	r2, r3, #3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 8002012:	687b      	ldr	r3, [r7, #4]
}
 8002014:	4618      	mov	r0, r3
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	08010420 	.word	0x08010420

08002020 <cJSON_ParseWithOpts>:

CJSON_PUBLIC(cJSON *) cJSON_ParseWithOpts(const char *value, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
    size_t buffer_length;

    if (NULL == value)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d101      	bne.n	8002036 <cJSON_ParseWithOpts+0x16>
    {
        return NULL;
 8002032:	2300      	movs	r3, #0
 8002034:	e00c      	b.n	8002050 <cJSON_ParseWithOpts+0x30>
    }

    /* Adding null character size due to require_null_terminated. */
    buffer_length = strlen(value) + sizeof("");
 8002036:	68f8      	ldr	r0, [r7, #12]
 8002038:	f7fe f8dc 	bl	80001f4 <strlen>
 800203c:	4603      	mov	r3, r0
 800203e:	3301      	adds	r3, #1
 8002040:	617b      	str	r3, [r7, #20]

    return cJSON_ParseWithLengthOpts(value, buffer_length, return_parse_end, require_null_terminated);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68ba      	ldr	r2, [r7, #8]
 8002046:	6979      	ldr	r1, [r7, #20]
 8002048:	68f8      	ldr	r0, [r7, #12]
 800204a:	f000 f805 	bl	8002058 <cJSON_ParseWithLengthOpts>
 800204e:	4603      	mov	r3, r0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <cJSON_ParseWithLengthOpts>:

/* Parse an object - create a new root, and populate. */
CJSON_PUBLIC(cJSON *) cJSON_ParseWithLengthOpts(const char *value, size_t buffer_length, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b08e      	sub	sp, #56	; 0x38
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
 8002064:	603b      	str	r3, [r7, #0]
    parse_buffer buffer = { 0, 0, 0, 0, { 0, 0, 0 } };
 8002066:	f107 0318 	add.w	r3, r7, #24
 800206a:	2200      	movs	r2, #0
 800206c:	601a      	str	r2, [r3, #0]
 800206e:	605a      	str	r2, [r3, #4]
 8002070:	609a      	str	r2, [r3, #8]
 8002072:	60da      	str	r2, [r3, #12]
 8002074:	611a      	str	r2, [r3, #16]
 8002076:	615a      	str	r2, [r3, #20]
 8002078:	619a      	str	r2, [r3, #24]
    cJSON *item = NULL;
 800207a:	2300      	movs	r3, #0
 800207c:	637b      	str	r3, [r7, #52]	; 0x34

    /* reset error position */
    global_error.json = NULL;
 800207e:	4b41      	ldr	r3, [pc, #260]	; (8002184 <cJSON_ParseWithLengthOpts+0x12c>)
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
    global_error.position = 0;
 8002084:	4b3f      	ldr	r3, [pc, #252]	; (8002184 <cJSON_ParseWithLengthOpts+0x12c>)
 8002086:	2200      	movs	r2, #0
 8002088:	605a      	str	r2, [r3, #4]

    if (value == NULL || 0 == buffer_length)
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d042      	beq.n	8002116 <cJSON_ParseWithLengthOpts+0xbe>
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d03f      	beq.n	8002116 <cJSON_ParseWithLengthOpts+0xbe>
    {
        goto fail;
    }

    buffer.content = (const unsigned char*)value;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	61bb      	str	r3, [r7, #24]
    buffer.length = buffer_length;
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	61fb      	str	r3, [r7, #28]
    buffer.offset = 0;
 800209e:	2300      	movs	r3, #0
 80020a0:	623b      	str	r3, [r7, #32]
    buffer.hooks = global_hooks;
 80020a2:	4a39      	ldr	r2, [pc, #228]	; (8002188 <cJSON_ParseWithLengthOpts+0x130>)
 80020a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020a8:	ca07      	ldmia	r2, {r0, r1, r2}
 80020aa:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    item = cJSON_New_Item(&global_hooks);
 80020ae:	4836      	ldr	r0, [pc, #216]	; (8002188 <cJSON_ParseWithLengthOpts+0x130>)
 80020b0:	f7ff f84a 	bl	8001148 <cJSON_New_Item>
 80020b4:	6378      	str	r0, [r7, #52]	; 0x34
    if (item == NULL) /* memory fail */
 80020b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d02e      	beq.n	800211a <cJSON_ParseWithLengthOpts+0xc2>
    {
        goto fail;
    }

    if (!parse_value(item, buffer_skip_whitespace(skip_utf8_bom(&buffer))))
 80020bc:	f107 0318 	add.w	r3, r7, #24
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff ff79 	bl	8001fb8 <skip_utf8_bom>
 80020c6:	4603      	mov	r3, r0
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7ff ff35 	bl	8001f38 <buffer_skip_whitespace>
 80020ce:	4603      	mov	r3, r0
 80020d0:	4619      	mov	r1, r3
 80020d2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80020d4:	f000 f8fc 	bl	80022d0 <parse_value>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d01f      	beq.n	800211e <cJSON_ParseWithLengthOpts+0xc6>
        /* parse failure. ep is set. */
        goto fail;
    }

    /* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
    if (require_null_terminated)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d00e      	beq.n	8002102 <cJSON_ParseWithLengthOpts+0xaa>
    {
        buffer_skip_whitespace(&buffer);
 80020e4:	f107 0318 	add.w	r3, r7, #24
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7ff ff25 	bl	8001f38 <buffer_skip_whitespace>
        if ((buffer.offset >= buffer.length) || buffer_at_offset(&buffer)[0] != '\0')
 80020ee:	6a3a      	ldr	r2, [r7, #32]
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d215      	bcs.n	8002122 <cJSON_ParseWithLengthOpts+0xca>
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	6a3b      	ldr	r3, [r7, #32]
 80020fa:	4413      	add	r3, r2
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d10f      	bne.n	8002122 <cJSON_ParseWithLengthOpts+0xca>
        {
            goto fail;
        }
    }
    if (return_parse_end)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d004      	beq.n	8002112 <cJSON_ParseWithLengthOpts+0xba>
    {
        *return_parse_end = (const char*)buffer_at_offset(&buffer);
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	6a3b      	ldr	r3, [r7, #32]
 800210c:	441a      	add	r2, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	601a      	str	r2, [r3, #0]
    }

    return item;
 8002112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002114:	e031      	b.n	800217a <cJSON_ParseWithLengthOpts+0x122>
        goto fail;
 8002116:	bf00      	nop
 8002118:	e004      	b.n	8002124 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 800211a:	bf00      	nop
 800211c:	e002      	b.n	8002124 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 800211e:	bf00      	nop
 8002120:	e000      	b.n	8002124 <cJSON_ParseWithLengthOpts+0xcc>
            goto fail;
 8002122:	bf00      	nop

fail:
    if (item != NULL)
 8002124:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002126:	2b00      	cmp	r3, #0
 8002128:	d002      	beq.n	8002130 <cJSON_ParseWithLengthOpts+0xd8>
    {
        cJSON_Delete(item);
 800212a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800212c:	f7ff f822 	bl	8001174 <cJSON_Delete>
    }

    if (value != NULL)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d020      	beq.n	8002178 <cJSON_ParseWithLengthOpts+0x120>
    {
        error local_error;
        local_error.json = (const unsigned char*)value;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	613b      	str	r3, [r7, #16]
        local_error.position = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	617b      	str	r3, [r7, #20]

        if (buffer.offset < buffer.length)
 800213e:	6a3a      	ldr	r2, [r7, #32]
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	429a      	cmp	r2, r3
 8002144:	d202      	bcs.n	800214c <cJSON_ParseWithLengthOpts+0xf4>
        {
            local_error.position = buffer.offset;
 8002146:	6a3b      	ldr	r3, [r7, #32]
 8002148:	617b      	str	r3, [r7, #20]
 800214a:	e005      	b.n	8002158 <cJSON_ParseWithLengthOpts+0x100>
        }
        else if (buffer.length > 0)
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d002      	beq.n	8002158 <cJSON_ParseWithLengthOpts+0x100>
        {
            local_error.position = buffer.length - 1;
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	3b01      	subs	r3, #1
 8002156:	617b      	str	r3, [r7, #20]
        }

        if (return_parse_end != NULL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d004      	beq.n	8002168 <cJSON_ParseWithLengthOpts+0x110>
        {
            *return_parse_end = (const char*)local_error.json + local_error.position;
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	441a      	add	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	601a      	str	r2, [r3, #0]
        }

        global_error = local_error;
 8002168:	4b06      	ldr	r3, [pc, #24]	; (8002184 <cJSON_ParseWithLengthOpts+0x12c>)
 800216a:	461a      	mov	r2, r3
 800216c:	f107 0310 	add.w	r3, r7, #16
 8002170:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002174:	e882 0003 	stmia.w	r2, {r0, r1}
    }

    return NULL;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3738      	adds	r7, #56	; 0x38
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	20000218 	.word	0x20000218
 8002188:	20000000 	.word	0x20000000

0800218c <cJSON_Parse>:

/* Default options for cJSON_Parse */
CJSON_PUBLIC(cJSON *) cJSON_Parse(const char *value)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
    return cJSON_ParseWithOpts(value, 0, 0);
 8002194:	2200      	movs	r2, #0
 8002196:	2100      	movs	r1, #0
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f7ff ff41 	bl	8002020 <cJSON_ParseWithOpts>
 800219e:	4603      	mov	r3, r0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b08e      	sub	sp, #56	; 0x38
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	637b      	str	r3, [r7, #52]	; 0x34

    memset(buffer, 0, sizeof(buffer));
 80021b8:	f107 0310 	add.w	r3, r7, #16
 80021bc:	2224      	movs	r2, #36	; 0x24
 80021be:	2100      	movs	r1, #0
 80021c0:	4618      	mov	r0, r3
 80021c2:	f00b fc54 	bl	800da6e <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a38      	ldr	r2, [pc, #224]	; (80022ac <print+0x104>)
 80021cc:	6812      	ldr	r2, [r2, #0]
 80021ce:	4610      	mov	r0, r2
 80021d0:	4798      	blx	r3
 80021d2:	4603      	mov	r3, r0
 80021d4:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 80021d6:	4b35      	ldr	r3, [pc, #212]	; (80022ac <print+0x104>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	627b      	str	r3, [r7, #36]	; 0x24
    buffer->hooks = *hooks;
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021e6:	ca07      	ldmia	r2, {r0, r1, r2}
 80021e8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d040      	beq.n	8002274 <print+0xcc>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 80021f2:	f107 0310 	add.w	r3, r7, #16
 80021f6:	4619      	mov	r1, r3
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f000 f955 	bl	80024a8 <print_value>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d039      	beq.n	8002278 <print+0xd0>
    {
        goto fail;
    }
    update_offset(buffer);
 8002204:	f107 0310 	add.w	r3, r7, #16
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff f96b 	bl	80014e4 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d00d      	beq.n	8002232 <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	6938      	ldr	r0, [r7, #16]
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	3201      	adds	r2, #1
 8002220:	4611      	mov	r1, r2
 8002222:	4798      	blx	r3
 8002224:	6378      	str	r0, [r7, #52]	; 0x34
        if (printed == NULL) {
 8002226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002228:	2b00      	cmp	r3, #0
 800222a:	d027      	beq.n	800227c <print+0xd4>
            goto fail;
        }
        buffer->buffer = NULL;
 800222c:	2300      	movs	r3, #0
 800222e:	613b      	str	r3, [r7, #16]
 8002230:	e01e      	b.n	8002270 <print+0xc8>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	3201      	adds	r2, #1
 800223a:	4610      	mov	r0, r2
 800223c:	4798      	blx	r3
 800223e:	6378      	str	r0, [r7, #52]	; 0x34
        if (printed == NULL)
 8002240:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002242:	2b00      	cmp	r3, #0
 8002244:	d01c      	beq.n	8002280 <print+0xd8>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 8002246:	6939      	ldr	r1, [r7, #16]
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	1c5a      	adds	r2, r3, #1
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	4293      	cmp	r3, r2
 8002250:	bf28      	it	cs
 8002252:	4613      	movcs	r3, r2
 8002254:	461a      	mov	r2, r3
 8002256:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002258:	f00b fcfd 	bl	800dc56 <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002260:	4413      	add	r3, r2
 8002262:	2200      	movs	r2, #0
 8002264:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	4610      	mov	r0, r2
 800226e:	4798      	blx	r3
    }

    return printed;
 8002270:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002272:	e016      	b.n	80022a2 <print+0xfa>
        goto fail;
 8002274:	bf00      	nop
 8002276:	e004      	b.n	8002282 <print+0xda>
        goto fail;
 8002278:	bf00      	nop
 800227a:	e002      	b.n	8002282 <print+0xda>
            goto fail;
 800227c:	bf00      	nop
 800227e:	e000      	b.n	8002282 <print+0xda>
            goto fail;
 8002280:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d004      	beq.n	8002292 <print+0xea>
    {
        hooks->deallocate(buffer->buffer);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	4610      	mov	r0, r2
 8002290:	4798      	blx	r3
    }

    if (printed != NULL)
 8002292:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002294:	2b00      	cmp	r3, #0
 8002296:	d003      	beq.n	80022a0 <print+0xf8>
    {
        hooks->deallocate(printed);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800229e:	4798      	blx	r3
    }

    return NULL;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3738      	adds	r7, #56	; 0x38
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	08010528 	.word	0x08010528

080022b0 <cJSON_Print>:

/* Render a cJSON item/entity/structure to text. */
CJSON_PUBLIC(char *) cJSON_Print(const cJSON *item)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
    return (char*)print(item, true, &global_hooks);
 80022b8:	4a04      	ldr	r2, [pc, #16]	; (80022cc <cJSON_Print+0x1c>)
 80022ba:	2101      	movs	r1, #1
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f7ff ff73 	bl	80021a8 <print>
 80022c2:	4603      	mov	r3, r0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000000 	.word	0x20000000

080022d0 <parse_value>:
    return print_value(item, &p);
}

/* Parser core - when encountering text, process appropriately. */
static cJSON_bool parse_value(cJSON * const item, parse_buffer * const input_buffer)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d003      	beq.n	80022e8 <parse_value+0x18>
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d101      	bne.n	80022ec <parse_value+0x1c>
    {
        return false; /* no input */
 80022e8:	2300      	movs	r3, #0
 80022ea:	e0d2      	b.n	8002492 <parse_value+0x1c2>
    }

    /* parse the different types of values */
    /* null */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "null", 4) == 0))
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d01d      	beq.n	800232e <parse_value+0x5e>
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	1d1a      	adds	r2, r3, #4
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d816      	bhi.n	800232e <parse_value+0x5e>
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	4413      	add	r3, r2
 800230a:	2204      	movs	r2, #4
 800230c:	4963      	ldr	r1, [pc, #396]	; (800249c <parse_value+0x1cc>)
 800230e:	4618      	mov	r0, r3
 8002310:	f00b fbb5 	bl	800da7e <strncmp>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d109      	bne.n	800232e <parse_value+0x5e>
    {
        item->type = cJSON_NULL;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2204      	movs	r2, #4
 800231e:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 4;
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	1d1a      	adds	r2, r3, #4
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	609a      	str	r2, [r3, #8]
        return true;
 800232a:	2301      	movs	r3, #1
 800232c:	e0b1      	b.n	8002492 <parse_value+0x1c2>
    }
    /* false */
    if (can_read(input_buffer, 5) && (strncmp((const char*)buffer_at_offset(input_buffer), "false", 5) == 0))
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d01d      	beq.n	8002370 <parse_value+0xa0>
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	1d5a      	adds	r2, r3, #5
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	429a      	cmp	r2, r3
 8002340:	d816      	bhi.n	8002370 <parse_value+0xa0>
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	4413      	add	r3, r2
 800234c:	2205      	movs	r2, #5
 800234e:	4954      	ldr	r1, [pc, #336]	; (80024a0 <parse_value+0x1d0>)
 8002350:	4618      	mov	r0, r3
 8002352:	f00b fb94 	bl	800da7e <strncmp>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d109      	bne.n	8002370 <parse_value+0xa0>
    {
        item->type = cJSON_False;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 5;
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	1d5a      	adds	r2, r3, #5
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	609a      	str	r2, [r3, #8]
        return true;
 800236c:	2301      	movs	r3, #1
 800236e:	e090      	b.n	8002492 <parse_value+0x1c2>
    }
    /* true */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "true", 4) == 0))
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d020      	beq.n	80023b8 <parse_value+0xe8>
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	1d1a      	adds	r2, r3, #4
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	429a      	cmp	r2, r3
 8002382:	d819      	bhi.n	80023b8 <parse_value+0xe8>
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	4413      	add	r3, r2
 800238e:	2204      	movs	r2, #4
 8002390:	4944      	ldr	r1, [pc, #272]	; (80024a4 <parse_value+0x1d4>)
 8002392:	4618      	mov	r0, r3
 8002394:	f00b fb73 	bl	800da7e <strncmp>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d10c      	bne.n	80023b8 <parse_value+0xe8>
    {
        item->type = cJSON_True;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2202      	movs	r2, #2
 80023a2:	60da      	str	r2, [r3, #12]
        item->valueint = 1;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	615a      	str	r2, [r3, #20]
        input_buffer->offset += 4;
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	1d1a      	adds	r2, r3, #4
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	609a      	str	r2, [r3, #8]
        return true;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e06c      	b.n	8002492 <parse_value+0x1c2>
    }
    /* string */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '\"'))
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d013      	beq.n	80023e6 <parse_value+0x116>
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	689a      	ldr	r2, [r3, #8]
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d20d      	bcs.n	80023e6 <parse_value+0x116>
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	4413      	add	r3, r2
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	2b22      	cmp	r3, #34	; 0x22
 80023d8:	d105      	bne.n	80023e6 <parse_value+0x116>
    {
        return parse_string(item, input_buffer);
 80023da:	6839      	ldr	r1, [r7, #0]
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f7ff fb25 	bl	8001a2c <parse_string>
 80023e2:	4603      	mov	r3, r0
 80023e4:	e055      	b.n	8002492 <parse_value+0x1c2>
    }
    /* number */
    if (can_access_at_index(input_buffer, 0) && ((buffer_at_offset(input_buffer)[0] == '-') || ((buffer_at_offset(input_buffer)[0] >= '0') && (buffer_at_offset(input_buffer)[0] <= '9'))))
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d023      	beq.n	8002434 <parse_value+0x164>
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d21d      	bcs.n	8002434 <parse_value+0x164>
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	4413      	add	r3, r2
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	2b2d      	cmp	r3, #45	; 0x2d
 8002406:	d00f      	beq.n	8002428 <parse_value+0x158>
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	4413      	add	r3, r2
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	2b2f      	cmp	r3, #47	; 0x2f
 8002416:	d90d      	bls.n	8002434 <parse_value+0x164>
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	4413      	add	r3, r2
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	2b39      	cmp	r3, #57	; 0x39
 8002426:	d805      	bhi.n	8002434 <parse_value+0x164>
    {
        return parse_number(item, input_buffer);
 8002428:	6839      	ldr	r1, [r7, #0]
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f7fe fef4 	bl	8001218 <parse_number>
 8002430:	4603      	mov	r3, r0
 8002432:	e02e      	b.n	8002492 <parse_value+0x1c2>
    }
    /* array */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '['))
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d013      	beq.n	8002462 <parse_value+0x192>
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	689a      	ldr	r2, [r3, #8]
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	429a      	cmp	r2, r3
 8002444:	d20d      	bcs.n	8002462 <parse_value+0x192>
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	4413      	add	r3, r2
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	2b5b      	cmp	r3, #91	; 0x5b
 8002454:	d105      	bne.n	8002462 <parse_value+0x192>
    {
        return parse_array(item, input_buffer);
 8002456:	6839      	ldr	r1, [r7, #0]
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 f909 	bl	8002670 <parse_array>
 800245e:	4603      	mov	r3, r0
 8002460:	e017      	b.n	8002492 <parse_value+0x1c2>
    }
    /* object */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '{'))
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d013      	beq.n	8002490 <parse_value+0x1c0>
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	429a      	cmp	r2, r3
 8002472:	d20d      	bcs.n	8002490 <parse_value+0x1c0>
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	4413      	add	r3, r2
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	2b7b      	cmp	r3, #123	; 0x7b
 8002482:	d105      	bne.n	8002490 <parse_value+0x1c0>
    {
        return parse_object(item, input_buffer);
 8002484:	6839      	ldr	r1, [r7, #0]
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 fa3c 	bl	8002904 <parse_object>
 800248c:	4603      	mov	r3, r0
 800248e:	e000      	b.n	8002492 <parse_value+0x1c2>
    }

    return false;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	080103f4 	.word	0x080103f4
 80024a0:	08010424 	.word	0x08010424
 80024a4:	0801042c 	.word	0x0801042c

080024a8 <print_value>:

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 80024b2:	2300      	movs	r3, #0
 80024b4:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d002      	beq.n	80024c2 <print_value+0x1a>
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <print_value+0x1e>
    {
        return false;
 80024c2:	2300      	movs	r3, #0
 80024c4:	e0c9      	b.n	800265a <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	2b80      	cmp	r3, #128	; 0x80
 80024ce:	f000 808e 	beq.w	80025ee <print_value+0x146>
 80024d2:	2b80      	cmp	r3, #128	; 0x80
 80024d4:	f300 80c0 	bgt.w	8002658 <print_value+0x1b0>
 80024d8:	2b20      	cmp	r3, #32
 80024da:	dc49      	bgt.n	8002570 <print_value+0xc8>
 80024dc:	2b00      	cmp	r3, #0
 80024de:	f340 80bb 	ble.w	8002658 <print_value+0x1b0>
 80024e2:	3b01      	subs	r3, #1
 80024e4:	2b1f      	cmp	r3, #31
 80024e6:	f200 80b7 	bhi.w	8002658 <print_value+0x1b0>
 80024ea:	a201      	add	r2, pc, #4	; (adr r2, 80024f0 <print_value+0x48>)
 80024ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024f0:	0800259b 	.word	0x0800259b
 80024f4:	080025bf 	.word	0x080025bf
 80024f8:	08002659 	.word	0x08002659
 80024fc:	08002577 	.word	0x08002577
 8002500:	08002659 	.word	0x08002659
 8002504:	08002659 	.word	0x08002659
 8002508:	08002659 	.word	0x08002659
 800250c:	080025e3 	.word	0x080025e3
 8002510:	08002659 	.word	0x08002659
 8002514:	08002659 	.word	0x08002659
 8002518:	08002659 	.word	0x08002659
 800251c:	08002659 	.word	0x08002659
 8002520:	08002659 	.word	0x08002659
 8002524:	08002659 	.word	0x08002659
 8002528:	08002659 	.word	0x08002659
 800252c:	08002635 	.word	0x08002635
 8002530:	08002659 	.word	0x08002659
 8002534:	08002659 	.word	0x08002659
 8002538:	08002659 	.word	0x08002659
 800253c:	08002659 	.word	0x08002659
 8002540:	08002659 	.word	0x08002659
 8002544:	08002659 	.word	0x08002659
 8002548:	08002659 	.word	0x08002659
 800254c:	08002659 	.word	0x08002659
 8002550:	08002659 	.word	0x08002659
 8002554:	08002659 	.word	0x08002659
 8002558:	08002659 	.word	0x08002659
 800255c:	08002659 	.word	0x08002659
 8002560:	08002659 	.word	0x08002659
 8002564:	08002659 	.word	0x08002659
 8002568:	08002659 	.word	0x08002659
 800256c:	08002641 	.word	0x08002641
 8002570:	2b40      	cmp	r3, #64	; 0x40
 8002572:	d06b      	beq.n	800264c <print_value+0x1a4>
 8002574:	e070      	b.n	8002658 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 8002576:	2105      	movs	r1, #5
 8002578:	6838      	ldr	r0, [r7, #0]
 800257a:	f7fe ff19 	bl	80013b0 <ensure>
 800257e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <print_value+0xe2>
            {
                return false;
 8002586:	2300      	movs	r3, #0
 8002588:	e067      	b.n	800265a <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	4a35      	ldr	r2, [pc, #212]	; (8002664 <print_value+0x1bc>)
 800258e:	6810      	ldr	r0, [r2, #0]
 8002590:	6018      	str	r0, [r3, #0]
 8002592:	7912      	ldrb	r2, [r2, #4]
 8002594:	711a      	strb	r2, [r3, #4]
            return true;
 8002596:	2301      	movs	r3, #1
 8002598:	e05f      	b.n	800265a <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 800259a:	2106      	movs	r1, #6
 800259c:	6838      	ldr	r0, [r7, #0]
 800259e:	f7fe ff07 	bl	80013b0 <ensure>
 80025a2:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <print_value+0x106>
            {
                return false;
 80025aa:	2300      	movs	r3, #0
 80025ac:	e055      	b.n	800265a <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	4a2d      	ldr	r2, [pc, #180]	; (8002668 <print_value+0x1c0>)
 80025b2:	6810      	ldr	r0, [r2, #0]
 80025b4:	6018      	str	r0, [r3, #0]
 80025b6:	8892      	ldrh	r2, [r2, #4]
 80025b8:	809a      	strh	r2, [r3, #4]
            return true;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e04d      	b.n	800265a <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 80025be:	2105      	movs	r1, #5
 80025c0:	6838      	ldr	r0, [r7, #0]
 80025c2:	f7fe fef5 	bl	80013b0 <ensure>
 80025c6:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d101      	bne.n	80025d2 <print_value+0x12a>
            {
                return false;
 80025ce:	2300      	movs	r3, #0
 80025d0:	e043      	b.n	800265a <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	4a25      	ldr	r2, [pc, #148]	; (800266c <print_value+0x1c4>)
 80025d6:	6810      	ldr	r0, [r2, #0]
 80025d8:	6018      	str	r0, [r3, #0]
 80025da:	7912      	ldrb	r2, [r2, #4]
 80025dc:	711a      	strb	r2, [r3, #4]
            return true;
 80025de:	2301      	movs	r3, #1
 80025e0:	e03b      	b.n	800265a <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 80025e2:	6839      	ldr	r1, [r7, #0]
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f7fe ffe7 	bl	80015b8 <print_number>
 80025ea:	4603      	mov	r3, r0
 80025ec:	e035      	b.n	800265a <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 80025ee:	2300      	movs	r3, #0
 80025f0:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	691b      	ldr	r3, [r3, #16]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <print_value+0x156>
            {
                return false;
 80025fa:	2300      	movs	r3, #0
 80025fc:	e02d      	b.n	800265a <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	4618      	mov	r0, r3
 8002604:	f7fd fdf6 	bl	80001f4 <strlen>
 8002608:	4603      	mov	r3, r0
 800260a:	3301      	adds	r3, #1
 800260c:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 800260e:	68b9      	ldr	r1, [r7, #8]
 8002610:	6838      	ldr	r0, [r7, #0]
 8002612:	f7fe fecd 	bl	80013b0 <ensure>
 8002616:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d101      	bne.n	8002622 <print_value+0x17a>
            {
                return false;
 800261e:	2300      	movs	r3, #0
 8002620:	e01b      	b.n	800265a <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	68ba      	ldr	r2, [r7, #8]
 8002628:	4619      	mov	r1, r3
 800262a:	68f8      	ldr	r0, [r7, #12]
 800262c:	f00b fb13 	bl	800dc56 <memcpy>
            return true;
 8002630:	2301      	movs	r3, #1
 8002632:	e012      	b.n	800265a <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 8002634:	6839      	ldr	r1, [r7, #0]
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f7ff fc6e 	bl	8001f18 <print_string>
 800263c:	4603      	mov	r3, r0
 800263e:	e00c      	b.n	800265a <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 8002640:	6839      	ldr	r1, [r7, #0]
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 f8d8 	bl	80027f8 <print_array>
 8002648:	4603      	mov	r3, r0
 800264a:	e006      	b.n	800265a <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 800264c:	6839      	ldr	r1, [r7, #0]
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 fa57 	bl	8002b02 <print_object>
 8002654:	4603      	mov	r3, r0
 8002656:	e000      	b.n	800265a <print_value+0x1b2>

        default:
            return false;
 8002658:	2300      	movs	r3, #0
    }
}
 800265a:	4618      	mov	r0, r3
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	080103f4 	.word	0x080103f4
 8002668:	08010424 	.word	0x08010424
 800266c:	0801042c 	.word	0x0801042c

08002670 <parse_array>:

/* Build an array from input text. */
static cJSON_bool parse_array(cJSON * const item, parse_buffer * const input_buffer)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* head of the linked list */
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 800267e:	2300      	movs	r3, #0
 8002680:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800268a:	d301      	bcc.n	8002690 <parse_array+0x20>
    {
        return false; /* to deeply nested */
 800268c:	2300      	movs	r3, #0
 800268e:	e0af      	b.n	80027f0 <parse_array+0x180>
    }
    input_buffer->depth++;
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	1c5a      	adds	r2, r3, #1
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	60da      	str	r2, [r3, #12]

    if (buffer_at_offset(input_buffer)[0] != '[')
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	4413      	add	r3, r2
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	2b5b      	cmp	r3, #91	; 0x5b
 80026a8:	f040 8094 	bne.w	80027d4 <parse_array+0x164>
    {
        /* not an array */
        goto fail;
    }

    input_buffer->offset++;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	1c5a      	adds	r2, r3, #1
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 80026b6:	6838      	ldr	r0, [r7, #0]
 80026b8:	f7ff fc3e 	bl	8001f38 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ']'))
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d00d      	beq.n	80026de <parse_array+0x6e>
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	689a      	ldr	r2, [r3, #8]
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d207      	bcs.n	80026de <parse_array+0x6e>
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	4413      	add	r3, r2
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b5d      	cmp	r3, #93	; 0x5d
 80026dc:	d061      	beq.n	80027a2 <parse_array+0x132>
        /* empty array */
        goto success;
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d005      	beq.n	80026f0 <parse_array+0x80>
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d305      	bcc.n	80026fc <parse_array+0x8c>
    {
        input_buffer->offset--;
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	1e5a      	subs	r2, r3, #1
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	609a      	str	r2, [r3, #8]
        goto fail;
 80026fa:	e072      	b.n	80027e2 <parse_array+0x172>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	1e5a      	subs	r2, r3, #1
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	3310      	adds	r3, #16
 800270a:	4618      	mov	r0, r3
 800270c:	f7fe fd1c 	bl	8001148 <cJSON_New_Item>
 8002710:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d05f      	beq.n	80027d8 <parse_array+0x168>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d104      	bne.n	8002728 <parse_array+0xb8>
        {
            /* start the linked list */
            current_item = head = new_item;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	617b      	str	r3, [r7, #20]
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	613b      	str	r3, [r7, #16]
 8002726:	e007      	b.n	8002738 <parse_array+0xc8>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	613b      	str	r3, [r7, #16]
        }

        /* parse next value */
        input_buffer->offset++;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	1c5a      	adds	r2, r3, #1
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8002742:	6838      	ldr	r0, [r7, #0]
 8002744:	f7ff fbf8 	bl	8001f38 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 8002748:	6839      	ldr	r1, [r7, #0]
 800274a:	6938      	ldr	r0, [r7, #16]
 800274c:	f7ff fdc0 	bl	80022d0 <parse_value>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d042      	beq.n	80027dc <parse_array+0x16c>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8002756:	6838      	ldr	r0, [r7, #0]
 8002758:	f7ff fbee 	bl	8001f38 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d00d      	beq.n	800277e <parse_array+0x10e>
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	689a      	ldr	r2, [r3, #8]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	429a      	cmp	r2, r3
 800276c:	d207      	bcs.n	800277e <parse_array+0x10e>
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	4413      	add	r3, r2
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	2b2c      	cmp	r3, #44	; 0x2c
 800277c:	d0c3      	beq.n	8002706 <parse_array+0x96>

    if (cannot_access_at_index(input_buffer, 0) || buffer_at_offset(input_buffer)[0] != ']')
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d02d      	beq.n	80027e0 <parse_array+0x170>
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	429a      	cmp	r2, r3
 800278e:	d227      	bcs.n	80027e0 <parse_array+0x170>
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	4413      	add	r3, r2
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	2b5d      	cmp	r3, #93	; 0x5d
 800279e:	d11f      	bne.n	80027e0 <parse_array+0x170>
    {
        goto fail; /* expected end of array */
    }

success:
 80027a0:	e000      	b.n	80027a4 <parse_array+0x134>
        goto success;
 80027a2:	bf00      	nop
    input_buffer->depth--;
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	1e5a      	subs	r2, r3, #1
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d002      	beq.n	80027ba <parse_array+0x14a>
        head->prev = current_item;
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Array;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2220      	movs	r2, #32
 80027be:	60da      	str	r2, [r3, #12]
    item->child = head;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	1c5a      	adds	r2, r3, #1
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	609a      	str	r2, [r3, #8]

    return true;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e00d      	b.n	80027f0 <parse_array+0x180>
        goto fail;
 80027d4:	bf00      	nop
 80027d6:	e004      	b.n	80027e2 <parse_array+0x172>
            goto fail; /* allocation failure */
 80027d8:	bf00      	nop
 80027da:	e002      	b.n	80027e2 <parse_array+0x172>
            goto fail; /* failed to parse value */
 80027dc:	bf00      	nop
 80027de:	e000      	b.n	80027e2 <parse_array+0x172>
        goto fail; /* expected end of array */
 80027e0:	bf00      	nop

fail:
    if (head != NULL)
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d002      	beq.n	80027ee <parse_array+0x17e>
    {
        cJSON_Delete(head);
 80027e8:	6978      	ldr	r0, [r7, #20]
 80027ea:	f7fe fcc3 	bl	8001174 <cJSON_Delete>
    }

    return false;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <print_array>:

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b086      	sub	sp, #24
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8002802:	2300      	movs	r3, #0
 8002804:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 8002806:	2300      	movs	r3, #0
 8002808:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d101      	bne.n	800281a <print_array+0x22>
    {
        return false;
 8002816:	2300      	movs	r3, #0
 8002818:	e070      	b.n	80028fc <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 800281a:	2101      	movs	r1, #1
 800281c:	6838      	ldr	r0, [r7, #0]
 800281e:	f7fe fdc7 	bl	80013b0 <ensure>
 8002822:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <print_array+0x36>
    {
        return false;
 800282a:	2300      	movs	r3, #0
 800282c:	e066      	b.n	80028fc <print_array+0x104>
    }

    *output_pointer = '[';
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	225b      	movs	r2, #91	; 0x5b
 8002832:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	1c5a      	adds	r2, r3, #1
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	1c5a      	adds	r2, r3, #1
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8002848:	e03d      	b.n	80028c6 <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 800284a:	6839      	ldr	r1, [r7, #0]
 800284c:	6938      	ldr	r0, [r7, #16]
 800284e:	f7ff fe2b 	bl	80024a8 <print_value>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d101      	bne.n	800285c <print_array+0x64>
        {
            return false;
 8002858:	2300      	movs	r3, #0
 800285a:	e04f      	b.n	80028fc <print_array+0x104>
        }
        update_offset(output_buffer);
 800285c:	6838      	ldr	r0, [r7, #0]
 800285e:	f7fe fe41 	bl	80014e4 <update_offset>
        if (current_element->next)
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d02a      	beq.n	80028c0 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <print_array+0x7e>
 8002872:	2302      	movs	r3, #2
 8002874:	e000      	b.n	8002878 <print_array+0x80>
 8002876:	2301      	movs	r3, #1
 8002878:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	3301      	adds	r3, #1
 800287e:	4619      	mov	r1, r3
 8002880:	6838      	ldr	r0, [r7, #0]
 8002882:	f7fe fd95 	bl	80013b0 <ensure>
 8002886:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d101      	bne.n	8002892 <print_array+0x9a>
            {
                return false;
 800288e:	2300      	movs	r3, #0
 8002890:	e034      	b.n	80028fc <print_array+0x104>
            }
            *output_pointer++ = ',';
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	1c5a      	adds	r2, r3, #1
 8002896:	617a      	str	r2, [r7, #20]
 8002898:	222c      	movs	r2, #44	; 0x2c
 800289a:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	695b      	ldr	r3, [r3, #20]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d004      	beq.n	80028ae <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	1c5a      	adds	r2, r3, #1
 80028a8:	617a      	str	r2, [r7, #20]
 80028aa:	2220      	movs	r2, #32
 80028ac:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	2200      	movs	r2, #0
 80028b2:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	441a      	add	r2, r3
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d1be      	bne.n	800284a <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 80028cc:	2102      	movs	r1, #2
 80028ce:	6838      	ldr	r0, [r7, #0]
 80028d0:	f7fe fd6e 	bl	80013b0 <ensure>
 80028d4:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d101      	bne.n	80028e0 <print_array+0xe8>
    {
        return false;
 80028dc:	2300      	movs	r3, #0
 80028de:	e00d      	b.n	80028fc <print_array+0x104>
    }
    *output_pointer++ = ']';
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	1c5a      	adds	r2, r3, #1
 80028e4:	617a      	str	r2, [r7, #20]
 80028e6:	225d      	movs	r2, #93	; 0x5d
 80028e8:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	2200      	movs	r2, #0
 80028ee:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	1e5a      	subs	r2, r3, #1
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	60da      	str	r2, [r3, #12]

    return true;
 80028fa:	2301      	movs	r3, #1
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <parse_object>:

/* Build an object from the text. */
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* linked list head */
 800290e:	2300      	movs	r3, #0
 8002910:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 8002912:	2300      	movs	r3, #0
 8002914:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800291e:	d301      	bcc.n	8002924 <parse_object+0x20>
    {
        return false; /* to deeply nested */
 8002920:	2300      	movs	r3, #0
 8002922:	e0ea      	b.n	8002afa <parse_object+0x1f6>
    }
    input_buffer->depth++;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	1c5a      	adds	r2, r3, #1
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	60da      	str	r2, [r3, #12]

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '{'))
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 80d0 	beq.w	8002ad6 <parse_object+0x1d2>
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	689a      	ldr	r2, [r3, #8]
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	429a      	cmp	r2, r3
 8002940:	f080 80c9 	bcs.w	8002ad6 <parse_object+0x1d2>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	4413      	add	r3, r2
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	2b7b      	cmp	r3, #123	; 0x7b
 8002952:	f040 80c0 	bne.w	8002ad6 <parse_object+0x1d2>
    {
        goto fail; /* not an object */
    }

    input_buffer->offset++;
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	1c5a      	adds	r2, r3, #1
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8002960:	6838      	ldr	r0, [r7, #0]
 8002962:	f7ff fae9 	bl	8001f38 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '}'))
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d00e      	beq.n	800298a <parse_object+0x86>
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	429a      	cmp	r2, r3
 8002976:	d208      	bcs.n	800298a <parse_object+0x86>
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	4413      	add	r3, r2
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	2b7d      	cmp	r3, #125	; 0x7d
 8002986:	f000 808d 	beq.w	8002aa4 <parse_object+0x1a0>
    {
        goto success; /* empty object */
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d005      	beq.n	800299c <parse_object+0x98>
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	429a      	cmp	r2, r3
 800299a:	d305      	bcc.n	80029a8 <parse_object+0xa4>
    {
        input_buffer->offset--;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	1e5a      	subs	r2, r3, #1
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	609a      	str	r2, [r3, #8]
        goto fail;
 80029a6:	e0a1      	b.n	8002aec <parse_object+0x1e8>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	1e5a      	subs	r2, r3, #1
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	3310      	adds	r3, #16
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7fe fbc6 	bl	8001148 <cJSON_New_Item>
 80029bc:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	f000 808a 	beq.w	8002ada <parse_object+0x1d6>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d104      	bne.n	80029d6 <parse_object+0xd2>
        {
            /* start the linked list */
            current_item = head = new_item;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	617b      	str	r3, [r7, #20]
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	613b      	str	r3, [r7, #16]
 80029d4:	e007      	b.n	80029e6 <parse_object+0xe2>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	68fa      	ldr	r2, [r7, #12]
 80029da:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	613b      	str	r3, [r7, #16]
        }

        /* parse the name of the child */
        input_buffer->offset++;
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	1c5a      	adds	r2, r3, #1
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 80029f0:	6838      	ldr	r0, [r7, #0]
 80029f2:	f7ff faa1 	bl	8001f38 <buffer_skip_whitespace>
        if (!parse_string(current_item, input_buffer))
 80029f6:	6839      	ldr	r1, [r7, #0]
 80029f8:	6938      	ldr	r0, [r7, #16]
 80029fa:	f7ff f817 	bl	8001a2c <parse_string>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d06c      	beq.n	8002ade <parse_object+0x1da>
        {
            goto fail; /* failed to parse name */
        }
        buffer_skip_whitespace(input_buffer);
 8002a04:	6838      	ldr	r0, [r7, #0]
 8002a06:	f7ff fa97 	bl	8001f38 <buffer_skip_whitespace>

        /* swap valuestring and string, because we parsed the name */
        current_item->string = current_item->valuestring;
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	691a      	ldr	r2, [r3, #16]
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	621a      	str	r2, [r3, #32]
        current_item->valuestring = NULL;
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	2200      	movs	r2, #0
 8002a16:	611a      	str	r2, [r3, #16]

        if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != ':'))
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d061      	beq.n	8002ae2 <parse_object+0x1de>
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	689a      	ldr	r2, [r3, #8]
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d25b      	bcs.n	8002ae2 <parse_object+0x1de>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	4413      	add	r3, r2
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	2b3a      	cmp	r3, #58	; 0x3a
 8002a38:	d153      	bne.n	8002ae2 <parse_object+0x1de>
        {
            goto fail; /* invalid object */
        }

        /* parse the value */
        input_buffer->offset++;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	1c5a      	adds	r2, r3, #1
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8002a44:	6838      	ldr	r0, [r7, #0]
 8002a46:	f7ff fa77 	bl	8001f38 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 8002a4a:	6839      	ldr	r1, [r7, #0]
 8002a4c:	6938      	ldr	r0, [r7, #16]
 8002a4e:	f7ff fc3f 	bl	80022d0 <parse_value>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d046      	beq.n	8002ae6 <parse_object+0x1e2>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8002a58:	6838      	ldr	r0, [r7, #0]
 8002a5a:	f7ff fa6d 	bl	8001f38 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d00d      	beq.n	8002a80 <parse_object+0x17c>
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	689a      	ldr	r2, [r3, #8]
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d207      	bcs.n	8002a80 <parse_object+0x17c>
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	4413      	add	r3, r2
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	2b2c      	cmp	r3, #44	; 0x2c
 8002a7e:	d098      	beq.n	80029b2 <parse_object+0xae>

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '}'))
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d031      	beq.n	8002aea <parse_object+0x1e6>
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	689a      	ldr	r2, [r3, #8]
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d22b      	bcs.n	8002aea <parse_object+0x1e6>
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b7d      	cmp	r3, #125	; 0x7d
 8002aa0:	d123      	bne.n	8002aea <parse_object+0x1e6>
    {
        goto fail; /* expected end of object */
    }

success:
 8002aa2:	e000      	b.n	8002aa6 <parse_object+0x1a2>
        goto success; /* empty object */
 8002aa4:	bf00      	nop
    input_buffer->depth--;
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	1e5a      	subs	r2, r3, #1
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d002      	beq.n	8002abc <parse_object+0x1b8>
        head->prev = current_item;
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Object;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2240      	movs	r2, #64	; 0x40
 8002ac0:	60da      	str	r2, [r3, #12]
    item->child = head;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	1c5a      	adds	r2, r3, #1
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	609a      	str	r2, [r3, #8]
    return true;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e011      	b.n	8002afa <parse_object+0x1f6>
        goto fail; /* not an object */
 8002ad6:	bf00      	nop
 8002ad8:	e008      	b.n	8002aec <parse_object+0x1e8>
            goto fail; /* allocation failure */
 8002ada:	bf00      	nop
 8002adc:	e006      	b.n	8002aec <parse_object+0x1e8>
            goto fail; /* failed to parse name */
 8002ade:	bf00      	nop
 8002ae0:	e004      	b.n	8002aec <parse_object+0x1e8>
            goto fail; /* invalid object */
 8002ae2:	bf00      	nop
 8002ae4:	e002      	b.n	8002aec <parse_object+0x1e8>
            goto fail; /* failed to parse value */
 8002ae6:	bf00      	nop
 8002ae8:	e000      	b.n	8002aec <parse_object+0x1e8>
        goto fail; /* expected end of object */
 8002aea:	bf00      	nop

fail:
    if (head != NULL)
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d002      	beq.n	8002af8 <parse_object+0x1f4>
    {
        cJSON_Delete(head);
 8002af2:	6978      	ldr	r0, [r7, #20]
 8002af4:	f7fe fb3e 	bl	8001174 <cJSON_Delete>
    }

    return false;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3718      	adds	r7, #24
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <print_object>:

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b088      	sub	sp, #32
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
 8002b0a:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 8002b10:	2300      	movs	r3, #0
 8002b12:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d101      	bne.n	8002b24 <print_object+0x22>
    {
        return false;
 8002b20:	2300      	movs	r3, #0
 8002b22:	e108      	b.n	8002d36 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	695b      	ldr	r3, [r3, #20]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <print_object+0x2e>
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	e000      	b.n	8002b32 <print_object+0x30>
 8002b30:	2301      	movs	r3, #1
 8002b32:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	3301      	adds	r3, #1
 8002b38:	4619      	mov	r1, r3
 8002b3a:	6838      	ldr	r0, [r7, #0]
 8002b3c:	f7fe fc38 	bl	80013b0 <ensure>
 8002b40:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d101      	bne.n	8002b4c <print_object+0x4a>
    {
        return false;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	e0f4      	b.n	8002d36 <print_object+0x234>
    }

    *output_pointer++ = '{';
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	1c5a      	adds	r2, r3, #1
 8002b50:	61fa      	str	r2, [r7, #28]
 8002b52:	227b      	movs	r2, #123	; 0x7b
 8002b54:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	1c5a      	adds	r2, r3, #1
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d004      	beq.n	8002b72 <print_object+0x70>
    {
        *output_pointer++ = '\n';
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	1c5a      	adds	r2, r3, #1
 8002b6c:	61fa      	str	r2, [r7, #28]
 8002b6e:	220a      	movs	r2, #10
 8002b70:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	689a      	ldr	r2, [r3, #8]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	441a      	add	r2, r3
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	609a      	str	r2, [r3, #8]

    while (current_item)
 8002b7e:	e0a0      	b.n	8002cc2 <print_object+0x1c0>
    {
        if (output_buffer->format)
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d022      	beq.n	8002bce <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	6838      	ldr	r0, [r7, #0]
 8002b90:	f7fe fc0e 	bl	80013b0 <ensure>
 8002b94:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d101      	bne.n	8002ba0 <print_object+0x9e>
            {
                return false;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	e0ca      	b.n	8002d36 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]
 8002ba4:	e007      	b.n	8002bb6 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	1c5a      	adds	r2, r3, #1
 8002baa:	61fa      	str	r2, [r7, #28]
 8002bac:	2209      	movs	r2, #9
 8002bae:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d3f2      	bcc.n	8002ba6 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	689a      	ldr	r2, [r3, #8]
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	441a      	add	r2, r3
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	6a1b      	ldr	r3, [r3, #32]
 8002bd2:	6839      	ldr	r1, [r7, #0]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7ff f86f 	bl	8001cb8 <print_string_ptr>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d101      	bne.n	8002be4 <print_object+0xe2>
        {
            return false;
 8002be0:	2300      	movs	r3, #0
 8002be2:	e0a8      	b.n	8002d36 <print_object+0x234>
        }
        update_offset(output_buffer);
 8002be4:	6838      	ldr	r0, [r7, #0]
 8002be6:	f7fe fc7d 	bl	80014e4 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <print_object+0xf4>
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	e000      	b.n	8002bf8 <print_object+0xf6>
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8002bfa:	68f9      	ldr	r1, [r7, #12]
 8002bfc:	6838      	ldr	r0, [r7, #0]
 8002bfe:	f7fe fbd7 	bl	80013b0 <ensure>
 8002c02:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <print_object+0x10c>
        {
            return false;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	e093      	b.n	8002d36 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	1c5a      	adds	r2, r3, #1
 8002c12:	61fa      	str	r2, [r7, #28]
 8002c14:	223a      	movs	r2, #58	; 0x3a
 8002c16:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	695b      	ldr	r3, [r3, #20]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d004      	beq.n	8002c2a <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	1c5a      	adds	r2, r3, #1
 8002c24:	61fa      	str	r2, [r7, #28]
 8002c26:	2209      	movs	r2, #9
 8002c28:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	689a      	ldr	r2, [r3, #8]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	441a      	add	r2, r3
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8002c36:	6839      	ldr	r1, [r7, #0]
 8002c38:	69b8      	ldr	r0, [r7, #24]
 8002c3a:	f7ff fc35 	bl	80024a8 <print_value>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d101      	bne.n	8002c48 <print_object+0x146>
        {
            return false;
 8002c44:	2300      	movs	r3, #0
 8002c46:	e076      	b.n	8002d36 <print_object+0x234>
        }
        update_offset(output_buffer);
 8002c48:	6838      	ldr	r0, [r7, #0]
 8002c4a:	f7fe fc4b 	bl	80014e4 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	695b      	ldr	r3, [r3, #20]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <print_object+0x158>
 8002c56:	2201      	movs	r2, #1
 8002c58:	e000      	b.n	8002c5c <print_object+0x15a>
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d001      	beq.n	8002c68 <print_object+0x166>
 8002c64:	2301      	movs	r3, #1
 8002c66:	e000      	b.n	8002c6a <print_object+0x168>
 8002c68:	2300      	movs	r3, #0
 8002c6a:	4413      	add	r3, r2
 8002c6c:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	3301      	adds	r3, #1
 8002c72:	4619      	mov	r1, r3
 8002c74:	6838      	ldr	r0, [r7, #0]
 8002c76:	f7fe fb9b 	bl	80013b0 <ensure>
 8002c7a:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d101      	bne.n	8002c86 <print_object+0x184>
        {
            return false;
 8002c82:	2300      	movs	r3, #0
 8002c84:	e057      	b.n	8002d36 <print_object+0x234>
        }
        if (current_item->next)
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d004      	beq.n	8002c98 <print_object+0x196>
        {
            *output_pointer++ = ',';
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	1c5a      	adds	r2, r3, #1
 8002c92:	61fa      	str	r2, [r7, #28]
 8002c94:	222c      	movs	r2, #44	; 0x2c
 8002c96:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d004      	beq.n	8002caa <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	1c5a      	adds	r2, r3, #1
 8002ca4:	61fa      	str	r2, [r7, #28]
 8002ca6:	220a      	movs	r2, #10
 8002ca8:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	2200      	movs	r2, #0
 8002cae:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	441a      	add	r2, r3
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	f47f af5b 	bne.w	8002b80 <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d003      	beq.n	8002cda <print_object+0x1d8>
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	e000      	b.n	8002cdc <print_object+0x1da>
 8002cda:	2302      	movs	r3, #2
 8002cdc:	4619      	mov	r1, r3
 8002cde:	6838      	ldr	r0, [r7, #0]
 8002ce0:	f7fe fb66 	bl	80013b0 <ensure>
 8002ce4:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <print_object+0x1ee>
    {
        return false;
 8002cec:	2300      	movs	r3, #0
 8002cee:	e022      	b.n	8002d36 <print_object+0x234>
    }
    if (output_buffer->format)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	695b      	ldr	r3, [r3, #20]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d010      	beq.n	8002d1a <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	613b      	str	r3, [r7, #16]
 8002cfc:	e007      	b.n	8002d0e <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	1c5a      	adds	r2, r3, #1
 8002d02:	61fa      	str	r2, [r7, #28]
 8002d04:	2209      	movs	r2, #9
 8002d06:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	613b      	str	r3, [r7, #16]
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	3b01      	subs	r3, #1
 8002d14:	693a      	ldr	r2, [r7, #16]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d3f1      	bcc.n	8002cfe <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	1c5a      	adds	r2, r3, #1
 8002d1e:	61fa      	str	r2, [r7, #28]
 8002d20:	227d      	movs	r2, #125	; 0x7d
 8002d22:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	2200      	movs	r2, #0
 8002d28:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	1e5a      	subs	r2, r3, #1
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	60da      	str	r2, [r3, #12]

    return true;
 8002d34:	2301      	movs	r3, #1
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3720      	adds	r7, #32
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <get_object_item>:

    return get_array_item(array, (size_t)index);
}

static cJSON *get_object_item(const cJSON * const object, const char * const name, const cJSON_bool case_sensitive)
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b086      	sub	sp, #24
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	60f8      	str	r0, [r7, #12]
 8002d46:	60b9      	str	r1, [r7, #8]
 8002d48:	607a      	str	r2, [r7, #4]
    cJSON *current_element = NULL;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	617b      	str	r3, [r7, #20]

    if ((object == NULL) || (name == NULL))
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d002      	beq.n	8002d5a <get_object_item+0x1c>
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d101      	bne.n	8002d5e <get_object_item+0x20>
    {
        return NULL;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	e033      	b.n	8002dc6 <get_object_item+0x88>
    }

    current_element = object->child;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	617b      	str	r3, [r7, #20]
    if (case_sensitive)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d017      	beq.n	8002d9a <get_object_item+0x5c>
    {
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8002d6a:	e002      	b.n	8002d72 <get_object_item+0x34>
        {
            current_element = current_element->next;
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d01c      	beq.n	8002db2 <get_object_item+0x74>
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	6a1b      	ldr	r3, [r3, #32]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d018      	beq.n	8002db2 <get_object_item+0x74>
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	6a1b      	ldr	r3, [r3, #32]
 8002d84:	4619      	mov	r1, r3
 8002d86:	68b8      	ldr	r0, [r7, #8]
 8002d88:	f7fd fa2a 	bl	80001e0 <strcmp>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1ec      	bne.n	8002d6c <get_object_item+0x2e>
 8002d92:	e00e      	b.n	8002db2 <get_object_item+0x74>
    }
    else
    {
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
        {
            current_element = current_element->next;
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d008      	beq.n	8002db2 <get_object_item+0x74>
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	6a1b      	ldr	r3, [r3, #32]
 8002da4:	4619      	mov	r1, r3
 8002da6:	68b8      	ldr	r0, [r7, #8]
 8002da8:	f7fe f93a 	bl	8001020 <case_insensitive_strcmp>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1f0      	bne.n	8002d94 <get_object_item+0x56>
        }
    }

    if ((current_element == NULL) || (current_element->string == NULL)) {
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d003      	beq.n	8002dc0 <get_object_item+0x82>
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	6a1b      	ldr	r3, [r3, #32]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d101      	bne.n	8002dc4 <get_object_item+0x86>
        return NULL;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	e000      	b.n	8002dc6 <get_object_item+0x88>
    }

    return current_element;
 8002dc4:	697b      	ldr	r3, [r7, #20]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <cJSON_GetObjectItem>:

CJSON_PUBLIC(cJSON *) cJSON_GetObjectItem(const cJSON * const object, const char * const string)
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b082      	sub	sp, #8
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
 8002dd6:	6039      	str	r1, [r7, #0]
    return get_object_item(object, string, false);
 8002dd8:	2200      	movs	r2, #0
 8002dda:	6839      	ldr	r1, [r7, #0]
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f7ff ffae 	bl	8002d3e <get_object_item>
 8002de2:	4603      	mov	r3, r0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	683a      	ldr	r2, [r7, #0]
 8002dfa:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	605a      	str	r2, [r3, #4]
}
 8002e02:	bf00      	nop
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr

08002e0e <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b084      	sub	sp, #16
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
 8002e16:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d006      	beq.n	8002e30 <add_item_to_array+0x22>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d003      	beq.n	8002e30 <add_item_to_array+0x22>
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d101      	bne.n	8002e34 <add_item_to_array+0x26>
    {
        return false;
 8002e30:	2300      	movs	r3, #0
 8002e32:	e01e      	b.n	8002e72 <add_item_to_array+0x64>
    }

    child = array->child;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d109      	bne.n	8002e54 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	683a      	ldr	r2, [r7, #0]
 8002e44:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	683a      	ldr	r2, [r7, #0]
 8002e4a:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	e00d      	b.n	8002e70 <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d009      	beq.n	8002e70 <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	6839      	ldr	r1, [r7, #0]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7ff ffc2 	bl	8002dec <suffix_object>
            array->child->prev = item;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	683a      	ldr	r2, [r7, #0]
 8002e6e:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8002e70:	2301      	movs	r3, #1
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b083      	sub	sp, #12
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8002e82:	687b      	ldr	r3, [r7, #4]
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	607a      	str	r2, [r7, #4]
 8002e9c:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d009      	beq.n	8002ec0 <add_item_to_object+0x30>
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d006      	beq.n	8002ec0 <add_item_to_object+0x30>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d003      	beq.n	8002ec0 <add_item_to_object+0x30>
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d101      	bne.n	8002ec4 <add_item_to_object+0x34>
    {
        return false;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	e036      	b.n	8002f32 <add_item_to_object+0xa2>
    }

    if (constant_key)
 8002ec4:	6a3b      	ldr	r3, [r7, #32]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d009      	beq.n	8002ede <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8002eca:	68b8      	ldr	r0, [r7, #8]
 8002ecc:	f7ff ffd5 	bl	8002e7a <cast_away_const>
 8002ed0:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002eda:	613b      	str	r3, [r7, #16]
 8002edc:	e00e      	b.n	8002efc <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8002ede:	6839      	ldr	r1, [r7, #0]
 8002ee0:	68b8      	ldr	r0, [r7, #8]
 8002ee2:	f7fe f909 	bl	80010f8 <cJSON_strdup>
 8002ee6:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <add_item_to_object+0x62>
        {
            return false;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	e01f      	b.n	8002f32 <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002efa:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d109      	bne.n	8002f1c <add_item_to_object+0x8c>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a1b      	ldr	r3, [r3, #32]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	6a12      	ldr	r2, [r2, #32]
 8002f18:	4610      	mov	r0, r2
 8002f1a:	4798      	blx	r3
    }

    item->string = new_key;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	693a      	ldr	r2, [r7, #16]
 8002f26:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8002f28:	6879      	ldr	r1, [r7, #4]
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f7ff ff6f 	bl	8002e0e <add_item_to_array>
 8002f30:	4603      	mov	r3, r0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3718      	adds	r7, #24
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
	...

08002f3c <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b088      	sub	sp, #32
 8002f40:	af02      	add	r7, sp, #8
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8002f4a:	ed97 0b00 	vldr	d0, [r7]
 8002f4e:	f000 f81b 	bl	8002f88 <cJSON_CreateNumber>
 8002f52:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8002f54:	2300      	movs	r3, #0
 8002f56:	9300      	str	r3, [sp, #0]
 8002f58:	4b09      	ldr	r3, [pc, #36]	; (8002f80 <cJSON_AddNumberToObject+0x44>)
 8002f5a:	697a      	ldr	r2, [r7, #20]
 8002f5c:	68b9      	ldr	r1, [r7, #8]
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f7ff ff96 	bl	8002e90 <add_item_to_object>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	e003      	b.n	8002f76 <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8002f6e:	6978      	ldr	r0, [r7, #20]
 8002f70:	f7fe f900 	bl	8001174 <cJSON_Delete>
    return NULL;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3718      	adds	r7, #24
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	20000000 	.word	0x20000000
 8002f84:	00000000 	.word	0x00000000

08002f88 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8002f92:	481f      	ldr	r0, [pc, #124]	; (8003010 <cJSON_CreateNumber+0x88>)
 8002f94:	f7fe f8d8 	bl	8001148 <cJSON_New_Item>
 8002f98:	60f8      	str	r0, [r7, #12]
    if(item)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d02c      	beq.n	8002ffa <cJSON_CreateNumber+0x72>
    {
        item->type = cJSON_Number;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2208      	movs	r2, #8
 8002fa4:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8002fa6:	68f9      	ldr	r1, [r7, #12]
 8002fa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002fac:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8002fb0:	a315      	add	r3, pc, #84	; (adr r3, 8003008 <cJSON_CreateNumber+0x80>)
 8002fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002fba:	f7fd fdbb 	bl	8000b34 <__aeabi_dcmpge>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d004      	beq.n	8002fce <cJSON_CreateNumber+0x46>
        {
            item->valueint = INT_MAX;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8002fca:	615a      	str	r2, [r3, #20]
 8002fcc:	e015      	b.n	8002ffa <cJSON_CreateNumber+0x72>
        }
        else if (num <= (double)INT_MIN)
 8002fce:	f04f 0200 	mov.w	r2, #0
 8002fd2:	4b10      	ldr	r3, [pc, #64]	; (8003014 <cJSON_CreateNumber+0x8c>)
 8002fd4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002fd8:	f7fd fda2 	bl	8000b20 <__aeabi_dcmple>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d004      	beq.n	8002fec <cJSON_CreateNumber+0x64>
        {
            item->valueint = INT_MIN;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002fe8:	615a      	str	r2, [r3, #20]
 8002fea:	e006      	b.n	8002ffa <cJSON_CreateNumber+0x72>
        }
        else
        {
            item->valueint = (int)num;
 8002fec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002ff0:	f7fd fdca 	bl	8000b88 <__aeabi_d2iz>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	f3af 8000 	nop.w
 8003008:	ffc00000 	.word	0xffc00000
 800300c:	41dfffff 	.word	0x41dfffff
 8003010:	20000000 	.word	0x20000000
 8003014:	c1e00000 	.word	0xc1e00000

08003018 <cJSON_CreateObject>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 800301e:	4807      	ldr	r0, [pc, #28]	; (800303c <cJSON_CreateObject+0x24>)
 8003020:	f7fe f892 	bl	8001148 <cJSON_New_Item>
 8003024:	6078      	str	r0, [r7, #4]
    if (item)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d002      	beq.n	8003032 <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2240      	movs	r2, #64	; 0x40
 8003030:	60da      	str	r2, [r3, #12]
    }

    return item;
 8003032:	687b      	ldr	r3, [r7, #4]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3708      	adds	r7, #8
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	20000000 	.word	0x20000000

08003040 <cJSON_IsBool>:
    return (item->type & 0xff) == cJSON_True;
}


CJSON_PUBLIC(cJSON_bool) cJSON_IsBool(const cJSON * const item)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <cJSON_IsBool+0x12>
    {
        return false;
 800304e:	2300      	movs	r3, #0
 8003050:	e008      	b.n	8003064 <cJSON_IsBool+0x24>
    }

    return (item->type & (cJSON_True | cJSON_False)) != 0;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	f003 0303 	and.w	r3, r3, #3
 800305a:	2b00      	cmp	r3, #0
 800305c:	bf14      	ite	ne
 800305e:	2301      	movne	r3, #1
 8003060:	2300      	moveq	r3, #0
 8003062:	b2db      	uxtb	r3, r3
}
 8003064:	4618      	mov	r0, r3
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <cJSON_IsNumber>:

    return (item->type & 0xFF) == cJSON_NULL;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsNumber(const cJSON * const item)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <cJSON_IsNumber+0x12>
    {
        return false;
 800307e:	2300      	movs	r3, #0
 8003080:	e007      	b.n	8003092 <cJSON_IsNumber+0x22>
    }

    return (item->type & 0xFF) == cJSON_Number;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b08      	cmp	r3, #8
 800308a:	bf0c      	ite	eq
 800308c:	2301      	moveq	r3, #1
 800308e:	2300      	movne	r3, #0
 8003090:	b2db      	uxtb	r3, r3
}
 8003092:	4618      	mov	r0, r3
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <cJSON_IsObject>:

    return (item->type & 0xFF) == cJSON_Array;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsObject(const cJSON * const item)
{
 800309e:	b480      	push	{r7}
 80030a0:	b083      	sub	sp, #12
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d101      	bne.n	80030b0 <cJSON_IsObject+0x12>
    {
        return false;
 80030ac:	2300      	movs	r3, #0
 80030ae:	e007      	b.n	80030c0 <cJSON_IsObject+0x22>
    }

    return (item->type & 0xFF) == cJSON_Object;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b40      	cmp	r3, #64	; 0x40
 80030b8:	bf0c      	ite	eq
 80030ba:	2301      	moveq	r3, #1
 80030bc:	2300      	movne	r3, #0
 80030be:	b2db      	uxtb	r3, r3
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <deserializeJSON>:
 * This function takes a JSON string and fills a GameInfo struct with the deserialized information.
 *
 * @param json_data The JSON data to be deserialized.
 * @param info Pointer to the GameInfo struct to store the deserialized information.
 */
void deserializeJSON(const char* json_data, struct GameInfo* info) {
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b08a      	sub	sp, #40	; 0x28
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
    cJSON *root = cJSON_Parse(json_data);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f7ff f858 	bl	800218c <cJSON_Parse>
 80030dc:	6278      	str	r0, [r7, #36]	; 0x24

    // Who is JSON?

    if (root == NULL) {
 80030de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d079      	beq.n	80031d8 <deserializeJSON+0x10c>
        // Handle the error here, e.g., set default values or return.
        return;
    }

    cJSON *team1_json = cJSON_GetObjectItem(root, "team1");
 80030e4:	493e      	ldr	r1, [pc, #248]	; (80031e0 <deserializeJSON+0x114>)
 80030e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80030e8:	f7ff fe71 	bl	8002dce <cJSON_GetObjectItem>
 80030ec:	6238      	str	r0, [r7, #32]
    cJSON *team2_json = cJSON_GetObjectItem(root, "team2");
 80030ee:	493d      	ldr	r1, [pc, #244]	; (80031e4 <deserializeJSON+0x118>)
 80030f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80030f2:	f7ff fe6c 	bl	8002dce <cJSON_GetObjectItem>
 80030f6:	61f8      	str	r0, [r7, #28]
    cJSON *end_of_round_json = cJSON_GetObjectItem(root, "end_of_round");
 80030f8:	493b      	ldr	r1, [pc, #236]	; (80031e8 <deserializeJSON+0x11c>)
 80030fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80030fc:	f7ff fe67 	bl	8002dce <cJSON_GetObjectItem>
 8003100:	61b8      	str	r0, [r7, #24]

    if (team1_json && cJSON_IsObject(team1_json)) {
 8003102:	6a3b      	ldr	r3, [r7, #32]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d029      	beq.n	800315c <deserializeJSON+0x90>
 8003108:	6a38      	ldr	r0, [r7, #32]
 800310a:	f7ff ffc8 	bl	800309e <cJSON_IsObject>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d023      	beq.n	800315c <deserializeJSON+0x90>
        cJSON *score_json = cJSON_GetObjectItem(team1_json, "score");
 8003114:	4935      	ldr	r1, [pc, #212]	; (80031ec <deserializeJSON+0x120>)
 8003116:	6a38      	ldr	r0, [r7, #32]
 8003118:	f7ff fe59 	bl	8002dce <cJSON_GetObjectItem>
 800311c:	6178      	str	r0, [r7, #20]
        cJSON *state_json = cJSON_GetObjectItem(team1_json, "state");
 800311e:	4934      	ldr	r1, [pc, #208]	; (80031f0 <deserializeJSON+0x124>)
 8003120:	6a38      	ldr	r0, [r7, #32]
 8003122:	f7ff fe54 	bl	8002dce <cJSON_GetObjectItem>
 8003126:	6138      	str	r0, [r7, #16]

        if (score_json && cJSON_IsNumber(score_json)) {
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d009      	beq.n	8003142 <deserializeJSON+0x76>
 800312e:	6978      	ldr	r0, [r7, #20]
 8003130:	f7ff ff9e 	bl	8003070 <cJSON_IsNumber>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d003      	beq.n	8003142 <deserializeJSON+0x76>
            info->team1.score = score_json->valueint;
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	695a      	ldr	r2, [r3, #20]
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	601a      	str	r2, [r3, #0]
        }

        if (state_json && cJSON_IsNumber(state_json)) {
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d009      	beq.n	800315c <deserializeJSON+0x90>
 8003148:	6938      	ldr	r0, [r7, #16]
 800314a:	f7ff ff91 	bl	8003070 <cJSON_IsNumber>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d003      	beq.n	800315c <deserializeJSON+0x90>
            info->team1.state = state_json->valueint;
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	695a      	ldr	r2, [r3, #20]
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	605a      	str	r2, [r3, #4]
        }
    }

    if (team2_json && cJSON_IsObject(team2_json)) {
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d029      	beq.n	80031b6 <deserializeJSON+0xea>
 8003162:	69f8      	ldr	r0, [r7, #28]
 8003164:	f7ff ff9b 	bl	800309e <cJSON_IsObject>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d023      	beq.n	80031b6 <deserializeJSON+0xea>
        cJSON *score_json = cJSON_GetObjectItem(team2_json, "score");
 800316e:	491f      	ldr	r1, [pc, #124]	; (80031ec <deserializeJSON+0x120>)
 8003170:	69f8      	ldr	r0, [r7, #28]
 8003172:	f7ff fe2c 	bl	8002dce <cJSON_GetObjectItem>
 8003176:	60f8      	str	r0, [r7, #12]
        cJSON *state_json = cJSON_GetObjectItem(team2_json, "state");
 8003178:	491d      	ldr	r1, [pc, #116]	; (80031f0 <deserializeJSON+0x124>)
 800317a:	69f8      	ldr	r0, [r7, #28]
 800317c:	f7ff fe27 	bl	8002dce <cJSON_GetObjectItem>
 8003180:	60b8      	str	r0, [r7, #8]

        if (score_json && cJSON_IsNumber(score_json)) {
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d009      	beq.n	800319c <deserializeJSON+0xd0>
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f7ff ff71 	bl	8003070 <cJSON_IsNumber>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d003      	beq.n	800319c <deserializeJSON+0xd0>
            info->team2.score = score_json->valueint;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	695a      	ldr	r2, [r3, #20]
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	609a      	str	r2, [r3, #8]
        }

        if (state_json && cJSON_IsNumber(state_json)) {
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d009      	beq.n	80031b6 <deserializeJSON+0xea>
 80031a2:	68b8      	ldr	r0, [r7, #8]
 80031a4:	f7ff ff64 	bl	8003070 <cJSON_IsNumber>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d003      	beq.n	80031b6 <deserializeJSON+0xea>
            info->team2.state = state_json->valueint;
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	695a      	ldr	r2, [r3, #20]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	60da      	str	r2, [r3, #12]
        }
    }
    if (end_of_round_json && cJSON_IsBool(end_of_round_json)) {
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d009      	beq.n	80031d0 <deserializeJSON+0x104>
 80031bc:	69b8      	ldr	r0, [r7, #24]
 80031be:	f7ff ff3f 	bl	8003040 <cJSON_IsBool>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d003      	beq.n	80031d0 <deserializeJSON+0x104>
        info->end_of_round = end_of_round_json->valueint;
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	695a      	ldr	r2, [r3, #20]
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	611a      	str	r2, [r3, #16]
    }

    cJSON_Delete(root);
 80031d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80031d2:	f7fd ffcf 	bl	8001174 <cJSON_Delete>
 80031d6:	e000      	b.n	80031da <deserializeJSON+0x10e>
        return;
 80031d8:	bf00      	nop
}
 80031da:	3728      	adds	r7, #40	; 0x28
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	08010434 	.word	0x08010434
 80031e4:	0801043c 	.word	0x0801043c
 80031e8:	08010444 	.word	0x08010444
 80031ec:	08010454 	.word	0x08010454
 80031f0:	0801045c 	.word	0x0801045c

080031f4 <serializeJSON>:
 * This function takes a broadcast packet and serializes it into a JSON and stores it in a char array.
 *
 * @param packet Pointer to he JSON data to be seralized.
 * @param data Pointer to the string storing the serialized JSON information.
 */
void serializeJSON(BroadcastPacket* data, char* dst ){
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]

	 cJSON* json = cJSON_CreateObject();
 80031fe:	f7ff ff0b 	bl	8003018 <cJSON_CreateObject>
 8003202:	60f8      	str	r0, [r7, #12]

	    if (json == NULL) {
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d02e      	beq.n	8003268 <serializeJSON+0x74>
//	        fprintf(stderr, "Failed to create JSON object.\n");
	        return NULL;
	    }

	    cJSON_AddNumberToObject(json, "battery", data->batteryVoltage); // battery voltage
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4618      	mov	r0, r3
 8003210:	f7fd f990 	bl	8000534 <__aeabi_ui2d>
 8003214:	4602      	mov	r2, r0
 8003216:	460b      	mov	r3, r1
 8003218:	ec43 2b10 	vmov	d0, r2, r3
 800321c:	4914      	ldr	r1, [pc, #80]	; (8003270 <serializeJSON+0x7c>)
 800321e:	68f8      	ldr	r0, [r7, #12]
 8003220:	f7ff fe8c 	bl	8002f3c <cJSON_AddNumberToObject>
	    cJSON_AddNumberToObject(json, "team1d", data->team0DeltaScore); // Team0 score delta
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	4618      	mov	r0, r3
 800322a:	f7fd f983 	bl	8000534 <__aeabi_ui2d>
 800322e:	4602      	mov	r2, r0
 8003230:	460b      	mov	r3, r1
 8003232:	ec43 2b10 	vmov	d0, r2, r3
 8003236:	490f      	ldr	r1, [pc, #60]	; (8003274 <serializeJSON+0x80>)
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f7ff fe7f 	bl	8002f3c <cJSON_AddNumberToObject>
	    cJSON_AddNumberToObject(json, "team2d", data->team1DeltaScore);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	4618      	mov	r0, r3
 8003244:	f7fd f976 	bl	8000534 <__aeabi_ui2d>
 8003248:	4602      	mov	r2, r0
 800324a:	460b      	mov	r3, r1
 800324c:	ec43 2b10 	vmov	d0, r2, r3
 8003250:	4909      	ldr	r1, [pc, #36]	; (8003278 <serializeJSON+0x84>)
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	f7ff fe72 	bl	8002f3c <cJSON_AddNumberToObject>

	    dst = cJSON_Print(json);
 8003258:	68f8      	ldr	r0, [r7, #12]
 800325a:	f7ff f829 	bl	80022b0 <cJSON_Print>
 800325e:	6038      	str	r0, [r7, #0]
	    cJSON_Delete(json);
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f7fd ff87 	bl	8001174 <cJSON_Delete>

	    return dst;
 8003266:	e000      	b.n	800326a <serializeJSON+0x76>
	        return NULL;
 8003268:	bf00      	nop


}
 800326a:	3710      	adds	r7, #16
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	08010464 	.word	0x08010464
 8003274:	0801046c 	.word	0x0801046c
 8003278:	08010474 	.word	0x08010474

0800327c <reader_irq_pulse>:


// UPDATE ALL THESE TO INCLUDE DELAYUNTIL or OSDELAY
volatile st25r95_handle reader_handler;

void reader_irq_pulse() {
 800327c:	b580      	push	{r7, lr}
 800327e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(RFID_NIRQ_IN_PORT, RFID_NIRQ_IN_PIN, GPIO_PIN_RESET);
 8003280:	2200      	movs	r2, #0
 8003282:	2110      	movs	r1, #16
 8003284:	480b      	ldr	r0, [pc, #44]	; (80032b4 <reader_irq_pulse+0x38>)
 8003286:	f003 f92d 	bl	80064e4 <HAL_GPIO_WritePin>
  // HAL_delay(1);
  vTaskDelay(xTaskGetTickCount() + pdMS_TO_TICKS(1)); // delay 1 ms
 800328a:	f007 fee7 	bl	800b05c <xTaskGetTickCount>
 800328e:	4603      	mov	r3, r0
 8003290:	3301      	adds	r3, #1
 8003292:	4618      	mov	r0, r3
 8003294:	f007 fd92 	bl	800adbc <vTaskDelay>
  HAL_GPIO_WritePin(RFID_NIRQ_IN_PORT, RFID_NIRQ_IN_PIN, GPIO_PIN_SET);
 8003298:	2201      	movs	r2, #1
 800329a:	2110      	movs	r1, #16
 800329c:	4805      	ldr	r0, [pc, #20]	; (80032b4 <reader_irq_pulse+0x38>)
 800329e:	f003 f921 	bl	80064e4 <HAL_GPIO_WritePin>
  // HAL_delay(8);
  vTaskDelay(xTaskGetTickCount() + pdMS_TO_TICKS(8)); // delay 8 ms
 80032a2:	f007 fedb 	bl	800b05c <xTaskGetTickCount>
 80032a6:	4603      	mov	r3, r0
 80032a8:	3308      	adds	r3, #8
 80032aa:	4618      	mov	r0, r3
 80032ac:	f007 fd86 	bl	800adbc <vTaskDelay>
}
 80032b0:	bf00      	nop
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	48000800 	.word	0x48000800

080032b8 <reader_nss>:

void reader_nss(uint8_t enable)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	4603      	mov	r3, r0
 80032c0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(RFID_CS_PORT, RFID_CS_PIN, enable ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	bf0c      	ite	eq
 80032c8:	2301      	moveq	r3, #1
 80032ca:	2300      	movne	r3, #0
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	461a      	mov	r2, r3
 80032d0:	2110      	movs	r1, #16
 80032d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032d6:	f003 f905 	bl	80064e4 <HAL_GPIO_WritePin>
}
 80032da:	bf00      	nop
 80032dc:	3708      	adds	r7, #8
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
	...

080032e4 <reader_tx>:

int reader_tx(uint8_t *data, size_t len)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  int ret = HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	f04f 33ff 	mov.w	r3, #4294967295
 80032f6:	6879      	ldr	r1, [r7, #4]
 80032f8:	4804      	ldr	r0, [pc, #16]	; (800330c <reader_tx+0x28>)
 80032fa:	f004 fbc0 	bl	8007a7e <HAL_SPI_Transmit>
 80032fe:	4603      	mov	r3, r0
 8003300:	60fb      	str	r3, [r7, #12]
  return ret;
 8003302:	68fb      	ldr	r3, [r7, #12]
}
 8003304:	4618      	mov	r0, r3
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}
 800330c:	200002d0 	.word	0x200002d0

08003310 <reader_rx>:

int reader_rx(uint8_t *data, size_t len)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  int ret = HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	b29a      	uxth	r2, r3
 800331e:	f04f 33ff 	mov.w	r3, #4294967295
 8003322:	6879      	ldr	r1, [r7, #4]
 8003324:	4804      	ldr	r0, [pc, #16]	; (8003338 <reader_rx+0x28>)
 8003326:	f004 fd18 	bl	8007d5a <HAL_SPI_Receive>
 800332a:	4603      	mov	r3, r0
 800332c:	60fb      	str	r3, [r7, #12]
  return ret;
 800332e:	68fb      	ldr	r3, [r7, #12]
}
 8003330:	4618      	mov	r0, r3
 8003332:	3710      	adds	r7, #16
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	200002d0 	.word	0x200002d0

0800333c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	4603      	mov	r3, r0
 8003344:	80fb      	strh	r3, [r7, #6]
  if (pin == RFID_NIRQ_OUT_PIN) {
 8003346:	88fb      	ldrh	r3, [r7, #6]
 8003348:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800334c:	d102      	bne.n	8003354 <HAL_GPIO_EXTI_Callback+0x18>
    reader_handler.irq_flag = 1;
 800334e:	4b04      	ldr	r3, [pc, #16]	; (8003360 <HAL_GPIO_EXTI_Callback+0x24>)
 8003350:	2201      	movs	r2, #1
 8003352:	745a      	strb	r2, [r3, #17]
  }
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr
 8003360:	200006f0 	.word	0x200006f0

08003364 <st25_card_callback>:

void st25_card_callback(uint8_t *uid)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b082      	sub	sp, #8
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  //HAL_Delay(uid[0]);
  vTaskDelay(xTaskGetTickCount() + pdMS_TO_TICKS(uid[0])); // delay uid[0]
 800336c:	f007 fe76 	bl	800b05c <xTaskGetTickCount>
 8003370:	4602      	mov	r2, r0
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	4619      	mov	r1, r3
 8003378:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800337c:	fb01 f303 	mul.w	r3, r1, r3
 8003380:	4905      	ldr	r1, [pc, #20]	; (8003398 <st25_card_callback+0x34>)
 8003382:	fba1 1303 	umull	r1, r3, r1, r3
 8003386:	099b      	lsrs	r3, r3, #6
 8003388:	4413      	add	r3, r2
 800338a:	4618      	mov	r0, r3
 800338c:	f007 fd16 	bl	800adbc <vTaskDelay>
}
 8003390:	bf00      	nop
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	10624dd3 	.word	0x10624dd3

0800339c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80033a0:	f001 f99a 	bl	80046d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80033a4:	f000 f8b6 	bl	8003514 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80033a8:	f000 fa2a 	bl	8003800 <MX_GPIO_Init>
  MX_DMA_Init();
 80033ac:	f000 fa0a 	bl	80037c4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80033b0:	f000 f9d8 	bl	8003764 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80033b4:	f000 f9a6 	bl	8003704 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80033b8:	f000 f8fe 	bl	80035b8 <MX_ADC1_Init>
  MX_SPI1_Init();
 80033bc:	f000 f964 	bl	8003688 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // RFID INITIALIZATION
  reader_handler.protocol = ST25_PROTOCOL_14443A;
 80033c0:	4b3a      	ldr	r3, [pc, #232]	; (80034ac <main+0x110>)
 80033c2:	2202      	movs	r2, #2
 80033c4:	705a      	strb	r2, [r3, #1]
  reader_handler.tx_speed = ST25_26K_106K; // datarate used by 14443A
 80033c6:	4b39      	ldr	r3, [pc, #228]	; (80034ac <main+0x110>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	70da      	strb	r2, [r3, #3]
  reader_handler.rx_speed = ST25_26K_106K; // same for up and downlinks
 80033cc:	4b37      	ldr	r3, [pc, #220]	; (80034ac <main+0x110>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	711a      	strb	r2, [r3, #4]
  reader_handler.timerw = 0x58;
 80033d2:	4b36      	ldr	r3, [pc, #216]	; (80034ac <main+0x110>)
 80033d4:	2258      	movs	r2, #88	; 0x58
 80033d6:	715a      	strb	r2, [r3, #5]
  reader_handler.ARC = 0xD1;
 80033d8:	4b34      	ldr	r3, [pc, #208]	; (80034ac <main+0x110>)
 80033da:	22d1      	movs	r2, #209	; 0xd1
 80033dc:	719a      	strb	r2, [r3, #6]
  reader_handler.irq_flag = 0;
 80033de:	4b33      	ldr	r3, [pc, #204]	; (80034ac <main+0x110>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	745a      	strb	r2, [r3, #17]

  /* Bind BSP Functions */
  reader_handler.nss = reader_nss;
 80033e4:	4b31      	ldr	r3, [pc, #196]	; (80034ac <main+0x110>)
 80033e6:	4a32      	ldr	r2, [pc, #200]	; (80034b0 <main+0x114>)
 80033e8:	619a      	str	r2, [r3, #24]
  reader_handler.tx = reader_tx;
 80033ea:	4b30      	ldr	r3, [pc, #192]	; (80034ac <main+0x110>)
 80033ec:	4a31      	ldr	r2, [pc, #196]	; (80034b4 <main+0x118>)
 80033ee:	61da      	str	r2, [r3, #28]
  reader_handler.rx = reader_rx;
 80033f0:	4b2e      	ldr	r3, [pc, #184]	; (80034ac <main+0x110>)
 80033f2:	4a31      	ldr	r2, [pc, #196]	; (80034b8 <main+0x11c>)
 80033f4:	621a      	str	r2, [r3, #32]
  reader_handler.irq_pulse = reader_irq_pulse;
 80033f6:	4b2d      	ldr	r3, [pc, #180]	; (80034ac <main+0x110>)
 80033f8:	4a30      	ldr	r2, [pc, #192]	; (80034bc <main+0x120>)
 80033fa:	625a      	str	r2, [r3, #36]	; 0x24
  reader_handler.callback = st25_card_callback;
 80033fc:	4b2b      	ldr	r3, [pc, #172]	; (80034ac <main+0x110>)
 80033fe:	4a30      	ldr	r2, [pc, #192]	; (80034c0 <main+0x124>)
 8003400:	615a      	str	r2, [r3, #20]


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003402:	f006 f883 	bl	800950c <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of BluetoothRX */
  BluetoothRXHandle = osSemaphoreNew(1, 1, &BluetoothRX_attributes);
 8003406:	4a2f      	ldr	r2, [pc, #188]	; (80034c4 <main+0x128>)
 8003408:	2101      	movs	r1, #1
 800340a:	2001      	movs	r0, #1
 800340c:	f006 f95a 	bl	80096c4 <osSemaphoreNew>
 8003410:	4603      	mov	r3, r0
 8003412:	4a2d      	ldr	r2, [pc, #180]	; (80034c8 <main+0x12c>)
 8003414:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003416:	4a2d      	ldr	r2, [pc, #180]	; (80034cc <main+0x130>)
 8003418:	2100      	movs	r1, #0
 800341a:	482d      	ldr	r0, [pc, #180]	; (80034d0 <main+0x134>)
 800341c:	f006 f8c0 	bl	80095a0 <osThreadNew>
 8003420:	4603      	mov	r3, r0
 8003422:	4a2c      	ldr	r2, [pc, #176]	; (80034d4 <main+0x138>)
 8003424:	6013      	str	r3, [r2, #0]

  /* creation of readRFIDTask */
  readRFIDTaskHandle = osThreadNew(StartRFIDTask, NULL, &readRFIDTask_attributes);
 8003426:	4a2c      	ldr	r2, [pc, #176]	; (80034d8 <main+0x13c>)
 8003428:	2100      	movs	r1, #0
 800342a:	482c      	ldr	r0, [pc, #176]	; (80034dc <main+0x140>)
 800342c:	f006 f8b8 	bl	80095a0 <osThreadNew>
 8003430:	4603      	mov	r3, r0
 8003432:	4a2b      	ldr	r2, [pc, #172]	; (80034e0 <main+0x144>)
 8003434:	6013      	str	r3, [r2, #0]

  /* creation of BluetoothRXTask */
  BluetoothRXTaskHandle = osThreadNew(StartBluetoothTask, NULL, &BluetoothRXTask_attributes);
 8003436:	4a2b      	ldr	r2, [pc, #172]	; (80034e4 <main+0x148>)
 8003438:	2100      	movs	r1, #0
 800343a:	482b      	ldr	r0, [pc, #172]	; (80034e8 <main+0x14c>)
 800343c:	f006 f8b0 	bl	80095a0 <osThreadNew>
 8003440:	4603      	mov	r3, r0
 8003442:	4a2a      	ldr	r2, [pc, #168]	; (80034ec <main+0x150>)
 8003444:	6013      	str	r3, [r2, #0]

  /* creation of readBatteryVolt */
  readBatteryVoltHandle = osThreadNew(StartBatteryTask, NULL, &readBatteryVolt_attributes);
 8003446:	4a2a      	ldr	r2, [pc, #168]	; (80034f0 <main+0x154>)
 8003448:	2100      	movs	r1, #0
 800344a:	482a      	ldr	r0, [pc, #168]	; (80034f4 <main+0x158>)
 800344c:	f006 f8a8 	bl	80095a0 <osThreadNew>
 8003450:	4603      	mov	r3, r0
 8003452:	4a29      	ldr	r2, [pc, #164]	; (80034f8 <main+0x15c>)
 8003454:	6013      	str	r3, [r2, #0]

  /* creation of broadcastTask */
  broadcastTaskHandle = osThreadNew(StartBroadcastTask, NULL, &broadcastTask_attributes);
 8003456:	4a29      	ldr	r2, [pc, #164]	; (80034fc <main+0x160>)
 8003458:	2100      	movs	r1, #0
 800345a:	4829      	ldr	r0, [pc, #164]	; (8003500 <main+0x164>)
 800345c:	f006 f8a0 	bl	80095a0 <osThreadNew>
 8003460:	4603      	mov	r3, r0
 8003462:	4a28      	ldr	r2, [pc, #160]	; (8003504 <main+0x168>)
 8003464:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */

  	  if (HAL_GPIO_ReadPin(ADDR_PORT, ADDR_PIN) == GPIO_PIN_SET) {
 8003466:	2102      	movs	r1, #2
 8003468:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800346c:	f003 f822 	bl	80064b4 <HAL_GPIO_ReadPin>
 8003470:	4603      	mov	r3, r0
 8003472:	2b01      	cmp	r3, #1
 8003474:	d103      	bne.n	800347e <main+0xe2>
  		  CBU_ID[3] = '1';
 8003476:	4b24      	ldr	r3, [pc, #144]	; (8003508 <main+0x16c>)
 8003478:	2231      	movs	r2, #49	; 0x31
 800347a:	70da      	strb	r2, [r3, #3]
 800347c:	e002      	b.n	8003484 <main+0xe8>
  	  } else {
  		  CBU_ID[3] = '0';
 800347e:	4b22      	ldr	r3, [pc, #136]	; (8003508 <main+0x16c>)
 8003480:	2230      	movs	r2, #48	; 0x30
 8003482:	70da      	strb	r2, [r3, #3]
  	  }

  	  ble.huart = &huart1;
 8003484:	4b21      	ldr	r3, [pc, #132]	; (800350c <main+0x170>)
 8003486:	4a22      	ldr	r2, [pc, #136]	; (8003510 <main+0x174>)
 8003488:	601a      	str	r2, [r3, #0]
  	  ble.cs_base = BLE_CS_PORT;
 800348a:	4b20      	ldr	r3, [pc, #128]	; (800350c <main+0x170>)
 800348c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8003490:	605a      	str	r2, [r3, #4]
  	  ble.cs_pin = BLE_CS_PIN;
 8003492:	4b1e      	ldr	r3, [pc, #120]	; (800350c <main+0x170>)
 8003494:	2201      	movs	r2, #1
 8003496:	811a      	strh	r2, [r3, #8]
  	  ble.name = CBU_ID;
 8003498:	4b1c      	ldr	r3, [pc, #112]	; (800350c <main+0x170>)
 800349a:	4a1b      	ldr	r2, [pc, #108]	; (8003508 <main+0x16c>)
 800349c:	60da      	str	r2, [r3, #12]
  	  ble.mutex = &BluetoothRXHandle;
 800349e:	4b1b      	ldr	r3, [pc, #108]	; (800350c <main+0x170>)
 80034a0:	4a09      	ldr	r2, [pc, #36]	; (80034c8 <main+0x12c>)
 80034a2:	611a      	str	r2, [r3, #16]
//	  select_rfid_channel(8);
//	  for(;;);
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80034a4:	f006 f856 	bl	8009554 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80034a8:	e7fe      	b.n	80034a8 <main+0x10c>
 80034aa:	bf00      	nop
 80034ac:	200006f0 	.word	0x200006f0
 80034b0:	080032b9 	.word	0x080032b9
 80034b4:	080032e5 	.word	0x080032e5
 80034b8:	08003311 	.word	0x08003311
 80034bc:	0800327d 	.word	0x0800327d
 80034c0:	08003365 	.word	0x08003365
 80034c4:	080105e0 	.word	0x080105e0
 80034c8:	200004b0 	.word	0x200004b0
 80034cc:	0801052c 	.word	0x0801052c
 80034d0:	08003969 	.word	0x08003969
 80034d4:	2000049c 	.word	0x2000049c
 80034d8:	08010550 	.word	0x08010550
 80034dc:	080039e9 	.word	0x080039e9
 80034e0:	200004a0 	.word	0x200004a0
 80034e4:	08010574 	.word	0x08010574
 80034e8:	08003a55 	.word	0x08003a55
 80034ec:	200004a4 	.word	0x200004a4
 80034f0:	08010598 	.word	0x08010598
 80034f4:	08003aa9 	.word	0x08003aa9
 80034f8:	200004a8 	.word	0x200004a8
 80034fc:	080105bc 	.word	0x080105bc
 8003500:	08003b6d 	.word	0x08003b6d
 8003504:	200004ac 	.word	0x200004ac
 8003508:	2000000c 	.word	0x2000000c
 800350c:	200004c0 	.word	0x200004c0
 8003510:	20000334 	.word	0x20000334

08003514 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b096      	sub	sp, #88	; 0x58
 8003518:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800351a:	f107 0314 	add.w	r3, r7, #20
 800351e:	2244      	movs	r2, #68	; 0x44
 8003520:	2100      	movs	r1, #0
 8003522:	4618      	mov	r0, r3
 8003524:	f00a faa3 	bl	800da6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003528:	463b      	mov	r3, r7
 800352a:	2200      	movs	r2, #0
 800352c:	601a      	str	r2, [r3, #0]
 800352e:	605a      	str	r2, [r3, #4]
 8003530:	609a      	str	r2, [r3, #8]
 8003532:	60da      	str	r2, [r3, #12]
 8003534:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003536:	f44f 7000 	mov.w	r0, #512	; 0x200
 800353a:	f003 f811 	bl	8006560 <HAL_PWREx_ControlVoltageScaling>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d001      	beq.n	8003548 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003544:	f000 fb26 	bl	8003b94 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003548:	2302      	movs	r3, #2
 800354a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800354c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003550:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003552:	2340      	movs	r3, #64	; 0x40
 8003554:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003556:	2302      	movs	r3, #2
 8003558:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800355a:	2302      	movs	r3, #2
 800355c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800355e:	2301      	movs	r3, #1
 8003560:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8003562:	230a      	movs	r3, #10
 8003564:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003566:	2307      	movs	r3, #7
 8003568:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800356a:	2302      	movs	r3, #2
 800356c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800356e:	2302      	movs	r3, #2
 8003570:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003572:	f107 0314 	add.w	r3, r7, #20
 8003576:	4618      	mov	r0, r3
 8003578:	f003 f848 	bl	800660c <HAL_RCC_OscConfig>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8003582:	f000 fb07 	bl	8003b94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003586:	230f      	movs	r3, #15
 8003588:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800358a:	2303      	movs	r3, #3
 800358c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800358e:	2300      	movs	r3, #0
 8003590:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003592:	2300      	movs	r3, #0
 8003594:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003596:	2300      	movs	r3, #0
 8003598:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800359a:	463b      	mov	r3, r7
 800359c:	2104      	movs	r1, #4
 800359e:	4618      	mov	r0, r3
 80035a0:	f003 fc48 	bl	8006e34 <HAL_RCC_ClockConfig>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80035aa:	f000 faf3 	bl	8003b94 <Error_Handler>
  }
}
 80035ae:	bf00      	nop
 80035b0:	3758      	adds	r7, #88	; 0x58
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
	...

080035b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b086      	sub	sp, #24
 80035bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80035be:	463b      	mov	r3, r7
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]
 80035c4:	605a      	str	r2, [r3, #4]
 80035c6:	609a      	str	r2, [r3, #8]
 80035c8:	60da      	str	r2, [r3, #12]
 80035ca:	611a      	str	r2, [r3, #16]
 80035cc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80035ce:	4b2b      	ldr	r3, [pc, #172]	; (800367c <MX_ADC1_Init+0xc4>)
 80035d0:	4a2b      	ldr	r2, [pc, #172]	; (8003680 <MX_ADC1_Init+0xc8>)
 80035d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 80035d4:	4b29      	ldr	r3, [pc, #164]	; (800367c <MX_ADC1_Init+0xc4>)
 80035d6:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 80035da:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80035dc:	4b27      	ldr	r3, [pc, #156]	; (800367c <MX_ADC1_Init+0xc4>)
 80035de:	2200      	movs	r2, #0
 80035e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80035e2:	4b26      	ldr	r3, [pc, #152]	; (800367c <MX_ADC1_Init+0xc4>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80035e8:	4b24      	ldr	r3, [pc, #144]	; (800367c <MX_ADC1_Init+0xc4>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80035ee:	4b23      	ldr	r3, [pc, #140]	; (800367c <MX_ADC1_Init+0xc4>)
 80035f0:	2204      	movs	r2, #4
 80035f2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80035f4:	4b21      	ldr	r3, [pc, #132]	; (800367c <MX_ADC1_Init+0xc4>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80035fa:	4b20      	ldr	r3, [pc, #128]	; (800367c <MX_ADC1_Init+0xc4>)
 80035fc:	2201      	movs	r2, #1
 80035fe:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8003600:	4b1e      	ldr	r3, [pc, #120]	; (800367c <MX_ADC1_Init+0xc4>)
 8003602:	2201      	movs	r2, #1
 8003604:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003606:	4b1d      	ldr	r3, [pc, #116]	; (800367c <MX_ADC1_Init+0xc4>)
 8003608:	2200      	movs	r2, #0
 800360a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800360e:	4b1b      	ldr	r3, [pc, #108]	; (800367c <MX_ADC1_Init+0xc4>)
 8003610:	2200      	movs	r2, #0
 8003612:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003614:	4b19      	ldr	r3, [pc, #100]	; (800367c <MX_ADC1_Init+0xc4>)
 8003616:	2200      	movs	r2, #0
 8003618:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800361a:	4b18      	ldr	r3, [pc, #96]	; (800367c <MX_ADC1_Init+0xc4>)
 800361c:	2201      	movs	r2, #1
 800361e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003622:	4b16      	ldr	r3, [pc, #88]	; (800367c <MX_ADC1_Init+0xc4>)
 8003624:	2200      	movs	r2, #0
 8003626:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003628:	4b14      	ldr	r3, [pc, #80]	; (800367c <MX_ADC1_Init+0xc4>)
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.DFSDMConfig = ADC_DFSDM_MODE_ENABLE;
 8003630:	4b12      	ldr	r3, [pc, #72]	; (800367c <MX_ADC1_Init+0xc4>)
 8003632:	2204      	movs	r2, #4
 8003634:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003636:	4811      	ldr	r0, [pc, #68]	; (800367c <MX_ADC1_Init+0xc4>)
 8003638:	f001 faca 	bl	8004bd0 <HAL_ADC_Init>
 800363c:	4603      	mov	r3, r0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d001      	beq.n	8003646 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8003642:	f000 faa7 	bl	8003b94 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8003646:	4b0f      	ldr	r3, [pc, #60]	; (8003684 <MX_ADC1_Init+0xcc>)
 8003648:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800364a:	2306      	movs	r3, #6
 800364c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800364e:	2300      	movs	r3, #0
 8003650:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003652:	237f      	movs	r3, #127	; 0x7f
 8003654:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003656:	2304      	movs	r3, #4
 8003658:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800365a:	2300      	movs	r3, #0
 800365c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800365e:	463b      	mov	r3, r7
 8003660:	4619      	mov	r1, r3
 8003662:	4806      	ldr	r0, [pc, #24]	; (800367c <MX_ADC1_Init+0xc4>)
 8003664:	f001 fca2 	bl	8004fac <HAL_ADC_ConfigChannel>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 800366e:	f000 fa91 	bl	8003b94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003672:	bf00      	nop
 8003674:	3718      	adds	r7, #24
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	20000220 	.word	0x20000220
 8003680:	50040000 	.word	0x50040000
 8003684:	cb840000 	.word	0xcb840000

08003688 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800368c:	4b1b      	ldr	r3, [pc, #108]	; (80036fc <MX_SPI1_Init+0x74>)
 800368e:	4a1c      	ldr	r2, [pc, #112]	; (8003700 <MX_SPI1_Init+0x78>)
 8003690:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003692:	4b1a      	ldr	r3, [pc, #104]	; (80036fc <MX_SPI1_Init+0x74>)
 8003694:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003698:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800369a:	4b18      	ldr	r3, [pc, #96]	; (80036fc <MX_SPI1_Init+0x74>)
 800369c:	2200      	movs	r2, #0
 800369e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80036a0:	4b16      	ldr	r3, [pc, #88]	; (80036fc <MX_SPI1_Init+0x74>)
 80036a2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80036a6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80036a8:	4b14      	ldr	r3, [pc, #80]	; (80036fc <MX_SPI1_Init+0x74>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80036ae:	4b13      	ldr	r3, [pc, #76]	; (80036fc <MX_SPI1_Init+0x74>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80036b4:	4b11      	ldr	r3, [pc, #68]	; (80036fc <MX_SPI1_Init+0x74>)
 80036b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036ba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80036bc:	4b0f      	ldr	r3, [pc, #60]	; (80036fc <MX_SPI1_Init+0x74>)
 80036be:	2230      	movs	r2, #48	; 0x30
 80036c0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036c2:	4b0e      	ldr	r3, [pc, #56]	; (80036fc <MX_SPI1_Init+0x74>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80036c8:	4b0c      	ldr	r3, [pc, #48]	; (80036fc <MX_SPI1_Init+0x74>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036ce:	4b0b      	ldr	r3, [pc, #44]	; (80036fc <MX_SPI1_Init+0x74>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80036d4:	4b09      	ldr	r3, [pc, #36]	; (80036fc <MX_SPI1_Init+0x74>)
 80036d6:	2207      	movs	r2, #7
 80036d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80036da:	4b08      	ldr	r3, [pc, #32]	; (80036fc <MX_SPI1_Init+0x74>)
 80036dc:	2200      	movs	r2, #0
 80036de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80036e0:	4b06      	ldr	r3, [pc, #24]	; (80036fc <MX_SPI1_Init+0x74>)
 80036e2:	2208      	movs	r2, #8
 80036e4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80036e6:	4805      	ldr	r0, [pc, #20]	; (80036fc <MX_SPI1_Init+0x74>)
 80036e8:	f004 f926 	bl	8007938 <HAL_SPI_Init>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80036f2:	f000 fa4f 	bl	8003b94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80036f6:	bf00      	nop
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	200002d0 	.word	0x200002d0
 8003700:	40013000 	.word	0x40013000

08003704 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003708:	4b14      	ldr	r3, [pc, #80]	; (800375c <MX_USART1_UART_Init+0x58>)
 800370a:	4a15      	ldr	r2, [pc, #84]	; (8003760 <MX_USART1_UART_Init+0x5c>)
 800370c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800370e:	4b13      	ldr	r3, [pc, #76]	; (800375c <MX_USART1_UART_Init+0x58>)
 8003710:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003714:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003716:	4b11      	ldr	r3, [pc, #68]	; (800375c <MX_USART1_UART_Init+0x58>)
 8003718:	2200      	movs	r2, #0
 800371a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800371c:	4b0f      	ldr	r3, [pc, #60]	; (800375c <MX_USART1_UART_Init+0x58>)
 800371e:	2200      	movs	r2, #0
 8003720:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003722:	4b0e      	ldr	r3, [pc, #56]	; (800375c <MX_USART1_UART_Init+0x58>)
 8003724:	2200      	movs	r2, #0
 8003726:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003728:	4b0c      	ldr	r3, [pc, #48]	; (800375c <MX_USART1_UART_Init+0x58>)
 800372a:	220c      	movs	r2, #12
 800372c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800372e:	4b0b      	ldr	r3, [pc, #44]	; (800375c <MX_USART1_UART_Init+0x58>)
 8003730:	2200      	movs	r2, #0
 8003732:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003734:	4b09      	ldr	r3, [pc, #36]	; (800375c <MX_USART1_UART_Init+0x58>)
 8003736:	2200      	movs	r2, #0
 8003738:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800373a:	4b08      	ldr	r3, [pc, #32]	; (800375c <MX_USART1_UART_Init+0x58>)
 800373c:	2200      	movs	r2, #0
 800373e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003740:	4b06      	ldr	r3, [pc, #24]	; (800375c <MX_USART1_UART_Init+0x58>)
 8003742:	2200      	movs	r2, #0
 8003744:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003746:	4805      	ldr	r0, [pc, #20]	; (800375c <MX_USART1_UART_Init+0x58>)
 8003748:	f005 f806 	bl	8008758 <HAL_UART_Init>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d001      	beq.n	8003756 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003752:	f000 fa1f 	bl	8003b94 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003756:	bf00      	nop
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	20000334 	.word	0x20000334
 8003760:	40013800 	.word	0x40013800

08003764 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003768:	4b14      	ldr	r3, [pc, #80]	; (80037bc <MX_USART2_UART_Init+0x58>)
 800376a:	4a15      	ldr	r2, [pc, #84]	; (80037c0 <MX_USART2_UART_Init+0x5c>)
 800376c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800376e:	4b13      	ldr	r3, [pc, #76]	; (80037bc <MX_USART2_UART_Init+0x58>)
 8003770:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8003774:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003776:	4b11      	ldr	r3, [pc, #68]	; (80037bc <MX_USART2_UART_Init+0x58>)
 8003778:	2200      	movs	r2, #0
 800377a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800377c:	4b0f      	ldr	r3, [pc, #60]	; (80037bc <MX_USART2_UART_Init+0x58>)
 800377e:	2200      	movs	r2, #0
 8003780:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003782:	4b0e      	ldr	r3, [pc, #56]	; (80037bc <MX_USART2_UART_Init+0x58>)
 8003784:	2200      	movs	r2, #0
 8003786:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003788:	4b0c      	ldr	r3, [pc, #48]	; (80037bc <MX_USART2_UART_Init+0x58>)
 800378a:	220c      	movs	r2, #12
 800378c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800378e:	4b0b      	ldr	r3, [pc, #44]	; (80037bc <MX_USART2_UART_Init+0x58>)
 8003790:	2200      	movs	r2, #0
 8003792:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003794:	4b09      	ldr	r3, [pc, #36]	; (80037bc <MX_USART2_UART_Init+0x58>)
 8003796:	2200      	movs	r2, #0
 8003798:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800379a:	4b08      	ldr	r3, [pc, #32]	; (80037bc <MX_USART2_UART_Init+0x58>)
 800379c:	2200      	movs	r2, #0
 800379e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80037a0:	4b06      	ldr	r3, [pc, #24]	; (80037bc <MX_USART2_UART_Init+0x58>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80037a6:	4805      	ldr	r0, [pc, #20]	; (80037bc <MX_USART2_UART_Init+0x58>)
 80037a8:	f004 ffd6 	bl	8008758 <HAL_UART_Init>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80037b2:	f000 f9ef 	bl	8003b94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80037b6:	bf00      	nop
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	200003e8 	.word	0x200003e8
 80037c0:	40004400 	.word	0x40004400

080037c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80037ca:	4b0c      	ldr	r3, [pc, #48]	; (80037fc <MX_DMA_Init+0x38>)
 80037cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037ce:	4a0b      	ldr	r2, [pc, #44]	; (80037fc <MX_DMA_Init+0x38>)
 80037d0:	f043 0301 	orr.w	r3, r3, #1
 80037d4:	6493      	str	r3, [r2, #72]	; 0x48
 80037d6:	4b09      	ldr	r3, [pc, #36]	; (80037fc <MX_DMA_Init+0x38>)
 80037d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	607b      	str	r3, [r7, #4]
 80037e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80037e2:	2200      	movs	r2, #0
 80037e4:	2105      	movs	r1, #5
 80037e6:	200b      	movs	r0, #11
 80037e8:	f002 fabb 	bl	8005d62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80037ec:	200b      	movs	r0, #11
 80037ee:	f002 fad4 	bl	8005d9a <HAL_NVIC_EnableIRQ>

}
 80037f2:	bf00      	nop
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	40021000 	.word	0x40021000

08003800 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b08a      	sub	sp, #40	; 0x28
 8003804:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003806:	f107 0314 	add.w	r3, r7, #20
 800380a:	2200      	movs	r2, #0
 800380c:	601a      	str	r2, [r3, #0]
 800380e:	605a      	str	r2, [r3, #4]
 8003810:	609a      	str	r2, [r3, #8]
 8003812:	60da      	str	r2, [r3, #12]
 8003814:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003816:	4b51      	ldr	r3, [pc, #324]	; (800395c <MX_GPIO_Init+0x15c>)
 8003818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800381a:	4a50      	ldr	r2, [pc, #320]	; (800395c <MX_GPIO_Init+0x15c>)
 800381c:	f043 0304 	orr.w	r3, r3, #4
 8003820:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003822:	4b4e      	ldr	r3, [pc, #312]	; (800395c <MX_GPIO_Init+0x15c>)
 8003824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003826:	f003 0304 	and.w	r3, r3, #4
 800382a:	613b      	str	r3, [r7, #16]
 800382c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800382e:	4b4b      	ldr	r3, [pc, #300]	; (800395c <MX_GPIO_Init+0x15c>)
 8003830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003832:	4a4a      	ldr	r2, [pc, #296]	; (800395c <MX_GPIO_Init+0x15c>)
 8003834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003838:	64d3      	str	r3, [r2, #76]	; 0x4c
 800383a:	4b48      	ldr	r3, [pc, #288]	; (800395c <MX_GPIO_Init+0x15c>)
 800383c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800383e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003842:	60fb      	str	r3, [r7, #12]
 8003844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003846:	4b45      	ldr	r3, [pc, #276]	; (800395c <MX_GPIO_Init+0x15c>)
 8003848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800384a:	4a44      	ldr	r2, [pc, #272]	; (800395c <MX_GPIO_Init+0x15c>)
 800384c:	f043 0301 	orr.w	r3, r3, #1
 8003850:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003852:	4b42      	ldr	r3, [pc, #264]	; (800395c <MX_GPIO_Init+0x15c>)
 8003854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	60bb      	str	r3, [r7, #8]
 800385c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800385e:	4b3f      	ldr	r3, [pc, #252]	; (800395c <MX_GPIO_Init+0x15c>)
 8003860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003862:	4a3e      	ldr	r2, [pc, #248]	; (800395c <MX_GPIO_Init+0x15c>)
 8003864:	f043 0302 	orr.w	r3, r3, #2
 8003868:	64d3      	str	r3, [r2, #76]	; 0x4c
 800386a:	4b3c      	ldr	r3, [pc, #240]	; (800395c <MX_GPIO_Init+0x15c>)
 800386c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	607b      	str	r3, [r7, #4]
 8003874:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|NIRQ_IN_Pin|GPIO_PIN_6
 8003876:	2200      	movs	r2, #0
 8003878:	21d6      	movs	r1, #214	; 0xd6
 800387a:	4839      	ldr	r0, [pc, #228]	; (8003960 <MX_GPIO_Init+0x160>)
 800387c:	f002 fe32 	bl	80064e4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_RFID_CS_GPIO_Port, SPI1_RFID_CS_Pin, GPIO_PIN_SET);
 8003880:	2201      	movs	r2, #1
 8003882:	2110      	movs	r1, #16
 8003884:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003888:	f002 fe2c 	bl	80064e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 800388c:	2200      	movs	r2, #0
 800388e:	f24f 01ff 	movw	r1, #61695	; 0xf0ff
 8003892:	4834      	ldr	r0, [pc, #208]	; (8003964 <MX_GPIO_Init+0x164>)
 8003894:	f002 fe26 	bl	80064e4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003898:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800389c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800389e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80038a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a4:	2300      	movs	r3, #0
 80038a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80038a8:	f107 0314 	add.w	r3, r7, #20
 80038ac:	4619      	mov	r1, r3
 80038ae:	482c      	ldr	r0, [pc, #176]	; (8003960 <MX_GPIO_Init+0x160>)
 80038b0:	f002 fc86 	bl	80061c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_7;
 80038b4:	23c6      	movs	r3, #198	; 0xc6
 80038b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038b8:	2301      	movs	r3, #1
 80038ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038bc:	2300      	movs	r3, #0
 80038be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038c0:	2300      	movs	r3, #0
 80038c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038c4:	f107 0314 	add.w	r3, r7, #20
 80038c8:	4619      	mov	r1, r3
 80038ca:	4825      	ldr	r0, [pc, #148]	; (8003960 <MX_GPIO_Init+0x160>)
 80038cc:	f002 fc78 	bl	80061c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_RFID_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_RFID_CS_Pin;
 80038d0:	2310      	movs	r3, #16
 80038d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038d4:	2301      	movs	r3, #1
 80038d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038d8:	2300      	movs	r3, #0
 80038da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038dc:	2303      	movs	r3, #3
 80038de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_RFID_CS_GPIO_Port, &GPIO_InitStruct);
 80038e0:	f107 0314 	add.w	r3, r7, #20
 80038e4:	4619      	mov	r1, r3
 80038e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038ea:	f002 fc69 	bl	80061c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NIRQ_IN_Pin */
  GPIO_InitStruct.Pin = NIRQ_IN_Pin;
 80038ee:	2310      	movs	r3, #16
 80038f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038f2:	2301      	movs	r3, #1
 80038f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038f6:	2301      	movs	r3, #1
 80038f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038fa:	2300      	movs	r3, #0
 80038fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NIRQ_IN_GPIO_Port, &GPIO_InitStruct);
 80038fe:	f107 0314 	add.w	r3, r7, #20
 8003902:	4619      	mov	r1, r3
 8003904:	4816      	ldr	r0, [pc, #88]	; (8003960 <MX_GPIO_Init+0x160>)
 8003906:	f002 fc5b 	bl	80061c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB13 PB14 PB15 PB3
                           PB4 PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 800390a:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
 800390e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003910:	2301      	movs	r3, #1
 8003912:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003914:	2300      	movs	r3, #0
 8003916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003918:	2300      	movs	r3, #0
 800391a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800391c:	f107 0314 	add.w	r3, r7, #20
 8003920:	4619      	mov	r1, r3
 8003922:	4810      	ldr	r0, [pc, #64]	; (8003964 <MX_GPIO_Init+0x164>)
 8003924:	f002 fc4c 	bl	80061c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NIRQ_OUT_Pin */
  GPIO_InitStruct.Pin = NIRQ_OUT_Pin;
 8003928:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800392c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800392e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003932:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003934:	2301      	movs	r3, #1
 8003936:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NIRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8003938:	f107 0314 	add.w	r3, r7, #20
 800393c:	4619      	mov	r1, r3
 800393e:	4809      	ldr	r0, [pc, #36]	; (8003964 <MX_GPIO_Init+0x164>)
 8003940:	f002 fc3e 	bl	80061c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003944:	2200      	movs	r2, #0
 8003946:	2105      	movs	r1, #5
 8003948:	2028      	movs	r0, #40	; 0x28
 800394a:	f002 fa0a 	bl	8005d62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800394e:	2028      	movs	r0, #40	; 0x28
 8003950:	f002 fa23 	bl	8005d9a <HAL_NVIC_EnableIRQ>

}
 8003954:	bf00      	nop
 8003956:	3728      	adds	r7, #40	; 0x28
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	40021000 	.word	0x40021000
 8003960:	48000800 	.word	0x48000800
 8003964:	48000400 	.word	0x48000400

08003968 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b088      	sub	sp, #32
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  TickType_t xLastWakeTime;
  const TickType_t period = pdMS_TO_TICKS(BROADCAST_PERIOD_MS);
 8003970:	23c8      	movs	r3, #200	; 0xc8
 8003972:	61fb      	str	r3, [r7, #28]

  xLastWakeTime = xTaskGetTickCount();
 8003974:	f007 fb72 	bl	800b05c <xTaskGetTickCount>
 8003978:	4603      	mov	r3, r0
 800397a:	60fb      	str	r3, [r7, #12]

  int ret;
  int count = 0;
 800397c:	2300      	movs	r3, #0
 800397e:	61bb      	str	r3, [r7, #24]
  memset(rx_buffer, 0, RX_BUFF_SIZE);
 8003980:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003984:	2100      	movs	r1, #0
 8003986:	4814      	ldr	r0, [pc, #80]	; (80039d8 <StartDefaultTask+0x70>)
 8003988:	f00a f871 	bl	800da6e <memset>
//  char* json_string = "ICE SPICE \n";
  char* json_string = "{\"battery\": 10.56, \"team1d\": 0, \"team2d\": 3} \n";
 800398c:	4b13      	ldr	r3, [pc, #76]	; (80039dc <StartDefaultTask+0x74>)
 800398e:	617b      	str	r3, [r7, #20]


  for(;;)
  {
	ret = HAL_UART_Receive(&huart1, rx_buffer, RX_BUFF_SIZE, 5000);// Sending in normal mode
 8003990:	f241 3388 	movw	r3, #5000	; 0x1388
 8003994:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003998:	490f      	ldr	r1, [pc, #60]	; (80039d8 <StartDefaultTask+0x70>)
 800399a:	4811      	ldr	r0, [pc, #68]	; (80039e0 <StartDefaultTask+0x78>)
 800399c:	f004 ffce 	bl	800893c <HAL_UART_Receive>
 80039a0:	4603      	mov	r3, r0
 80039a2:	613b      	str	r3, [r7, #16]
	if(ret == HAL_OK){
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d10e      	bne.n	80039c8 <StartDefaultTask+0x60>
		// deserialize packet
		deserializeJSON((char*)rx_buffer, &gameInfo);
 80039aa:	490e      	ldr	r1, [pc, #56]	; (80039e4 <StartDefaultTask+0x7c>)
 80039ac:	480a      	ldr	r0, [pc, #40]	; (80039d8 <StartDefaultTask+0x70>)
 80039ae:	f7ff fb8d 	bl	80030cc <deserializeJSON>
//		if (gameInfo.end_of_round) {
//			// do some other stuff
//		}

		// send reply packet
		HAL_UART_Transmit(&huart1,(uint8_t*)json_string, strlen(json_string),5000);
 80039b2:	6978      	ldr	r0, [r7, #20]
 80039b4:	f7fc fc1e 	bl	80001f4 <strlen>
 80039b8:	4603      	mov	r3, r0
 80039ba:	b29a      	uxth	r2, r3
 80039bc:	f241 3388 	movw	r3, #5000	; 0x1388
 80039c0:	6979      	ldr	r1, [r7, #20]
 80039c2:	4807      	ldr	r0, [pc, #28]	; (80039e0 <StartDefaultTask+0x78>)
 80039c4:	f004 ff26 	bl	8008814 <HAL_UART_Transmit>


	}
//	 HAL_UART_Receive(&huart1,(uint8_t*)json_string, strlen(json_string),5000);
	 vTaskDelayUntil( &xLastWakeTime, period );
 80039c8:	f107 030c 	add.w	r3, r7, #12
 80039cc:	69f9      	ldr	r1, [r7, #28]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f007 f976 	bl	800acc0 <vTaskDelayUntil>
	ret = HAL_UART_Receive(&huart1, rx_buffer, RX_BUFF_SIZE, 5000);// Sending in normal mode
 80039d4:	e7dc      	b.n	8003990 <StartDefaultTask+0x28>
 80039d6:	bf00      	nop
 80039d8:	200004dc 	.word	0x200004dc
 80039dc:	080104d4 	.word	0x080104d4
 80039e0:	20000334 	.word	0x20000334
 80039e4:	200006dc 	.word	0x200006dc

080039e8 <StartRFIDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRFIDTask */
void StartRFIDTask(void *argument)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b086      	sub	sp, #24
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRFIDTask */
	st25r95_init(&reader_handler);
 80039f0:	4816      	ldr	r0, [pc, #88]	; (8003a4c <StartRFIDTask+0x64>)
 80039f2:	f000 f9c1 	bl	8003d78 <st25r95_init>
	st25r95_calibrate(&reader_handler);
 80039f6:	4815      	ldr	r0, [pc, #84]	; (8003a4c <StartRFIDTask+0x64>)
 80039f8:	f000 fada 	bl	8003fb0 <st25r95_calibrate>

	TickType_t xLastWakeTime;
	const TickType_t period = pdMS_TO_TICKS(RFID_READ_PERIOD_MS);
 80039fc:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8003a00:	617b      	str	r3, [r7, #20]

	xLastWakeTime = xTaskGetTickCount();
 8003a02:	f007 fb2b 	bl	800b05c <xTaskGetTickCount>
 8003a06:	4603      	mov	r3, r0
 8003a08:	613b      	str	r3, [r7, #16]

	uint8_t team0RawScore = 0;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	73fb      	strb	r3, [r7, #15]
	uint8_t team1RawScore = 0;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	73bb      	strb	r3, [r7, #14]

  /* Infinite loop */
	for(;;)
		// osDelay(RFID_READ_PERIOD_MS); // temp for commenting out the rest of the task
	{
		RFID_readArray();
 8003a12:	f000 f8f3 	bl	8003bfc <RFID_readArray>

		calculateRawScore(&team0RawScore, false);
 8003a16:	f107 030f 	add.w	r3, r7, #15
 8003a1a:	2100      	movs	r1, #0
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f000 f8bf 	bl	8003ba0 <calculateRawScore>
		calculateRawScore(&team1RawScore, true); // true to move BagStatus pointer to the Team 1 section
 8003a22:	f107 030e 	add.w	r3, r7, #14
 8003a26:	2101      	movs	r1, #1
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f000 f8b9 	bl	8003ba0 <calculateRawScore>

		broadcastPacket.team0DeltaScore = team0RawScore;
 8003a2e:	7bfb      	ldrb	r3, [r7, #15]
 8003a30:	461a      	mov	r2, r3
 8003a32:	4b07      	ldr	r3, [pc, #28]	; (8003a50 <StartRFIDTask+0x68>)
 8003a34:	605a      	str	r2, [r3, #4]
		broadcastPacket.team1DeltaScore = team1RawScore;
 8003a36:	7bbb      	ldrb	r3, [r7, #14]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	4b05      	ldr	r3, [pc, #20]	; (8003a50 <StartRFIDTask+0x68>)
 8003a3c:	609a      	str	r2, [r3, #8]


//		broadcast(tx_buf, (uint32_t) 2, &ble);

		vTaskDelayUntil( &xLastWakeTime, period );
 8003a3e:	f107 0310 	add.w	r3, r7, #16
 8003a42:	6979      	ldr	r1, [r7, #20]
 8003a44:	4618      	mov	r0, r3
 8003a46:	f007 f93b 	bl	800acc0 <vTaskDelayUntil>
		RFID_readArray();
 8003a4a:	e7e2      	b.n	8003a12 <StartRFIDTask+0x2a>
 8003a4c:	200006f0 	.word	0x200006f0
 8003a50:	200004b4 	.word	0x200004b4

08003a54 <StartBluetoothTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBluetoothTask */
void StartBluetoothTask(void *argument)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBluetoothTask */

	uint32_t size = 0;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	60bb      	str	r3, [r7, #8]

 /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(BluetoothRXHandle, osWaitForever);
 8003a60:	4b0c      	ldr	r3, [pc, #48]	; (8003a94 <StartBluetoothTask+0x40>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f04f 31ff 	mov.w	r1, #4294967295
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f005 feb5 	bl	80097d8 <osSemaphoreAcquire>
	  if (gameInfo.end_of_round){ //TODO: verify we only want to send at end of round
 8003a6e:	4b0a      	ldr	r3, [pc, #40]	; (8003a98 <StartBluetoothTask+0x44>)
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d0f4      	beq.n	8003a60 <StartBluetoothTask+0xc>
		  // Alternatively, we could have an extra element in the JSON like a boolean so whenever it isnt set, we know only to care about the battery voltage
		  for(uint32_t i = 0; i < 300; i++){
 8003a76:	2300      	movs	r3, #0
 8003a78:	60fb      	str	r3, [r7, #12]
 8003a7a:	e006      	b.n	8003a8a <StartBluetoothTask+0x36>
			  serializeJSON(&broadcastPacket,tx_buffer);
 8003a7c:	4907      	ldr	r1, [pc, #28]	; (8003a9c <StartBluetoothTask+0x48>)
 8003a7e:	4808      	ldr	r0, [pc, #32]	; (8003aa0 <StartBluetoothTask+0x4c>)
 8003a80:	f7ff fbb8 	bl	80031f4 <serializeJSON>
		  for(uint32_t i = 0; i < 300; i++){
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	3301      	adds	r3, #1
 8003a88:	60fb      	str	r3, [r7, #12]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8003a90:	d3f4      	bcc.n	8003a7c <StartBluetoothTask+0x28>
	  osSemaphoreAcquire(BluetoothRXHandle, osWaitForever);
 8003a92:	e7e5      	b.n	8003a60 <StartBluetoothTask+0xc>
 8003a94:	200004b0 	.word	0x200004b0
 8003a98:	200006dc 	.word	0x200006dc
 8003a9c:	200005dc 	.word	0x200005dc
 8003aa0:	200004b4 	.word	0x200004b4
 8003aa4:	00000000 	.word	0x00000000

08003aa8 <StartBatteryTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBatteryTask */
void StartBatteryTask(void *argument)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b088      	sub	sp, #32
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBatteryTask */

	TickType_t xLastWakeTime;
	const TickType_t period = pdMS_TO_TICKS(BAT_READ_PERIOD_MS);
 8003ab0:	f247 5330 	movw	r3, #30000	; 0x7530
 8003ab4:	61fb      	str	r3, [r7, #28]

	xLastWakeTime = xTaskGetTickCount();
 8003ab6:	f007 fad1 	bl	800b05c <xTaskGetTickCount>
 8003aba:	4603      	mov	r3, r0
 8003abc:	617b      	str	r3, [r7, #20]

	uint32_t rawVBat = 0;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	613b      	str	r3, [r7, #16]
	float VBat = 0.0;
 8003ac2:	f04f 0300 	mov.w	r3, #0
 8003ac6:	60fb      	str	r3, [r7, #12]
	uint32_t VBat_conv = 0;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	61bb      	str	r3, [r7, #24]

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8003acc:	217f      	movs	r1, #127	; 0x7f
 8003ace:	4824      	ldr	r0, [pc, #144]	; (8003b60 <StartBatteryTask+0xb8>)
 8003ad0:	f002 f80c 	bl	8005aec <HAL_ADCEx_Calibration_Start>

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&rawVBat, 1);
 8003ad4:	f107 0310 	add.w	r3, r7, #16
 8003ad8:	2201      	movs	r2, #1
 8003ada:	4619      	mov	r1, r3
 8003adc:	4820      	ldr	r0, [pc, #128]	; (8003b60 <StartBatteryTask+0xb8>)
 8003ade:	f001 f9c3 	bl	8004e68 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  for(;;)
  {

	  VBat = rawVBat * VBAT_CONVERSION_FACTOR;
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	ee07 3a90 	vmov	s15, r3
 8003ae8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003aec:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8003af0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003af4:	ee17 0a90 	vmov	r0, s15
 8003af8:	f7fc fd3e 	bl	8000578 <__aeabi_f2d>
 8003afc:	a316      	add	r3, pc, #88	; (adr r3, 8003b58 <StartBatteryTask+0xb0>)
 8003afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b02:	f7fc fd91 	bl	8000628 <__aeabi_dmul>
 8003b06:	4602      	mov	r2, r0
 8003b08:	460b      	mov	r3, r1
 8003b0a:	4610      	mov	r0, r2
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	f04f 0200 	mov.w	r2, #0
 8003b12:	4b14      	ldr	r3, [pc, #80]	; (8003b64 <StartBatteryTask+0xbc>)
 8003b14:	f7fc feb2 	bl	800087c <__aeabi_ddiv>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	460b      	mov	r3, r1
 8003b1c:	4610      	mov	r0, r2
 8003b1e:	4619      	mov	r1, r3
 8003b20:	f7fd f87a 	bl	8000c18 <__aeabi_d2f>
 8003b24:	4603      	mov	r3, r0
 8003b26:	60fb      	str	r3, [r7, #12]
	  VBat_conv = *((uint32_t*)&VBat);
 8003b28:	f107 030c 	add.w	r3, r7, #12
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	61bb      	str	r3, [r7, #24]
	  tx_buf[0] = VBat_conv & 0xFF000000;
 8003b30:	2300      	movs	r3, #0
 8003b32:	723b      	strb	r3, [r7, #8]
	  tx_buf[1] = VBat_conv & 0x00FF0000;
 8003b34:	2300      	movs	r3, #0
 8003b36:	727b      	strb	r3, [r7, #9]
	  tx_buf[2] = VBat_conv & 0x0000FF00;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	72bb      	strb	r3, [r7, #10]
	  tx_buf[3] = VBat_conv & 0x000000FF;
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	72fb      	strb	r3, [r7, #11]

	  broadcastPacket.batteryVoltage = tx_buf;
 8003b42:	f107 0308 	add.w	r3, r7, #8
 8003b46:	4a08      	ldr	r2, [pc, #32]	; (8003b68 <StartBatteryTask+0xc0>)
 8003b48:	6013      	str	r3, [r2, #0]
//	  broadcast(tx_buf, (uint32_t) 4, &ble);

	  vTaskDelayUntil( &xLastWakeTime, period );
 8003b4a:	f107 0314 	add.w	r3, r7, #20
 8003b4e:	69f9      	ldr	r1, [r7, #28]
 8003b50:	4618      	mov	r0, r3
 8003b52:	f007 f8b5 	bl	800acc0 <vTaskDelayUntil>
	  VBat = rawVBat * VBAT_CONVERSION_FACTOR;
 8003b56:	e7c4      	b.n	8003ae2 <StartBatteryTask+0x3a>
 8003b58:	66666666 	.word	0x66666666
 8003b5c:	400a6666 	.word	0x400a6666
 8003b60:	20000220 	.word	0x20000220
 8003b64:	40b00000 	.word	0x40b00000
 8003b68:	200004b4 	.word	0x200004b4

08003b6c <StartBroadcastTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBroadcastTask */
void StartBroadcastTask(void *argument)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBroadcastTask */
  /* Infinite loop */
	TickType_t xLastWakeTime;
	const TickType_t period = pdMS_TO_TICKS(BROADCAST_PERIOD_MS);
 8003b74:	23c8      	movs	r3, #200	; 0xc8
 8003b76:	60fb      	str	r3, [r7, #12]

	memset(rx_buffer, 0, RX_BUFF_SIZE);
 8003b78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	4803      	ldr	r0, [pc, #12]	; (8003b8c <StartBroadcastTask+0x20>)
 8003b80:	f009 ff75 	bl	800da6e <memset>
	char* json_string = "{\"battery\": 10.56, \"team1d\": 0, \"team2d\": 3} \n";
 8003b84:	4b02      	ldr	r3, [pc, #8]	; (8003b90 <StartBroadcastTask+0x24>)
 8003b86:	60bb      	str	r3, [r7, #8]
	//  char* json_string = "THIS MF AINT JOINING OUR 470 GROUP";

	//  char* json_string = "ICE SPICE";
	for(;;)
 8003b88:	e7fe      	b.n	8003b88 <StartBroadcastTask+0x1c>
 8003b8a:	bf00      	nop
 8003b8c:	200004dc 	.word	0x200004dc
 8003b90:	080104d4 	.word	0x080104d4

08003b94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003b98:	b672      	cpsid	i
}
 8003b9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003b9c:	e7fe      	b.n	8003b9c <Error_Handler+0x8>
	...

08003ba0 <calculateRawScore>:
BeanBag_interface BagInfo[8];

// global variable for tracking the status of each bag
uint8_t BagStatus[8] = {0,0,0,0,0,0,0,0};

void calculateRawScore(uint8_t* teamRawScore, bool isTeam1) {
 8003ba0:	b480      	push	{r7}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	460b      	mov	r3, r1
 8003baa:	70fb      	strb	r3, [r7, #3]

	uint8_t* bag_p = BagStatus;
 8003bac:	4b12      	ldr	r3, [pc, #72]	; (8003bf8 <calculateRawScore+0x58>)
 8003bae:	60fb      	str	r3, [r7, #12]

	if (isTeam1) bag_p +=4;
 8003bb0:	78fb      	ldrb	r3, [r7, #3]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d002      	beq.n	8003bbc <calculateRawScore+0x1c>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	3304      	adds	r3, #4
 8003bba:	60fb      	str	r3, [r7, #12]

	*teamRawScore = 0;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	701a      	strb	r2, [r3, #0]

	// Team 0 routine
	for (int i = 0; i < 4; ++i) {
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	60bb      	str	r3, [r7, #8]
 8003bc6:	e00c      	b.n	8003be2 <calculateRawScore+0x42>
		*teamRawScore += bag_p[i];
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	781a      	ldrb	r2, [r3, #0]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	68f9      	ldr	r1, [r7, #12]
 8003bd0:	440b      	add	r3, r1
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	4413      	add	r3, r2
 8003bd6:	b2da      	uxtb	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; ++i) {
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	3301      	adds	r3, #1
 8003be0:	60bb      	str	r3, [r7, #8]
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	2b03      	cmp	r3, #3
 8003be6:	ddef      	ble.n	8003bc8 <calculateRawScore+0x28>
	}

}
 8003be8:	bf00      	nop
 8003bea:	bf00      	nop
 8003bec:	3714      	adds	r7, #20
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop
 8003bf8:	20000718 	.word	0x20000718

08003bfc <RFID_readArray>:

// reads all RFID antenna regions and updates the global BagStatus array
void RFID_readArray(void) {
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0

	for(uint8_t row = 0; row < 3; row++){
 8003c02:	2300      	movs	r3, #0
 8003c04:	71fb      	strb	r3, [r7, #7]
 8003c06:	e03c      	b.n	8003c82 <RFID_readArray+0x86>
		// iterate through sel6 and sel7
	    HAL_GPIO_WritePin(SEL_PORT, sel[6], (row >> 1) & 0b01);
 8003c08:	2140      	movs	r1, #64	; 0x40
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	085b      	lsrs	r3, r3, #1
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	461a      	mov	r2, r3
 8003c18:	481e      	ldr	r0, [pc, #120]	; (8003c94 <RFID_readArray+0x98>)
 8003c1a:	f002 fc63 	bl	80064e4 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(SEL_PORT, sel[7], (row & 0b01) );
 8003c1e:	2180      	movs	r1, #128	; 0x80
 8003c20:	79fb      	ldrb	r3, [r7, #7]
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	461a      	mov	r2, r3
 8003c2a:	481a      	ldr	r0, [pc, #104]	; (8003c94 <RFID_readArray+0x98>)
 8003c2c:	f002 fc5a 	bl	80064e4 <HAL_GPIO_WritePin>

		for(uint8_t column = 0; column < 4; column++){
 8003c30:	2300      	movs	r3, #0
 8003c32:	71bb      	strb	r3, [r7, #6]
 8003c34:	e01f      	b.n	8003c76 <RFID_readArray+0x7a>
			// iterate through each element in the row
			HAL_GPIO_WritePin(SEL_PORT, sel[row*2], (column >> 1) & 0b01);
 8003c36:	79fb      	ldrb	r3, [r7, #7]
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	4a17      	ldr	r2, [pc, #92]	; (8003c98 <RFID_readArray+0x9c>)
 8003c3c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8003c40:	79bb      	ldrb	r3, [r7, #6]
 8003c42:	085b      	lsrs	r3, r3, #1
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	4811      	ldr	r0, [pc, #68]	; (8003c94 <RFID_readArray+0x98>)
 8003c50:	f002 fc48 	bl	80064e4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL_PORT, sel[row*2 + 1], (column & 0b01) );
 8003c54:	79fb      	ldrb	r3, [r7, #7]
 8003c56:	005b      	lsls	r3, r3, #1
 8003c58:	3301      	adds	r3, #1
 8003c5a:	4a0f      	ldr	r2, [pc, #60]	; (8003c98 <RFID_readArray+0x9c>)
 8003c5c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8003c60:	79bb      	ldrb	r3, [r7, #6]
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	461a      	mov	r2, r3
 8003c6a:	480a      	ldr	r0, [pc, #40]	; (8003c94 <RFID_readArray+0x98>)
 8003c6c:	f002 fc3a 	bl	80064e4 <HAL_GPIO_WritePin>
		for(uint8_t column = 0; column < 4; column++){
 8003c70:	79bb      	ldrb	r3, [r7, #6]
 8003c72:	3301      	adds	r3, #1
 8003c74:	71bb      	strb	r3, [r7, #6]
 8003c76:	79bb      	ldrb	r3, [r7, #6]
 8003c78:	2b03      	cmp	r3, #3
 8003c7a:	d9dc      	bls.n	8003c36 <RFID_readArray+0x3a>
	for(uint8_t row = 0; row < 3; row++){
 8003c7c:	79fb      	ldrb	r3, [r7, #7]
 8003c7e:	3301      	adds	r3, #1
 8003c80:	71fb      	strb	r3, [r7, #7]
 8003c82:	79fb      	ldrb	r3, [r7, #7]
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d9bf      	bls.n	8003c08 <RFID_readArray+0xc>

			// Now read from selected antenna

		}
	}
}
 8003c88:	bf00      	nop
 8003c8a:	bf00      	nop
 8003c8c:	3708      	adds	r7, #8
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	48000400 	.word	0x48000400
 8003c98:	080105f0 	.word	0x080105f0

08003c9c <st25r95_spi_tx>:
#include "st25r95.h"

volatile static uint8_t tx_buffer[256];
volatile static size_t tx_len;

void st25r95_spi_tx(st25r95_handle *handler) {
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  handler->tx(tx_buffer, tx_len);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	69db      	ldr	r3, [r3, #28]
 8003ca8:	4a05      	ldr	r2, [pc, #20]	; (8003cc0 <st25r95_spi_tx+0x24>)
 8003caa:	6812      	ldr	r2, [r2, #0]
 8003cac:	4611      	mov	r1, r2
 8003cae:	4805      	ldr	r0, [pc, #20]	; (8003cc4 <st25r95_spi_tx+0x28>)
 8003cb0:	4798      	blx	r3
  tx_len = 0;
 8003cb2:	4b03      	ldr	r3, [pc, #12]	; (8003cc0 <st25r95_spi_tx+0x24>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	601a      	str	r2, [r3, #0]
}
 8003cb8:	bf00      	nop
 8003cba:	3708      	adds	r7, #8
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	20000820 	.word	0x20000820
 8003cc4:	20000720 	.word	0x20000720

08003cc8 <st25r95_spi_byte>:

void st25r95_spi_byte(st25r95_handle *handler, uint8_t data) {
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	70fb      	strb	r3, [r7, #3]
  tx_len = 1;
 8003cd4:	4b06      	ldr	r3, [pc, #24]	; (8003cf0 <st25r95_spi_byte+0x28>)
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	601a      	str	r2, [r3, #0]
  tx_buffer[0] = data;
 8003cda:	4a06      	ldr	r2, [pc, #24]	; (8003cf4 <st25r95_spi_byte+0x2c>)
 8003cdc:	78fb      	ldrb	r3, [r7, #3]
 8003cde:	7013      	strb	r3, [r2, #0]
  st25r95_spi_tx(handler);
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f7ff ffdb 	bl	8003c9c <st25r95_spi_tx>
}
 8003ce6:	bf00      	nop
 8003ce8:	3708      	adds	r7, #8
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	20000820 	.word	0x20000820
 8003cf4:	20000720 	.word	0x20000720

08003cf8 <st25r95_response>:
      st25r95_idle(handler);
    }
  }
}

uint8_t *st25r95_response(st25r95_handle *handler) {
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  while (handler->irq_flag == 0);
 8003d00:	bf00      	nop
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	7c5b      	ldrb	r3, [r3, #17]
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d0fa      	beq.n	8003d02 <st25r95_response+0xa>
  handler->irq_flag = 0;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	745a      	strb	r2, [r3, #17]
  static uint8_t rx_data[256];
  handler->nss(1);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	699b      	ldr	r3, [r3, #24]
 8003d16:	2001      	movs	r0, #1
 8003d18:	4798      	blx	r3
  st25r95_spi_byte(handler, ST25_READ);
 8003d1a:	2102      	movs	r1, #2
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	f7ff ffd3 	bl	8003cc8 <st25r95_spi_byte>
  handler->rx(rx_data, 1);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	2101      	movs	r1, #1
 8003d28:	4810      	ldr	r0, [pc, #64]	; (8003d6c <st25r95_response+0x74>)
 8003d2a:	4798      	blx	r3
  if (rx_data[0] == ST25_ECHO) {
 8003d2c:	4b0f      	ldr	r3, [pc, #60]	; (8003d6c <st25r95_response+0x74>)
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	2b55      	cmp	r3, #85	; 0x55
 8003d32:	d105      	bne.n	8003d40 <st25r95_response+0x48>
    handler->nss(0);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	699b      	ldr	r3, [r3, #24]
 8003d38:	2000      	movs	r0, #0
 8003d3a:	4798      	blx	r3
    return rx_data;
 8003d3c:	4b0b      	ldr	r3, [pc, #44]	; (8003d6c <st25r95_response+0x74>)
 8003d3e:	e011      	b.n	8003d64 <st25r95_response+0x6c>
  }
  handler->rx(rx_data + 1, 1);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	4a0a      	ldr	r2, [pc, #40]	; (8003d70 <st25r95_response+0x78>)
 8003d46:	2101      	movs	r1, #1
 8003d48:	4610      	mov	r0, r2
 8003d4a:	4798      	blx	r3
  handler->rx(rx_data + 2, *(rx_data + 1));
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a1b      	ldr	r3, [r3, #32]
 8003d50:	4808      	ldr	r0, [pc, #32]	; (8003d74 <st25r95_response+0x7c>)
 8003d52:	4a06      	ldr	r2, [pc, #24]	; (8003d6c <st25r95_response+0x74>)
 8003d54:	7852      	ldrb	r2, [r2, #1]
 8003d56:	4611      	mov	r1, r2
 8003d58:	4798      	blx	r3
  handler->nss(0);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	2000      	movs	r0, #0
 8003d60:	4798      	blx	r3
  return rx_data;
 8003d62:	4b02      	ldr	r3, [pc, #8]	; (8003d6c <st25r95_response+0x74>)
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3708      	adds	r7, #8
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	20000824 	.word	0x20000824
 8003d70:	20000825 	.word	0x20000825
 8003d74:	20000826 	.word	0x20000826

08003d78 <st25r95_init>:

void st25r95_init(st25r95_handle *handler) {
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  st25r95_reset(handler);
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f000 f823 	bl	8003dcc <st25r95_reset>
  handler->irq_pulse();
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8a:	4798      	blx	r3
  handler->state = ST25_STATE_NORMAL;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	701a      	strb	r2, [r3, #0]
  switch (handler->protocol) {
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	785b      	ldrb	r3, [r3, #1]
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d110      	bne.n	8003dbc <st25r95_init+0x44>
    case ST25_PROTOCOL_14443A:
      st25r95_14443A(handler);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 f85a 	bl	8003e54 <st25r95_14443A>
      st25r95_write_timerw(handler, handler->timerw);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	795b      	ldrb	r3, [r3, #5]
 8003da4:	4619      	mov	r1, r3
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 f890 	bl	8003ecc <st25r95_write_timerw>
      st25r95_write_ARC(handler, 1, handler->ARC);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	799b      	ldrb	r3, [r3, #6]
 8003db0:	461a      	mov	r2, r3
 8003db2:	2101      	movs	r1, #1
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f000 f8c1 	bl	8003f3c <st25r95_write_ARC>
      break;
 8003dba:	e003      	b.n	8003dc4 <st25r95_init+0x4c>
    default:
      st25r95_off(handler);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f000 f819 	bl	8003df4 <st25r95_off>
      break;
 8003dc2:	bf00      	nop
  }
}
 8003dc4:	bf00      	nop
 8003dc6:	3708      	adds	r7, #8
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <st25r95_reset>:

void st25r95_reset(st25r95_handle *handler) {
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  handler->nss(1);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	2001      	movs	r0, #1
 8003dda:	4798      	blx	r3
  st25r95_spi_byte(handler, ST25_RESET);
 8003ddc:	2101      	movs	r1, #1
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f7ff ff72 	bl	8003cc8 <st25r95_spi_byte>
  handler->nss(0);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	2000      	movs	r0, #0
 8003dea:	4798      	blx	r3
}
 8003dec:	bf00      	nop
 8003dee:	3708      	adds	r7, #8
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <st25r95_off>:
  if (res[0] != 0) return ST25_INVALID_DEVICE;
  if (!(res[2] == 'N' && res[3] == 'F' && res[4] == 'C')) return ST25_INVALID_DEVICE;
  return ST25_OK;
}

st25r95_status_t st25r95_off(st25r95_handle *handler) {
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 8003dfc:	4b13      	ldr	r3, [pc, #76]	; (8003e4c <st25r95_off+0x58>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_PS;
 8003e02:	4b12      	ldr	r3, [pc, #72]	; (8003e4c <st25r95_off+0x58>)
 8003e04:	2202      	movs	r2, #2
 8003e06:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 2;
 8003e08:	4b10      	ldr	r3, [pc, #64]	; (8003e4c <st25r95_off+0x58>)
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = ST25_PROTOCOL_OFF;
 8003e0e:	4b0f      	ldr	r3, [pc, #60]	; (8003e4c <st25r95_off+0x58>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0;
 8003e14:	4b0d      	ldr	r3, [pc, #52]	; (8003e4c <st25r95_off+0x58>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 8003e1a:	4b0d      	ldr	r3, [pc, #52]	; (8003e50 <st25r95_off+0x5c>)
 8003e1c:	2205      	movs	r2, #5
 8003e1e:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	699b      	ldr	r3, [r3, #24]
 8003e24:	2001      	movs	r0, #1
 8003e26:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f7ff ff37 	bl	8003c9c <st25r95_spi_tx>
  handler->nss(0);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	699b      	ldr	r3, [r3, #24]
 8003e32:	2000      	movs	r0, #0
 8003e34:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f7ff ff5e 	bl	8003cf8 <st25r95_response>
 8003e3c:	60f8      	str	r0, [r7, #12]
  return res[0];
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	781b      	ldrb	r3, [r3, #0]
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3710      	adds	r7, #16
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	20000720 	.word	0x20000720
 8003e50:	20000820 	.word	0x20000820

08003e54 <st25r95_14443A>:

st25r95_status_t st25r95_14443A(st25r95_handle *handler) {
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 8003e5c:	4b19      	ldr	r3, [pc, #100]	; (8003ec4 <st25r95_14443A+0x70>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_PS;
 8003e62:	4b18      	ldr	r3, [pc, #96]	; (8003ec4 <st25r95_14443A+0x70>)
 8003e64:	2202      	movs	r2, #2
 8003e66:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 2;
 8003e68:	4b16      	ldr	r3, [pc, #88]	; (8003ec4 <st25r95_14443A+0x70>)
 8003e6a:	2202      	movs	r2, #2
 8003e6c:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = ST25_PROTOCOL_14443A;
 8003e6e:	4b15      	ldr	r3, [pc, #84]	; (8003ec4 <st25r95_14443A+0x70>)
 8003e70:	2202      	movs	r2, #2
 8003e72:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = handler->tx_speed << 6 | handler->rx_speed << 4;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	78db      	ldrb	r3, [r3, #3]
 8003e78:	019b      	lsls	r3, r3, #6
 8003e7a:	b25a      	sxtb	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	791b      	ldrb	r3, [r3, #4]
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	b25b      	sxtb	r3, r3
 8003e84:	4313      	orrs	r3, r2
 8003e86:	b25b      	sxtb	r3, r3
 8003e88:	b2da      	uxtb	r2, r3
 8003e8a:	4b0e      	ldr	r3, [pc, #56]	; (8003ec4 <st25r95_14443A+0x70>)
 8003e8c:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 8003e8e:	4b0e      	ldr	r3, [pc, #56]	; (8003ec8 <st25r95_14443A+0x74>)
 8003e90:	2205      	movs	r2, #5
 8003e92:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	699b      	ldr	r3, [r3, #24]
 8003e98:	2001      	movs	r0, #1
 8003e9a:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7ff fefd 	bl	8003c9c <st25r95_spi_tx>
  handler->nss(0);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	4798      	blx	r3

  handler->protocol = ST25_PROTOCOL_14443A;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2202      	movs	r2, #2
 8003eae:	705a      	strb	r2, [r3, #1]

  uint8_t *res = st25r95_response(handler);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f7ff ff21 	bl	8003cf8 <st25r95_response>
 8003eb6:	60f8      	str	r0, [r7, #12]
  return res[0];
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	781b      	ldrb	r3, [r3, #0]
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3710      	adds	r7, #16
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	20000720 	.word	0x20000720
 8003ec8:	20000820 	.word	0x20000820

08003ecc <st25r95_write_timerw>:
  uint8_t *res = st25r95_response(handler);
  if (res[0] == ST25_OK) *data = res[2];
  return res[0];
}

st25r95_status_t st25r95_write_timerw(st25r95_handle *handler, uint8_t data) {
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	70fb      	strb	r3, [r7, #3]
  tx_buffer[0] = ST25_SEND;
 8003ed8:	4b16      	ldr	r3, [pc, #88]	; (8003f34 <st25r95_write_timerw+0x68>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_WR;
 8003ede:	4b15      	ldr	r3, [pc, #84]	; (8003f34 <st25r95_write_timerw+0x68>)
 8003ee0:	2209      	movs	r2, #9
 8003ee2:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x4;
 8003ee4:	4b13      	ldr	r3, [pc, #76]	; (8003f34 <st25r95_write_timerw+0x68>)
 8003ee6:	2204      	movs	r2, #4
 8003ee8:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0x3A;
 8003eea:	4b12      	ldr	r3, [pc, #72]	; (8003f34 <st25r95_write_timerw+0x68>)
 8003eec:	223a      	movs	r2, #58	; 0x3a
 8003eee:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x0;
 8003ef0:	4b10      	ldr	r3, [pc, #64]	; (8003f34 <st25r95_write_timerw+0x68>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = data;
 8003ef6:	4a0f      	ldr	r2, [pc, #60]	; (8003f34 <st25r95_write_timerw+0x68>)
 8003ef8:	78fb      	ldrb	r3, [r7, #3]
 8003efa:	7153      	strb	r3, [r2, #5]
  tx_buffer[6] = 0x4;
 8003efc:	4b0d      	ldr	r3, [pc, #52]	; (8003f34 <st25r95_write_timerw+0x68>)
 8003efe:	2204      	movs	r2, #4
 8003f00:	719a      	strb	r2, [r3, #6]
  tx_len = 7;
 8003f02:	4b0d      	ldr	r3, [pc, #52]	; (8003f38 <st25r95_write_timerw+0x6c>)
 8003f04:	2207      	movs	r2, #7
 8003f06:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	2001      	movs	r0, #1
 8003f0e:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f7ff fec3 	bl	8003c9c <st25r95_spi_tx>
  handler->nss(0);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	2000      	movs	r0, #0
 8003f1c:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f7ff feea 	bl	8003cf8 <st25r95_response>
 8003f24:	60f8      	str	r0, [r7, #12]
  return res[0];
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	781b      	ldrb	r3, [r3, #0]
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	20000720 	.word	0x20000720
 8003f38:	20000820 	.word	0x20000820

08003f3c <st25r95_write_ARC>:

  uint8_t *res = st25r95_response(handler);
  return res[0];
}

st25r95_status_t st25r95_write_ARC(st25r95_handle *handler, uint8_t index, uint8_t data) {
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	460b      	mov	r3, r1
 8003f46:	70fb      	strb	r3, [r7, #3]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	70bb      	strb	r3, [r7, #2]
  tx_buffer[0] = ST25_SEND;
 8003f4c:	4b16      	ldr	r3, [pc, #88]	; (8003fa8 <st25r95_write_ARC+0x6c>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_WR;
 8003f52:	4b15      	ldr	r3, [pc, #84]	; (8003fa8 <st25r95_write_ARC+0x6c>)
 8003f54:	2209      	movs	r2, #9
 8003f56:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x4;
 8003f58:	4b13      	ldr	r3, [pc, #76]	; (8003fa8 <st25r95_write_ARC+0x6c>)
 8003f5a:	2204      	movs	r2, #4
 8003f5c:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0x68;
 8003f5e:	4b12      	ldr	r3, [pc, #72]	; (8003fa8 <st25r95_write_ARC+0x6c>)
 8003f60:	2268      	movs	r2, #104	; 0x68
 8003f62:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x1;
 8003f64:	4b10      	ldr	r3, [pc, #64]	; (8003fa8 <st25r95_write_ARC+0x6c>)
 8003f66:	2201      	movs	r2, #1
 8003f68:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = index;
 8003f6a:	4a0f      	ldr	r2, [pc, #60]	; (8003fa8 <st25r95_write_ARC+0x6c>)
 8003f6c:	78fb      	ldrb	r3, [r7, #3]
 8003f6e:	7153      	strb	r3, [r2, #5]
  tx_buffer[6] = data;
 8003f70:	4a0d      	ldr	r2, [pc, #52]	; (8003fa8 <st25r95_write_ARC+0x6c>)
 8003f72:	78bb      	ldrb	r3, [r7, #2]
 8003f74:	7193      	strb	r3, [r2, #6]
  tx_len = 7;
 8003f76:	4b0d      	ldr	r3, [pc, #52]	; (8003fac <st25r95_write_ARC+0x70>)
 8003f78:	2207      	movs	r2, #7
 8003f7a:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	2001      	movs	r0, #1
 8003f82:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f7ff fe89 	bl	8003c9c <st25r95_spi_tx>
  handler->nss(0);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	699b      	ldr	r3, [r3, #24]
 8003f8e:	2000      	movs	r0, #0
 8003f90:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f7ff feb0 	bl	8003cf8 <st25r95_response>
 8003f98:	60f8      	str	r0, [r7, #12]
  return res[0];
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	781b      	ldrb	r3, [r3, #0]
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3710      	adds	r7, #16
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	20000720 	.word	0x20000720
 8003fac:	20000820 	.word	0x20000820

08003fb0 <st25r95_calibrate>:
  handler->nss(0);

  handler->state = ST25_STATE_IDLE;
}

void st25r95_calibrate(st25r95_handle *handler) {
 8003fb0:	b5b0      	push	{r4, r5, r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
    0x01,
  };

  static uint8_t *res;

  for (uint8_t i = 0; i < 9; i++) {
 8003fb8:	2300      	movs	r3, #0
 8003fba:	73fb      	strb	r3, [r7, #15]
 8003fbc:	e0be      	b.n	800413c <st25r95_calibrate+0x18c>
    tx_len = 17;
 8003fbe:	4b65      	ldr	r3, [pc, #404]	; (8004154 <st25r95_calibrate+0x1a4>)
 8003fc0:	2211      	movs	r2, #17
 8003fc2:	601a      	str	r2, [r3, #0]

    memcpy(tx_buffer, calibrate_data, sizeof(calibrate_data));
 8003fc4:	4a64      	ldr	r2, [pc, #400]	; (8004158 <st25r95_calibrate+0x1a8>)
 8003fc6:	4b65      	ldr	r3, [pc, #404]	; (800415c <st25r95_calibrate+0x1ac>)
 8003fc8:	4614      	mov	r4, r2
 8003fca:	461d      	mov	r5, r3
 8003fcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003fce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003fd0:	682b      	ldr	r3, [r5, #0]
 8003fd2:	7023      	strb	r3, [r4, #0]
    handler->nss(1);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	699b      	ldr	r3, [r3, #24]
 8003fd8:	2001      	movs	r0, #1
 8003fda:	4798      	blx	r3
    st25r95_spi_tx(handler);
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f7ff fe5d 	bl	8003c9c <st25r95_spi_tx>
    handler->nss(0);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	2000      	movs	r0, #0
 8003fe8:	4798      	blx	r3

    res = st25r95_response(handler);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f7ff fe84 	bl	8003cf8 <st25r95_response>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	4a5b      	ldr	r2, [pc, #364]	; (8004160 <st25r95_calibrate+0x1b0>)
 8003ff4:	6013      	str	r3, [r2, #0]
    if (res[0] == 0x00 && res[1] == 0x01) {
 8003ff6:	4b5a      	ldr	r3, [pc, #360]	; (8004160 <st25r95_calibrate+0x1b0>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	781b      	ldrb	r3, [r3, #0]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	f040 809a 	bne.w	8004136 <st25r95_calibrate+0x186>
 8004002:	4b57      	ldr	r3, [pc, #348]	; (8004160 <st25r95_calibrate+0x1b0>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	3301      	adds	r3, #1
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	2b01      	cmp	r3, #1
 800400c:	f040 8093 	bne.w	8004136 <st25r95_calibrate+0x186>
      if (res[2] == 0x02) {
 8004010:	4b53      	ldr	r3, [pc, #332]	; (8004160 <st25r95_calibrate+0x1b0>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	3302      	adds	r3, #2
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	2b02      	cmp	r3, #2
 800401a:	d13e      	bne.n	800409a <st25r95_calibrate+0xea>
        switch (i - 1) {
 800401c:	7bfb      	ldrb	r3, [r7, #15]
 800401e:	3b01      	subs	r3, #1
 8004020:	2b07      	cmp	r3, #7
 8004022:	f200 8088 	bhi.w	8004136 <st25r95_calibrate+0x186>
 8004026:	a201      	add	r2, pc, #4	; (adr r2, 800402c <st25r95_calibrate+0x7c>)
 8004028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800402c:	0800404d 	.word	0x0800404d
 8004030:	08004137 	.word	0x08004137
 8004034:	08004055 	.word	0x08004055
 8004038:	08004063 	.word	0x08004063
 800403c:	08004071 	.word	0x08004071
 8004040:	0800407f 	.word	0x0800407f
 8004044:	0800408d 	.word	0x0800408d
 8004048:	08004137 	.word	0x08004137
          case 0:
            calibrate_data[14] = 0xFC;
 800404c:	4b43      	ldr	r3, [pc, #268]	; (800415c <st25r95_calibrate+0x1ac>)
 800404e:	22fc      	movs	r2, #252	; 0xfc
 8004050:	739a      	strb	r2, [r3, #14]
            break;
 8004052:	e070      	b.n	8004136 <st25r95_calibrate+0x186>
          case 1:
            break;
          case 2:
            calibrate_data[14] += 0x40;
 8004054:	4b41      	ldr	r3, [pc, #260]	; (800415c <st25r95_calibrate+0x1ac>)
 8004056:	7b9b      	ldrb	r3, [r3, #14]
 8004058:	3340      	adds	r3, #64	; 0x40
 800405a:	b2da      	uxtb	r2, r3
 800405c:	4b3f      	ldr	r3, [pc, #252]	; (800415c <st25r95_calibrate+0x1ac>)
 800405e:	739a      	strb	r2, [r3, #14]
            break;
 8004060:	e069      	b.n	8004136 <st25r95_calibrate+0x186>
          case 3:
            calibrate_data[14] += 0x20;
 8004062:	4b3e      	ldr	r3, [pc, #248]	; (800415c <st25r95_calibrate+0x1ac>)
 8004064:	7b9b      	ldrb	r3, [r3, #14]
 8004066:	3320      	adds	r3, #32
 8004068:	b2da      	uxtb	r2, r3
 800406a:	4b3c      	ldr	r3, [pc, #240]	; (800415c <st25r95_calibrate+0x1ac>)
 800406c:	739a      	strb	r2, [r3, #14]
            break;
 800406e:	e062      	b.n	8004136 <st25r95_calibrate+0x186>
          case 4:
            calibrate_data[14] += 0x10;
 8004070:	4b3a      	ldr	r3, [pc, #232]	; (800415c <st25r95_calibrate+0x1ac>)
 8004072:	7b9b      	ldrb	r3, [r3, #14]
 8004074:	3310      	adds	r3, #16
 8004076:	b2da      	uxtb	r2, r3
 8004078:	4b38      	ldr	r3, [pc, #224]	; (800415c <st25r95_calibrate+0x1ac>)
 800407a:	739a      	strb	r2, [r3, #14]
            break;
 800407c:	e05b      	b.n	8004136 <st25r95_calibrate+0x186>
          case 5:
            calibrate_data[14] += 0x08;
 800407e:	4b37      	ldr	r3, [pc, #220]	; (800415c <st25r95_calibrate+0x1ac>)
 8004080:	7b9b      	ldrb	r3, [r3, #14]
 8004082:	3308      	adds	r3, #8
 8004084:	b2da      	uxtb	r2, r3
 8004086:	4b35      	ldr	r3, [pc, #212]	; (800415c <st25r95_calibrate+0x1ac>)
 8004088:	739a      	strb	r2, [r3, #14]
            break;
 800408a:	e054      	b.n	8004136 <st25r95_calibrate+0x186>
          case 6:
            calibrate_data[14] += 0x04;
 800408c:	4b33      	ldr	r3, [pc, #204]	; (800415c <st25r95_calibrate+0x1ac>)
 800408e:	7b9b      	ldrb	r3, [r3, #14]
 8004090:	3304      	adds	r3, #4
 8004092:	b2da      	uxtb	r2, r3
 8004094:	4b31      	ldr	r3, [pc, #196]	; (800415c <st25r95_calibrate+0x1ac>)
 8004096:	739a      	strb	r2, [r3, #14]
            break;
 8004098:	e04d      	b.n	8004136 <st25r95_calibrate+0x186>
          case 7:
            break;
        }
      } else if (res[2] == 0x01) {
 800409a:	4b31      	ldr	r3, [pc, #196]	; (8004160 <st25r95_calibrate+0x1b0>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	3302      	adds	r3, #2
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d147      	bne.n	8004136 <st25r95_calibrate+0x186>
        switch (i - 1) {
 80040a6:	7bfb      	ldrb	r3, [r7, #15]
 80040a8:	3b01      	subs	r3, #1
 80040aa:	2b07      	cmp	r3, #7
 80040ac:	d843      	bhi.n	8004136 <st25r95_calibrate+0x186>
 80040ae:	a201      	add	r2, pc, #4	; (adr r2, 80040b4 <st25r95_calibrate+0x104>)
 80040b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040b4:	08004137 	.word	0x08004137
 80040b8:	080040d5 	.word	0x080040d5
 80040bc:	080040e3 	.word	0x080040e3
 80040c0:	080040f1 	.word	0x080040f1
 80040c4:	080040ff 	.word	0x080040ff
 80040c8:	0800410d 	.word	0x0800410d
 80040cc:	0800411b 	.word	0x0800411b
 80040d0:	08004129 	.word	0x08004129
          case 0:
            break;
          case 1:
            calibrate_data[14] -= 0x80;
 80040d4:	4b21      	ldr	r3, [pc, #132]	; (800415c <st25r95_calibrate+0x1ac>)
 80040d6:	7b9b      	ldrb	r3, [r3, #14]
 80040d8:	3b80      	subs	r3, #128	; 0x80
 80040da:	b2da      	uxtb	r2, r3
 80040dc:	4b1f      	ldr	r3, [pc, #124]	; (800415c <st25r95_calibrate+0x1ac>)
 80040de:	739a      	strb	r2, [r3, #14]
            break;
 80040e0:	e029      	b.n	8004136 <st25r95_calibrate+0x186>
          case 2:
            calibrate_data[14] -= 0x40;
 80040e2:	4b1e      	ldr	r3, [pc, #120]	; (800415c <st25r95_calibrate+0x1ac>)
 80040e4:	7b9b      	ldrb	r3, [r3, #14]
 80040e6:	3b40      	subs	r3, #64	; 0x40
 80040e8:	b2da      	uxtb	r2, r3
 80040ea:	4b1c      	ldr	r3, [pc, #112]	; (800415c <st25r95_calibrate+0x1ac>)
 80040ec:	739a      	strb	r2, [r3, #14]
            break;
 80040ee:	e022      	b.n	8004136 <st25r95_calibrate+0x186>
          case 3:
            calibrate_data[14] -= 0x20;
 80040f0:	4b1a      	ldr	r3, [pc, #104]	; (800415c <st25r95_calibrate+0x1ac>)
 80040f2:	7b9b      	ldrb	r3, [r3, #14]
 80040f4:	3b20      	subs	r3, #32
 80040f6:	b2da      	uxtb	r2, r3
 80040f8:	4b18      	ldr	r3, [pc, #96]	; (800415c <st25r95_calibrate+0x1ac>)
 80040fa:	739a      	strb	r2, [r3, #14]
            break;
 80040fc:	e01b      	b.n	8004136 <st25r95_calibrate+0x186>
          case 4:
            calibrate_data[14] -= 0x10;
 80040fe:	4b17      	ldr	r3, [pc, #92]	; (800415c <st25r95_calibrate+0x1ac>)
 8004100:	7b9b      	ldrb	r3, [r3, #14]
 8004102:	3b10      	subs	r3, #16
 8004104:	b2da      	uxtb	r2, r3
 8004106:	4b15      	ldr	r3, [pc, #84]	; (800415c <st25r95_calibrate+0x1ac>)
 8004108:	739a      	strb	r2, [r3, #14]
            break;
 800410a:	e014      	b.n	8004136 <st25r95_calibrate+0x186>
          case 5:
            calibrate_data[14] -= 0x08;
 800410c:	4b13      	ldr	r3, [pc, #76]	; (800415c <st25r95_calibrate+0x1ac>)
 800410e:	7b9b      	ldrb	r3, [r3, #14]
 8004110:	3b08      	subs	r3, #8
 8004112:	b2da      	uxtb	r2, r3
 8004114:	4b11      	ldr	r3, [pc, #68]	; (800415c <st25r95_calibrate+0x1ac>)
 8004116:	739a      	strb	r2, [r3, #14]
            break;
 8004118:	e00d      	b.n	8004136 <st25r95_calibrate+0x186>
          case 6:
            calibrate_data[14] -= 0x04;
 800411a:	4b10      	ldr	r3, [pc, #64]	; (800415c <st25r95_calibrate+0x1ac>)
 800411c:	7b9b      	ldrb	r3, [r3, #14]
 800411e:	3b04      	subs	r3, #4
 8004120:	b2da      	uxtb	r2, r3
 8004122:	4b0e      	ldr	r3, [pc, #56]	; (800415c <st25r95_calibrate+0x1ac>)
 8004124:	739a      	strb	r2, [r3, #14]
            break;
 8004126:	e006      	b.n	8004136 <st25r95_calibrate+0x186>
          case 7:
            calibrate_data[14] -= 0x04;
 8004128:	4b0c      	ldr	r3, [pc, #48]	; (800415c <st25r95_calibrate+0x1ac>)
 800412a:	7b9b      	ldrb	r3, [r3, #14]
 800412c:	3b04      	subs	r3, #4
 800412e:	b2da      	uxtb	r2, r3
 8004130:	4b0a      	ldr	r3, [pc, #40]	; (800415c <st25r95_calibrate+0x1ac>)
 8004132:	739a      	strb	r2, [r3, #14]
            break;
 8004134:	bf00      	nop
  for (uint8_t i = 0; i < 9; i++) {
 8004136:	7bfb      	ldrb	r3, [r7, #15]
 8004138:	3301      	adds	r3, #1
 800413a:	73fb      	strb	r3, [r7, #15]
 800413c:	7bfb      	ldrb	r3, [r7, #15]
 800413e:	2b08      	cmp	r3, #8
 8004140:	f67f af3d 	bls.w	8003fbe <st25r95_calibrate+0xe>
        }
      }
    }
  }

  handler->DACRef = calibrate_data[14];
 8004144:	4b05      	ldr	r3, [pc, #20]	; (800415c <st25r95_calibrate+0x1ac>)
 8004146:	7b9a      	ldrb	r2, [r3, #14]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	709a      	strb	r2, [r3, #2]
}
 800414c:	bf00      	nop
 800414e:	3710      	adds	r7, #16
 8004150:	46bd      	mov	sp, r7
 8004152:	bdb0      	pop	{r4, r5, r7, pc}
 8004154:	20000820 	.word	0x20000820
 8004158:	20000720 	.word	0x20000720
 800415c:	20000010 	.word	0x20000010
 8004160:	20000924 	.word	0x20000924

08004164 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b082      	sub	sp, #8
 8004168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800416a:	4b11      	ldr	r3, [pc, #68]	; (80041b0 <HAL_MspInit+0x4c>)
 800416c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800416e:	4a10      	ldr	r2, [pc, #64]	; (80041b0 <HAL_MspInit+0x4c>)
 8004170:	f043 0301 	orr.w	r3, r3, #1
 8004174:	6613      	str	r3, [r2, #96]	; 0x60
 8004176:	4b0e      	ldr	r3, [pc, #56]	; (80041b0 <HAL_MspInit+0x4c>)
 8004178:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	607b      	str	r3, [r7, #4]
 8004180:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004182:	4b0b      	ldr	r3, [pc, #44]	; (80041b0 <HAL_MspInit+0x4c>)
 8004184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004186:	4a0a      	ldr	r2, [pc, #40]	; (80041b0 <HAL_MspInit+0x4c>)
 8004188:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800418c:	6593      	str	r3, [r2, #88]	; 0x58
 800418e:	4b08      	ldr	r3, [pc, #32]	; (80041b0 <HAL_MspInit+0x4c>)
 8004190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004192:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004196:	603b      	str	r3, [r7, #0]
 8004198:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800419a:	2200      	movs	r2, #0
 800419c:	210f      	movs	r1, #15
 800419e:	f06f 0001 	mvn.w	r0, #1
 80041a2:	f001 fdde 	bl	8005d62 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041a6:	bf00      	nop
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	40021000 	.word	0x40021000

080041b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b09e      	sub	sp, #120	; 0x78
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80041bc:	f107 0310 	add.w	r3, r7, #16
 80041c0:	2268      	movs	r2, #104	; 0x68
 80041c2:	2100      	movs	r1, #0
 80041c4:	4618      	mov	r0, r3
 80041c6:	f009 fc52 	bl	800da6e <memset>
  if(hadc->Instance==ADC1)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a2e      	ldr	r2, [pc, #184]	; (8004288 <HAL_ADC_MspInit+0xd4>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d155      	bne.n	8004280 <HAL_ADC_MspInit+0xcc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80041d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80041d8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80041da:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80041de:	66fb      	str	r3, [r7, #108]	; 0x6c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80041e0:	2302      	movs	r3, #2
 80041e2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80041e4:	2301      	movs	r3, #1
 80041e6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80041e8:	2308      	movs	r3, #8
 80041ea:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80041ec:	2307      	movs	r3, #7
 80041ee:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80041f0:	2302      	movs	r3, #2
 80041f2:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80041f4:	2302      	movs	r3, #2
 80041f6:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80041f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80041fe:	f107 0310 	add.w	r3, r7, #16
 8004202:	4618      	mov	r0, r3
 8004204:	f003 f83a 	bl	800727c <HAL_RCCEx_PeriphCLKConfig>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <HAL_ADC_MspInit+0x5e>
    {
      Error_Handler();
 800420e:	f7ff fcc1 	bl	8003b94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004212:	4b1e      	ldr	r3, [pc, #120]	; (800428c <HAL_ADC_MspInit+0xd8>)
 8004214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004216:	4a1d      	ldr	r2, [pc, #116]	; (800428c <HAL_ADC_MspInit+0xd8>)
 8004218:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800421c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800421e:	4b1b      	ldr	r3, [pc, #108]	; (800428c <HAL_ADC_MspInit+0xd8>)
 8004220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004222:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004226:	60fb      	str	r3, [r7, #12]
 8004228:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800422a:	4b19      	ldr	r3, [pc, #100]	; (8004290 <HAL_ADC_MspInit+0xdc>)
 800422c:	4a19      	ldr	r2, [pc, #100]	; (8004294 <HAL_ADC_MspInit+0xe0>)
 800422e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8004230:	4b17      	ldr	r3, [pc, #92]	; (8004290 <HAL_ADC_MspInit+0xdc>)
 8004232:	2200      	movs	r2, #0
 8004234:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004236:	4b16      	ldr	r3, [pc, #88]	; (8004290 <HAL_ADC_MspInit+0xdc>)
 8004238:	2200      	movs	r2, #0
 800423a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800423c:	4b14      	ldr	r3, [pc, #80]	; (8004290 <HAL_ADC_MspInit+0xdc>)
 800423e:	2200      	movs	r2, #0
 8004240:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004242:	4b13      	ldr	r3, [pc, #76]	; (8004290 <HAL_ADC_MspInit+0xdc>)
 8004244:	2280      	movs	r2, #128	; 0x80
 8004246:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004248:	4b11      	ldr	r3, [pc, #68]	; (8004290 <HAL_ADC_MspInit+0xdc>)
 800424a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800424e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004250:	4b0f      	ldr	r3, [pc, #60]	; (8004290 <HAL_ADC_MspInit+0xdc>)
 8004252:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004256:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004258:	4b0d      	ldr	r3, [pc, #52]	; (8004290 <HAL_ADC_MspInit+0xdc>)
 800425a:	2220      	movs	r2, #32
 800425c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800425e:	4b0c      	ldr	r3, [pc, #48]	; (8004290 <HAL_ADC_MspInit+0xdc>)
 8004260:	2200      	movs	r2, #0
 8004262:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004264:	480a      	ldr	r0, [pc, #40]	; (8004290 <HAL_ADC_MspInit+0xdc>)
 8004266:	f001 fdb3 	bl	8005dd0 <HAL_DMA_Init>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d001      	beq.n	8004274 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8004270:	f7ff fc90 	bl	8003b94 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a06      	ldr	r2, [pc, #24]	; (8004290 <HAL_ADC_MspInit+0xdc>)
 8004278:	651a      	str	r2, [r3, #80]	; 0x50
 800427a:	4a05      	ldr	r2, [pc, #20]	; (8004290 <HAL_ADC_MspInit+0xdc>)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004280:	bf00      	nop
 8004282:	3778      	adds	r7, #120	; 0x78
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}
 8004288:	50040000 	.word	0x50040000
 800428c:	40021000 	.word	0x40021000
 8004290:	20000288 	.word	0x20000288
 8004294:	40020008 	.word	0x40020008

08004298 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b08a      	sub	sp, #40	; 0x28
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042a0:	f107 0314 	add.w	r3, r7, #20
 80042a4:	2200      	movs	r2, #0
 80042a6:	601a      	str	r2, [r3, #0]
 80042a8:	605a      	str	r2, [r3, #4]
 80042aa:	609a      	str	r2, [r3, #8]
 80042ac:	60da      	str	r2, [r3, #12]
 80042ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a17      	ldr	r2, [pc, #92]	; (8004314 <HAL_SPI_MspInit+0x7c>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d128      	bne.n	800430c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80042ba:	4b17      	ldr	r3, [pc, #92]	; (8004318 <HAL_SPI_MspInit+0x80>)
 80042bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042be:	4a16      	ldr	r2, [pc, #88]	; (8004318 <HAL_SPI_MspInit+0x80>)
 80042c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80042c4:	6613      	str	r3, [r2, #96]	; 0x60
 80042c6:	4b14      	ldr	r3, [pc, #80]	; (8004318 <HAL_SPI_MspInit+0x80>)
 80042c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042ce:	613b      	str	r3, [r7, #16]
 80042d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042d2:	4b11      	ldr	r3, [pc, #68]	; (8004318 <HAL_SPI_MspInit+0x80>)
 80042d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042d6:	4a10      	ldr	r2, [pc, #64]	; (8004318 <HAL_SPI_MspInit+0x80>)
 80042d8:	f043 0301 	orr.w	r3, r3, #1
 80042dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80042de:	4b0e      	ldr	r3, [pc, #56]	; (8004318 <HAL_SPI_MspInit+0x80>)
 80042e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	60fb      	str	r3, [r7, #12]
 80042e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 80042ea:	23c2      	movs	r3, #194	; 0xc2
 80042ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042ee:	2302      	movs	r3, #2
 80042f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042f2:	2300      	movs	r3, #0
 80042f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042f6:	2303      	movs	r3, #3
 80042f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80042fa:	2305      	movs	r3, #5
 80042fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042fe:	f107 0314 	add.w	r3, r7, #20
 8004302:	4619      	mov	r1, r3
 8004304:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004308:	f001 ff5a 	bl	80061c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800430c:	bf00      	nop
 800430e:	3728      	adds	r7, #40	; 0x28
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	40013000 	.word	0x40013000
 8004318:	40021000 	.word	0x40021000

0800431c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b0a6      	sub	sp, #152	; 0x98
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004324:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004328:	2200      	movs	r2, #0
 800432a:	601a      	str	r2, [r3, #0]
 800432c:	605a      	str	r2, [r3, #4]
 800432e:	609a      	str	r2, [r3, #8]
 8004330:	60da      	str	r2, [r3, #12]
 8004332:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004334:	f107 031c 	add.w	r3, r7, #28
 8004338:	2268      	movs	r2, #104	; 0x68
 800433a:	2100      	movs	r1, #0
 800433c:	4618      	mov	r0, r3
 800433e:	f009 fb96 	bl	800da6e <memset>
  if(huart->Instance==USART1)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a43      	ldr	r2, [pc, #268]	; (8004454 <HAL_UART_MspInit+0x138>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d13d      	bne.n	80043c8 <HAL_UART_MspInit+0xac>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800434c:	2301      	movs	r3, #1
 800434e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004350:	2300      	movs	r3, #0
 8004352:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004354:	f107 031c 	add.w	r3, r7, #28
 8004358:	4618      	mov	r0, r3
 800435a:	f002 ff8f 	bl	800727c <HAL_RCCEx_PeriphCLKConfig>
 800435e:	4603      	mov	r3, r0
 8004360:	2b00      	cmp	r3, #0
 8004362:	d001      	beq.n	8004368 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004364:	f7ff fc16 	bl	8003b94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004368:	4b3b      	ldr	r3, [pc, #236]	; (8004458 <HAL_UART_MspInit+0x13c>)
 800436a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800436c:	4a3a      	ldr	r2, [pc, #232]	; (8004458 <HAL_UART_MspInit+0x13c>)
 800436e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004372:	6613      	str	r3, [r2, #96]	; 0x60
 8004374:	4b38      	ldr	r3, [pc, #224]	; (8004458 <HAL_UART_MspInit+0x13c>)
 8004376:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004378:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800437c:	61bb      	str	r3, [r7, #24]
 800437e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004380:	4b35      	ldr	r3, [pc, #212]	; (8004458 <HAL_UART_MspInit+0x13c>)
 8004382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004384:	4a34      	ldr	r2, [pc, #208]	; (8004458 <HAL_UART_MspInit+0x13c>)
 8004386:	f043 0301 	orr.w	r3, r3, #1
 800438a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800438c:	4b32      	ldr	r3, [pc, #200]	; (8004458 <HAL_UART_MspInit+0x13c>)
 800438e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004390:	f003 0301 	and.w	r3, r3, #1
 8004394:	617b      	str	r3, [r7, #20]
 8004396:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004398:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800439c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043a0:	2302      	movs	r3, #2
 80043a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a6:	2300      	movs	r3, #0
 80043a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043ac:	2303      	movs	r3, #3
 80043ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80043b2:	2307      	movs	r3, #7
 80043b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043b8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80043bc:	4619      	mov	r1, r3
 80043be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80043c2:	f001 fefd 	bl	80061c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80043c6:	e040      	b.n	800444a <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART2)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a23      	ldr	r2, [pc, #140]	; (800445c <HAL_UART_MspInit+0x140>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d13b      	bne.n	800444a <HAL_UART_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80043d2:	2302      	movs	r3, #2
 80043d4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80043d6:	2300      	movs	r3, #0
 80043d8:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80043da:	f107 031c 	add.w	r3, r7, #28
 80043de:	4618      	mov	r0, r3
 80043e0:	f002 ff4c 	bl	800727c <HAL_RCCEx_PeriphCLKConfig>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <HAL_UART_MspInit+0xd2>
      Error_Handler();
 80043ea:	f7ff fbd3 	bl	8003b94 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80043ee:	4b1a      	ldr	r3, [pc, #104]	; (8004458 <HAL_UART_MspInit+0x13c>)
 80043f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043f2:	4a19      	ldr	r2, [pc, #100]	; (8004458 <HAL_UART_MspInit+0x13c>)
 80043f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043f8:	6593      	str	r3, [r2, #88]	; 0x58
 80043fa:	4b17      	ldr	r3, [pc, #92]	; (8004458 <HAL_UART_MspInit+0x13c>)
 80043fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004402:	613b      	str	r3, [r7, #16]
 8004404:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004406:	4b14      	ldr	r3, [pc, #80]	; (8004458 <HAL_UART_MspInit+0x13c>)
 8004408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800440a:	4a13      	ldr	r2, [pc, #76]	; (8004458 <HAL_UART_MspInit+0x13c>)
 800440c:	f043 0301 	orr.w	r3, r3, #1
 8004410:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004412:	4b11      	ldr	r3, [pc, #68]	; (8004458 <HAL_UART_MspInit+0x13c>)
 8004414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	60fb      	str	r3, [r7, #12]
 800441c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800441e:	230c      	movs	r3, #12
 8004420:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004424:	2302      	movs	r3, #2
 8004426:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800442a:	2300      	movs	r3, #0
 800442c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004430:	2303      	movs	r3, #3
 8004432:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004436:	2307      	movs	r3, #7
 8004438:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800443c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004440:	4619      	mov	r1, r3
 8004442:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004446:	f001 febb 	bl	80061c0 <HAL_GPIO_Init>
}
 800444a:	bf00      	nop
 800444c:	3798      	adds	r7, #152	; 0x98
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	40013800 	.word	0x40013800
 8004458:	40021000 	.word	0x40021000
 800445c:	40004400 	.word	0x40004400

08004460 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004460:	b480      	push	{r7}
 8004462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004464:	e7fe      	b.n	8004464 <NMI_Handler+0x4>

08004466 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004466:	b480      	push	{r7}
 8004468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800446a:	e7fe      	b.n	800446a <HardFault_Handler+0x4>

0800446c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800446c:	b480      	push	{r7}
 800446e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004470:	e7fe      	b.n	8004470 <MemManage_Handler+0x4>

08004472 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004472:	b480      	push	{r7}
 8004474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004476:	e7fe      	b.n	8004476 <BusFault_Handler+0x4>

08004478 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004478:	b480      	push	{r7}
 800447a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800447c:	e7fe      	b.n	800447c <UsageFault_Handler+0x4>

0800447e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800447e:	b480      	push	{r7}
 8004480:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004482:	bf00      	nop
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004490:	f000 f97e 	bl	8004790 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004494:	f007 f922 	bl	800b6dc <xTaskGetSchedulerState>
 8004498:	4603      	mov	r3, r0
 800449a:	2b01      	cmp	r3, #1
 800449c:	d001      	beq.n	80044a2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800449e:	f008 f80b 	bl	800c4b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80044a2:	bf00      	nop
 80044a4:	bd80      	pop	{r7, pc}
	...

080044a8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80044ac:	4802      	ldr	r0, [pc, #8]	; (80044b8 <DMA1_Channel1_IRQHandler+0x10>)
 80044ae:	f001 fda7 	bl	8006000 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80044b2:	bf00      	nop
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	20000288 	.word	0x20000288

080044bc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NIRQ_OUT_Pin);
 80044c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80044c4:	f002 f826 	bl	8006514 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80044c8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80044cc:	f002 f822 	bl	8006514 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80044d0:	bf00      	nop
 80044d2:	bd80      	pop	{r7, pc}

080044d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0
  return 1;
 80044d8:	2301      	movs	r3, #1
}
 80044da:	4618      	mov	r0, r3
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <_kill>:

int _kill(int pid, int sig)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b082      	sub	sp, #8
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80044ee:	f009 fb85 	bl	800dbfc <__errno>
 80044f2:	4603      	mov	r3, r0
 80044f4:	2216      	movs	r2, #22
 80044f6:	601a      	str	r2, [r3, #0]
  return -1;
 80044f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3708      	adds	r7, #8
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <_exit>:

void _exit (int status)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800450c:	f04f 31ff 	mov.w	r1, #4294967295
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f7ff ffe7 	bl	80044e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004516:	e7fe      	b.n	8004516 <_exit+0x12>

08004518 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b086      	sub	sp, #24
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004524:	2300      	movs	r3, #0
 8004526:	617b      	str	r3, [r7, #20]
 8004528:	e00a      	b.n	8004540 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800452a:	f3af 8000 	nop.w
 800452e:	4601      	mov	r1, r0
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	1c5a      	adds	r2, r3, #1
 8004534:	60ba      	str	r2, [r7, #8]
 8004536:	b2ca      	uxtb	r2, r1
 8004538:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	3301      	adds	r3, #1
 800453e:	617b      	str	r3, [r7, #20]
 8004540:	697a      	ldr	r2, [r7, #20]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	429a      	cmp	r2, r3
 8004546:	dbf0      	blt.n	800452a <_read+0x12>
  }

  return len;
 8004548:	687b      	ldr	r3, [r7, #4]
}
 800454a:	4618      	mov	r0, r3
 800454c:	3718      	adds	r7, #24
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}

08004552 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004552:	b580      	push	{r7, lr}
 8004554:	b086      	sub	sp, #24
 8004556:	af00      	add	r7, sp, #0
 8004558:	60f8      	str	r0, [r7, #12]
 800455a:	60b9      	str	r1, [r7, #8]
 800455c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800455e:	2300      	movs	r3, #0
 8004560:	617b      	str	r3, [r7, #20]
 8004562:	e009      	b.n	8004578 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	1c5a      	adds	r2, r3, #1
 8004568:	60ba      	str	r2, [r7, #8]
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	4618      	mov	r0, r3
 800456e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	3301      	adds	r3, #1
 8004576:	617b      	str	r3, [r7, #20]
 8004578:	697a      	ldr	r2, [r7, #20]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	429a      	cmp	r2, r3
 800457e:	dbf1      	blt.n	8004564 <_write+0x12>
  }
  return len;
 8004580:	687b      	ldr	r3, [r7, #4]
}
 8004582:	4618      	mov	r0, r3
 8004584:	3718      	adds	r7, #24
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}

0800458a <_close>:

int _close(int file)
{
 800458a:	b480      	push	{r7}
 800458c:	b083      	sub	sp, #12
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004592:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004596:	4618      	mov	r0, r3
 8004598:	370c      	adds	r7, #12
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr

080045a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80045a2:	b480      	push	{r7}
 80045a4:	b083      	sub	sp, #12
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
 80045aa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80045b2:	605a      	str	r2, [r3, #4]
  return 0;
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	370c      	adds	r7, #12
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr

080045c2 <_isatty>:

int _isatty(int file)
{
 80045c2:	b480      	push	{r7}
 80045c4:	b083      	sub	sp, #12
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80045ca:	2301      	movs	r3, #1
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	60b9      	str	r1, [r7, #8]
 80045e2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3714      	adds	r7, #20
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
	...

080045f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b086      	sub	sp, #24
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80045fc:	4a14      	ldr	r2, [pc, #80]	; (8004650 <_sbrk+0x5c>)
 80045fe:	4b15      	ldr	r3, [pc, #84]	; (8004654 <_sbrk+0x60>)
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004608:	4b13      	ldr	r3, [pc, #76]	; (8004658 <_sbrk+0x64>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d102      	bne.n	8004616 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004610:	4b11      	ldr	r3, [pc, #68]	; (8004658 <_sbrk+0x64>)
 8004612:	4a12      	ldr	r2, [pc, #72]	; (800465c <_sbrk+0x68>)
 8004614:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004616:	4b10      	ldr	r3, [pc, #64]	; (8004658 <_sbrk+0x64>)
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4413      	add	r3, r2
 800461e:	693a      	ldr	r2, [r7, #16]
 8004620:	429a      	cmp	r2, r3
 8004622:	d207      	bcs.n	8004634 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004624:	f009 faea 	bl	800dbfc <__errno>
 8004628:	4603      	mov	r3, r0
 800462a:	220c      	movs	r2, #12
 800462c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800462e:	f04f 33ff 	mov.w	r3, #4294967295
 8004632:	e009      	b.n	8004648 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004634:	4b08      	ldr	r3, [pc, #32]	; (8004658 <_sbrk+0x64>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800463a:	4b07      	ldr	r3, [pc, #28]	; (8004658 <_sbrk+0x64>)
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4413      	add	r3, r2
 8004642:	4a05      	ldr	r2, [pc, #20]	; (8004658 <_sbrk+0x64>)
 8004644:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004646:	68fb      	ldr	r3, [r7, #12]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3718      	adds	r7, #24
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	20028000 	.word	0x20028000
 8004654:	00000400 	.word	0x00000400
 8004658:	20000928 	.word	0x20000928
 800465c:	20002bf0 	.word	0x20002bf0

08004660 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004664:	4b06      	ldr	r3, [pc, #24]	; (8004680 <SystemInit+0x20>)
 8004666:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800466a:	4a05      	ldr	r2, [pc, #20]	; (8004680 <SystemInit+0x20>)
 800466c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004670:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8004674:	bf00      	nop
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	e000ed00 	.word	0xe000ed00

08004684 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004684:	f8df d034 	ldr.w	sp, [pc, #52]	; 80046bc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004688:	f7ff ffea 	bl	8004660 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800468c:	480c      	ldr	r0, [pc, #48]	; (80046c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800468e:	490d      	ldr	r1, [pc, #52]	; (80046c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004690:	4a0d      	ldr	r2, [pc, #52]	; (80046c8 <LoopForever+0xe>)
  movs r3, #0
 8004692:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004694:	e002      	b.n	800469c <LoopCopyDataInit>

08004696 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004696:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004698:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800469a:	3304      	adds	r3, #4

0800469c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800469c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800469e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80046a0:	d3f9      	bcc.n	8004696 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80046a2:	4a0a      	ldr	r2, [pc, #40]	; (80046cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80046a4:	4c0a      	ldr	r4, [pc, #40]	; (80046d0 <LoopForever+0x16>)
  movs r3, #0
 80046a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80046a8:	e001      	b.n	80046ae <LoopFillZerobss>

080046aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80046aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80046ac:	3204      	adds	r2, #4

080046ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80046ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80046b0:	d3fb      	bcc.n	80046aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80046b2:	f009 faa9 	bl	800dc08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80046b6:	f7fe fe71 	bl	800339c <main>

080046ba <LoopForever>:

LoopForever:
    b LoopForever
 80046ba:	e7fe      	b.n	80046ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80046bc:	20028000 	.word	0x20028000
  ldr r0, =_sdata
 80046c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80046c4:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 80046c8:	08010a30 	.word	0x08010a30
  ldr r2, =_sbss
 80046cc:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 80046d0:	20002bec 	.word	0x20002bec

080046d4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80046d4:	e7fe      	b.n	80046d4 <ADC1_IRQHandler>
	...

080046d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b082      	sub	sp, #8
 80046dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80046de:	2300      	movs	r3, #0
 80046e0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80046e2:	4b0c      	ldr	r3, [pc, #48]	; (8004714 <HAL_Init+0x3c>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a0b      	ldr	r2, [pc, #44]	; (8004714 <HAL_Init+0x3c>)
 80046e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046ec:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046ee:	2003      	movs	r0, #3
 80046f0:	f001 fb2c 	bl	8005d4c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80046f4:	200f      	movs	r0, #15
 80046f6:	f000 f80f 	bl	8004718 <HAL_InitTick>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d002      	beq.n	8004706 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	71fb      	strb	r3, [r7, #7]
 8004704:	e001      	b.n	800470a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004706:	f7ff fd2d 	bl	8004164 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800470a:	79fb      	ldrb	r3, [r7, #7]
}
 800470c:	4618      	mov	r0, r3
 800470e:	3708      	adds	r7, #8
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	40022000 	.word	0x40022000

08004718 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004720:	2300      	movs	r3, #0
 8004722:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004724:	4b17      	ldr	r3, [pc, #92]	; (8004784 <HAL_InitTick+0x6c>)
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d023      	beq.n	8004774 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800472c:	4b16      	ldr	r3, [pc, #88]	; (8004788 <HAL_InitTick+0x70>)
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	4b14      	ldr	r3, [pc, #80]	; (8004784 <HAL_InitTick+0x6c>)
 8004732:	781b      	ldrb	r3, [r3, #0]
 8004734:	4619      	mov	r1, r3
 8004736:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800473a:	fbb3 f3f1 	udiv	r3, r3, r1
 800473e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004742:	4618      	mov	r0, r3
 8004744:	f001 fb37 	bl	8005db6 <HAL_SYSTICK_Config>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d10f      	bne.n	800476e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2b0f      	cmp	r3, #15
 8004752:	d809      	bhi.n	8004768 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004754:	2200      	movs	r2, #0
 8004756:	6879      	ldr	r1, [r7, #4]
 8004758:	f04f 30ff 	mov.w	r0, #4294967295
 800475c:	f001 fb01 	bl	8005d62 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004760:	4a0a      	ldr	r2, [pc, #40]	; (800478c <HAL_InitTick+0x74>)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6013      	str	r3, [r2, #0]
 8004766:	e007      	b.n	8004778 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	73fb      	strb	r3, [r7, #15]
 800476c:	e004      	b.n	8004778 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	73fb      	strb	r3, [r7, #15]
 8004772:	e001      	b.n	8004778 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004778:	7bfb      	ldrb	r3, [r7, #15]
}
 800477a:	4618      	mov	r0, r3
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	2000002c 	.word	0x2000002c
 8004788:	20000024 	.word	0x20000024
 800478c:	20000028 	.word	0x20000028

08004790 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004790:	b480      	push	{r7}
 8004792:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004794:	4b06      	ldr	r3, [pc, #24]	; (80047b0 <HAL_IncTick+0x20>)
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	461a      	mov	r2, r3
 800479a:	4b06      	ldr	r3, [pc, #24]	; (80047b4 <HAL_IncTick+0x24>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4413      	add	r3, r2
 80047a0:	4a04      	ldr	r2, [pc, #16]	; (80047b4 <HAL_IncTick+0x24>)
 80047a2:	6013      	str	r3, [r2, #0]
}
 80047a4:	bf00      	nop
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	2000002c 	.word	0x2000002c
 80047b4:	2000092c 	.word	0x2000092c

080047b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80047b8:	b480      	push	{r7}
 80047ba:	af00      	add	r7, sp, #0
  return uwTick;
 80047bc:	4b03      	ldr	r3, [pc, #12]	; (80047cc <HAL_GetTick+0x14>)
 80047be:	681b      	ldr	r3, [r3, #0]
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop
 80047cc:	2000092c 	.word	0x2000092c

080047d0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	431a      	orrs	r2, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	609a      	str	r2, [r3, #8]
}
 80047ea:	bf00      	nop
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr

080047f6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80047f6:	b480      	push	{r7}
 80047f8:	b083      	sub	sp, #12
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
 80047fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	431a      	orrs	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	609a      	str	r2, [r3, #8]
}
 8004810:	bf00      	nop
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800482c:	4618      	mov	r0, r3
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004838:	b480      	push	{r7}
 800483a:	b087      	sub	sp, #28
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
 8004844:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	3360      	adds	r3, #96	; 0x60
 800484a:	461a      	mov	r2, r3
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	4413      	add	r3, r2
 8004852:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	4b08      	ldr	r3, [pc, #32]	; (800487c <LL_ADC_SetOffset+0x44>)
 800485a:	4013      	ands	r3, r2
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004862:	683a      	ldr	r2, [r7, #0]
 8004864:	430a      	orrs	r2, r1
 8004866:	4313      	orrs	r3, r2
 8004868:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004870:	bf00      	nop
 8004872:	371c      	adds	r7, #28
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr
 800487c:	03fff000 	.word	0x03fff000

08004880 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004880:	b480      	push	{r7}
 8004882:	b085      	sub	sp, #20
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	3360      	adds	r3, #96	; 0x60
 800488e:	461a      	mov	r2, r3
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	4413      	add	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3714      	adds	r7, #20
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr

080048ac <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b087      	sub	sp, #28
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	3360      	adds	r3, #96	; 0x60
 80048bc:	461a      	mov	r2, r3
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	4413      	add	r3, r2
 80048c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	431a      	orrs	r2, r3
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80048d6:	bf00      	nop
 80048d8:	371c      	adds	r7, #28
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr

080048e2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80048e2:	b480      	push	{r7}
 80048e4:	b083      	sub	sp, #12
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
 80048ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	695b      	ldr	r3, [r3, #20]
 80048f0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	431a      	orrs	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	615a      	str	r2, [r3, #20]
}
 80048fc:	bf00      	nop
 80048fe:	370c      	adds	r7, #12
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr

08004908 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004918:	2b00      	cmp	r3, #0
 800491a:	d101      	bne.n	8004920 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800491c:	2301      	movs	r3, #1
 800491e:	e000      	b.n	8004922 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004920:	2300      	movs	r3, #0
}
 8004922:	4618      	mov	r0, r3
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800492e:	b480      	push	{r7}
 8004930:	b087      	sub	sp, #28
 8004932:	af00      	add	r7, sp, #0
 8004934:	60f8      	str	r0, [r7, #12]
 8004936:	60b9      	str	r1, [r7, #8]
 8004938:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	3330      	adds	r3, #48	; 0x30
 800493e:	461a      	mov	r2, r3
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	0a1b      	lsrs	r3, r3, #8
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	f003 030c 	and.w	r3, r3, #12
 800494a:	4413      	add	r3, r2
 800494c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	f003 031f 	and.w	r3, r3, #31
 8004958:	211f      	movs	r1, #31
 800495a:	fa01 f303 	lsl.w	r3, r1, r3
 800495e:	43db      	mvns	r3, r3
 8004960:	401a      	ands	r2, r3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	0e9b      	lsrs	r3, r3, #26
 8004966:	f003 011f 	and.w	r1, r3, #31
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	f003 031f 	and.w	r3, r3, #31
 8004970:	fa01 f303 	lsl.w	r3, r1, r3
 8004974:	431a      	orrs	r2, r3
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800497a:	bf00      	nop
 800497c:	371c      	adds	r7, #28
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr

08004986 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004986:	b480      	push	{r7}
 8004988:	b087      	sub	sp, #28
 800498a:	af00      	add	r7, sp, #0
 800498c:	60f8      	str	r0, [r7, #12]
 800498e:	60b9      	str	r1, [r7, #8]
 8004990:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	3314      	adds	r3, #20
 8004996:	461a      	mov	r2, r3
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	0e5b      	lsrs	r3, r3, #25
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	f003 0304 	and.w	r3, r3, #4
 80049a2:	4413      	add	r3, r2
 80049a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	0d1b      	lsrs	r3, r3, #20
 80049ae:	f003 031f 	and.w	r3, r3, #31
 80049b2:	2107      	movs	r1, #7
 80049b4:	fa01 f303 	lsl.w	r3, r1, r3
 80049b8:	43db      	mvns	r3, r3
 80049ba:	401a      	ands	r2, r3
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	0d1b      	lsrs	r3, r3, #20
 80049c0:	f003 031f 	and.w	r3, r3, #31
 80049c4:	6879      	ldr	r1, [r7, #4]
 80049c6:	fa01 f303 	lsl.w	r3, r1, r3
 80049ca:	431a      	orrs	r2, r3
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80049d0:	bf00      	nop
 80049d2:	371c      	adds	r7, #28
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr

080049dc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80049dc:	b480      	push	{r7}
 80049de:	b085      	sub	sp, #20
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049f4:	43db      	mvns	r3, r3
 80049f6:	401a      	ands	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f003 0318 	and.w	r3, r3, #24
 80049fe:	4908      	ldr	r1, [pc, #32]	; (8004a20 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004a00:	40d9      	lsrs	r1, r3
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	400b      	ands	r3, r1
 8004a06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004a12:	bf00      	nop
 8004a14:	3714      	adds	r7, #20
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	0007ffff 	.word	0x0007ffff

08004a24 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004a34:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	6093      	str	r3, [r2, #8]
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a5c:	d101      	bne.n	8004a62 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e000      	b.n	8004a64 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004a80:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004a84:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aa8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004aac:	d101      	bne.n	8004ab2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e000      	b.n	8004ab4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004ad0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004ad4:	f043 0201 	orr.w	r2, r3, #1
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004af8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004afc:	f043 0202 	orr.w	r2, r3, #2
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004b04:	bf00      	nop
 8004b06:	370c      	adds	r7, #12
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f003 0301 	and.w	r3, r3, #1
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d101      	bne.n	8004b28 <LL_ADC_IsEnabled+0x18>
 8004b24:	2301      	movs	r3, #1
 8004b26:	e000      	b.n	8004b2a <LL_ADC_IsEnabled+0x1a>
 8004b28:	2300      	movs	r3, #0
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	370c      	adds	r7, #12
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr

08004b36 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8004b36:	b480      	push	{r7}
 8004b38:	b083      	sub	sp, #12
 8004b3a:	af00      	add	r7, sp, #0
 8004b3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f003 0302 	and.w	r3, r3, #2
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d101      	bne.n	8004b4e <LL_ADC_IsDisableOngoing+0x18>
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e000      	b.n	8004b50 <LL_ADC_IsDisableOngoing+0x1a>
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004b6c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004b70:	f043 0204 	orr.w	r2, r3, #4
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f003 0304 	and.w	r3, r3, #4
 8004b94:	2b04      	cmp	r3, #4
 8004b96:	d101      	bne.n	8004b9c <LL_ADC_REG_IsConversionOngoing+0x18>
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e000      	b.n	8004b9e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr

08004baa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f003 0308 	and.w	r3, r3, #8
 8004bba:	2b08      	cmp	r3, #8
 8004bbc:	d101      	bne.n	8004bc2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e000      	b.n	8004bc4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr

08004bd0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b088      	sub	sp, #32
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d101      	bne.n	8004bea <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e12f      	b.n	8004e4a <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d109      	bne.n	8004c0c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f7ff fadb 	bl	80041b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7ff ff19 	bl	8004a48 <LL_ADC_IsDeepPowerDownEnabled>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d004      	beq.n	8004c26 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4618      	mov	r0, r3
 8004c22:	f7ff feff 	bl	8004a24 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f7ff ff34 	bl	8004a98 <LL_ADC_IsInternalRegulatorEnabled>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d115      	bne.n	8004c62 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f7ff ff18 	bl	8004a70 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004c40:	4b84      	ldr	r3, [pc, #528]	; (8004e54 <HAL_ADC_Init+0x284>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	099b      	lsrs	r3, r3, #6
 8004c46:	4a84      	ldr	r2, [pc, #528]	; (8004e58 <HAL_ADC_Init+0x288>)
 8004c48:	fba2 2303 	umull	r2, r3, r2, r3
 8004c4c:	099b      	lsrs	r3, r3, #6
 8004c4e:	3301      	adds	r3, #1
 8004c50:	005b      	lsls	r3, r3, #1
 8004c52:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004c54:	e002      	b.n	8004c5c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1f9      	bne.n	8004c56 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f7ff ff16 	bl	8004a98 <LL_ADC_IsInternalRegulatorEnabled>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d10d      	bne.n	8004c8e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c76:	f043 0210 	orr.w	r2, r3, #16
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c82:	f043 0201 	orr.w	r2, r3, #1
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4618      	mov	r0, r3
 8004c94:	f7ff ff76 	bl	8004b84 <LL_ADC_REG_IsConversionOngoing>
 8004c98:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c9e:	f003 0310 	and.w	r3, r3, #16
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	f040 80c8 	bne.w	8004e38 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	f040 80c4 	bne.w	8004e38 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cb4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004cb8:	f043 0202 	orr.w	r2, r3, #2
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f7ff ff23 	bl	8004b10 <LL_ADC_IsEnabled>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10b      	bne.n	8004ce8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004cd0:	4862      	ldr	r0, [pc, #392]	; (8004e5c <HAL_ADC_Init+0x28c>)
 8004cd2:	f7ff ff1d 	bl	8004b10 <LL_ADC_IsEnabled>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d105      	bne.n	8004ce8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	485f      	ldr	r0, [pc, #380]	; (8004e60 <HAL_ADC_Init+0x290>)
 8004ce4:	f7ff fd74 	bl	80047d0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	7e5b      	ldrb	r3, [r3, #25]
 8004cec:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004cf2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8004cf8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8004cfe:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d06:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d106      	bne.n	8004d24 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	045b      	lsls	r3, r3, #17
 8004d1e:	69ba      	ldr	r2, [r7, #24]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d009      	beq.n	8004d40 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d30:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d38:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004d3a:	69ba      	ldr	r2, [r7, #24]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68da      	ldr	r2, [r3, #12]
 8004d46:	4b47      	ldr	r3, [pc, #284]	; (8004e64 <HAL_ADC_Init+0x294>)
 8004d48:	4013      	ands	r3, r2
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	6812      	ldr	r2, [r2, #0]
 8004d4e:	69b9      	ldr	r1, [r7, #24]
 8004d50:	430b      	orrs	r3, r1
 8004d52:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f7ff ff13 	bl	8004b84 <LL_ADC_REG_IsConversionOngoing>
 8004d5e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7ff ff20 	bl	8004baa <LL_ADC_INJ_IsConversionOngoing>
 8004d6a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d140      	bne.n	8004df4 <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d13d      	bne.n	8004df4 <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	7e1b      	ldrb	r3, [r3, #24]
 8004d80:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004d82:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004d8a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d9a:	f023 0306 	bic.w	r3, r3, #6
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6812      	ldr	r2, [r2, #0]
 8004da2:	69b9      	ldr	r1, [r7, #24]
 8004da4:	430b      	orrs	r3, r1
 8004da6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d118      	bne.n	8004de4 <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	691b      	ldr	r3, [r3, #16]
 8004db8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004dbc:	f023 0304 	bic.w	r3, r3, #4
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004dc8:	4311      	orrs	r1, r2
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004dce:	4311      	orrs	r1, r2
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f042 0201 	orr.w	r2, r2, #1
 8004de0:	611a      	str	r2, [r3, #16]
 8004de2:	e007      	b.n	8004df4 <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	691a      	ldr	r2, [r3, #16]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f022 0201 	bic.w	r2, r2, #1
 8004df2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d10c      	bne.n	8004e16 <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e02:	f023 010f 	bic.w	r1, r3, #15
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	69db      	ldr	r3, [r3, #28]
 8004e0a:	1e5a      	subs	r2, r3, #1
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	430a      	orrs	r2, r1
 8004e12:	631a      	str	r2, [r3, #48]	; 0x30
 8004e14:	e007      	b.n	8004e26 <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f022 020f 	bic.w	r2, r2, #15
 8004e24:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e2a:	f023 0303 	bic.w	r3, r3, #3
 8004e2e:	f043 0201 	orr.w	r2, r3, #1
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	659a      	str	r2, [r3, #88]	; 0x58
 8004e36:	e007      	b.n	8004e48 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e3c:	f043 0210 	orr.w	r2, r3, #16
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004e48:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3720      	adds	r7, #32
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	20000024 	.word	0x20000024
 8004e58:	053e2d63 	.word	0x053e2d63
 8004e5c:	50040000 	.word	0x50040000
 8004e60:	50040300 	.word	0x50040300
 8004e64:	fff0c007 	.word	0xfff0c007

08004e68 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b086      	sub	sp, #24
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f7ff fe83 	bl	8004b84 <LL_ADC_REG_IsConversionOngoing>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d167      	bne.n	8004f54 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d101      	bne.n	8004e92 <HAL_ADC_Start_DMA+0x2a>
 8004e8e:	2302      	movs	r3, #2
 8004e90:	e063      	b.n	8004f5a <HAL_ADC_Start_DMA+0xf2>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	f000 fc80 	bl	80057a0 <ADC_Enable>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004ea4:	7dfb      	ldrb	r3, [r7, #23]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d14f      	bne.n	8004f4a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eae:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004eb2:	f023 0301 	bic.w	r3, r3, #1
 8004eb6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	659a      	str	r2, [r3, #88]	; 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ec2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d006      	beq.n	8004ed8 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ece:	f023 0206 	bic.w	r2, r3, #6
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	65da      	str	r2, [r3, #92]	; 0x5c
 8004ed6:	e002      	b.n	8004ede <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ee2:	4a20      	ldr	r2, [pc, #128]	; (8004f64 <HAL_ADC_Start_DMA+0xfc>)
 8004ee4:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eea:	4a1f      	ldr	r2, [pc, #124]	; (8004f68 <HAL_ADC_Start_DMA+0x100>)
 8004eec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ef2:	4a1e      	ldr	r2, [pc, #120]	; (8004f6c <HAL_ADC_Start_DMA+0x104>)
 8004ef4:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	221c      	movs	r2, #28
 8004efc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685a      	ldr	r2, [r3, #4]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f042 0210 	orr.w	r2, r2, #16
 8004f14:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	68da      	ldr	r2, [r3, #12]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f042 0201 	orr.w	r2, r2, #1
 8004f24:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	3340      	adds	r3, #64	; 0x40
 8004f30:	4619      	mov	r1, r3
 8004f32:	68ba      	ldr	r2, [r7, #8]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f001 f803 	bl	8005f40 <HAL_DMA_Start_IT>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4618      	mov	r0, r3
 8004f44:	f7ff fe0a 	bl	8004b5c <LL_ADC_REG_StartConversion>
 8004f48:	e006      	b.n	8004f58 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8004f52:	e001      	b.n	8004f58 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004f54:	2302      	movs	r3, #2
 8004f56:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004f58:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3718      	adds	r7, #24
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	0800596b 	.word	0x0800596b
 8004f68:	08005a43 	.word	0x08005a43
 8004f6c:	08005a5f 	.word	0x08005a5f

08004f70 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004f78:	bf00      	nop
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004f8c:	bf00      	nop
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b0b6      	sub	sp, #216	; 0xd8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d101      	bne.n	8004fce <HAL_ADC_ConfigChannel+0x22>
 8004fca:	2302      	movs	r3, #2
 8004fcc:	e3d3      	b.n	8005776 <HAL_ADC_ConfigChannel+0x7ca>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7ff fdd2 	bl	8004b84 <LL_ADC_REG_IsConversionOngoing>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f040 83b8 	bne.w	8005758 <HAL_ADC_ConfigChannel+0x7ac>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2b05      	cmp	r3, #5
 8004fee:	d824      	bhi.n	800503a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	3b02      	subs	r3, #2
 8004ff6:	2b03      	cmp	r3, #3
 8004ff8:	d81b      	bhi.n	8005032 <HAL_ADC_ConfigChannel+0x86>
 8004ffa:	a201      	add	r2, pc, #4	; (adr r2, 8005000 <HAL_ADC_ConfigChannel+0x54>)
 8004ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005000:	08005011 	.word	0x08005011
 8005004:	08005019 	.word	0x08005019
 8005008:	08005021 	.word	0x08005021
 800500c:	08005029 	.word	0x08005029
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	220c      	movs	r2, #12
 8005014:	605a      	str	r2, [r3, #4]
          break;
 8005016:	e010      	b.n	800503a <HAL_ADC_ConfigChannel+0x8e>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	2212      	movs	r2, #18
 800501c:	605a      	str	r2, [r3, #4]
          break;
 800501e:	e00c      	b.n	800503a <HAL_ADC_ConfigChannel+0x8e>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	2218      	movs	r2, #24
 8005024:	605a      	str	r2, [r3, #4]
          break;
 8005026:	e008      	b.n	800503a <HAL_ADC_ConfigChannel+0x8e>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800502e:	605a      	str	r2, [r3, #4]
          break;
 8005030:	e003      	b.n	800503a <HAL_ADC_ConfigChannel+0x8e>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	2206      	movs	r2, #6
 8005036:	605a      	str	r2, [r3, #4]
          break;
 8005038:	bf00      	nop
      }
    }
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6818      	ldr	r0, [r3, #0]
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	6859      	ldr	r1, [r3, #4]
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	461a      	mov	r2, r3
 8005048:	f7ff fc71 	bl	800492e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4618      	mov	r0, r3
 8005052:	f7ff fd97 	bl	8004b84 <LL_ADC_REG_IsConversionOngoing>
 8005056:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4618      	mov	r0, r3
 8005060:	f7ff fda3 	bl	8004baa <LL_ADC_INJ_IsConversionOngoing>
 8005064:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005068:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800506c:	2b00      	cmp	r3, #0
 800506e:	f040 81c1 	bne.w	80053f4 <HAL_ADC_ConfigChannel+0x448>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005072:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005076:	2b00      	cmp	r3, #0
 8005078:	f040 81bc 	bne.w	80053f4 <HAL_ADC_ConfigChannel+0x448>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005084:	d10f      	bne.n	80050a6 <HAL_ADC_ConfigChannel+0xfa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6818      	ldr	r0, [r3, #0]
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2200      	movs	r2, #0
 8005090:	4619      	mov	r1, r3
 8005092:	f7ff fc78 	bl	8004986 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800509e:	4618      	mov	r0, r3
 80050a0:	f7ff fc1f 	bl	80048e2 <LL_ADC_SetSamplingTimeCommonConfig>
 80050a4:	e00e      	b.n	80050c4 <HAL_ADC_ConfigChannel+0x118>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6818      	ldr	r0, [r3, #0]
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	6819      	ldr	r1, [r3, #0]
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	461a      	mov	r2, r3
 80050b4:	f7ff fc67 	bl	8004986 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2100      	movs	r1, #0
 80050be:	4618      	mov	r0, r3
 80050c0:	f7ff fc0f 	bl	80048e2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	695a      	ldr	r2, [r3, #20]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	08db      	lsrs	r3, r3, #3
 80050d0:	f003 0303 	and.w	r3, r3, #3
 80050d4:	005b      	lsls	r3, r3, #1
 80050d6:	fa02 f303 	lsl.w	r3, r2, r3
 80050da:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	2b04      	cmp	r3, #4
 80050e4:	d00a      	beq.n	80050fc <HAL_ADC_ConfigChannel+0x150>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6818      	ldr	r0, [r3, #0]
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	6919      	ldr	r1, [r3, #16]
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80050f6:	f7ff fb9f 	bl	8004838 <LL_ADC_SetOffset>
 80050fa:	e17b      	b.n	80053f4 <HAL_ADC_ConfigChannel+0x448>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2100      	movs	r1, #0
 8005102:	4618      	mov	r0, r3
 8005104:	f7ff fbbc 	bl	8004880 <LL_ADC_GetOffsetChannel>
 8005108:	4603      	mov	r3, r0
 800510a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800510e:	2b00      	cmp	r3, #0
 8005110:	d10a      	bne.n	8005128 <HAL_ADC_ConfigChannel+0x17c>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2100      	movs	r1, #0
 8005118:	4618      	mov	r0, r3
 800511a:	f7ff fbb1 	bl	8004880 <LL_ADC_GetOffsetChannel>
 800511e:	4603      	mov	r3, r0
 8005120:	0e9b      	lsrs	r3, r3, #26
 8005122:	f003 021f 	and.w	r2, r3, #31
 8005126:	e01e      	b.n	8005166 <HAL_ADC_ConfigChannel+0x1ba>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	2100      	movs	r1, #0
 800512e:	4618      	mov	r0, r3
 8005130:	f7ff fba6 	bl	8004880 <LL_ADC_GetOffsetChannel>
 8005134:	4603      	mov	r3, r0
 8005136:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800513a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800513e:	fa93 f3a3 	rbit	r3, r3
 8005142:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005146:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800514a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800514e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d101      	bne.n	800515a <HAL_ADC_ConfigChannel+0x1ae>
  {
    return 32U;
 8005156:	2320      	movs	r3, #32
 8005158:	e004      	b.n	8005164 <HAL_ADC_ConfigChannel+0x1b8>
  }
  return __builtin_clz(value);
 800515a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800515e:	fab3 f383 	clz	r3, r3
 8005162:	b2db      	uxtb	r3, r3
 8005164:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800516e:	2b00      	cmp	r3, #0
 8005170:	d105      	bne.n	800517e <HAL_ADC_ConfigChannel+0x1d2>
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	0e9b      	lsrs	r3, r3, #26
 8005178:	f003 031f 	and.w	r3, r3, #31
 800517c:	e018      	b.n	80051b0 <HAL_ADC_ConfigChannel+0x204>
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005186:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800518a:	fa93 f3a3 	rbit	r3, r3
 800518e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005192:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005196:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800519a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <HAL_ADC_ConfigChannel+0x1fa>
    return 32U;
 80051a2:	2320      	movs	r3, #32
 80051a4:	e004      	b.n	80051b0 <HAL_ADC_ConfigChannel+0x204>
  return __builtin_clz(value);
 80051a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80051aa:	fab3 f383 	clz	r3, r3
 80051ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d106      	bne.n	80051c2 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2200      	movs	r2, #0
 80051ba:	2100      	movs	r1, #0
 80051bc:	4618      	mov	r0, r3
 80051be:	f7ff fb75 	bl	80048ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2101      	movs	r1, #1
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7ff fb59 	bl	8004880 <LL_ADC_GetOffsetChannel>
 80051ce:	4603      	mov	r3, r0
 80051d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d10a      	bne.n	80051ee <HAL_ADC_ConfigChannel+0x242>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2101      	movs	r1, #1
 80051de:	4618      	mov	r0, r3
 80051e0:	f7ff fb4e 	bl	8004880 <LL_ADC_GetOffsetChannel>
 80051e4:	4603      	mov	r3, r0
 80051e6:	0e9b      	lsrs	r3, r3, #26
 80051e8:	f003 021f 	and.w	r2, r3, #31
 80051ec:	e01e      	b.n	800522c <HAL_ADC_ConfigChannel+0x280>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2101      	movs	r1, #1
 80051f4:	4618      	mov	r0, r3
 80051f6:	f7ff fb43 	bl	8004880 <LL_ADC_GetOffsetChannel>
 80051fa:	4603      	mov	r3, r0
 80051fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005200:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005204:	fa93 f3a3 	rbit	r3, r3
 8005208:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800520c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005210:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8005214:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005218:	2b00      	cmp	r3, #0
 800521a:	d101      	bne.n	8005220 <HAL_ADC_ConfigChannel+0x274>
    return 32U;
 800521c:	2320      	movs	r3, #32
 800521e:	e004      	b.n	800522a <HAL_ADC_ConfigChannel+0x27e>
  return __builtin_clz(value);
 8005220:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005224:	fab3 f383 	clz	r3, r3
 8005228:	b2db      	uxtb	r3, r3
 800522a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005234:	2b00      	cmp	r3, #0
 8005236:	d105      	bne.n	8005244 <HAL_ADC_ConfigChannel+0x298>
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	0e9b      	lsrs	r3, r3, #26
 800523e:	f003 031f 	and.w	r3, r3, #31
 8005242:	e018      	b.n	8005276 <HAL_ADC_ConfigChannel+0x2ca>
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800524c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005250:	fa93 f3a3 	rbit	r3, r3
 8005254:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8005258:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800525c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8005260:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005264:	2b00      	cmp	r3, #0
 8005266:	d101      	bne.n	800526c <HAL_ADC_ConfigChannel+0x2c0>
    return 32U;
 8005268:	2320      	movs	r3, #32
 800526a:	e004      	b.n	8005276 <HAL_ADC_ConfigChannel+0x2ca>
  return __builtin_clz(value);
 800526c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005270:	fab3 f383 	clz	r3, r3
 8005274:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005276:	429a      	cmp	r2, r3
 8005278:	d106      	bne.n	8005288 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2200      	movs	r2, #0
 8005280:	2101      	movs	r1, #1
 8005282:	4618      	mov	r0, r3
 8005284:	f7ff fb12 	bl	80048ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2102      	movs	r1, #2
 800528e:	4618      	mov	r0, r3
 8005290:	f7ff faf6 	bl	8004880 <LL_ADC_GetOffsetChannel>
 8005294:	4603      	mov	r3, r0
 8005296:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800529a:	2b00      	cmp	r3, #0
 800529c:	d10a      	bne.n	80052b4 <HAL_ADC_ConfigChannel+0x308>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	2102      	movs	r1, #2
 80052a4:	4618      	mov	r0, r3
 80052a6:	f7ff faeb 	bl	8004880 <LL_ADC_GetOffsetChannel>
 80052aa:	4603      	mov	r3, r0
 80052ac:	0e9b      	lsrs	r3, r3, #26
 80052ae:	f003 021f 	and.w	r2, r3, #31
 80052b2:	e01e      	b.n	80052f2 <HAL_ADC_ConfigChannel+0x346>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2102      	movs	r1, #2
 80052ba:	4618      	mov	r0, r3
 80052bc:	f7ff fae0 	bl	8004880 <LL_ADC_GetOffsetChannel>
 80052c0:	4603      	mov	r3, r0
 80052c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052ca:	fa93 f3a3 	rbit	r3, r3
 80052ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80052d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80052d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80052da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_ADC_ConfigChannel+0x33a>
    return 32U;
 80052e2:	2320      	movs	r3, #32
 80052e4:	e004      	b.n	80052f0 <HAL_ADC_ConfigChannel+0x344>
  return __builtin_clz(value);
 80052e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80052ea:	fab3 f383 	clz	r3, r3
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d105      	bne.n	800530a <HAL_ADC_ConfigChannel+0x35e>
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	0e9b      	lsrs	r3, r3, #26
 8005304:	f003 031f 	and.w	r3, r3, #31
 8005308:	e016      	b.n	8005338 <HAL_ADC_ConfigChannel+0x38c>
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005312:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005316:	fa93 f3a3 	rbit	r3, r3
 800531a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800531c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800531e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8005322:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005326:	2b00      	cmp	r3, #0
 8005328:	d101      	bne.n	800532e <HAL_ADC_ConfigChannel+0x382>
    return 32U;
 800532a:	2320      	movs	r3, #32
 800532c:	e004      	b.n	8005338 <HAL_ADC_ConfigChannel+0x38c>
  return __builtin_clz(value);
 800532e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005332:	fab3 f383 	clz	r3, r3
 8005336:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005338:	429a      	cmp	r2, r3
 800533a:	d106      	bne.n	800534a <HAL_ADC_ConfigChannel+0x39e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	2200      	movs	r2, #0
 8005342:	2102      	movs	r1, #2
 8005344:	4618      	mov	r0, r3
 8005346:	f7ff fab1 	bl	80048ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2103      	movs	r1, #3
 8005350:	4618      	mov	r0, r3
 8005352:	f7ff fa95 	bl	8004880 <LL_ADC_GetOffsetChannel>
 8005356:	4603      	mov	r3, r0
 8005358:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800535c:	2b00      	cmp	r3, #0
 800535e:	d10a      	bne.n	8005376 <HAL_ADC_ConfigChannel+0x3ca>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2103      	movs	r1, #3
 8005366:	4618      	mov	r0, r3
 8005368:	f7ff fa8a 	bl	8004880 <LL_ADC_GetOffsetChannel>
 800536c:	4603      	mov	r3, r0
 800536e:	0e9b      	lsrs	r3, r3, #26
 8005370:	f003 021f 	and.w	r2, r3, #31
 8005374:	e017      	b.n	80053a6 <HAL_ADC_ConfigChannel+0x3fa>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2103      	movs	r1, #3
 800537c:	4618      	mov	r0, r3
 800537e:	f7ff fa7f 	bl	8004880 <LL_ADC_GetOffsetChannel>
 8005382:	4603      	mov	r3, r0
 8005384:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005386:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005388:	fa93 f3a3 	rbit	r3, r3
 800538c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800538e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005390:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8005392:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005394:	2b00      	cmp	r3, #0
 8005396:	d101      	bne.n	800539c <HAL_ADC_ConfigChannel+0x3f0>
    return 32U;
 8005398:	2320      	movs	r3, #32
 800539a:	e003      	b.n	80053a4 <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 800539c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800539e:	fab3 f383 	clz	r3, r3
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d105      	bne.n	80053be <HAL_ADC_ConfigChannel+0x412>
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	0e9b      	lsrs	r3, r3, #26
 80053b8:	f003 031f 	and.w	r3, r3, #31
 80053bc:	e011      	b.n	80053e2 <HAL_ADC_ConfigChannel+0x436>
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80053c6:	fa93 f3a3 	rbit	r3, r3
 80053ca:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80053cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053ce:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80053d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d101      	bne.n	80053da <HAL_ADC_ConfigChannel+0x42e>
    return 32U;
 80053d6:	2320      	movs	r3, #32
 80053d8:	e003      	b.n	80053e2 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 80053da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053dc:	fab3 f383 	clz	r3, r3
 80053e0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d106      	bne.n	80053f4 <HAL_ADC_ConfigChannel+0x448>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2200      	movs	r2, #0
 80053ec:	2103      	movs	r1, #3
 80053ee:	4618      	mov	r0, r3
 80053f0:	f7ff fa5c 	bl	80048ac <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4618      	mov	r0, r3
 80053fa:	f7ff fb89 	bl	8004b10 <LL_ADC_IsEnabled>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	f040 813f 	bne.w	8005684 <HAL_ADC_ConfigChannel+0x6d8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6818      	ldr	r0, [r3, #0]
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	6819      	ldr	r1, [r3, #0]
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	461a      	mov	r2, r3
 8005414:	f7ff fae2 	bl	80049dc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	4a8e      	ldr	r2, [pc, #568]	; (8005658 <HAL_ADC_ConfigChannel+0x6ac>)
 800541e:	4293      	cmp	r3, r2
 8005420:	f040 8130 	bne.w	8005684 <HAL_ADC_ConfigChannel+0x6d8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005430:	2b00      	cmp	r3, #0
 8005432:	d10b      	bne.n	800544c <HAL_ADC_ConfigChannel+0x4a0>
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	0e9b      	lsrs	r3, r3, #26
 800543a:	3301      	adds	r3, #1
 800543c:	f003 031f 	and.w	r3, r3, #31
 8005440:	2b09      	cmp	r3, #9
 8005442:	bf94      	ite	ls
 8005444:	2301      	movls	r3, #1
 8005446:	2300      	movhi	r3, #0
 8005448:	b2db      	uxtb	r3, r3
 800544a:	e019      	b.n	8005480 <HAL_ADC_ConfigChannel+0x4d4>
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005452:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005454:	fa93 f3a3 	rbit	r3, r3
 8005458:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800545a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800545c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800545e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005460:	2b00      	cmp	r3, #0
 8005462:	d101      	bne.n	8005468 <HAL_ADC_ConfigChannel+0x4bc>
    return 32U;
 8005464:	2320      	movs	r3, #32
 8005466:	e003      	b.n	8005470 <HAL_ADC_ConfigChannel+0x4c4>
  return __builtin_clz(value);
 8005468:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800546a:	fab3 f383 	clz	r3, r3
 800546e:	b2db      	uxtb	r3, r3
 8005470:	3301      	adds	r3, #1
 8005472:	f003 031f 	and.w	r3, r3, #31
 8005476:	2b09      	cmp	r3, #9
 8005478:	bf94      	ite	ls
 800547a:	2301      	movls	r3, #1
 800547c:	2300      	movhi	r3, #0
 800547e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005480:	2b00      	cmp	r3, #0
 8005482:	d079      	beq.n	8005578 <HAL_ADC_ConfigChannel+0x5cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800548c:	2b00      	cmp	r3, #0
 800548e:	d107      	bne.n	80054a0 <HAL_ADC_ConfigChannel+0x4f4>
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	0e9b      	lsrs	r3, r3, #26
 8005496:	3301      	adds	r3, #1
 8005498:	069b      	lsls	r3, r3, #26
 800549a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800549e:	e015      	b.n	80054cc <HAL_ADC_ConfigChannel+0x520>
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054a8:	fa93 f3a3 	rbit	r3, r3
 80054ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80054ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054b0:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80054b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d101      	bne.n	80054bc <HAL_ADC_ConfigChannel+0x510>
    return 32U;
 80054b8:	2320      	movs	r3, #32
 80054ba:	e003      	b.n	80054c4 <HAL_ADC_ConfigChannel+0x518>
  return __builtin_clz(value);
 80054bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80054be:	fab3 f383 	clz	r3, r3
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	3301      	adds	r3, #1
 80054c6:	069b      	lsls	r3, r3, #26
 80054c8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d109      	bne.n	80054ec <HAL_ADC_ConfigChannel+0x540>
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	0e9b      	lsrs	r3, r3, #26
 80054de:	3301      	adds	r3, #1
 80054e0:	f003 031f 	and.w	r3, r3, #31
 80054e4:	2101      	movs	r1, #1
 80054e6:	fa01 f303 	lsl.w	r3, r1, r3
 80054ea:	e017      	b.n	800551c <HAL_ADC_ConfigChannel+0x570>
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054f4:	fa93 f3a3 	rbit	r3, r3
 80054f8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80054fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054fc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80054fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005500:	2b00      	cmp	r3, #0
 8005502:	d101      	bne.n	8005508 <HAL_ADC_ConfigChannel+0x55c>
    return 32U;
 8005504:	2320      	movs	r3, #32
 8005506:	e003      	b.n	8005510 <HAL_ADC_ConfigChannel+0x564>
  return __builtin_clz(value);
 8005508:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800550a:	fab3 f383 	clz	r3, r3
 800550e:	b2db      	uxtb	r3, r3
 8005510:	3301      	adds	r3, #1
 8005512:	f003 031f 	and.w	r3, r3, #31
 8005516:	2101      	movs	r1, #1
 8005518:	fa01 f303 	lsl.w	r3, r1, r3
 800551c:	ea42 0103 	orr.w	r1, r2, r3
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005528:	2b00      	cmp	r3, #0
 800552a:	d10a      	bne.n	8005542 <HAL_ADC_ConfigChannel+0x596>
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	0e9b      	lsrs	r3, r3, #26
 8005532:	3301      	adds	r3, #1
 8005534:	f003 021f 	and.w	r2, r3, #31
 8005538:	4613      	mov	r3, r2
 800553a:	005b      	lsls	r3, r3, #1
 800553c:	4413      	add	r3, r2
 800553e:	051b      	lsls	r3, r3, #20
 8005540:	e018      	b.n	8005574 <HAL_ADC_ConfigChannel+0x5c8>
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800554a:	fa93 f3a3 	rbit	r3, r3
 800554e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005550:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005552:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8005554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 800555a:	2320      	movs	r3, #32
 800555c:	e003      	b.n	8005566 <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 800555e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005560:	fab3 f383 	clz	r3, r3
 8005564:	b2db      	uxtb	r3, r3
 8005566:	3301      	adds	r3, #1
 8005568:	f003 021f 	and.w	r2, r3, #31
 800556c:	4613      	mov	r3, r2
 800556e:	005b      	lsls	r3, r3, #1
 8005570:	4413      	add	r3, r2
 8005572:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005574:	430b      	orrs	r3, r1
 8005576:	e080      	b.n	800567a <HAL_ADC_ConfigChannel+0x6ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005580:	2b00      	cmp	r3, #0
 8005582:	d107      	bne.n	8005594 <HAL_ADC_ConfigChannel+0x5e8>
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	0e9b      	lsrs	r3, r3, #26
 800558a:	3301      	adds	r3, #1
 800558c:	069b      	lsls	r3, r3, #26
 800558e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005592:	e015      	b.n	80055c0 <HAL_ADC_ConfigChannel+0x614>
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800559a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800559c:	fa93 f3a3 	rbit	r3, r3
 80055a0:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80055a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055a4:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80055a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d101      	bne.n	80055b0 <HAL_ADC_ConfigChannel+0x604>
    return 32U;
 80055ac:	2320      	movs	r3, #32
 80055ae:	e003      	b.n	80055b8 <HAL_ADC_ConfigChannel+0x60c>
  return __builtin_clz(value);
 80055b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055b2:	fab3 f383 	clz	r3, r3
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	3301      	adds	r3, #1
 80055ba:	069b      	lsls	r3, r3, #26
 80055bc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d109      	bne.n	80055e0 <HAL_ADC_ConfigChannel+0x634>
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	0e9b      	lsrs	r3, r3, #26
 80055d2:	3301      	adds	r3, #1
 80055d4:	f003 031f 	and.w	r3, r3, #31
 80055d8:	2101      	movs	r1, #1
 80055da:	fa01 f303 	lsl.w	r3, r1, r3
 80055de:	e017      	b.n	8005610 <HAL_ADC_ConfigChannel+0x664>
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055e6:	6a3b      	ldr	r3, [r7, #32]
 80055e8:	fa93 f3a3 	rbit	r3, r3
 80055ec:	61fb      	str	r3, [r7, #28]
  return result;
 80055ee:	69fb      	ldr	r3, [r7, #28]
 80055f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80055f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d101      	bne.n	80055fc <HAL_ADC_ConfigChannel+0x650>
    return 32U;
 80055f8:	2320      	movs	r3, #32
 80055fa:	e003      	b.n	8005604 <HAL_ADC_ConfigChannel+0x658>
  return __builtin_clz(value);
 80055fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fe:	fab3 f383 	clz	r3, r3
 8005602:	b2db      	uxtb	r3, r3
 8005604:	3301      	adds	r3, #1
 8005606:	f003 031f 	and.w	r3, r3, #31
 800560a:	2101      	movs	r1, #1
 800560c:	fa01 f303 	lsl.w	r3, r1, r3
 8005610:	ea42 0103 	orr.w	r1, r2, r3
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800561c:	2b00      	cmp	r3, #0
 800561e:	d10d      	bne.n	800563c <HAL_ADC_ConfigChannel+0x690>
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	0e9b      	lsrs	r3, r3, #26
 8005626:	3301      	adds	r3, #1
 8005628:	f003 021f 	and.w	r2, r3, #31
 800562c:	4613      	mov	r3, r2
 800562e:	005b      	lsls	r3, r3, #1
 8005630:	4413      	add	r3, r2
 8005632:	3b1e      	subs	r3, #30
 8005634:	051b      	lsls	r3, r3, #20
 8005636:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800563a:	e01d      	b.n	8005678 <HAL_ADC_ConfigChannel+0x6cc>
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	fa93 f3a3 	rbit	r3, r3
 8005648:	613b      	str	r3, [r7, #16]
  return result;
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d103      	bne.n	800565c <HAL_ADC_ConfigChannel+0x6b0>
    return 32U;
 8005654:	2320      	movs	r3, #32
 8005656:	e005      	b.n	8005664 <HAL_ADC_ConfigChannel+0x6b8>
 8005658:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	fab3 f383 	clz	r3, r3
 8005662:	b2db      	uxtb	r3, r3
 8005664:	3301      	adds	r3, #1
 8005666:	f003 021f 	and.w	r2, r3, #31
 800566a:	4613      	mov	r3, r2
 800566c:	005b      	lsls	r3, r3, #1
 800566e:	4413      	add	r3, r2
 8005670:	3b1e      	subs	r3, #30
 8005672:	051b      	lsls	r3, r3, #20
 8005674:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005678:	430b      	orrs	r3, r1
 800567a:	683a      	ldr	r2, [r7, #0]
 800567c:	6892      	ldr	r2, [r2, #8]
 800567e:	4619      	mov	r1, r3
 8005680:	f7ff f981 	bl	8004986 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	4b3d      	ldr	r3, [pc, #244]	; (8005780 <HAL_ADC_ConfigChannel+0x7d4>)
 800568a:	4013      	ands	r3, r2
 800568c:	2b00      	cmp	r3, #0
 800568e:	d06c      	beq.n	800576a <HAL_ADC_ConfigChannel+0x7be>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005690:	483c      	ldr	r0, [pc, #240]	; (8005784 <HAL_ADC_ConfigChannel+0x7d8>)
 8005692:	f7ff f8c3 	bl	800481c <LL_ADC_GetCommonPathInternalCh>
 8005696:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a3a      	ldr	r2, [pc, #232]	; (8005788 <HAL_ADC_ConfigChannel+0x7dc>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d127      	bne.n	80056f4 <HAL_ADC_ConfigChannel+0x748>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80056a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80056a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d121      	bne.n	80056f4 <HAL_ADC_ConfigChannel+0x748>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a35      	ldr	r2, [pc, #212]	; (800578c <HAL_ADC_ConfigChannel+0x7e0>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d157      	bne.n	800576a <HAL_ADC_ConfigChannel+0x7be>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80056ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80056be:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80056c2:	4619      	mov	r1, r3
 80056c4:	482f      	ldr	r0, [pc, #188]	; (8005784 <HAL_ADC_ConfigChannel+0x7d8>)
 80056c6:	f7ff f896 	bl	80047f6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80056ca:	4b31      	ldr	r3, [pc, #196]	; (8005790 <HAL_ADC_ConfigChannel+0x7e4>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	099b      	lsrs	r3, r3, #6
 80056d0:	4a30      	ldr	r2, [pc, #192]	; (8005794 <HAL_ADC_ConfigChannel+0x7e8>)
 80056d2:	fba2 2303 	umull	r2, r3, r2, r3
 80056d6:	099b      	lsrs	r3, r3, #6
 80056d8:	1c5a      	adds	r2, r3, #1
 80056da:	4613      	mov	r3, r2
 80056dc:	005b      	lsls	r3, r3, #1
 80056de:	4413      	add	r3, r2
 80056e0:	009b      	lsls	r3, r3, #2
 80056e2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80056e4:	e002      	b.n	80056ec <HAL_ADC_ConfigChannel+0x740>
          {
            wait_loop_index--;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	3b01      	subs	r3, #1
 80056ea:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d1f9      	bne.n	80056e6 <HAL_ADC_ConfigChannel+0x73a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80056f2:	e03a      	b.n	800576a <HAL_ADC_ConfigChannel+0x7be>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a27      	ldr	r2, [pc, #156]	; (8005798 <HAL_ADC_ConfigChannel+0x7ec>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d113      	bne.n	8005726 <HAL_ADC_ConfigChannel+0x77a>
 80056fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005702:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d10d      	bne.n	8005726 <HAL_ADC_ConfigChannel+0x77a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a1f      	ldr	r2, [pc, #124]	; (800578c <HAL_ADC_ConfigChannel+0x7e0>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d12a      	bne.n	800576a <HAL_ADC_ConfigChannel+0x7be>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005714:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005718:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800571c:	4619      	mov	r1, r3
 800571e:	4819      	ldr	r0, [pc, #100]	; (8005784 <HAL_ADC_ConfigChannel+0x7d8>)
 8005720:	f7ff f869 	bl	80047f6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005724:	e021      	b.n	800576a <HAL_ADC_ConfigChannel+0x7be>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a1c      	ldr	r2, [pc, #112]	; (800579c <HAL_ADC_ConfigChannel+0x7f0>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d11c      	bne.n	800576a <HAL_ADC_ConfigChannel+0x7be>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005730:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005734:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005738:	2b00      	cmp	r3, #0
 800573a:	d116      	bne.n	800576a <HAL_ADC_ConfigChannel+0x7be>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a12      	ldr	r2, [pc, #72]	; (800578c <HAL_ADC_ConfigChannel+0x7e0>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d111      	bne.n	800576a <HAL_ADC_ConfigChannel+0x7be>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005746:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800574a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800574e:	4619      	mov	r1, r3
 8005750:	480c      	ldr	r0, [pc, #48]	; (8005784 <HAL_ADC_ConfigChannel+0x7d8>)
 8005752:	f7ff f850 	bl	80047f6 <LL_ADC_SetCommonPathInternalCh>
 8005756:	e008      	b.n	800576a <HAL_ADC_ConfigChannel+0x7be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800575c:	f043 0220 	orr.w	r2, r3, #32
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8005772:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005776:	4618      	mov	r0, r3
 8005778:	37d8      	adds	r7, #216	; 0xd8
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	80080000 	.word	0x80080000
 8005784:	50040300 	.word	0x50040300
 8005788:	c7520000 	.word	0xc7520000
 800578c:	50040000 	.word	0x50040000
 8005790:	20000024 	.word	0x20000024
 8005794:	053e2d63 	.word	0x053e2d63
 8005798:	cb840000 	.word	0xcb840000
 800579c:	80000001 	.word	0x80000001

080057a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80057a8:	2300      	movs	r3, #0
 80057aa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7ff f9ad 	bl	8004b10 <LL_ADC_IsEnabled>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d169      	bne.n	8005890 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	689a      	ldr	r2, [r3, #8]
 80057c2:	4b36      	ldr	r3, [pc, #216]	; (800589c <ADC_Enable+0xfc>)
 80057c4:	4013      	ands	r3, r2
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d00d      	beq.n	80057e6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057ce:	f043 0210 	orr.w	r2, r3, #16
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057da:	f043 0201 	orr.w	r2, r3, #1
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e055      	b.n	8005892 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4618      	mov	r0, r3
 80057ec:	f7ff f968 	bl	8004ac0 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80057f0:	482b      	ldr	r0, [pc, #172]	; (80058a0 <ADC_Enable+0x100>)
 80057f2:	f7ff f813 	bl	800481c <LL_ADC_GetCommonPathInternalCh>
 80057f6:	4603      	mov	r3, r0
 80057f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d013      	beq.n	8005828 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005800:	4b28      	ldr	r3, [pc, #160]	; (80058a4 <ADC_Enable+0x104>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	099b      	lsrs	r3, r3, #6
 8005806:	4a28      	ldr	r2, [pc, #160]	; (80058a8 <ADC_Enable+0x108>)
 8005808:	fba2 2303 	umull	r2, r3, r2, r3
 800580c:	099b      	lsrs	r3, r3, #6
 800580e:	1c5a      	adds	r2, r3, #1
 8005810:	4613      	mov	r3, r2
 8005812:	005b      	lsls	r3, r3, #1
 8005814:	4413      	add	r3, r2
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800581a:	e002      	b.n	8005822 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	3b01      	subs	r3, #1
 8005820:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d1f9      	bne.n	800581c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005828:	f7fe ffc6 	bl	80047b8 <HAL_GetTick>
 800582c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800582e:	e028      	b.n	8005882 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4618      	mov	r0, r3
 8005836:	f7ff f96b 	bl	8004b10 <LL_ADC_IsEnabled>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d104      	bne.n	800584a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4618      	mov	r0, r3
 8005846:	f7ff f93b 	bl	8004ac0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800584a:	f7fe ffb5 	bl	80047b8 <HAL_GetTick>
 800584e:	4602      	mov	r2, r0
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	2b02      	cmp	r3, #2
 8005856:	d914      	bls.n	8005882 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b01      	cmp	r3, #1
 8005864:	d00d      	beq.n	8005882 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800586a:	f043 0210 	orr.w	r2, r3, #16
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005876:	f043 0201 	orr.w	r2, r3, #1
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e007      	b.n	8005892 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0301 	and.w	r3, r3, #1
 800588c:	2b01      	cmp	r3, #1
 800588e:	d1cf      	bne.n	8005830 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3710      	adds	r7, #16
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
 800589a:	bf00      	nop
 800589c:	8000003f 	.word	0x8000003f
 80058a0:	50040300 	.word	0x50040300
 80058a4:	20000024 	.word	0x20000024
 80058a8:	053e2d63 	.word	0x053e2d63

080058ac <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4618      	mov	r0, r3
 80058ba:	f7ff f93c 	bl	8004b36 <LL_ADC_IsDisableOngoing>
 80058be:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4618      	mov	r0, r3
 80058c6:	f7ff f923 	bl	8004b10 <LL_ADC_IsEnabled>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d047      	beq.n	8005960 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d144      	bne.n	8005960 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	f003 030d 	and.w	r3, r3, #13
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d10c      	bne.n	80058fe <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4618      	mov	r0, r3
 80058ea:	f7ff f8fd 	bl	8004ae8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2203      	movs	r2, #3
 80058f4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80058f6:	f7fe ff5f 	bl	80047b8 <HAL_GetTick>
 80058fa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80058fc:	e029      	b.n	8005952 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005902:	f043 0210 	orr.w	r2, r3, #16
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800590e:	f043 0201 	orr.w	r2, r3, #1
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e023      	b.n	8005962 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800591a:	f7fe ff4d 	bl	80047b8 <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	2b02      	cmp	r3, #2
 8005926:	d914      	bls.n	8005952 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00d      	beq.n	8005952 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800593a:	f043 0210 	orr.w	r2, r3, #16
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005946:	f043 0201 	orr.w	r2, r3, #1
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e007      	b.n	8005962 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f003 0301 	and.w	r3, r3, #1
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1dc      	bne.n	800591a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3710      	adds	r7, #16
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800596a:	b580      	push	{r7, lr}
 800596c:	b084      	sub	sp, #16
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005976:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800597c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005980:	2b00      	cmp	r3, #0
 8005982:	d14b      	bne.n	8005a1c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005988:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 0308 	and.w	r3, r3, #8
 800599a:	2b00      	cmp	r3, #0
 800599c:	d021      	beq.n	80059e2 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4618      	mov	r0, r3
 80059a4:	f7fe ffb0 	bl	8004908 <LL_ADC_REG_IsTriggerSourceSWStart>
 80059a8:	4603      	mov	r3, r0
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d032      	beq.n	8005a14 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d12b      	bne.n	8005a14 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d11f      	bne.n	8005a14 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059d8:	f043 0201 	orr.w	r2, r3, #1
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	659a      	str	r2, [r3, #88]	; 0x58
 80059e0:	e018      	b.n	8005a14 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	f003 0302 	and.w	r3, r3, #2
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d111      	bne.n	8005a14 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d105      	bne.n	8005a14 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a0c:	f043 0201 	orr.w	r2, r3, #1
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005a14:	68f8      	ldr	r0, [r7, #12]
 8005a16:	f7ff faab 	bl	8004f70 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005a1a:	e00e      	b.n	8005a3a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a20:	f003 0310 	and.w	r3, r3, #16
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d003      	beq.n	8005a30 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005a28:	68f8      	ldr	r0, [r7, #12]
 8005a2a:	f7ff fab5 	bl	8004f98 <HAL_ADC_ErrorCallback>
}
 8005a2e:	e004      	b.n	8005a3a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	4798      	blx	r3
}
 8005a3a:	bf00      	nop
 8005a3c:	3710      	adds	r7, #16
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b084      	sub	sp, #16
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a4e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005a50:	68f8      	ldr	r0, [r7, #12]
 8005a52:	f7ff fa97 	bl	8004f84 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005a56:	bf00      	nop
 8005a58:	3710      	adds	r7, #16
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}

08005a5e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b084      	sub	sp, #16
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a6a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a70:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a7c:	f043 0204 	orr.w	r2, r3, #4
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f7ff fa87 	bl	8004f98 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005a8a:	bf00      	nop
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <LL_ADC_StartCalibration>:
{
 8005a92:	b480      	push	{r7}
 8005a94:	b083      	sub	sp, #12
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
 8005a9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005aa4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005aa8:	683a      	ldr	r2, [r7, #0]
 8005aaa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	609a      	str	r2, [r3, #8]
}
 8005ab8:	bf00      	nop
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <LL_ADC_IsCalibrationOnGoing>:
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ad4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ad8:	d101      	bne.n	8005ade <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005ada:	2301      	movs	r3, #1
 8005adc:	e000      	b.n	8005ae0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005ade:	2300      	movs	r3, #0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005af6:	2300      	movs	r3, #0
 8005af8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d101      	bne.n	8005b08 <HAL_ADCEx_Calibration_Start+0x1c>
 8005b04:	2302      	movs	r3, #2
 8005b06:	e04d      	b.n	8005ba4 <HAL_ADCEx_Calibration_Start+0xb8>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f7ff fecb 	bl	80058ac <ADC_Disable>
 8005b16:	4603      	mov	r3, r0
 8005b18:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005b1a:	7bfb      	ldrb	r3, [r7, #15]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d136      	bne.n	8005b8e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b24:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005b28:	f023 0302 	bic.w	r3, r3, #2
 8005b2c:	f043 0202 	orr.w	r2, r3, #2
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6839      	ldr	r1, [r7, #0]
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7ff ffa9 	bl	8005a92 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005b40:	e014      	b.n	8005b6c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	3301      	adds	r3, #1
 8005b46:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8005b4e:	d30d      	bcc.n	8005b6c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b54:	f023 0312 	bic.w	r3, r3, #18
 8005b58:	f043 0210 	orr.w	r2, r3, #16
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e01b      	b.n	8005ba4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4618      	mov	r0, r3
 8005b72:	f7ff ffa7 	bl	8005ac4 <LL_ADC_IsCalibrationOnGoing>
 8005b76:	4603      	mov	r3, r0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d1e2      	bne.n	8005b42 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b80:	f023 0303 	bic.w	r3, r3, #3
 8005b84:	f043 0201 	orr.w	r2, r3, #1
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	659a      	str	r2, [r3, #88]	; 0x58
 8005b8c:	e005      	b.n	8005b9a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b92:	f043 0210 	orr.w	r2, r3, #16
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8005ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3710      	adds	r7, #16
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b085      	sub	sp, #20
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f003 0307 	and.w	r3, r3, #7
 8005bba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005bbc:	4b0c      	ldr	r3, [pc, #48]	; (8005bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005bc2:	68ba      	ldr	r2, [r7, #8]
 8005bc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005bc8:	4013      	ands	r3, r2
 8005bca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005bd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005bd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005bde:	4a04      	ldr	r2, [pc, #16]	; (8005bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	60d3      	str	r3, [r2, #12]
}
 8005be4:	bf00      	nop
 8005be6:	3714      	adds	r7, #20
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr
 8005bf0:	e000ed00 	.word	0xe000ed00

08005bf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005bf8:	4b04      	ldr	r3, [pc, #16]	; (8005c0c <__NVIC_GetPriorityGrouping+0x18>)
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	0a1b      	lsrs	r3, r3, #8
 8005bfe:	f003 0307 	and.w	r3, r3, #7
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr
 8005c0c:	e000ed00 	.word	0xe000ed00

08005c10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	4603      	mov	r3, r0
 8005c18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	db0b      	blt.n	8005c3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c22:	79fb      	ldrb	r3, [r7, #7]
 8005c24:	f003 021f 	and.w	r2, r3, #31
 8005c28:	4907      	ldr	r1, [pc, #28]	; (8005c48 <__NVIC_EnableIRQ+0x38>)
 8005c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c2e:	095b      	lsrs	r3, r3, #5
 8005c30:	2001      	movs	r0, #1
 8005c32:	fa00 f202 	lsl.w	r2, r0, r2
 8005c36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005c3a:	bf00      	nop
 8005c3c:	370c      	adds	r7, #12
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
 8005c46:	bf00      	nop
 8005c48:	e000e100 	.word	0xe000e100

08005c4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	4603      	mov	r3, r0
 8005c54:	6039      	str	r1, [r7, #0]
 8005c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	db0a      	blt.n	8005c76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	b2da      	uxtb	r2, r3
 8005c64:	490c      	ldr	r1, [pc, #48]	; (8005c98 <__NVIC_SetPriority+0x4c>)
 8005c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c6a:	0112      	lsls	r2, r2, #4
 8005c6c:	b2d2      	uxtb	r2, r2
 8005c6e:	440b      	add	r3, r1
 8005c70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005c74:	e00a      	b.n	8005c8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	b2da      	uxtb	r2, r3
 8005c7a:	4908      	ldr	r1, [pc, #32]	; (8005c9c <__NVIC_SetPriority+0x50>)
 8005c7c:	79fb      	ldrb	r3, [r7, #7]
 8005c7e:	f003 030f 	and.w	r3, r3, #15
 8005c82:	3b04      	subs	r3, #4
 8005c84:	0112      	lsls	r2, r2, #4
 8005c86:	b2d2      	uxtb	r2, r2
 8005c88:	440b      	add	r3, r1
 8005c8a:	761a      	strb	r2, [r3, #24]
}
 8005c8c:	bf00      	nop
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr
 8005c98:	e000e100 	.word	0xe000e100
 8005c9c:	e000ed00 	.word	0xe000ed00

08005ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b089      	sub	sp, #36	; 0x24
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	60f8      	str	r0, [r7, #12]
 8005ca8:	60b9      	str	r1, [r7, #8]
 8005caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f003 0307 	and.w	r3, r3, #7
 8005cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	f1c3 0307 	rsb	r3, r3, #7
 8005cba:	2b04      	cmp	r3, #4
 8005cbc:	bf28      	it	cs
 8005cbe:	2304      	movcs	r3, #4
 8005cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	3304      	adds	r3, #4
 8005cc6:	2b06      	cmp	r3, #6
 8005cc8:	d902      	bls.n	8005cd0 <NVIC_EncodePriority+0x30>
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	3b03      	subs	r3, #3
 8005cce:	e000      	b.n	8005cd2 <NVIC_EncodePriority+0x32>
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	fa02 f303 	lsl.w	r3, r2, r3
 8005cde:	43da      	mvns	r2, r3
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	401a      	ands	r2, r3
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ce8:	f04f 31ff 	mov.w	r1, #4294967295
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	fa01 f303 	lsl.w	r3, r1, r3
 8005cf2:	43d9      	mvns	r1, r3
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cf8:	4313      	orrs	r3, r2
         );
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3724      	adds	r7, #36	; 0x24
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
	...

08005d08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b082      	sub	sp, #8
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	3b01      	subs	r3, #1
 8005d14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005d18:	d301      	bcc.n	8005d1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e00f      	b.n	8005d3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005d1e:	4a0a      	ldr	r2, [pc, #40]	; (8005d48 <SysTick_Config+0x40>)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	3b01      	subs	r3, #1
 8005d24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005d26:	210f      	movs	r1, #15
 8005d28:	f04f 30ff 	mov.w	r0, #4294967295
 8005d2c:	f7ff ff8e 	bl	8005c4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005d30:	4b05      	ldr	r3, [pc, #20]	; (8005d48 <SysTick_Config+0x40>)
 8005d32:	2200      	movs	r2, #0
 8005d34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005d36:	4b04      	ldr	r3, [pc, #16]	; (8005d48 <SysTick_Config+0x40>)
 8005d38:	2207      	movs	r2, #7
 8005d3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3708      	adds	r7, #8
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	e000e010 	.word	0xe000e010

08005d4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b082      	sub	sp, #8
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f7ff ff29 	bl	8005bac <__NVIC_SetPriorityGrouping>
}
 8005d5a:	bf00      	nop
 8005d5c:	3708      	adds	r7, #8
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}

08005d62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d62:	b580      	push	{r7, lr}
 8005d64:	b086      	sub	sp, #24
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	4603      	mov	r3, r0
 8005d6a:	60b9      	str	r1, [r7, #8]
 8005d6c:	607a      	str	r2, [r7, #4]
 8005d6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005d70:	2300      	movs	r3, #0
 8005d72:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005d74:	f7ff ff3e 	bl	8005bf4 <__NVIC_GetPriorityGrouping>
 8005d78:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	68b9      	ldr	r1, [r7, #8]
 8005d7e:	6978      	ldr	r0, [r7, #20]
 8005d80:	f7ff ff8e 	bl	8005ca0 <NVIC_EncodePriority>
 8005d84:	4602      	mov	r2, r0
 8005d86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d8a:	4611      	mov	r1, r2
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f7ff ff5d 	bl	8005c4c <__NVIC_SetPriority>
}
 8005d92:	bf00      	nop
 8005d94:	3718      	adds	r7, #24
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}

08005d9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d9a:	b580      	push	{r7, lr}
 8005d9c:	b082      	sub	sp, #8
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	4603      	mov	r3, r0
 8005da2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005da8:	4618      	mov	r0, r3
 8005daa:	f7ff ff31 	bl	8005c10 <__NVIC_EnableIRQ>
}
 8005dae:	bf00      	nop
 8005db0:	3708      	adds	r7, #8
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}

08005db6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005db6:	b580      	push	{r7, lr}
 8005db8:	b082      	sub	sp, #8
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f7ff ffa2 	bl	8005d08 <SysTick_Config>
 8005dc4:	4603      	mov	r3, r0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3708      	adds	r7, #8
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
	...

08005dd0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b085      	sub	sp, #20
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d101      	bne.n	8005de2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e098      	b.n	8005f14 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	461a      	mov	r2, r3
 8005de8:	4b4d      	ldr	r3, [pc, #308]	; (8005f20 <HAL_DMA_Init+0x150>)
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d80f      	bhi.n	8005e0e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	461a      	mov	r2, r3
 8005df4:	4b4b      	ldr	r3, [pc, #300]	; (8005f24 <HAL_DMA_Init+0x154>)
 8005df6:	4413      	add	r3, r2
 8005df8:	4a4b      	ldr	r2, [pc, #300]	; (8005f28 <HAL_DMA_Init+0x158>)
 8005dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8005dfe:	091b      	lsrs	r3, r3, #4
 8005e00:	009a      	lsls	r2, r3, #2
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a48      	ldr	r2, [pc, #288]	; (8005f2c <HAL_DMA_Init+0x15c>)
 8005e0a:	641a      	str	r2, [r3, #64]	; 0x40
 8005e0c:	e00e      	b.n	8005e2c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	461a      	mov	r2, r3
 8005e14:	4b46      	ldr	r3, [pc, #280]	; (8005f30 <HAL_DMA_Init+0x160>)
 8005e16:	4413      	add	r3, r2
 8005e18:	4a43      	ldr	r2, [pc, #268]	; (8005f28 <HAL_DMA_Init+0x158>)
 8005e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e1e:	091b      	lsrs	r3, r3, #4
 8005e20:	009a      	lsls	r2, r3, #2
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a42      	ldr	r2, [pc, #264]	; (8005f34 <HAL_DMA_Init+0x164>)
 8005e2a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2202      	movs	r2, #2
 8005e30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005e42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e46:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005e50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	691b      	ldr	r3, [r3, #16]
 8005e56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68fa      	ldr	r2, [r7, #12]
 8005e7c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005e86:	d039      	beq.n	8005efc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8c:	4a27      	ldr	r2, [pc, #156]	; (8005f2c <HAL_DMA_Init+0x15c>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d11a      	bne.n	8005ec8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005e92:	4b29      	ldr	r3, [pc, #164]	; (8005f38 <HAL_DMA_Init+0x168>)
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e9a:	f003 031c 	and.w	r3, r3, #28
 8005e9e:	210f      	movs	r1, #15
 8005ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ea4:	43db      	mvns	r3, r3
 8005ea6:	4924      	ldr	r1, [pc, #144]	; (8005f38 <HAL_DMA_Init+0x168>)
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005eac:	4b22      	ldr	r3, [pc, #136]	; (8005f38 <HAL_DMA_Init+0x168>)
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6859      	ldr	r1, [r3, #4]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eb8:	f003 031c 	and.w	r3, r3, #28
 8005ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec0:	491d      	ldr	r1, [pc, #116]	; (8005f38 <HAL_DMA_Init+0x168>)
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	600b      	str	r3, [r1, #0]
 8005ec6:	e019      	b.n	8005efc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005ec8:	4b1c      	ldr	r3, [pc, #112]	; (8005f3c <HAL_DMA_Init+0x16c>)
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ed0:	f003 031c 	and.w	r3, r3, #28
 8005ed4:	210f      	movs	r1, #15
 8005ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8005eda:	43db      	mvns	r3, r3
 8005edc:	4917      	ldr	r1, [pc, #92]	; (8005f3c <HAL_DMA_Init+0x16c>)
 8005ede:	4013      	ands	r3, r2
 8005ee0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005ee2:	4b16      	ldr	r3, [pc, #88]	; (8005f3c <HAL_DMA_Init+0x16c>)
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6859      	ldr	r1, [r3, #4]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eee:	f003 031c 	and.w	r3, r3, #28
 8005ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ef6:	4911      	ldr	r1, [pc, #68]	; (8005f3c <HAL_DMA_Init+0x16c>)
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2201      	movs	r2, #1
 8005f06:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3714      	adds	r7, #20
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr
 8005f20:	40020407 	.word	0x40020407
 8005f24:	bffdfff8 	.word	0xbffdfff8
 8005f28:	cccccccd 	.word	0xcccccccd
 8005f2c:	40020000 	.word	0x40020000
 8005f30:	bffdfbf8 	.word	0xbffdfbf8
 8005f34:	40020400 	.word	0x40020400
 8005f38:	400200a8 	.word	0x400200a8
 8005f3c:	400204a8 	.word	0x400204a8

08005f40 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	60f8      	str	r0, [r7, #12]
 8005f48:	60b9      	str	r1, [r7, #8]
 8005f4a:	607a      	str	r2, [r7, #4]
 8005f4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d101      	bne.n	8005f60 <HAL_DMA_Start_IT+0x20>
 8005f5c:	2302      	movs	r3, #2
 8005f5e:	e04b      	b.n	8005ff8 <HAL_DMA_Start_IT+0xb8>
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005f6e:	b2db      	uxtb	r3, r3
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d13a      	bne.n	8005fea <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2202      	movs	r2, #2
 8005f78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f022 0201 	bic.w	r2, r2, #1
 8005f90:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	687a      	ldr	r2, [r7, #4]
 8005f96:	68b9      	ldr	r1, [r7, #8]
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f000 f8e0 	bl	800615e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d008      	beq.n	8005fb8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f042 020e 	orr.w	r2, r2, #14
 8005fb4:	601a      	str	r2, [r3, #0]
 8005fb6:	e00f      	b.n	8005fd8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f022 0204 	bic.w	r2, r2, #4
 8005fc6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f042 020a 	orr.w	r2, r2, #10
 8005fd6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f042 0201 	orr.w	r2, r2, #1
 8005fe6:	601a      	str	r2, [r3, #0]
 8005fe8:	e005      	b.n	8005ff6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005ff2:	2302      	movs	r3, #2
 8005ff4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005ff6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3718      	adds	r7, #24
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800601c:	f003 031c 	and.w	r3, r3, #28
 8006020:	2204      	movs	r2, #4
 8006022:	409a      	lsls	r2, r3
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	4013      	ands	r3, r2
 8006028:	2b00      	cmp	r3, #0
 800602a:	d026      	beq.n	800607a <HAL_DMA_IRQHandler+0x7a>
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	f003 0304 	and.w	r3, r3, #4
 8006032:	2b00      	cmp	r3, #0
 8006034:	d021      	beq.n	800607a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0320 	and.w	r3, r3, #32
 8006040:	2b00      	cmp	r3, #0
 8006042:	d107      	bne.n	8006054 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f022 0204 	bic.w	r2, r2, #4
 8006052:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006058:	f003 021c 	and.w	r2, r3, #28
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006060:	2104      	movs	r1, #4
 8006062:	fa01 f202 	lsl.w	r2, r1, r2
 8006066:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800606c:	2b00      	cmp	r3, #0
 800606e:	d071      	beq.n	8006154 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8006078:	e06c      	b.n	8006154 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800607e:	f003 031c 	and.w	r3, r3, #28
 8006082:	2202      	movs	r2, #2
 8006084:	409a      	lsls	r2, r3
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	4013      	ands	r3, r2
 800608a:	2b00      	cmp	r3, #0
 800608c:	d02e      	beq.n	80060ec <HAL_DMA_IRQHandler+0xec>
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	f003 0302 	and.w	r3, r3, #2
 8006094:	2b00      	cmp	r3, #0
 8006096:	d029      	beq.n	80060ec <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0320 	and.w	r3, r3, #32
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d10b      	bne.n	80060be <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 020a 	bic.w	r2, r2, #10
 80060b4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2201      	movs	r2, #1
 80060ba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060c2:	f003 021c 	and.w	r2, r3, #28
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ca:	2102      	movs	r1, #2
 80060cc:	fa01 f202 	lsl.w	r2, r1, r2
 80060d0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d038      	beq.n	8006154 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80060ea:	e033      	b.n	8006154 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060f0:	f003 031c 	and.w	r3, r3, #28
 80060f4:	2208      	movs	r2, #8
 80060f6:	409a      	lsls	r2, r3
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	4013      	ands	r3, r2
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d02a      	beq.n	8006156 <HAL_DMA_IRQHandler+0x156>
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	f003 0308 	and.w	r3, r3, #8
 8006106:	2b00      	cmp	r3, #0
 8006108:	d025      	beq.n	8006156 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f022 020e 	bic.w	r2, r2, #14
 8006118:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800611e:	f003 021c 	and.w	r2, r3, #28
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006126:	2101      	movs	r1, #1
 8006128:	fa01 f202 	lsl.w	r2, r1, r2
 800612c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2201      	movs	r2, #1
 8006132:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006148:	2b00      	cmp	r3, #0
 800614a:	d004      	beq.n	8006156 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006154:	bf00      	nop
 8006156:	bf00      	nop
}
 8006158:	3710      	adds	r7, #16
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}

0800615e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800615e:	b480      	push	{r7}
 8006160:	b085      	sub	sp, #20
 8006162:	af00      	add	r7, sp, #0
 8006164:	60f8      	str	r0, [r7, #12]
 8006166:	60b9      	str	r1, [r7, #8]
 8006168:	607a      	str	r2, [r7, #4]
 800616a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006170:	f003 021c 	and.w	r2, r3, #28
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006178:	2101      	movs	r1, #1
 800617a:	fa01 f202 	lsl.w	r2, r1, r2
 800617e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	683a      	ldr	r2, [r7, #0]
 8006186:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	2b10      	cmp	r3, #16
 800618e:	d108      	bne.n	80061a2 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68ba      	ldr	r2, [r7, #8]
 800619e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80061a0:	e007      	b.n	80061b2 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68ba      	ldr	r2, [r7, #8]
 80061a8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	60da      	str	r2, [r3, #12]
}
 80061b2:	bf00      	nop
 80061b4:	3714      	adds	r7, #20
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
	...

080061c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b087      	sub	sp, #28
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80061ca:	2300      	movs	r3, #0
 80061cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80061ce:	e154      	b.n	800647a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	2101      	movs	r1, #1
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	fa01 f303 	lsl.w	r3, r1, r3
 80061dc:	4013      	ands	r3, r2
 80061de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 8146 	beq.w	8006474 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	f003 0303 	and.w	r3, r3, #3
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d005      	beq.n	8006200 <HAL_GPIO_Init+0x40>
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	f003 0303 	and.w	r3, r3, #3
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	d130      	bne.n	8006262 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	005b      	lsls	r3, r3, #1
 800620a:	2203      	movs	r2, #3
 800620c:	fa02 f303 	lsl.w	r3, r2, r3
 8006210:	43db      	mvns	r3, r3
 8006212:	693a      	ldr	r2, [r7, #16]
 8006214:	4013      	ands	r3, r2
 8006216:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	68da      	ldr	r2, [r3, #12]
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	005b      	lsls	r3, r3, #1
 8006220:	fa02 f303 	lsl.w	r3, r2, r3
 8006224:	693a      	ldr	r2, [r7, #16]
 8006226:	4313      	orrs	r3, r2
 8006228:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006236:	2201      	movs	r2, #1
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	fa02 f303 	lsl.w	r3, r2, r3
 800623e:	43db      	mvns	r3, r3
 8006240:	693a      	ldr	r2, [r7, #16]
 8006242:	4013      	ands	r3, r2
 8006244:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	091b      	lsrs	r3, r3, #4
 800624c:	f003 0201 	and.w	r2, r3, #1
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	fa02 f303 	lsl.w	r3, r2, r3
 8006256:	693a      	ldr	r2, [r7, #16]
 8006258:	4313      	orrs	r3, r2
 800625a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f003 0303 	and.w	r3, r3, #3
 800626a:	2b03      	cmp	r3, #3
 800626c:	d017      	beq.n	800629e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	005b      	lsls	r3, r3, #1
 8006278:	2203      	movs	r2, #3
 800627a:	fa02 f303 	lsl.w	r3, r2, r3
 800627e:	43db      	mvns	r3, r3
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	4013      	ands	r3, r2
 8006284:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	689a      	ldr	r2, [r3, #8]
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	005b      	lsls	r3, r3, #1
 800628e:	fa02 f303 	lsl.w	r3, r2, r3
 8006292:	693a      	ldr	r2, [r7, #16]
 8006294:	4313      	orrs	r3, r2
 8006296:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	693a      	ldr	r2, [r7, #16]
 800629c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f003 0303 	and.w	r3, r3, #3
 80062a6:	2b02      	cmp	r3, #2
 80062a8:	d123      	bne.n	80062f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	08da      	lsrs	r2, r3, #3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	3208      	adds	r2, #8
 80062b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	f003 0307 	and.w	r3, r3, #7
 80062be:	009b      	lsls	r3, r3, #2
 80062c0:	220f      	movs	r2, #15
 80062c2:	fa02 f303 	lsl.w	r3, r2, r3
 80062c6:	43db      	mvns	r3, r3
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	4013      	ands	r3, r2
 80062cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	691a      	ldr	r2, [r3, #16]
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	f003 0307 	and.w	r3, r3, #7
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	fa02 f303 	lsl.w	r3, r2, r3
 80062de:	693a      	ldr	r2, [r7, #16]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	08da      	lsrs	r2, r3, #3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	3208      	adds	r2, #8
 80062ec:	6939      	ldr	r1, [r7, #16]
 80062ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	005b      	lsls	r3, r3, #1
 80062fc:	2203      	movs	r2, #3
 80062fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006302:	43db      	mvns	r3, r3
 8006304:	693a      	ldr	r2, [r7, #16]
 8006306:	4013      	ands	r3, r2
 8006308:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	f003 0203 	and.w	r2, r3, #3
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	005b      	lsls	r3, r3, #1
 8006316:	fa02 f303 	lsl.w	r3, r2, r3
 800631a:	693a      	ldr	r2, [r7, #16]
 800631c:	4313      	orrs	r3, r2
 800631e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	693a      	ldr	r2, [r7, #16]
 8006324:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800632e:	2b00      	cmp	r3, #0
 8006330:	f000 80a0 	beq.w	8006474 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006334:	4b58      	ldr	r3, [pc, #352]	; (8006498 <HAL_GPIO_Init+0x2d8>)
 8006336:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006338:	4a57      	ldr	r2, [pc, #348]	; (8006498 <HAL_GPIO_Init+0x2d8>)
 800633a:	f043 0301 	orr.w	r3, r3, #1
 800633e:	6613      	str	r3, [r2, #96]	; 0x60
 8006340:	4b55      	ldr	r3, [pc, #340]	; (8006498 <HAL_GPIO_Init+0x2d8>)
 8006342:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006344:	f003 0301 	and.w	r3, r3, #1
 8006348:	60bb      	str	r3, [r7, #8]
 800634a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800634c:	4a53      	ldr	r2, [pc, #332]	; (800649c <HAL_GPIO_Init+0x2dc>)
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	089b      	lsrs	r3, r3, #2
 8006352:	3302      	adds	r3, #2
 8006354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006358:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	f003 0303 	and.w	r3, r3, #3
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	220f      	movs	r2, #15
 8006364:	fa02 f303 	lsl.w	r3, r2, r3
 8006368:	43db      	mvns	r3, r3
 800636a:	693a      	ldr	r2, [r7, #16]
 800636c:	4013      	ands	r3, r2
 800636e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006376:	d019      	beq.n	80063ac <HAL_GPIO_Init+0x1ec>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4a49      	ldr	r2, [pc, #292]	; (80064a0 <HAL_GPIO_Init+0x2e0>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d013      	beq.n	80063a8 <HAL_GPIO_Init+0x1e8>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a48      	ldr	r2, [pc, #288]	; (80064a4 <HAL_GPIO_Init+0x2e4>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d00d      	beq.n	80063a4 <HAL_GPIO_Init+0x1e4>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a47      	ldr	r2, [pc, #284]	; (80064a8 <HAL_GPIO_Init+0x2e8>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d007      	beq.n	80063a0 <HAL_GPIO_Init+0x1e0>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4a46      	ldr	r2, [pc, #280]	; (80064ac <HAL_GPIO_Init+0x2ec>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d101      	bne.n	800639c <HAL_GPIO_Init+0x1dc>
 8006398:	2304      	movs	r3, #4
 800639a:	e008      	b.n	80063ae <HAL_GPIO_Init+0x1ee>
 800639c:	2307      	movs	r3, #7
 800639e:	e006      	b.n	80063ae <HAL_GPIO_Init+0x1ee>
 80063a0:	2303      	movs	r3, #3
 80063a2:	e004      	b.n	80063ae <HAL_GPIO_Init+0x1ee>
 80063a4:	2302      	movs	r3, #2
 80063a6:	e002      	b.n	80063ae <HAL_GPIO_Init+0x1ee>
 80063a8:	2301      	movs	r3, #1
 80063aa:	e000      	b.n	80063ae <HAL_GPIO_Init+0x1ee>
 80063ac:	2300      	movs	r3, #0
 80063ae:	697a      	ldr	r2, [r7, #20]
 80063b0:	f002 0203 	and.w	r2, r2, #3
 80063b4:	0092      	lsls	r2, r2, #2
 80063b6:	4093      	lsls	r3, r2
 80063b8:	693a      	ldr	r2, [r7, #16]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80063be:	4937      	ldr	r1, [pc, #220]	; (800649c <HAL_GPIO_Init+0x2dc>)
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	089b      	lsrs	r3, r3, #2
 80063c4:	3302      	adds	r3, #2
 80063c6:	693a      	ldr	r2, [r7, #16]
 80063c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80063cc:	4b38      	ldr	r3, [pc, #224]	; (80064b0 <HAL_GPIO_Init+0x2f0>)
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	43db      	mvns	r3, r3
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	4013      	ands	r3, r2
 80063da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d003      	beq.n	80063f0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80063e8:	693a      	ldr	r2, [r7, #16]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80063f0:	4a2f      	ldr	r2, [pc, #188]	; (80064b0 <HAL_GPIO_Init+0x2f0>)
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80063f6:	4b2e      	ldr	r3, [pc, #184]	; (80064b0 <HAL_GPIO_Init+0x2f0>)
 80063f8:	68db      	ldr	r3, [r3, #12]
 80063fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	43db      	mvns	r3, r3
 8006400:	693a      	ldr	r2, [r7, #16]
 8006402:	4013      	ands	r3, r2
 8006404:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d003      	beq.n	800641a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8006412:	693a      	ldr	r2, [r7, #16]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	4313      	orrs	r3, r2
 8006418:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800641a:	4a25      	ldr	r2, [pc, #148]	; (80064b0 <HAL_GPIO_Init+0x2f0>)
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006420:	4b23      	ldr	r3, [pc, #140]	; (80064b0 <HAL_GPIO_Init+0x2f0>)
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	43db      	mvns	r3, r3
 800642a:	693a      	ldr	r2, [r7, #16]
 800642c:	4013      	ands	r3, r2
 800642e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006438:	2b00      	cmp	r3, #0
 800643a:	d003      	beq.n	8006444 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	4313      	orrs	r3, r2
 8006442:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006444:	4a1a      	ldr	r2, [pc, #104]	; (80064b0 <HAL_GPIO_Init+0x2f0>)
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800644a:	4b19      	ldr	r3, [pc, #100]	; (80064b0 <HAL_GPIO_Init+0x2f0>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	43db      	mvns	r3, r3
 8006454:	693a      	ldr	r2, [r7, #16]
 8006456:	4013      	ands	r3, r2
 8006458:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d003      	beq.n	800646e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	4313      	orrs	r3, r2
 800646c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800646e:	4a10      	ldr	r2, [pc, #64]	; (80064b0 <HAL_GPIO_Init+0x2f0>)
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	3301      	adds	r3, #1
 8006478:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	fa22 f303 	lsr.w	r3, r2, r3
 8006484:	2b00      	cmp	r3, #0
 8006486:	f47f aea3 	bne.w	80061d0 <HAL_GPIO_Init+0x10>
  }
}
 800648a:	bf00      	nop
 800648c:	bf00      	nop
 800648e:	371c      	adds	r7, #28
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr
 8006498:	40021000 	.word	0x40021000
 800649c:	40010000 	.word	0x40010000
 80064a0:	48000400 	.word	0x48000400
 80064a4:	48000800 	.word	0x48000800
 80064a8:	48000c00 	.word	0x48000c00
 80064ac:	48001000 	.word	0x48001000
 80064b0:	40010400 	.word	0x40010400

080064b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b085      	sub	sp, #20
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	460b      	mov	r3, r1
 80064be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	691a      	ldr	r2, [r3, #16]
 80064c4:	887b      	ldrh	r3, [r7, #2]
 80064c6:	4013      	ands	r3, r2
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d002      	beq.n	80064d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80064cc:	2301      	movs	r3, #1
 80064ce:	73fb      	strb	r3, [r7, #15]
 80064d0:	e001      	b.n	80064d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80064d2:	2300      	movs	r3, #0
 80064d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80064d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3714      	adds	r7, #20
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr

080064e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b083      	sub	sp, #12
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	460b      	mov	r3, r1
 80064ee:	807b      	strh	r3, [r7, #2]
 80064f0:	4613      	mov	r3, r2
 80064f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80064f4:	787b      	ldrb	r3, [r7, #1]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d003      	beq.n	8006502 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80064fa:	887a      	ldrh	r2, [r7, #2]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006500:	e002      	b.n	8006508 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006502:	887a      	ldrh	r2, [r7, #2]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006508:	bf00      	nop
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b082      	sub	sp, #8
 8006518:	af00      	add	r7, sp, #0
 800651a:	4603      	mov	r3, r0
 800651c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800651e:	4b08      	ldr	r3, [pc, #32]	; (8006540 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006520:	695a      	ldr	r2, [r3, #20]
 8006522:	88fb      	ldrh	r3, [r7, #6]
 8006524:	4013      	ands	r3, r2
 8006526:	2b00      	cmp	r3, #0
 8006528:	d006      	beq.n	8006538 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800652a:	4a05      	ldr	r2, [pc, #20]	; (8006540 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800652c:	88fb      	ldrh	r3, [r7, #6]
 800652e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006530:	88fb      	ldrh	r3, [r7, #6]
 8006532:	4618      	mov	r0, r3
 8006534:	f7fc ff02 	bl	800333c <HAL_GPIO_EXTI_Callback>
  }
}
 8006538:	bf00      	nop
 800653a:	3708      	adds	r7, #8
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}
 8006540:	40010400 	.word	0x40010400

08006544 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006544:	b480      	push	{r7}
 8006546:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006548:	4b04      	ldr	r3, [pc, #16]	; (800655c <HAL_PWREx_GetVoltageRange+0x18>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006550:	4618      	mov	r0, r3
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	40007000 	.word	0x40007000

08006560 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006560:	b480      	push	{r7}
 8006562:	b085      	sub	sp, #20
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800656e:	d130      	bne.n	80065d2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006570:	4b23      	ldr	r3, [pc, #140]	; (8006600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006578:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800657c:	d038      	beq.n	80065f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800657e:	4b20      	ldr	r3, [pc, #128]	; (8006600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006586:	4a1e      	ldr	r2, [pc, #120]	; (8006600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006588:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800658c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800658e:	4b1d      	ldr	r3, [pc, #116]	; (8006604 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2232      	movs	r2, #50	; 0x32
 8006594:	fb02 f303 	mul.w	r3, r2, r3
 8006598:	4a1b      	ldr	r2, [pc, #108]	; (8006608 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800659a:	fba2 2303 	umull	r2, r3, r2, r3
 800659e:	0c9b      	lsrs	r3, r3, #18
 80065a0:	3301      	adds	r3, #1
 80065a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80065a4:	e002      	b.n	80065ac <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	3b01      	subs	r3, #1
 80065aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80065ac:	4b14      	ldr	r3, [pc, #80]	; (8006600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065ae:	695b      	ldr	r3, [r3, #20]
 80065b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065b8:	d102      	bne.n	80065c0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d1f2      	bne.n	80065a6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80065c0:	4b0f      	ldr	r3, [pc, #60]	; (8006600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065c2:	695b      	ldr	r3, [r3, #20]
 80065c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065cc:	d110      	bne.n	80065f0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80065ce:	2303      	movs	r3, #3
 80065d0:	e00f      	b.n	80065f2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80065d2:	4b0b      	ldr	r3, [pc, #44]	; (8006600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80065da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065de:	d007      	beq.n	80065f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80065e0:	4b07      	ldr	r3, [pc, #28]	; (8006600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80065e8:	4a05      	ldr	r2, [pc, #20]	; (8006600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80065ee:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80065f0:	2300      	movs	r3, #0
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3714      	adds	r7, #20
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr
 80065fe:	bf00      	nop
 8006600:	40007000 	.word	0x40007000
 8006604:	20000024 	.word	0x20000024
 8006608:	431bde83 	.word	0x431bde83

0800660c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b088      	sub	sp, #32
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d102      	bne.n	8006620 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	f000 bc02 	b.w	8006e24 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006620:	4b96      	ldr	r3, [pc, #600]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	f003 030c 	and.w	r3, r3, #12
 8006628:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800662a:	4b94      	ldr	r3, [pc, #592]	; (800687c <HAL_RCC_OscConfig+0x270>)
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	f003 0303 	and.w	r3, r3, #3
 8006632:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f003 0310 	and.w	r3, r3, #16
 800663c:	2b00      	cmp	r3, #0
 800663e:	f000 80e4 	beq.w	800680a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006642:	69bb      	ldr	r3, [r7, #24]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d007      	beq.n	8006658 <HAL_RCC_OscConfig+0x4c>
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	2b0c      	cmp	r3, #12
 800664c:	f040 808b 	bne.w	8006766 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	2b01      	cmp	r3, #1
 8006654:	f040 8087 	bne.w	8006766 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006658:	4b88      	ldr	r3, [pc, #544]	; (800687c <HAL_RCC_OscConfig+0x270>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0302 	and.w	r3, r3, #2
 8006660:	2b00      	cmp	r3, #0
 8006662:	d005      	beq.n	8006670 <HAL_RCC_OscConfig+0x64>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	699b      	ldr	r3, [r3, #24]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d101      	bne.n	8006670 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	e3d9      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a1a      	ldr	r2, [r3, #32]
 8006674:	4b81      	ldr	r3, [pc, #516]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0308 	and.w	r3, r3, #8
 800667c:	2b00      	cmp	r3, #0
 800667e:	d004      	beq.n	800668a <HAL_RCC_OscConfig+0x7e>
 8006680:	4b7e      	ldr	r3, [pc, #504]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006688:	e005      	b.n	8006696 <HAL_RCC_OscConfig+0x8a>
 800668a:	4b7c      	ldr	r3, [pc, #496]	; (800687c <HAL_RCC_OscConfig+0x270>)
 800668c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006690:	091b      	lsrs	r3, r3, #4
 8006692:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006696:	4293      	cmp	r3, r2
 8006698:	d223      	bcs.n	80066e2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6a1b      	ldr	r3, [r3, #32]
 800669e:	4618      	mov	r0, r3
 80066a0:	f000 fd8c 	bl	80071bc <RCC_SetFlashLatencyFromMSIRange>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d001      	beq.n	80066ae <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e3ba      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066ae:	4b73      	ldr	r3, [pc, #460]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a72      	ldr	r2, [pc, #456]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80066b4:	f043 0308 	orr.w	r3, r3, #8
 80066b8:	6013      	str	r3, [r2, #0]
 80066ba:	4b70      	ldr	r3, [pc, #448]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a1b      	ldr	r3, [r3, #32]
 80066c6:	496d      	ldr	r1, [pc, #436]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80066cc:	4b6b      	ldr	r3, [pc, #428]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	69db      	ldr	r3, [r3, #28]
 80066d8:	021b      	lsls	r3, r3, #8
 80066da:	4968      	ldr	r1, [pc, #416]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80066dc:	4313      	orrs	r3, r2
 80066de:	604b      	str	r3, [r1, #4]
 80066e0:	e025      	b.n	800672e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066e2:	4b66      	ldr	r3, [pc, #408]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a65      	ldr	r2, [pc, #404]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80066e8:	f043 0308 	orr.w	r3, r3, #8
 80066ec:	6013      	str	r3, [r2, #0]
 80066ee:	4b63      	ldr	r3, [pc, #396]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a1b      	ldr	r3, [r3, #32]
 80066fa:	4960      	ldr	r1, [pc, #384]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80066fc:	4313      	orrs	r3, r2
 80066fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006700:	4b5e      	ldr	r3, [pc, #376]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	69db      	ldr	r3, [r3, #28]
 800670c:	021b      	lsls	r3, r3, #8
 800670e:	495b      	ldr	r1, [pc, #364]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006710:	4313      	orrs	r3, r2
 8006712:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006714:	69bb      	ldr	r3, [r7, #24]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d109      	bne.n	800672e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6a1b      	ldr	r3, [r3, #32]
 800671e:	4618      	mov	r0, r3
 8006720:	f000 fd4c 	bl	80071bc <RCC_SetFlashLatencyFromMSIRange>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	e37a      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800672e:	f000 fc81 	bl	8007034 <HAL_RCC_GetSysClockFreq>
 8006732:	4602      	mov	r2, r0
 8006734:	4b51      	ldr	r3, [pc, #324]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	091b      	lsrs	r3, r3, #4
 800673a:	f003 030f 	and.w	r3, r3, #15
 800673e:	4950      	ldr	r1, [pc, #320]	; (8006880 <HAL_RCC_OscConfig+0x274>)
 8006740:	5ccb      	ldrb	r3, [r1, r3]
 8006742:	f003 031f 	and.w	r3, r3, #31
 8006746:	fa22 f303 	lsr.w	r3, r2, r3
 800674a:	4a4e      	ldr	r2, [pc, #312]	; (8006884 <HAL_RCC_OscConfig+0x278>)
 800674c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800674e:	4b4e      	ldr	r3, [pc, #312]	; (8006888 <HAL_RCC_OscConfig+0x27c>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4618      	mov	r0, r3
 8006754:	f7fd ffe0 	bl	8004718 <HAL_InitTick>
 8006758:	4603      	mov	r3, r0
 800675a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800675c:	7bfb      	ldrb	r3, [r7, #15]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d052      	beq.n	8006808 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8006762:	7bfb      	ldrb	r3, [r7, #15]
 8006764:	e35e      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	699b      	ldr	r3, [r3, #24]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d032      	beq.n	80067d4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800676e:	4b43      	ldr	r3, [pc, #268]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a42      	ldr	r2, [pc, #264]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006774:	f043 0301 	orr.w	r3, r3, #1
 8006778:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800677a:	f7fe f81d 	bl	80047b8 <HAL_GetTick>
 800677e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006780:	e008      	b.n	8006794 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006782:	f7fe f819 	bl	80047b8 <HAL_GetTick>
 8006786:	4602      	mov	r2, r0
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	2b02      	cmp	r3, #2
 800678e:	d901      	bls.n	8006794 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8006790:	2303      	movs	r3, #3
 8006792:	e347      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006794:	4b39      	ldr	r3, [pc, #228]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f003 0302 	and.w	r3, r3, #2
 800679c:	2b00      	cmp	r3, #0
 800679e:	d0f0      	beq.n	8006782 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80067a0:	4b36      	ldr	r3, [pc, #216]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a35      	ldr	r2, [pc, #212]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80067a6:	f043 0308 	orr.w	r3, r3, #8
 80067aa:	6013      	str	r3, [r2, #0]
 80067ac:	4b33      	ldr	r3, [pc, #204]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a1b      	ldr	r3, [r3, #32]
 80067b8:	4930      	ldr	r1, [pc, #192]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80067ba:	4313      	orrs	r3, r2
 80067bc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80067be:	4b2f      	ldr	r3, [pc, #188]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	69db      	ldr	r3, [r3, #28]
 80067ca:	021b      	lsls	r3, r3, #8
 80067cc:	492b      	ldr	r1, [pc, #172]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80067ce:	4313      	orrs	r3, r2
 80067d0:	604b      	str	r3, [r1, #4]
 80067d2:	e01a      	b.n	800680a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80067d4:	4b29      	ldr	r3, [pc, #164]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a28      	ldr	r2, [pc, #160]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80067da:	f023 0301 	bic.w	r3, r3, #1
 80067de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80067e0:	f7fd ffea 	bl	80047b8 <HAL_GetTick>
 80067e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80067e6:	e008      	b.n	80067fa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80067e8:	f7fd ffe6 	bl	80047b8 <HAL_GetTick>
 80067ec:	4602      	mov	r2, r0
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	1ad3      	subs	r3, r2, r3
 80067f2:	2b02      	cmp	r3, #2
 80067f4:	d901      	bls.n	80067fa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80067f6:	2303      	movs	r3, #3
 80067f8:	e314      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80067fa:	4b20      	ldr	r3, [pc, #128]	; (800687c <HAL_RCC_OscConfig+0x270>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 0302 	and.w	r3, r3, #2
 8006802:	2b00      	cmp	r3, #0
 8006804:	d1f0      	bne.n	80067e8 <HAL_RCC_OscConfig+0x1dc>
 8006806:	e000      	b.n	800680a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006808:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f003 0301 	and.w	r3, r3, #1
 8006812:	2b00      	cmp	r3, #0
 8006814:	d073      	beq.n	80068fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	2b08      	cmp	r3, #8
 800681a:	d005      	beq.n	8006828 <HAL_RCC_OscConfig+0x21c>
 800681c:	69bb      	ldr	r3, [r7, #24]
 800681e:	2b0c      	cmp	r3, #12
 8006820:	d10e      	bne.n	8006840 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	2b03      	cmp	r3, #3
 8006826:	d10b      	bne.n	8006840 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006828:	4b14      	ldr	r3, [pc, #80]	; (800687c <HAL_RCC_OscConfig+0x270>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006830:	2b00      	cmp	r3, #0
 8006832:	d063      	beq.n	80068fc <HAL_RCC_OscConfig+0x2f0>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d15f      	bne.n	80068fc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e2f1      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006848:	d106      	bne.n	8006858 <HAL_RCC_OscConfig+0x24c>
 800684a:	4b0c      	ldr	r3, [pc, #48]	; (800687c <HAL_RCC_OscConfig+0x270>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a0b      	ldr	r2, [pc, #44]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006850:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006854:	6013      	str	r3, [r2, #0]
 8006856:	e025      	b.n	80068a4 <HAL_RCC_OscConfig+0x298>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006860:	d114      	bne.n	800688c <HAL_RCC_OscConfig+0x280>
 8006862:	4b06      	ldr	r3, [pc, #24]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a05      	ldr	r2, [pc, #20]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006868:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800686c:	6013      	str	r3, [r2, #0]
 800686e:	4b03      	ldr	r3, [pc, #12]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a02      	ldr	r2, [pc, #8]	; (800687c <HAL_RCC_OscConfig+0x270>)
 8006874:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006878:	6013      	str	r3, [r2, #0]
 800687a:	e013      	b.n	80068a4 <HAL_RCC_OscConfig+0x298>
 800687c:	40021000 	.word	0x40021000
 8006880:	08010600 	.word	0x08010600
 8006884:	20000024 	.word	0x20000024
 8006888:	20000028 	.word	0x20000028
 800688c:	4ba0      	ldr	r3, [pc, #640]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a9f      	ldr	r2, [pc, #636]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006892:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006896:	6013      	str	r3, [r2, #0]
 8006898:	4b9d      	ldr	r3, [pc, #628]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a9c      	ldr	r2, [pc, #624]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 800689e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80068a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d013      	beq.n	80068d4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ac:	f7fd ff84 	bl	80047b8 <HAL_GetTick>
 80068b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80068b2:	e008      	b.n	80068c6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068b4:	f7fd ff80 	bl	80047b8 <HAL_GetTick>
 80068b8:	4602      	mov	r2, r0
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	2b64      	cmp	r3, #100	; 0x64
 80068c0:	d901      	bls.n	80068c6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80068c2:	2303      	movs	r3, #3
 80068c4:	e2ae      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80068c6:	4b92      	ldr	r3, [pc, #584]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d0f0      	beq.n	80068b4 <HAL_RCC_OscConfig+0x2a8>
 80068d2:	e014      	b.n	80068fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068d4:	f7fd ff70 	bl	80047b8 <HAL_GetTick>
 80068d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80068da:	e008      	b.n	80068ee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068dc:	f7fd ff6c 	bl	80047b8 <HAL_GetTick>
 80068e0:	4602      	mov	r2, r0
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	1ad3      	subs	r3, r2, r3
 80068e6:	2b64      	cmp	r3, #100	; 0x64
 80068e8:	d901      	bls.n	80068ee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80068ea:	2303      	movs	r3, #3
 80068ec:	e29a      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80068ee:	4b88      	ldr	r3, [pc, #544]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1f0      	bne.n	80068dc <HAL_RCC_OscConfig+0x2d0>
 80068fa:	e000      	b.n	80068fe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f003 0302 	and.w	r3, r3, #2
 8006906:	2b00      	cmp	r3, #0
 8006908:	d060      	beq.n	80069cc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	2b04      	cmp	r3, #4
 800690e:	d005      	beq.n	800691c <HAL_RCC_OscConfig+0x310>
 8006910:	69bb      	ldr	r3, [r7, #24]
 8006912:	2b0c      	cmp	r3, #12
 8006914:	d119      	bne.n	800694a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	2b02      	cmp	r3, #2
 800691a:	d116      	bne.n	800694a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800691c:	4b7c      	ldr	r3, [pc, #496]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006924:	2b00      	cmp	r3, #0
 8006926:	d005      	beq.n	8006934 <HAL_RCC_OscConfig+0x328>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d101      	bne.n	8006934 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	e277      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006934:	4b76      	ldr	r3, [pc, #472]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	691b      	ldr	r3, [r3, #16]
 8006940:	061b      	lsls	r3, r3, #24
 8006942:	4973      	ldr	r1, [pc, #460]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006944:	4313      	orrs	r3, r2
 8006946:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006948:	e040      	b.n	80069cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	68db      	ldr	r3, [r3, #12]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d023      	beq.n	800699a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006952:	4b6f      	ldr	r3, [pc, #444]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a6e      	ldr	r2, [pc, #440]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006958:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800695c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800695e:	f7fd ff2b 	bl	80047b8 <HAL_GetTick>
 8006962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006964:	e008      	b.n	8006978 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006966:	f7fd ff27 	bl	80047b8 <HAL_GetTick>
 800696a:	4602      	mov	r2, r0
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	2b02      	cmp	r3, #2
 8006972:	d901      	bls.n	8006978 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006974:	2303      	movs	r3, #3
 8006976:	e255      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006978:	4b65      	ldr	r3, [pc, #404]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006980:	2b00      	cmp	r3, #0
 8006982:	d0f0      	beq.n	8006966 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006984:	4b62      	ldr	r3, [pc, #392]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	691b      	ldr	r3, [r3, #16]
 8006990:	061b      	lsls	r3, r3, #24
 8006992:	495f      	ldr	r1, [pc, #380]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006994:	4313      	orrs	r3, r2
 8006996:	604b      	str	r3, [r1, #4]
 8006998:	e018      	b.n	80069cc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800699a:	4b5d      	ldr	r3, [pc, #372]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a5c      	ldr	r2, [pc, #368]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 80069a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069a6:	f7fd ff07 	bl	80047b8 <HAL_GetTick>
 80069aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80069ac:	e008      	b.n	80069c0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069ae:	f7fd ff03 	bl	80047b8 <HAL_GetTick>
 80069b2:	4602      	mov	r2, r0
 80069b4:	693b      	ldr	r3, [r7, #16]
 80069b6:	1ad3      	subs	r3, r2, r3
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	d901      	bls.n	80069c0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80069bc:	2303      	movs	r3, #3
 80069be:	e231      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80069c0:	4b53      	ldr	r3, [pc, #332]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d1f0      	bne.n	80069ae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 0308 	and.w	r3, r3, #8
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d03c      	beq.n	8006a52 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	695b      	ldr	r3, [r3, #20]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d01c      	beq.n	8006a1a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069e0:	4b4b      	ldr	r3, [pc, #300]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 80069e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80069e6:	4a4a      	ldr	r2, [pc, #296]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 80069e8:	f043 0301 	orr.w	r3, r3, #1
 80069ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069f0:	f7fd fee2 	bl	80047b8 <HAL_GetTick>
 80069f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80069f6:	e008      	b.n	8006a0a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069f8:	f7fd fede 	bl	80047b8 <HAL_GetTick>
 80069fc:	4602      	mov	r2, r0
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	2b02      	cmp	r3, #2
 8006a04:	d901      	bls.n	8006a0a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006a06:	2303      	movs	r3, #3
 8006a08:	e20c      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a0a:	4b41      	ldr	r3, [pc, #260]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006a0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a10:	f003 0302 	and.w	r3, r3, #2
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d0ef      	beq.n	80069f8 <HAL_RCC_OscConfig+0x3ec>
 8006a18:	e01b      	b.n	8006a52 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a1a:	4b3d      	ldr	r3, [pc, #244]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006a1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a20:	4a3b      	ldr	r2, [pc, #236]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006a22:	f023 0301 	bic.w	r3, r3, #1
 8006a26:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a2a:	f7fd fec5 	bl	80047b8 <HAL_GetTick>
 8006a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a30:	e008      	b.n	8006a44 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a32:	f7fd fec1 	bl	80047b8 <HAL_GetTick>
 8006a36:	4602      	mov	r2, r0
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	1ad3      	subs	r3, r2, r3
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d901      	bls.n	8006a44 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006a40:	2303      	movs	r3, #3
 8006a42:	e1ef      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a44:	4b32      	ldr	r3, [pc, #200]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006a46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a4a:	f003 0302 	and.w	r3, r3, #2
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d1ef      	bne.n	8006a32 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 0304 	and.w	r3, r3, #4
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f000 80a6 	beq.w	8006bac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a60:	2300      	movs	r3, #0
 8006a62:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006a64:	4b2a      	ldr	r3, [pc, #168]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d10d      	bne.n	8006a8c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a70:	4b27      	ldr	r3, [pc, #156]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a74:	4a26      	ldr	r2, [pc, #152]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006a76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a7a:	6593      	str	r3, [r2, #88]	; 0x58
 8006a7c:	4b24      	ldr	r3, [pc, #144]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a84:	60bb      	str	r3, [r7, #8]
 8006a86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006a8c:	4b21      	ldr	r3, [pc, #132]	; (8006b14 <HAL_RCC_OscConfig+0x508>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d118      	bne.n	8006aca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006a98:	4b1e      	ldr	r3, [pc, #120]	; (8006b14 <HAL_RCC_OscConfig+0x508>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a1d      	ldr	r2, [pc, #116]	; (8006b14 <HAL_RCC_OscConfig+0x508>)
 8006a9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006aa2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006aa4:	f7fd fe88 	bl	80047b8 <HAL_GetTick>
 8006aa8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006aaa:	e008      	b.n	8006abe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006aac:	f7fd fe84 	bl	80047b8 <HAL_GetTick>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	1ad3      	subs	r3, r2, r3
 8006ab6:	2b02      	cmp	r3, #2
 8006ab8:	d901      	bls.n	8006abe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006aba:	2303      	movs	r3, #3
 8006abc:	e1b2      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006abe:	4b15      	ldr	r3, [pc, #84]	; (8006b14 <HAL_RCC_OscConfig+0x508>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d0f0      	beq.n	8006aac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d108      	bne.n	8006ae4 <HAL_RCC_OscConfig+0x4d8>
 8006ad2:	4b0f      	ldr	r3, [pc, #60]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ad8:	4a0d      	ldr	r2, [pc, #52]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006ada:	f043 0301 	orr.w	r3, r3, #1
 8006ade:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006ae2:	e029      	b.n	8006b38 <HAL_RCC_OscConfig+0x52c>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	2b05      	cmp	r3, #5
 8006aea:	d115      	bne.n	8006b18 <HAL_RCC_OscConfig+0x50c>
 8006aec:	4b08      	ldr	r3, [pc, #32]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006af2:	4a07      	ldr	r2, [pc, #28]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006af4:	f043 0304 	orr.w	r3, r3, #4
 8006af8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006afc:	4b04      	ldr	r3, [pc, #16]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b02:	4a03      	ldr	r2, [pc, #12]	; (8006b10 <HAL_RCC_OscConfig+0x504>)
 8006b04:	f043 0301 	orr.w	r3, r3, #1
 8006b08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006b0c:	e014      	b.n	8006b38 <HAL_RCC_OscConfig+0x52c>
 8006b0e:	bf00      	nop
 8006b10:	40021000 	.word	0x40021000
 8006b14:	40007000 	.word	0x40007000
 8006b18:	4b9a      	ldr	r3, [pc, #616]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b1e:	4a99      	ldr	r2, [pc, #612]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006b20:	f023 0301 	bic.w	r3, r3, #1
 8006b24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006b28:	4b96      	ldr	r3, [pc, #600]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b2e:	4a95      	ldr	r2, [pc, #596]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006b30:	f023 0304 	bic.w	r3, r3, #4
 8006b34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d016      	beq.n	8006b6e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b40:	f7fd fe3a 	bl	80047b8 <HAL_GetTick>
 8006b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b46:	e00a      	b.n	8006b5e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b48:	f7fd fe36 	bl	80047b8 <HAL_GetTick>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d901      	bls.n	8006b5e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006b5a:	2303      	movs	r3, #3
 8006b5c:	e162      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b5e:	4b89      	ldr	r3, [pc, #548]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b64:	f003 0302 	and.w	r3, r3, #2
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d0ed      	beq.n	8006b48 <HAL_RCC_OscConfig+0x53c>
 8006b6c:	e015      	b.n	8006b9a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b6e:	f7fd fe23 	bl	80047b8 <HAL_GetTick>
 8006b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006b74:	e00a      	b.n	8006b8c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b76:	f7fd fe1f 	bl	80047b8 <HAL_GetTick>
 8006b7a:	4602      	mov	r2, r0
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	1ad3      	subs	r3, r2, r3
 8006b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d901      	bls.n	8006b8c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e14b      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006b8c:	4b7d      	ldr	r3, [pc, #500]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b92:	f003 0302 	and.w	r3, r3, #2
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d1ed      	bne.n	8006b76 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006b9a:	7ffb      	ldrb	r3, [r7, #31]
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d105      	bne.n	8006bac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ba0:	4b78      	ldr	r3, [pc, #480]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ba4:	4a77      	ldr	r2, [pc, #476]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006ba6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006baa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 0320 	and.w	r3, r3, #32
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d03c      	beq.n	8006c32 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d01c      	beq.n	8006bfa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006bc0:	4b70      	ldr	r3, [pc, #448]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006bc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006bc6:	4a6f      	ldr	r2, [pc, #444]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006bc8:	f043 0301 	orr.w	r3, r3, #1
 8006bcc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bd0:	f7fd fdf2 	bl	80047b8 <HAL_GetTick>
 8006bd4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006bd6:	e008      	b.n	8006bea <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006bd8:	f7fd fdee 	bl	80047b8 <HAL_GetTick>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	1ad3      	subs	r3, r2, r3
 8006be2:	2b02      	cmp	r3, #2
 8006be4:	d901      	bls.n	8006bea <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006be6:	2303      	movs	r3, #3
 8006be8:	e11c      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006bea:	4b66      	ldr	r3, [pc, #408]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006bec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006bf0:	f003 0302 	and.w	r3, r3, #2
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d0ef      	beq.n	8006bd8 <HAL_RCC_OscConfig+0x5cc>
 8006bf8:	e01b      	b.n	8006c32 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006bfa:	4b62      	ldr	r3, [pc, #392]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006bfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c00:	4a60      	ldr	r2, [pc, #384]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006c02:	f023 0301 	bic.w	r3, r3, #1
 8006c06:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c0a:	f7fd fdd5 	bl	80047b8 <HAL_GetTick>
 8006c0e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006c10:	e008      	b.n	8006c24 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006c12:	f7fd fdd1 	bl	80047b8 <HAL_GetTick>
 8006c16:	4602      	mov	r2, r0
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	1ad3      	subs	r3, r2, r3
 8006c1c:	2b02      	cmp	r3, #2
 8006c1e:	d901      	bls.n	8006c24 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006c20:	2303      	movs	r3, #3
 8006c22:	e0ff      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006c24:	4b57      	ldr	r3, [pc, #348]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006c26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c2a:	f003 0302 	and.w	r3, r3, #2
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1ef      	bne.n	8006c12 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f000 80f3 	beq.w	8006e22 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c40:	2b02      	cmp	r3, #2
 8006c42:	f040 80c9 	bne.w	8006dd8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006c46:	4b4f      	ldr	r3, [pc, #316]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	f003 0203 	and.w	r2, r3, #3
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c56:	429a      	cmp	r2, r3
 8006c58:	d12c      	bne.n	8006cb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c64:	3b01      	subs	r3, #1
 8006c66:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d123      	bne.n	8006cb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c76:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d11b      	bne.n	8006cb4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c86:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d113      	bne.n	8006cb4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c96:	085b      	lsrs	r3, r3, #1
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d109      	bne.n	8006cb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006caa:	085b      	lsrs	r3, r3, #1
 8006cac:	3b01      	subs	r3, #1
 8006cae:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d06b      	beq.n	8006d8c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006cb4:	69bb      	ldr	r3, [r7, #24]
 8006cb6:	2b0c      	cmp	r3, #12
 8006cb8:	d062      	beq.n	8006d80 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006cba:	4b32      	ldr	r3, [pc, #200]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d001      	beq.n	8006cca <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e0ac      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006cca:	4b2e      	ldr	r3, [pc, #184]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a2d      	ldr	r2, [pc, #180]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006cd0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006cd4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006cd6:	f7fd fd6f 	bl	80047b8 <HAL_GetTick>
 8006cda:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006cdc:	e008      	b.n	8006cf0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cde:	f7fd fd6b 	bl	80047b8 <HAL_GetTick>
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	1ad3      	subs	r3, r2, r3
 8006ce8:	2b02      	cmp	r3, #2
 8006cea:	d901      	bls.n	8006cf0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8006cec:	2303      	movs	r3, #3
 8006cee:	e099      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006cf0:	4b24      	ldr	r3, [pc, #144]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d1f0      	bne.n	8006cde <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006cfc:	4b21      	ldr	r3, [pc, #132]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006cfe:	68da      	ldr	r2, [r3, #12]
 8006d00:	4b21      	ldr	r3, [pc, #132]	; (8006d88 <HAL_RCC_OscConfig+0x77c>)
 8006d02:	4013      	ands	r3, r2
 8006d04:	687a      	ldr	r2, [r7, #4]
 8006d06:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006d08:	687a      	ldr	r2, [r7, #4]
 8006d0a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006d0c:	3a01      	subs	r2, #1
 8006d0e:	0112      	lsls	r2, r2, #4
 8006d10:	4311      	orrs	r1, r2
 8006d12:	687a      	ldr	r2, [r7, #4]
 8006d14:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006d16:	0212      	lsls	r2, r2, #8
 8006d18:	4311      	orrs	r1, r2
 8006d1a:	687a      	ldr	r2, [r7, #4]
 8006d1c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006d1e:	0852      	lsrs	r2, r2, #1
 8006d20:	3a01      	subs	r2, #1
 8006d22:	0552      	lsls	r2, r2, #21
 8006d24:	4311      	orrs	r1, r2
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006d2a:	0852      	lsrs	r2, r2, #1
 8006d2c:	3a01      	subs	r2, #1
 8006d2e:	0652      	lsls	r2, r2, #25
 8006d30:	4311      	orrs	r1, r2
 8006d32:	687a      	ldr	r2, [r7, #4]
 8006d34:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006d36:	06d2      	lsls	r2, r2, #27
 8006d38:	430a      	orrs	r2, r1
 8006d3a:	4912      	ldr	r1, [pc, #72]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006d40:	4b10      	ldr	r3, [pc, #64]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a0f      	ldr	r2, [pc, #60]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006d46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d4a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006d4c:	4b0d      	ldr	r3, [pc, #52]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006d4e:	68db      	ldr	r3, [r3, #12]
 8006d50:	4a0c      	ldr	r2, [pc, #48]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006d52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d56:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006d58:	f7fd fd2e 	bl	80047b8 <HAL_GetTick>
 8006d5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d5e:	e008      	b.n	8006d72 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d60:	f7fd fd2a 	bl	80047b8 <HAL_GetTick>
 8006d64:	4602      	mov	r2, r0
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	1ad3      	subs	r3, r2, r3
 8006d6a:	2b02      	cmp	r3, #2
 8006d6c:	d901      	bls.n	8006d72 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8006d6e:	2303      	movs	r3, #3
 8006d70:	e058      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d72:	4b04      	ldr	r3, [pc, #16]	; (8006d84 <HAL_RCC_OscConfig+0x778>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d0f0      	beq.n	8006d60 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006d7e:	e050      	b.n	8006e22 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	e04f      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
 8006d84:	40021000 	.word	0x40021000
 8006d88:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d8c:	4b27      	ldr	r3, [pc, #156]	; (8006e2c <HAL_RCC_OscConfig+0x820>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d144      	bne.n	8006e22 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006d98:	4b24      	ldr	r3, [pc, #144]	; (8006e2c <HAL_RCC_OscConfig+0x820>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a23      	ldr	r2, [pc, #140]	; (8006e2c <HAL_RCC_OscConfig+0x820>)
 8006d9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006da2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006da4:	4b21      	ldr	r3, [pc, #132]	; (8006e2c <HAL_RCC_OscConfig+0x820>)
 8006da6:	68db      	ldr	r3, [r3, #12]
 8006da8:	4a20      	ldr	r2, [pc, #128]	; (8006e2c <HAL_RCC_OscConfig+0x820>)
 8006daa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006dae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006db0:	f7fd fd02 	bl	80047b8 <HAL_GetTick>
 8006db4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006db6:	e008      	b.n	8006dca <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006db8:	f7fd fcfe 	bl	80047b8 <HAL_GetTick>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	1ad3      	subs	r3, r2, r3
 8006dc2:	2b02      	cmp	r3, #2
 8006dc4:	d901      	bls.n	8006dca <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8006dc6:	2303      	movs	r3, #3
 8006dc8:	e02c      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006dca:	4b18      	ldr	r3, [pc, #96]	; (8006e2c <HAL_RCC_OscConfig+0x820>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d0f0      	beq.n	8006db8 <HAL_RCC_OscConfig+0x7ac>
 8006dd6:	e024      	b.n	8006e22 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	2b0c      	cmp	r3, #12
 8006ddc:	d01f      	beq.n	8006e1e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dde:	4b13      	ldr	r3, [pc, #76]	; (8006e2c <HAL_RCC_OscConfig+0x820>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a12      	ldr	r2, [pc, #72]	; (8006e2c <HAL_RCC_OscConfig+0x820>)
 8006de4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006de8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dea:	f7fd fce5 	bl	80047b8 <HAL_GetTick>
 8006dee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006df0:	e008      	b.n	8006e04 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006df2:	f7fd fce1 	bl	80047b8 <HAL_GetTick>
 8006df6:	4602      	mov	r2, r0
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	1ad3      	subs	r3, r2, r3
 8006dfc:	2b02      	cmp	r3, #2
 8006dfe:	d901      	bls.n	8006e04 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8006e00:	2303      	movs	r3, #3
 8006e02:	e00f      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e04:	4b09      	ldr	r3, [pc, #36]	; (8006e2c <HAL_RCC_OscConfig+0x820>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d1f0      	bne.n	8006df2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8006e10:	4b06      	ldr	r3, [pc, #24]	; (8006e2c <HAL_RCC_OscConfig+0x820>)
 8006e12:	68da      	ldr	r2, [r3, #12]
 8006e14:	4905      	ldr	r1, [pc, #20]	; (8006e2c <HAL_RCC_OscConfig+0x820>)
 8006e16:	4b06      	ldr	r3, [pc, #24]	; (8006e30 <HAL_RCC_OscConfig+0x824>)
 8006e18:	4013      	ands	r3, r2
 8006e1a:	60cb      	str	r3, [r1, #12]
 8006e1c:	e001      	b.n	8006e22 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e000      	b.n	8006e24 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8006e22:	2300      	movs	r3, #0
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3720      	adds	r7, #32
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	40021000 	.word	0x40021000
 8006e30:	feeefffc 	.word	0xfeeefffc

08006e34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b084      	sub	sp, #16
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d101      	bne.n	8006e48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e0e7      	b.n	8007018 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006e48:	4b75      	ldr	r3, [pc, #468]	; (8007020 <HAL_RCC_ClockConfig+0x1ec>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 0307 	and.w	r3, r3, #7
 8006e50:	683a      	ldr	r2, [r7, #0]
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d910      	bls.n	8006e78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e56:	4b72      	ldr	r3, [pc, #456]	; (8007020 <HAL_RCC_ClockConfig+0x1ec>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f023 0207 	bic.w	r2, r3, #7
 8006e5e:	4970      	ldr	r1, [pc, #448]	; (8007020 <HAL_RCC_ClockConfig+0x1ec>)
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e66:	4b6e      	ldr	r3, [pc, #440]	; (8007020 <HAL_RCC_ClockConfig+0x1ec>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f003 0307 	and.w	r3, r3, #7
 8006e6e:	683a      	ldr	r2, [r7, #0]
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d001      	beq.n	8006e78 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006e74:	2301      	movs	r3, #1
 8006e76:	e0cf      	b.n	8007018 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0302 	and.w	r3, r3, #2
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d010      	beq.n	8006ea6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	689a      	ldr	r2, [r3, #8]
 8006e88:	4b66      	ldr	r3, [pc, #408]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d908      	bls.n	8006ea6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e94:	4b63      	ldr	r3, [pc, #396]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	4960      	ldr	r1, [pc, #384]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f003 0301 	and.w	r3, r3, #1
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d04c      	beq.n	8006f4c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	2b03      	cmp	r3, #3
 8006eb8:	d107      	bne.n	8006eca <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006eba:	4b5a      	ldr	r3, [pc, #360]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d121      	bne.n	8006f0a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e0a6      	b.n	8007018 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	2b02      	cmp	r3, #2
 8006ed0:	d107      	bne.n	8006ee2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ed2:	4b54      	ldr	r3, [pc, #336]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d115      	bne.n	8006f0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e09a      	b.n	8007018 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d107      	bne.n	8006efa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006eea:	4b4e      	ldr	r3, [pc, #312]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 0302 	and.w	r3, r3, #2
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d109      	bne.n	8006f0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e08e      	b.n	8007018 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006efa:	4b4a      	ldr	r3, [pc, #296]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d101      	bne.n	8006f0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e086      	b.n	8007018 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006f0a:	4b46      	ldr	r3, [pc, #280]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006f0c:	689b      	ldr	r3, [r3, #8]
 8006f0e:	f023 0203 	bic.w	r2, r3, #3
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	4943      	ldr	r1, [pc, #268]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f1c:	f7fd fc4c 	bl	80047b8 <HAL_GetTick>
 8006f20:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f22:	e00a      	b.n	8006f3a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f24:	f7fd fc48 	bl	80047b8 <HAL_GetTick>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d901      	bls.n	8006f3a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e06e      	b.n	8007018 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f3a:	4b3a      	ldr	r3, [pc, #232]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	f003 020c 	and.w	r2, r3, #12
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	009b      	lsls	r3, r3, #2
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d1eb      	bne.n	8006f24 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f003 0302 	and.w	r3, r3, #2
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d010      	beq.n	8006f7a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	689a      	ldr	r2, [r3, #8]
 8006f5c:	4b31      	ldr	r3, [pc, #196]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d208      	bcs.n	8006f7a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f68:	4b2e      	ldr	r3, [pc, #184]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	492b      	ldr	r1, [pc, #172]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006f76:	4313      	orrs	r3, r2
 8006f78:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006f7a:	4b29      	ldr	r3, [pc, #164]	; (8007020 <HAL_RCC_ClockConfig+0x1ec>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f003 0307 	and.w	r3, r3, #7
 8006f82:	683a      	ldr	r2, [r7, #0]
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d210      	bcs.n	8006faa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f88:	4b25      	ldr	r3, [pc, #148]	; (8007020 <HAL_RCC_ClockConfig+0x1ec>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f023 0207 	bic.w	r2, r3, #7
 8006f90:	4923      	ldr	r1, [pc, #140]	; (8007020 <HAL_RCC_ClockConfig+0x1ec>)
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f98:	4b21      	ldr	r3, [pc, #132]	; (8007020 <HAL_RCC_ClockConfig+0x1ec>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 0307 	and.w	r3, r3, #7
 8006fa0:	683a      	ldr	r2, [r7, #0]
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d001      	beq.n	8006faa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e036      	b.n	8007018 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f003 0304 	and.w	r3, r3, #4
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d008      	beq.n	8006fc8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006fb6:	4b1b      	ldr	r3, [pc, #108]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	68db      	ldr	r3, [r3, #12]
 8006fc2:	4918      	ldr	r1, [pc, #96]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 0308 	and.w	r3, r3, #8
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d009      	beq.n	8006fe8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006fd4:	4b13      	ldr	r3, [pc, #76]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	691b      	ldr	r3, [r3, #16]
 8006fe0:	00db      	lsls	r3, r3, #3
 8006fe2:	4910      	ldr	r1, [pc, #64]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006fe8:	f000 f824 	bl	8007034 <HAL_RCC_GetSysClockFreq>
 8006fec:	4602      	mov	r2, r0
 8006fee:	4b0d      	ldr	r3, [pc, #52]	; (8007024 <HAL_RCC_ClockConfig+0x1f0>)
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	091b      	lsrs	r3, r3, #4
 8006ff4:	f003 030f 	and.w	r3, r3, #15
 8006ff8:	490b      	ldr	r1, [pc, #44]	; (8007028 <HAL_RCC_ClockConfig+0x1f4>)
 8006ffa:	5ccb      	ldrb	r3, [r1, r3]
 8006ffc:	f003 031f 	and.w	r3, r3, #31
 8007000:	fa22 f303 	lsr.w	r3, r2, r3
 8007004:	4a09      	ldr	r2, [pc, #36]	; (800702c <HAL_RCC_ClockConfig+0x1f8>)
 8007006:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007008:	4b09      	ldr	r3, [pc, #36]	; (8007030 <HAL_RCC_ClockConfig+0x1fc>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4618      	mov	r0, r3
 800700e:	f7fd fb83 	bl	8004718 <HAL_InitTick>
 8007012:	4603      	mov	r3, r0
 8007014:	72fb      	strb	r3, [r7, #11]

  return status;
 8007016:	7afb      	ldrb	r3, [r7, #11]
}
 8007018:	4618      	mov	r0, r3
 800701a:	3710      	adds	r7, #16
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}
 8007020:	40022000 	.word	0x40022000
 8007024:	40021000 	.word	0x40021000
 8007028:	08010600 	.word	0x08010600
 800702c:	20000024 	.word	0x20000024
 8007030:	20000028 	.word	0x20000028

08007034 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007034:	b480      	push	{r7}
 8007036:	b089      	sub	sp, #36	; 0x24
 8007038:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800703a:	2300      	movs	r3, #0
 800703c:	61fb      	str	r3, [r7, #28]
 800703e:	2300      	movs	r3, #0
 8007040:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007042:	4b3e      	ldr	r3, [pc, #248]	; (800713c <HAL_RCC_GetSysClockFreq+0x108>)
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	f003 030c 	and.w	r3, r3, #12
 800704a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800704c:	4b3b      	ldr	r3, [pc, #236]	; (800713c <HAL_RCC_GetSysClockFreq+0x108>)
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	f003 0303 	and.w	r3, r3, #3
 8007054:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d005      	beq.n	8007068 <HAL_RCC_GetSysClockFreq+0x34>
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	2b0c      	cmp	r3, #12
 8007060:	d121      	bne.n	80070a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2b01      	cmp	r3, #1
 8007066:	d11e      	bne.n	80070a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007068:	4b34      	ldr	r3, [pc, #208]	; (800713c <HAL_RCC_GetSysClockFreq+0x108>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 0308 	and.w	r3, r3, #8
 8007070:	2b00      	cmp	r3, #0
 8007072:	d107      	bne.n	8007084 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007074:	4b31      	ldr	r3, [pc, #196]	; (800713c <HAL_RCC_GetSysClockFreq+0x108>)
 8007076:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800707a:	0a1b      	lsrs	r3, r3, #8
 800707c:	f003 030f 	and.w	r3, r3, #15
 8007080:	61fb      	str	r3, [r7, #28]
 8007082:	e005      	b.n	8007090 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007084:	4b2d      	ldr	r3, [pc, #180]	; (800713c <HAL_RCC_GetSysClockFreq+0x108>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	091b      	lsrs	r3, r3, #4
 800708a:	f003 030f 	and.w	r3, r3, #15
 800708e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007090:	4a2b      	ldr	r2, [pc, #172]	; (8007140 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007092:	69fb      	ldr	r3, [r7, #28]
 8007094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007098:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d10d      	bne.n	80070bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80070a0:	69fb      	ldr	r3, [r7, #28]
 80070a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80070a4:	e00a      	b.n	80070bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	2b04      	cmp	r3, #4
 80070aa:	d102      	bne.n	80070b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80070ac:	4b25      	ldr	r3, [pc, #148]	; (8007144 <HAL_RCC_GetSysClockFreq+0x110>)
 80070ae:	61bb      	str	r3, [r7, #24]
 80070b0:	e004      	b.n	80070bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	2b08      	cmp	r3, #8
 80070b6:	d101      	bne.n	80070bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80070b8:	4b23      	ldr	r3, [pc, #140]	; (8007148 <HAL_RCC_GetSysClockFreq+0x114>)
 80070ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	2b0c      	cmp	r3, #12
 80070c0:	d134      	bne.n	800712c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80070c2:	4b1e      	ldr	r3, [pc, #120]	; (800713c <HAL_RCC_GetSysClockFreq+0x108>)
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	f003 0303 	and.w	r3, r3, #3
 80070ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	2b02      	cmp	r3, #2
 80070d0:	d003      	beq.n	80070da <HAL_RCC_GetSysClockFreq+0xa6>
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	2b03      	cmp	r3, #3
 80070d6:	d003      	beq.n	80070e0 <HAL_RCC_GetSysClockFreq+0xac>
 80070d8:	e005      	b.n	80070e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80070da:	4b1a      	ldr	r3, [pc, #104]	; (8007144 <HAL_RCC_GetSysClockFreq+0x110>)
 80070dc:	617b      	str	r3, [r7, #20]
      break;
 80070de:	e005      	b.n	80070ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80070e0:	4b19      	ldr	r3, [pc, #100]	; (8007148 <HAL_RCC_GetSysClockFreq+0x114>)
 80070e2:	617b      	str	r3, [r7, #20]
      break;
 80070e4:	e002      	b.n	80070ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	617b      	str	r3, [r7, #20]
      break;
 80070ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80070ec:	4b13      	ldr	r3, [pc, #76]	; (800713c <HAL_RCC_GetSysClockFreq+0x108>)
 80070ee:	68db      	ldr	r3, [r3, #12]
 80070f0:	091b      	lsrs	r3, r3, #4
 80070f2:	f003 0307 	and.w	r3, r3, #7
 80070f6:	3301      	adds	r3, #1
 80070f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80070fa:	4b10      	ldr	r3, [pc, #64]	; (800713c <HAL_RCC_GetSysClockFreq+0x108>)
 80070fc:	68db      	ldr	r3, [r3, #12]
 80070fe:	0a1b      	lsrs	r3, r3, #8
 8007100:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007104:	697a      	ldr	r2, [r7, #20]
 8007106:	fb03 f202 	mul.w	r2, r3, r2
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007110:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007112:	4b0a      	ldr	r3, [pc, #40]	; (800713c <HAL_RCC_GetSysClockFreq+0x108>)
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	0e5b      	lsrs	r3, r3, #25
 8007118:	f003 0303 	and.w	r3, r3, #3
 800711c:	3301      	adds	r3, #1
 800711e:	005b      	lsls	r3, r3, #1
 8007120:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007122:	697a      	ldr	r2, [r7, #20]
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	fbb2 f3f3 	udiv	r3, r2, r3
 800712a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800712c:	69bb      	ldr	r3, [r7, #24]
}
 800712e:	4618      	mov	r0, r3
 8007130:	3724      	adds	r7, #36	; 0x24
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
 800713a:	bf00      	nop
 800713c:	40021000 	.word	0x40021000
 8007140:	08010618 	.word	0x08010618
 8007144:	00f42400 	.word	0x00f42400
 8007148:	007a1200 	.word	0x007a1200

0800714c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800714c:	b480      	push	{r7}
 800714e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007150:	4b03      	ldr	r3, [pc, #12]	; (8007160 <HAL_RCC_GetHCLKFreq+0x14>)
 8007152:	681b      	ldr	r3, [r3, #0]
}
 8007154:	4618      	mov	r0, r3
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr
 800715e:	bf00      	nop
 8007160:	20000024 	.word	0x20000024

08007164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007168:	f7ff fff0 	bl	800714c <HAL_RCC_GetHCLKFreq>
 800716c:	4602      	mov	r2, r0
 800716e:	4b06      	ldr	r3, [pc, #24]	; (8007188 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	0a1b      	lsrs	r3, r3, #8
 8007174:	f003 0307 	and.w	r3, r3, #7
 8007178:	4904      	ldr	r1, [pc, #16]	; (800718c <HAL_RCC_GetPCLK1Freq+0x28>)
 800717a:	5ccb      	ldrb	r3, [r1, r3]
 800717c:	f003 031f 	and.w	r3, r3, #31
 8007180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007184:	4618      	mov	r0, r3
 8007186:	bd80      	pop	{r7, pc}
 8007188:	40021000 	.word	0x40021000
 800718c:	08010610 	.word	0x08010610

08007190 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007194:	f7ff ffda 	bl	800714c <HAL_RCC_GetHCLKFreq>
 8007198:	4602      	mov	r2, r0
 800719a:	4b06      	ldr	r3, [pc, #24]	; (80071b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	0adb      	lsrs	r3, r3, #11
 80071a0:	f003 0307 	and.w	r3, r3, #7
 80071a4:	4904      	ldr	r1, [pc, #16]	; (80071b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80071a6:	5ccb      	ldrb	r3, [r1, r3]
 80071a8:	f003 031f 	and.w	r3, r3, #31
 80071ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	bd80      	pop	{r7, pc}
 80071b4:	40021000 	.word	0x40021000
 80071b8:	08010610 	.word	0x08010610

080071bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b086      	sub	sp, #24
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80071c4:	2300      	movs	r3, #0
 80071c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80071c8:	4b2a      	ldr	r3, [pc, #168]	; (8007274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d003      	beq.n	80071dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80071d4:	f7ff f9b6 	bl	8006544 <HAL_PWREx_GetVoltageRange>
 80071d8:	6178      	str	r0, [r7, #20]
 80071da:	e014      	b.n	8007206 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80071dc:	4b25      	ldr	r3, [pc, #148]	; (8007274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071e0:	4a24      	ldr	r2, [pc, #144]	; (8007274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071e6:	6593      	str	r3, [r2, #88]	; 0x58
 80071e8:	4b22      	ldr	r3, [pc, #136]	; (8007274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071f0:	60fb      	str	r3, [r7, #12]
 80071f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80071f4:	f7ff f9a6 	bl	8006544 <HAL_PWREx_GetVoltageRange>
 80071f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80071fa:	4b1e      	ldr	r3, [pc, #120]	; (8007274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071fe:	4a1d      	ldr	r2, [pc, #116]	; (8007274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007200:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007204:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800720c:	d10b      	bne.n	8007226 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2b80      	cmp	r3, #128	; 0x80
 8007212:	d919      	bls.n	8007248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2ba0      	cmp	r3, #160	; 0xa0
 8007218:	d902      	bls.n	8007220 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800721a:	2302      	movs	r3, #2
 800721c:	613b      	str	r3, [r7, #16]
 800721e:	e013      	b.n	8007248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007220:	2301      	movs	r3, #1
 8007222:	613b      	str	r3, [r7, #16]
 8007224:	e010      	b.n	8007248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2b80      	cmp	r3, #128	; 0x80
 800722a:	d902      	bls.n	8007232 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800722c:	2303      	movs	r3, #3
 800722e:	613b      	str	r3, [r7, #16]
 8007230:	e00a      	b.n	8007248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2b80      	cmp	r3, #128	; 0x80
 8007236:	d102      	bne.n	800723e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007238:	2302      	movs	r3, #2
 800723a:	613b      	str	r3, [r7, #16]
 800723c:	e004      	b.n	8007248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2b70      	cmp	r3, #112	; 0x70
 8007242:	d101      	bne.n	8007248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007244:	2301      	movs	r3, #1
 8007246:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007248:	4b0b      	ldr	r3, [pc, #44]	; (8007278 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f023 0207 	bic.w	r2, r3, #7
 8007250:	4909      	ldr	r1, [pc, #36]	; (8007278 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	4313      	orrs	r3, r2
 8007256:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007258:	4b07      	ldr	r3, [pc, #28]	; (8007278 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 0307 	and.w	r3, r3, #7
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	429a      	cmp	r2, r3
 8007264:	d001      	beq.n	800726a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	e000      	b.n	800726c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800726a:	2300      	movs	r3, #0
}
 800726c:	4618      	mov	r0, r3
 800726e:	3718      	adds	r7, #24
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}
 8007274:	40021000 	.word	0x40021000
 8007278:	40022000 	.word	0x40022000

0800727c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b086      	sub	sp, #24
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007284:	2300      	movs	r3, #0
 8007286:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007288:	2300      	movs	r3, #0
 800728a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007294:	2b00      	cmp	r3, #0
 8007296:	d031      	beq.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800729c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80072a0:	d01a      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80072a2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80072a6:	d814      	bhi.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d009      	beq.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80072ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80072b0:	d10f      	bne.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80072b2:	4b5d      	ldr	r3, [pc, #372]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072b4:	68db      	ldr	r3, [r3, #12]
 80072b6:	4a5c      	ldr	r2, [pc, #368]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072bc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80072be:	e00c      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	3304      	adds	r3, #4
 80072c4:	2100      	movs	r1, #0
 80072c6:	4618      	mov	r0, r3
 80072c8:	f000 fa44 	bl	8007754 <RCCEx_PLLSAI1_Config>
 80072cc:	4603      	mov	r3, r0
 80072ce:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80072d0:	e003      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	74fb      	strb	r3, [r7, #19]
      break;
 80072d6:	e000      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80072d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80072da:	7cfb      	ldrb	r3, [r7, #19]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d10b      	bne.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80072e0:	4b51      	ldr	r3, [pc, #324]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072e6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072ee:	494e      	ldr	r1, [pc, #312]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072f0:	4313      	orrs	r3, r2
 80072f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80072f6:	e001      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072f8:	7cfb      	ldrb	r3, [r7, #19]
 80072fa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007304:	2b00      	cmp	r3, #0
 8007306:	f000 809e 	beq.w	8007446 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800730a:	2300      	movs	r3, #0
 800730c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800730e:	4b46      	ldr	r3, [pc, #280]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007316:	2b00      	cmp	r3, #0
 8007318:	d101      	bne.n	800731e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800731a:	2301      	movs	r3, #1
 800731c:	e000      	b.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800731e:	2300      	movs	r3, #0
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00d      	beq.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007324:	4b40      	ldr	r3, [pc, #256]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007328:	4a3f      	ldr	r2, [pc, #252]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800732a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800732e:	6593      	str	r3, [r2, #88]	; 0x58
 8007330:	4b3d      	ldr	r3, [pc, #244]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007338:	60bb      	str	r3, [r7, #8]
 800733a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800733c:	2301      	movs	r3, #1
 800733e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007340:	4b3a      	ldr	r3, [pc, #232]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a39      	ldr	r2, [pc, #228]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007346:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800734a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800734c:	f7fd fa34 	bl	80047b8 <HAL_GetTick>
 8007350:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007352:	e009      	b.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007354:	f7fd fa30 	bl	80047b8 <HAL_GetTick>
 8007358:	4602      	mov	r2, r0
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	1ad3      	subs	r3, r2, r3
 800735e:	2b02      	cmp	r3, #2
 8007360:	d902      	bls.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8007362:	2303      	movs	r3, #3
 8007364:	74fb      	strb	r3, [r7, #19]
        break;
 8007366:	e005      	b.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007368:	4b30      	ldr	r3, [pc, #192]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007370:	2b00      	cmp	r3, #0
 8007372:	d0ef      	beq.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8007374:	7cfb      	ldrb	r3, [r7, #19]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d15a      	bne.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800737a:	4b2b      	ldr	r3, [pc, #172]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800737c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007380:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007384:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d01e      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007390:	697a      	ldr	r2, [r7, #20]
 8007392:	429a      	cmp	r2, r3
 8007394:	d019      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007396:	4b24      	ldr	r3, [pc, #144]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800739c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073a0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80073a2:	4b21      	ldr	r3, [pc, #132]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80073a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073a8:	4a1f      	ldr	r2, [pc, #124]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80073aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80073b2:	4b1d      	ldr	r3, [pc, #116]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80073b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073b8:	4a1b      	ldr	r2, [pc, #108]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80073ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80073c2:	4a19      	ldr	r2, [pc, #100]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	f003 0301 	and.w	r3, r3, #1
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d016      	beq.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073d4:	f7fd f9f0 	bl	80047b8 <HAL_GetTick>
 80073d8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073da:	e00b      	b.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073dc:	f7fd f9ec 	bl	80047b8 <HAL_GetTick>
 80073e0:	4602      	mov	r2, r0
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	1ad3      	subs	r3, r2, r3
 80073e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d902      	bls.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80073ee:	2303      	movs	r3, #3
 80073f0:	74fb      	strb	r3, [r7, #19]
            break;
 80073f2:	e006      	b.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073f4:	4b0c      	ldr	r3, [pc, #48]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80073f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073fa:	f003 0302 	and.w	r3, r3, #2
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d0ec      	beq.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8007402:	7cfb      	ldrb	r3, [r7, #19]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d10b      	bne.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007408:	4b07      	ldr	r3, [pc, #28]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800740a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800740e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007416:	4904      	ldr	r1, [pc, #16]	; (8007428 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007418:	4313      	orrs	r3, r2
 800741a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800741e:	e009      	b.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007420:	7cfb      	ldrb	r3, [r7, #19]
 8007422:	74bb      	strb	r3, [r7, #18]
 8007424:	e006      	b.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8007426:	bf00      	nop
 8007428:	40021000 	.word	0x40021000
 800742c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007430:	7cfb      	ldrb	r3, [r7, #19]
 8007432:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007434:	7c7b      	ldrb	r3, [r7, #17]
 8007436:	2b01      	cmp	r3, #1
 8007438:	d105      	bne.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800743a:	4b9e      	ldr	r3, [pc, #632]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800743c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800743e:	4a9d      	ldr	r2, [pc, #628]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007440:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007444:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 0301 	and.w	r3, r3, #1
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00a      	beq.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007452:	4b98      	ldr	r3, [pc, #608]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007458:	f023 0203 	bic.w	r2, r3, #3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6a1b      	ldr	r3, [r3, #32]
 8007460:	4994      	ldr	r1, [pc, #592]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007462:	4313      	orrs	r3, r2
 8007464:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f003 0302 	and.w	r3, r3, #2
 8007470:	2b00      	cmp	r3, #0
 8007472:	d00a      	beq.n	800748a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007474:	4b8f      	ldr	r3, [pc, #572]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800747a:	f023 020c 	bic.w	r2, r3, #12
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007482:	498c      	ldr	r1, [pc, #560]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007484:	4313      	orrs	r3, r2
 8007486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f003 0304 	and.w	r3, r3, #4
 8007492:	2b00      	cmp	r3, #0
 8007494:	d00a      	beq.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007496:	4b87      	ldr	r3, [pc, #540]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800749c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074a4:	4983      	ldr	r1, [pc, #524]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80074a6:	4313      	orrs	r3, r2
 80074a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f003 0308 	and.w	r3, r3, #8
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d00a      	beq.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80074b8:	4b7e      	ldr	r3, [pc, #504]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80074ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074c6:	497b      	ldr	r1, [pc, #492]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80074c8:	4313      	orrs	r3, r2
 80074ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f003 0320 	and.w	r3, r3, #32
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d00a      	beq.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80074da:	4b76      	ldr	r3, [pc, #472]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80074dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074e0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e8:	4972      	ldr	r1, [pc, #456]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80074ea:	4313      	orrs	r3, r2
 80074ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d00a      	beq.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80074fc:	4b6d      	ldr	r3, [pc, #436]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80074fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007502:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800750a:	496a      	ldr	r1, [pc, #424]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800750c:	4313      	orrs	r3, r2
 800750e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800751a:	2b00      	cmp	r3, #0
 800751c:	d00a      	beq.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800751e:	4b65      	ldr	r3, [pc, #404]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007520:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007524:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800752c:	4961      	ldr	r1, [pc, #388]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800752e:	4313      	orrs	r3, r2
 8007530:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800753c:	2b00      	cmp	r3, #0
 800753e:	d00a      	beq.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007540:	4b5c      	ldr	r3, [pc, #368]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007546:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800754e:	4959      	ldr	r1, [pc, #356]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007550:	4313      	orrs	r3, r2
 8007552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800755e:	2b00      	cmp	r3, #0
 8007560:	d00a      	beq.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007562:	4b54      	ldr	r3, [pc, #336]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007564:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007568:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007570:	4950      	ldr	r1, [pc, #320]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007572:	4313      	orrs	r3, r2
 8007574:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007580:	2b00      	cmp	r3, #0
 8007582:	d00a      	beq.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007584:	4b4b      	ldr	r3, [pc, #300]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800758a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007592:	4948      	ldr	r1, [pc, #288]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007594:	4313      	orrs	r3, r2
 8007596:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d00a      	beq.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80075a6:	4b43      	ldr	r3, [pc, #268]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80075a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80075ac:	f023 0203 	bic.w	r2, r3, #3
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b4:	493f      	ldr	r1, [pc, #252]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80075b6:	4313      	orrs	r3, r2
 80075b8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d028      	beq.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80075c8:	4b3a      	ldr	r3, [pc, #232]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80075ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075d6:	4937      	ldr	r1, [pc, #220]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80075d8:	4313      	orrs	r3, r2
 80075da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075e6:	d106      	bne.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075e8:	4b32      	ldr	r3, [pc, #200]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80075ea:	68db      	ldr	r3, [r3, #12]
 80075ec:	4a31      	ldr	r2, [pc, #196]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80075ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075f2:	60d3      	str	r3, [r2, #12]
 80075f4:	e011      	b.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075fa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80075fe:	d10c      	bne.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	3304      	adds	r3, #4
 8007604:	2101      	movs	r1, #1
 8007606:	4618      	mov	r0, r3
 8007608:	f000 f8a4 	bl	8007754 <RCCEx_PLLSAI1_Config>
 800760c:	4603      	mov	r3, r0
 800760e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007610:	7cfb      	ldrb	r3, [r7, #19]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d001      	beq.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 8007616:	7cfb      	ldrb	r3, [r7, #19]
 8007618:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007622:	2b00      	cmp	r3, #0
 8007624:	d028      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007626:	4b23      	ldr	r3, [pc, #140]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800762c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007634:	491f      	ldr	r1, [pc, #124]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007636:	4313      	orrs	r3, r2
 8007638:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007640:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007644:	d106      	bne.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007646:	4b1b      	ldr	r3, [pc, #108]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007648:	68db      	ldr	r3, [r3, #12]
 800764a:	4a1a      	ldr	r2, [pc, #104]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800764c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007650:	60d3      	str	r3, [r2, #12]
 8007652:	e011      	b.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007658:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800765c:	d10c      	bne.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	3304      	adds	r3, #4
 8007662:	2101      	movs	r1, #1
 8007664:	4618      	mov	r0, r3
 8007666:	f000 f875 	bl	8007754 <RCCEx_PLLSAI1_Config>
 800766a:	4603      	mov	r3, r0
 800766c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800766e:	7cfb      	ldrb	r3, [r7, #19]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d001      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 8007674:	7cfb      	ldrb	r3, [r7, #19]
 8007676:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007680:	2b00      	cmp	r3, #0
 8007682:	d02b      	beq.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007684:	4b0b      	ldr	r3, [pc, #44]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800768a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007692:	4908      	ldr	r1, [pc, #32]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007694:	4313      	orrs	r3, r2
 8007696:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800769e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80076a2:	d109      	bne.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076a4:	4b03      	ldr	r3, [pc, #12]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80076a6:	68db      	ldr	r3, [r3, #12]
 80076a8:	4a02      	ldr	r2, [pc, #8]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80076aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80076ae:	60d3      	str	r3, [r2, #12]
 80076b0:	e014      	b.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x460>
 80076b2:	bf00      	nop
 80076b4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80076c0:	d10c      	bne.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	3304      	adds	r3, #4
 80076c6:	2101      	movs	r1, #1
 80076c8:	4618      	mov	r0, r3
 80076ca:	f000 f843 	bl	8007754 <RCCEx_PLLSAI1_Config>
 80076ce:	4603      	mov	r3, r0
 80076d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80076d2:	7cfb      	ldrb	r3, [r7, #19]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d001      	beq.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 80076d8:	7cfb      	ldrb	r3, [r7, #19]
 80076da:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d01c      	beq.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80076e8:	4b19      	ldr	r3, [pc, #100]	; (8007750 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80076ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076f6:	4916      	ldr	r1, [pc, #88]	; (8007750 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80076f8:	4313      	orrs	r3, r2
 80076fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007702:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007706:	d10c      	bne.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	3304      	adds	r3, #4
 800770c:	2102      	movs	r1, #2
 800770e:	4618      	mov	r0, r3
 8007710:	f000 f820 	bl	8007754 <RCCEx_PLLSAI1_Config>
 8007714:	4603      	mov	r3, r0
 8007716:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007718:	7cfb      	ldrb	r3, [r7, #19]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d001      	beq.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 800771e:	7cfb      	ldrb	r3, [r7, #19]
 8007720:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00a      	beq.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800772e:	4b08      	ldr	r3, [pc, #32]	; (8007750 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8007730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007734:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800773c:	4904      	ldr	r1, [pc, #16]	; (8007750 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800773e:	4313      	orrs	r3, r2
 8007740:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007744:	7cbb      	ldrb	r3, [r7, #18]
}
 8007746:	4618      	mov	r0, r3
 8007748:	3718      	adds	r7, #24
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}
 800774e:	bf00      	nop
 8007750:	40021000 	.word	0x40021000

08007754 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800775e:	2300      	movs	r3, #0
 8007760:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007762:	4b74      	ldr	r3, [pc, #464]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	f003 0303 	and.w	r3, r3, #3
 800776a:	2b00      	cmp	r3, #0
 800776c:	d018      	beq.n	80077a0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800776e:	4b71      	ldr	r3, [pc, #452]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007770:	68db      	ldr	r3, [r3, #12]
 8007772:	f003 0203 	and.w	r2, r3, #3
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	429a      	cmp	r2, r3
 800777c:	d10d      	bne.n	800779a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
       ||
 8007782:	2b00      	cmp	r3, #0
 8007784:	d009      	beq.n	800779a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007786:	4b6b      	ldr	r3, [pc, #428]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	091b      	lsrs	r3, r3, #4
 800778c:	f003 0307 	and.w	r3, r3, #7
 8007790:	1c5a      	adds	r2, r3, #1
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	685b      	ldr	r3, [r3, #4]
       ||
 8007796:	429a      	cmp	r2, r3
 8007798:	d047      	beq.n	800782a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800779a:	2301      	movs	r3, #1
 800779c:	73fb      	strb	r3, [r7, #15]
 800779e:	e044      	b.n	800782a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2b03      	cmp	r3, #3
 80077a6:	d018      	beq.n	80077da <RCCEx_PLLSAI1_Config+0x86>
 80077a8:	2b03      	cmp	r3, #3
 80077aa:	d825      	bhi.n	80077f8 <RCCEx_PLLSAI1_Config+0xa4>
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d002      	beq.n	80077b6 <RCCEx_PLLSAI1_Config+0x62>
 80077b0:	2b02      	cmp	r3, #2
 80077b2:	d009      	beq.n	80077c8 <RCCEx_PLLSAI1_Config+0x74>
 80077b4:	e020      	b.n	80077f8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80077b6:	4b5f      	ldr	r3, [pc, #380]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f003 0302 	and.w	r3, r3, #2
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d11d      	bne.n	80077fe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80077c6:	e01a      	b.n	80077fe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80077c8:	4b5a      	ldr	r3, [pc, #360]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d116      	bne.n	8007802 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80077d8:	e013      	b.n	8007802 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80077da:	4b56      	ldr	r3, [pc, #344]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d10f      	bne.n	8007806 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80077e6:	4b53      	ldr	r3, [pc, #332]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d109      	bne.n	8007806 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80077f6:	e006      	b.n	8007806 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	73fb      	strb	r3, [r7, #15]
      break;
 80077fc:	e004      	b.n	8007808 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80077fe:	bf00      	nop
 8007800:	e002      	b.n	8007808 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007802:	bf00      	nop
 8007804:	e000      	b.n	8007808 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007806:	bf00      	nop
    }

    if(status == HAL_OK)
 8007808:	7bfb      	ldrb	r3, [r7, #15]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d10d      	bne.n	800782a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800780e:	4b49      	ldr	r3, [pc, #292]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6819      	ldr	r1, [r3, #0]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	3b01      	subs	r3, #1
 8007820:	011b      	lsls	r3, r3, #4
 8007822:	430b      	orrs	r3, r1
 8007824:	4943      	ldr	r1, [pc, #268]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007826:	4313      	orrs	r3, r2
 8007828:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800782a:	7bfb      	ldrb	r3, [r7, #15]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d17c      	bne.n	800792a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007830:	4b40      	ldr	r3, [pc, #256]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	4a3f      	ldr	r2, [pc, #252]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007836:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800783a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800783c:	f7fc ffbc 	bl	80047b8 <HAL_GetTick>
 8007840:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007842:	e009      	b.n	8007858 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007844:	f7fc ffb8 	bl	80047b8 <HAL_GetTick>
 8007848:	4602      	mov	r2, r0
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	2b02      	cmp	r3, #2
 8007850:	d902      	bls.n	8007858 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007852:	2303      	movs	r3, #3
 8007854:	73fb      	strb	r3, [r7, #15]
        break;
 8007856:	e005      	b.n	8007864 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007858:	4b36      	ldr	r3, [pc, #216]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007860:	2b00      	cmp	r3, #0
 8007862:	d1ef      	bne.n	8007844 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007864:	7bfb      	ldrb	r3, [r7, #15]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d15f      	bne.n	800792a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d110      	bne.n	8007892 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007870:	4b30      	ldr	r3, [pc, #192]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007872:	691b      	ldr	r3, [r3, #16]
 8007874:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8007878:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800787c:	687a      	ldr	r2, [r7, #4]
 800787e:	6892      	ldr	r2, [r2, #8]
 8007880:	0211      	lsls	r1, r2, #8
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	68d2      	ldr	r2, [r2, #12]
 8007886:	06d2      	lsls	r2, r2, #27
 8007888:	430a      	orrs	r2, r1
 800788a:	492a      	ldr	r1, [pc, #168]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 800788c:	4313      	orrs	r3, r2
 800788e:	610b      	str	r3, [r1, #16]
 8007890:	e027      	b.n	80078e2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	2b01      	cmp	r3, #1
 8007896:	d112      	bne.n	80078be <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007898:	4b26      	ldr	r3, [pc, #152]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 800789a:	691b      	ldr	r3, [r3, #16]
 800789c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80078a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	6892      	ldr	r2, [r2, #8]
 80078a8:	0211      	lsls	r1, r2, #8
 80078aa:	687a      	ldr	r2, [r7, #4]
 80078ac:	6912      	ldr	r2, [r2, #16]
 80078ae:	0852      	lsrs	r2, r2, #1
 80078b0:	3a01      	subs	r2, #1
 80078b2:	0552      	lsls	r2, r2, #21
 80078b4:	430a      	orrs	r2, r1
 80078b6:	491f      	ldr	r1, [pc, #124]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 80078b8:	4313      	orrs	r3, r2
 80078ba:	610b      	str	r3, [r1, #16]
 80078bc:	e011      	b.n	80078e2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80078be:	4b1d      	ldr	r3, [pc, #116]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80078c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80078ca:	687a      	ldr	r2, [r7, #4]
 80078cc:	6892      	ldr	r2, [r2, #8]
 80078ce:	0211      	lsls	r1, r2, #8
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	6952      	ldr	r2, [r2, #20]
 80078d4:	0852      	lsrs	r2, r2, #1
 80078d6:	3a01      	subs	r2, #1
 80078d8:	0652      	lsls	r2, r2, #25
 80078da:	430a      	orrs	r2, r1
 80078dc:	4915      	ldr	r1, [pc, #84]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 80078de:	4313      	orrs	r3, r2
 80078e0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80078e2:	4b14      	ldr	r3, [pc, #80]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a13      	ldr	r2, [pc, #76]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 80078e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80078ec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078ee:	f7fc ff63 	bl	80047b8 <HAL_GetTick>
 80078f2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80078f4:	e009      	b.n	800790a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80078f6:	f7fc ff5f 	bl	80047b8 <HAL_GetTick>
 80078fa:	4602      	mov	r2, r0
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	1ad3      	subs	r3, r2, r3
 8007900:	2b02      	cmp	r3, #2
 8007902:	d902      	bls.n	800790a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007904:	2303      	movs	r3, #3
 8007906:	73fb      	strb	r3, [r7, #15]
          break;
 8007908:	e005      	b.n	8007916 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800790a:	4b0a      	ldr	r3, [pc, #40]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007912:	2b00      	cmp	r3, #0
 8007914:	d0ef      	beq.n	80078f6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8007916:	7bfb      	ldrb	r3, [r7, #15]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d106      	bne.n	800792a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800791c:	4b05      	ldr	r3, [pc, #20]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 800791e:	691a      	ldr	r2, [r3, #16]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	699b      	ldr	r3, [r3, #24]
 8007924:	4903      	ldr	r1, [pc, #12]	; (8007934 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007926:	4313      	orrs	r3, r2
 8007928:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800792a:	7bfb      	ldrb	r3, [r7, #15]
}
 800792c:	4618      	mov	r0, r3
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}
 8007934:	40021000 	.word	0x40021000

08007938 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b084      	sub	sp, #16
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d101      	bne.n	800794a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007946:	2301      	movs	r3, #1
 8007948:	e095      	b.n	8007a76 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800794e:	2b00      	cmp	r3, #0
 8007950:	d108      	bne.n	8007964 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800795a:	d009      	beq.n	8007970 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	61da      	str	r2, [r3, #28]
 8007962:	e005      	b.n	8007970 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2200      	movs	r2, #0
 8007968:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2200      	movs	r2, #0
 800796e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2200      	movs	r2, #0
 8007974:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800797c:	b2db      	uxtb	r3, r3
 800797e:	2b00      	cmp	r3, #0
 8007980:	d106      	bne.n	8007990 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2200      	movs	r2, #0
 8007986:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f7fc fc84 	bl	8004298 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2202      	movs	r2, #2
 8007994:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079a6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	68db      	ldr	r3, [r3, #12]
 80079ac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80079b0:	d902      	bls.n	80079b8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80079b2:	2300      	movs	r3, #0
 80079b4:	60fb      	str	r3, [r7, #12]
 80079b6:	e002      	b.n	80079be <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80079b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80079bc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80079c6:	d007      	beq.n	80079d8 <HAL_SPI_Init+0xa0>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	68db      	ldr	r3, [r3, #12]
 80079cc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80079d0:	d002      	beq.n	80079d8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2200      	movs	r2, #0
 80079d6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80079e8:	431a      	orrs	r2, r3
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	691b      	ldr	r3, [r3, #16]
 80079ee:	f003 0302 	and.w	r3, r3, #2
 80079f2:	431a      	orrs	r2, r3
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	695b      	ldr	r3, [r3, #20]
 80079f8:	f003 0301 	and.w	r3, r3, #1
 80079fc:	431a      	orrs	r2, r3
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	699b      	ldr	r3, [r3, #24]
 8007a02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a06:	431a      	orrs	r2, r3
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	69db      	ldr	r3, [r3, #28]
 8007a0c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007a10:	431a      	orrs	r2, r3
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a1b      	ldr	r3, [r3, #32]
 8007a16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a1a:	ea42 0103 	orr.w	r1, r2, r3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a22:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	699b      	ldr	r3, [r3, #24]
 8007a32:	0c1b      	lsrs	r3, r3, #16
 8007a34:	f003 0204 	and.w	r2, r3, #4
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a3c:	f003 0310 	and.w	r3, r3, #16
 8007a40:	431a      	orrs	r2, r3
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a46:	f003 0308 	and.w	r3, r3, #8
 8007a4a:	431a      	orrs	r2, r3
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	68db      	ldr	r3, [r3, #12]
 8007a50:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007a54:	ea42 0103 	orr.w	r1, r2, r3
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	430a      	orrs	r2, r1
 8007a64:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2201      	movs	r2, #1
 8007a70:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007a74:	2300      	movs	r3, #0
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3710      	adds	r7, #16
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}

08007a7e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a7e:	b580      	push	{r7, lr}
 8007a80:	b088      	sub	sp, #32
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	60f8      	str	r0, [r7, #12]
 8007a86:	60b9      	str	r1, [r7, #8]
 8007a88:	603b      	str	r3, [r7, #0]
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d101      	bne.n	8007aa0 <HAL_SPI_Transmit+0x22>
 8007a9c:	2302      	movs	r3, #2
 8007a9e:	e158      	b.n	8007d52 <HAL_SPI_Transmit+0x2d4>
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007aa8:	f7fc fe86 	bl	80047b8 <HAL_GetTick>
 8007aac:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007aae:	88fb      	ldrh	r3, [r7, #6]
 8007ab0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	2b01      	cmp	r3, #1
 8007abc:	d002      	beq.n	8007ac4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007abe:	2302      	movs	r3, #2
 8007ac0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007ac2:	e13d      	b.n	8007d40 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d002      	beq.n	8007ad0 <HAL_SPI_Transmit+0x52>
 8007aca:	88fb      	ldrh	r3, [r7, #6]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d102      	bne.n	8007ad6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007ad4:	e134      	b.n	8007d40 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2203      	movs	r2, #3
 8007ada:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	68ba      	ldr	r2, [r7, #8]
 8007ae8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	88fa      	ldrh	r2, [r7, #6]
 8007aee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	88fa      	ldrh	r2, [r7, #6]
 8007af4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2200      	movs	r2, #0
 8007afa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2200      	movs	r2, #0
 8007b00:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2200      	movs	r2, #0
 8007b16:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b20:	d10f      	bne.n	8007b42 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b30:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b40:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b4c:	2b40      	cmp	r3, #64	; 0x40
 8007b4e:	d007      	beq.n	8007b60 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b5e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	68db      	ldr	r3, [r3, #12]
 8007b64:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007b68:	d94b      	bls.n	8007c02 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d002      	beq.n	8007b78 <HAL_SPI_Transmit+0xfa>
 8007b72:	8afb      	ldrh	r3, [r7, #22]
 8007b74:	2b01      	cmp	r3, #1
 8007b76:	d13e      	bne.n	8007bf6 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b7c:	881a      	ldrh	r2, [r3, #0]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b88:	1c9a      	adds	r2, r3, #2
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	3b01      	subs	r3, #1
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007b9c:	e02b      	b.n	8007bf6 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	f003 0302 	and.w	r3, r3, #2
 8007ba8:	2b02      	cmp	r3, #2
 8007baa:	d112      	bne.n	8007bd2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bb0:	881a      	ldrh	r2, [r3, #0]
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bbc:	1c9a      	adds	r2, r3, #2
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	3b01      	subs	r3, #1
 8007bca:	b29a      	uxth	r2, r3
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007bd0:	e011      	b.n	8007bf6 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007bd2:	f7fc fdf1 	bl	80047b8 <HAL_GetTick>
 8007bd6:	4602      	mov	r2, r0
 8007bd8:	69bb      	ldr	r3, [r7, #24]
 8007bda:	1ad3      	subs	r3, r2, r3
 8007bdc:	683a      	ldr	r2, [r7, #0]
 8007bde:	429a      	cmp	r2, r3
 8007be0:	d803      	bhi.n	8007bea <HAL_SPI_Transmit+0x16c>
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007be8:	d102      	bne.n	8007bf0 <HAL_SPI_Transmit+0x172>
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d102      	bne.n	8007bf6 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8007bf0:	2303      	movs	r3, #3
 8007bf2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007bf4:	e0a4      	b.n	8007d40 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d1ce      	bne.n	8007b9e <HAL_SPI_Transmit+0x120>
 8007c00:	e07c      	b.n	8007cfc <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d002      	beq.n	8007c10 <HAL_SPI_Transmit+0x192>
 8007c0a:	8afb      	ldrh	r3, [r7, #22]
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d170      	bne.n	8007cf2 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	2b01      	cmp	r3, #1
 8007c18:	d912      	bls.n	8007c40 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c1e:	881a      	ldrh	r2, [r3, #0]
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c2a:	1c9a      	adds	r2, r3, #2
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c34:	b29b      	uxth	r3, r3
 8007c36:	3b02      	subs	r3, #2
 8007c38:	b29a      	uxth	r2, r3
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007c3e:	e058      	b.n	8007cf2 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	330c      	adds	r3, #12
 8007c4a:	7812      	ldrb	r2, [r2, #0]
 8007c4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c52:	1c5a      	adds	r2, r3, #1
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	3b01      	subs	r3, #1
 8007c60:	b29a      	uxth	r2, r3
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007c66:	e044      	b.n	8007cf2 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	f003 0302 	and.w	r3, r3, #2
 8007c72:	2b02      	cmp	r3, #2
 8007c74:	d12b      	bne.n	8007cce <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d912      	bls.n	8007ca6 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c84:	881a      	ldrh	r2, [r3, #0]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c90:	1c9a      	adds	r2, r3, #2
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	3b02      	subs	r3, #2
 8007c9e:	b29a      	uxth	r2, r3
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007ca4:	e025      	b.n	8007cf2 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	330c      	adds	r3, #12
 8007cb0:	7812      	ldrb	r2, [r2, #0]
 8007cb2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cb8:	1c5a      	adds	r2, r3, #1
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cc2:	b29b      	uxth	r3, r3
 8007cc4:	3b01      	subs	r3, #1
 8007cc6:	b29a      	uxth	r2, r3
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007ccc:	e011      	b.n	8007cf2 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007cce:	f7fc fd73 	bl	80047b8 <HAL_GetTick>
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	69bb      	ldr	r3, [r7, #24]
 8007cd6:	1ad3      	subs	r3, r2, r3
 8007cd8:	683a      	ldr	r2, [r7, #0]
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d803      	bhi.n	8007ce6 <HAL_SPI_Transmit+0x268>
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ce4:	d102      	bne.n	8007cec <HAL_SPI_Transmit+0x26e>
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d102      	bne.n	8007cf2 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8007cec:	2303      	movs	r3, #3
 8007cee:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007cf0:	e026      	b.n	8007d40 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cf6:	b29b      	uxth	r3, r3
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d1b5      	bne.n	8007c68 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007cfc:	69ba      	ldr	r2, [r7, #24]
 8007cfe:	6839      	ldr	r1, [r7, #0]
 8007d00:	68f8      	ldr	r0, [r7, #12]
 8007d02:	f000 fce3 	bl	80086cc <SPI_EndRxTxTransaction>
 8007d06:	4603      	mov	r3, r0
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d002      	beq.n	8007d12 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2220      	movs	r2, #32
 8007d10:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d10a      	bne.n	8007d30 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	613b      	str	r3, [r7, #16]
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	68db      	ldr	r3, [r3, #12]
 8007d24:	613b      	str	r3, [r7, #16]
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	613b      	str	r3, [r7, #16]
 8007d2e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d002      	beq.n	8007d3e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	77fb      	strb	r3, [r7, #31]
 8007d3c:	e000      	b.n	8007d40 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8007d3e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007d50:	7ffb      	ldrb	r3, [r7, #31]
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3720      	adds	r7, #32
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}

08007d5a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d5a:	b580      	push	{r7, lr}
 8007d5c:	b088      	sub	sp, #32
 8007d5e:	af02      	add	r7, sp, #8
 8007d60:	60f8      	str	r0, [r7, #12]
 8007d62:	60b9      	str	r1, [r7, #8]
 8007d64:	603b      	str	r3, [r7, #0]
 8007d66:	4613      	mov	r3, r2
 8007d68:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d76:	d112      	bne.n	8007d9e <HAL_SPI_Receive+0x44>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	689b      	ldr	r3, [r3, #8]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d10e      	bne.n	8007d9e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2204      	movs	r2, #4
 8007d84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007d88:	88fa      	ldrh	r2, [r7, #6]
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	9300      	str	r3, [sp, #0]
 8007d8e:	4613      	mov	r3, r2
 8007d90:	68ba      	ldr	r2, [r7, #8]
 8007d92:	68b9      	ldr	r1, [r7, #8]
 8007d94:	68f8      	ldr	r0, [r7, #12]
 8007d96:	f000 f910 	bl	8007fba <HAL_SPI_TransmitReceive>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	e109      	b.n	8007fb2 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d101      	bne.n	8007dac <HAL_SPI_Receive+0x52>
 8007da8:	2302      	movs	r3, #2
 8007daa:	e102      	b.n	8007fb2 <HAL_SPI_Receive+0x258>
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2201      	movs	r2, #1
 8007db0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007db4:	f7fc fd00 	bl	80047b8 <HAL_GetTick>
 8007db8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007dc0:	b2db      	uxtb	r3, r3
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	d002      	beq.n	8007dcc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007dc6:	2302      	movs	r3, #2
 8007dc8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007dca:	e0e9      	b.n	8007fa0 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d002      	beq.n	8007dd8 <HAL_SPI_Receive+0x7e>
 8007dd2:	88fb      	ldrh	r3, [r7, #6]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d102      	bne.n	8007dde <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007ddc:	e0e0      	b.n	8007fa0 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2204      	movs	r2, #4
 8007de2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2200      	movs	r2, #0
 8007dea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	88fa      	ldrh	r2, [r7, #6]
 8007df6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	88fa      	ldrh	r2, [r7, #6]
 8007dfe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2200      	movs	r2, #0
 8007e06:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2200      	movs	r2, #0
 8007e12:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2200      	movs	r2, #0
 8007e18:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	68db      	ldr	r3, [r3, #12]
 8007e24:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007e28:	d908      	bls.n	8007e3c <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	685a      	ldr	r2, [r3, #4]
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007e38:	605a      	str	r2, [r3, #4]
 8007e3a:	e007      	b.n	8007e4c <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	685a      	ldr	r2, [r3, #4]
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007e4a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e54:	d10f      	bne.n	8007e76 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e64:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	681a      	ldr	r2, [r3, #0]
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007e74:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e80:	2b40      	cmp	r3, #64	; 0x40
 8007e82:	d007      	beq.n	8007e94 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e92:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	68db      	ldr	r3, [r3, #12]
 8007e98:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007e9c:	d867      	bhi.n	8007f6e <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007e9e:	e030      	b.n	8007f02 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	689b      	ldr	r3, [r3, #8]
 8007ea6:	f003 0301 	and.w	r3, r3, #1
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d117      	bne.n	8007ede <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f103 020c 	add.w	r2, r3, #12
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eba:	7812      	ldrb	r2, [r2, #0]
 8007ebc:	b2d2      	uxtb	r2, r2
 8007ebe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ec4:	1c5a      	adds	r2, r3, #1
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007ed0:	b29b      	uxth	r3, r3
 8007ed2:	3b01      	subs	r3, #1
 8007ed4:	b29a      	uxth	r2, r3
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8007edc:	e011      	b.n	8007f02 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ede:	f7fc fc6b 	bl	80047b8 <HAL_GetTick>
 8007ee2:	4602      	mov	r2, r0
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	1ad3      	subs	r3, r2, r3
 8007ee8:	683a      	ldr	r2, [r7, #0]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d803      	bhi.n	8007ef6 <HAL_SPI_Receive+0x19c>
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ef4:	d102      	bne.n	8007efc <HAL_SPI_Receive+0x1a2>
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d102      	bne.n	8007f02 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8007efc:	2303      	movs	r3, #3
 8007efe:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007f00:	e04e      	b.n	8007fa0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007f08:	b29b      	uxth	r3, r3
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d1c8      	bne.n	8007ea0 <HAL_SPI_Receive+0x146>
 8007f0e:	e034      	b.n	8007f7a <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	f003 0301 	and.w	r3, r3, #1
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d115      	bne.n	8007f4a <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68da      	ldr	r2, [r3, #12]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f28:	b292      	uxth	r2, r2
 8007f2a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f30:	1c9a      	adds	r2, r3, #2
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	3b01      	subs	r3, #1
 8007f40:	b29a      	uxth	r2, r3
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8007f48:	e011      	b.n	8007f6e <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f4a:	f7fc fc35 	bl	80047b8 <HAL_GetTick>
 8007f4e:	4602      	mov	r2, r0
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	1ad3      	subs	r3, r2, r3
 8007f54:	683a      	ldr	r2, [r7, #0]
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d803      	bhi.n	8007f62 <HAL_SPI_Receive+0x208>
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f60:	d102      	bne.n	8007f68 <HAL_SPI_Receive+0x20e>
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d102      	bne.n	8007f6e <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8007f68:	2303      	movs	r3, #3
 8007f6a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007f6c:	e018      	b.n	8007fa0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d1ca      	bne.n	8007f10 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f7a:	693a      	ldr	r2, [r7, #16]
 8007f7c:	6839      	ldr	r1, [r7, #0]
 8007f7e:	68f8      	ldr	r0, [r7, #12]
 8007f80:	f000 fb4c 	bl	800861c <SPI_EndRxTransaction>
 8007f84:	4603      	mov	r3, r0
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d002      	beq.n	8007f90 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2220      	movs	r2, #32
 8007f8e:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d002      	beq.n	8007f9e <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	75fb      	strb	r3, [r7, #23]
 8007f9c:	e000      	b.n	8007fa0 <HAL_SPI_Receive+0x246>
  }

error :
 8007f9e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2200      	movs	r2, #0
 8007fac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007fb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	3718      	adds	r7, #24
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}

08007fba <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007fba:	b580      	push	{r7, lr}
 8007fbc:	b08a      	sub	sp, #40	; 0x28
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	60f8      	str	r0, [r7, #12]
 8007fc2:	60b9      	str	r1, [r7, #8]
 8007fc4:	607a      	str	r2, [r7, #4]
 8007fc6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007fc8:	2301      	movs	r3, #1
 8007fca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d101      	bne.n	8007fe0 <HAL_SPI_TransmitReceive+0x26>
 8007fdc:	2302      	movs	r3, #2
 8007fde:	e1fb      	b.n	80083d8 <HAL_SPI_TransmitReceive+0x41e>
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007fe8:	f7fc fbe6 	bl	80047b8 <HAL_GetTick>
 8007fec:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ff4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007ffc:	887b      	ldrh	r3, [r7, #2]
 8007ffe:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008000:	887b      	ldrh	r3, [r7, #2]
 8008002:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008004:	7efb      	ldrb	r3, [r7, #27]
 8008006:	2b01      	cmp	r3, #1
 8008008:	d00e      	beq.n	8008028 <HAL_SPI_TransmitReceive+0x6e>
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008010:	d106      	bne.n	8008020 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d102      	bne.n	8008020 <HAL_SPI_TransmitReceive+0x66>
 800801a:	7efb      	ldrb	r3, [r7, #27]
 800801c:	2b04      	cmp	r3, #4
 800801e:	d003      	beq.n	8008028 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008020:	2302      	movs	r3, #2
 8008022:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008026:	e1cd      	b.n	80083c4 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d005      	beq.n	800803a <HAL_SPI_TransmitReceive+0x80>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d002      	beq.n	800803a <HAL_SPI_TransmitReceive+0x80>
 8008034:	887b      	ldrh	r3, [r7, #2]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d103      	bne.n	8008042 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800803a:	2301      	movs	r3, #1
 800803c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008040:	e1c0      	b.n	80083c4 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008048:	b2db      	uxtb	r3, r3
 800804a:	2b04      	cmp	r3, #4
 800804c:	d003      	beq.n	8008056 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2205      	movs	r2, #5
 8008052:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2200      	movs	r2, #0
 800805a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	887a      	ldrh	r2, [r7, #2]
 8008066:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	887a      	ldrh	r2, [r7, #2]
 800806e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	68ba      	ldr	r2, [r7, #8]
 8008076:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	887a      	ldrh	r2, [r7, #2]
 800807c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	887a      	ldrh	r2, [r7, #2]
 8008082:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2200      	movs	r2, #0
 8008088:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2200      	movs	r2, #0
 800808e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	68db      	ldr	r3, [r3, #12]
 8008094:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008098:	d802      	bhi.n	80080a0 <HAL_SPI_TransmitReceive+0xe6>
 800809a:	8a3b      	ldrh	r3, [r7, #16]
 800809c:	2b01      	cmp	r3, #1
 800809e:	d908      	bls.n	80080b2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	685a      	ldr	r2, [r3, #4]
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80080ae:	605a      	str	r2, [r3, #4]
 80080b0:	e007      	b.n	80080c2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	685a      	ldr	r2, [r3, #4]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80080c0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080cc:	2b40      	cmp	r3, #64	; 0x40
 80080ce:	d007      	beq.n	80080e0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	681a      	ldr	r2, [r3, #0]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80080de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	68db      	ldr	r3, [r3, #12]
 80080e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80080e8:	d97c      	bls.n	80081e4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	685b      	ldr	r3, [r3, #4]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d002      	beq.n	80080f8 <HAL_SPI_TransmitReceive+0x13e>
 80080f2:	8a7b      	ldrh	r3, [r7, #18]
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d169      	bne.n	80081cc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080fc:	881a      	ldrh	r2, [r3, #0]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008108:	1c9a      	adds	r2, r3, #2
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008112:	b29b      	uxth	r3, r3
 8008114:	3b01      	subs	r3, #1
 8008116:	b29a      	uxth	r2, r3
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800811c:	e056      	b.n	80081cc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	f003 0302 	and.w	r3, r3, #2
 8008128:	2b02      	cmp	r3, #2
 800812a:	d11b      	bne.n	8008164 <HAL_SPI_TransmitReceive+0x1aa>
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008130:	b29b      	uxth	r3, r3
 8008132:	2b00      	cmp	r3, #0
 8008134:	d016      	beq.n	8008164 <HAL_SPI_TransmitReceive+0x1aa>
 8008136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008138:	2b01      	cmp	r3, #1
 800813a:	d113      	bne.n	8008164 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008140:	881a      	ldrh	r2, [r3, #0]
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800814c:	1c9a      	adds	r2, r3, #2
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008156:	b29b      	uxth	r3, r3
 8008158:	3b01      	subs	r3, #1
 800815a:	b29a      	uxth	r2, r3
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008160:	2300      	movs	r3, #0
 8008162:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	f003 0301 	and.w	r3, r3, #1
 800816e:	2b01      	cmp	r3, #1
 8008170:	d11c      	bne.n	80081ac <HAL_SPI_TransmitReceive+0x1f2>
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008178:	b29b      	uxth	r3, r3
 800817a:	2b00      	cmp	r3, #0
 800817c:	d016      	beq.n	80081ac <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	68da      	ldr	r2, [r3, #12]
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008188:	b292      	uxth	r2, r2
 800818a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008190:	1c9a      	adds	r2, r3, #2
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800819c:	b29b      	uxth	r3, r3
 800819e:	3b01      	subs	r3, #1
 80081a0:	b29a      	uxth	r2, r3
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80081a8:	2301      	movs	r3, #1
 80081aa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80081ac:	f7fc fb04 	bl	80047b8 <HAL_GetTick>
 80081b0:	4602      	mov	r2, r0
 80081b2:	69fb      	ldr	r3, [r7, #28]
 80081b4:	1ad3      	subs	r3, r2, r3
 80081b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d807      	bhi.n	80081cc <HAL_SPI_TransmitReceive+0x212>
 80081bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c2:	d003      	beq.n	80081cc <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80081c4:	2303      	movs	r3, #3
 80081c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80081ca:	e0fb      	b.n	80083c4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081d0:	b29b      	uxth	r3, r3
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d1a3      	bne.n	800811e <HAL_SPI_TransmitReceive+0x164>
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081dc:	b29b      	uxth	r3, r3
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d19d      	bne.n	800811e <HAL_SPI_TransmitReceive+0x164>
 80081e2:	e0df      	b.n	80083a4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d003      	beq.n	80081f4 <HAL_SPI_TransmitReceive+0x23a>
 80081ec:	8a7b      	ldrh	r3, [r7, #18]
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	f040 80cb 	bne.w	800838a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d912      	bls.n	8008224 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008202:	881a      	ldrh	r2, [r3, #0]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800820e:	1c9a      	adds	r2, r3, #2
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008218:	b29b      	uxth	r3, r3
 800821a:	3b02      	subs	r3, #2
 800821c:	b29a      	uxth	r2, r3
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008222:	e0b2      	b.n	800838a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	330c      	adds	r3, #12
 800822e:	7812      	ldrb	r2, [r2, #0]
 8008230:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008236:	1c5a      	adds	r2, r3, #1
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008240:	b29b      	uxth	r3, r3
 8008242:	3b01      	subs	r3, #1
 8008244:	b29a      	uxth	r2, r3
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800824a:	e09e      	b.n	800838a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	f003 0302 	and.w	r3, r3, #2
 8008256:	2b02      	cmp	r3, #2
 8008258:	d134      	bne.n	80082c4 <HAL_SPI_TransmitReceive+0x30a>
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800825e:	b29b      	uxth	r3, r3
 8008260:	2b00      	cmp	r3, #0
 8008262:	d02f      	beq.n	80082c4 <HAL_SPI_TransmitReceive+0x30a>
 8008264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008266:	2b01      	cmp	r3, #1
 8008268:	d12c      	bne.n	80082c4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800826e:	b29b      	uxth	r3, r3
 8008270:	2b01      	cmp	r3, #1
 8008272:	d912      	bls.n	800829a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008278:	881a      	ldrh	r2, [r3, #0]
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008284:	1c9a      	adds	r2, r3, #2
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800828e:	b29b      	uxth	r3, r3
 8008290:	3b02      	subs	r3, #2
 8008292:	b29a      	uxth	r2, r3
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008298:	e012      	b.n	80082c0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	330c      	adds	r3, #12
 80082a4:	7812      	ldrb	r2, [r2, #0]
 80082a6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082ac:	1c5a      	adds	r2, r3, #1
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082b6:	b29b      	uxth	r3, r3
 80082b8:	3b01      	subs	r3, #1
 80082ba:	b29a      	uxth	r2, r3
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80082c0:	2300      	movs	r3, #0
 80082c2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	689b      	ldr	r3, [r3, #8]
 80082ca:	f003 0301 	and.w	r3, r3, #1
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d148      	bne.n	8008364 <HAL_SPI_TransmitReceive+0x3aa>
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80082d8:	b29b      	uxth	r3, r3
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d042      	beq.n	8008364 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d923      	bls.n	8008332 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	68da      	ldr	r2, [r3, #12]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082f4:	b292      	uxth	r2, r2
 80082f6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082fc:	1c9a      	adds	r2, r3, #2
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008308:	b29b      	uxth	r3, r3
 800830a:	3b02      	subs	r3, #2
 800830c:	b29a      	uxth	r2, r3
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800831a:	b29b      	uxth	r3, r3
 800831c:	2b01      	cmp	r3, #1
 800831e:	d81f      	bhi.n	8008360 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	685a      	ldr	r2, [r3, #4]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800832e:	605a      	str	r2, [r3, #4]
 8008330:	e016      	b.n	8008360 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f103 020c 	add.w	r2, r3, #12
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800833e:	7812      	ldrb	r2, [r2, #0]
 8008340:	b2d2      	uxtb	r2, r2
 8008342:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008348:	1c5a      	adds	r2, r3, #1
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008354:	b29b      	uxth	r3, r3
 8008356:	3b01      	subs	r3, #1
 8008358:	b29a      	uxth	r2, r3
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008360:	2301      	movs	r3, #1
 8008362:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008364:	f7fc fa28 	bl	80047b8 <HAL_GetTick>
 8008368:	4602      	mov	r2, r0
 800836a:	69fb      	ldr	r3, [r7, #28]
 800836c:	1ad3      	subs	r3, r2, r3
 800836e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008370:	429a      	cmp	r2, r3
 8008372:	d803      	bhi.n	800837c <HAL_SPI_TransmitReceive+0x3c2>
 8008374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800837a:	d102      	bne.n	8008382 <HAL_SPI_TransmitReceive+0x3c8>
 800837c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800837e:	2b00      	cmp	r3, #0
 8008380:	d103      	bne.n	800838a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8008382:	2303      	movs	r3, #3
 8008384:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008388:	e01c      	b.n	80083c4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800838e:	b29b      	uxth	r3, r3
 8008390:	2b00      	cmp	r3, #0
 8008392:	f47f af5b 	bne.w	800824c <HAL_SPI_TransmitReceive+0x292>
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800839c:	b29b      	uxth	r3, r3
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f47f af54 	bne.w	800824c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80083a4:	69fa      	ldr	r2, [r7, #28]
 80083a6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80083a8:	68f8      	ldr	r0, [r7, #12]
 80083aa:	f000 f98f 	bl	80086cc <SPI_EndRxTxTransaction>
 80083ae:	4603      	mov	r3, r0
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d006      	beq.n	80083c2 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80083b4:	2301      	movs	r3, #1
 80083b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2220      	movs	r2, #32
 80083be:	661a      	str	r2, [r3, #96]	; 0x60
 80083c0:	e000      	b.n	80083c4 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80083c2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2201      	movs	r2, #1
 80083c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2200      	movs	r2, #0
 80083d0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80083d4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3728      	adds	r7, #40	; 0x28
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b088      	sub	sp, #32
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	60f8      	str	r0, [r7, #12]
 80083e8:	60b9      	str	r1, [r7, #8]
 80083ea:	603b      	str	r3, [r7, #0]
 80083ec:	4613      	mov	r3, r2
 80083ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80083f0:	f7fc f9e2 	bl	80047b8 <HAL_GetTick>
 80083f4:	4602      	mov	r2, r0
 80083f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083f8:	1a9b      	subs	r3, r3, r2
 80083fa:	683a      	ldr	r2, [r7, #0]
 80083fc:	4413      	add	r3, r2
 80083fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008400:	f7fc f9da 	bl	80047b8 <HAL_GetTick>
 8008404:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008406:	4b39      	ldr	r3, [pc, #228]	; (80084ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	015b      	lsls	r3, r3, #5
 800840c:	0d1b      	lsrs	r3, r3, #20
 800840e:	69fa      	ldr	r2, [r7, #28]
 8008410:	fb02 f303 	mul.w	r3, r2, r3
 8008414:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008416:	e054      	b.n	80084c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800841e:	d050      	beq.n	80084c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008420:	f7fc f9ca 	bl	80047b8 <HAL_GetTick>
 8008424:	4602      	mov	r2, r0
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	1ad3      	subs	r3, r2, r3
 800842a:	69fa      	ldr	r2, [r7, #28]
 800842c:	429a      	cmp	r2, r3
 800842e:	d902      	bls.n	8008436 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008430:	69fb      	ldr	r3, [r7, #28]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d13d      	bne.n	80084b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	685a      	ldr	r2, [r3, #4]
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008444:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800844e:	d111      	bne.n	8008474 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	689b      	ldr	r3, [r3, #8]
 8008454:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008458:	d004      	beq.n	8008464 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008462:	d107      	bne.n	8008474 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008472:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008478:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800847c:	d10f      	bne.n	800849e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800848c:	601a      	str	r2, [r3, #0]
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	681a      	ldr	r2, [r3, #0]
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800849c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2201      	movs	r2, #1
 80084a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2200      	movs	r2, #0
 80084aa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80084ae:	2303      	movs	r3, #3
 80084b0:	e017      	b.n	80084e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d101      	bne.n	80084bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80084b8:	2300      	movs	r3, #0
 80084ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	3b01      	subs	r3, #1
 80084c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	689a      	ldr	r2, [r3, #8]
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	4013      	ands	r3, r2
 80084cc:	68ba      	ldr	r2, [r7, #8]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	bf0c      	ite	eq
 80084d2:	2301      	moveq	r3, #1
 80084d4:	2300      	movne	r3, #0
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	461a      	mov	r2, r3
 80084da:	79fb      	ldrb	r3, [r7, #7]
 80084dc:	429a      	cmp	r2, r3
 80084de:	d19b      	bne.n	8008418 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80084e0:	2300      	movs	r3, #0
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3720      	adds	r7, #32
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}
 80084ea:	bf00      	nop
 80084ec:	20000024 	.word	0x20000024

080084f0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b08a      	sub	sp, #40	; 0x28
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	60f8      	str	r0, [r7, #12]
 80084f8:	60b9      	str	r1, [r7, #8]
 80084fa:	607a      	str	r2, [r7, #4]
 80084fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80084fe:	2300      	movs	r3, #0
 8008500:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008502:	f7fc f959 	bl	80047b8 <HAL_GetTick>
 8008506:	4602      	mov	r2, r0
 8008508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800850a:	1a9b      	subs	r3, r3, r2
 800850c:	683a      	ldr	r2, [r7, #0]
 800850e:	4413      	add	r3, r2
 8008510:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8008512:	f7fc f951 	bl	80047b8 <HAL_GetTick>
 8008516:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	330c      	adds	r3, #12
 800851e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008520:	4b3d      	ldr	r3, [pc, #244]	; (8008618 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008522:	681a      	ldr	r2, [r3, #0]
 8008524:	4613      	mov	r3, r2
 8008526:	009b      	lsls	r3, r3, #2
 8008528:	4413      	add	r3, r2
 800852a:	00da      	lsls	r2, r3, #3
 800852c:	1ad3      	subs	r3, r2, r3
 800852e:	0d1b      	lsrs	r3, r3, #20
 8008530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008532:	fb02 f303 	mul.w	r3, r2, r3
 8008536:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008538:	e060      	b.n	80085fc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008540:	d107      	bne.n	8008552 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d104      	bne.n	8008552 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008548:	69fb      	ldr	r3, [r7, #28]
 800854a:	781b      	ldrb	r3, [r3, #0]
 800854c:	b2db      	uxtb	r3, r3
 800854e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008550:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008558:	d050      	beq.n	80085fc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800855a:	f7fc f92d 	bl	80047b8 <HAL_GetTick>
 800855e:	4602      	mov	r2, r0
 8008560:	6a3b      	ldr	r3, [r7, #32]
 8008562:	1ad3      	subs	r3, r2, r3
 8008564:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008566:	429a      	cmp	r2, r3
 8008568:	d902      	bls.n	8008570 <SPI_WaitFifoStateUntilTimeout+0x80>
 800856a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800856c:	2b00      	cmp	r3, #0
 800856e:	d13d      	bne.n	80085ec <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	685a      	ldr	r2, [r3, #4]
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800857e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008588:	d111      	bne.n	80085ae <SPI_WaitFifoStateUntilTimeout+0xbe>
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	689b      	ldr	r3, [r3, #8]
 800858e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008592:	d004      	beq.n	800859e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800859c:	d107      	bne.n	80085ae <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085ac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085b6:	d10f      	bne.n	80085d8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80085c6:	601a      	str	r2, [r3, #0]
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085d6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2201      	movs	r2, #1
 80085dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2200      	movs	r2, #0
 80085e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80085e8:	2303      	movs	r3, #3
 80085ea:	e010      	b.n	800860e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80085ec:	69bb      	ldr	r3, [r7, #24]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d101      	bne.n	80085f6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80085f2:	2300      	movs	r3, #0
 80085f4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80085f6:	69bb      	ldr	r3, [r7, #24]
 80085f8:	3b01      	subs	r3, #1
 80085fa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	689a      	ldr	r2, [r3, #8]
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	4013      	ands	r3, r2
 8008606:	687a      	ldr	r2, [r7, #4]
 8008608:	429a      	cmp	r2, r3
 800860a:	d196      	bne.n	800853a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800860c:	2300      	movs	r3, #0
}
 800860e:	4618      	mov	r0, r3
 8008610:	3728      	adds	r7, #40	; 0x28
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	20000024 	.word	0x20000024

0800861c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b086      	sub	sp, #24
 8008620:	af02      	add	r7, sp, #8
 8008622:	60f8      	str	r0, [r7, #12]
 8008624:	60b9      	str	r1, [r7, #8]
 8008626:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008630:	d111      	bne.n	8008656 <SPI_EndRxTransaction+0x3a>
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800863a:	d004      	beq.n	8008646 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008644:	d107      	bne.n	8008656 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008654:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	9300      	str	r3, [sp, #0]
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	2200      	movs	r2, #0
 800865e:	2180      	movs	r1, #128	; 0x80
 8008660:	68f8      	ldr	r0, [r7, #12]
 8008662:	f7ff febd 	bl	80083e0 <SPI_WaitFlagStateUntilTimeout>
 8008666:	4603      	mov	r3, r0
 8008668:	2b00      	cmp	r3, #0
 800866a:	d007      	beq.n	800867c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008670:	f043 0220 	orr.w	r2, r3, #32
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008678:	2303      	movs	r3, #3
 800867a:	e023      	b.n	80086c4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008684:	d11d      	bne.n	80086c2 <SPI_EndRxTransaction+0xa6>
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	689b      	ldr	r3, [r3, #8]
 800868a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800868e:	d004      	beq.n	800869a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008698:	d113      	bne.n	80086c2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	9300      	str	r3, [sp, #0]
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	2200      	movs	r2, #0
 80086a2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80086a6:	68f8      	ldr	r0, [r7, #12]
 80086a8:	f7ff ff22 	bl	80084f0 <SPI_WaitFifoStateUntilTimeout>
 80086ac:	4603      	mov	r3, r0
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d007      	beq.n	80086c2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086b6:	f043 0220 	orr.w	r2, r3, #32
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80086be:	2303      	movs	r3, #3
 80086c0:	e000      	b.n	80086c4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80086c2:	2300      	movs	r3, #0
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3710      	adds	r7, #16
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b086      	sub	sp, #24
 80086d0:	af02      	add	r7, sp, #8
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	60b9      	str	r1, [r7, #8]
 80086d6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	9300      	str	r3, [sp, #0]
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	2200      	movs	r2, #0
 80086e0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80086e4:	68f8      	ldr	r0, [r7, #12]
 80086e6:	f7ff ff03 	bl	80084f0 <SPI_WaitFifoStateUntilTimeout>
 80086ea:	4603      	mov	r3, r0
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d007      	beq.n	8008700 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086f4:	f043 0220 	orr.w	r2, r3, #32
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80086fc:	2303      	movs	r3, #3
 80086fe:	e027      	b.n	8008750 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	9300      	str	r3, [sp, #0]
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	2200      	movs	r2, #0
 8008708:	2180      	movs	r1, #128	; 0x80
 800870a:	68f8      	ldr	r0, [r7, #12]
 800870c:	f7ff fe68 	bl	80083e0 <SPI_WaitFlagStateUntilTimeout>
 8008710:	4603      	mov	r3, r0
 8008712:	2b00      	cmp	r3, #0
 8008714:	d007      	beq.n	8008726 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800871a:	f043 0220 	orr.w	r2, r3, #32
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008722:	2303      	movs	r3, #3
 8008724:	e014      	b.n	8008750 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	9300      	str	r3, [sp, #0]
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	2200      	movs	r2, #0
 800872e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008732:	68f8      	ldr	r0, [r7, #12]
 8008734:	f7ff fedc 	bl	80084f0 <SPI_WaitFifoStateUntilTimeout>
 8008738:	4603      	mov	r3, r0
 800873a:	2b00      	cmp	r3, #0
 800873c:	d007      	beq.n	800874e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008742:	f043 0220 	orr.w	r2, r3, #32
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800874a:	2303      	movs	r3, #3
 800874c:	e000      	b.n	8008750 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800874e:	2300      	movs	r3, #0
}
 8008750:	4618      	mov	r0, r3
 8008752:	3710      	adds	r7, #16
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b082      	sub	sp, #8
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d101      	bne.n	800876a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	e04e      	b.n	8008808 <HAL_UART_Init+0xb0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800876e:	2b00      	cmp	r3, #0
 8008770:	d114      	bne.n	800879c <HAL_UART_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f000 fa0c 	bl	8008b98 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008786:	2b00      	cmp	r3, #0
 8008788:	d103      	bne.n	8008792 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	4a20      	ldr	r2, [pc, #128]	; (8008810 <HAL_UART_Init+0xb8>)
 800878e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2224      	movs	r2, #36	; 0x24
 80087a0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f022 0201 	bic.w	r2, r2, #1
 80087b0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f000 fa36 	bl	8008c24 <UART_SetConfig>
 80087b8:	4603      	mov	r3, r0
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d101      	bne.n	80087c2 <HAL_UART_Init+0x6a>
  {
    return HAL_ERROR;
 80087be:	2301      	movs	r3, #1
 80087c0:	e022      	b.n	8008808 <HAL_UART_Init+0xb0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d002      	beq.n	80087d0 <HAL_UART_Init+0x78>
  {
    UART_AdvFeatureConfig(huart);
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f000 fcb0 	bl	8009130 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	685a      	ldr	r2, [r3, #4]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80087de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	689a      	ldr	r2, [r3, #8]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80087ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f042 0201 	orr.w	r2, r2, #1
 80087fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	f000 fd37 	bl	8009274 <UART_CheckIdleState>
 8008806:	4603      	mov	r3, r0
}
 8008808:	4618      	mov	r0, r3
 800880a:	3708      	adds	r7, #8
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}
 8008810:	0800431d 	.word	0x0800431d

08008814 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b08a      	sub	sp, #40	; 0x28
 8008818:	af02      	add	r7, sp, #8
 800881a:	60f8      	str	r0, [r7, #12]
 800881c:	60b9      	str	r1, [r7, #8]
 800881e:	603b      	str	r3, [r7, #0]
 8008820:	4613      	mov	r3, r2
 8008822:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008828:	2b20      	cmp	r3, #32
 800882a:	f040 8082 	bne.w	8008932 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d002      	beq.n	800883a <HAL_UART_Transmit+0x26>
 8008834:	88fb      	ldrh	r3, [r7, #6]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d101      	bne.n	800883e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800883a:	2301      	movs	r3, #1
 800883c:	e07a      	b.n	8008934 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008844:	2b01      	cmp	r3, #1
 8008846:	d101      	bne.n	800884c <HAL_UART_Transmit+0x38>
 8008848:	2302      	movs	r3, #2
 800884a:	e073      	b.n	8008934 <HAL_UART_Transmit+0x120>
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2201      	movs	r2, #1
 8008850:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2200      	movs	r2, #0
 8008858:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	2221      	movs	r2, #33	; 0x21
 8008860:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008862:	f7fb ffa9 	bl	80047b8 <HAL_GetTick>
 8008866:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	88fa      	ldrh	r2, [r7, #6]
 800886c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	88fa      	ldrh	r2, [r7, #6]
 8008874:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008880:	d108      	bne.n	8008894 <HAL_UART_Transmit+0x80>
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	691b      	ldr	r3, [r3, #16]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d104      	bne.n	8008894 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800888a:	2300      	movs	r3, #0
 800888c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	61bb      	str	r3, [r7, #24]
 8008892:	e003      	b.n	800889c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008898:	2300      	movs	r3, #0
 800889a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	2200      	movs	r2, #0
 80088a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80088a4:	e02d      	b.n	8008902 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	9300      	str	r3, [sp, #0]
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	2200      	movs	r2, #0
 80088ae:	2180      	movs	r1, #128	; 0x80
 80088b0:	68f8      	ldr	r0, [r7, #12]
 80088b2:	f000 fd28 	bl	8009306 <UART_WaitOnFlagUntilTimeout>
 80088b6:	4603      	mov	r3, r0
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d001      	beq.n	80088c0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80088bc:	2303      	movs	r3, #3
 80088be:	e039      	b.n	8008934 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80088c0:	69fb      	ldr	r3, [r7, #28]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d10b      	bne.n	80088de <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80088c6:	69bb      	ldr	r3, [r7, #24]
 80088c8:	881a      	ldrh	r2, [r3, #0]
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80088d2:	b292      	uxth	r2, r2
 80088d4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80088d6:	69bb      	ldr	r3, [r7, #24]
 80088d8:	3302      	adds	r3, #2
 80088da:	61bb      	str	r3, [r7, #24]
 80088dc:	e008      	b.n	80088f0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80088de:	69fb      	ldr	r3, [r7, #28]
 80088e0:	781a      	ldrb	r2, [r3, #0]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	b292      	uxth	r2, r2
 80088e8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80088ea:	69fb      	ldr	r3, [r7, #28]
 80088ec:	3301      	adds	r3, #1
 80088ee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80088f6:	b29b      	uxth	r3, r3
 80088f8:	3b01      	subs	r3, #1
 80088fa:	b29a      	uxth	r2, r3
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008908:	b29b      	uxth	r3, r3
 800890a:	2b00      	cmp	r3, #0
 800890c:	d1cb      	bne.n	80088a6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	9300      	str	r3, [sp, #0]
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	2200      	movs	r2, #0
 8008916:	2140      	movs	r1, #64	; 0x40
 8008918:	68f8      	ldr	r0, [r7, #12]
 800891a:	f000 fcf4 	bl	8009306 <UART_WaitOnFlagUntilTimeout>
 800891e:	4603      	mov	r3, r0
 8008920:	2b00      	cmp	r3, #0
 8008922:	d001      	beq.n	8008928 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8008924:	2303      	movs	r3, #3
 8008926:	e005      	b.n	8008934 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2220      	movs	r2, #32
 800892c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800892e:	2300      	movs	r3, #0
 8008930:	e000      	b.n	8008934 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8008932:	2302      	movs	r3, #2
  }
}
 8008934:	4618      	mov	r0, r3
 8008936:	3720      	adds	r7, #32
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b08a      	sub	sp, #40	; 0x28
 8008940:	af02      	add	r7, sp, #8
 8008942:	60f8      	str	r0, [r7, #12]
 8008944:	60b9      	str	r1, [r7, #8]
 8008946:	603b      	str	r3, [r7, #0]
 8008948:	4613      	mov	r3, r2
 800894a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008950:	2b20      	cmp	r3, #32
 8008952:	f040 80bf 	bne.w	8008ad4 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d002      	beq.n	8008962 <HAL_UART_Receive+0x26>
 800895c:	88fb      	ldrh	r3, [r7, #6]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d101      	bne.n	8008966 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8008962:	2301      	movs	r3, #1
 8008964:	e0b7      	b.n	8008ad6 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800896c:	2b01      	cmp	r3, #1
 800896e:	d101      	bne.n	8008974 <HAL_UART_Receive+0x38>
 8008970:	2302      	movs	r3, #2
 8008972:	e0b0      	b.n	8008ad6 <HAL_UART_Receive+0x19a>
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2201      	movs	r2, #1
 8008978:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2200      	movs	r2, #0
 8008980:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2222      	movs	r2, #34	; 0x22
 8008988:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2200      	movs	r2, #0
 800898e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008990:	f7fb ff12 	bl	80047b8 <HAL_GetTick>
 8008994:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	88fa      	ldrh	r2, [r7, #6]
 800899a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	88fa      	ldrh	r2, [r7, #6]
 80089a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	689b      	ldr	r3, [r3, #8]
 80089aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089ae:	d10e      	bne.n	80089ce <HAL_UART_Receive+0x92>
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	691b      	ldr	r3, [r3, #16]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d105      	bne.n	80089c4 <HAL_UART_Receive+0x88>
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f240 12ff 	movw	r2, #511	; 0x1ff
 80089be:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80089c2:	e02d      	b.n	8008a20 <HAL_UART_Receive+0xe4>
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	22ff      	movs	r2, #255	; 0xff
 80089c8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80089cc:	e028      	b.n	8008a20 <HAL_UART_Receive+0xe4>
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	689b      	ldr	r3, [r3, #8]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d10d      	bne.n	80089f2 <HAL_UART_Receive+0xb6>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	691b      	ldr	r3, [r3, #16]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d104      	bne.n	80089e8 <HAL_UART_Receive+0xac>
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	22ff      	movs	r2, #255	; 0xff
 80089e2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80089e6:	e01b      	b.n	8008a20 <HAL_UART_Receive+0xe4>
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	227f      	movs	r2, #127	; 0x7f
 80089ec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80089f0:	e016      	b.n	8008a20 <HAL_UART_Receive+0xe4>
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	689b      	ldr	r3, [r3, #8]
 80089f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80089fa:	d10d      	bne.n	8008a18 <HAL_UART_Receive+0xdc>
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	691b      	ldr	r3, [r3, #16]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d104      	bne.n	8008a0e <HAL_UART_Receive+0xd2>
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	227f      	movs	r2, #127	; 0x7f
 8008a08:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008a0c:	e008      	b.n	8008a20 <HAL_UART_Receive+0xe4>
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	223f      	movs	r2, #63	; 0x3f
 8008a12:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008a16:	e003      	b.n	8008a20 <HAL_UART_Receive+0xe4>
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a26:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	689b      	ldr	r3, [r3, #8]
 8008a2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a30:	d108      	bne.n	8008a44 <HAL_UART_Receive+0x108>
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	691b      	ldr	r3, [r3, #16]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d104      	bne.n	8008a44 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	61bb      	str	r3, [r7, #24]
 8008a42:	e003      	b.n	8008a4c <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8008a54:	e033      	b.n	8008abe <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	9300      	str	r3, [sp, #0]
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	2120      	movs	r1, #32
 8008a60:	68f8      	ldr	r0, [r7, #12]
 8008a62:	f000 fc50 	bl	8009306 <UART_WaitOnFlagUntilTimeout>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d001      	beq.n	8008a70 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8008a6c:	2303      	movs	r3, #3
 8008a6e:	e032      	b.n	8008ad6 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d10c      	bne.n	8008a90 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008a7c:	b29a      	uxth	r2, r3
 8008a7e:	8a7b      	ldrh	r3, [r7, #18]
 8008a80:	4013      	ands	r3, r2
 8008a82:	b29a      	uxth	r2, r3
 8008a84:	69bb      	ldr	r3, [r7, #24]
 8008a86:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008a88:	69bb      	ldr	r3, [r7, #24]
 8008a8a:	3302      	adds	r3, #2
 8008a8c:	61bb      	str	r3, [r7, #24]
 8008a8e:	e00d      	b.n	8008aac <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008a96:	b29b      	uxth	r3, r3
 8008a98:	b2da      	uxtb	r2, r3
 8008a9a:	8a7b      	ldrh	r3, [r7, #18]
 8008a9c:	b2db      	uxtb	r3, r3
 8008a9e:	4013      	ands	r3, r2
 8008aa0:	b2da      	uxtb	r2, r3
 8008aa2:	69fb      	ldr	r3, [r7, #28]
 8008aa4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008aa6:	69fb      	ldr	r3, [r7, #28]
 8008aa8:	3301      	adds	r3, #1
 8008aaa:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008ab2:	b29b      	uxth	r3, r3
 8008ab4:	3b01      	subs	r3, #1
 8008ab6:	b29a      	uxth	r2, r3
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d1c5      	bne.n	8008a56 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2220      	movs	r2, #32
 8008ace:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	e000      	b.n	8008ad6 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8008ad4:	2302      	movs	r3, #2
  }
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3720      	adds	r7, #32
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}

08008ade <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008ade:	b480      	push	{r7}
 8008ae0:	b083      	sub	sp, #12
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008ae6:	bf00      	nop
 8008ae8:	370c      	adds	r7, #12
 8008aea:	46bd      	mov	sp, r7
 8008aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af0:	4770      	bx	lr

08008af2 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008af2:	b480      	push	{r7}
 8008af4:	b083      	sub	sp, #12
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008afa:	bf00      	nop
 8008afc:	370c      	adds	r7, #12
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr

08008b06 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b06:	b480      	push	{r7}
 8008b08:	b083      	sub	sp, #12
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008b0e:	bf00      	nop
 8008b10:	370c      	adds	r7, #12
 8008b12:	46bd      	mov	sp, r7
 8008b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b18:	4770      	bx	lr

08008b1a <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008b1a:	b480      	push	{r7}
 8008b1c:	b083      	sub	sp, #12
 8008b1e:	af00      	add	r7, sp, #0
 8008b20:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008b22:	bf00      	nop
 8008b24:	370c      	adds	r7, #12
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr

08008b2e <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b2e:	b480      	push	{r7}
 8008b30:	b083      	sub	sp, #12
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008b36:	bf00      	nop
 8008b38:	370c      	adds	r7, #12
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b40:	4770      	bx	lr

08008b42 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8008b42:	b480      	push	{r7}
 8008b44:	b083      	sub	sp, #12
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8008b4a:	bf00      	nop
 8008b4c:	370c      	adds	r7, #12
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr

08008b56 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008b56:	b480      	push	{r7}
 8008b58:	b083      	sub	sp, #12
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008b5e:	bf00      	nop
 8008b60:	370c      	adds	r7, #12
 8008b62:	46bd      	mov	sp, r7
 8008b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b68:	4770      	bx	lr

08008b6a <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8008b6a:	b480      	push	{r7}
 8008b6c:	b083      	sub	sp, #12
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008b72:	bf00      	nop
 8008b74:	370c      	adds	r7, #12
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr

08008b7e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008b7e:	b480      	push	{r7}
 8008b80:	b083      	sub	sp, #12
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
 8008b86:	460b      	mov	r3, r1
 8008b88:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008b8a:	bf00      	nop
 8008b8c:	370c      	adds	r7, #12
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b94:	4770      	bx	lr
	...

08008b98 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b083      	sub	sp, #12
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	4a16      	ldr	r2, [pc, #88]	; (8008bfc <UART_InitCallbacksToDefault+0x64>)
 8008ba4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	4a15      	ldr	r2, [pc, #84]	; (8008c00 <UART_InitCallbacksToDefault+0x68>)
 8008bac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	4a14      	ldr	r2, [pc, #80]	; (8008c04 <UART_InitCallbacksToDefault+0x6c>)
 8008bb4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	4a13      	ldr	r2, [pc, #76]	; (8008c08 <UART_InitCallbacksToDefault+0x70>)
 8008bbc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	4a12      	ldr	r2, [pc, #72]	; (8008c0c <UART_InitCallbacksToDefault+0x74>)
 8008bc4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4a11      	ldr	r2, [pc, #68]	; (8008c10 <UART_InitCallbacksToDefault+0x78>)
 8008bcc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a10      	ldr	r2, [pc, #64]	; (8008c14 <UART_InitCallbacksToDefault+0x7c>)
 8008bd4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	4a0f      	ldr	r2, [pc, #60]	; (8008c18 <UART_InitCallbacksToDefault+0x80>)
 8008bdc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	4a0e      	ldr	r2, [pc, #56]	; (8008c1c <UART_InitCallbacksToDefault+0x84>)
 8008be4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
#if defined(USART_CR1_FIFOEN)
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
#endif /* USART_CR1_FIFOEN */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	4a0d      	ldr	r2, [pc, #52]	; (8008c20 <UART_InitCallbacksToDefault+0x88>)
 8008bec:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

}
 8008bf0:	bf00      	nop
 8008bf2:	370c      	adds	r7, #12
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfa:	4770      	bx	lr
 8008bfc:	08008af3 	.word	0x08008af3
 8008c00:	08008adf 	.word	0x08008adf
 8008c04:	08008b1b 	.word	0x08008b1b
 8008c08:	08008b07 	.word	0x08008b07
 8008c0c:	08008b2f 	.word	0x08008b2f
 8008c10:	08008b43 	.word	0x08008b43
 8008c14:	08008b57 	.word	0x08008b57
 8008c18:	08008b6b 	.word	0x08008b6b
 8008c1c:	0800948f 	.word	0x0800948f
 8008c20:	08008b7f 	.word	0x08008b7f

08008c24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c28:	b08a      	sub	sp, #40	; 0x28
 8008c2a:	af00      	add	r7, sp, #0
 8008c2c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	689a      	ldr	r2, [r3, #8]
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	691b      	ldr	r3, [r3, #16]
 8008c3c:	431a      	orrs	r2, r3
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	695b      	ldr	r3, [r3, #20]
 8008c42:	431a      	orrs	r2, r3
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	69db      	ldr	r3, [r3, #28]
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	4ba5      	ldr	r3, [pc, #660]	; (8008ee8 <UART_SetConfig+0x2c4>)
 8008c54:	4013      	ands	r3, r2
 8008c56:	68fa      	ldr	r2, [r7, #12]
 8008c58:	6812      	ldr	r2, [r2, #0]
 8008c5a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008c5c:	430b      	orrs	r3, r1
 8008c5e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	68da      	ldr	r2, [r3, #12]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	430a      	orrs	r2, r1
 8008c74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	699b      	ldr	r3, [r3, #24]
 8008c7a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4a9a      	ldr	r2, [pc, #616]	; (8008eec <UART_SetConfig+0x2c8>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d004      	beq.n	8008c90 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	6a1b      	ldr	r3, [r3, #32]
 8008c8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ca0:	430a      	orrs	r2, r1
 8008ca2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a91      	ldr	r2, [pc, #580]	; (8008ef0 <UART_SetConfig+0x2cc>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d126      	bne.n	8008cfc <UART_SetConfig+0xd8>
 8008cae:	4b91      	ldr	r3, [pc, #580]	; (8008ef4 <UART_SetConfig+0x2d0>)
 8008cb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008cb4:	f003 0303 	and.w	r3, r3, #3
 8008cb8:	2b03      	cmp	r3, #3
 8008cba:	d81b      	bhi.n	8008cf4 <UART_SetConfig+0xd0>
 8008cbc:	a201      	add	r2, pc, #4	; (adr r2, 8008cc4 <UART_SetConfig+0xa0>)
 8008cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cc2:	bf00      	nop
 8008cc4:	08008cd5 	.word	0x08008cd5
 8008cc8:	08008ce5 	.word	0x08008ce5
 8008ccc:	08008cdd 	.word	0x08008cdd
 8008cd0:	08008ced 	.word	0x08008ced
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008cda:	e0d6      	b.n	8008e8a <UART_SetConfig+0x266>
 8008cdc:	2302      	movs	r3, #2
 8008cde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ce2:	e0d2      	b.n	8008e8a <UART_SetConfig+0x266>
 8008ce4:	2304      	movs	r3, #4
 8008ce6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008cea:	e0ce      	b.n	8008e8a <UART_SetConfig+0x266>
 8008cec:	2308      	movs	r3, #8
 8008cee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008cf2:	e0ca      	b.n	8008e8a <UART_SetConfig+0x266>
 8008cf4:	2310      	movs	r3, #16
 8008cf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008cfa:	e0c6      	b.n	8008e8a <UART_SetConfig+0x266>
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a7d      	ldr	r2, [pc, #500]	; (8008ef8 <UART_SetConfig+0x2d4>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d138      	bne.n	8008d78 <UART_SetConfig+0x154>
 8008d06:	4b7b      	ldr	r3, [pc, #492]	; (8008ef4 <UART_SetConfig+0x2d0>)
 8008d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d0c:	f003 030c 	and.w	r3, r3, #12
 8008d10:	2b0c      	cmp	r3, #12
 8008d12:	d82d      	bhi.n	8008d70 <UART_SetConfig+0x14c>
 8008d14:	a201      	add	r2, pc, #4	; (adr r2, 8008d1c <UART_SetConfig+0xf8>)
 8008d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d1a:	bf00      	nop
 8008d1c:	08008d51 	.word	0x08008d51
 8008d20:	08008d71 	.word	0x08008d71
 8008d24:	08008d71 	.word	0x08008d71
 8008d28:	08008d71 	.word	0x08008d71
 8008d2c:	08008d61 	.word	0x08008d61
 8008d30:	08008d71 	.word	0x08008d71
 8008d34:	08008d71 	.word	0x08008d71
 8008d38:	08008d71 	.word	0x08008d71
 8008d3c:	08008d59 	.word	0x08008d59
 8008d40:	08008d71 	.word	0x08008d71
 8008d44:	08008d71 	.word	0x08008d71
 8008d48:	08008d71 	.word	0x08008d71
 8008d4c:	08008d69 	.word	0x08008d69
 8008d50:	2300      	movs	r3, #0
 8008d52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d56:	e098      	b.n	8008e8a <UART_SetConfig+0x266>
 8008d58:	2302      	movs	r3, #2
 8008d5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d5e:	e094      	b.n	8008e8a <UART_SetConfig+0x266>
 8008d60:	2304      	movs	r3, #4
 8008d62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d66:	e090      	b.n	8008e8a <UART_SetConfig+0x266>
 8008d68:	2308      	movs	r3, #8
 8008d6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d6e:	e08c      	b.n	8008e8a <UART_SetConfig+0x266>
 8008d70:	2310      	movs	r3, #16
 8008d72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d76:	e088      	b.n	8008e8a <UART_SetConfig+0x266>
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a5f      	ldr	r2, [pc, #380]	; (8008efc <UART_SetConfig+0x2d8>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d125      	bne.n	8008dce <UART_SetConfig+0x1aa>
 8008d82:	4b5c      	ldr	r3, [pc, #368]	; (8008ef4 <UART_SetConfig+0x2d0>)
 8008d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d88:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008d8c:	2b30      	cmp	r3, #48	; 0x30
 8008d8e:	d016      	beq.n	8008dbe <UART_SetConfig+0x19a>
 8008d90:	2b30      	cmp	r3, #48	; 0x30
 8008d92:	d818      	bhi.n	8008dc6 <UART_SetConfig+0x1a2>
 8008d94:	2b20      	cmp	r3, #32
 8008d96:	d00a      	beq.n	8008dae <UART_SetConfig+0x18a>
 8008d98:	2b20      	cmp	r3, #32
 8008d9a:	d814      	bhi.n	8008dc6 <UART_SetConfig+0x1a2>
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d002      	beq.n	8008da6 <UART_SetConfig+0x182>
 8008da0:	2b10      	cmp	r3, #16
 8008da2:	d008      	beq.n	8008db6 <UART_SetConfig+0x192>
 8008da4:	e00f      	b.n	8008dc6 <UART_SetConfig+0x1a2>
 8008da6:	2300      	movs	r3, #0
 8008da8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008dac:	e06d      	b.n	8008e8a <UART_SetConfig+0x266>
 8008dae:	2302      	movs	r3, #2
 8008db0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008db4:	e069      	b.n	8008e8a <UART_SetConfig+0x266>
 8008db6:	2304      	movs	r3, #4
 8008db8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008dbc:	e065      	b.n	8008e8a <UART_SetConfig+0x266>
 8008dbe:	2308      	movs	r3, #8
 8008dc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008dc4:	e061      	b.n	8008e8a <UART_SetConfig+0x266>
 8008dc6:	2310      	movs	r3, #16
 8008dc8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008dcc:	e05d      	b.n	8008e8a <UART_SetConfig+0x266>
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4a4b      	ldr	r2, [pc, #300]	; (8008f00 <UART_SetConfig+0x2dc>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d125      	bne.n	8008e24 <UART_SetConfig+0x200>
 8008dd8:	4b46      	ldr	r3, [pc, #280]	; (8008ef4 <UART_SetConfig+0x2d0>)
 8008dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008dde:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008de2:	2bc0      	cmp	r3, #192	; 0xc0
 8008de4:	d016      	beq.n	8008e14 <UART_SetConfig+0x1f0>
 8008de6:	2bc0      	cmp	r3, #192	; 0xc0
 8008de8:	d818      	bhi.n	8008e1c <UART_SetConfig+0x1f8>
 8008dea:	2b80      	cmp	r3, #128	; 0x80
 8008dec:	d00a      	beq.n	8008e04 <UART_SetConfig+0x1e0>
 8008dee:	2b80      	cmp	r3, #128	; 0x80
 8008df0:	d814      	bhi.n	8008e1c <UART_SetConfig+0x1f8>
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d002      	beq.n	8008dfc <UART_SetConfig+0x1d8>
 8008df6:	2b40      	cmp	r3, #64	; 0x40
 8008df8:	d008      	beq.n	8008e0c <UART_SetConfig+0x1e8>
 8008dfa:	e00f      	b.n	8008e1c <UART_SetConfig+0x1f8>
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e02:	e042      	b.n	8008e8a <UART_SetConfig+0x266>
 8008e04:	2302      	movs	r3, #2
 8008e06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e0a:	e03e      	b.n	8008e8a <UART_SetConfig+0x266>
 8008e0c:	2304      	movs	r3, #4
 8008e0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e12:	e03a      	b.n	8008e8a <UART_SetConfig+0x266>
 8008e14:	2308      	movs	r3, #8
 8008e16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e1a:	e036      	b.n	8008e8a <UART_SetConfig+0x266>
 8008e1c:	2310      	movs	r3, #16
 8008e1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e22:	e032      	b.n	8008e8a <UART_SetConfig+0x266>
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	4a30      	ldr	r2, [pc, #192]	; (8008eec <UART_SetConfig+0x2c8>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d12a      	bne.n	8008e84 <UART_SetConfig+0x260>
 8008e2e:	4b31      	ldr	r3, [pc, #196]	; (8008ef4 <UART_SetConfig+0x2d0>)
 8008e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e34:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008e38:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008e3c:	d01a      	beq.n	8008e74 <UART_SetConfig+0x250>
 8008e3e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008e42:	d81b      	bhi.n	8008e7c <UART_SetConfig+0x258>
 8008e44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e48:	d00c      	beq.n	8008e64 <UART_SetConfig+0x240>
 8008e4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e4e:	d815      	bhi.n	8008e7c <UART_SetConfig+0x258>
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d003      	beq.n	8008e5c <UART_SetConfig+0x238>
 8008e54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e58:	d008      	beq.n	8008e6c <UART_SetConfig+0x248>
 8008e5a:	e00f      	b.n	8008e7c <UART_SetConfig+0x258>
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e62:	e012      	b.n	8008e8a <UART_SetConfig+0x266>
 8008e64:	2302      	movs	r3, #2
 8008e66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e6a:	e00e      	b.n	8008e8a <UART_SetConfig+0x266>
 8008e6c:	2304      	movs	r3, #4
 8008e6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e72:	e00a      	b.n	8008e8a <UART_SetConfig+0x266>
 8008e74:	2308      	movs	r3, #8
 8008e76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e7a:	e006      	b.n	8008e8a <UART_SetConfig+0x266>
 8008e7c:	2310      	movs	r3, #16
 8008e7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e82:	e002      	b.n	8008e8a <UART_SetConfig+0x266>
 8008e84:	2310      	movs	r3, #16
 8008e86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4a17      	ldr	r2, [pc, #92]	; (8008eec <UART_SetConfig+0x2c8>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	f040 808b 	bne.w	8008fac <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008e96:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008e9a:	2b08      	cmp	r3, #8
 8008e9c:	d834      	bhi.n	8008f08 <UART_SetConfig+0x2e4>
 8008e9e:	a201      	add	r2, pc, #4	; (adr r2, 8008ea4 <UART_SetConfig+0x280>)
 8008ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea4:	08008ec9 	.word	0x08008ec9
 8008ea8:	08008f09 	.word	0x08008f09
 8008eac:	08008ed1 	.word	0x08008ed1
 8008eb0:	08008f09 	.word	0x08008f09
 8008eb4:	08008ed7 	.word	0x08008ed7
 8008eb8:	08008f09 	.word	0x08008f09
 8008ebc:	08008f09 	.word	0x08008f09
 8008ec0:	08008f09 	.word	0x08008f09
 8008ec4:	08008edf 	.word	0x08008edf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ec8:	f7fe f94c 	bl	8007164 <HAL_RCC_GetPCLK1Freq>
 8008ecc:	61f8      	str	r0, [r7, #28]
        break;
 8008ece:	e021      	b.n	8008f14 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ed0:	4b0c      	ldr	r3, [pc, #48]	; (8008f04 <UART_SetConfig+0x2e0>)
 8008ed2:	61fb      	str	r3, [r7, #28]
        break;
 8008ed4:	e01e      	b.n	8008f14 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ed6:	f7fe f8ad 	bl	8007034 <HAL_RCC_GetSysClockFreq>
 8008eda:	61f8      	str	r0, [r7, #28]
        break;
 8008edc:	e01a      	b.n	8008f14 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ede:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ee2:	61fb      	str	r3, [r7, #28]
        break;
 8008ee4:	e016      	b.n	8008f14 <UART_SetConfig+0x2f0>
 8008ee6:	bf00      	nop
 8008ee8:	efff69f3 	.word	0xefff69f3
 8008eec:	40008000 	.word	0x40008000
 8008ef0:	40013800 	.word	0x40013800
 8008ef4:	40021000 	.word	0x40021000
 8008ef8:	40004400 	.word	0x40004400
 8008efc:	40004800 	.word	0x40004800
 8008f00:	40004c00 	.word	0x40004c00
 8008f04:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008f12:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008f14:	69fb      	ldr	r3, [r7, #28]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	f000 80fa 	beq.w	8009110 <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	685a      	ldr	r2, [r3, #4]
 8008f20:	4613      	mov	r3, r2
 8008f22:	005b      	lsls	r3, r3, #1
 8008f24:	4413      	add	r3, r2
 8008f26:	69fa      	ldr	r2, [r7, #28]
 8008f28:	429a      	cmp	r2, r3
 8008f2a:	d305      	bcc.n	8008f38 <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008f32:	69fa      	ldr	r2, [r7, #28]
 8008f34:	429a      	cmp	r2, r3
 8008f36:	d903      	bls.n	8008f40 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8008f38:	2301      	movs	r3, #1
 8008f3a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008f3e:	e0e7      	b.n	8009110 <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008f40:	69fb      	ldr	r3, [r7, #28]
 8008f42:	2200      	movs	r2, #0
 8008f44:	461c      	mov	r4, r3
 8008f46:	4615      	mov	r5, r2
 8008f48:	f04f 0200 	mov.w	r2, #0
 8008f4c:	f04f 0300 	mov.w	r3, #0
 8008f50:	022b      	lsls	r3, r5, #8
 8008f52:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008f56:	0222      	lsls	r2, r4, #8
 8008f58:	68f9      	ldr	r1, [r7, #12]
 8008f5a:	6849      	ldr	r1, [r1, #4]
 8008f5c:	0849      	lsrs	r1, r1, #1
 8008f5e:	2000      	movs	r0, #0
 8008f60:	4688      	mov	r8, r1
 8008f62:	4681      	mov	r9, r0
 8008f64:	eb12 0a08 	adds.w	sl, r2, r8
 8008f68:	eb43 0b09 	adc.w	fp, r3, r9
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	2200      	movs	r2, #0
 8008f72:	603b      	str	r3, [r7, #0]
 8008f74:	607a      	str	r2, [r7, #4]
 8008f76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f7a:	4650      	mov	r0, sl
 8008f7c:	4659      	mov	r1, fp
 8008f7e:	f7f7 fe9b 	bl	8000cb8 <__aeabi_uldivmod>
 8008f82:	4602      	mov	r2, r0
 8008f84:	460b      	mov	r3, r1
 8008f86:	4613      	mov	r3, r2
 8008f88:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008f8a:	69bb      	ldr	r3, [r7, #24]
 8008f8c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008f90:	d308      	bcc.n	8008fa4 <UART_SetConfig+0x380>
 8008f92:	69bb      	ldr	r3, [r7, #24]
 8008f94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f98:	d204      	bcs.n	8008fa4 <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	69ba      	ldr	r2, [r7, #24]
 8008fa0:	60da      	str	r2, [r3, #12]
 8008fa2:	e0b5      	b.n	8009110 <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008faa:	e0b1      	b.n	8009110 <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	69db      	ldr	r3, [r3, #28]
 8008fb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fb4:	d15d      	bne.n	8009072 <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 8008fb6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008fba:	2b08      	cmp	r3, #8
 8008fbc:	d827      	bhi.n	800900e <UART_SetConfig+0x3ea>
 8008fbe:	a201      	add	r2, pc, #4	; (adr r2, 8008fc4 <UART_SetConfig+0x3a0>)
 8008fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc4:	08008fe9 	.word	0x08008fe9
 8008fc8:	08008ff1 	.word	0x08008ff1
 8008fcc:	08008ff9 	.word	0x08008ff9
 8008fd0:	0800900f 	.word	0x0800900f
 8008fd4:	08008fff 	.word	0x08008fff
 8008fd8:	0800900f 	.word	0x0800900f
 8008fdc:	0800900f 	.word	0x0800900f
 8008fe0:	0800900f 	.word	0x0800900f
 8008fe4:	08009007 	.word	0x08009007
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fe8:	f7fe f8bc 	bl	8007164 <HAL_RCC_GetPCLK1Freq>
 8008fec:	61f8      	str	r0, [r7, #28]
        break;
 8008fee:	e014      	b.n	800901a <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008ff0:	f7fe f8ce 	bl	8007190 <HAL_RCC_GetPCLK2Freq>
 8008ff4:	61f8      	str	r0, [r7, #28]
        break;
 8008ff6:	e010      	b.n	800901a <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ff8:	4b4c      	ldr	r3, [pc, #304]	; (800912c <UART_SetConfig+0x508>)
 8008ffa:	61fb      	str	r3, [r7, #28]
        break;
 8008ffc:	e00d      	b.n	800901a <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ffe:	f7fe f819 	bl	8007034 <HAL_RCC_GetSysClockFreq>
 8009002:	61f8      	str	r0, [r7, #28]
        break;
 8009004:	e009      	b.n	800901a <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009006:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800900a:	61fb      	str	r3, [r7, #28]
        break;
 800900c:	e005      	b.n	800901a <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 800900e:	2300      	movs	r3, #0
 8009010:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009012:	2301      	movs	r3, #1
 8009014:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009018:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800901a:	69fb      	ldr	r3, [r7, #28]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d077      	beq.n	8009110 <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009020:	69fb      	ldr	r3, [r7, #28]
 8009022:	005a      	lsls	r2, r3, #1
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	085b      	lsrs	r3, r3, #1
 800902a:	441a      	add	r2, r3
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	fbb2 f3f3 	udiv	r3, r2, r3
 8009034:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009036:	69bb      	ldr	r3, [r7, #24]
 8009038:	2b0f      	cmp	r3, #15
 800903a:	d916      	bls.n	800906a <UART_SetConfig+0x446>
 800903c:	69bb      	ldr	r3, [r7, #24]
 800903e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009042:	d212      	bcs.n	800906a <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009044:	69bb      	ldr	r3, [r7, #24]
 8009046:	b29b      	uxth	r3, r3
 8009048:	f023 030f 	bic.w	r3, r3, #15
 800904c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800904e:	69bb      	ldr	r3, [r7, #24]
 8009050:	085b      	lsrs	r3, r3, #1
 8009052:	b29b      	uxth	r3, r3
 8009054:	f003 0307 	and.w	r3, r3, #7
 8009058:	b29a      	uxth	r2, r3
 800905a:	8afb      	ldrh	r3, [r7, #22]
 800905c:	4313      	orrs	r3, r2
 800905e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	8afa      	ldrh	r2, [r7, #22]
 8009066:	60da      	str	r2, [r3, #12]
 8009068:	e052      	b.n	8009110 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 800906a:	2301      	movs	r3, #1
 800906c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009070:	e04e      	b.n	8009110 <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009072:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009076:	2b08      	cmp	r3, #8
 8009078:	d827      	bhi.n	80090ca <UART_SetConfig+0x4a6>
 800907a:	a201      	add	r2, pc, #4	; (adr r2, 8009080 <UART_SetConfig+0x45c>)
 800907c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009080:	080090a5 	.word	0x080090a5
 8009084:	080090ad 	.word	0x080090ad
 8009088:	080090b5 	.word	0x080090b5
 800908c:	080090cb 	.word	0x080090cb
 8009090:	080090bb 	.word	0x080090bb
 8009094:	080090cb 	.word	0x080090cb
 8009098:	080090cb 	.word	0x080090cb
 800909c:	080090cb 	.word	0x080090cb
 80090a0:	080090c3 	.word	0x080090c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80090a4:	f7fe f85e 	bl	8007164 <HAL_RCC_GetPCLK1Freq>
 80090a8:	61f8      	str	r0, [r7, #28]
        break;
 80090aa:	e014      	b.n	80090d6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80090ac:	f7fe f870 	bl	8007190 <HAL_RCC_GetPCLK2Freq>
 80090b0:	61f8      	str	r0, [r7, #28]
        break;
 80090b2:	e010      	b.n	80090d6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80090b4:	4b1d      	ldr	r3, [pc, #116]	; (800912c <UART_SetConfig+0x508>)
 80090b6:	61fb      	str	r3, [r7, #28]
        break;
 80090b8:	e00d      	b.n	80090d6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80090ba:	f7fd ffbb 	bl	8007034 <HAL_RCC_GetSysClockFreq>
 80090be:	61f8      	str	r0, [r7, #28]
        break;
 80090c0:	e009      	b.n	80090d6 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80090c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80090c6:	61fb      	str	r3, [r7, #28]
        break;
 80090c8:	e005      	b.n	80090d6 <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 80090ca:	2300      	movs	r3, #0
 80090cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80090ce:	2301      	movs	r3, #1
 80090d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80090d4:	bf00      	nop
    }

    if (pclk != 0U)
 80090d6:	69fb      	ldr	r3, [r7, #28]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d019      	beq.n	8009110 <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	085a      	lsrs	r2, r3, #1
 80090e2:	69fb      	ldr	r3, [r7, #28]
 80090e4:	441a      	add	r2, r3
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80090ee:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090f0:	69bb      	ldr	r3, [r7, #24]
 80090f2:	2b0f      	cmp	r3, #15
 80090f4:	d909      	bls.n	800910a <UART_SetConfig+0x4e6>
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090fc:	d205      	bcs.n	800910a <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80090fe:	69bb      	ldr	r3, [r7, #24]
 8009100:	b29a      	uxth	r2, r3
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	60da      	str	r2, [r3, #12]
 8009108:	e002      	b.n	8009110 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 800910a:	2301      	movs	r3, #1
 800910c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	2200      	movs	r2, #0
 8009114:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	2200      	movs	r2, #0
 800911a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800911c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8009120:	4618      	mov	r0, r3
 8009122:	3728      	adds	r7, #40	; 0x28
 8009124:	46bd      	mov	sp, r7
 8009126:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800912a:	bf00      	nop
 800912c:	00f42400 	.word	0x00f42400

08009130 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009130:	b480      	push	{r7}
 8009132:	b083      	sub	sp, #12
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800913c:	f003 0301 	and.w	r3, r3, #1
 8009140:	2b00      	cmp	r3, #0
 8009142:	d00a      	beq.n	800915a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	430a      	orrs	r2, r1
 8009158:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800915e:	f003 0302 	and.w	r3, r3, #2
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00a      	beq.n	800917c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	430a      	orrs	r2, r1
 800917a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009180:	f003 0304 	and.w	r3, r3, #4
 8009184:	2b00      	cmp	r3, #0
 8009186:	d00a      	beq.n	800919e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	430a      	orrs	r2, r1
 800919c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091a2:	f003 0308 	and.w	r3, r3, #8
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d00a      	beq.n	80091c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	430a      	orrs	r2, r1
 80091be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c4:	f003 0310 	and.w	r3, r3, #16
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d00a      	beq.n	80091e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	689b      	ldr	r3, [r3, #8]
 80091d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	430a      	orrs	r2, r1
 80091e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091e6:	f003 0320 	and.w	r3, r3, #32
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d00a      	beq.n	8009204 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	689b      	ldr	r3, [r3, #8]
 80091f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	430a      	orrs	r2, r1
 8009202:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800920c:	2b00      	cmp	r3, #0
 800920e:	d01a      	beq.n	8009246 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	430a      	orrs	r2, r1
 8009224:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800922a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800922e:	d10a      	bne.n	8009246 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	685b      	ldr	r3, [r3, #4]
 8009236:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	430a      	orrs	r2, r1
 8009244:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800924a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800924e:	2b00      	cmp	r3, #0
 8009250:	d00a      	beq.n	8009268 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	685b      	ldr	r3, [r3, #4]
 8009258:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	430a      	orrs	r2, r1
 8009266:	605a      	str	r2, [r3, #4]
  }
}
 8009268:	bf00      	nop
 800926a:	370c      	adds	r7, #12
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr

08009274 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b086      	sub	sp, #24
 8009278:	af02      	add	r7, sp, #8
 800927a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2200      	movs	r2, #0
 8009280:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009284:	f7fb fa98 	bl	80047b8 <HAL_GetTick>
 8009288:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f003 0308 	and.w	r3, r3, #8
 8009294:	2b08      	cmp	r3, #8
 8009296:	d10e      	bne.n	80092b6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009298:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800929c:	9300      	str	r3, [sp, #0]
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2200      	movs	r2, #0
 80092a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	f000 f82d 	bl	8009306 <UART_WaitOnFlagUntilTimeout>
 80092ac:	4603      	mov	r3, r0
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d001      	beq.n	80092b6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80092b2:	2303      	movs	r3, #3
 80092b4:	e023      	b.n	80092fe <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f003 0304 	and.w	r3, r3, #4
 80092c0:	2b04      	cmp	r3, #4
 80092c2:	d10e      	bne.n	80092e2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80092c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80092c8:	9300      	str	r3, [sp, #0]
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2200      	movs	r2, #0
 80092ce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f000 f817 	bl	8009306 <UART_WaitOnFlagUntilTimeout>
 80092d8:	4603      	mov	r3, r0
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d001      	beq.n	80092e2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80092de:	2303      	movs	r3, #3
 80092e0:	e00d      	b.n	80092fe <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2220      	movs	r2, #32
 80092e6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2220      	movs	r2, #32
 80092ec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2200      	movs	r2, #0
 80092f2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2200      	movs	r2, #0
 80092f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80092fc:	2300      	movs	r3, #0
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3710      	adds	r7, #16
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}

08009306 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009306:	b580      	push	{r7, lr}
 8009308:	b09c      	sub	sp, #112	; 0x70
 800930a:	af00      	add	r7, sp, #0
 800930c:	60f8      	str	r0, [r7, #12]
 800930e:	60b9      	str	r1, [r7, #8]
 8009310:	603b      	str	r3, [r7, #0]
 8009312:	4613      	mov	r3, r2
 8009314:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009316:	e0a5      	b.n	8009464 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009318:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800931a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800931e:	f000 80a1 	beq.w	8009464 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009322:	f7fb fa49 	bl	80047b8 <HAL_GetTick>
 8009326:	4602      	mov	r2, r0
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	1ad3      	subs	r3, r2, r3
 800932c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800932e:	429a      	cmp	r2, r3
 8009330:	d302      	bcc.n	8009338 <UART_WaitOnFlagUntilTimeout+0x32>
 8009332:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009334:	2b00      	cmp	r3, #0
 8009336:	d13e      	bne.n	80093b6 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800933e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009340:	e853 3f00 	ldrex	r3, [r3]
 8009344:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009346:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009348:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800934c:	667b      	str	r3, [r7, #100]	; 0x64
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	461a      	mov	r2, r3
 8009354:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009356:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009358:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800935a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800935c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800935e:	e841 2300 	strex	r3, r2, [r1]
 8009362:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009364:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009366:	2b00      	cmp	r3, #0
 8009368:	d1e6      	bne.n	8009338 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	3308      	adds	r3, #8
 8009370:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009372:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009374:	e853 3f00 	ldrex	r3, [r3]
 8009378:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800937a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800937c:	f023 0301 	bic.w	r3, r3, #1
 8009380:	663b      	str	r3, [r7, #96]	; 0x60
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	3308      	adds	r3, #8
 8009388:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800938a:	64ba      	str	r2, [r7, #72]	; 0x48
 800938c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800938e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009390:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009392:	e841 2300 	strex	r3, r2, [r1]
 8009396:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009398:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800939a:	2b00      	cmp	r3, #0
 800939c:	d1e5      	bne.n	800936a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2220      	movs	r2, #32
 80093a2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	2220      	movs	r2, #32
 80093a8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2200      	movs	r2, #0
 80093ae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80093b2:	2303      	movs	r3, #3
 80093b4:	e067      	b.n	8009486 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f003 0304 	and.w	r3, r3, #4
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d04f      	beq.n	8009464 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	69db      	ldr	r3, [r3, #28]
 80093ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80093ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80093d2:	d147      	bne.n	8009464 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80093dc:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093e6:	e853 3f00 	ldrex	r3, [r3]
 80093ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80093ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80093f2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	461a      	mov	r2, r3
 80093fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093fc:	637b      	str	r3, [r7, #52]	; 0x34
 80093fe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009400:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009402:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009404:	e841 2300 	strex	r3, r2, [r1]
 8009408:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800940a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800940c:	2b00      	cmp	r3, #0
 800940e:	d1e6      	bne.n	80093de <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	3308      	adds	r3, #8
 8009416:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009418:	697b      	ldr	r3, [r7, #20]
 800941a:	e853 3f00 	ldrex	r3, [r3]
 800941e:	613b      	str	r3, [r7, #16]
   return(result);
 8009420:	693b      	ldr	r3, [r7, #16]
 8009422:	f023 0301 	bic.w	r3, r3, #1
 8009426:	66bb      	str	r3, [r7, #104]	; 0x68
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	3308      	adds	r3, #8
 800942e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009430:	623a      	str	r2, [r7, #32]
 8009432:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009434:	69f9      	ldr	r1, [r7, #28]
 8009436:	6a3a      	ldr	r2, [r7, #32]
 8009438:	e841 2300 	strex	r3, r2, [r1]
 800943c:	61bb      	str	r3, [r7, #24]
   return(result);
 800943e:	69bb      	ldr	r3, [r7, #24]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d1e5      	bne.n	8009410 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2220      	movs	r2, #32
 8009448:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2220      	movs	r2, #32
 800944e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2220      	movs	r2, #32
 8009454:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	2200      	movs	r2, #0
 800945c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009460:	2303      	movs	r3, #3
 8009462:	e010      	b.n	8009486 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	69da      	ldr	r2, [r3, #28]
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	4013      	ands	r3, r2
 800946e:	68ba      	ldr	r2, [r7, #8]
 8009470:	429a      	cmp	r2, r3
 8009472:	bf0c      	ite	eq
 8009474:	2301      	moveq	r3, #1
 8009476:	2300      	movne	r3, #0
 8009478:	b2db      	uxtb	r3, r3
 800947a:	461a      	mov	r2, r3
 800947c:	79fb      	ldrb	r3, [r7, #7]
 800947e:	429a      	cmp	r2, r3
 8009480:	f43f af4a 	beq.w	8009318 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009484:	2300      	movs	r3, #0
}
 8009486:	4618      	mov	r0, r3
 8009488:	3770      	adds	r7, #112	; 0x70
 800948a:	46bd      	mov	sp, r7
 800948c:	bd80      	pop	{r7, pc}

0800948e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800948e:	b480      	push	{r7}
 8009490:	b083      	sub	sp, #12
 8009492:	af00      	add	r7, sp, #0
 8009494:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009496:	bf00      	nop
 8009498:	370c      	adds	r7, #12
 800949a:	46bd      	mov	sp, r7
 800949c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a0:	4770      	bx	lr
	...

080094a4 <__NVIC_SetPriority>:
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	4603      	mov	r3, r0
 80094ac:	6039      	str	r1, [r7, #0]
 80094ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80094b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	db0a      	blt.n	80094ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	b2da      	uxtb	r2, r3
 80094bc:	490c      	ldr	r1, [pc, #48]	; (80094f0 <__NVIC_SetPriority+0x4c>)
 80094be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80094c2:	0112      	lsls	r2, r2, #4
 80094c4:	b2d2      	uxtb	r2, r2
 80094c6:	440b      	add	r3, r1
 80094c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80094cc:	e00a      	b.n	80094e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	b2da      	uxtb	r2, r3
 80094d2:	4908      	ldr	r1, [pc, #32]	; (80094f4 <__NVIC_SetPriority+0x50>)
 80094d4:	79fb      	ldrb	r3, [r7, #7]
 80094d6:	f003 030f 	and.w	r3, r3, #15
 80094da:	3b04      	subs	r3, #4
 80094dc:	0112      	lsls	r2, r2, #4
 80094de:	b2d2      	uxtb	r2, r2
 80094e0:	440b      	add	r3, r1
 80094e2:	761a      	strb	r2, [r3, #24]
}
 80094e4:	bf00      	nop
 80094e6:	370c      	adds	r7, #12
 80094e8:	46bd      	mov	sp, r7
 80094ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ee:	4770      	bx	lr
 80094f0:	e000e100 	.word	0xe000e100
 80094f4:	e000ed00 	.word	0xe000ed00

080094f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80094f8:	b580      	push	{r7, lr}
 80094fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80094fc:	2100      	movs	r1, #0
 80094fe:	f06f 0004 	mvn.w	r0, #4
 8009502:	f7ff ffcf 	bl	80094a4 <__NVIC_SetPriority>
#endif
}
 8009506:	bf00      	nop
 8009508:	bd80      	pop	{r7, pc}
	...

0800950c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800950c:	b480      	push	{r7}
 800950e:	b083      	sub	sp, #12
 8009510:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009512:	f3ef 8305 	mrs	r3, IPSR
 8009516:	603b      	str	r3, [r7, #0]
  return(result);
 8009518:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800951a:	2b00      	cmp	r3, #0
 800951c:	d003      	beq.n	8009526 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800951e:	f06f 0305 	mvn.w	r3, #5
 8009522:	607b      	str	r3, [r7, #4]
 8009524:	e00c      	b.n	8009540 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009526:	4b0a      	ldr	r3, [pc, #40]	; (8009550 <osKernelInitialize+0x44>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d105      	bne.n	800953a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800952e:	4b08      	ldr	r3, [pc, #32]	; (8009550 <osKernelInitialize+0x44>)
 8009530:	2201      	movs	r2, #1
 8009532:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009534:	2300      	movs	r3, #0
 8009536:	607b      	str	r3, [r7, #4]
 8009538:	e002      	b.n	8009540 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800953a:	f04f 33ff 	mov.w	r3, #4294967295
 800953e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009540:	687b      	ldr	r3, [r7, #4]
}
 8009542:	4618      	mov	r0, r3
 8009544:	370c      	adds	r7, #12
 8009546:	46bd      	mov	sp, r7
 8009548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954c:	4770      	bx	lr
 800954e:	bf00      	nop
 8009550:	20000930 	.word	0x20000930

08009554 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009554:	b580      	push	{r7, lr}
 8009556:	b082      	sub	sp, #8
 8009558:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800955a:	f3ef 8305 	mrs	r3, IPSR
 800955e:	603b      	str	r3, [r7, #0]
  return(result);
 8009560:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009562:	2b00      	cmp	r3, #0
 8009564:	d003      	beq.n	800956e <osKernelStart+0x1a>
    stat = osErrorISR;
 8009566:	f06f 0305 	mvn.w	r3, #5
 800956a:	607b      	str	r3, [r7, #4]
 800956c:	e010      	b.n	8009590 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800956e:	4b0b      	ldr	r3, [pc, #44]	; (800959c <osKernelStart+0x48>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	2b01      	cmp	r3, #1
 8009574:	d109      	bne.n	800958a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009576:	f7ff ffbf 	bl	80094f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800957a:	4b08      	ldr	r3, [pc, #32]	; (800959c <osKernelStart+0x48>)
 800957c:	2202      	movs	r2, #2
 800957e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009580:	f001 fc50 	bl	800ae24 <vTaskStartScheduler>
      stat = osOK;
 8009584:	2300      	movs	r3, #0
 8009586:	607b      	str	r3, [r7, #4]
 8009588:	e002      	b.n	8009590 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800958a:	f04f 33ff 	mov.w	r3, #4294967295
 800958e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009590:	687b      	ldr	r3, [r7, #4]
}
 8009592:	4618      	mov	r0, r3
 8009594:	3708      	adds	r7, #8
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
 800959a:	bf00      	nop
 800959c:	20000930 	.word	0x20000930

080095a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b08e      	sub	sp, #56	; 0x38
 80095a4:	af04      	add	r7, sp, #16
 80095a6:	60f8      	str	r0, [r7, #12]
 80095a8:	60b9      	str	r1, [r7, #8]
 80095aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80095ac:	2300      	movs	r3, #0
 80095ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80095b0:	f3ef 8305 	mrs	r3, IPSR
 80095b4:	617b      	str	r3, [r7, #20]
  return(result);
 80095b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d17e      	bne.n	80096ba <osThreadNew+0x11a>
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d07b      	beq.n	80096ba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80095c2:	2380      	movs	r3, #128	; 0x80
 80095c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80095c6:	2318      	movs	r3, #24
 80095c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80095ca:	2300      	movs	r3, #0
 80095cc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80095ce:	f04f 33ff 	mov.w	r3, #4294967295
 80095d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d045      	beq.n	8009666 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d002      	beq.n	80095e8 <osThreadNew+0x48>
        name = attr->name;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	699b      	ldr	r3, [r3, #24]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d002      	beq.n	80095f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	699b      	ldr	r3, [r3, #24]
 80095f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80095f6:	69fb      	ldr	r3, [r7, #28]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d008      	beq.n	800960e <osThreadNew+0x6e>
 80095fc:	69fb      	ldr	r3, [r7, #28]
 80095fe:	2b38      	cmp	r3, #56	; 0x38
 8009600:	d805      	bhi.n	800960e <osThreadNew+0x6e>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	685b      	ldr	r3, [r3, #4]
 8009606:	f003 0301 	and.w	r3, r3, #1
 800960a:	2b00      	cmp	r3, #0
 800960c:	d001      	beq.n	8009612 <osThreadNew+0x72>
        return (NULL);
 800960e:	2300      	movs	r3, #0
 8009610:	e054      	b.n	80096bc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	695b      	ldr	r3, [r3, #20]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d003      	beq.n	8009622 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	695b      	ldr	r3, [r3, #20]
 800961e:	089b      	lsrs	r3, r3, #2
 8009620:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	689b      	ldr	r3, [r3, #8]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d00e      	beq.n	8009648 <osThreadNew+0xa8>
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	68db      	ldr	r3, [r3, #12]
 800962e:	2ba7      	cmp	r3, #167	; 0xa7
 8009630:	d90a      	bls.n	8009648 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009636:	2b00      	cmp	r3, #0
 8009638:	d006      	beq.n	8009648 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	695b      	ldr	r3, [r3, #20]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d002      	beq.n	8009648 <osThreadNew+0xa8>
        mem = 1;
 8009642:	2301      	movs	r3, #1
 8009644:	61bb      	str	r3, [r7, #24]
 8009646:	e010      	b.n	800966a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	689b      	ldr	r3, [r3, #8]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d10c      	bne.n	800966a <osThreadNew+0xca>
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	68db      	ldr	r3, [r3, #12]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d108      	bne.n	800966a <osThreadNew+0xca>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	691b      	ldr	r3, [r3, #16]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d104      	bne.n	800966a <osThreadNew+0xca>
          mem = 0;
 8009660:	2300      	movs	r3, #0
 8009662:	61bb      	str	r3, [r7, #24]
 8009664:	e001      	b.n	800966a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009666:	2300      	movs	r3, #0
 8009668:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800966a:	69bb      	ldr	r3, [r7, #24]
 800966c:	2b01      	cmp	r3, #1
 800966e:	d110      	bne.n	8009692 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009678:	9202      	str	r2, [sp, #8]
 800967a:	9301      	str	r3, [sp, #4]
 800967c:	69fb      	ldr	r3, [r7, #28]
 800967e:	9300      	str	r3, [sp, #0]
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	6a3a      	ldr	r2, [r7, #32]
 8009684:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009686:	68f8      	ldr	r0, [r7, #12]
 8009688:	f001 f962 	bl	800a950 <xTaskCreateStatic>
 800968c:	4603      	mov	r3, r0
 800968e:	613b      	str	r3, [r7, #16]
 8009690:	e013      	b.n	80096ba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009692:	69bb      	ldr	r3, [r7, #24]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d110      	bne.n	80096ba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009698:	6a3b      	ldr	r3, [r7, #32]
 800969a:	b29a      	uxth	r2, r3
 800969c:	f107 0310 	add.w	r3, r7, #16
 80096a0:	9301      	str	r3, [sp, #4]
 80096a2:	69fb      	ldr	r3, [r7, #28]
 80096a4:	9300      	str	r3, [sp, #0]
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80096aa:	68f8      	ldr	r0, [r7, #12]
 80096ac:	f001 f9ad 	bl	800aa0a <xTaskCreate>
 80096b0:	4603      	mov	r3, r0
 80096b2:	2b01      	cmp	r3, #1
 80096b4:	d001      	beq.n	80096ba <osThreadNew+0x11a>
            hTask = NULL;
 80096b6:	2300      	movs	r3, #0
 80096b8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80096ba:	693b      	ldr	r3, [r7, #16]
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3728      	adds	r7, #40	; 0x28
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}

080096c4 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b08a      	sub	sp, #40	; 0x28
 80096c8:	af02      	add	r7, sp, #8
 80096ca:	60f8      	str	r0, [r7, #12]
 80096cc:	60b9      	str	r1, [r7, #8]
 80096ce:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80096d0:	2300      	movs	r3, #0
 80096d2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80096d4:	f3ef 8305 	mrs	r3, IPSR
 80096d8:	613b      	str	r3, [r7, #16]
  return(result);
 80096da:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d175      	bne.n	80097cc <osSemaphoreNew+0x108>
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d072      	beq.n	80097cc <osSemaphoreNew+0x108>
 80096e6:	68ba      	ldr	r2, [r7, #8]
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d86e      	bhi.n	80097cc <osSemaphoreNew+0x108>
    mem = -1;
 80096ee:	f04f 33ff 	mov.w	r3, #4294967295
 80096f2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d015      	beq.n	8009726 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	689b      	ldr	r3, [r3, #8]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d006      	beq.n	8009710 <osSemaphoreNew+0x4c>
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	68db      	ldr	r3, [r3, #12]
 8009706:	2b4f      	cmp	r3, #79	; 0x4f
 8009708:	d902      	bls.n	8009710 <osSemaphoreNew+0x4c>
        mem = 1;
 800970a:	2301      	movs	r3, #1
 800970c:	61bb      	str	r3, [r7, #24]
 800970e:	e00c      	b.n	800972a <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	689b      	ldr	r3, [r3, #8]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d108      	bne.n	800972a <osSemaphoreNew+0x66>
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	68db      	ldr	r3, [r3, #12]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d104      	bne.n	800972a <osSemaphoreNew+0x66>
          mem = 0;
 8009720:	2300      	movs	r3, #0
 8009722:	61bb      	str	r3, [r7, #24]
 8009724:	e001      	b.n	800972a <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8009726:	2300      	movs	r3, #0
 8009728:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800972a:	69bb      	ldr	r3, [r7, #24]
 800972c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009730:	d04c      	beq.n	80097cc <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	2b01      	cmp	r3, #1
 8009736:	d128      	bne.n	800978a <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8009738:	69bb      	ldr	r3, [r7, #24]
 800973a:	2b01      	cmp	r3, #1
 800973c:	d10a      	bne.n	8009754 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	689b      	ldr	r3, [r3, #8]
 8009742:	2203      	movs	r2, #3
 8009744:	9200      	str	r2, [sp, #0]
 8009746:	2200      	movs	r2, #0
 8009748:	2100      	movs	r1, #0
 800974a:	2001      	movs	r0, #1
 800974c:	f000 f9e6 	bl	8009b1c <xQueueGenericCreateStatic>
 8009750:	61f8      	str	r0, [r7, #28]
 8009752:	e005      	b.n	8009760 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8009754:	2203      	movs	r2, #3
 8009756:	2100      	movs	r1, #0
 8009758:	2001      	movs	r0, #1
 800975a:	f000 fa57 	bl	8009c0c <xQueueGenericCreate>
 800975e:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8009760:	69fb      	ldr	r3, [r7, #28]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d022      	beq.n	80097ac <osSemaphoreNew+0xe8>
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d01f      	beq.n	80097ac <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800976c:	2300      	movs	r3, #0
 800976e:	2200      	movs	r2, #0
 8009770:	2100      	movs	r1, #0
 8009772:	69f8      	ldr	r0, [r7, #28]
 8009774:	f000 fb12 	bl	8009d9c <xQueueGenericSend>
 8009778:	4603      	mov	r3, r0
 800977a:	2b01      	cmp	r3, #1
 800977c:	d016      	beq.n	80097ac <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800977e:	69f8      	ldr	r0, [r7, #28]
 8009780:	f000 ff12 	bl	800a5a8 <vQueueDelete>
            hSemaphore = NULL;
 8009784:	2300      	movs	r3, #0
 8009786:	61fb      	str	r3, [r7, #28]
 8009788:	e010      	b.n	80097ac <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800978a:	69bb      	ldr	r3, [r7, #24]
 800978c:	2b01      	cmp	r3, #1
 800978e:	d108      	bne.n	80097a2 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	689b      	ldr	r3, [r3, #8]
 8009794:	461a      	mov	r2, r3
 8009796:	68b9      	ldr	r1, [r7, #8]
 8009798:	68f8      	ldr	r0, [r7, #12]
 800979a:	f000 fa94 	bl	8009cc6 <xQueueCreateCountingSemaphoreStatic>
 800979e:	61f8      	str	r0, [r7, #28]
 80097a0:	e004      	b.n	80097ac <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80097a2:	68b9      	ldr	r1, [r7, #8]
 80097a4:	68f8      	ldr	r0, [r7, #12]
 80097a6:	f000 fac5 	bl	8009d34 <xQueueCreateCountingSemaphore>
 80097aa:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80097ac:	69fb      	ldr	r3, [r7, #28]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d00c      	beq.n	80097cc <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d003      	beq.n	80097c0 <osSemaphoreNew+0xfc>
          name = attr->name;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	617b      	str	r3, [r7, #20]
 80097be:	e001      	b.n	80097c4 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80097c0:	2300      	movs	r3, #0
 80097c2:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80097c4:	6979      	ldr	r1, [r7, #20]
 80097c6:	69f8      	ldr	r0, [r7, #28]
 80097c8:	f001 f83a 	bl	800a840 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80097cc:	69fb      	ldr	r3, [r7, #28]
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3720      	adds	r7, #32
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}
	...

080097d8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80097d8:	b580      	push	{r7, lr}
 80097da:	b086      	sub	sp, #24
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
 80097e0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80097e6:	2300      	movs	r3, #0
 80097e8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d103      	bne.n	80097f8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80097f0:	f06f 0303 	mvn.w	r3, #3
 80097f4:	617b      	str	r3, [r7, #20]
 80097f6:	e039      	b.n	800986c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80097f8:	f3ef 8305 	mrs	r3, IPSR
 80097fc:	60fb      	str	r3, [r7, #12]
  return(result);
 80097fe:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009800:	2b00      	cmp	r3, #0
 8009802:	d022      	beq.n	800984a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d003      	beq.n	8009812 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800980a:	f06f 0303 	mvn.w	r3, #3
 800980e:	617b      	str	r3, [r7, #20]
 8009810:	e02c      	b.n	800986c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8009812:	2300      	movs	r3, #0
 8009814:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8009816:	f107 0308 	add.w	r3, r7, #8
 800981a:	461a      	mov	r2, r3
 800981c:	2100      	movs	r1, #0
 800981e:	6938      	ldr	r0, [r7, #16]
 8009820:	f000 fe42 	bl	800a4a8 <xQueueReceiveFromISR>
 8009824:	4603      	mov	r3, r0
 8009826:	2b01      	cmp	r3, #1
 8009828:	d003      	beq.n	8009832 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800982a:	f06f 0302 	mvn.w	r3, #2
 800982e:	617b      	str	r3, [r7, #20]
 8009830:	e01c      	b.n	800986c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d019      	beq.n	800986c <osSemaphoreAcquire+0x94>
 8009838:	4b0f      	ldr	r3, [pc, #60]	; (8009878 <osSemaphoreAcquire+0xa0>)
 800983a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800983e:	601a      	str	r2, [r3, #0]
 8009840:	f3bf 8f4f 	dsb	sy
 8009844:	f3bf 8f6f 	isb	sy
 8009848:	e010      	b.n	800986c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800984a:	6839      	ldr	r1, [r7, #0]
 800984c:	6938      	ldr	r0, [r7, #16]
 800984e:	f000 fd1f 	bl	800a290 <xQueueSemaphoreTake>
 8009852:	4603      	mov	r3, r0
 8009854:	2b01      	cmp	r3, #1
 8009856:	d009      	beq.n	800986c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d003      	beq.n	8009866 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800985e:	f06f 0301 	mvn.w	r3, #1
 8009862:	617b      	str	r3, [r7, #20]
 8009864:	e002      	b.n	800986c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8009866:	f06f 0302 	mvn.w	r3, #2
 800986a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800986c:	697b      	ldr	r3, [r7, #20]
}
 800986e:	4618      	mov	r0, r3
 8009870:	3718      	adds	r7, #24
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	e000ed04 	.word	0xe000ed04

0800987c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800987c:	b480      	push	{r7}
 800987e:	b085      	sub	sp, #20
 8009880:	af00      	add	r7, sp, #0
 8009882:	60f8      	str	r0, [r7, #12]
 8009884:	60b9      	str	r1, [r7, #8]
 8009886:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	4a07      	ldr	r2, [pc, #28]	; (80098a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800988c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	4a06      	ldr	r2, [pc, #24]	; (80098ac <vApplicationGetIdleTaskMemory+0x30>)
 8009892:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2280      	movs	r2, #128	; 0x80
 8009898:	601a      	str	r2, [r3, #0]
}
 800989a:	bf00      	nop
 800989c:	3714      	adds	r7, #20
 800989e:	46bd      	mov	sp, r7
 80098a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a4:	4770      	bx	lr
 80098a6:	bf00      	nop
 80098a8:	20000934 	.word	0x20000934
 80098ac:	200009dc 	.word	0x200009dc

080098b0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80098b0:	b480      	push	{r7}
 80098b2:	b085      	sub	sp, #20
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	60f8      	str	r0, [r7, #12]
 80098b8:	60b9      	str	r1, [r7, #8]
 80098ba:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	4a07      	ldr	r2, [pc, #28]	; (80098dc <vApplicationGetTimerTaskMemory+0x2c>)
 80098c0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	4a06      	ldr	r2, [pc, #24]	; (80098e0 <vApplicationGetTimerTaskMemory+0x30>)
 80098c6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80098ce:	601a      	str	r2, [r3, #0]
}
 80098d0:	bf00      	nop
 80098d2:	3714      	adds	r7, #20
 80098d4:	46bd      	mov	sp, r7
 80098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098da:	4770      	bx	lr
 80098dc:	20000bdc 	.word	0x20000bdc
 80098e0:	20000c84 	.word	0x20000c84

080098e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80098e4:	b480      	push	{r7}
 80098e6:	b083      	sub	sp, #12
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f103 0208 	add.w	r2, r3, #8
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	f04f 32ff 	mov.w	r2, #4294967295
 80098fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	f103 0208 	add.w	r2, r3, #8
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f103 0208 	add.w	r2, r3, #8
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2200      	movs	r2, #0
 8009916:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009918:	bf00      	nop
 800991a:	370c      	adds	r7, #12
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr

08009924 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009924:	b480      	push	{r7}
 8009926:	b083      	sub	sp, #12
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2200      	movs	r2, #0
 8009930:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009932:	bf00      	nop
 8009934:	370c      	adds	r7, #12
 8009936:	46bd      	mov	sp, r7
 8009938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993c:	4770      	bx	lr

0800993e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800993e:	b480      	push	{r7}
 8009940:	b085      	sub	sp, #20
 8009942:	af00      	add	r7, sp, #0
 8009944:	6078      	str	r0, [r7, #4]
 8009946:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	68fa      	ldr	r2, [r7, #12]
 8009952:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	689a      	ldr	r2, [r3, #8]
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	689b      	ldr	r3, [r3, #8]
 8009960:	683a      	ldr	r2, [r7, #0]
 8009962:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	683a      	ldr	r2, [r7, #0]
 8009968:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	1c5a      	adds	r2, r3, #1
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	601a      	str	r2, [r3, #0]
}
 800997a:	bf00      	nop
 800997c:	3714      	adds	r7, #20
 800997e:	46bd      	mov	sp, r7
 8009980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009984:	4770      	bx	lr

08009986 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009986:	b480      	push	{r7}
 8009988:	b085      	sub	sp, #20
 800998a:	af00      	add	r7, sp, #0
 800998c:	6078      	str	r0, [r7, #4]
 800998e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800999c:	d103      	bne.n	80099a6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	691b      	ldr	r3, [r3, #16]
 80099a2:	60fb      	str	r3, [r7, #12]
 80099a4:	e00c      	b.n	80099c0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	3308      	adds	r3, #8
 80099aa:	60fb      	str	r3, [r7, #12]
 80099ac:	e002      	b.n	80099b4 <vListInsert+0x2e>
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	685b      	ldr	r3, [r3, #4]
 80099b2:	60fb      	str	r3, [r7, #12]
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	685b      	ldr	r3, [r3, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	68ba      	ldr	r2, [r7, #8]
 80099bc:	429a      	cmp	r2, r3
 80099be:	d2f6      	bcs.n	80099ae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	685a      	ldr	r2, [r3, #4]
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	685b      	ldr	r3, [r3, #4]
 80099cc:	683a      	ldr	r2, [r7, #0]
 80099ce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	68fa      	ldr	r2, [r7, #12]
 80099d4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	683a      	ldr	r2, [r7, #0]
 80099da:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	1c5a      	adds	r2, r3, #1
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	601a      	str	r2, [r3, #0]
}
 80099ec:	bf00      	nop
 80099ee:	3714      	adds	r7, #20
 80099f0:	46bd      	mov	sp, r7
 80099f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f6:	4770      	bx	lr

080099f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80099f8:	b480      	push	{r7}
 80099fa:	b085      	sub	sp, #20
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	691b      	ldr	r3, [r3, #16]
 8009a04:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	685b      	ldr	r3, [r3, #4]
 8009a0a:	687a      	ldr	r2, [r7, #4]
 8009a0c:	6892      	ldr	r2, [r2, #8]
 8009a0e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	689b      	ldr	r3, [r3, #8]
 8009a14:	687a      	ldr	r2, [r7, #4]
 8009a16:	6852      	ldr	r2, [r2, #4]
 8009a18:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	429a      	cmp	r2, r3
 8009a22:	d103      	bne.n	8009a2c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	689a      	ldr	r2, [r3, #8]
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	1e5a      	subs	r2, r3, #1
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3714      	adds	r7, #20
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b084      	sub	sp, #16
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
 8009a54:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d10a      	bne.n	8009a76 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a64:	f383 8811 	msr	BASEPRI, r3
 8009a68:	f3bf 8f6f 	isb	sy
 8009a6c:	f3bf 8f4f 	dsb	sy
 8009a70:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009a72:	bf00      	nop
 8009a74:	e7fe      	b.n	8009a74 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009a76:	f002 fc8d 	bl	800c394 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	681a      	ldr	r2, [r3, #0]
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a82:	68f9      	ldr	r1, [r7, #12]
 8009a84:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009a86:	fb01 f303 	mul.w	r3, r1, r3
 8009a8a:	441a      	add	r2, r3
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2200      	movs	r2, #0
 8009a94:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681a      	ldr	r2, [r3, #0]
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681a      	ldr	r2, [r3, #0]
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aa6:	3b01      	subs	r3, #1
 8009aa8:	68f9      	ldr	r1, [r7, #12]
 8009aaa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009aac:	fb01 f303 	mul.w	r3, r1, r3
 8009ab0:	441a      	add	r2, r3
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	22ff      	movs	r2, #255	; 0xff
 8009aba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	22ff      	movs	r2, #255	; 0xff
 8009ac2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d114      	bne.n	8009af6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	691b      	ldr	r3, [r3, #16]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d01a      	beq.n	8009b0a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	3310      	adds	r3, #16
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f001 fc3d 	bl	800b358 <xTaskRemoveFromEventList>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d012      	beq.n	8009b0a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009ae4:	4b0c      	ldr	r3, [pc, #48]	; (8009b18 <xQueueGenericReset+0xcc>)
 8009ae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009aea:	601a      	str	r2, [r3, #0]
 8009aec:	f3bf 8f4f 	dsb	sy
 8009af0:	f3bf 8f6f 	isb	sy
 8009af4:	e009      	b.n	8009b0a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	3310      	adds	r3, #16
 8009afa:	4618      	mov	r0, r3
 8009afc:	f7ff fef2 	bl	80098e4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	3324      	adds	r3, #36	; 0x24
 8009b04:	4618      	mov	r0, r3
 8009b06:	f7ff feed 	bl	80098e4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009b0a:	f002 fc73 	bl	800c3f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009b0e:	2301      	movs	r3, #1
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	3710      	adds	r7, #16
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}
 8009b18:	e000ed04 	.word	0xe000ed04

08009b1c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b08e      	sub	sp, #56	; 0x38
 8009b20:	af02      	add	r7, sp, #8
 8009b22:	60f8      	str	r0, [r7, #12]
 8009b24:	60b9      	str	r1, [r7, #8]
 8009b26:	607a      	str	r2, [r7, #4]
 8009b28:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d10a      	bne.n	8009b46 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b34:	f383 8811 	msr	BASEPRI, r3
 8009b38:	f3bf 8f6f 	isb	sy
 8009b3c:	f3bf 8f4f 	dsb	sy
 8009b40:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009b42:	bf00      	nop
 8009b44:	e7fe      	b.n	8009b44 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d10a      	bne.n	8009b62 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b50:	f383 8811 	msr	BASEPRI, r3
 8009b54:	f3bf 8f6f 	isb	sy
 8009b58:	f3bf 8f4f 	dsb	sy
 8009b5c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009b5e:	bf00      	nop
 8009b60:	e7fe      	b.n	8009b60 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d002      	beq.n	8009b6e <xQueueGenericCreateStatic+0x52>
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d001      	beq.n	8009b72 <xQueueGenericCreateStatic+0x56>
 8009b6e:	2301      	movs	r3, #1
 8009b70:	e000      	b.n	8009b74 <xQueueGenericCreateStatic+0x58>
 8009b72:	2300      	movs	r3, #0
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d10a      	bne.n	8009b8e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b7c:	f383 8811 	msr	BASEPRI, r3
 8009b80:	f3bf 8f6f 	isb	sy
 8009b84:	f3bf 8f4f 	dsb	sy
 8009b88:	623b      	str	r3, [r7, #32]
}
 8009b8a:	bf00      	nop
 8009b8c:	e7fe      	b.n	8009b8c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d102      	bne.n	8009b9a <xQueueGenericCreateStatic+0x7e>
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d101      	bne.n	8009b9e <xQueueGenericCreateStatic+0x82>
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	e000      	b.n	8009ba0 <xQueueGenericCreateStatic+0x84>
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d10a      	bne.n	8009bba <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ba8:	f383 8811 	msr	BASEPRI, r3
 8009bac:	f3bf 8f6f 	isb	sy
 8009bb0:	f3bf 8f4f 	dsb	sy
 8009bb4:	61fb      	str	r3, [r7, #28]
}
 8009bb6:	bf00      	nop
 8009bb8:	e7fe      	b.n	8009bb8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009bba:	2350      	movs	r3, #80	; 0x50
 8009bbc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	2b50      	cmp	r3, #80	; 0x50
 8009bc2:	d00a      	beq.n	8009bda <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bc8:	f383 8811 	msr	BASEPRI, r3
 8009bcc:	f3bf 8f6f 	isb	sy
 8009bd0:	f3bf 8f4f 	dsb	sy
 8009bd4:	61bb      	str	r3, [r7, #24]
}
 8009bd6:	bf00      	nop
 8009bd8:	e7fe      	b.n	8009bd8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009bda:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009bdc:	683b      	ldr	r3, [r7, #0]
 8009bde:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d00d      	beq.n	8009c02 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009be8:	2201      	movs	r2, #1
 8009bea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009bee:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bf4:	9300      	str	r3, [sp, #0]
 8009bf6:	4613      	mov	r3, r2
 8009bf8:	687a      	ldr	r2, [r7, #4]
 8009bfa:	68b9      	ldr	r1, [r7, #8]
 8009bfc:	68f8      	ldr	r0, [r7, #12]
 8009bfe:	f000 f83f 	bl	8009c80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009c04:	4618      	mov	r0, r3
 8009c06:	3730      	adds	r7, #48	; 0x30
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}

08009c0c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b08a      	sub	sp, #40	; 0x28
 8009c10:	af02      	add	r7, sp, #8
 8009c12:	60f8      	str	r0, [r7, #12]
 8009c14:	60b9      	str	r1, [r7, #8]
 8009c16:	4613      	mov	r3, r2
 8009c18:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d10a      	bne.n	8009c36 <xQueueGenericCreate+0x2a>
	__asm volatile
 8009c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c24:	f383 8811 	msr	BASEPRI, r3
 8009c28:	f3bf 8f6f 	isb	sy
 8009c2c:	f3bf 8f4f 	dsb	sy
 8009c30:	613b      	str	r3, [r7, #16]
}
 8009c32:	bf00      	nop
 8009c34:	e7fe      	b.n	8009c34 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	68ba      	ldr	r2, [r7, #8]
 8009c3a:	fb02 f303 	mul.w	r3, r2, r3
 8009c3e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009c40:	69fb      	ldr	r3, [r7, #28]
 8009c42:	3350      	adds	r3, #80	; 0x50
 8009c44:	4618      	mov	r0, r3
 8009c46:	f002 fcc7 	bl	800c5d8 <pvPortMalloc>
 8009c4a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009c4c:	69bb      	ldr	r3, [r7, #24]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d011      	beq.n	8009c76 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009c52:	69bb      	ldr	r3, [r7, #24]
 8009c54:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	3350      	adds	r3, #80	; 0x50
 8009c5a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009c5c:	69bb      	ldr	r3, [r7, #24]
 8009c5e:	2200      	movs	r2, #0
 8009c60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009c64:	79fa      	ldrb	r2, [r7, #7]
 8009c66:	69bb      	ldr	r3, [r7, #24]
 8009c68:	9300      	str	r3, [sp, #0]
 8009c6a:	4613      	mov	r3, r2
 8009c6c:	697a      	ldr	r2, [r7, #20]
 8009c6e:	68b9      	ldr	r1, [r7, #8]
 8009c70:	68f8      	ldr	r0, [r7, #12]
 8009c72:	f000 f805 	bl	8009c80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009c76:	69bb      	ldr	r3, [r7, #24]
	}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3720      	adds	r7, #32
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}

08009c80 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b084      	sub	sp, #16
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	60f8      	str	r0, [r7, #12]
 8009c88:	60b9      	str	r1, [r7, #8]
 8009c8a:	607a      	str	r2, [r7, #4]
 8009c8c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d103      	bne.n	8009c9c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009c94:	69bb      	ldr	r3, [r7, #24]
 8009c96:	69ba      	ldr	r2, [r7, #24]
 8009c98:	601a      	str	r2, [r3, #0]
 8009c9a:	e002      	b.n	8009ca2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009c9c:	69bb      	ldr	r3, [r7, #24]
 8009c9e:	687a      	ldr	r2, [r7, #4]
 8009ca0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009ca2:	69bb      	ldr	r3, [r7, #24]
 8009ca4:	68fa      	ldr	r2, [r7, #12]
 8009ca6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009ca8:	69bb      	ldr	r3, [r7, #24]
 8009caa:	68ba      	ldr	r2, [r7, #8]
 8009cac:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009cae:	2101      	movs	r1, #1
 8009cb0:	69b8      	ldr	r0, [r7, #24]
 8009cb2:	f7ff fecb 	bl	8009a4c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009cb6:	69bb      	ldr	r3, [r7, #24]
 8009cb8:	78fa      	ldrb	r2, [r7, #3]
 8009cba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009cbe:	bf00      	nop
 8009cc0:	3710      	adds	r7, #16
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}

08009cc6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009cc6:	b580      	push	{r7, lr}
 8009cc8:	b08a      	sub	sp, #40	; 0x28
 8009cca:	af02      	add	r7, sp, #8
 8009ccc:	60f8      	str	r0, [r7, #12]
 8009cce:	60b9      	str	r1, [r7, #8]
 8009cd0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d10a      	bne.n	8009cee <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8009cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cdc:	f383 8811 	msr	BASEPRI, r3
 8009ce0:	f3bf 8f6f 	isb	sy
 8009ce4:	f3bf 8f4f 	dsb	sy
 8009ce8:	61bb      	str	r3, [r7, #24]
}
 8009cea:	bf00      	nop
 8009cec:	e7fe      	b.n	8009cec <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009cee:	68ba      	ldr	r2, [r7, #8]
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	d90a      	bls.n	8009d0c <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8009cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cfa:	f383 8811 	msr	BASEPRI, r3
 8009cfe:	f3bf 8f6f 	isb	sy
 8009d02:	f3bf 8f4f 	dsb	sy
 8009d06:	617b      	str	r3, [r7, #20]
}
 8009d08:	bf00      	nop
 8009d0a:	e7fe      	b.n	8009d0a <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009d0c:	2302      	movs	r3, #2
 8009d0e:	9300      	str	r3, [sp, #0]
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2200      	movs	r2, #0
 8009d14:	2100      	movs	r1, #0
 8009d16:	68f8      	ldr	r0, [r7, #12]
 8009d18:	f7ff ff00 	bl	8009b1c <xQueueGenericCreateStatic>
 8009d1c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009d1e:	69fb      	ldr	r3, [r7, #28]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d002      	beq.n	8009d2a <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009d24:	69fb      	ldr	r3, [r7, #28]
 8009d26:	68ba      	ldr	r2, [r7, #8]
 8009d28:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009d2a:	69fb      	ldr	r3, [r7, #28]
	}
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	3720      	adds	r7, #32
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bd80      	pop	{r7, pc}

08009d34 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b086      	sub	sp, #24
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
 8009d3c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d10a      	bne.n	8009d5a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8009d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d48:	f383 8811 	msr	BASEPRI, r3
 8009d4c:	f3bf 8f6f 	isb	sy
 8009d50:	f3bf 8f4f 	dsb	sy
 8009d54:	613b      	str	r3, [r7, #16]
}
 8009d56:	bf00      	nop
 8009d58:	e7fe      	b.n	8009d58 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009d5a:	683a      	ldr	r2, [r7, #0]
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d90a      	bls.n	8009d78 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8009d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d66:	f383 8811 	msr	BASEPRI, r3
 8009d6a:	f3bf 8f6f 	isb	sy
 8009d6e:	f3bf 8f4f 	dsb	sy
 8009d72:	60fb      	str	r3, [r7, #12]
}
 8009d74:	bf00      	nop
 8009d76:	e7fe      	b.n	8009d76 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009d78:	2202      	movs	r2, #2
 8009d7a:	2100      	movs	r1, #0
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f7ff ff45 	bl	8009c0c <xQueueGenericCreate>
 8009d82:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009d84:	697b      	ldr	r3, [r7, #20]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d002      	beq.n	8009d90 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	683a      	ldr	r2, [r7, #0]
 8009d8e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009d90:	697b      	ldr	r3, [r7, #20]
	}
 8009d92:	4618      	mov	r0, r3
 8009d94:	3718      	adds	r7, #24
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bd80      	pop	{r7, pc}
	...

08009d9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b08e      	sub	sp, #56	; 0x38
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	60f8      	str	r0, [r7, #12]
 8009da4:	60b9      	str	r1, [r7, #8]
 8009da6:	607a      	str	r2, [r7, #4]
 8009da8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009daa:	2300      	movs	r3, #0
 8009dac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d10a      	bne.n	8009dce <xQueueGenericSend+0x32>
	__asm volatile
 8009db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dbc:	f383 8811 	msr	BASEPRI, r3
 8009dc0:	f3bf 8f6f 	isb	sy
 8009dc4:	f3bf 8f4f 	dsb	sy
 8009dc8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009dca:	bf00      	nop
 8009dcc:	e7fe      	b.n	8009dcc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d103      	bne.n	8009ddc <xQueueGenericSend+0x40>
 8009dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d101      	bne.n	8009de0 <xQueueGenericSend+0x44>
 8009ddc:	2301      	movs	r3, #1
 8009dde:	e000      	b.n	8009de2 <xQueueGenericSend+0x46>
 8009de0:	2300      	movs	r3, #0
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d10a      	bne.n	8009dfc <xQueueGenericSend+0x60>
	__asm volatile
 8009de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dea:	f383 8811 	msr	BASEPRI, r3
 8009dee:	f3bf 8f6f 	isb	sy
 8009df2:	f3bf 8f4f 	dsb	sy
 8009df6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009df8:	bf00      	nop
 8009dfa:	e7fe      	b.n	8009dfa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	2b02      	cmp	r3, #2
 8009e00:	d103      	bne.n	8009e0a <xQueueGenericSend+0x6e>
 8009e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e06:	2b01      	cmp	r3, #1
 8009e08:	d101      	bne.n	8009e0e <xQueueGenericSend+0x72>
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	e000      	b.n	8009e10 <xQueueGenericSend+0x74>
 8009e0e:	2300      	movs	r3, #0
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d10a      	bne.n	8009e2a <xQueueGenericSend+0x8e>
	__asm volatile
 8009e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e18:	f383 8811 	msr	BASEPRI, r3
 8009e1c:	f3bf 8f6f 	isb	sy
 8009e20:	f3bf 8f4f 	dsb	sy
 8009e24:	623b      	str	r3, [r7, #32]
}
 8009e26:	bf00      	nop
 8009e28:	e7fe      	b.n	8009e28 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009e2a:	f001 fc57 	bl	800b6dc <xTaskGetSchedulerState>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d102      	bne.n	8009e3a <xQueueGenericSend+0x9e>
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d101      	bne.n	8009e3e <xQueueGenericSend+0xa2>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	e000      	b.n	8009e40 <xQueueGenericSend+0xa4>
 8009e3e:	2300      	movs	r3, #0
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d10a      	bne.n	8009e5a <xQueueGenericSend+0xbe>
	__asm volatile
 8009e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e48:	f383 8811 	msr	BASEPRI, r3
 8009e4c:	f3bf 8f6f 	isb	sy
 8009e50:	f3bf 8f4f 	dsb	sy
 8009e54:	61fb      	str	r3, [r7, #28]
}
 8009e56:	bf00      	nop
 8009e58:	e7fe      	b.n	8009e58 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e5a:	f002 fa9b 	bl	800c394 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e66:	429a      	cmp	r2, r3
 8009e68:	d302      	bcc.n	8009e70 <xQueueGenericSend+0xd4>
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	2b02      	cmp	r3, #2
 8009e6e:	d129      	bne.n	8009ec4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009e70:	683a      	ldr	r2, [r7, #0]
 8009e72:	68b9      	ldr	r1, [r7, #8]
 8009e74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e76:	f000 fbd2 	bl	800a61e <prvCopyDataToQueue>
 8009e7a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d010      	beq.n	8009ea6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e86:	3324      	adds	r3, #36	; 0x24
 8009e88:	4618      	mov	r0, r3
 8009e8a:	f001 fa65 	bl	800b358 <xTaskRemoveFromEventList>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d013      	beq.n	8009ebc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009e94:	4b3f      	ldr	r3, [pc, #252]	; (8009f94 <xQueueGenericSend+0x1f8>)
 8009e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e9a:	601a      	str	r2, [r3, #0]
 8009e9c:	f3bf 8f4f 	dsb	sy
 8009ea0:	f3bf 8f6f 	isb	sy
 8009ea4:	e00a      	b.n	8009ebc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d007      	beq.n	8009ebc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009eac:	4b39      	ldr	r3, [pc, #228]	; (8009f94 <xQueueGenericSend+0x1f8>)
 8009eae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009eb2:	601a      	str	r2, [r3, #0]
 8009eb4:	f3bf 8f4f 	dsb	sy
 8009eb8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009ebc:	f002 fa9a 	bl	800c3f4 <vPortExitCritical>
				return pdPASS;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	e063      	b.n	8009f8c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d103      	bne.n	8009ed2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009eca:	f002 fa93 	bl	800c3f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	e05c      	b.n	8009f8c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ed2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d106      	bne.n	8009ee6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009ed8:	f107 0314 	add.w	r3, r7, #20
 8009edc:	4618      	mov	r0, r3
 8009ede:	f001 fa9f 	bl	800b420 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ee6:	f002 fa85 	bl	800c3f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009eea:	f001 f80b 	bl	800af04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009eee:	f002 fa51 	bl	800c394 <vPortEnterCritical>
 8009ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ef4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009ef8:	b25b      	sxtb	r3, r3
 8009efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009efe:	d103      	bne.n	8009f08 <xQueueGenericSend+0x16c>
 8009f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f02:	2200      	movs	r2, #0
 8009f04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f0e:	b25b      	sxtb	r3, r3
 8009f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f14:	d103      	bne.n	8009f1e <xQueueGenericSend+0x182>
 8009f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f18:	2200      	movs	r2, #0
 8009f1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009f1e:	f002 fa69 	bl	800c3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009f22:	1d3a      	adds	r2, r7, #4
 8009f24:	f107 0314 	add.w	r3, r7, #20
 8009f28:	4611      	mov	r1, r2
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f001 fa8e 	bl	800b44c <xTaskCheckForTimeOut>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d124      	bne.n	8009f80 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009f36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f38:	f000 fc69 	bl	800a80e <prvIsQueueFull>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d018      	beq.n	8009f74 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f44:	3310      	adds	r3, #16
 8009f46:	687a      	ldr	r2, [r7, #4]
 8009f48:	4611      	mov	r1, r2
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f001 f9b4 	bl	800b2b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009f50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f52:	f000 fbf4 	bl	800a73e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009f56:	f000 ffe3 	bl	800af20 <xTaskResumeAll>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	f47f af7c 	bne.w	8009e5a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009f62:	4b0c      	ldr	r3, [pc, #48]	; (8009f94 <xQueueGenericSend+0x1f8>)
 8009f64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f68:	601a      	str	r2, [r3, #0]
 8009f6a:	f3bf 8f4f 	dsb	sy
 8009f6e:	f3bf 8f6f 	isb	sy
 8009f72:	e772      	b.n	8009e5a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009f74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f76:	f000 fbe2 	bl	800a73e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f7a:	f000 ffd1 	bl	800af20 <xTaskResumeAll>
 8009f7e:	e76c      	b.n	8009e5a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009f80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f82:	f000 fbdc 	bl	800a73e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f86:	f000 ffcb 	bl	800af20 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009f8a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3738      	adds	r7, #56	; 0x38
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}
 8009f94:	e000ed04 	.word	0xe000ed04

08009f98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b090      	sub	sp, #64	; 0x40
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	60f8      	str	r0, [r7, #12]
 8009fa0:	60b9      	str	r1, [r7, #8]
 8009fa2:	607a      	str	r2, [r7, #4]
 8009fa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d10a      	bne.n	8009fc6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fb4:	f383 8811 	msr	BASEPRI, r3
 8009fb8:	f3bf 8f6f 	isb	sy
 8009fbc:	f3bf 8f4f 	dsb	sy
 8009fc0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009fc2:	bf00      	nop
 8009fc4:	e7fe      	b.n	8009fc4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d103      	bne.n	8009fd4 <xQueueGenericSendFromISR+0x3c>
 8009fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d101      	bne.n	8009fd8 <xQueueGenericSendFromISR+0x40>
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	e000      	b.n	8009fda <xQueueGenericSendFromISR+0x42>
 8009fd8:	2300      	movs	r3, #0
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d10a      	bne.n	8009ff4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe2:	f383 8811 	msr	BASEPRI, r3
 8009fe6:	f3bf 8f6f 	isb	sy
 8009fea:	f3bf 8f4f 	dsb	sy
 8009fee:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009ff0:	bf00      	nop
 8009ff2:	e7fe      	b.n	8009ff2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	2b02      	cmp	r3, #2
 8009ff8:	d103      	bne.n	800a002 <xQueueGenericSendFromISR+0x6a>
 8009ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ffe:	2b01      	cmp	r3, #1
 800a000:	d101      	bne.n	800a006 <xQueueGenericSendFromISR+0x6e>
 800a002:	2301      	movs	r3, #1
 800a004:	e000      	b.n	800a008 <xQueueGenericSendFromISR+0x70>
 800a006:	2300      	movs	r3, #0
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d10a      	bne.n	800a022 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a00c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a010:	f383 8811 	msr	BASEPRI, r3
 800a014:	f3bf 8f6f 	isb	sy
 800a018:	f3bf 8f4f 	dsb	sy
 800a01c:	623b      	str	r3, [r7, #32]
}
 800a01e:	bf00      	nop
 800a020:	e7fe      	b.n	800a020 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a022:	f002 fa99 	bl	800c558 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a026:	f3ef 8211 	mrs	r2, BASEPRI
 800a02a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a02e:	f383 8811 	msr	BASEPRI, r3
 800a032:	f3bf 8f6f 	isb	sy
 800a036:	f3bf 8f4f 	dsb	sy
 800a03a:	61fa      	str	r2, [r7, #28]
 800a03c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a03e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a040:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a044:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a04a:	429a      	cmp	r2, r3
 800a04c:	d302      	bcc.n	800a054 <xQueueGenericSendFromISR+0xbc>
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	2b02      	cmp	r3, #2
 800a052:	d12f      	bne.n	800a0b4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a056:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a05a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a05e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a062:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a064:	683a      	ldr	r2, [r7, #0]
 800a066:	68b9      	ldr	r1, [r7, #8]
 800a068:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a06a:	f000 fad8 	bl	800a61e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a06e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a072:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a076:	d112      	bne.n	800a09e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a07a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d016      	beq.n	800a0ae <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a082:	3324      	adds	r3, #36	; 0x24
 800a084:	4618      	mov	r0, r3
 800a086:	f001 f967 	bl	800b358 <xTaskRemoveFromEventList>
 800a08a:	4603      	mov	r3, r0
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d00e      	beq.n	800a0ae <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d00b      	beq.n	800a0ae <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2201      	movs	r2, #1
 800a09a:	601a      	str	r2, [r3, #0]
 800a09c:	e007      	b.n	800a0ae <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a09e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a0a2:	3301      	adds	r3, #1
 800a0a4:	b2db      	uxtb	r3, r3
 800a0a6:	b25a      	sxtb	r2, r3
 800a0a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a0b2:	e001      	b.n	800a0b8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a0b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0ba:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a0c2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a0c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3740      	adds	r7, #64	; 0x40
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}
	...

0800a0d0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b08c      	sub	sp, #48	; 0x30
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	60f8      	str	r0, [r7, #12]
 800a0d8:	60b9      	str	r1, [r7, #8]
 800a0da:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a0e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d10a      	bne.n	800a100 <xQueueReceive+0x30>
	__asm volatile
 800a0ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ee:	f383 8811 	msr	BASEPRI, r3
 800a0f2:	f3bf 8f6f 	isb	sy
 800a0f6:	f3bf 8f4f 	dsb	sy
 800a0fa:	623b      	str	r3, [r7, #32]
}
 800a0fc:	bf00      	nop
 800a0fe:	e7fe      	b.n	800a0fe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d103      	bne.n	800a10e <xQueueReceive+0x3e>
 800a106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d101      	bne.n	800a112 <xQueueReceive+0x42>
 800a10e:	2301      	movs	r3, #1
 800a110:	e000      	b.n	800a114 <xQueueReceive+0x44>
 800a112:	2300      	movs	r3, #0
 800a114:	2b00      	cmp	r3, #0
 800a116:	d10a      	bne.n	800a12e <xQueueReceive+0x5e>
	__asm volatile
 800a118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a11c:	f383 8811 	msr	BASEPRI, r3
 800a120:	f3bf 8f6f 	isb	sy
 800a124:	f3bf 8f4f 	dsb	sy
 800a128:	61fb      	str	r3, [r7, #28]
}
 800a12a:	bf00      	nop
 800a12c:	e7fe      	b.n	800a12c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a12e:	f001 fad5 	bl	800b6dc <xTaskGetSchedulerState>
 800a132:	4603      	mov	r3, r0
 800a134:	2b00      	cmp	r3, #0
 800a136:	d102      	bne.n	800a13e <xQueueReceive+0x6e>
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d101      	bne.n	800a142 <xQueueReceive+0x72>
 800a13e:	2301      	movs	r3, #1
 800a140:	e000      	b.n	800a144 <xQueueReceive+0x74>
 800a142:	2300      	movs	r3, #0
 800a144:	2b00      	cmp	r3, #0
 800a146:	d10a      	bne.n	800a15e <xQueueReceive+0x8e>
	__asm volatile
 800a148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a14c:	f383 8811 	msr	BASEPRI, r3
 800a150:	f3bf 8f6f 	isb	sy
 800a154:	f3bf 8f4f 	dsb	sy
 800a158:	61bb      	str	r3, [r7, #24]
}
 800a15a:	bf00      	nop
 800a15c:	e7fe      	b.n	800a15c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a15e:	f002 f919 	bl	800c394 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a166:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d01f      	beq.n	800a1ae <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a16e:	68b9      	ldr	r1, [r7, #8]
 800a170:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a172:	f000 fabe 	bl	800a6f2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a178:	1e5a      	subs	r2, r3, #1
 800a17a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a17c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a17e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a180:	691b      	ldr	r3, [r3, #16]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d00f      	beq.n	800a1a6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a188:	3310      	adds	r3, #16
 800a18a:	4618      	mov	r0, r3
 800a18c:	f001 f8e4 	bl	800b358 <xTaskRemoveFromEventList>
 800a190:	4603      	mov	r3, r0
 800a192:	2b00      	cmp	r3, #0
 800a194:	d007      	beq.n	800a1a6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a196:	4b3d      	ldr	r3, [pc, #244]	; (800a28c <xQueueReceive+0x1bc>)
 800a198:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a19c:	601a      	str	r2, [r3, #0]
 800a19e:	f3bf 8f4f 	dsb	sy
 800a1a2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a1a6:	f002 f925 	bl	800c3f4 <vPortExitCritical>
				return pdPASS;
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	e069      	b.n	800a282 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d103      	bne.n	800a1bc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a1b4:	f002 f91e 	bl	800c3f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	e062      	b.n	800a282 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a1bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d106      	bne.n	800a1d0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a1c2:	f107 0310 	add.w	r3, r7, #16
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	f001 f92a 	bl	800b420 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a1d0:	f002 f910 	bl	800c3f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a1d4:	f000 fe96 	bl	800af04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a1d8:	f002 f8dc 	bl	800c394 <vPortEnterCritical>
 800a1dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a1e2:	b25b      	sxtb	r3, r3
 800a1e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1e8:	d103      	bne.n	800a1f2 <xQueueReceive+0x122>
 800a1ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a1f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a1f8:	b25b      	sxtb	r3, r3
 800a1fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1fe:	d103      	bne.n	800a208 <xQueueReceive+0x138>
 800a200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a202:	2200      	movs	r2, #0
 800a204:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a208:	f002 f8f4 	bl	800c3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a20c:	1d3a      	adds	r2, r7, #4
 800a20e:	f107 0310 	add.w	r3, r7, #16
 800a212:	4611      	mov	r1, r2
 800a214:	4618      	mov	r0, r3
 800a216:	f001 f919 	bl	800b44c <xTaskCheckForTimeOut>
 800a21a:	4603      	mov	r3, r0
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d123      	bne.n	800a268 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a220:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a222:	f000 fade 	bl	800a7e2 <prvIsQueueEmpty>
 800a226:	4603      	mov	r3, r0
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d017      	beq.n	800a25c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a22c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a22e:	3324      	adds	r3, #36	; 0x24
 800a230:	687a      	ldr	r2, [r7, #4]
 800a232:	4611      	mov	r1, r2
 800a234:	4618      	mov	r0, r3
 800a236:	f001 f83f 	bl	800b2b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a23a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a23c:	f000 fa7f 	bl	800a73e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a240:	f000 fe6e 	bl	800af20 <xTaskResumeAll>
 800a244:	4603      	mov	r3, r0
 800a246:	2b00      	cmp	r3, #0
 800a248:	d189      	bne.n	800a15e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a24a:	4b10      	ldr	r3, [pc, #64]	; (800a28c <xQueueReceive+0x1bc>)
 800a24c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a250:	601a      	str	r2, [r3, #0]
 800a252:	f3bf 8f4f 	dsb	sy
 800a256:	f3bf 8f6f 	isb	sy
 800a25a:	e780      	b.n	800a15e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a25c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a25e:	f000 fa6e 	bl	800a73e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a262:	f000 fe5d 	bl	800af20 <xTaskResumeAll>
 800a266:	e77a      	b.n	800a15e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a268:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a26a:	f000 fa68 	bl	800a73e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a26e:	f000 fe57 	bl	800af20 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a272:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a274:	f000 fab5 	bl	800a7e2 <prvIsQueueEmpty>
 800a278:	4603      	mov	r3, r0
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	f43f af6f 	beq.w	800a15e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a280:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a282:	4618      	mov	r0, r3
 800a284:	3730      	adds	r7, #48	; 0x30
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	e000ed04 	.word	0xe000ed04

0800a290 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b08e      	sub	sp, #56	; 0x38
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a29a:	2300      	movs	r3, #0
 800a29c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a2a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d10a      	bne.n	800a2c2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800a2ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2b0:	f383 8811 	msr	BASEPRI, r3
 800a2b4:	f3bf 8f6f 	isb	sy
 800a2b8:	f3bf 8f4f 	dsb	sy
 800a2bc:	623b      	str	r3, [r7, #32]
}
 800a2be:	bf00      	nop
 800a2c0:	e7fe      	b.n	800a2c0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a2c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d00a      	beq.n	800a2e0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800a2ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ce:	f383 8811 	msr	BASEPRI, r3
 800a2d2:	f3bf 8f6f 	isb	sy
 800a2d6:	f3bf 8f4f 	dsb	sy
 800a2da:	61fb      	str	r3, [r7, #28]
}
 800a2dc:	bf00      	nop
 800a2de:	e7fe      	b.n	800a2de <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a2e0:	f001 f9fc 	bl	800b6dc <xTaskGetSchedulerState>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d102      	bne.n	800a2f0 <xQueueSemaphoreTake+0x60>
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d101      	bne.n	800a2f4 <xQueueSemaphoreTake+0x64>
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	e000      	b.n	800a2f6 <xQueueSemaphoreTake+0x66>
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d10a      	bne.n	800a310 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800a2fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2fe:	f383 8811 	msr	BASEPRI, r3
 800a302:	f3bf 8f6f 	isb	sy
 800a306:	f3bf 8f4f 	dsb	sy
 800a30a:	61bb      	str	r3, [r7, #24]
}
 800a30c:	bf00      	nop
 800a30e:	e7fe      	b.n	800a30e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a310:	f002 f840 	bl	800c394 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a318:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a31a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d024      	beq.n	800a36a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a322:	1e5a      	subs	r2, r3, #1
 800a324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a326:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d104      	bne.n	800a33a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a330:	f001 fb4a 	bl	800b9c8 <pvTaskIncrementMutexHeldCount>
 800a334:	4602      	mov	r2, r0
 800a336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a338:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a33a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a33c:	691b      	ldr	r3, [r3, #16]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d00f      	beq.n	800a362 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a344:	3310      	adds	r3, #16
 800a346:	4618      	mov	r0, r3
 800a348:	f001 f806 	bl	800b358 <xTaskRemoveFromEventList>
 800a34c:	4603      	mov	r3, r0
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d007      	beq.n	800a362 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a352:	4b54      	ldr	r3, [pc, #336]	; (800a4a4 <xQueueSemaphoreTake+0x214>)
 800a354:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a358:	601a      	str	r2, [r3, #0]
 800a35a:	f3bf 8f4f 	dsb	sy
 800a35e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a362:	f002 f847 	bl	800c3f4 <vPortExitCritical>
				return pdPASS;
 800a366:	2301      	movs	r3, #1
 800a368:	e097      	b.n	800a49a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d111      	bne.n	800a394 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a372:	2b00      	cmp	r3, #0
 800a374:	d00a      	beq.n	800a38c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800a376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a37a:	f383 8811 	msr	BASEPRI, r3
 800a37e:	f3bf 8f6f 	isb	sy
 800a382:	f3bf 8f4f 	dsb	sy
 800a386:	617b      	str	r3, [r7, #20]
}
 800a388:	bf00      	nop
 800a38a:	e7fe      	b.n	800a38a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a38c:	f002 f832 	bl	800c3f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a390:	2300      	movs	r3, #0
 800a392:	e082      	b.n	800a49a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a394:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a396:	2b00      	cmp	r3, #0
 800a398:	d106      	bne.n	800a3a8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a39a:	f107 030c 	add.w	r3, r7, #12
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f001 f83e 	bl	800b420 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a3a8:	f002 f824 	bl	800c3f4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a3ac:	f000 fdaa 	bl	800af04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a3b0:	f001 fff0 	bl	800c394 <vPortEnterCritical>
 800a3b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a3ba:	b25b      	sxtb	r3, r3
 800a3bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3c0:	d103      	bne.n	800a3ca <xQueueSemaphoreTake+0x13a>
 800a3c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a3ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a3d0:	b25b      	sxtb	r3, r3
 800a3d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3d6:	d103      	bne.n	800a3e0 <xQueueSemaphoreTake+0x150>
 800a3d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3da:	2200      	movs	r2, #0
 800a3dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a3e0:	f002 f808 	bl	800c3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a3e4:	463a      	mov	r2, r7
 800a3e6:	f107 030c 	add.w	r3, r7, #12
 800a3ea:	4611      	mov	r1, r2
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	f001 f82d 	bl	800b44c <xTaskCheckForTimeOut>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d132      	bne.n	800a45e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a3f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a3fa:	f000 f9f2 	bl	800a7e2 <prvIsQueueEmpty>
 800a3fe:	4603      	mov	r3, r0
 800a400:	2b00      	cmp	r3, #0
 800a402:	d026      	beq.n	800a452 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d109      	bne.n	800a420 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800a40c:	f001 ffc2 	bl	800c394 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a412:	689b      	ldr	r3, [r3, #8]
 800a414:	4618      	mov	r0, r3
 800a416:	f001 f97f 	bl	800b718 <xTaskPriorityInherit>
 800a41a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a41c:	f001 ffea 	bl	800c3f4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a422:	3324      	adds	r3, #36	; 0x24
 800a424:	683a      	ldr	r2, [r7, #0]
 800a426:	4611      	mov	r1, r2
 800a428:	4618      	mov	r0, r3
 800a42a:	f000 ff45 	bl	800b2b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a42e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a430:	f000 f985 	bl	800a73e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a434:	f000 fd74 	bl	800af20 <xTaskResumeAll>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	f47f af68 	bne.w	800a310 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800a440:	4b18      	ldr	r3, [pc, #96]	; (800a4a4 <xQueueSemaphoreTake+0x214>)
 800a442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a446:	601a      	str	r2, [r3, #0]
 800a448:	f3bf 8f4f 	dsb	sy
 800a44c:	f3bf 8f6f 	isb	sy
 800a450:	e75e      	b.n	800a310 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a452:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a454:	f000 f973 	bl	800a73e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a458:	f000 fd62 	bl	800af20 <xTaskResumeAll>
 800a45c:	e758      	b.n	800a310 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a45e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a460:	f000 f96d 	bl	800a73e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a464:	f000 fd5c 	bl	800af20 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a468:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a46a:	f000 f9ba 	bl	800a7e2 <prvIsQueueEmpty>
 800a46e:	4603      	mov	r3, r0
 800a470:	2b00      	cmp	r3, #0
 800a472:	f43f af4d 	beq.w	800a310 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d00d      	beq.n	800a498 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800a47c:	f001 ff8a 	bl	800c394 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a480:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a482:	f000 f8b4 	bl	800a5ee <prvGetDisinheritPriorityAfterTimeout>
 800a486:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a48a:	689b      	ldr	r3, [r3, #8]
 800a48c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a48e:	4618      	mov	r0, r3
 800a490:	f001 fa18 	bl	800b8c4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a494:	f001 ffae 	bl	800c3f4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a498:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3738      	adds	r7, #56	; 0x38
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bd80      	pop	{r7, pc}
 800a4a2:	bf00      	nop
 800a4a4:	e000ed04 	.word	0xe000ed04

0800a4a8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b08e      	sub	sp, #56	; 0x38
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	60f8      	str	r0, [r7, #12]
 800a4b0:	60b9      	str	r1, [r7, #8]
 800a4b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a4b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d10a      	bne.n	800a4d4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800a4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c2:	f383 8811 	msr	BASEPRI, r3
 800a4c6:	f3bf 8f6f 	isb	sy
 800a4ca:	f3bf 8f4f 	dsb	sy
 800a4ce:	623b      	str	r3, [r7, #32]
}
 800a4d0:	bf00      	nop
 800a4d2:	e7fe      	b.n	800a4d2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a4d4:	68bb      	ldr	r3, [r7, #8]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d103      	bne.n	800a4e2 <xQueueReceiveFromISR+0x3a>
 800a4da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d101      	bne.n	800a4e6 <xQueueReceiveFromISR+0x3e>
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	e000      	b.n	800a4e8 <xQueueReceiveFromISR+0x40>
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d10a      	bne.n	800a502 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800a4ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f0:	f383 8811 	msr	BASEPRI, r3
 800a4f4:	f3bf 8f6f 	isb	sy
 800a4f8:	f3bf 8f4f 	dsb	sy
 800a4fc:	61fb      	str	r3, [r7, #28]
}
 800a4fe:	bf00      	nop
 800a500:	e7fe      	b.n	800a500 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a502:	f002 f829 	bl	800c558 <vPortValidateInterruptPriority>
	__asm volatile
 800a506:	f3ef 8211 	mrs	r2, BASEPRI
 800a50a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a50e:	f383 8811 	msr	BASEPRI, r3
 800a512:	f3bf 8f6f 	isb	sy
 800a516:	f3bf 8f4f 	dsb	sy
 800a51a:	61ba      	str	r2, [r7, #24]
 800a51c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a51e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a520:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a526:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d02f      	beq.n	800a58e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a52e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a530:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a534:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a538:	68b9      	ldr	r1, [r7, #8]
 800a53a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a53c:	f000 f8d9 	bl	800a6f2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a542:	1e5a      	subs	r2, r3, #1
 800a544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a546:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a548:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a54c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a550:	d112      	bne.n	800a578 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a554:	691b      	ldr	r3, [r3, #16]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d016      	beq.n	800a588 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a55a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a55c:	3310      	adds	r3, #16
 800a55e:	4618      	mov	r0, r3
 800a560:	f000 fefa 	bl	800b358 <xTaskRemoveFromEventList>
 800a564:	4603      	mov	r3, r0
 800a566:	2b00      	cmp	r3, #0
 800a568:	d00e      	beq.n	800a588 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d00b      	beq.n	800a588 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2201      	movs	r2, #1
 800a574:	601a      	str	r2, [r3, #0]
 800a576:	e007      	b.n	800a588 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a578:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a57c:	3301      	adds	r3, #1
 800a57e:	b2db      	uxtb	r3, r3
 800a580:	b25a      	sxtb	r2, r3
 800a582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a584:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800a588:	2301      	movs	r3, #1
 800a58a:	637b      	str	r3, [r7, #52]	; 0x34
 800a58c:	e001      	b.n	800a592 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800a58e:	2300      	movs	r3, #0
 800a590:	637b      	str	r3, [r7, #52]	; 0x34
 800a592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a594:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	f383 8811 	msr	BASEPRI, r3
}
 800a59c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a59e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3738      	adds	r7, #56	; 0x38
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b084      	sub	sp, #16
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d10a      	bne.n	800a5d0 <vQueueDelete+0x28>
	__asm volatile
 800a5ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5be:	f383 8811 	msr	BASEPRI, r3
 800a5c2:	f3bf 8f6f 	isb	sy
 800a5c6:	f3bf 8f4f 	dsb	sy
 800a5ca:	60bb      	str	r3, [r7, #8]
}
 800a5cc:	bf00      	nop
 800a5ce:	e7fe      	b.n	800a5ce <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a5d0:	68f8      	ldr	r0, [r7, #12]
 800a5d2:	f000 f95f 	bl	800a894 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d102      	bne.n	800a5e6 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800a5e0:	68f8      	ldr	r0, [r7, #12]
 800a5e2:	f002 f8c5 	bl	800c770 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a5e6:	bf00      	nop
 800a5e8:	3710      	adds	r7, #16
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}

0800a5ee <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a5ee:	b480      	push	{r7}
 800a5f0:	b085      	sub	sp, #20
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d006      	beq.n	800a60c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800a608:	60fb      	str	r3, [r7, #12]
 800a60a:	e001      	b.n	800a610 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a60c:	2300      	movs	r3, #0
 800a60e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a610:	68fb      	ldr	r3, [r7, #12]
	}
 800a612:	4618      	mov	r0, r3
 800a614:	3714      	adds	r7, #20
 800a616:	46bd      	mov	sp, r7
 800a618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61c:	4770      	bx	lr

0800a61e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a61e:	b580      	push	{r7, lr}
 800a620:	b086      	sub	sp, #24
 800a622:	af00      	add	r7, sp, #0
 800a624:	60f8      	str	r0, [r7, #12]
 800a626:	60b9      	str	r1, [r7, #8]
 800a628:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a62a:	2300      	movs	r3, #0
 800a62c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a632:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d10d      	bne.n	800a658 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d14d      	bne.n	800a6e0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	689b      	ldr	r3, [r3, #8]
 800a648:	4618      	mov	r0, r3
 800a64a:	f001 f8cd 	bl	800b7e8 <xTaskPriorityDisinherit>
 800a64e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2200      	movs	r2, #0
 800a654:	609a      	str	r2, [r3, #8]
 800a656:	e043      	b.n	800a6e0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d119      	bne.n	800a692 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	6858      	ldr	r0, [r3, #4]
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a666:	461a      	mov	r2, r3
 800a668:	68b9      	ldr	r1, [r7, #8]
 800a66a:	f003 faf4 	bl	800dc56 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	685a      	ldr	r2, [r3, #4]
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a676:	441a      	add	r2, r3
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	685a      	ldr	r2, [r3, #4]
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	689b      	ldr	r3, [r3, #8]
 800a684:	429a      	cmp	r2, r3
 800a686:	d32b      	bcc.n	800a6e0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681a      	ldr	r2, [r3, #0]
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	605a      	str	r2, [r3, #4]
 800a690:	e026      	b.n	800a6e0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	68d8      	ldr	r0, [r3, #12]
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a69a:	461a      	mov	r2, r3
 800a69c:	68b9      	ldr	r1, [r7, #8]
 800a69e:	f003 fada 	bl	800dc56 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	68da      	ldr	r2, [r3, #12]
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6aa:	425b      	negs	r3, r3
 800a6ac:	441a      	add	r2, r3
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	68da      	ldr	r2, [r3, #12]
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	429a      	cmp	r2, r3
 800a6bc:	d207      	bcs.n	800a6ce <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	689a      	ldr	r2, [r3, #8]
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6c6:	425b      	negs	r3, r3
 800a6c8:	441a      	add	r2, r3
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2b02      	cmp	r3, #2
 800a6d2:	d105      	bne.n	800a6e0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a6d4:	693b      	ldr	r3, [r7, #16]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d002      	beq.n	800a6e0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a6da:	693b      	ldr	r3, [r7, #16]
 800a6dc:	3b01      	subs	r3, #1
 800a6de:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a6e0:	693b      	ldr	r3, [r7, #16]
 800a6e2:	1c5a      	adds	r2, r3, #1
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a6e8:	697b      	ldr	r3, [r7, #20]
}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3718      	adds	r7, #24
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bd80      	pop	{r7, pc}

0800a6f2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a6f2:	b580      	push	{r7, lr}
 800a6f4:	b082      	sub	sp, #8
 800a6f6:	af00      	add	r7, sp, #0
 800a6f8:	6078      	str	r0, [r7, #4]
 800a6fa:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a700:	2b00      	cmp	r3, #0
 800a702:	d018      	beq.n	800a736 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	68da      	ldr	r2, [r3, #12]
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a70c:	441a      	add	r2, r3
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	68da      	ldr	r2, [r3, #12]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	689b      	ldr	r3, [r3, #8]
 800a71a:	429a      	cmp	r2, r3
 800a71c:	d303      	bcc.n	800a726 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681a      	ldr	r2, [r3, #0]
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	68d9      	ldr	r1, [r3, #12]
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a72e:	461a      	mov	r2, r3
 800a730:	6838      	ldr	r0, [r7, #0]
 800a732:	f003 fa90 	bl	800dc56 <memcpy>
	}
}
 800a736:	bf00      	nop
 800a738:	3708      	adds	r7, #8
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}

0800a73e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a73e:	b580      	push	{r7, lr}
 800a740:	b084      	sub	sp, #16
 800a742:	af00      	add	r7, sp, #0
 800a744:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a746:	f001 fe25 	bl	800c394 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a750:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a752:	e011      	b.n	800a778 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d012      	beq.n	800a782 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	3324      	adds	r3, #36	; 0x24
 800a760:	4618      	mov	r0, r3
 800a762:	f000 fdf9 	bl	800b358 <xTaskRemoveFromEventList>
 800a766:	4603      	mov	r3, r0
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d001      	beq.n	800a770 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a76c:	f000 fed0 	bl	800b510 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a770:	7bfb      	ldrb	r3, [r7, #15]
 800a772:	3b01      	subs	r3, #1
 800a774:	b2db      	uxtb	r3, r3
 800a776:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a778:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	dce9      	bgt.n	800a754 <prvUnlockQueue+0x16>
 800a780:	e000      	b.n	800a784 <prvUnlockQueue+0x46>
					break;
 800a782:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	22ff      	movs	r2, #255	; 0xff
 800a788:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a78c:	f001 fe32 	bl	800c3f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a790:	f001 fe00 	bl	800c394 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a79a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a79c:	e011      	b.n	800a7c2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	691b      	ldr	r3, [r3, #16]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d012      	beq.n	800a7cc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	3310      	adds	r3, #16
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	f000 fdd4 	bl	800b358 <xTaskRemoveFromEventList>
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d001      	beq.n	800a7ba <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a7b6:	f000 feab 	bl	800b510 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a7ba:	7bbb      	ldrb	r3, [r7, #14]
 800a7bc:	3b01      	subs	r3, #1
 800a7be:	b2db      	uxtb	r3, r3
 800a7c0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a7c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	dce9      	bgt.n	800a79e <prvUnlockQueue+0x60>
 800a7ca:	e000      	b.n	800a7ce <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a7cc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	22ff      	movs	r2, #255	; 0xff
 800a7d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a7d6:	f001 fe0d 	bl	800c3f4 <vPortExitCritical>
}
 800a7da:	bf00      	nop
 800a7dc:	3710      	adds	r7, #16
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd80      	pop	{r7, pc}

0800a7e2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a7e2:	b580      	push	{r7, lr}
 800a7e4:	b084      	sub	sp, #16
 800a7e6:	af00      	add	r7, sp, #0
 800a7e8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a7ea:	f001 fdd3 	bl	800c394 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d102      	bne.n	800a7fc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	60fb      	str	r3, [r7, #12]
 800a7fa:	e001      	b.n	800a800 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a800:	f001 fdf8 	bl	800c3f4 <vPortExitCritical>

	return xReturn;
 800a804:	68fb      	ldr	r3, [r7, #12]
}
 800a806:	4618      	mov	r0, r3
 800a808:	3710      	adds	r7, #16
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}

0800a80e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a80e:	b580      	push	{r7, lr}
 800a810:	b084      	sub	sp, #16
 800a812:	af00      	add	r7, sp, #0
 800a814:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a816:	f001 fdbd 	bl	800c394 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a822:	429a      	cmp	r2, r3
 800a824:	d102      	bne.n	800a82c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a826:	2301      	movs	r3, #1
 800a828:	60fb      	str	r3, [r7, #12]
 800a82a:	e001      	b.n	800a830 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a82c:	2300      	movs	r3, #0
 800a82e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a830:	f001 fde0 	bl	800c3f4 <vPortExitCritical>

	return xReturn;
 800a834:	68fb      	ldr	r3, [r7, #12]
}
 800a836:	4618      	mov	r0, r3
 800a838:	3710      	adds	r7, #16
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}
	...

0800a840 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a840:	b480      	push	{r7}
 800a842:	b085      	sub	sp, #20
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a84a:	2300      	movs	r3, #0
 800a84c:	60fb      	str	r3, [r7, #12]
 800a84e:	e014      	b.n	800a87a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a850:	4a0f      	ldr	r2, [pc, #60]	; (800a890 <vQueueAddToRegistry+0x50>)
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d10b      	bne.n	800a874 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a85c:	490c      	ldr	r1, [pc, #48]	; (800a890 <vQueueAddToRegistry+0x50>)
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	683a      	ldr	r2, [r7, #0]
 800a862:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a866:	4a0a      	ldr	r2, [pc, #40]	; (800a890 <vQueueAddToRegistry+0x50>)
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	00db      	lsls	r3, r3, #3
 800a86c:	4413      	add	r3, r2
 800a86e:	687a      	ldr	r2, [r7, #4]
 800a870:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a872:	e006      	b.n	800a882 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	3301      	adds	r3, #1
 800a878:	60fb      	str	r3, [r7, #12]
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	2b07      	cmp	r3, #7
 800a87e:	d9e7      	bls.n	800a850 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a880:	bf00      	nop
 800a882:	bf00      	nop
 800a884:	3714      	adds	r7, #20
 800a886:	46bd      	mov	sp, r7
 800a888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88c:	4770      	bx	lr
 800a88e:	bf00      	nop
 800a890:	20001084 	.word	0x20001084

0800a894 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a894:	b480      	push	{r7}
 800a896:	b085      	sub	sp, #20
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a89c:	2300      	movs	r3, #0
 800a89e:	60fb      	str	r3, [r7, #12]
 800a8a0:	e016      	b.n	800a8d0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a8a2:	4a10      	ldr	r2, [pc, #64]	; (800a8e4 <vQueueUnregisterQueue+0x50>)
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	00db      	lsls	r3, r3, #3
 800a8a8:	4413      	add	r3, r2
 800a8aa:	685b      	ldr	r3, [r3, #4]
 800a8ac:	687a      	ldr	r2, [r7, #4]
 800a8ae:	429a      	cmp	r2, r3
 800a8b0:	d10b      	bne.n	800a8ca <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a8b2:	4a0c      	ldr	r2, [pc, #48]	; (800a8e4 <vQueueUnregisterQueue+0x50>)
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	2100      	movs	r1, #0
 800a8b8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a8bc:	4a09      	ldr	r2, [pc, #36]	; (800a8e4 <vQueueUnregisterQueue+0x50>)
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	00db      	lsls	r3, r3, #3
 800a8c2:	4413      	add	r3, r2
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	605a      	str	r2, [r3, #4]
				break;
 800a8c8:	e006      	b.n	800a8d8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	3301      	adds	r3, #1
 800a8ce:	60fb      	str	r3, [r7, #12]
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	2b07      	cmp	r3, #7
 800a8d4:	d9e5      	bls.n	800a8a2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a8d6:	bf00      	nop
 800a8d8:	bf00      	nop
 800a8da:	3714      	adds	r7, #20
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e2:	4770      	bx	lr
 800a8e4:	20001084 	.word	0x20001084

0800a8e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b086      	sub	sp, #24
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	60f8      	str	r0, [r7, #12]
 800a8f0:	60b9      	str	r1, [r7, #8]
 800a8f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a8f8:	f001 fd4c 	bl	800c394 <vPortEnterCritical>
 800a8fc:	697b      	ldr	r3, [r7, #20]
 800a8fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a902:	b25b      	sxtb	r3, r3
 800a904:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a908:	d103      	bne.n	800a912 <vQueueWaitForMessageRestricted+0x2a>
 800a90a:	697b      	ldr	r3, [r7, #20]
 800a90c:	2200      	movs	r2, #0
 800a90e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a918:	b25b      	sxtb	r3, r3
 800a91a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a91e:	d103      	bne.n	800a928 <vQueueWaitForMessageRestricted+0x40>
 800a920:	697b      	ldr	r3, [r7, #20]
 800a922:	2200      	movs	r2, #0
 800a924:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a928:	f001 fd64 	bl	800c3f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a92c:	697b      	ldr	r3, [r7, #20]
 800a92e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a930:	2b00      	cmp	r3, #0
 800a932:	d106      	bne.n	800a942 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a934:	697b      	ldr	r3, [r7, #20]
 800a936:	3324      	adds	r3, #36	; 0x24
 800a938:	687a      	ldr	r2, [r7, #4]
 800a93a:	68b9      	ldr	r1, [r7, #8]
 800a93c:	4618      	mov	r0, r3
 800a93e:	f000 fcdf 	bl	800b300 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a942:	6978      	ldr	r0, [r7, #20]
 800a944:	f7ff fefb 	bl	800a73e <prvUnlockQueue>
	}
 800a948:	bf00      	nop
 800a94a:	3718      	adds	r7, #24
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}

0800a950 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a950:	b580      	push	{r7, lr}
 800a952:	b08e      	sub	sp, #56	; 0x38
 800a954:	af04      	add	r7, sp, #16
 800a956:	60f8      	str	r0, [r7, #12]
 800a958:	60b9      	str	r1, [r7, #8]
 800a95a:	607a      	str	r2, [r7, #4]
 800a95c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a95e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a960:	2b00      	cmp	r3, #0
 800a962:	d10a      	bne.n	800a97a <xTaskCreateStatic+0x2a>
	__asm volatile
 800a964:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a968:	f383 8811 	msr	BASEPRI, r3
 800a96c:	f3bf 8f6f 	isb	sy
 800a970:	f3bf 8f4f 	dsb	sy
 800a974:	623b      	str	r3, [r7, #32]
}
 800a976:	bf00      	nop
 800a978:	e7fe      	b.n	800a978 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a97a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d10a      	bne.n	800a996 <xTaskCreateStatic+0x46>
	__asm volatile
 800a980:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a984:	f383 8811 	msr	BASEPRI, r3
 800a988:	f3bf 8f6f 	isb	sy
 800a98c:	f3bf 8f4f 	dsb	sy
 800a990:	61fb      	str	r3, [r7, #28]
}
 800a992:	bf00      	nop
 800a994:	e7fe      	b.n	800a994 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a996:	23a8      	movs	r3, #168	; 0xa8
 800a998:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a99a:	693b      	ldr	r3, [r7, #16]
 800a99c:	2ba8      	cmp	r3, #168	; 0xa8
 800a99e:	d00a      	beq.n	800a9b6 <xTaskCreateStatic+0x66>
	__asm volatile
 800a9a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9a4:	f383 8811 	msr	BASEPRI, r3
 800a9a8:	f3bf 8f6f 	isb	sy
 800a9ac:	f3bf 8f4f 	dsb	sy
 800a9b0:	61bb      	str	r3, [r7, #24]
}
 800a9b2:	bf00      	nop
 800a9b4:	e7fe      	b.n	800a9b4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a9b6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a9b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d01e      	beq.n	800a9fc <xTaskCreateStatic+0xac>
 800a9be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d01b      	beq.n	800a9fc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a9c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9c6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a9c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a9cc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a9ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9d0:	2202      	movs	r2, #2
 800a9d2:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	9303      	str	r3, [sp, #12]
 800a9da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9dc:	9302      	str	r3, [sp, #8]
 800a9de:	f107 0314 	add.w	r3, r7, #20
 800a9e2:	9301      	str	r3, [sp, #4]
 800a9e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9e6:	9300      	str	r3, [sp, #0]
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	687a      	ldr	r2, [r7, #4]
 800a9ec:	68b9      	ldr	r1, [r7, #8]
 800a9ee:	68f8      	ldr	r0, [r7, #12]
 800a9f0:	f000 f850 	bl	800aa94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a9f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a9f6:	f000 f8f3 	bl	800abe0 <prvAddNewTaskToReadyList>
 800a9fa:	e001      	b.n	800aa00 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aa00:	697b      	ldr	r3, [r7, #20]
	}
 800aa02:	4618      	mov	r0, r3
 800aa04:	3728      	adds	r7, #40	; 0x28
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd80      	pop	{r7, pc}

0800aa0a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aa0a:	b580      	push	{r7, lr}
 800aa0c:	b08c      	sub	sp, #48	; 0x30
 800aa0e:	af04      	add	r7, sp, #16
 800aa10:	60f8      	str	r0, [r7, #12]
 800aa12:	60b9      	str	r1, [r7, #8]
 800aa14:	603b      	str	r3, [r7, #0]
 800aa16:	4613      	mov	r3, r2
 800aa18:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800aa1a:	88fb      	ldrh	r3, [r7, #6]
 800aa1c:	009b      	lsls	r3, r3, #2
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f001 fdda 	bl	800c5d8 <pvPortMalloc>
 800aa24:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aa26:	697b      	ldr	r3, [r7, #20]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d00e      	beq.n	800aa4a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aa2c:	20a8      	movs	r0, #168	; 0xa8
 800aa2e:	f001 fdd3 	bl	800c5d8 <pvPortMalloc>
 800aa32:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aa34:	69fb      	ldr	r3, [r7, #28]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d003      	beq.n	800aa42 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aa3a:	69fb      	ldr	r3, [r7, #28]
 800aa3c:	697a      	ldr	r2, [r7, #20]
 800aa3e:	631a      	str	r2, [r3, #48]	; 0x30
 800aa40:	e005      	b.n	800aa4e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aa42:	6978      	ldr	r0, [r7, #20]
 800aa44:	f001 fe94 	bl	800c770 <vPortFree>
 800aa48:	e001      	b.n	800aa4e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800aa4e:	69fb      	ldr	r3, [r7, #28]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d017      	beq.n	800aa84 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800aa54:	69fb      	ldr	r3, [r7, #28]
 800aa56:	2200      	movs	r2, #0
 800aa58:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800aa5c:	88fa      	ldrh	r2, [r7, #6]
 800aa5e:	2300      	movs	r3, #0
 800aa60:	9303      	str	r3, [sp, #12]
 800aa62:	69fb      	ldr	r3, [r7, #28]
 800aa64:	9302      	str	r3, [sp, #8]
 800aa66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa68:	9301      	str	r3, [sp, #4]
 800aa6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa6c:	9300      	str	r3, [sp, #0]
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	68b9      	ldr	r1, [r7, #8]
 800aa72:	68f8      	ldr	r0, [r7, #12]
 800aa74:	f000 f80e 	bl	800aa94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aa78:	69f8      	ldr	r0, [r7, #28]
 800aa7a:	f000 f8b1 	bl	800abe0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800aa7e:	2301      	movs	r3, #1
 800aa80:	61bb      	str	r3, [r7, #24]
 800aa82:	e002      	b.n	800aa8a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800aa84:	f04f 33ff 	mov.w	r3, #4294967295
 800aa88:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800aa8a:	69bb      	ldr	r3, [r7, #24]
	}
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	3720      	adds	r7, #32
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}

0800aa94 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b088      	sub	sp, #32
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	60f8      	str	r0, [r7, #12]
 800aa9c:	60b9      	str	r1, [r7, #8]
 800aa9e:	607a      	str	r2, [r7, #4]
 800aaa0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800aaa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaa4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	009b      	lsls	r3, r3, #2
 800aaaa:	461a      	mov	r2, r3
 800aaac:	21a5      	movs	r1, #165	; 0xa5
 800aaae:	f002 ffde 	bl	800da6e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800aab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aab4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800aabc:	3b01      	subs	r3, #1
 800aabe:	009b      	lsls	r3, r3, #2
 800aac0:	4413      	add	r3, r2
 800aac2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800aac4:	69bb      	ldr	r3, [r7, #24]
 800aac6:	f023 0307 	bic.w	r3, r3, #7
 800aaca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800aacc:	69bb      	ldr	r3, [r7, #24]
 800aace:	f003 0307 	and.w	r3, r3, #7
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d00a      	beq.n	800aaec <prvInitialiseNewTask+0x58>
	__asm volatile
 800aad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aada:	f383 8811 	msr	BASEPRI, r3
 800aade:	f3bf 8f6f 	isb	sy
 800aae2:	f3bf 8f4f 	dsb	sy
 800aae6:	617b      	str	r3, [r7, #20]
}
 800aae8:	bf00      	nop
 800aaea:	e7fe      	b.n	800aaea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d01f      	beq.n	800ab32 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	61fb      	str	r3, [r7, #28]
 800aaf6:	e012      	b.n	800ab1e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800aaf8:	68ba      	ldr	r2, [r7, #8]
 800aafa:	69fb      	ldr	r3, [r7, #28]
 800aafc:	4413      	add	r3, r2
 800aafe:	7819      	ldrb	r1, [r3, #0]
 800ab00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab02:	69fb      	ldr	r3, [r7, #28]
 800ab04:	4413      	add	r3, r2
 800ab06:	3334      	adds	r3, #52	; 0x34
 800ab08:	460a      	mov	r2, r1
 800ab0a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ab0c:	68ba      	ldr	r2, [r7, #8]
 800ab0e:	69fb      	ldr	r3, [r7, #28]
 800ab10:	4413      	add	r3, r2
 800ab12:	781b      	ldrb	r3, [r3, #0]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d006      	beq.n	800ab26 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ab18:	69fb      	ldr	r3, [r7, #28]
 800ab1a:	3301      	adds	r3, #1
 800ab1c:	61fb      	str	r3, [r7, #28]
 800ab1e:	69fb      	ldr	r3, [r7, #28]
 800ab20:	2b0f      	cmp	r3, #15
 800ab22:	d9e9      	bls.n	800aaf8 <prvInitialiseNewTask+0x64>
 800ab24:	e000      	b.n	800ab28 <prvInitialiseNewTask+0x94>
			{
				break;
 800ab26:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ab28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ab30:	e003      	b.n	800ab3a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ab32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab34:	2200      	movs	r2, #0
 800ab36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ab3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab3c:	2b37      	cmp	r3, #55	; 0x37
 800ab3e:	d901      	bls.n	800ab44 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ab40:	2337      	movs	r3, #55	; 0x37
 800ab42:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ab44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab48:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ab4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab4e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ab50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab52:	2200      	movs	r2, #0
 800ab54:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ab56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab58:	3304      	adds	r3, #4
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	f7fe fee2 	bl	8009924 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ab60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab62:	3318      	adds	r3, #24
 800ab64:	4618      	mov	r0, r3
 800ab66:	f7fe fedd 	bl	8009924 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ab6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab6e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab72:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ab76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab78:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ab7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab7e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ab80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab82:	2200      	movs	r2, #0
 800ab84:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ab88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ab90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab92:	3354      	adds	r3, #84	; 0x54
 800ab94:	224c      	movs	r2, #76	; 0x4c
 800ab96:	2100      	movs	r1, #0
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f002 ff68 	bl	800da6e <memset>
 800ab9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aba0:	4a0c      	ldr	r2, [pc, #48]	; (800abd4 <prvInitialiseNewTask+0x140>)
 800aba2:	659a      	str	r2, [r3, #88]	; 0x58
 800aba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aba6:	4a0c      	ldr	r2, [pc, #48]	; (800abd8 <prvInitialiseNewTask+0x144>)
 800aba8:	65da      	str	r2, [r3, #92]	; 0x5c
 800abaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abac:	4a0b      	ldr	r2, [pc, #44]	; (800abdc <prvInitialiseNewTask+0x148>)
 800abae:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800abb0:	683a      	ldr	r2, [r7, #0]
 800abb2:	68f9      	ldr	r1, [r7, #12]
 800abb4:	69b8      	ldr	r0, [r7, #24]
 800abb6:	f001 fabd 	bl	800c134 <pxPortInitialiseStack>
 800abba:	4602      	mov	r2, r0
 800abbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abbe:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800abc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d002      	beq.n	800abcc <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800abc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800abca:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800abcc:	bf00      	nop
 800abce:	3720      	adds	r7, #32
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}
 800abd4:	20002aa8 	.word	0x20002aa8
 800abd8:	20002b10 	.word	0x20002b10
 800abdc:	20002b78 	.word	0x20002b78

0800abe0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b082      	sub	sp, #8
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800abe8:	f001 fbd4 	bl	800c394 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800abec:	4b2d      	ldr	r3, [pc, #180]	; (800aca4 <prvAddNewTaskToReadyList+0xc4>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	3301      	adds	r3, #1
 800abf2:	4a2c      	ldr	r2, [pc, #176]	; (800aca4 <prvAddNewTaskToReadyList+0xc4>)
 800abf4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800abf6:	4b2c      	ldr	r3, [pc, #176]	; (800aca8 <prvAddNewTaskToReadyList+0xc8>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d109      	bne.n	800ac12 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800abfe:	4a2a      	ldr	r2, [pc, #168]	; (800aca8 <prvAddNewTaskToReadyList+0xc8>)
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ac04:	4b27      	ldr	r3, [pc, #156]	; (800aca4 <prvAddNewTaskToReadyList+0xc4>)
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	2b01      	cmp	r3, #1
 800ac0a:	d110      	bne.n	800ac2e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ac0c:	f000 fca4 	bl	800b558 <prvInitialiseTaskLists>
 800ac10:	e00d      	b.n	800ac2e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ac12:	4b26      	ldr	r3, [pc, #152]	; (800acac <prvAddNewTaskToReadyList+0xcc>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d109      	bne.n	800ac2e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ac1a:	4b23      	ldr	r3, [pc, #140]	; (800aca8 <prvAddNewTaskToReadyList+0xc8>)
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac24:	429a      	cmp	r2, r3
 800ac26:	d802      	bhi.n	800ac2e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ac28:	4a1f      	ldr	r2, [pc, #124]	; (800aca8 <prvAddNewTaskToReadyList+0xc8>)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ac2e:	4b20      	ldr	r3, [pc, #128]	; (800acb0 <prvAddNewTaskToReadyList+0xd0>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	3301      	adds	r3, #1
 800ac34:	4a1e      	ldr	r2, [pc, #120]	; (800acb0 <prvAddNewTaskToReadyList+0xd0>)
 800ac36:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ac38:	4b1d      	ldr	r3, [pc, #116]	; (800acb0 <prvAddNewTaskToReadyList+0xd0>)
 800ac3a:	681a      	ldr	r2, [r3, #0]
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac44:	4b1b      	ldr	r3, [pc, #108]	; (800acb4 <prvAddNewTaskToReadyList+0xd4>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	429a      	cmp	r2, r3
 800ac4a:	d903      	bls.n	800ac54 <prvAddNewTaskToReadyList+0x74>
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac50:	4a18      	ldr	r2, [pc, #96]	; (800acb4 <prvAddNewTaskToReadyList+0xd4>)
 800ac52:	6013      	str	r3, [r2, #0]
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac58:	4613      	mov	r3, r2
 800ac5a:	009b      	lsls	r3, r3, #2
 800ac5c:	4413      	add	r3, r2
 800ac5e:	009b      	lsls	r3, r3, #2
 800ac60:	4a15      	ldr	r2, [pc, #84]	; (800acb8 <prvAddNewTaskToReadyList+0xd8>)
 800ac62:	441a      	add	r2, r3
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	3304      	adds	r3, #4
 800ac68:	4619      	mov	r1, r3
 800ac6a:	4610      	mov	r0, r2
 800ac6c:	f7fe fe67 	bl	800993e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ac70:	f001 fbc0 	bl	800c3f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ac74:	4b0d      	ldr	r3, [pc, #52]	; (800acac <prvAddNewTaskToReadyList+0xcc>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d00e      	beq.n	800ac9a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ac7c:	4b0a      	ldr	r3, [pc, #40]	; (800aca8 <prvAddNewTaskToReadyList+0xc8>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac86:	429a      	cmp	r2, r3
 800ac88:	d207      	bcs.n	800ac9a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ac8a:	4b0c      	ldr	r3, [pc, #48]	; (800acbc <prvAddNewTaskToReadyList+0xdc>)
 800ac8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac90:	601a      	str	r2, [r3, #0]
 800ac92:	f3bf 8f4f 	dsb	sy
 800ac96:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac9a:	bf00      	nop
 800ac9c:	3708      	adds	r7, #8
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bd80      	pop	{r7, pc}
 800aca2:	bf00      	nop
 800aca4:	20001598 	.word	0x20001598
 800aca8:	200010c4 	.word	0x200010c4
 800acac:	200015a4 	.word	0x200015a4
 800acb0:	200015b4 	.word	0x200015b4
 800acb4:	200015a0 	.word	0x200015a0
 800acb8:	200010c8 	.word	0x200010c8
 800acbc:	e000ed04 	.word	0xe000ed04

0800acc0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b08a      	sub	sp, #40	; 0x28
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
 800acc8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800acca:	2300      	movs	r3, #0
 800accc:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d10a      	bne.n	800acea <vTaskDelayUntil+0x2a>
	__asm volatile
 800acd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acd8:	f383 8811 	msr	BASEPRI, r3
 800acdc:	f3bf 8f6f 	isb	sy
 800ace0:	f3bf 8f4f 	dsb	sy
 800ace4:	617b      	str	r3, [r7, #20]
}
 800ace6:	bf00      	nop
 800ace8:	e7fe      	b.n	800ace8 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800acea:	683b      	ldr	r3, [r7, #0]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d10a      	bne.n	800ad06 <vTaskDelayUntil+0x46>
	__asm volatile
 800acf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acf4:	f383 8811 	msr	BASEPRI, r3
 800acf8:	f3bf 8f6f 	isb	sy
 800acfc:	f3bf 8f4f 	dsb	sy
 800ad00:	613b      	str	r3, [r7, #16]
}
 800ad02:	bf00      	nop
 800ad04:	e7fe      	b.n	800ad04 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800ad06:	4b2a      	ldr	r3, [pc, #168]	; (800adb0 <vTaskDelayUntil+0xf0>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d00a      	beq.n	800ad24 <vTaskDelayUntil+0x64>
	__asm volatile
 800ad0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad12:	f383 8811 	msr	BASEPRI, r3
 800ad16:	f3bf 8f6f 	isb	sy
 800ad1a:	f3bf 8f4f 	dsb	sy
 800ad1e:	60fb      	str	r3, [r7, #12]
}
 800ad20:	bf00      	nop
 800ad22:	e7fe      	b.n	800ad22 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800ad24:	f000 f8ee 	bl	800af04 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800ad28:	4b22      	ldr	r3, [pc, #136]	; (800adb4 <vTaskDelayUntil+0xf4>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	683a      	ldr	r2, [r7, #0]
 800ad34:	4413      	add	r3, r2
 800ad36:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	6a3a      	ldr	r2, [r7, #32]
 800ad3e:	429a      	cmp	r2, r3
 800ad40:	d20b      	bcs.n	800ad5a <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	69fa      	ldr	r2, [r7, #28]
 800ad48:	429a      	cmp	r2, r3
 800ad4a:	d211      	bcs.n	800ad70 <vTaskDelayUntil+0xb0>
 800ad4c:	69fa      	ldr	r2, [r7, #28]
 800ad4e:	6a3b      	ldr	r3, [r7, #32]
 800ad50:	429a      	cmp	r2, r3
 800ad52:	d90d      	bls.n	800ad70 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800ad54:	2301      	movs	r3, #1
 800ad56:	627b      	str	r3, [r7, #36]	; 0x24
 800ad58:	e00a      	b.n	800ad70 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	69fa      	ldr	r2, [r7, #28]
 800ad60:	429a      	cmp	r2, r3
 800ad62:	d303      	bcc.n	800ad6c <vTaskDelayUntil+0xac>
 800ad64:	69fa      	ldr	r2, [r7, #28]
 800ad66:	6a3b      	ldr	r3, [r7, #32]
 800ad68:	429a      	cmp	r2, r3
 800ad6a:	d901      	bls.n	800ad70 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	69fa      	ldr	r2, [r7, #28]
 800ad74:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800ad76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d006      	beq.n	800ad8a <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800ad7c:	69fa      	ldr	r2, [r7, #28]
 800ad7e:	6a3b      	ldr	r3, [r7, #32]
 800ad80:	1ad3      	subs	r3, r2, r3
 800ad82:	2100      	movs	r1, #0
 800ad84:	4618      	mov	r0, r3
 800ad86:	f000 fe33 	bl	800b9f0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800ad8a:	f000 f8c9 	bl	800af20 <xTaskResumeAll>
 800ad8e:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ad90:	69bb      	ldr	r3, [r7, #24]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d107      	bne.n	800ada6 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800ad96:	4b08      	ldr	r3, [pc, #32]	; (800adb8 <vTaskDelayUntil+0xf8>)
 800ad98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad9c:	601a      	str	r2, [r3, #0]
 800ad9e:	f3bf 8f4f 	dsb	sy
 800ada2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ada6:	bf00      	nop
 800ada8:	3728      	adds	r7, #40	; 0x28
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}
 800adae:	bf00      	nop
 800adb0:	200015c0 	.word	0x200015c0
 800adb4:	2000159c 	.word	0x2000159c
 800adb8:	e000ed04 	.word	0xe000ed04

0800adbc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b084      	sub	sp, #16
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800adc4:	2300      	movs	r3, #0
 800adc6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d017      	beq.n	800adfe <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800adce:	4b13      	ldr	r3, [pc, #76]	; (800ae1c <vTaskDelay+0x60>)
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d00a      	beq.n	800adec <vTaskDelay+0x30>
	__asm volatile
 800add6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adda:	f383 8811 	msr	BASEPRI, r3
 800adde:	f3bf 8f6f 	isb	sy
 800ade2:	f3bf 8f4f 	dsb	sy
 800ade6:	60bb      	str	r3, [r7, #8]
}
 800ade8:	bf00      	nop
 800adea:	e7fe      	b.n	800adea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800adec:	f000 f88a 	bl	800af04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800adf0:	2100      	movs	r1, #0
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 fdfc 	bl	800b9f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800adf8:	f000 f892 	bl	800af20 <xTaskResumeAll>
 800adfc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d107      	bne.n	800ae14 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800ae04:	4b06      	ldr	r3, [pc, #24]	; (800ae20 <vTaskDelay+0x64>)
 800ae06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae0a:	601a      	str	r2, [r3, #0]
 800ae0c:	f3bf 8f4f 	dsb	sy
 800ae10:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ae14:	bf00      	nop
 800ae16:	3710      	adds	r7, #16
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}
 800ae1c:	200015c0 	.word	0x200015c0
 800ae20:	e000ed04 	.word	0xe000ed04

0800ae24 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b08a      	sub	sp, #40	; 0x28
 800ae28:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ae2e:	2300      	movs	r3, #0
 800ae30:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ae32:	463a      	mov	r2, r7
 800ae34:	1d39      	adds	r1, r7, #4
 800ae36:	f107 0308 	add.w	r3, r7, #8
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	f7fe fd1e 	bl	800987c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ae40:	6839      	ldr	r1, [r7, #0]
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	68ba      	ldr	r2, [r7, #8]
 800ae46:	9202      	str	r2, [sp, #8]
 800ae48:	9301      	str	r3, [sp, #4]
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	9300      	str	r3, [sp, #0]
 800ae4e:	2300      	movs	r3, #0
 800ae50:	460a      	mov	r2, r1
 800ae52:	4924      	ldr	r1, [pc, #144]	; (800aee4 <vTaskStartScheduler+0xc0>)
 800ae54:	4824      	ldr	r0, [pc, #144]	; (800aee8 <vTaskStartScheduler+0xc4>)
 800ae56:	f7ff fd7b 	bl	800a950 <xTaskCreateStatic>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	4a23      	ldr	r2, [pc, #140]	; (800aeec <vTaskStartScheduler+0xc8>)
 800ae5e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ae60:	4b22      	ldr	r3, [pc, #136]	; (800aeec <vTaskStartScheduler+0xc8>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d002      	beq.n	800ae6e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ae68:	2301      	movs	r3, #1
 800ae6a:	617b      	str	r3, [r7, #20]
 800ae6c:	e001      	b.n	800ae72 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	2b01      	cmp	r3, #1
 800ae76:	d102      	bne.n	800ae7e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ae78:	f000 fe0e 	bl	800ba98 <xTimerCreateTimerTask>
 800ae7c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	2b01      	cmp	r3, #1
 800ae82:	d11b      	bne.n	800aebc <vTaskStartScheduler+0x98>
	__asm volatile
 800ae84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae88:	f383 8811 	msr	BASEPRI, r3
 800ae8c:	f3bf 8f6f 	isb	sy
 800ae90:	f3bf 8f4f 	dsb	sy
 800ae94:	613b      	str	r3, [r7, #16]
}
 800ae96:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ae98:	4b15      	ldr	r3, [pc, #84]	; (800aef0 <vTaskStartScheduler+0xcc>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	3354      	adds	r3, #84	; 0x54
 800ae9e:	4a15      	ldr	r2, [pc, #84]	; (800aef4 <vTaskStartScheduler+0xd0>)
 800aea0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800aea2:	4b15      	ldr	r3, [pc, #84]	; (800aef8 <vTaskStartScheduler+0xd4>)
 800aea4:	f04f 32ff 	mov.w	r2, #4294967295
 800aea8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800aeaa:	4b14      	ldr	r3, [pc, #80]	; (800aefc <vTaskStartScheduler+0xd8>)
 800aeac:	2201      	movs	r2, #1
 800aeae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800aeb0:	4b13      	ldr	r3, [pc, #76]	; (800af00 <vTaskStartScheduler+0xdc>)
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aeb6:	f001 f9cb 	bl	800c250 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800aeba:	e00e      	b.n	800aeda <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aebc:	697b      	ldr	r3, [r7, #20]
 800aebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aec2:	d10a      	bne.n	800aeda <vTaskStartScheduler+0xb6>
	__asm volatile
 800aec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aec8:	f383 8811 	msr	BASEPRI, r3
 800aecc:	f3bf 8f6f 	isb	sy
 800aed0:	f3bf 8f4f 	dsb	sy
 800aed4:	60fb      	str	r3, [r7, #12]
}
 800aed6:	bf00      	nop
 800aed8:	e7fe      	b.n	800aed8 <vTaskStartScheduler+0xb4>
}
 800aeda:	bf00      	nop
 800aedc:	3718      	adds	r7, #24
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}
 800aee2:	bf00      	nop
 800aee4:	08010504 	.word	0x08010504
 800aee8:	0800b529 	.word	0x0800b529
 800aeec:	200015bc 	.word	0x200015bc
 800aef0:	200010c4 	.word	0x200010c4
 800aef4:	200001f8 	.word	0x200001f8
 800aef8:	200015b8 	.word	0x200015b8
 800aefc:	200015a4 	.word	0x200015a4
 800af00:	2000159c 	.word	0x2000159c

0800af04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800af04:	b480      	push	{r7}
 800af06:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800af08:	4b04      	ldr	r3, [pc, #16]	; (800af1c <vTaskSuspendAll+0x18>)
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	3301      	adds	r3, #1
 800af0e:	4a03      	ldr	r2, [pc, #12]	; (800af1c <vTaskSuspendAll+0x18>)
 800af10:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800af12:	bf00      	nop
 800af14:	46bd      	mov	sp, r7
 800af16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1a:	4770      	bx	lr
 800af1c:	200015c0 	.word	0x200015c0

0800af20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b084      	sub	sp, #16
 800af24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800af26:	2300      	movs	r3, #0
 800af28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800af2a:	2300      	movs	r3, #0
 800af2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800af2e:	4b42      	ldr	r3, [pc, #264]	; (800b038 <xTaskResumeAll+0x118>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d10a      	bne.n	800af4c <xTaskResumeAll+0x2c>
	__asm volatile
 800af36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af3a:	f383 8811 	msr	BASEPRI, r3
 800af3e:	f3bf 8f6f 	isb	sy
 800af42:	f3bf 8f4f 	dsb	sy
 800af46:	603b      	str	r3, [r7, #0]
}
 800af48:	bf00      	nop
 800af4a:	e7fe      	b.n	800af4a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800af4c:	f001 fa22 	bl	800c394 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800af50:	4b39      	ldr	r3, [pc, #228]	; (800b038 <xTaskResumeAll+0x118>)
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	3b01      	subs	r3, #1
 800af56:	4a38      	ldr	r2, [pc, #224]	; (800b038 <xTaskResumeAll+0x118>)
 800af58:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af5a:	4b37      	ldr	r3, [pc, #220]	; (800b038 <xTaskResumeAll+0x118>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d162      	bne.n	800b028 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800af62:	4b36      	ldr	r3, [pc, #216]	; (800b03c <xTaskResumeAll+0x11c>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d05e      	beq.n	800b028 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800af6a:	e02f      	b.n	800afcc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af6c:	4b34      	ldr	r3, [pc, #208]	; (800b040 <xTaskResumeAll+0x120>)
 800af6e:	68db      	ldr	r3, [r3, #12]
 800af70:	68db      	ldr	r3, [r3, #12]
 800af72:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	3318      	adds	r3, #24
 800af78:	4618      	mov	r0, r3
 800af7a:	f7fe fd3d 	bl	80099f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	3304      	adds	r3, #4
 800af82:	4618      	mov	r0, r3
 800af84:	f7fe fd38 	bl	80099f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af8c:	4b2d      	ldr	r3, [pc, #180]	; (800b044 <xTaskResumeAll+0x124>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	429a      	cmp	r2, r3
 800af92:	d903      	bls.n	800af9c <xTaskResumeAll+0x7c>
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af98:	4a2a      	ldr	r2, [pc, #168]	; (800b044 <xTaskResumeAll+0x124>)
 800af9a:	6013      	str	r3, [r2, #0]
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afa0:	4613      	mov	r3, r2
 800afa2:	009b      	lsls	r3, r3, #2
 800afa4:	4413      	add	r3, r2
 800afa6:	009b      	lsls	r3, r3, #2
 800afa8:	4a27      	ldr	r2, [pc, #156]	; (800b048 <xTaskResumeAll+0x128>)
 800afaa:	441a      	add	r2, r3
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	3304      	adds	r3, #4
 800afb0:	4619      	mov	r1, r3
 800afb2:	4610      	mov	r0, r2
 800afb4:	f7fe fcc3 	bl	800993e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afbc:	4b23      	ldr	r3, [pc, #140]	; (800b04c <xTaskResumeAll+0x12c>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d302      	bcc.n	800afcc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800afc6:	4b22      	ldr	r3, [pc, #136]	; (800b050 <xTaskResumeAll+0x130>)
 800afc8:	2201      	movs	r2, #1
 800afca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800afcc:	4b1c      	ldr	r3, [pc, #112]	; (800b040 <xTaskResumeAll+0x120>)
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d1cb      	bne.n	800af6c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d001      	beq.n	800afde <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800afda:	f000 fb5f 	bl	800b69c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800afde:	4b1d      	ldr	r3, [pc, #116]	; (800b054 <xTaskResumeAll+0x134>)
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d010      	beq.n	800b00c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800afea:	f000 f847 	bl	800b07c <xTaskIncrementTick>
 800afee:	4603      	mov	r3, r0
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d002      	beq.n	800affa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800aff4:	4b16      	ldr	r3, [pc, #88]	; (800b050 <xTaskResumeAll+0x130>)
 800aff6:	2201      	movs	r2, #1
 800aff8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	3b01      	subs	r3, #1
 800affe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d1f1      	bne.n	800afea <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b006:	4b13      	ldr	r3, [pc, #76]	; (800b054 <xTaskResumeAll+0x134>)
 800b008:	2200      	movs	r2, #0
 800b00a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b00c:	4b10      	ldr	r3, [pc, #64]	; (800b050 <xTaskResumeAll+0x130>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d009      	beq.n	800b028 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b014:	2301      	movs	r3, #1
 800b016:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b018:	4b0f      	ldr	r3, [pc, #60]	; (800b058 <xTaskResumeAll+0x138>)
 800b01a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b01e:	601a      	str	r2, [r3, #0]
 800b020:	f3bf 8f4f 	dsb	sy
 800b024:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b028:	f001 f9e4 	bl	800c3f4 <vPortExitCritical>

	return xAlreadyYielded;
 800b02c:	68bb      	ldr	r3, [r7, #8]
}
 800b02e:	4618      	mov	r0, r3
 800b030:	3710      	adds	r7, #16
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}
 800b036:	bf00      	nop
 800b038:	200015c0 	.word	0x200015c0
 800b03c:	20001598 	.word	0x20001598
 800b040:	20001558 	.word	0x20001558
 800b044:	200015a0 	.word	0x200015a0
 800b048:	200010c8 	.word	0x200010c8
 800b04c:	200010c4 	.word	0x200010c4
 800b050:	200015ac 	.word	0x200015ac
 800b054:	200015a8 	.word	0x200015a8
 800b058:	e000ed04 	.word	0xe000ed04

0800b05c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b05c:	b480      	push	{r7}
 800b05e:	b083      	sub	sp, #12
 800b060:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b062:	4b05      	ldr	r3, [pc, #20]	; (800b078 <xTaskGetTickCount+0x1c>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b068:	687b      	ldr	r3, [r7, #4]
}
 800b06a:	4618      	mov	r0, r3
 800b06c:	370c      	adds	r7, #12
 800b06e:	46bd      	mov	sp, r7
 800b070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b074:	4770      	bx	lr
 800b076:	bf00      	nop
 800b078:	2000159c 	.word	0x2000159c

0800b07c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b086      	sub	sp, #24
 800b080:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b082:	2300      	movs	r3, #0
 800b084:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b086:	4b4f      	ldr	r3, [pc, #316]	; (800b1c4 <xTaskIncrementTick+0x148>)
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	f040 808f 	bne.w	800b1ae <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b090:	4b4d      	ldr	r3, [pc, #308]	; (800b1c8 <xTaskIncrementTick+0x14c>)
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	3301      	adds	r3, #1
 800b096:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b098:	4a4b      	ldr	r2, [pc, #300]	; (800b1c8 <xTaskIncrementTick+0x14c>)
 800b09a:	693b      	ldr	r3, [r7, #16]
 800b09c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b09e:	693b      	ldr	r3, [r7, #16]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d120      	bne.n	800b0e6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b0a4:	4b49      	ldr	r3, [pc, #292]	; (800b1cc <xTaskIncrementTick+0x150>)
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d00a      	beq.n	800b0c4 <xTaskIncrementTick+0x48>
	__asm volatile
 800b0ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0b2:	f383 8811 	msr	BASEPRI, r3
 800b0b6:	f3bf 8f6f 	isb	sy
 800b0ba:	f3bf 8f4f 	dsb	sy
 800b0be:	603b      	str	r3, [r7, #0]
}
 800b0c0:	bf00      	nop
 800b0c2:	e7fe      	b.n	800b0c2 <xTaskIncrementTick+0x46>
 800b0c4:	4b41      	ldr	r3, [pc, #260]	; (800b1cc <xTaskIncrementTick+0x150>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	60fb      	str	r3, [r7, #12]
 800b0ca:	4b41      	ldr	r3, [pc, #260]	; (800b1d0 <xTaskIncrementTick+0x154>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	4a3f      	ldr	r2, [pc, #252]	; (800b1cc <xTaskIncrementTick+0x150>)
 800b0d0:	6013      	str	r3, [r2, #0]
 800b0d2:	4a3f      	ldr	r2, [pc, #252]	; (800b1d0 <xTaskIncrementTick+0x154>)
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	6013      	str	r3, [r2, #0]
 800b0d8:	4b3e      	ldr	r3, [pc, #248]	; (800b1d4 <xTaskIncrementTick+0x158>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	3301      	adds	r3, #1
 800b0de:	4a3d      	ldr	r2, [pc, #244]	; (800b1d4 <xTaskIncrementTick+0x158>)
 800b0e0:	6013      	str	r3, [r2, #0]
 800b0e2:	f000 fadb 	bl	800b69c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b0e6:	4b3c      	ldr	r3, [pc, #240]	; (800b1d8 <xTaskIncrementTick+0x15c>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	693a      	ldr	r2, [r7, #16]
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d349      	bcc.n	800b184 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b0f0:	4b36      	ldr	r3, [pc, #216]	; (800b1cc <xTaskIncrementTick+0x150>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d104      	bne.n	800b104 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b0fa:	4b37      	ldr	r3, [pc, #220]	; (800b1d8 <xTaskIncrementTick+0x15c>)
 800b0fc:	f04f 32ff 	mov.w	r2, #4294967295
 800b100:	601a      	str	r2, [r3, #0]
					break;
 800b102:	e03f      	b.n	800b184 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b104:	4b31      	ldr	r3, [pc, #196]	; (800b1cc <xTaskIncrementTick+0x150>)
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	68db      	ldr	r3, [r3, #12]
 800b10a:	68db      	ldr	r3, [r3, #12]
 800b10c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	685b      	ldr	r3, [r3, #4]
 800b112:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b114:	693a      	ldr	r2, [r7, #16]
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	429a      	cmp	r2, r3
 800b11a:	d203      	bcs.n	800b124 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b11c:	4a2e      	ldr	r2, [pc, #184]	; (800b1d8 <xTaskIncrementTick+0x15c>)
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b122:	e02f      	b.n	800b184 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b124:	68bb      	ldr	r3, [r7, #8]
 800b126:	3304      	adds	r3, #4
 800b128:	4618      	mov	r0, r3
 800b12a:	f7fe fc65 	bl	80099f8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b12e:	68bb      	ldr	r3, [r7, #8]
 800b130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b132:	2b00      	cmp	r3, #0
 800b134:	d004      	beq.n	800b140 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	3318      	adds	r3, #24
 800b13a:	4618      	mov	r0, r3
 800b13c:	f7fe fc5c 	bl	80099f8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b144:	4b25      	ldr	r3, [pc, #148]	; (800b1dc <xTaskIncrementTick+0x160>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	429a      	cmp	r2, r3
 800b14a:	d903      	bls.n	800b154 <xTaskIncrementTick+0xd8>
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b150:	4a22      	ldr	r2, [pc, #136]	; (800b1dc <xTaskIncrementTick+0x160>)
 800b152:	6013      	str	r3, [r2, #0]
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b158:	4613      	mov	r3, r2
 800b15a:	009b      	lsls	r3, r3, #2
 800b15c:	4413      	add	r3, r2
 800b15e:	009b      	lsls	r3, r3, #2
 800b160:	4a1f      	ldr	r2, [pc, #124]	; (800b1e0 <xTaskIncrementTick+0x164>)
 800b162:	441a      	add	r2, r3
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	3304      	adds	r3, #4
 800b168:	4619      	mov	r1, r3
 800b16a:	4610      	mov	r0, r2
 800b16c:	f7fe fbe7 	bl	800993e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b174:	4b1b      	ldr	r3, [pc, #108]	; (800b1e4 <xTaskIncrementTick+0x168>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d3b8      	bcc.n	800b0f0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b17e:	2301      	movs	r3, #1
 800b180:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b182:	e7b5      	b.n	800b0f0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b184:	4b17      	ldr	r3, [pc, #92]	; (800b1e4 <xTaskIncrementTick+0x168>)
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b18a:	4915      	ldr	r1, [pc, #84]	; (800b1e0 <xTaskIncrementTick+0x164>)
 800b18c:	4613      	mov	r3, r2
 800b18e:	009b      	lsls	r3, r3, #2
 800b190:	4413      	add	r3, r2
 800b192:	009b      	lsls	r3, r3, #2
 800b194:	440b      	add	r3, r1
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	2b01      	cmp	r3, #1
 800b19a:	d901      	bls.n	800b1a0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b19c:	2301      	movs	r3, #1
 800b19e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b1a0:	4b11      	ldr	r3, [pc, #68]	; (800b1e8 <xTaskIncrementTick+0x16c>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d007      	beq.n	800b1b8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	617b      	str	r3, [r7, #20]
 800b1ac:	e004      	b.n	800b1b8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b1ae:	4b0f      	ldr	r3, [pc, #60]	; (800b1ec <xTaskIncrementTick+0x170>)
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	3301      	adds	r3, #1
 800b1b4:	4a0d      	ldr	r2, [pc, #52]	; (800b1ec <xTaskIncrementTick+0x170>)
 800b1b6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b1b8:	697b      	ldr	r3, [r7, #20]
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3718      	adds	r7, #24
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}
 800b1c2:	bf00      	nop
 800b1c4:	200015c0 	.word	0x200015c0
 800b1c8:	2000159c 	.word	0x2000159c
 800b1cc:	20001550 	.word	0x20001550
 800b1d0:	20001554 	.word	0x20001554
 800b1d4:	200015b0 	.word	0x200015b0
 800b1d8:	200015b8 	.word	0x200015b8
 800b1dc:	200015a0 	.word	0x200015a0
 800b1e0:	200010c8 	.word	0x200010c8
 800b1e4:	200010c4 	.word	0x200010c4
 800b1e8:	200015ac 	.word	0x200015ac
 800b1ec:	200015a8 	.word	0x200015a8

0800b1f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	b085      	sub	sp, #20
 800b1f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b1f6:	4b2a      	ldr	r3, [pc, #168]	; (800b2a0 <vTaskSwitchContext+0xb0>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d003      	beq.n	800b206 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b1fe:	4b29      	ldr	r3, [pc, #164]	; (800b2a4 <vTaskSwitchContext+0xb4>)
 800b200:	2201      	movs	r2, #1
 800b202:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b204:	e046      	b.n	800b294 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800b206:	4b27      	ldr	r3, [pc, #156]	; (800b2a4 <vTaskSwitchContext+0xb4>)
 800b208:	2200      	movs	r2, #0
 800b20a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b20c:	4b26      	ldr	r3, [pc, #152]	; (800b2a8 <vTaskSwitchContext+0xb8>)
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	60fb      	str	r3, [r7, #12]
 800b212:	e010      	b.n	800b236 <vTaskSwitchContext+0x46>
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d10a      	bne.n	800b230 <vTaskSwitchContext+0x40>
	__asm volatile
 800b21a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b21e:	f383 8811 	msr	BASEPRI, r3
 800b222:	f3bf 8f6f 	isb	sy
 800b226:	f3bf 8f4f 	dsb	sy
 800b22a:	607b      	str	r3, [r7, #4]
}
 800b22c:	bf00      	nop
 800b22e:	e7fe      	b.n	800b22e <vTaskSwitchContext+0x3e>
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	3b01      	subs	r3, #1
 800b234:	60fb      	str	r3, [r7, #12]
 800b236:	491d      	ldr	r1, [pc, #116]	; (800b2ac <vTaskSwitchContext+0xbc>)
 800b238:	68fa      	ldr	r2, [r7, #12]
 800b23a:	4613      	mov	r3, r2
 800b23c:	009b      	lsls	r3, r3, #2
 800b23e:	4413      	add	r3, r2
 800b240:	009b      	lsls	r3, r3, #2
 800b242:	440b      	add	r3, r1
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d0e4      	beq.n	800b214 <vTaskSwitchContext+0x24>
 800b24a:	68fa      	ldr	r2, [r7, #12]
 800b24c:	4613      	mov	r3, r2
 800b24e:	009b      	lsls	r3, r3, #2
 800b250:	4413      	add	r3, r2
 800b252:	009b      	lsls	r3, r3, #2
 800b254:	4a15      	ldr	r2, [pc, #84]	; (800b2ac <vTaskSwitchContext+0xbc>)
 800b256:	4413      	add	r3, r2
 800b258:	60bb      	str	r3, [r7, #8]
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	685b      	ldr	r3, [r3, #4]
 800b25e:	685a      	ldr	r2, [r3, #4]
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	605a      	str	r2, [r3, #4]
 800b264:	68bb      	ldr	r3, [r7, #8]
 800b266:	685a      	ldr	r2, [r3, #4]
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	3308      	adds	r3, #8
 800b26c:	429a      	cmp	r2, r3
 800b26e:	d104      	bne.n	800b27a <vTaskSwitchContext+0x8a>
 800b270:	68bb      	ldr	r3, [r7, #8]
 800b272:	685b      	ldr	r3, [r3, #4]
 800b274:	685a      	ldr	r2, [r3, #4]
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	605a      	str	r2, [r3, #4]
 800b27a:	68bb      	ldr	r3, [r7, #8]
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	68db      	ldr	r3, [r3, #12]
 800b280:	4a0b      	ldr	r2, [pc, #44]	; (800b2b0 <vTaskSwitchContext+0xc0>)
 800b282:	6013      	str	r3, [r2, #0]
 800b284:	4a08      	ldr	r2, [pc, #32]	; (800b2a8 <vTaskSwitchContext+0xb8>)
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b28a:	4b09      	ldr	r3, [pc, #36]	; (800b2b0 <vTaskSwitchContext+0xc0>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	3354      	adds	r3, #84	; 0x54
 800b290:	4a08      	ldr	r2, [pc, #32]	; (800b2b4 <vTaskSwitchContext+0xc4>)
 800b292:	6013      	str	r3, [r2, #0]
}
 800b294:	bf00      	nop
 800b296:	3714      	adds	r7, #20
 800b298:	46bd      	mov	sp, r7
 800b29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29e:	4770      	bx	lr
 800b2a0:	200015c0 	.word	0x200015c0
 800b2a4:	200015ac 	.word	0x200015ac
 800b2a8:	200015a0 	.word	0x200015a0
 800b2ac:	200010c8 	.word	0x200010c8
 800b2b0:	200010c4 	.word	0x200010c4
 800b2b4:	200001f8 	.word	0x200001f8

0800b2b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b084      	sub	sp, #16
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
 800b2c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d10a      	bne.n	800b2de <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b2c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2cc:	f383 8811 	msr	BASEPRI, r3
 800b2d0:	f3bf 8f6f 	isb	sy
 800b2d4:	f3bf 8f4f 	dsb	sy
 800b2d8:	60fb      	str	r3, [r7, #12]
}
 800b2da:	bf00      	nop
 800b2dc:	e7fe      	b.n	800b2dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b2de:	4b07      	ldr	r3, [pc, #28]	; (800b2fc <vTaskPlaceOnEventList+0x44>)
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	3318      	adds	r3, #24
 800b2e4:	4619      	mov	r1, r3
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	f7fe fb4d 	bl	8009986 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b2ec:	2101      	movs	r1, #1
 800b2ee:	6838      	ldr	r0, [r7, #0]
 800b2f0:	f000 fb7e 	bl	800b9f0 <prvAddCurrentTaskToDelayedList>
}
 800b2f4:	bf00      	nop
 800b2f6:	3710      	adds	r7, #16
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}
 800b2fc:	200010c4 	.word	0x200010c4

0800b300 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b300:	b580      	push	{r7, lr}
 800b302:	b086      	sub	sp, #24
 800b304:	af00      	add	r7, sp, #0
 800b306:	60f8      	str	r0, [r7, #12]
 800b308:	60b9      	str	r1, [r7, #8]
 800b30a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d10a      	bne.n	800b328 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b312:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b316:	f383 8811 	msr	BASEPRI, r3
 800b31a:	f3bf 8f6f 	isb	sy
 800b31e:	f3bf 8f4f 	dsb	sy
 800b322:	617b      	str	r3, [r7, #20]
}
 800b324:	bf00      	nop
 800b326:	e7fe      	b.n	800b326 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b328:	4b0a      	ldr	r3, [pc, #40]	; (800b354 <vTaskPlaceOnEventListRestricted+0x54>)
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	3318      	adds	r3, #24
 800b32e:	4619      	mov	r1, r3
 800b330:	68f8      	ldr	r0, [r7, #12]
 800b332:	f7fe fb04 	bl	800993e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d002      	beq.n	800b342 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b33c:	f04f 33ff 	mov.w	r3, #4294967295
 800b340:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b342:	6879      	ldr	r1, [r7, #4]
 800b344:	68b8      	ldr	r0, [r7, #8]
 800b346:	f000 fb53 	bl	800b9f0 <prvAddCurrentTaskToDelayedList>
	}
 800b34a:	bf00      	nop
 800b34c:	3718      	adds	r7, #24
 800b34e:	46bd      	mov	sp, r7
 800b350:	bd80      	pop	{r7, pc}
 800b352:	bf00      	nop
 800b354:	200010c4 	.word	0x200010c4

0800b358 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b086      	sub	sp, #24
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	68db      	ldr	r3, [r3, #12]
 800b364:	68db      	ldr	r3, [r3, #12]
 800b366:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b368:	693b      	ldr	r3, [r7, #16]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d10a      	bne.n	800b384 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b36e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b372:	f383 8811 	msr	BASEPRI, r3
 800b376:	f3bf 8f6f 	isb	sy
 800b37a:	f3bf 8f4f 	dsb	sy
 800b37e:	60fb      	str	r3, [r7, #12]
}
 800b380:	bf00      	nop
 800b382:	e7fe      	b.n	800b382 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b384:	693b      	ldr	r3, [r7, #16]
 800b386:	3318      	adds	r3, #24
 800b388:	4618      	mov	r0, r3
 800b38a:	f7fe fb35 	bl	80099f8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b38e:	4b1e      	ldr	r3, [pc, #120]	; (800b408 <xTaskRemoveFromEventList+0xb0>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d11d      	bne.n	800b3d2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b396:	693b      	ldr	r3, [r7, #16]
 800b398:	3304      	adds	r3, #4
 800b39a:	4618      	mov	r0, r3
 800b39c:	f7fe fb2c 	bl	80099f8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b3a0:	693b      	ldr	r3, [r7, #16]
 800b3a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3a4:	4b19      	ldr	r3, [pc, #100]	; (800b40c <xTaskRemoveFromEventList+0xb4>)
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	429a      	cmp	r2, r3
 800b3aa:	d903      	bls.n	800b3b4 <xTaskRemoveFromEventList+0x5c>
 800b3ac:	693b      	ldr	r3, [r7, #16]
 800b3ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3b0:	4a16      	ldr	r2, [pc, #88]	; (800b40c <xTaskRemoveFromEventList+0xb4>)
 800b3b2:	6013      	str	r3, [r2, #0]
 800b3b4:	693b      	ldr	r3, [r7, #16]
 800b3b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3b8:	4613      	mov	r3, r2
 800b3ba:	009b      	lsls	r3, r3, #2
 800b3bc:	4413      	add	r3, r2
 800b3be:	009b      	lsls	r3, r3, #2
 800b3c0:	4a13      	ldr	r2, [pc, #76]	; (800b410 <xTaskRemoveFromEventList+0xb8>)
 800b3c2:	441a      	add	r2, r3
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	3304      	adds	r3, #4
 800b3c8:	4619      	mov	r1, r3
 800b3ca:	4610      	mov	r0, r2
 800b3cc:	f7fe fab7 	bl	800993e <vListInsertEnd>
 800b3d0:	e005      	b.n	800b3de <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b3d2:	693b      	ldr	r3, [r7, #16]
 800b3d4:	3318      	adds	r3, #24
 800b3d6:	4619      	mov	r1, r3
 800b3d8:	480e      	ldr	r0, [pc, #56]	; (800b414 <xTaskRemoveFromEventList+0xbc>)
 800b3da:	f7fe fab0 	bl	800993e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b3de:	693b      	ldr	r3, [r7, #16]
 800b3e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3e2:	4b0d      	ldr	r3, [pc, #52]	; (800b418 <xTaskRemoveFromEventList+0xc0>)
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	d905      	bls.n	800b3f8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b3f0:	4b0a      	ldr	r3, [pc, #40]	; (800b41c <xTaskRemoveFromEventList+0xc4>)
 800b3f2:	2201      	movs	r2, #1
 800b3f4:	601a      	str	r2, [r3, #0]
 800b3f6:	e001      	b.n	800b3fc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b3fc:	697b      	ldr	r3, [r7, #20]
}
 800b3fe:	4618      	mov	r0, r3
 800b400:	3718      	adds	r7, #24
 800b402:	46bd      	mov	sp, r7
 800b404:	bd80      	pop	{r7, pc}
 800b406:	bf00      	nop
 800b408:	200015c0 	.word	0x200015c0
 800b40c:	200015a0 	.word	0x200015a0
 800b410:	200010c8 	.word	0x200010c8
 800b414:	20001558 	.word	0x20001558
 800b418:	200010c4 	.word	0x200010c4
 800b41c:	200015ac 	.word	0x200015ac

0800b420 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b420:	b480      	push	{r7}
 800b422:	b083      	sub	sp, #12
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b428:	4b06      	ldr	r3, [pc, #24]	; (800b444 <vTaskInternalSetTimeOutState+0x24>)
 800b42a:	681a      	ldr	r2, [r3, #0]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b430:	4b05      	ldr	r3, [pc, #20]	; (800b448 <vTaskInternalSetTimeOutState+0x28>)
 800b432:	681a      	ldr	r2, [r3, #0]
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	605a      	str	r2, [r3, #4]
}
 800b438:	bf00      	nop
 800b43a:	370c      	adds	r7, #12
 800b43c:	46bd      	mov	sp, r7
 800b43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b442:	4770      	bx	lr
 800b444:	200015b0 	.word	0x200015b0
 800b448:	2000159c 	.word	0x2000159c

0800b44c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b088      	sub	sp, #32
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
 800b454:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d10a      	bne.n	800b472 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b45c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b460:	f383 8811 	msr	BASEPRI, r3
 800b464:	f3bf 8f6f 	isb	sy
 800b468:	f3bf 8f4f 	dsb	sy
 800b46c:	613b      	str	r3, [r7, #16]
}
 800b46e:	bf00      	nop
 800b470:	e7fe      	b.n	800b470 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d10a      	bne.n	800b48e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b47c:	f383 8811 	msr	BASEPRI, r3
 800b480:	f3bf 8f6f 	isb	sy
 800b484:	f3bf 8f4f 	dsb	sy
 800b488:	60fb      	str	r3, [r7, #12]
}
 800b48a:	bf00      	nop
 800b48c:	e7fe      	b.n	800b48c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b48e:	f000 ff81 	bl	800c394 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b492:	4b1d      	ldr	r3, [pc, #116]	; (800b508 <xTaskCheckForTimeOut+0xbc>)
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	685b      	ldr	r3, [r3, #4]
 800b49c:	69ba      	ldr	r2, [r7, #24]
 800b49e:	1ad3      	subs	r3, r2, r3
 800b4a0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4aa:	d102      	bne.n	800b4b2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	61fb      	str	r3, [r7, #28]
 800b4b0:	e023      	b.n	800b4fa <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681a      	ldr	r2, [r3, #0]
 800b4b6:	4b15      	ldr	r3, [pc, #84]	; (800b50c <xTaskCheckForTimeOut+0xc0>)
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	429a      	cmp	r2, r3
 800b4bc:	d007      	beq.n	800b4ce <xTaskCheckForTimeOut+0x82>
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	685b      	ldr	r3, [r3, #4]
 800b4c2:	69ba      	ldr	r2, [r7, #24]
 800b4c4:	429a      	cmp	r2, r3
 800b4c6:	d302      	bcc.n	800b4ce <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b4c8:	2301      	movs	r3, #1
 800b4ca:	61fb      	str	r3, [r7, #28]
 800b4cc:	e015      	b.n	800b4fa <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	697a      	ldr	r2, [r7, #20]
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	d20b      	bcs.n	800b4f0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	681a      	ldr	r2, [r3, #0]
 800b4dc:	697b      	ldr	r3, [r7, #20]
 800b4de:	1ad2      	subs	r2, r2, r3
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b4e4:	6878      	ldr	r0, [r7, #4]
 800b4e6:	f7ff ff9b 	bl	800b420 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	61fb      	str	r3, [r7, #28]
 800b4ee:	e004      	b.n	800b4fa <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b4fa:	f000 ff7b 	bl	800c3f4 <vPortExitCritical>

	return xReturn;
 800b4fe:	69fb      	ldr	r3, [r7, #28]
}
 800b500:	4618      	mov	r0, r3
 800b502:	3720      	adds	r7, #32
 800b504:	46bd      	mov	sp, r7
 800b506:	bd80      	pop	{r7, pc}
 800b508:	2000159c 	.word	0x2000159c
 800b50c:	200015b0 	.word	0x200015b0

0800b510 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b510:	b480      	push	{r7}
 800b512:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b514:	4b03      	ldr	r3, [pc, #12]	; (800b524 <vTaskMissedYield+0x14>)
 800b516:	2201      	movs	r2, #1
 800b518:	601a      	str	r2, [r3, #0]
}
 800b51a:	bf00      	nop
 800b51c:	46bd      	mov	sp, r7
 800b51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b522:	4770      	bx	lr
 800b524:	200015ac 	.word	0x200015ac

0800b528 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b082      	sub	sp, #8
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b530:	f000 f852 	bl	800b5d8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b534:	4b06      	ldr	r3, [pc, #24]	; (800b550 <prvIdleTask+0x28>)
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d9f9      	bls.n	800b530 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b53c:	4b05      	ldr	r3, [pc, #20]	; (800b554 <prvIdleTask+0x2c>)
 800b53e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b542:	601a      	str	r2, [r3, #0]
 800b544:	f3bf 8f4f 	dsb	sy
 800b548:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b54c:	e7f0      	b.n	800b530 <prvIdleTask+0x8>
 800b54e:	bf00      	nop
 800b550:	200010c8 	.word	0x200010c8
 800b554:	e000ed04 	.word	0xe000ed04

0800b558 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b082      	sub	sp, #8
 800b55c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b55e:	2300      	movs	r3, #0
 800b560:	607b      	str	r3, [r7, #4]
 800b562:	e00c      	b.n	800b57e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b564:	687a      	ldr	r2, [r7, #4]
 800b566:	4613      	mov	r3, r2
 800b568:	009b      	lsls	r3, r3, #2
 800b56a:	4413      	add	r3, r2
 800b56c:	009b      	lsls	r3, r3, #2
 800b56e:	4a12      	ldr	r2, [pc, #72]	; (800b5b8 <prvInitialiseTaskLists+0x60>)
 800b570:	4413      	add	r3, r2
 800b572:	4618      	mov	r0, r3
 800b574:	f7fe f9b6 	bl	80098e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	3301      	adds	r3, #1
 800b57c:	607b      	str	r3, [r7, #4]
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	2b37      	cmp	r3, #55	; 0x37
 800b582:	d9ef      	bls.n	800b564 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b584:	480d      	ldr	r0, [pc, #52]	; (800b5bc <prvInitialiseTaskLists+0x64>)
 800b586:	f7fe f9ad 	bl	80098e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b58a:	480d      	ldr	r0, [pc, #52]	; (800b5c0 <prvInitialiseTaskLists+0x68>)
 800b58c:	f7fe f9aa 	bl	80098e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b590:	480c      	ldr	r0, [pc, #48]	; (800b5c4 <prvInitialiseTaskLists+0x6c>)
 800b592:	f7fe f9a7 	bl	80098e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b596:	480c      	ldr	r0, [pc, #48]	; (800b5c8 <prvInitialiseTaskLists+0x70>)
 800b598:	f7fe f9a4 	bl	80098e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b59c:	480b      	ldr	r0, [pc, #44]	; (800b5cc <prvInitialiseTaskLists+0x74>)
 800b59e:	f7fe f9a1 	bl	80098e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b5a2:	4b0b      	ldr	r3, [pc, #44]	; (800b5d0 <prvInitialiseTaskLists+0x78>)
 800b5a4:	4a05      	ldr	r2, [pc, #20]	; (800b5bc <prvInitialiseTaskLists+0x64>)
 800b5a6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b5a8:	4b0a      	ldr	r3, [pc, #40]	; (800b5d4 <prvInitialiseTaskLists+0x7c>)
 800b5aa:	4a05      	ldr	r2, [pc, #20]	; (800b5c0 <prvInitialiseTaskLists+0x68>)
 800b5ac:	601a      	str	r2, [r3, #0]
}
 800b5ae:	bf00      	nop
 800b5b0:	3708      	adds	r7, #8
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}
 800b5b6:	bf00      	nop
 800b5b8:	200010c8 	.word	0x200010c8
 800b5bc:	20001528 	.word	0x20001528
 800b5c0:	2000153c 	.word	0x2000153c
 800b5c4:	20001558 	.word	0x20001558
 800b5c8:	2000156c 	.word	0x2000156c
 800b5cc:	20001584 	.word	0x20001584
 800b5d0:	20001550 	.word	0x20001550
 800b5d4:	20001554 	.word	0x20001554

0800b5d8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b082      	sub	sp, #8
 800b5dc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b5de:	e019      	b.n	800b614 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b5e0:	f000 fed8 	bl	800c394 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5e4:	4b10      	ldr	r3, [pc, #64]	; (800b628 <prvCheckTasksWaitingTermination+0x50>)
 800b5e6:	68db      	ldr	r3, [r3, #12]
 800b5e8:	68db      	ldr	r3, [r3, #12]
 800b5ea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	3304      	adds	r3, #4
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f7fe fa01 	bl	80099f8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b5f6:	4b0d      	ldr	r3, [pc, #52]	; (800b62c <prvCheckTasksWaitingTermination+0x54>)
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	3b01      	subs	r3, #1
 800b5fc:	4a0b      	ldr	r2, [pc, #44]	; (800b62c <prvCheckTasksWaitingTermination+0x54>)
 800b5fe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b600:	4b0b      	ldr	r3, [pc, #44]	; (800b630 <prvCheckTasksWaitingTermination+0x58>)
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	3b01      	subs	r3, #1
 800b606:	4a0a      	ldr	r2, [pc, #40]	; (800b630 <prvCheckTasksWaitingTermination+0x58>)
 800b608:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b60a:	f000 fef3 	bl	800c3f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b60e:	6878      	ldr	r0, [r7, #4]
 800b610:	f000 f810 	bl	800b634 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b614:	4b06      	ldr	r3, [pc, #24]	; (800b630 <prvCheckTasksWaitingTermination+0x58>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d1e1      	bne.n	800b5e0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b61c:	bf00      	nop
 800b61e:	bf00      	nop
 800b620:	3708      	adds	r7, #8
 800b622:	46bd      	mov	sp, r7
 800b624:	bd80      	pop	{r7, pc}
 800b626:	bf00      	nop
 800b628:	2000156c 	.word	0x2000156c
 800b62c:	20001598 	.word	0x20001598
 800b630:	20001580 	.word	0x20001580

0800b634 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b634:	b580      	push	{r7, lr}
 800b636:	b084      	sub	sp, #16
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	3354      	adds	r3, #84	; 0x54
 800b640:	4618      	mov	r0, r3
 800b642:	f002 fa3f 	bl	800dac4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d108      	bne.n	800b662 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b654:	4618      	mov	r0, r3
 800b656:	f001 f88b 	bl	800c770 <vPortFree>
				vPortFree( pxTCB );
 800b65a:	6878      	ldr	r0, [r7, #4]
 800b65c:	f001 f888 	bl	800c770 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b660:	e018      	b.n	800b694 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800b668:	2b01      	cmp	r3, #1
 800b66a:	d103      	bne.n	800b674 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b66c:	6878      	ldr	r0, [r7, #4]
 800b66e:	f001 f87f 	bl	800c770 <vPortFree>
	}
 800b672:	e00f      	b.n	800b694 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800b67a:	2b02      	cmp	r3, #2
 800b67c:	d00a      	beq.n	800b694 <prvDeleteTCB+0x60>
	__asm volatile
 800b67e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b682:	f383 8811 	msr	BASEPRI, r3
 800b686:	f3bf 8f6f 	isb	sy
 800b68a:	f3bf 8f4f 	dsb	sy
 800b68e:	60fb      	str	r3, [r7, #12]
}
 800b690:	bf00      	nop
 800b692:	e7fe      	b.n	800b692 <prvDeleteTCB+0x5e>
	}
 800b694:	bf00      	nop
 800b696:	3710      	adds	r7, #16
 800b698:	46bd      	mov	sp, r7
 800b69a:	bd80      	pop	{r7, pc}

0800b69c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b69c:	b480      	push	{r7}
 800b69e:	b083      	sub	sp, #12
 800b6a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b6a2:	4b0c      	ldr	r3, [pc, #48]	; (800b6d4 <prvResetNextTaskUnblockTime+0x38>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d104      	bne.n	800b6b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b6ac:	4b0a      	ldr	r3, [pc, #40]	; (800b6d8 <prvResetNextTaskUnblockTime+0x3c>)
 800b6ae:	f04f 32ff 	mov.w	r2, #4294967295
 800b6b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b6b4:	e008      	b.n	800b6c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6b6:	4b07      	ldr	r3, [pc, #28]	; (800b6d4 <prvResetNextTaskUnblockTime+0x38>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	68db      	ldr	r3, [r3, #12]
 800b6bc:	68db      	ldr	r3, [r3, #12]
 800b6be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	685b      	ldr	r3, [r3, #4]
 800b6c4:	4a04      	ldr	r2, [pc, #16]	; (800b6d8 <prvResetNextTaskUnblockTime+0x3c>)
 800b6c6:	6013      	str	r3, [r2, #0]
}
 800b6c8:	bf00      	nop
 800b6ca:	370c      	adds	r7, #12
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d2:	4770      	bx	lr
 800b6d4:	20001550 	.word	0x20001550
 800b6d8:	200015b8 	.word	0x200015b8

0800b6dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b6dc:	b480      	push	{r7}
 800b6de:	b083      	sub	sp, #12
 800b6e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b6e2:	4b0b      	ldr	r3, [pc, #44]	; (800b710 <xTaskGetSchedulerState+0x34>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d102      	bne.n	800b6f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b6ea:	2301      	movs	r3, #1
 800b6ec:	607b      	str	r3, [r7, #4]
 800b6ee:	e008      	b.n	800b702 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b6f0:	4b08      	ldr	r3, [pc, #32]	; (800b714 <xTaskGetSchedulerState+0x38>)
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d102      	bne.n	800b6fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b6f8:	2302      	movs	r3, #2
 800b6fa:	607b      	str	r3, [r7, #4]
 800b6fc:	e001      	b.n	800b702 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b6fe:	2300      	movs	r3, #0
 800b700:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b702:	687b      	ldr	r3, [r7, #4]
	}
 800b704:	4618      	mov	r0, r3
 800b706:	370c      	adds	r7, #12
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr
 800b710:	200015a4 	.word	0x200015a4
 800b714:	200015c0 	.word	0x200015c0

0800b718 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b084      	sub	sp, #16
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b724:	2300      	movs	r3, #0
 800b726:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d051      	beq.n	800b7d2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b732:	4b2a      	ldr	r3, [pc, #168]	; (800b7dc <xTaskPriorityInherit+0xc4>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b738:	429a      	cmp	r2, r3
 800b73a:	d241      	bcs.n	800b7c0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b73c:	68bb      	ldr	r3, [r7, #8]
 800b73e:	699b      	ldr	r3, [r3, #24]
 800b740:	2b00      	cmp	r3, #0
 800b742:	db06      	blt.n	800b752 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b744:	4b25      	ldr	r3, [pc, #148]	; (800b7dc <xTaskPriorityInherit+0xc4>)
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b74a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	6959      	ldr	r1, [r3, #20]
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b75a:	4613      	mov	r3, r2
 800b75c:	009b      	lsls	r3, r3, #2
 800b75e:	4413      	add	r3, r2
 800b760:	009b      	lsls	r3, r3, #2
 800b762:	4a1f      	ldr	r2, [pc, #124]	; (800b7e0 <xTaskPriorityInherit+0xc8>)
 800b764:	4413      	add	r3, r2
 800b766:	4299      	cmp	r1, r3
 800b768:	d122      	bne.n	800b7b0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b76a:	68bb      	ldr	r3, [r7, #8]
 800b76c:	3304      	adds	r3, #4
 800b76e:	4618      	mov	r0, r3
 800b770:	f7fe f942 	bl	80099f8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b774:	4b19      	ldr	r3, [pc, #100]	; (800b7dc <xTaskPriorityInherit+0xc4>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b77e:	68bb      	ldr	r3, [r7, #8]
 800b780:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b782:	4b18      	ldr	r3, [pc, #96]	; (800b7e4 <xTaskPriorityInherit+0xcc>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	429a      	cmp	r2, r3
 800b788:	d903      	bls.n	800b792 <xTaskPriorityInherit+0x7a>
 800b78a:	68bb      	ldr	r3, [r7, #8]
 800b78c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b78e:	4a15      	ldr	r2, [pc, #84]	; (800b7e4 <xTaskPriorityInherit+0xcc>)
 800b790:	6013      	str	r3, [r2, #0]
 800b792:	68bb      	ldr	r3, [r7, #8]
 800b794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b796:	4613      	mov	r3, r2
 800b798:	009b      	lsls	r3, r3, #2
 800b79a:	4413      	add	r3, r2
 800b79c:	009b      	lsls	r3, r3, #2
 800b79e:	4a10      	ldr	r2, [pc, #64]	; (800b7e0 <xTaskPriorityInherit+0xc8>)
 800b7a0:	441a      	add	r2, r3
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	3304      	adds	r3, #4
 800b7a6:	4619      	mov	r1, r3
 800b7a8:	4610      	mov	r0, r2
 800b7aa:	f7fe f8c8 	bl	800993e <vListInsertEnd>
 800b7ae:	e004      	b.n	800b7ba <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b7b0:	4b0a      	ldr	r3, [pc, #40]	; (800b7dc <xTaskPriorityInherit+0xc4>)
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	60fb      	str	r3, [r7, #12]
 800b7be:	e008      	b.n	800b7d2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b7c4:	4b05      	ldr	r3, [pc, #20]	; (800b7dc <xTaskPriorityInherit+0xc4>)
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7ca:	429a      	cmp	r2, r3
 800b7cc:	d201      	bcs.n	800b7d2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b7d2:	68fb      	ldr	r3, [r7, #12]
	}
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	3710      	adds	r7, #16
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	bd80      	pop	{r7, pc}
 800b7dc:	200010c4 	.word	0x200010c4
 800b7e0:	200010c8 	.word	0x200010c8
 800b7e4:	200015a0 	.word	0x200015a0

0800b7e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b086      	sub	sp, #24
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d056      	beq.n	800b8ac <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b7fe:	4b2e      	ldr	r3, [pc, #184]	; (800b8b8 <xTaskPriorityDisinherit+0xd0>)
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	693a      	ldr	r2, [r7, #16]
 800b804:	429a      	cmp	r2, r3
 800b806:	d00a      	beq.n	800b81e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b80c:	f383 8811 	msr	BASEPRI, r3
 800b810:	f3bf 8f6f 	isb	sy
 800b814:	f3bf 8f4f 	dsb	sy
 800b818:	60fb      	str	r3, [r7, #12]
}
 800b81a:	bf00      	nop
 800b81c:	e7fe      	b.n	800b81c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b81e:	693b      	ldr	r3, [r7, #16]
 800b820:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b822:	2b00      	cmp	r3, #0
 800b824:	d10a      	bne.n	800b83c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b82a:	f383 8811 	msr	BASEPRI, r3
 800b82e:	f3bf 8f6f 	isb	sy
 800b832:	f3bf 8f4f 	dsb	sy
 800b836:	60bb      	str	r3, [r7, #8]
}
 800b838:	bf00      	nop
 800b83a:	e7fe      	b.n	800b83a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b83c:	693b      	ldr	r3, [r7, #16]
 800b83e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b840:	1e5a      	subs	r2, r3, #1
 800b842:	693b      	ldr	r3, [r7, #16]
 800b844:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b84e:	429a      	cmp	r2, r3
 800b850:	d02c      	beq.n	800b8ac <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b852:	693b      	ldr	r3, [r7, #16]
 800b854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b856:	2b00      	cmp	r3, #0
 800b858:	d128      	bne.n	800b8ac <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b85a:	693b      	ldr	r3, [r7, #16]
 800b85c:	3304      	adds	r3, #4
 800b85e:	4618      	mov	r0, r3
 800b860:	f7fe f8ca 	bl	80099f8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b864:	693b      	ldr	r3, [r7, #16]
 800b866:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b86c:	693b      	ldr	r3, [r7, #16]
 800b86e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b870:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b874:	693b      	ldr	r3, [r7, #16]
 800b876:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b878:	693b      	ldr	r3, [r7, #16]
 800b87a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b87c:	4b0f      	ldr	r3, [pc, #60]	; (800b8bc <xTaskPriorityDisinherit+0xd4>)
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	429a      	cmp	r2, r3
 800b882:	d903      	bls.n	800b88c <xTaskPriorityDisinherit+0xa4>
 800b884:	693b      	ldr	r3, [r7, #16]
 800b886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b888:	4a0c      	ldr	r2, [pc, #48]	; (800b8bc <xTaskPriorityDisinherit+0xd4>)
 800b88a:	6013      	str	r3, [r2, #0]
 800b88c:	693b      	ldr	r3, [r7, #16]
 800b88e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b890:	4613      	mov	r3, r2
 800b892:	009b      	lsls	r3, r3, #2
 800b894:	4413      	add	r3, r2
 800b896:	009b      	lsls	r3, r3, #2
 800b898:	4a09      	ldr	r2, [pc, #36]	; (800b8c0 <xTaskPriorityDisinherit+0xd8>)
 800b89a:	441a      	add	r2, r3
 800b89c:	693b      	ldr	r3, [r7, #16]
 800b89e:	3304      	adds	r3, #4
 800b8a0:	4619      	mov	r1, r3
 800b8a2:	4610      	mov	r0, r2
 800b8a4:	f7fe f84b 	bl	800993e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b8ac:	697b      	ldr	r3, [r7, #20]
	}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	3718      	adds	r7, #24
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	bd80      	pop	{r7, pc}
 800b8b6:	bf00      	nop
 800b8b8:	200010c4 	.word	0x200010c4
 800b8bc:	200015a0 	.word	0x200015a0
 800b8c0:	200010c8 	.word	0x200010c8

0800b8c4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b088      	sub	sp, #32
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
 800b8cc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d06a      	beq.n	800b9b2 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b8dc:	69bb      	ldr	r3, [r7, #24]
 800b8de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d10a      	bne.n	800b8fa <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800b8e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8e8:	f383 8811 	msr	BASEPRI, r3
 800b8ec:	f3bf 8f6f 	isb	sy
 800b8f0:	f3bf 8f4f 	dsb	sy
 800b8f4:	60fb      	str	r3, [r7, #12]
}
 800b8f6:	bf00      	nop
 800b8f8:	e7fe      	b.n	800b8f8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b8fa:	69bb      	ldr	r3, [r7, #24]
 800b8fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b8fe:	683a      	ldr	r2, [r7, #0]
 800b900:	429a      	cmp	r2, r3
 800b902:	d902      	bls.n	800b90a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b904:	683b      	ldr	r3, [r7, #0]
 800b906:	61fb      	str	r3, [r7, #28]
 800b908:	e002      	b.n	800b910 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b90a:	69bb      	ldr	r3, [r7, #24]
 800b90c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b90e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b910:	69bb      	ldr	r3, [r7, #24]
 800b912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b914:	69fa      	ldr	r2, [r7, #28]
 800b916:	429a      	cmp	r2, r3
 800b918:	d04b      	beq.n	800b9b2 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b91a:	69bb      	ldr	r3, [r7, #24]
 800b91c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b91e:	697a      	ldr	r2, [r7, #20]
 800b920:	429a      	cmp	r2, r3
 800b922:	d146      	bne.n	800b9b2 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b924:	4b25      	ldr	r3, [pc, #148]	; (800b9bc <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	69ba      	ldr	r2, [r7, #24]
 800b92a:	429a      	cmp	r2, r3
 800b92c:	d10a      	bne.n	800b944 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800b92e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b932:	f383 8811 	msr	BASEPRI, r3
 800b936:	f3bf 8f6f 	isb	sy
 800b93a:	f3bf 8f4f 	dsb	sy
 800b93e:	60bb      	str	r3, [r7, #8]
}
 800b940:	bf00      	nop
 800b942:	e7fe      	b.n	800b942 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b944:	69bb      	ldr	r3, [r7, #24]
 800b946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b948:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b94a:	69bb      	ldr	r3, [r7, #24]
 800b94c:	69fa      	ldr	r2, [r7, #28]
 800b94e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b950:	69bb      	ldr	r3, [r7, #24]
 800b952:	699b      	ldr	r3, [r3, #24]
 800b954:	2b00      	cmp	r3, #0
 800b956:	db04      	blt.n	800b962 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b958:	69fb      	ldr	r3, [r7, #28]
 800b95a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b95e:	69bb      	ldr	r3, [r7, #24]
 800b960:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b962:	69bb      	ldr	r3, [r7, #24]
 800b964:	6959      	ldr	r1, [r3, #20]
 800b966:	693a      	ldr	r2, [r7, #16]
 800b968:	4613      	mov	r3, r2
 800b96a:	009b      	lsls	r3, r3, #2
 800b96c:	4413      	add	r3, r2
 800b96e:	009b      	lsls	r3, r3, #2
 800b970:	4a13      	ldr	r2, [pc, #76]	; (800b9c0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b972:	4413      	add	r3, r2
 800b974:	4299      	cmp	r1, r3
 800b976:	d11c      	bne.n	800b9b2 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b978:	69bb      	ldr	r3, [r7, #24]
 800b97a:	3304      	adds	r3, #4
 800b97c:	4618      	mov	r0, r3
 800b97e:	f7fe f83b 	bl	80099f8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b982:	69bb      	ldr	r3, [r7, #24]
 800b984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b986:	4b0f      	ldr	r3, [pc, #60]	; (800b9c4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	429a      	cmp	r2, r3
 800b98c:	d903      	bls.n	800b996 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800b98e:	69bb      	ldr	r3, [r7, #24]
 800b990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b992:	4a0c      	ldr	r2, [pc, #48]	; (800b9c4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b994:	6013      	str	r3, [r2, #0]
 800b996:	69bb      	ldr	r3, [r7, #24]
 800b998:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b99a:	4613      	mov	r3, r2
 800b99c:	009b      	lsls	r3, r3, #2
 800b99e:	4413      	add	r3, r2
 800b9a0:	009b      	lsls	r3, r3, #2
 800b9a2:	4a07      	ldr	r2, [pc, #28]	; (800b9c0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b9a4:	441a      	add	r2, r3
 800b9a6:	69bb      	ldr	r3, [r7, #24]
 800b9a8:	3304      	adds	r3, #4
 800b9aa:	4619      	mov	r1, r3
 800b9ac:	4610      	mov	r0, r2
 800b9ae:	f7fd ffc6 	bl	800993e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b9b2:	bf00      	nop
 800b9b4:	3720      	adds	r7, #32
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	bd80      	pop	{r7, pc}
 800b9ba:	bf00      	nop
 800b9bc:	200010c4 	.word	0x200010c4
 800b9c0:	200010c8 	.word	0x200010c8
 800b9c4:	200015a0 	.word	0x200015a0

0800b9c8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b9c8:	b480      	push	{r7}
 800b9ca:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b9cc:	4b07      	ldr	r3, [pc, #28]	; (800b9ec <pvTaskIncrementMutexHeldCount+0x24>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d004      	beq.n	800b9de <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b9d4:	4b05      	ldr	r3, [pc, #20]	; (800b9ec <pvTaskIncrementMutexHeldCount+0x24>)
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b9da:	3201      	adds	r2, #1
 800b9dc:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800b9de:	4b03      	ldr	r3, [pc, #12]	; (800b9ec <pvTaskIncrementMutexHeldCount+0x24>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
	}
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ea:	4770      	bx	lr
 800b9ec:	200010c4 	.word	0x200010c4

0800b9f0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b084      	sub	sp, #16
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
 800b9f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b9fa:	4b21      	ldr	r3, [pc, #132]	; (800ba80 <prvAddCurrentTaskToDelayedList+0x90>)
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ba00:	4b20      	ldr	r3, [pc, #128]	; (800ba84 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	3304      	adds	r3, #4
 800ba06:	4618      	mov	r0, r3
 800ba08:	f7fd fff6 	bl	80099f8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba12:	d10a      	bne.n	800ba2a <prvAddCurrentTaskToDelayedList+0x3a>
 800ba14:	683b      	ldr	r3, [r7, #0]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d007      	beq.n	800ba2a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba1a:	4b1a      	ldr	r3, [pc, #104]	; (800ba84 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	3304      	adds	r3, #4
 800ba20:	4619      	mov	r1, r3
 800ba22:	4819      	ldr	r0, [pc, #100]	; (800ba88 <prvAddCurrentTaskToDelayedList+0x98>)
 800ba24:	f7fd ff8b 	bl	800993e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ba28:	e026      	b.n	800ba78 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ba2a:	68fa      	ldr	r2, [r7, #12]
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	4413      	add	r3, r2
 800ba30:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ba32:	4b14      	ldr	r3, [pc, #80]	; (800ba84 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	68ba      	ldr	r2, [r7, #8]
 800ba38:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ba3a:	68ba      	ldr	r2, [r7, #8]
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	429a      	cmp	r2, r3
 800ba40:	d209      	bcs.n	800ba56 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba42:	4b12      	ldr	r3, [pc, #72]	; (800ba8c <prvAddCurrentTaskToDelayedList+0x9c>)
 800ba44:	681a      	ldr	r2, [r3, #0]
 800ba46:	4b0f      	ldr	r3, [pc, #60]	; (800ba84 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	3304      	adds	r3, #4
 800ba4c:	4619      	mov	r1, r3
 800ba4e:	4610      	mov	r0, r2
 800ba50:	f7fd ff99 	bl	8009986 <vListInsert>
}
 800ba54:	e010      	b.n	800ba78 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba56:	4b0e      	ldr	r3, [pc, #56]	; (800ba90 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ba58:	681a      	ldr	r2, [r3, #0]
 800ba5a:	4b0a      	ldr	r3, [pc, #40]	; (800ba84 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	3304      	adds	r3, #4
 800ba60:	4619      	mov	r1, r3
 800ba62:	4610      	mov	r0, r2
 800ba64:	f7fd ff8f 	bl	8009986 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ba68:	4b0a      	ldr	r3, [pc, #40]	; (800ba94 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	68ba      	ldr	r2, [r7, #8]
 800ba6e:	429a      	cmp	r2, r3
 800ba70:	d202      	bcs.n	800ba78 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ba72:	4a08      	ldr	r2, [pc, #32]	; (800ba94 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ba74:	68bb      	ldr	r3, [r7, #8]
 800ba76:	6013      	str	r3, [r2, #0]
}
 800ba78:	bf00      	nop
 800ba7a:	3710      	adds	r7, #16
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}
 800ba80:	2000159c 	.word	0x2000159c
 800ba84:	200010c4 	.word	0x200010c4
 800ba88:	20001584 	.word	0x20001584
 800ba8c:	20001554 	.word	0x20001554
 800ba90:	20001550 	.word	0x20001550
 800ba94:	200015b8 	.word	0x200015b8

0800ba98 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b08a      	sub	sp, #40	; 0x28
 800ba9c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ba9e:	2300      	movs	r3, #0
 800baa0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800baa2:	f000 fb07 	bl	800c0b4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800baa6:	4b1c      	ldr	r3, [pc, #112]	; (800bb18 <xTimerCreateTimerTask+0x80>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d021      	beq.n	800baf2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800baae:	2300      	movs	r3, #0
 800bab0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bab2:	2300      	movs	r3, #0
 800bab4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bab6:	1d3a      	adds	r2, r7, #4
 800bab8:	f107 0108 	add.w	r1, r7, #8
 800babc:	f107 030c 	add.w	r3, r7, #12
 800bac0:	4618      	mov	r0, r3
 800bac2:	f7fd fef5 	bl	80098b0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bac6:	6879      	ldr	r1, [r7, #4]
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	68fa      	ldr	r2, [r7, #12]
 800bacc:	9202      	str	r2, [sp, #8]
 800bace:	9301      	str	r3, [sp, #4]
 800bad0:	2302      	movs	r3, #2
 800bad2:	9300      	str	r3, [sp, #0]
 800bad4:	2300      	movs	r3, #0
 800bad6:	460a      	mov	r2, r1
 800bad8:	4910      	ldr	r1, [pc, #64]	; (800bb1c <xTimerCreateTimerTask+0x84>)
 800bada:	4811      	ldr	r0, [pc, #68]	; (800bb20 <xTimerCreateTimerTask+0x88>)
 800badc:	f7fe ff38 	bl	800a950 <xTaskCreateStatic>
 800bae0:	4603      	mov	r3, r0
 800bae2:	4a10      	ldr	r2, [pc, #64]	; (800bb24 <xTimerCreateTimerTask+0x8c>)
 800bae4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bae6:	4b0f      	ldr	r3, [pc, #60]	; (800bb24 <xTimerCreateTimerTask+0x8c>)
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d001      	beq.n	800baf2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800baee:	2301      	movs	r3, #1
 800baf0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800baf2:	697b      	ldr	r3, [r7, #20]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d10a      	bne.n	800bb0e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800baf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bafc:	f383 8811 	msr	BASEPRI, r3
 800bb00:	f3bf 8f6f 	isb	sy
 800bb04:	f3bf 8f4f 	dsb	sy
 800bb08:	613b      	str	r3, [r7, #16]
}
 800bb0a:	bf00      	nop
 800bb0c:	e7fe      	b.n	800bb0c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bb0e:	697b      	ldr	r3, [r7, #20]
}
 800bb10:	4618      	mov	r0, r3
 800bb12:	3718      	adds	r7, #24
 800bb14:	46bd      	mov	sp, r7
 800bb16:	bd80      	pop	{r7, pc}
 800bb18:	200015f4 	.word	0x200015f4
 800bb1c:	0801050c 	.word	0x0801050c
 800bb20:	0800bc5d 	.word	0x0800bc5d
 800bb24:	200015f8 	.word	0x200015f8

0800bb28 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b08a      	sub	sp, #40	; 0x28
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	60f8      	str	r0, [r7, #12]
 800bb30:	60b9      	str	r1, [r7, #8]
 800bb32:	607a      	str	r2, [r7, #4]
 800bb34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bb36:	2300      	movs	r3, #0
 800bb38:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d10a      	bne.n	800bb56 <xTimerGenericCommand+0x2e>
	__asm volatile
 800bb40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb44:	f383 8811 	msr	BASEPRI, r3
 800bb48:	f3bf 8f6f 	isb	sy
 800bb4c:	f3bf 8f4f 	dsb	sy
 800bb50:	623b      	str	r3, [r7, #32]
}
 800bb52:	bf00      	nop
 800bb54:	e7fe      	b.n	800bb54 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bb56:	4b1a      	ldr	r3, [pc, #104]	; (800bbc0 <xTimerGenericCommand+0x98>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d02a      	beq.n	800bbb4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bb5e:	68bb      	ldr	r3, [r7, #8]
 800bb60:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bb6a:	68bb      	ldr	r3, [r7, #8]
 800bb6c:	2b05      	cmp	r3, #5
 800bb6e:	dc18      	bgt.n	800bba2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bb70:	f7ff fdb4 	bl	800b6dc <xTaskGetSchedulerState>
 800bb74:	4603      	mov	r3, r0
 800bb76:	2b02      	cmp	r3, #2
 800bb78:	d109      	bne.n	800bb8e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bb7a:	4b11      	ldr	r3, [pc, #68]	; (800bbc0 <xTimerGenericCommand+0x98>)
 800bb7c:	6818      	ldr	r0, [r3, #0]
 800bb7e:	f107 0110 	add.w	r1, r7, #16
 800bb82:	2300      	movs	r3, #0
 800bb84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bb86:	f7fe f909 	bl	8009d9c <xQueueGenericSend>
 800bb8a:	6278      	str	r0, [r7, #36]	; 0x24
 800bb8c:	e012      	b.n	800bbb4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bb8e:	4b0c      	ldr	r3, [pc, #48]	; (800bbc0 <xTimerGenericCommand+0x98>)
 800bb90:	6818      	ldr	r0, [r3, #0]
 800bb92:	f107 0110 	add.w	r1, r7, #16
 800bb96:	2300      	movs	r3, #0
 800bb98:	2200      	movs	r2, #0
 800bb9a:	f7fe f8ff 	bl	8009d9c <xQueueGenericSend>
 800bb9e:	6278      	str	r0, [r7, #36]	; 0x24
 800bba0:	e008      	b.n	800bbb4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bba2:	4b07      	ldr	r3, [pc, #28]	; (800bbc0 <xTimerGenericCommand+0x98>)
 800bba4:	6818      	ldr	r0, [r3, #0]
 800bba6:	f107 0110 	add.w	r1, r7, #16
 800bbaa:	2300      	movs	r3, #0
 800bbac:	683a      	ldr	r2, [r7, #0]
 800bbae:	f7fe f9f3 	bl	8009f98 <xQueueGenericSendFromISR>
 800bbb2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bbb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	3728      	adds	r7, #40	; 0x28
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	bd80      	pop	{r7, pc}
 800bbbe:	bf00      	nop
 800bbc0:	200015f4 	.word	0x200015f4

0800bbc4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b088      	sub	sp, #32
 800bbc8:	af02      	add	r7, sp, #8
 800bbca:	6078      	str	r0, [r7, #4]
 800bbcc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bbce:	4b22      	ldr	r3, [pc, #136]	; (800bc58 <prvProcessExpiredTimer+0x94>)
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	68db      	ldr	r3, [r3, #12]
 800bbd4:	68db      	ldr	r3, [r3, #12]
 800bbd6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bbd8:	697b      	ldr	r3, [r7, #20]
 800bbda:	3304      	adds	r3, #4
 800bbdc:	4618      	mov	r0, r3
 800bbde:	f7fd ff0b 	bl	80099f8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bbe2:	697b      	ldr	r3, [r7, #20]
 800bbe4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bbe8:	f003 0304 	and.w	r3, r3, #4
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d022      	beq.n	800bc36 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	699a      	ldr	r2, [r3, #24]
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	18d1      	adds	r1, r2, r3
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	683a      	ldr	r2, [r7, #0]
 800bbfc:	6978      	ldr	r0, [r7, #20]
 800bbfe:	f000 f8d1 	bl	800bda4 <prvInsertTimerInActiveList>
 800bc02:	4603      	mov	r3, r0
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d01f      	beq.n	800bc48 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bc08:	2300      	movs	r3, #0
 800bc0a:	9300      	str	r3, [sp, #0]
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	687a      	ldr	r2, [r7, #4]
 800bc10:	2100      	movs	r1, #0
 800bc12:	6978      	ldr	r0, [r7, #20]
 800bc14:	f7ff ff88 	bl	800bb28 <xTimerGenericCommand>
 800bc18:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bc1a:	693b      	ldr	r3, [r7, #16]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d113      	bne.n	800bc48 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800bc20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc24:	f383 8811 	msr	BASEPRI, r3
 800bc28:	f3bf 8f6f 	isb	sy
 800bc2c:	f3bf 8f4f 	dsb	sy
 800bc30:	60fb      	str	r3, [r7, #12]
}
 800bc32:	bf00      	nop
 800bc34:	e7fe      	b.n	800bc34 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bc36:	697b      	ldr	r3, [r7, #20]
 800bc38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bc3c:	f023 0301 	bic.w	r3, r3, #1
 800bc40:	b2da      	uxtb	r2, r3
 800bc42:	697b      	ldr	r3, [r7, #20]
 800bc44:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bc48:	697b      	ldr	r3, [r7, #20]
 800bc4a:	6a1b      	ldr	r3, [r3, #32]
 800bc4c:	6978      	ldr	r0, [r7, #20]
 800bc4e:	4798      	blx	r3
}
 800bc50:	bf00      	nop
 800bc52:	3718      	adds	r7, #24
 800bc54:	46bd      	mov	sp, r7
 800bc56:	bd80      	pop	{r7, pc}
 800bc58:	200015ec 	.word	0x200015ec

0800bc5c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bc5c:	b580      	push	{r7, lr}
 800bc5e:	b084      	sub	sp, #16
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bc64:	f107 0308 	add.w	r3, r7, #8
 800bc68:	4618      	mov	r0, r3
 800bc6a:	f000 f857 	bl	800bd1c <prvGetNextExpireTime>
 800bc6e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bc70:	68bb      	ldr	r3, [r7, #8]
 800bc72:	4619      	mov	r1, r3
 800bc74:	68f8      	ldr	r0, [r7, #12]
 800bc76:	f000 f803 	bl	800bc80 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bc7a:	f000 f8d5 	bl	800be28 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bc7e:	e7f1      	b.n	800bc64 <prvTimerTask+0x8>

0800bc80 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b084      	sub	sp, #16
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
 800bc88:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bc8a:	f7ff f93b 	bl	800af04 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bc8e:	f107 0308 	add.w	r3, r7, #8
 800bc92:	4618      	mov	r0, r3
 800bc94:	f000 f866 	bl	800bd64 <prvSampleTimeNow>
 800bc98:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d130      	bne.n	800bd02 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bca0:	683b      	ldr	r3, [r7, #0]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d10a      	bne.n	800bcbc <prvProcessTimerOrBlockTask+0x3c>
 800bca6:	687a      	ldr	r2, [r7, #4]
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	429a      	cmp	r2, r3
 800bcac:	d806      	bhi.n	800bcbc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bcae:	f7ff f937 	bl	800af20 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bcb2:	68f9      	ldr	r1, [r7, #12]
 800bcb4:	6878      	ldr	r0, [r7, #4]
 800bcb6:	f7ff ff85 	bl	800bbc4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bcba:	e024      	b.n	800bd06 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d008      	beq.n	800bcd4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bcc2:	4b13      	ldr	r3, [pc, #76]	; (800bd10 <prvProcessTimerOrBlockTask+0x90>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d101      	bne.n	800bcd0 <prvProcessTimerOrBlockTask+0x50>
 800bccc:	2301      	movs	r3, #1
 800bcce:	e000      	b.n	800bcd2 <prvProcessTimerOrBlockTask+0x52>
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bcd4:	4b0f      	ldr	r3, [pc, #60]	; (800bd14 <prvProcessTimerOrBlockTask+0x94>)
 800bcd6:	6818      	ldr	r0, [r3, #0]
 800bcd8:	687a      	ldr	r2, [r7, #4]
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	1ad3      	subs	r3, r2, r3
 800bcde:	683a      	ldr	r2, [r7, #0]
 800bce0:	4619      	mov	r1, r3
 800bce2:	f7fe fe01 	bl	800a8e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bce6:	f7ff f91b 	bl	800af20 <xTaskResumeAll>
 800bcea:	4603      	mov	r3, r0
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d10a      	bne.n	800bd06 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bcf0:	4b09      	ldr	r3, [pc, #36]	; (800bd18 <prvProcessTimerOrBlockTask+0x98>)
 800bcf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcf6:	601a      	str	r2, [r3, #0]
 800bcf8:	f3bf 8f4f 	dsb	sy
 800bcfc:	f3bf 8f6f 	isb	sy
}
 800bd00:	e001      	b.n	800bd06 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bd02:	f7ff f90d 	bl	800af20 <xTaskResumeAll>
}
 800bd06:	bf00      	nop
 800bd08:	3710      	adds	r7, #16
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}
 800bd0e:	bf00      	nop
 800bd10:	200015f0 	.word	0x200015f0
 800bd14:	200015f4 	.word	0x200015f4
 800bd18:	e000ed04 	.word	0xe000ed04

0800bd1c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bd1c:	b480      	push	{r7}
 800bd1e:	b085      	sub	sp, #20
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bd24:	4b0e      	ldr	r3, [pc, #56]	; (800bd60 <prvGetNextExpireTime+0x44>)
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d101      	bne.n	800bd32 <prvGetNextExpireTime+0x16>
 800bd2e:	2201      	movs	r2, #1
 800bd30:	e000      	b.n	800bd34 <prvGetNextExpireTime+0x18>
 800bd32:	2200      	movs	r2, #0
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d105      	bne.n	800bd4c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bd40:	4b07      	ldr	r3, [pc, #28]	; (800bd60 <prvGetNextExpireTime+0x44>)
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	68db      	ldr	r3, [r3, #12]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	60fb      	str	r3, [r7, #12]
 800bd4a:	e001      	b.n	800bd50 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bd50:	68fb      	ldr	r3, [r7, #12]
}
 800bd52:	4618      	mov	r0, r3
 800bd54:	3714      	adds	r7, #20
 800bd56:	46bd      	mov	sp, r7
 800bd58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5c:	4770      	bx	lr
 800bd5e:	bf00      	nop
 800bd60:	200015ec 	.word	0x200015ec

0800bd64 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b084      	sub	sp, #16
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bd6c:	f7ff f976 	bl	800b05c <xTaskGetTickCount>
 800bd70:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bd72:	4b0b      	ldr	r3, [pc, #44]	; (800bda0 <prvSampleTimeNow+0x3c>)
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	68fa      	ldr	r2, [r7, #12]
 800bd78:	429a      	cmp	r2, r3
 800bd7a:	d205      	bcs.n	800bd88 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bd7c:	f000 f936 	bl	800bfec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	2201      	movs	r2, #1
 800bd84:	601a      	str	r2, [r3, #0]
 800bd86:	e002      	b.n	800bd8e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bd8e:	4a04      	ldr	r2, [pc, #16]	; (800bda0 <prvSampleTimeNow+0x3c>)
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bd94:	68fb      	ldr	r3, [r7, #12]
}
 800bd96:	4618      	mov	r0, r3
 800bd98:	3710      	adds	r7, #16
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	bd80      	pop	{r7, pc}
 800bd9e:	bf00      	nop
 800bda0:	200015fc 	.word	0x200015fc

0800bda4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	b086      	sub	sp, #24
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	60f8      	str	r0, [r7, #12]
 800bdac:	60b9      	str	r1, [r7, #8]
 800bdae:	607a      	str	r2, [r7, #4]
 800bdb0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	68ba      	ldr	r2, [r7, #8]
 800bdba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	68fa      	ldr	r2, [r7, #12]
 800bdc0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bdc2:	68ba      	ldr	r2, [r7, #8]
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	429a      	cmp	r2, r3
 800bdc8:	d812      	bhi.n	800bdf0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bdca:	687a      	ldr	r2, [r7, #4]
 800bdcc:	683b      	ldr	r3, [r7, #0]
 800bdce:	1ad2      	subs	r2, r2, r3
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	699b      	ldr	r3, [r3, #24]
 800bdd4:	429a      	cmp	r2, r3
 800bdd6:	d302      	bcc.n	800bdde <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bdd8:	2301      	movs	r3, #1
 800bdda:	617b      	str	r3, [r7, #20]
 800bddc:	e01b      	b.n	800be16 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bdde:	4b10      	ldr	r3, [pc, #64]	; (800be20 <prvInsertTimerInActiveList+0x7c>)
 800bde0:	681a      	ldr	r2, [r3, #0]
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	3304      	adds	r3, #4
 800bde6:	4619      	mov	r1, r3
 800bde8:	4610      	mov	r0, r2
 800bdea:	f7fd fdcc 	bl	8009986 <vListInsert>
 800bdee:	e012      	b.n	800be16 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bdf0:	687a      	ldr	r2, [r7, #4]
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	429a      	cmp	r2, r3
 800bdf6:	d206      	bcs.n	800be06 <prvInsertTimerInActiveList+0x62>
 800bdf8:	68ba      	ldr	r2, [r7, #8]
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	429a      	cmp	r2, r3
 800bdfe:	d302      	bcc.n	800be06 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800be00:	2301      	movs	r3, #1
 800be02:	617b      	str	r3, [r7, #20]
 800be04:	e007      	b.n	800be16 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800be06:	4b07      	ldr	r3, [pc, #28]	; (800be24 <prvInsertTimerInActiveList+0x80>)
 800be08:	681a      	ldr	r2, [r3, #0]
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	3304      	adds	r3, #4
 800be0e:	4619      	mov	r1, r3
 800be10:	4610      	mov	r0, r2
 800be12:	f7fd fdb8 	bl	8009986 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800be16:	697b      	ldr	r3, [r7, #20]
}
 800be18:	4618      	mov	r0, r3
 800be1a:	3718      	adds	r7, #24
 800be1c:	46bd      	mov	sp, r7
 800be1e:	bd80      	pop	{r7, pc}
 800be20:	200015f0 	.word	0x200015f0
 800be24:	200015ec 	.word	0x200015ec

0800be28 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b08e      	sub	sp, #56	; 0x38
 800be2c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800be2e:	e0ca      	b.n	800bfc6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2b00      	cmp	r3, #0
 800be34:	da18      	bge.n	800be68 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800be36:	1d3b      	adds	r3, r7, #4
 800be38:	3304      	adds	r3, #4
 800be3a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800be3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d10a      	bne.n	800be58 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800be42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be46:	f383 8811 	msr	BASEPRI, r3
 800be4a:	f3bf 8f6f 	isb	sy
 800be4e:	f3bf 8f4f 	dsb	sy
 800be52:	61fb      	str	r3, [r7, #28]
}
 800be54:	bf00      	nop
 800be56:	e7fe      	b.n	800be56 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800be58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800be5e:	6850      	ldr	r0, [r2, #4]
 800be60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800be62:	6892      	ldr	r2, [r2, #8]
 800be64:	4611      	mov	r1, r2
 800be66:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	f2c0 80ab 	blt.w	800bfc6 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800be74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be76:	695b      	ldr	r3, [r3, #20]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d004      	beq.n	800be86 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800be7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be7e:	3304      	adds	r3, #4
 800be80:	4618      	mov	r0, r3
 800be82:	f7fd fdb9 	bl	80099f8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800be86:	463b      	mov	r3, r7
 800be88:	4618      	mov	r0, r3
 800be8a:	f7ff ff6b 	bl	800bd64 <prvSampleTimeNow>
 800be8e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2b09      	cmp	r3, #9
 800be94:	f200 8096 	bhi.w	800bfc4 <prvProcessReceivedCommands+0x19c>
 800be98:	a201      	add	r2, pc, #4	; (adr r2, 800bea0 <prvProcessReceivedCommands+0x78>)
 800be9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be9e:	bf00      	nop
 800bea0:	0800bec9 	.word	0x0800bec9
 800bea4:	0800bec9 	.word	0x0800bec9
 800bea8:	0800bec9 	.word	0x0800bec9
 800beac:	0800bf3d 	.word	0x0800bf3d
 800beb0:	0800bf51 	.word	0x0800bf51
 800beb4:	0800bf9b 	.word	0x0800bf9b
 800beb8:	0800bec9 	.word	0x0800bec9
 800bebc:	0800bec9 	.word	0x0800bec9
 800bec0:	0800bf3d 	.word	0x0800bf3d
 800bec4:	0800bf51 	.word	0x0800bf51
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bece:	f043 0301 	orr.w	r3, r3, #1
 800bed2:	b2da      	uxtb	r2, r3
 800bed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bed6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800beda:	68ba      	ldr	r2, [r7, #8]
 800bedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bede:	699b      	ldr	r3, [r3, #24]
 800bee0:	18d1      	adds	r1, r2, r3
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bee6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bee8:	f7ff ff5c 	bl	800bda4 <prvInsertTimerInActiveList>
 800beec:	4603      	mov	r3, r0
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d069      	beq.n	800bfc6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bef4:	6a1b      	ldr	r3, [r3, #32]
 800bef6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bef8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800befa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800befc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bf00:	f003 0304 	and.w	r3, r3, #4
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d05e      	beq.n	800bfc6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bf08:	68ba      	ldr	r2, [r7, #8]
 800bf0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf0c:	699b      	ldr	r3, [r3, #24]
 800bf0e:	441a      	add	r2, r3
 800bf10:	2300      	movs	r3, #0
 800bf12:	9300      	str	r3, [sp, #0]
 800bf14:	2300      	movs	r3, #0
 800bf16:	2100      	movs	r1, #0
 800bf18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf1a:	f7ff fe05 	bl	800bb28 <xTimerGenericCommand>
 800bf1e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bf20:	6a3b      	ldr	r3, [r7, #32]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d14f      	bne.n	800bfc6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800bf26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf2a:	f383 8811 	msr	BASEPRI, r3
 800bf2e:	f3bf 8f6f 	isb	sy
 800bf32:	f3bf 8f4f 	dsb	sy
 800bf36:	61bb      	str	r3, [r7, #24]
}
 800bf38:	bf00      	nop
 800bf3a:	e7fe      	b.n	800bf3a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bf3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bf42:	f023 0301 	bic.w	r3, r3, #1
 800bf46:	b2da      	uxtb	r2, r3
 800bf48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800bf4e:	e03a      	b.n	800bfc6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bf50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bf56:	f043 0301 	orr.w	r3, r3, #1
 800bf5a:	b2da      	uxtb	r2, r3
 800bf5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bf62:	68ba      	ldr	r2, [r7, #8]
 800bf64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf66:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bf68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf6a:	699b      	ldr	r3, [r3, #24]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d10a      	bne.n	800bf86 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800bf70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf74:	f383 8811 	msr	BASEPRI, r3
 800bf78:	f3bf 8f6f 	isb	sy
 800bf7c:	f3bf 8f4f 	dsb	sy
 800bf80:	617b      	str	r3, [r7, #20]
}
 800bf82:	bf00      	nop
 800bf84:	e7fe      	b.n	800bf84 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bf86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf88:	699a      	ldr	r2, [r3, #24]
 800bf8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf8c:	18d1      	adds	r1, r2, r3
 800bf8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf94:	f7ff ff06 	bl	800bda4 <prvInsertTimerInActiveList>
					break;
 800bf98:	e015      	b.n	800bfc6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bf9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bfa0:	f003 0302 	and.w	r3, r3, #2
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d103      	bne.n	800bfb0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800bfa8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bfaa:	f000 fbe1 	bl	800c770 <vPortFree>
 800bfae:	e00a      	b.n	800bfc6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bfb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfb2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bfb6:	f023 0301 	bic.w	r3, r3, #1
 800bfba:	b2da      	uxtb	r2, r3
 800bfbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfbe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bfc2:	e000      	b.n	800bfc6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800bfc4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bfc6:	4b08      	ldr	r3, [pc, #32]	; (800bfe8 <prvProcessReceivedCommands+0x1c0>)
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	1d39      	adds	r1, r7, #4
 800bfcc:	2200      	movs	r2, #0
 800bfce:	4618      	mov	r0, r3
 800bfd0:	f7fe f87e 	bl	800a0d0 <xQueueReceive>
 800bfd4:	4603      	mov	r3, r0
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	f47f af2a 	bne.w	800be30 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800bfdc:	bf00      	nop
 800bfde:	bf00      	nop
 800bfe0:	3730      	adds	r7, #48	; 0x30
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	bd80      	pop	{r7, pc}
 800bfe6:	bf00      	nop
 800bfe8:	200015f4 	.word	0x200015f4

0800bfec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b088      	sub	sp, #32
 800bff0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bff2:	e048      	b.n	800c086 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bff4:	4b2d      	ldr	r3, [pc, #180]	; (800c0ac <prvSwitchTimerLists+0xc0>)
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	68db      	ldr	r3, [r3, #12]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bffe:	4b2b      	ldr	r3, [pc, #172]	; (800c0ac <prvSwitchTimerLists+0xc0>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	68db      	ldr	r3, [r3, #12]
 800c004:	68db      	ldr	r3, [r3, #12]
 800c006:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	3304      	adds	r3, #4
 800c00c:	4618      	mov	r0, r3
 800c00e:	f7fd fcf3 	bl	80099f8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	6a1b      	ldr	r3, [r3, #32]
 800c016:	68f8      	ldr	r0, [r7, #12]
 800c018:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c020:	f003 0304 	and.w	r3, r3, #4
 800c024:	2b00      	cmp	r3, #0
 800c026:	d02e      	beq.n	800c086 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	699b      	ldr	r3, [r3, #24]
 800c02c:	693a      	ldr	r2, [r7, #16]
 800c02e:	4413      	add	r3, r2
 800c030:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c032:	68ba      	ldr	r2, [r7, #8]
 800c034:	693b      	ldr	r3, [r7, #16]
 800c036:	429a      	cmp	r2, r3
 800c038:	d90e      	bls.n	800c058 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	68ba      	ldr	r2, [r7, #8]
 800c03e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	68fa      	ldr	r2, [r7, #12]
 800c044:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c046:	4b19      	ldr	r3, [pc, #100]	; (800c0ac <prvSwitchTimerLists+0xc0>)
 800c048:	681a      	ldr	r2, [r3, #0]
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	3304      	adds	r3, #4
 800c04e:	4619      	mov	r1, r3
 800c050:	4610      	mov	r0, r2
 800c052:	f7fd fc98 	bl	8009986 <vListInsert>
 800c056:	e016      	b.n	800c086 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c058:	2300      	movs	r3, #0
 800c05a:	9300      	str	r3, [sp, #0]
 800c05c:	2300      	movs	r3, #0
 800c05e:	693a      	ldr	r2, [r7, #16]
 800c060:	2100      	movs	r1, #0
 800c062:	68f8      	ldr	r0, [r7, #12]
 800c064:	f7ff fd60 	bl	800bb28 <xTimerGenericCommand>
 800c068:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d10a      	bne.n	800c086 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c070:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c074:	f383 8811 	msr	BASEPRI, r3
 800c078:	f3bf 8f6f 	isb	sy
 800c07c:	f3bf 8f4f 	dsb	sy
 800c080:	603b      	str	r3, [r7, #0]
}
 800c082:	bf00      	nop
 800c084:	e7fe      	b.n	800c084 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c086:	4b09      	ldr	r3, [pc, #36]	; (800c0ac <prvSwitchTimerLists+0xc0>)
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d1b1      	bne.n	800bff4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c090:	4b06      	ldr	r3, [pc, #24]	; (800c0ac <prvSwitchTimerLists+0xc0>)
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c096:	4b06      	ldr	r3, [pc, #24]	; (800c0b0 <prvSwitchTimerLists+0xc4>)
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	4a04      	ldr	r2, [pc, #16]	; (800c0ac <prvSwitchTimerLists+0xc0>)
 800c09c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c09e:	4a04      	ldr	r2, [pc, #16]	; (800c0b0 <prvSwitchTimerLists+0xc4>)
 800c0a0:	697b      	ldr	r3, [r7, #20]
 800c0a2:	6013      	str	r3, [r2, #0]
}
 800c0a4:	bf00      	nop
 800c0a6:	3718      	adds	r7, #24
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	bd80      	pop	{r7, pc}
 800c0ac:	200015ec 	.word	0x200015ec
 800c0b0:	200015f0 	.word	0x200015f0

0800c0b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b082      	sub	sp, #8
 800c0b8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c0ba:	f000 f96b 	bl	800c394 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c0be:	4b15      	ldr	r3, [pc, #84]	; (800c114 <prvCheckForValidListAndQueue+0x60>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d120      	bne.n	800c108 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c0c6:	4814      	ldr	r0, [pc, #80]	; (800c118 <prvCheckForValidListAndQueue+0x64>)
 800c0c8:	f7fd fc0c 	bl	80098e4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c0cc:	4813      	ldr	r0, [pc, #76]	; (800c11c <prvCheckForValidListAndQueue+0x68>)
 800c0ce:	f7fd fc09 	bl	80098e4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c0d2:	4b13      	ldr	r3, [pc, #76]	; (800c120 <prvCheckForValidListAndQueue+0x6c>)
 800c0d4:	4a10      	ldr	r2, [pc, #64]	; (800c118 <prvCheckForValidListAndQueue+0x64>)
 800c0d6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c0d8:	4b12      	ldr	r3, [pc, #72]	; (800c124 <prvCheckForValidListAndQueue+0x70>)
 800c0da:	4a10      	ldr	r2, [pc, #64]	; (800c11c <prvCheckForValidListAndQueue+0x68>)
 800c0dc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c0de:	2300      	movs	r3, #0
 800c0e0:	9300      	str	r3, [sp, #0]
 800c0e2:	4b11      	ldr	r3, [pc, #68]	; (800c128 <prvCheckForValidListAndQueue+0x74>)
 800c0e4:	4a11      	ldr	r2, [pc, #68]	; (800c12c <prvCheckForValidListAndQueue+0x78>)
 800c0e6:	2110      	movs	r1, #16
 800c0e8:	200a      	movs	r0, #10
 800c0ea:	f7fd fd17 	bl	8009b1c <xQueueGenericCreateStatic>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	4a08      	ldr	r2, [pc, #32]	; (800c114 <prvCheckForValidListAndQueue+0x60>)
 800c0f2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c0f4:	4b07      	ldr	r3, [pc, #28]	; (800c114 <prvCheckForValidListAndQueue+0x60>)
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d005      	beq.n	800c108 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c0fc:	4b05      	ldr	r3, [pc, #20]	; (800c114 <prvCheckForValidListAndQueue+0x60>)
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	490b      	ldr	r1, [pc, #44]	; (800c130 <prvCheckForValidListAndQueue+0x7c>)
 800c102:	4618      	mov	r0, r3
 800c104:	f7fe fb9c 	bl	800a840 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c108:	f000 f974 	bl	800c3f4 <vPortExitCritical>
}
 800c10c:	bf00      	nop
 800c10e:	46bd      	mov	sp, r7
 800c110:	bd80      	pop	{r7, pc}
 800c112:	bf00      	nop
 800c114:	200015f4 	.word	0x200015f4
 800c118:	200015c4 	.word	0x200015c4
 800c11c:	200015d8 	.word	0x200015d8
 800c120:	200015ec 	.word	0x200015ec
 800c124:	200015f0 	.word	0x200015f0
 800c128:	200016a0 	.word	0x200016a0
 800c12c:	20001600 	.word	0x20001600
 800c130:	08010514 	.word	0x08010514

0800c134 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c134:	b480      	push	{r7}
 800c136:	b085      	sub	sp, #20
 800c138:	af00      	add	r7, sp, #0
 800c13a:	60f8      	str	r0, [r7, #12]
 800c13c:	60b9      	str	r1, [r7, #8]
 800c13e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	3b04      	subs	r3, #4
 800c144:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c14c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	3b04      	subs	r3, #4
 800c152:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c154:	68bb      	ldr	r3, [r7, #8]
 800c156:	f023 0201 	bic.w	r2, r3, #1
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	3b04      	subs	r3, #4
 800c162:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c164:	4a0c      	ldr	r2, [pc, #48]	; (800c198 <pxPortInitialiseStack+0x64>)
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	3b14      	subs	r3, #20
 800c16e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c170:	687a      	ldr	r2, [r7, #4]
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	3b04      	subs	r3, #4
 800c17a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	f06f 0202 	mvn.w	r2, #2
 800c182:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	3b20      	subs	r3, #32
 800c188:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c18a:	68fb      	ldr	r3, [r7, #12]
}
 800c18c:	4618      	mov	r0, r3
 800c18e:	3714      	adds	r7, #20
 800c190:	46bd      	mov	sp, r7
 800c192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c196:	4770      	bx	lr
 800c198:	0800c19d 	.word	0x0800c19d

0800c19c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c19c:	b480      	push	{r7}
 800c19e:	b085      	sub	sp, #20
 800c1a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c1a6:	4b12      	ldr	r3, [pc, #72]	; (800c1f0 <prvTaskExitError+0x54>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1ae:	d00a      	beq.n	800c1c6 <prvTaskExitError+0x2a>
	__asm volatile
 800c1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1b4:	f383 8811 	msr	BASEPRI, r3
 800c1b8:	f3bf 8f6f 	isb	sy
 800c1bc:	f3bf 8f4f 	dsb	sy
 800c1c0:	60fb      	str	r3, [r7, #12]
}
 800c1c2:	bf00      	nop
 800c1c4:	e7fe      	b.n	800c1c4 <prvTaskExitError+0x28>
	__asm volatile
 800c1c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1ca:	f383 8811 	msr	BASEPRI, r3
 800c1ce:	f3bf 8f6f 	isb	sy
 800c1d2:	f3bf 8f4f 	dsb	sy
 800c1d6:	60bb      	str	r3, [r7, #8]
}
 800c1d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c1da:	bf00      	nop
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d0fc      	beq.n	800c1dc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c1e2:	bf00      	nop
 800c1e4:	bf00      	nop
 800c1e6:	3714      	adds	r7, #20
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ee:	4770      	bx	lr
 800c1f0:	20000030 	.word	0x20000030
	...

0800c200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c200:	4b07      	ldr	r3, [pc, #28]	; (800c220 <pxCurrentTCBConst2>)
 800c202:	6819      	ldr	r1, [r3, #0]
 800c204:	6808      	ldr	r0, [r1, #0]
 800c206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c20a:	f380 8809 	msr	PSP, r0
 800c20e:	f3bf 8f6f 	isb	sy
 800c212:	f04f 0000 	mov.w	r0, #0
 800c216:	f380 8811 	msr	BASEPRI, r0
 800c21a:	4770      	bx	lr
 800c21c:	f3af 8000 	nop.w

0800c220 <pxCurrentTCBConst2>:
 800c220:	200010c4 	.word	0x200010c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c224:	bf00      	nop
 800c226:	bf00      	nop

0800c228 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c228:	4808      	ldr	r0, [pc, #32]	; (800c24c <prvPortStartFirstTask+0x24>)
 800c22a:	6800      	ldr	r0, [r0, #0]
 800c22c:	6800      	ldr	r0, [r0, #0]
 800c22e:	f380 8808 	msr	MSP, r0
 800c232:	f04f 0000 	mov.w	r0, #0
 800c236:	f380 8814 	msr	CONTROL, r0
 800c23a:	b662      	cpsie	i
 800c23c:	b661      	cpsie	f
 800c23e:	f3bf 8f4f 	dsb	sy
 800c242:	f3bf 8f6f 	isb	sy
 800c246:	df00      	svc	0
 800c248:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c24a:	bf00      	nop
 800c24c:	e000ed08 	.word	0xe000ed08

0800c250 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c250:	b580      	push	{r7, lr}
 800c252:	b086      	sub	sp, #24
 800c254:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c256:	4b46      	ldr	r3, [pc, #280]	; (800c370 <xPortStartScheduler+0x120>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	4a46      	ldr	r2, [pc, #280]	; (800c374 <xPortStartScheduler+0x124>)
 800c25c:	4293      	cmp	r3, r2
 800c25e:	d10a      	bne.n	800c276 <xPortStartScheduler+0x26>
	__asm volatile
 800c260:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c264:	f383 8811 	msr	BASEPRI, r3
 800c268:	f3bf 8f6f 	isb	sy
 800c26c:	f3bf 8f4f 	dsb	sy
 800c270:	613b      	str	r3, [r7, #16]
}
 800c272:	bf00      	nop
 800c274:	e7fe      	b.n	800c274 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c276:	4b3e      	ldr	r3, [pc, #248]	; (800c370 <xPortStartScheduler+0x120>)
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	4a3f      	ldr	r2, [pc, #252]	; (800c378 <xPortStartScheduler+0x128>)
 800c27c:	4293      	cmp	r3, r2
 800c27e:	d10a      	bne.n	800c296 <xPortStartScheduler+0x46>
	__asm volatile
 800c280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c284:	f383 8811 	msr	BASEPRI, r3
 800c288:	f3bf 8f6f 	isb	sy
 800c28c:	f3bf 8f4f 	dsb	sy
 800c290:	60fb      	str	r3, [r7, #12]
}
 800c292:	bf00      	nop
 800c294:	e7fe      	b.n	800c294 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c296:	4b39      	ldr	r3, [pc, #228]	; (800c37c <xPortStartScheduler+0x12c>)
 800c298:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c29a:	697b      	ldr	r3, [r7, #20]
 800c29c:	781b      	ldrb	r3, [r3, #0]
 800c29e:	b2db      	uxtb	r3, r3
 800c2a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c2a2:	697b      	ldr	r3, [r7, #20]
 800c2a4:	22ff      	movs	r2, #255	; 0xff
 800c2a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c2a8:	697b      	ldr	r3, [r7, #20]
 800c2aa:	781b      	ldrb	r3, [r3, #0]
 800c2ac:	b2db      	uxtb	r3, r3
 800c2ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c2b0:	78fb      	ldrb	r3, [r7, #3]
 800c2b2:	b2db      	uxtb	r3, r3
 800c2b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c2b8:	b2da      	uxtb	r2, r3
 800c2ba:	4b31      	ldr	r3, [pc, #196]	; (800c380 <xPortStartScheduler+0x130>)
 800c2bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c2be:	4b31      	ldr	r3, [pc, #196]	; (800c384 <xPortStartScheduler+0x134>)
 800c2c0:	2207      	movs	r2, #7
 800c2c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c2c4:	e009      	b.n	800c2da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c2c6:	4b2f      	ldr	r3, [pc, #188]	; (800c384 <xPortStartScheduler+0x134>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	3b01      	subs	r3, #1
 800c2cc:	4a2d      	ldr	r2, [pc, #180]	; (800c384 <xPortStartScheduler+0x134>)
 800c2ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c2d0:	78fb      	ldrb	r3, [r7, #3]
 800c2d2:	b2db      	uxtb	r3, r3
 800c2d4:	005b      	lsls	r3, r3, #1
 800c2d6:	b2db      	uxtb	r3, r3
 800c2d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c2da:	78fb      	ldrb	r3, [r7, #3]
 800c2dc:	b2db      	uxtb	r3, r3
 800c2de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c2e2:	2b80      	cmp	r3, #128	; 0x80
 800c2e4:	d0ef      	beq.n	800c2c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c2e6:	4b27      	ldr	r3, [pc, #156]	; (800c384 <xPortStartScheduler+0x134>)
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	f1c3 0307 	rsb	r3, r3, #7
 800c2ee:	2b04      	cmp	r3, #4
 800c2f0:	d00a      	beq.n	800c308 <xPortStartScheduler+0xb8>
	__asm volatile
 800c2f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2f6:	f383 8811 	msr	BASEPRI, r3
 800c2fa:	f3bf 8f6f 	isb	sy
 800c2fe:	f3bf 8f4f 	dsb	sy
 800c302:	60bb      	str	r3, [r7, #8]
}
 800c304:	bf00      	nop
 800c306:	e7fe      	b.n	800c306 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c308:	4b1e      	ldr	r3, [pc, #120]	; (800c384 <xPortStartScheduler+0x134>)
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	021b      	lsls	r3, r3, #8
 800c30e:	4a1d      	ldr	r2, [pc, #116]	; (800c384 <xPortStartScheduler+0x134>)
 800c310:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c312:	4b1c      	ldr	r3, [pc, #112]	; (800c384 <xPortStartScheduler+0x134>)
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c31a:	4a1a      	ldr	r2, [pc, #104]	; (800c384 <xPortStartScheduler+0x134>)
 800c31c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	b2da      	uxtb	r2, r3
 800c322:	697b      	ldr	r3, [r7, #20]
 800c324:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c326:	4b18      	ldr	r3, [pc, #96]	; (800c388 <xPortStartScheduler+0x138>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	4a17      	ldr	r2, [pc, #92]	; (800c388 <xPortStartScheduler+0x138>)
 800c32c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c330:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c332:	4b15      	ldr	r3, [pc, #84]	; (800c388 <xPortStartScheduler+0x138>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	4a14      	ldr	r2, [pc, #80]	; (800c388 <xPortStartScheduler+0x138>)
 800c338:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c33c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c33e:	f000 f8dd 	bl	800c4fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c342:	4b12      	ldr	r3, [pc, #72]	; (800c38c <xPortStartScheduler+0x13c>)
 800c344:	2200      	movs	r2, #0
 800c346:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c348:	f000 f8fc 	bl	800c544 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c34c:	4b10      	ldr	r3, [pc, #64]	; (800c390 <xPortStartScheduler+0x140>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	4a0f      	ldr	r2, [pc, #60]	; (800c390 <xPortStartScheduler+0x140>)
 800c352:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c356:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c358:	f7ff ff66 	bl	800c228 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c35c:	f7fe ff48 	bl	800b1f0 <vTaskSwitchContext>
	prvTaskExitError();
 800c360:	f7ff ff1c 	bl	800c19c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c364:	2300      	movs	r3, #0
}
 800c366:	4618      	mov	r0, r3
 800c368:	3718      	adds	r7, #24
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}
 800c36e:	bf00      	nop
 800c370:	e000ed00 	.word	0xe000ed00
 800c374:	410fc271 	.word	0x410fc271
 800c378:	410fc270 	.word	0x410fc270
 800c37c:	e000e400 	.word	0xe000e400
 800c380:	200016f0 	.word	0x200016f0
 800c384:	200016f4 	.word	0x200016f4
 800c388:	e000ed20 	.word	0xe000ed20
 800c38c:	20000030 	.word	0x20000030
 800c390:	e000ef34 	.word	0xe000ef34

0800c394 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c394:	b480      	push	{r7}
 800c396:	b083      	sub	sp, #12
 800c398:	af00      	add	r7, sp, #0
	__asm volatile
 800c39a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c39e:	f383 8811 	msr	BASEPRI, r3
 800c3a2:	f3bf 8f6f 	isb	sy
 800c3a6:	f3bf 8f4f 	dsb	sy
 800c3aa:	607b      	str	r3, [r7, #4]
}
 800c3ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c3ae:	4b0f      	ldr	r3, [pc, #60]	; (800c3ec <vPortEnterCritical+0x58>)
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	3301      	adds	r3, #1
 800c3b4:	4a0d      	ldr	r2, [pc, #52]	; (800c3ec <vPortEnterCritical+0x58>)
 800c3b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c3b8:	4b0c      	ldr	r3, [pc, #48]	; (800c3ec <vPortEnterCritical+0x58>)
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	2b01      	cmp	r3, #1
 800c3be:	d10f      	bne.n	800c3e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c3c0:	4b0b      	ldr	r3, [pc, #44]	; (800c3f0 <vPortEnterCritical+0x5c>)
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	b2db      	uxtb	r3, r3
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d00a      	beq.n	800c3e0 <vPortEnterCritical+0x4c>
	__asm volatile
 800c3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ce:	f383 8811 	msr	BASEPRI, r3
 800c3d2:	f3bf 8f6f 	isb	sy
 800c3d6:	f3bf 8f4f 	dsb	sy
 800c3da:	603b      	str	r3, [r7, #0]
}
 800c3dc:	bf00      	nop
 800c3de:	e7fe      	b.n	800c3de <vPortEnterCritical+0x4a>
	}
}
 800c3e0:	bf00      	nop
 800c3e2:	370c      	adds	r7, #12
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ea:	4770      	bx	lr
 800c3ec:	20000030 	.word	0x20000030
 800c3f0:	e000ed04 	.word	0xe000ed04

0800c3f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c3f4:	b480      	push	{r7}
 800c3f6:	b083      	sub	sp, #12
 800c3f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c3fa:	4b12      	ldr	r3, [pc, #72]	; (800c444 <vPortExitCritical+0x50>)
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d10a      	bne.n	800c418 <vPortExitCritical+0x24>
	__asm volatile
 800c402:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c406:	f383 8811 	msr	BASEPRI, r3
 800c40a:	f3bf 8f6f 	isb	sy
 800c40e:	f3bf 8f4f 	dsb	sy
 800c412:	607b      	str	r3, [r7, #4]
}
 800c414:	bf00      	nop
 800c416:	e7fe      	b.n	800c416 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c418:	4b0a      	ldr	r3, [pc, #40]	; (800c444 <vPortExitCritical+0x50>)
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	3b01      	subs	r3, #1
 800c41e:	4a09      	ldr	r2, [pc, #36]	; (800c444 <vPortExitCritical+0x50>)
 800c420:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c422:	4b08      	ldr	r3, [pc, #32]	; (800c444 <vPortExitCritical+0x50>)
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	2b00      	cmp	r3, #0
 800c428:	d105      	bne.n	800c436 <vPortExitCritical+0x42>
 800c42a:	2300      	movs	r3, #0
 800c42c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c42e:	683b      	ldr	r3, [r7, #0]
 800c430:	f383 8811 	msr	BASEPRI, r3
}
 800c434:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c436:	bf00      	nop
 800c438:	370c      	adds	r7, #12
 800c43a:	46bd      	mov	sp, r7
 800c43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c440:	4770      	bx	lr
 800c442:	bf00      	nop
 800c444:	20000030 	.word	0x20000030
	...

0800c450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c450:	f3ef 8009 	mrs	r0, PSP
 800c454:	f3bf 8f6f 	isb	sy
 800c458:	4b15      	ldr	r3, [pc, #84]	; (800c4b0 <pxCurrentTCBConst>)
 800c45a:	681a      	ldr	r2, [r3, #0]
 800c45c:	f01e 0f10 	tst.w	lr, #16
 800c460:	bf08      	it	eq
 800c462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c46a:	6010      	str	r0, [r2, #0]
 800c46c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c470:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c474:	f380 8811 	msr	BASEPRI, r0
 800c478:	f3bf 8f4f 	dsb	sy
 800c47c:	f3bf 8f6f 	isb	sy
 800c480:	f7fe feb6 	bl	800b1f0 <vTaskSwitchContext>
 800c484:	f04f 0000 	mov.w	r0, #0
 800c488:	f380 8811 	msr	BASEPRI, r0
 800c48c:	bc09      	pop	{r0, r3}
 800c48e:	6819      	ldr	r1, [r3, #0]
 800c490:	6808      	ldr	r0, [r1, #0]
 800c492:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c496:	f01e 0f10 	tst.w	lr, #16
 800c49a:	bf08      	it	eq
 800c49c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c4a0:	f380 8809 	msr	PSP, r0
 800c4a4:	f3bf 8f6f 	isb	sy
 800c4a8:	4770      	bx	lr
 800c4aa:	bf00      	nop
 800c4ac:	f3af 8000 	nop.w

0800c4b0 <pxCurrentTCBConst>:
 800c4b0:	200010c4 	.word	0x200010c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c4b4:	bf00      	nop
 800c4b6:	bf00      	nop

0800c4b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b082      	sub	sp, #8
 800c4bc:	af00      	add	r7, sp, #0
	__asm volatile
 800c4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4c2:	f383 8811 	msr	BASEPRI, r3
 800c4c6:	f3bf 8f6f 	isb	sy
 800c4ca:	f3bf 8f4f 	dsb	sy
 800c4ce:	607b      	str	r3, [r7, #4]
}
 800c4d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c4d2:	f7fe fdd3 	bl	800b07c <xTaskIncrementTick>
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d003      	beq.n	800c4e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c4dc:	4b06      	ldr	r3, [pc, #24]	; (800c4f8 <xPortSysTickHandler+0x40>)
 800c4de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4e2:	601a      	str	r2, [r3, #0]
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c4e8:	683b      	ldr	r3, [r7, #0]
 800c4ea:	f383 8811 	msr	BASEPRI, r3
}
 800c4ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c4f0:	bf00      	nop
 800c4f2:	3708      	adds	r7, #8
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	bd80      	pop	{r7, pc}
 800c4f8:	e000ed04 	.word	0xe000ed04

0800c4fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c4fc:	b480      	push	{r7}
 800c4fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c500:	4b0b      	ldr	r3, [pc, #44]	; (800c530 <vPortSetupTimerInterrupt+0x34>)
 800c502:	2200      	movs	r2, #0
 800c504:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c506:	4b0b      	ldr	r3, [pc, #44]	; (800c534 <vPortSetupTimerInterrupt+0x38>)
 800c508:	2200      	movs	r2, #0
 800c50a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c50c:	4b0a      	ldr	r3, [pc, #40]	; (800c538 <vPortSetupTimerInterrupt+0x3c>)
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	4a0a      	ldr	r2, [pc, #40]	; (800c53c <vPortSetupTimerInterrupt+0x40>)
 800c512:	fba2 2303 	umull	r2, r3, r2, r3
 800c516:	099b      	lsrs	r3, r3, #6
 800c518:	4a09      	ldr	r2, [pc, #36]	; (800c540 <vPortSetupTimerInterrupt+0x44>)
 800c51a:	3b01      	subs	r3, #1
 800c51c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c51e:	4b04      	ldr	r3, [pc, #16]	; (800c530 <vPortSetupTimerInterrupt+0x34>)
 800c520:	2207      	movs	r2, #7
 800c522:	601a      	str	r2, [r3, #0]
}
 800c524:	bf00      	nop
 800c526:	46bd      	mov	sp, r7
 800c528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52c:	4770      	bx	lr
 800c52e:	bf00      	nop
 800c530:	e000e010 	.word	0xe000e010
 800c534:	e000e018 	.word	0xe000e018
 800c538:	20000024 	.word	0x20000024
 800c53c:	10624dd3 	.word	0x10624dd3
 800c540:	e000e014 	.word	0xe000e014

0800c544 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c544:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c554 <vPortEnableVFP+0x10>
 800c548:	6801      	ldr	r1, [r0, #0]
 800c54a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c54e:	6001      	str	r1, [r0, #0]
 800c550:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c552:	bf00      	nop
 800c554:	e000ed88 	.word	0xe000ed88

0800c558 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c558:	b480      	push	{r7}
 800c55a:	b085      	sub	sp, #20
 800c55c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c55e:	f3ef 8305 	mrs	r3, IPSR
 800c562:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	2b0f      	cmp	r3, #15
 800c568:	d914      	bls.n	800c594 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c56a:	4a17      	ldr	r2, [pc, #92]	; (800c5c8 <vPortValidateInterruptPriority+0x70>)
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	4413      	add	r3, r2
 800c570:	781b      	ldrb	r3, [r3, #0]
 800c572:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c574:	4b15      	ldr	r3, [pc, #84]	; (800c5cc <vPortValidateInterruptPriority+0x74>)
 800c576:	781b      	ldrb	r3, [r3, #0]
 800c578:	7afa      	ldrb	r2, [r7, #11]
 800c57a:	429a      	cmp	r2, r3
 800c57c:	d20a      	bcs.n	800c594 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c582:	f383 8811 	msr	BASEPRI, r3
 800c586:	f3bf 8f6f 	isb	sy
 800c58a:	f3bf 8f4f 	dsb	sy
 800c58e:	607b      	str	r3, [r7, #4]
}
 800c590:	bf00      	nop
 800c592:	e7fe      	b.n	800c592 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c594:	4b0e      	ldr	r3, [pc, #56]	; (800c5d0 <vPortValidateInterruptPriority+0x78>)
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c59c:	4b0d      	ldr	r3, [pc, #52]	; (800c5d4 <vPortValidateInterruptPriority+0x7c>)
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	429a      	cmp	r2, r3
 800c5a2:	d90a      	bls.n	800c5ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c5a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5a8:	f383 8811 	msr	BASEPRI, r3
 800c5ac:	f3bf 8f6f 	isb	sy
 800c5b0:	f3bf 8f4f 	dsb	sy
 800c5b4:	603b      	str	r3, [r7, #0]
}
 800c5b6:	bf00      	nop
 800c5b8:	e7fe      	b.n	800c5b8 <vPortValidateInterruptPriority+0x60>
	}
 800c5ba:	bf00      	nop
 800c5bc:	3714      	adds	r7, #20
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c4:	4770      	bx	lr
 800c5c6:	bf00      	nop
 800c5c8:	e000e3f0 	.word	0xe000e3f0
 800c5cc:	200016f0 	.word	0x200016f0
 800c5d0:	e000ed0c 	.word	0xe000ed0c
 800c5d4:	200016f4 	.word	0x200016f4

0800c5d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b08a      	sub	sp, #40	; 0x28
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c5e4:	f7fe fc8e 	bl	800af04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c5e8:	4b5b      	ldr	r3, [pc, #364]	; (800c758 <pvPortMalloc+0x180>)
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d101      	bne.n	800c5f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c5f0:	f000 f920 	bl	800c834 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c5f4:	4b59      	ldr	r3, [pc, #356]	; (800c75c <pvPortMalloc+0x184>)
 800c5f6:	681a      	ldr	r2, [r3, #0]
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	4013      	ands	r3, r2
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	f040 8093 	bne.w	800c728 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d01d      	beq.n	800c644 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c608:	2208      	movs	r2, #8
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	4413      	add	r3, r2
 800c60e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	f003 0307 	and.w	r3, r3, #7
 800c616:	2b00      	cmp	r3, #0
 800c618:	d014      	beq.n	800c644 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	f023 0307 	bic.w	r3, r3, #7
 800c620:	3308      	adds	r3, #8
 800c622:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	f003 0307 	and.w	r3, r3, #7
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d00a      	beq.n	800c644 <pvPortMalloc+0x6c>
	__asm volatile
 800c62e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c632:	f383 8811 	msr	BASEPRI, r3
 800c636:	f3bf 8f6f 	isb	sy
 800c63a:	f3bf 8f4f 	dsb	sy
 800c63e:	617b      	str	r3, [r7, #20]
}
 800c640:	bf00      	nop
 800c642:	e7fe      	b.n	800c642 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d06e      	beq.n	800c728 <pvPortMalloc+0x150>
 800c64a:	4b45      	ldr	r3, [pc, #276]	; (800c760 <pvPortMalloc+0x188>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	687a      	ldr	r2, [r7, #4]
 800c650:	429a      	cmp	r2, r3
 800c652:	d869      	bhi.n	800c728 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c654:	4b43      	ldr	r3, [pc, #268]	; (800c764 <pvPortMalloc+0x18c>)
 800c656:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c658:	4b42      	ldr	r3, [pc, #264]	; (800c764 <pvPortMalloc+0x18c>)
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c65e:	e004      	b.n	800c66a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c662:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c66a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c66c:	685b      	ldr	r3, [r3, #4]
 800c66e:	687a      	ldr	r2, [r7, #4]
 800c670:	429a      	cmp	r2, r3
 800c672:	d903      	bls.n	800c67c <pvPortMalloc+0xa4>
 800c674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d1f1      	bne.n	800c660 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c67c:	4b36      	ldr	r3, [pc, #216]	; (800c758 <pvPortMalloc+0x180>)
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c682:	429a      	cmp	r2, r3
 800c684:	d050      	beq.n	800c728 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c686:	6a3b      	ldr	r3, [r7, #32]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	2208      	movs	r2, #8
 800c68c:	4413      	add	r3, r2
 800c68e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c692:	681a      	ldr	r2, [r3, #0]
 800c694:	6a3b      	ldr	r3, [r7, #32]
 800c696:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c69a:	685a      	ldr	r2, [r3, #4]
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	1ad2      	subs	r2, r2, r3
 800c6a0:	2308      	movs	r3, #8
 800c6a2:	005b      	lsls	r3, r3, #1
 800c6a4:	429a      	cmp	r2, r3
 800c6a6:	d91f      	bls.n	800c6e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c6a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	4413      	add	r3, r2
 800c6ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c6b0:	69bb      	ldr	r3, [r7, #24]
 800c6b2:	f003 0307 	and.w	r3, r3, #7
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d00a      	beq.n	800c6d0 <pvPortMalloc+0xf8>
	__asm volatile
 800c6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6be:	f383 8811 	msr	BASEPRI, r3
 800c6c2:	f3bf 8f6f 	isb	sy
 800c6c6:	f3bf 8f4f 	dsb	sy
 800c6ca:	613b      	str	r3, [r7, #16]
}
 800c6cc:	bf00      	nop
 800c6ce:	e7fe      	b.n	800c6ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c6d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6d2:	685a      	ldr	r2, [r3, #4]
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	1ad2      	subs	r2, r2, r3
 800c6d8:	69bb      	ldr	r3, [r7, #24]
 800c6da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c6dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6de:	687a      	ldr	r2, [r7, #4]
 800c6e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c6e2:	69b8      	ldr	r0, [r7, #24]
 800c6e4:	f000 f908 	bl	800c8f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c6e8:	4b1d      	ldr	r3, [pc, #116]	; (800c760 <pvPortMalloc+0x188>)
 800c6ea:	681a      	ldr	r2, [r3, #0]
 800c6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6ee:	685b      	ldr	r3, [r3, #4]
 800c6f0:	1ad3      	subs	r3, r2, r3
 800c6f2:	4a1b      	ldr	r2, [pc, #108]	; (800c760 <pvPortMalloc+0x188>)
 800c6f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c6f6:	4b1a      	ldr	r3, [pc, #104]	; (800c760 <pvPortMalloc+0x188>)
 800c6f8:	681a      	ldr	r2, [r3, #0]
 800c6fa:	4b1b      	ldr	r3, [pc, #108]	; (800c768 <pvPortMalloc+0x190>)
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	429a      	cmp	r2, r3
 800c700:	d203      	bcs.n	800c70a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c702:	4b17      	ldr	r3, [pc, #92]	; (800c760 <pvPortMalloc+0x188>)
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	4a18      	ldr	r2, [pc, #96]	; (800c768 <pvPortMalloc+0x190>)
 800c708:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c70a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c70c:	685a      	ldr	r2, [r3, #4]
 800c70e:	4b13      	ldr	r3, [pc, #76]	; (800c75c <pvPortMalloc+0x184>)
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	431a      	orrs	r2, r3
 800c714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c716:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c71a:	2200      	movs	r2, #0
 800c71c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c71e:	4b13      	ldr	r3, [pc, #76]	; (800c76c <pvPortMalloc+0x194>)
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	3301      	adds	r3, #1
 800c724:	4a11      	ldr	r2, [pc, #68]	; (800c76c <pvPortMalloc+0x194>)
 800c726:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c728:	f7fe fbfa 	bl	800af20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c72c:	69fb      	ldr	r3, [r7, #28]
 800c72e:	f003 0307 	and.w	r3, r3, #7
 800c732:	2b00      	cmp	r3, #0
 800c734:	d00a      	beq.n	800c74c <pvPortMalloc+0x174>
	__asm volatile
 800c736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c73a:	f383 8811 	msr	BASEPRI, r3
 800c73e:	f3bf 8f6f 	isb	sy
 800c742:	f3bf 8f4f 	dsb	sy
 800c746:	60fb      	str	r3, [r7, #12]
}
 800c748:	bf00      	nop
 800c74a:	e7fe      	b.n	800c74a <pvPortMalloc+0x172>
	return pvReturn;
 800c74c:	69fb      	ldr	r3, [r7, #28]
}
 800c74e:	4618      	mov	r0, r3
 800c750:	3728      	adds	r7, #40	; 0x28
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}
 800c756:	bf00      	nop
 800c758:	20002a88 	.word	0x20002a88
 800c75c:	20002a9c 	.word	0x20002a9c
 800c760:	20002a8c 	.word	0x20002a8c
 800c764:	20002a80 	.word	0x20002a80
 800c768:	20002a90 	.word	0x20002a90
 800c76c:	20002a94 	.word	0x20002a94

0800c770 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b086      	sub	sp, #24
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d04d      	beq.n	800c81e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c782:	2308      	movs	r3, #8
 800c784:	425b      	negs	r3, r3
 800c786:	697a      	ldr	r2, [r7, #20]
 800c788:	4413      	add	r3, r2
 800c78a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c790:	693b      	ldr	r3, [r7, #16]
 800c792:	685a      	ldr	r2, [r3, #4]
 800c794:	4b24      	ldr	r3, [pc, #144]	; (800c828 <vPortFree+0xb8>)
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	4013      	ands	r3, r2
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d10a      	bne.n	800c7b4 <vPortFree+0x44>
	__asm volatile
 800c79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7a2:	f383 8811 	msr	BASEPRI, r3
 800c7a6:	f3bf 8f6f 	isb	sy
 800c7aa:	f3bf 8f4f 	dsb	sy
 800c7ae:	60fb      	str	r3, [r7, #12]
}
 800c7b0:	bf00      	nop
 800c7b2:	e7fe      	b.n	800c7b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c7b4:	693b      	ldr	r3, [r7, #16]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d00a      	beq.n	800c7d2 <vPortFree+0x62>
	__asm volatile
 800c7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7c0:	f383 8811 	msr	BASEPRI, r3
 800c7c4:	f3bf 8f6f 	isb	sy
 800c7c8:	f3bf 8f4f 	dsb	sy
 800c7cc:	60bb      	str	r3, [r7, #8]
}
 800c7ce:	bf00      	nop
 800c7d0:	e7fe      	b.n	800c7d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c7d2:	693b      	ldr	r3, [r7, #16]
 800c7d4:	685a      	ldr	r2, [r3, #4]
 800c7d6:	4b14      	ldr	r3, [pc, #80]	; (800c828 <vPortFree+0xb8>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	4013      	ands	r3, r2
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d01e      	beq.n	800c81e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c7e0:	693b      	ldr	r3, [r7, #16]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d11a      	bne.n	800c81e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c7e8:	693b      	ldr	r3, [r7, #16]
 800c7ea:	685a      	ldr	r2, [r3, #4]
 800c7ec:	4b0e      	ldr	r3, [pc, #56]	; (800c828 <vPortFree+0xb8>)
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	43db      	mvns	r3, r3
 800c7f2:	401a      	ands	r2, r3
 800c7f4:	693b      	ldr	r3, [r7, #16]
 800c7f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c7f8:	f7fe fb84 	bl	800af04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c7fc:	693b      	ldr	r3, [r7, #16]
 800c7fe:	685a      	ldr	r2, [r3, #4]
 800c800:	4b0a      	ldr	r3, [pc, #40]	; (800c82c <vPortFree+0xbc>)
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	4413      	add	r3, r2
 800c806:	4a09      	ldr	r2, [pc, #36]	; (800c82c <vPortFree+0xbc>)
 800c808:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c80a:	6938      	ldr	r0, [r7, #16]
 800c80c:	f000 f874 	bl	800c8f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c810:	4b07      	ldr	r3, [pc, #28]	; (800c830 <vPortFree+0xc0>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	3301      	adds	r3, #1
 800c816:	4a06      	ldr	r2, [pc, #24]	; (800c830 <vPortFree+0xc0>)
 800c818:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c81a:	f7fe fb81 	bl	800af20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c81e:	bf00      	nop
 800c820:	3718      	adds	r7, #24
 800c822:	46bd      	mov	sp, r7
 800c824:	bd80      	pop	{r7, pc}
 800c826:	bf00      	nop
 800c828:	20002a9c 	.word	0x20002a9c
 800c82c:	20002a8c 	.word	0x20002a8c
 800c830:	20002a98 	.word	0x20002a98

0800c834 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c834:	b480      	push	{r7}
 800c836:	b085      	sub	sp, #20
 800c838:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c83a:	f241 3388 	movw	r3, #5000	; 0x1388
 800c83e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c840:	4b27      	ldr	r3, [pc, #156]	; (800c8e0 <prvHeapInit+0xac>)
 800c842:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	f003 0307 	and.w	r3, r3, #7
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d00c      	beq.n	800c868 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	3307      	adds	r3, #7
 800c852:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	f023 0307 	bic.w	r3, r3, #7
 800c85a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c85c:	68ba      	ldr	r2, [r7, #8]
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	1ad3      	subs	r3, r2, r3
 800c862:	4a1f      	ldr	r2, [pc, #124]	; (800c8e0 <prvHeapInit+0xac>)
 800c864:	4413      	add	r3, r2
 800c866:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c86c:	4a1d      	ldr	r2, [pc, #116]	; (800c8e4 <prvHeapInit+0xb0>)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c872:	4b1c      	ldr	r3, [pc, #112]	; (800c8e4 <prvHeapInit+0xb0>)
 800c874:	2200      	movs	r2, #0
 800c876:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	68ba      	ldr	r2, [r7, #8]
 800c87c:	4413      	add	r3, r2
 800c87e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c880:	2208      	movs	r2, #8
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	1a9b      	subs	r3, r3, r2
 800c886:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	f023 0307 	bic.w	r3, r3, #7
 800c88e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	4a15      	ldr	r2, [pc, #84]	; (800c8e8 <prvHeapInit+0xb4>)
 800c894:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c896:	4b14      	ldr	r3, [pc, #80]	; (800c8e8 <prvHeapInit+0xb4>)
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	2200      	movs	r2, #0
 800c89c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c89e:	4b12      	ldr	r3, [pc, #72]	; (800c8e8 <prvHeapInit+0xb4>)
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c8aa:	683b      	ldr	r3, [r7, #0]
 800c8ac:	68fa      	ldr	r2, [r7, #12]
 800c8ae:	1ad2      	subs	r2, r2, r3
 800c8b0:	683b      	ldr	r3, [r7, #0]
 800c8b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c8b4:	4b0c      	ldr	r3, [pc, #48]	; (800c8e8 <prvHeapInit+0xb4>)
 800c8b6:	681a      	ldr	r2, [r3, #0]
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c8bc:	683b      	ldr	r3, [r7, #0]
 800c8be:	685b      	ldr	r3, [r3, #4]
 800c8c0:	4a0a      	ldr	r2, [pc, #40]	; (800c8ec <prvHeapInit+0xb8>)
 800c8c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	685b      	ldr	r3, [r3, #4]
 800c8c8:	4a09      	ldr	r2, [pc, #36]	; (800c8f0 <prvHeapInit+0xbc>)
 800c8ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c8cc:	4b09      	ldr	r3, [pc, #36]	; (800c8f4 <prvHeapInit+0xc0>)
 800c8ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c8d2:	601a      	str	r2, [r3, #0]
}
 800c8d4:	bf00      	nop
 800c8d6:	3714      	adds	r7, #20
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8de:	4770      	bx	lr
 800c8e0:	200016f8 	.word	0x200016f8
 800c8e4:	20002a80 	.word	0x20002a80
 800c8e8:	20002a88 	.word	0x20002a88
 800c8ec:	20002a90 	.word	0x20002a90
 800c8f0:	20002a8c 	.word	0x20002a8c
 800c8f4:	20002a9c 	.word	0x20002a9c

0800c8f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c8f8:	b480      	push	{r7}
 800c8fa:	b085      	sub	sp, #20
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c900:	4b28      	ldr	r3, [pc, #160]	; (800c9a4 <prvInsertBlockIntoFreeList+0xac>)
 800c902:	60fb      	str	r3, [r7, #12]
 800c904:	e002      	b.n	800c90c <prvInsertBlockIntoFreeList+0x14>
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	60fb      	str	r3, [r7, #12]
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	687a      	ldr	r2, [r7, #4]
 800c912:	429a      	cmp	r2, r3
 800c914:	d8f7      	bhi.n	800c906 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	685b      	ldr	r3, [r3, #4]
 800c91e:	68ba      	ldr	r2, [r7, #8]
 800c920:	4413      	add	r3, r2
 800c922:	687a      	ldr	r2, [r7, #4]
 800c924:	429a      	cmp	r2, r3
 800c926:	d108      	bne.n	800c93a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	685a      	ldr	r2, [r3, #4]
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	685b      	ldr	r3, [r3, #4]
 800c930:	441a      	add	r2, r3
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	685b      	ldr	r3, [r3, #4]
 800c942:	68ba      	ldr	r2, [r7, #8]
 800c944:	441a      	add	r2, r3
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	429a      	cmp	r2, r3
 800c94c:	d118      	bne.n	800c980 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	681a      	ldr	r2, [r3, #0]
 800c952:	4b15      	ldr	r3, [pc, #84]	; (800c9a8 <prvInsertBlockIntoFreeList+0xb0>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	429a      	cmp	r2, r3
 800c958:	d00d      	beq.n	800c976 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	685a      	ldr	r2, [r3, #4]
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	685b      	ldr	r3, [r3, #4]
 800c964:	441a      	add	r2, r3
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	681a      	ldr	r2, [r3, #0]
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	601a      	str	r2, [r3, #0]
 800c974:	e008      	b.n	800c988 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c976:	4b0c      	ldr	r3, [pc, #48]	; (800c9a8 <prvInsertBlockIntoFreeList+0xb0>)
 800c978:	681a      	ldr	r2, [r3, #0]
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	601a      	str	r2, [r3, #0]
 800c97e:	e003      	b.n	800c988 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681a      	ldr	r2, [r3, #0]
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c988:	68fa      	ldr	r2, [r7, #12]
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	429a      	cmp	r2, r3
 800c98e:	d002      	beq.n	800c996 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	687a      	ldr	r2, [r7, #4]
 800c994:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c996:	bf00      	nop
 800c998:	3714      	adds	r7, #20
 800c99a:	46bd      	mov	sp, r7
 800c99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a0:	4770      	bx	lr
 800c9a2:	bf00      	nop
 800c9a4:	20002a80 	.word	0x20002a80
 800c9a8:	20002a88 	.word	0x20002a88

0800c9ac <malloc>:
 800c9ac:	4b02      	ldr	r3, [pc, #8]	; (800c9b8 <malloc+0xc>)
 800c9ae:	4601      	mov	r1, r0
 800c9b0:	6818      	ldr	r0, [r3, #0]
 800c9b2:	f000 b82b 	b.w	800ca0c <_malloc_r>
 800c9b6:	bf00      	nop
 800c9b8:	200001f8 	.word	0x200001f8

0800c9bc <free>:
 800c9bc:	4b02      	ldr	r3, [pc, #8]	; (800c9c8 <free+0xc>)
 800c9be:	4601      	mov	r1, r0
 800c9c0:	6818      	ldr	r0, [r3, #0]
 800c9c2:	f001 b961 	b.w	800dc88 <_free_r>
 800c9c6:	bf00      	nop
 800c9c8:	200001f8 	.word	0x200001f8

0800c9cc <sbrk_aligned>:
 800c9cc:	b570      	push	{r4, r5, r6, lr}
 800c9ce:	4e0e      	ldr	r6, [pc, #56]	; (800ca08 <sbrk_aligned+0x3c>)
 800c9d0:	460c      	mov	r4, r1
 800c9d2:	6831      	ldr	r1, [r6, #0]
 800c9d4:	4605      	mov	r5, r0
 800c9d6:	b911      	cbnz	r1, 800c9de <sbrk_aligned+0x12>
 800c9d8:	f001 f8ee 	bl	800dbb8 <_sbrk_r>
 800c9dc:	6030      	str	r0, [r6, #0]
 800c9de:	4621      	mov	r1, r4
 800c9e0:	4628      	mov	r0, r5
 800c9e2:	f001 f8e9 	bl	800dbb8 <_sbrk_r>
 800c9e6:	1c43      	adds	r3, r0, #1
 800c9e8:	d00a      	beq.n	800ca00 <sbrk_aligned+0x34>
 800c9ea:	1cc4      	adds	r4, r0, #3
 800c9ec:	f024 0403 	bic.w	r4, r4, #3
 800c9f0:	42a0      	cmp	r0, r4
 800c9f2:	d007      	beq.n	800ca04 <sbrk_aligned+0x38>
 800c9f4:	1a21      	subs	r1, r4, r0
 800c9f6:	4628      	mov	r0, r5
 800c9f8:	f001 f8de 	bl	800dbb8 <_sbrk_r>
 800c9fc:	3001      	adds	r0, #1
 800c9fe:	d101      	bne.n	800ca04 <sbrk_aligned+0x38>
 800ca00:	f04f 34ff 	mov.w	r4, #4294967295
 800ca04:	4620      	mov	r0, r4
 800ca06:	bd70      	pop	{r4, r5, r6, pc}
 800ca08:	20002aa4 	.word	0x20002aa4

0800ca0c <_malloc_r>:
 800ca0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca10:	1ccd      	adds	r5, r1, #3
 800ca12:	f025 0503 	bic.w	r5, r5, #3
 800ca16:	3508      	adds	r5, #8
 800ca18:	2d0c      	cmp	r5, #12
 800ca1a:	bf38      	it	cc
 800ca1c:	250c      	movcc	r5, #12
 800ca1e:	2d00      	cmp	r5, #0
 800ca20:	4607      	mov	r7, r0
 800ca22:	db01      	blt.n	800ca28 <_malloc_r+0x1c>
 800ca24:	42a9      	cmp	r1, r5
 800ca26:	d905      	bls.n	800ca34 <_malloc_r+0x28>
 800ca28:	230c      	movs	r3, #12
 800ca2a:	603b      	str	r3, [r7, #0]
 800ca2c:	2600      	movs	r6, #0
 800ca2e:	4630      	mov	r0, r6
 800ca30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca34:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800cb08 <_malloc_r+0xfc>
 800ca38:	f000 f868 	bl	800cb0c <__malloc_lock>
 800ca3c:	f8d8 3000 	ldr.w	r3, [r8]
 800ca40:	461c      	mov	r4, r3
 800ca42:	bb5c      	cbnz	r4, 800ca9c <_malloc_r+0x90>
 800ca44:	4629      	mov	r1, r5
 800ca46:	4638      	mov	r0, r7
 800ca48:	f7ff ffc0 	bl	800c9cc <sbrk_aligned>
 800ca4c:	1c43      	adds	r3, r0, #1
 800ca4e:	4604      	mov	r4, r0
 800ca50:	d155      	bne.n	800cafe <_malloc_r+0xf2>
 800ca52:	f8d8 4000 	ldr.w	r4, [r8]
 800ca56:	4626      	mov	r6, r4
 800ca58:	2e00      	cmp	r6, #0
 800ca5a:	d145      	bne.n	800cae8 <_malloc_r+0xdc>
 800ca5c:	2c00      	cmp	r4, #0
 800ca5e:	d048      	beq.n	800caf2 <_malloc_r+0xe6>
 800ca60:	6823      	ldr	r3, [r4, #0]
 800ca62:	4631      	mov	r1, r6
 800ca64:	4638      	mov	r0, r7
 800ca66:	eb04 0903 	add.w	r9, r4, r3
 800ca6a:	f001 f8a5 	bl	800dbb8 <_sbrk_r>
 800ca6e:	4581      	cmp	r9, r0
 800ca70:	d13f      	bne.n	800caf2 <_malloc_r+0xe6>
 800ca72:	6821      	ldr	r1, [r4, #0]
 800ca74:	1a6d      	subs	r5, r5, r1
 800ca76:	4629      	mov	r1, r5
 800ca78:	4638      	mov	r0, r7
 800ca7a:	f7ff ffa7 	bl	800c9cc <sbrk_aligned>
 800ca7e:	3001      	adds	r0, #1
 800ca80:	d037      	beq.n	800caf2 <_malloc_r+0xe6>
 800ca82:	6823      	ldr	r3, [r4, #0]
 800ca84:	442b      	add	r3, r5
 800ca86:	6023      	str	r3, [r4, #0]
 800ca88:	f8d8 3000 	ldr.w	r3, [r8]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d038      	beq.n	800cb02 <_malloc_r+0xf6>
 800ca90:	685a      	ldr	r2, [r3, #4]
 800ca92:	42a2      	cmp	r2, r4
 800ca94:	d12b      	bne.n	800caee <_malloc_r+0xe2>
 800ca96:	2200      	movs	r2, #0
 800ca98:	605a      	str	r2, [r3, #4]
 800ca9a:	e00f      	b.n	800cabc <_malloc_r+0xb0>
 800ca9c:	6822      	ldr	r2, [r4, #0]
 800ca9e:	1b52      	subs	r2, r2, r5
 800caa0:	d41f      	bmi.n	800cae2 <_malloc_r+0xd6>
 800caa2:	2a0b      	cmp	r2, #11
 800caa4:	d917      	bls.n	800cad6 <_malloc_r+0xca>
 800caa6:	1961      	adds	r1, r4, r5
 800caa8:	42a3      	cmp	r3, r4
 800caaa:	6025      	str	r5, [r4, #0]
 800caac:	bf18      	it	ne
 800caae:	6059      	strne	r1, [r3, #4]
 800cab0:	6863      	ldr	r3, [r4, #4]
 800cab2:	bf08      	it	eq
 800cab4:	f8c8 1000 	streq.w	r1, [r8]
 800cab8:	5162      	str	r2, [r4, r5]
 800caba:	604b      	str	r3, [r1, #4]
 800cabc:	4638      	mov	r0, r7
 800cabe:	f104 060b 	add.w	r6, r4, #11
 800cac2:	f000 f829 	bl	800cb18 <__malloc_unlock>
 800cac6:	f026 0607 	bic.w	r6, r6, #7
 800caca:	1d23      	adds	r3, r4, #4
 800cacc:	1af2      	subs	r2, r6, r3
 800cace:	d0ae      	beq.n	800ca2e <_malloc_r+0x22>
 800cad0:	1b9b      	subs	r3, r3, r6
 800cad2:	50a3      	str	r3, [r4, r2]
 800cad4:	e7ab      	b.n	800ca2e <_malloc_r+0x22>
 800cad6:	42a3      	cmp	r3, r4
 800cad8:	6862      	ldr	r2, [r4, #4]
 800cada:	d1dd      	bne.n	800ca98 <_malloc_r+0x8c>
 800cadc:	f8c8 2000 	str.w	r2, [r8]
 800cae0:	e7ec      	b.n	800cabc <_malloc_r+0xb0>
 800cae2:	4623      	mov	r3, r4
 800cae4:	6864      	ldr	r4, [r4, #4]
 800cae6:	e7ac      	b.n	800ca42 <_malloc_r+0x36>
 800cae8:	4634      	mov	r4, r6
 800caea:	6876      	ldr	r6, [r6, #4]
 800caec:	e7b4      	b.n	800ca58 <_malloc_r+0x4c>
 800caee:	4613      	mov	r3, r2
 800caf0:	e7cc      	b.n	800ca8c <_malloc_r+0x80>
 800caf2:	230c      	movs	r3, #12
 800caf4:	603b      	str	r3, [r7, #0]
 800caf6:	4638      	mov	r0, r7
 800caf8:	f000 f80e 	bl	800cb18 <__malloc_unlock>
 800cafc:	e797      	b.n	800ca2e <_malloc_r+0x22>
 800cafe:	6025      	str	r5, [r4, #0]
 800cb00:	e7dc      	b.n	800cabc <_malloc_r+0xb0>
 800cb02:	605b      	str	r3, [r3, #4]
 800cb04:	deff      	udf	#255	; 0xff
 800cb06:	bf00      	nop
 800cb08:	20002aa0 	.word	0x20002aa0

0800cb0c <__malloc_lock>:
 800cb0c:	4801      	ldr	r0, [pc, #4]	; (800cb14 <__malloc_lock+0x8>)
 800cb0e:	f001 b8a0 	b.w	800dc52 <__retarget_lock_acquire_recursive>
 800cb12:	bf00      	nop
 800cb14:	20002be8 	.word	0x20002be8

0800cb18 <__malloc_unlock>:
 800cb18:	4801      	ldr	r0, [pc, #4]	; (800cb20 <__malloc_unlock+0x8>)
 800cb1a:	f001 b89b 	b.w	800dc54 <__retarget_lock_release_recursive>
 800cb1e:	bf00      	nop
 800cb20:	20002be8 	.word	0x20002be8

0800cb24 <realloc>:
 800cb24:	4b02      	ldr	r3, [pc, #8]	; (800cb30 <realloc+0xc>)
 800cb26:	460a      	mov	r2, r1
 800cb28:	4601      	mov	r1, r0
 800cb2a:	6818      	ldr	r0, [r3, #0]
 800cb2c:	f000 b802 	b.w	800cb34 <_realloc_r>
 800cb30:	200001f8 	.word	0x200001f8

0800cb34 <_realloc_r>:
 800cb34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb38:	4680      	mov	r8, r0
 800cb3a:	4614      	mov	r4, r2
 800cb3c:	460e      	mov	r6, r1
 800cb3e:	b921      	cbnz	r1, 800cb4a <_realloc_r+0x16>
 800cb40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb44:	4611      	mov	r1, r2
 800cb46:	f7ff bf61 	b.w	800ca0c <_malloc_r>
 800cb4a:	b92a      	cbnz	r2, 800cb58 <_realloc_r+0x24>
 800cb4c:	f001 f89c 	bl	800dc88 <_free_r>
 800cb50:	4625      	mov	r5, r4
 800cb52:	4628      	mov	r0, r5
 800cb54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb58:	f002 f8f9 	bl	800ed4e <_malloc_usable_size_r>
 800cb5c:	4284      	cmp	r4, r0
 800cb5e:	4607      	mov	r7, r0
 800cb60:	d802      	bhi.n	800cb68 <_realloc_r+0x34>
 800cb62:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cb66:	d812      	bhi.n	800cb8e <_realloc_r+0x5a>
 800cb68:	4621      	mov	r1, r4
 800cb6a:	4640      	mov	r0, r8
 800cb6c:	f7ff ff4e 	bl	800ca0c <_malloc_r>
 800cb70:	4605      	mov	r5, r0
 800cb72:	2800      	cmp	r0, #0
 800cb74:	d0ed      	beq.n	800cb52 <_realloc_r+0x1e>
 800cb76:	42bc      	cmp	r4, r7
 800cb78:	4622      	mov	r2, r4
 800cb7a:	4631      	mov	r1, r6
 800cb7c:	bf28      	it	cs
 800cb7e:	463a      	movcs	r2, r7
 800cb80:	f001 f869 	bl	800dc56 <memcpy>
 800cb84:	4631      	mov	r1, r6
 800cb86:	4640      	mov	r0, r8
 800cb88:	f001 f87e 	bl	800dc88 <_free_r>
 800cb8c:	e7e1      	b.n	800cb52 <_realloc_r+0x1e>
 800cb8e:	4635      	mov	r5, r6
 800cb90:	e7df      	b.n	800cb52 <_realloc_r+0x1e>

0800cb92 <sulp>:
 800cb92:	b570      	push	{r4, r5, r6, lr}
 800cb94:	4604      	mov	r4, r0
 800cb96:	460d      	mov	r5, r1
 800cb98:	ec45 4b10 	vmov	d0, r4, r5
 800cb9c:	4616      	mov	r6, r2
 800cb9e:	f001 ff95 	bl	800eacc <__ulp>
 800cba2:	ec51 0b10 	vmov	r0, r1, d0
 800cba6:	b17e      	cbz	r6, 800cbc8 <sulp+0x36>
 800cba8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800cbac:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	dd09      	ble.n	800cbc8 <sulp+0x36>
 800cbb4:	051b      	lsls	r3, r3, #20
 800cbb6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800cbba:	2400      	movs	r4, #0
 800cbbc:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800cbc0:	4622      	mov	r2, r4
 800cbc2:	462b      	mov	r3, r5
 800cbc4:	f7f3 fd30 	bl	8000628 <__aeabi_dmul>
 800cbc8:	bd70      	pop	{r4, r5, r6, pc}
 800cbca:	0000      	movs	r0, r0
 800cbcc:	0000      	movs	r0, r0
	...

0800cbd0 <_strtod_l>:
 800cbd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbd4:	ed2d 8b02 	vpush	{d8}
 800cbd8:	b09b      	sub	sp, #108	; 0x6c
 800cbda:	4604      	mov	r4, r0
 800cbdc:	9213      	str	r2, [sp, #76]	; 0x4c
 800cbde:	2200      	movs	r2, #0
 800cbe0:	9216      	str	r2, [sp, #88]	; 0x58
 800cbe2:	460d      	mov	r5, r1
 800cbe4:	f04f 0800 	mov.w	r8, #0
 800cbe8:	f04f 0900 	mov.w	r9, #0
 800cbec:	460a      	mov	r2, r1
 800cbee:	9215      	str	r2, [sp, #84]	; 0x54
 800cbf0:	7811      	ldrb	r1, [r2, #0]
 800cbf2:	292b      	cmp	r1, #43	; 0x2b
 800cbf4:	d04c      	beq.n	800cc90 <_strtod_l+0xc0>
 800cbf6:	d83a      	bhi.n	800cc6e <_strtod_l+0x9e>
 800cbf8:	290d      	cmp	r1, #13
 800cbfa:	d834      	bhi.n	800cc66 <_strtod_l+0x96>
 800cbfc:	2908      	cmp	r1, #8
 800cbfe:	d834      	bhi.n	800cc6a <_strtod_l+0x9a>
 800cc00:	2900      	cmp	r1, #0
 800cc02:	d03d      	beq.n	800cc80 <_strtod_l+0xb0>
 800cc04:	2200      	movs	r2, #0
 800cc06:	920a      	str	r2, [sp, #40]	; 0x28
 800cc08:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800cc0a:	7832      	ldrb	r2, [r6, #0]
 800cc0c:	2a30      	cmp	r2, #48	; 0x30
 800cc0e:	f040 80b4 	bne.w	800cd7a <_strtod_l+0x1aa>
 800cc12:	7872      	ldrb	r2, [r6, #1]
 800cc14:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800cc18:	2a58      	cmp	r2, #88	; 0x58
 800cc1a:	d170      	bne.n	800ccfe <_strtod_l+0x12e>
 800cc1c:	9302      	str	r3, [sp, #8]
 800cc1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc20:	9301      	str	r3, [sp, #4]
 800cc22:	ab16      	add	r3, sp, #88	; 0x58
 800cc24:	9300      	str	r3, [sp, #0]
 800cc26:	4a8e      	ldr	r2, [pc, #568]	; (800ce60 <_strtod_l+0x290>)
 800cc28:	ab17      	add	r3, sp, #92	; 0x5c
 800cc2a:	a915      	add	r1, sp, #84	; 0x54
 800cc2c:	4620      	mov	r0, r4
 800cc2e:	f001 f8df 	bl	800ddf0 <__gethex>
 800cc32:	f010 070f 	ands.w	r7, r0, #15
 800cc36:	4605      	mov	r5, r0
 800cc38:	d005      	beq.n	800cc46 <_strtod_l+0x76>
 800cc3a:	2f06      	cmp	r7, #6
 800cc3c:	d12a      	bne.n	800cc94 <_strtod_l+0xc4>
 800cc3e:	3601      	adds	r6, #1
 800cc40:	2300      	movs	r3, #0
 800cc42:	9615      	str	r6, [sp, #84]	; 0x54
 800cc44:	930a      	str	r3, [sp, #40]	; 0x28
 800cc46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	f040 857f 	bne.w	800d74c <_strtod_l+0xb7c>
 800cc4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc50:	b1db      	cbz	r3, 800cc8a <_strtod_l+0xba>
 800cc52:	4642      	mov	r2, r8
 800cc54:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800cc58:	ec43 2b10 	vmov	d0, r2, r3
 800cc5c:	b01b      	add	sp, #108	; 0x6c
 800cc5e:	ecbd 8b02 	vpop	{d8}
 800cc62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc66:	2920      	cmp	r1, #32
 800cc68:	d1cc      	bne.n	800cc04 <_strtod_l+0x34>
 800cc6a:	3201      	adds	r2, #1
 800cc6c:	e7bf      	b.n	800cbee <_strtod_l+0x1e>
 800cc6e:	292d      	cmp	r1, #45	; 0x2d
 800cc70:	d1c8      	bne.n	800cc04 <_strtod_l+0x34>
 800cc72:	2101      	movs	r1, #1
 800cc74:	910a      	str	r1, [sp, #40]	; 0x28
 800cc76:	1c51      	adds	r1, r2, #1
 800cc78:	9115      	str	r1, [sp, #84]	; 0x54
 800cc7a:	7852      	ldrb	r2, [r2, #1]
 800cc7c:	2a00      	cmp	r2, #0
 800cc7e:	d1c3      	bne.n	800cc08 <_strtod_l+0x38>
 800cc80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cc82:	9515      	str	r5, [sp, #84]	; 0x54
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	f040 855f 	bne.w	800d748 <_strtod_l+0xb78>
 800cc8a:	4642      	mov	r2, r8
 800cc8c:	464b      	mov	r3, r9
 800cc8e:	e7e3      	b.n	800cc58 <_strtod_l+0x88>
 800cc90:	2100      	movs	r1, #0
 800cc92:	e7ef      	b.n	800cc74 <_strtod_l+0xa4>
 800cc94:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cc96:	b13a      	cbz	r2, 800cca8 <_strtod_l+0xd8>
 800cc98:	2135      	movs	r1, #53	; 0x35
 800cc9a:	a818      	add	r0, sp, #96	; 0x60
 800cc9c:	f002 f813 	bl	800ecc6 <__copybits>
 800cca0:	9916      	ldr	r1, [sp, #88]	; 0x58
 800cca2:	4620      	mov	r0, r4
 800cca4:	f001 fbe6 	bl	800e474 <_Bfree>
 800cca8:	3f01      	subs	r7, #1
 800ccaa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ccac:	2f04      	cmp	r7, #4
 800ccae:	d806      	bhi.n	800ccbe <_strtod_l+0xee>
 800ccb0:	e8df f007 	tbb	[pc, r7]
 800ccb4:	201d0314 	.word	0x201d0314
 800ccb8:	14          	.byte	0x14
 800ccb9:	00          	.byte	0x00
 800ccba:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800ccbe:	05e9      	lsls	r1, r5, #23
 800ccc0:	bf48      	it	mi
 800ccc2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800ccc6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ccca:	0d1b      	lsrs	r3, r3, #20
 800cccc:	051b      	lsls	r3, r3, #20
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d1b9      	bne.n	800cc46 <_strtod_l+0x76>
 800ccd2:	f000 ff93 	bl	800dbfc <__errno>
 800ccd6:	2322      	movs	r3, #34	; 0x22
 800ccd8:	6003      	str	r3, [r0, #0]
 800ccda:	e7b4      	b.n	800cc46 <_strtod_l+0x76>
 800ccdc:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800cce0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800cce4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800cce8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800ccec:	e7e7      	b.n	800ccbe <_strtod_l+0xee>
 800ccee:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800ce68 <_strtod_l+0x298>
 800ccf2:	e7e4      	b.n	800ccbe <_strtod_l+0xee>
 800ccf4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800ccf8:	f04f 38ff 	mov.w	r8, #4294967295
 800ccfc:	e7df      	b.n	800ccbe <_strtod_l+0xee>
 800ccfe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cd00:	1c5a      	adds	r2, r3, #1
 800cd02:	9215      	str	r2, [sp, #84]	; 0x54
 800cd04:	785b      	ldrb	r3, [r3, #1]
 800cd06:	2b30      	cmp	r3, #48	; 0x30
 800cd08:	d0f9      	beq.n	800ccfe <_strtod_l+0x12e>
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d09b      	beq.n	800cc46 <_strtod_l+0x76>
 800cd0e:	2301      	movs	r3, #1
 800cd10:	f04f 0a00 	mov.w	sl, #0
 800cd14:	9304      	str	r3, [sp, #16]
 800cd16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cd18:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd1a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800cd1e:	46d3      	mov	fp, sl
 800cd20:	220a      	movs	r2, #10
 800cd22:	9815      	ldr	r0, [sp, #84]	; 0x54
 800cd24:	7806      	ldrb	r6, [r0, #0]
 800cd26:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800cd2a:	b2d9      	uxtb	r1, r3
 800cd2c:	2909      	cmp	r1, #9
 800cd2e:	d926      	bls.n	800cd7e <_strtod_l+0x1ae>
 800cd30:	494c      	ldr	r1, [pc, #304]	; (800ce64 <_strtod_l+0x294>)
 800cd32:	2201      	movs	r2, #1
 800cd34:	f000 fea3 	bl	800da7e <strncmp>
 800cd38:	2800      	cmp	r0, #0
 800cd3a:	d030      	beq.n	800cd9e <_strtod_l+0x1ce>
 800cd3c:	2000      	movs	r0, #0
 800cd3e:	4632      	mov	r2, r6
 800cd40:	9005      	str	r0, [sp, #20]
 800cd42:	465e      	mov	r6, fp
 800cd44:	4603      	mov	r3, r0
 800cd46:	2a65      	cmp	r2, #101	; 0x65
 800cd48:	d001      	beq.n	800cd4e <_strtod_l+0x17e>
 800cd4a:	2a45      	cmp	r2, #69	; 0x45
 800cd4c:	d113      	bne.n	800cd76 <_strtod_l+0x1a6>
 800cd4e:	b91e      	cbnz	r6, 800cd58 <_strtod_l+0x188>
 800cd50:	9a04      	ldr	r2, [sp, #16]
 800cd52:	4302      	orrs	r2, r0
 800cd54:	d094      	beq.n	800cc80 <_strtod_l+0xb0>
 800cd56:	2600      	movs	r6, #0
 800cd58:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800cd5a:	1c6a      	adds	r2, r5, #1
 800cd5c:	9215      	str	r2, [sp, #84]	; 0x54
 800cd5e:	786a      	ldrb	r2, [r5, #1]
 800cd60:	2a2b      	cmp	r2, #43	; 0x2b
 800cd62:	d074      	beq.n	800ce4e <_strtod_l+0x27e>
 800cd64:	2a2d      	cmp	r2, #45	; 0x2d
 800cd66:	d078      	beq.n	800ce5a <_strtod_l+0x28a>
 800cd68:	f04f 0c00 	mov.w	ip, #0
 800cd6c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800cd70:	2909      	cmp	r1, #9
 800cd72:	d97f      	bls.n	800ce74 <_strtod_l+0x2a4>
 800cd74:	9515      	str	r5, [sp, #84]	; 0x54
 800cd76:	2700      	movs	r7, #0
 800cd78:	e09e      	b.n	800ceb8 <_strtod_l+0x2e8>
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	e7c8      	b.n	800cd10 <_strtod_l+0x140>
 800cd7e:	f1bb 0f08 	cmp.w	fp, #8
 800cd82:	bfd8      	it	le
 800cd84:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800cd86:	f100 0001 	add.w	r0, r0, #1
 800cd8a:	bfda      	itte	le
 800cd8c:	fb02 3301 	mlale	r3, r2, r1, r3
 800cd90:	9309      	strle	r3, [sp, #36]	; 0x24
 800cd92:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800cd96:	f10b 0b01 	add.w	fp, fp, #1
 800cd9a:	9015      	str	r0, [sp, #84]	; 0x54
 800cd9c:	e7c1      	b.n	800cd22 <_strtod_l+0x152>
 800cd9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cda0:	1c5a      	adds	r2, r3, #1
 800cda2:	9215      	str	r2, [sp, #84]	; 0x54
 800cda4:	785a      	ldrb	r2, [r3, #1]
 800cda6:	f1bb 0f00 	cmp.w	fp, #0
 800cdaa:	d037      	beq.n	800ce1c <_strtod_l+0x24c>
 800cdac:	9005      	str	r0, [sp, #20]
 800cdae:	465e      	mov	r6, fp
 800cdb0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800cdb4:	2b09      	cmp	r3, #9
 800cdb6:	d912      	bls.n	800cdde <_strtod_l+0x20e>
 800cdb8:	2301      	movs	r3, #1
 800cdba:	e7c4      	b.n	800cd46 <_strtod_l+0x176>
 800cdbc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cdbe:	1c5a      	adds	r2, r3, #1
 800cdc0:	9215      	str	r2, [sp, #84]	; 0x54
 800cdc2:	785a      	ldrb	r2, [r3, #1]
 800cdc4:	3001      	adds	r0, #1
 800cdc6:	2a30      	cmp	r2, #48	; 0x30
 800cdc8:	d0f8      	beq.n	800cdbc <_strtod_l+0x1ec>
 800cdca:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800cdce:	2b08      	cmp	r3, #8
 800cdd0:	f200 84c1 	bhi.w	800d756 <_strtod_l+0xb86>
 800cdd4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cdd6:	9005      	str	r0, [sp, #20]
 800cdd8:	2000      	movs	r0, #0
 800cdda:	930b      	str	r3, [sp, #44]	; 0x2c
 800cddc:	4606      	mov	r6, r0
 800cdde:	3a30      	subs	r2, #48	; 0x30
 800cde0:	f100 0301 	add.w	r3, r0, #1
 800cde4:	d014      	beq.n	800ce10 <_strtod_l+0x240>
 800cde6:	9905      	ldr	r1, [sp, #20]
 800cde8:	4419      	add	r1, r3
 800cdea:	9105      	str	r1, [sp, #20]
 800cdec:	4633      	mov	r3, r6
 800cdee:	eb00 0c06 	add.w	ip, r0, r6
 800cdf2:	210a      	movs	r1, #10
 800cdf4:	4563      	cmp	r3, ip
 800cdf6:	d113      	bne.n	800ce20 <_strtod_l+0x250>
 800cdf8:	1833      	adds	r3, r6, r0
 800cdfa:	2b08      	cmp	r3, #8
 800cdfc:	f106 0601 	add.w	r6, r6, #1
 800ce00:	4406      	add	r6, r0
 800ce02:	dc1a      	bgt.n	800ce3a <_strtod_l+0x26a>
 800ce04:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ce06:	230a      	movs	r3, #10
 800ce08:	fb03 2301 	mla	r3, r3, r1, r2
 800ce0c:	9309      	str	r3, [sp, #36]	; 0x24
 800ce0e:	2300      	movs	r3, #0
 800ce10:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ce12:	1c51      	adds	r1, r2, #1
 800ce14:	9115      	str	r1, [sp, #84]	; 0x54
 800ce16:	7852      	ldrb	r2, [r2, #1]
 800ce18:	4618      	mov	r0, r3
 800ce1a:	e7c9      	b.n	800cdb0 <_strtod_l+0x1e0>
 800ce1c:	4658      	mov	r0, fp
 800ce1e:	e7d2      	b.n	800cdc6 <_strtod_l+0x1f6>
 800ce20:	2b08      	cmp	r3, #8
 800ce22:	f103 0301 	add.w	r3, r3, #1
 800ce26:	dc03      	bgt.n	800ce30 <_strtod_l+0x260>
 800ce28:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ce2a:	434f      	muls	r7, r1
 800ce2c:	9709      	str	r7, [sp, #36]	; 0x24
 800ce2e:	e7e1      	b.n	800cdf4 <_strtod_l+0x224>
 800ce30:	2b10      	cmp	r3, #16
 800ce32:	bfd8      	it	le
 800ce34:	fb01 fa0a 	mulle.w	sl, r1, sl
 800ce38:	e7dc      	b.n	800cdf4 <_strtod_l+0x224>
 800ce3a:	2e10      	cmp	r6, #16
 800ce3c:	bfdc      	itt	le
 800ce3e:	230a      	movle	r3, #10
 800ce40:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800ce44:	e7e3      	b.n	800ce0e <_strtod_l+0x23e>
 800ce46:	2300      	movs	r3, #0
 800ce48:	9305      	str	r3, [sp, #20]
 800ce4a:	2301      	movs	r3, #1
 800ce4c:	e780      	b.n	800cd50 <_strtod_l+0x180>
 800ce4e:	f04f 0c00 	mov.w	ip, #0
 800ce52:	1caa      	adds	r2, r5, #2
 800ce54:	9215      	str	r2, [sp, #84]	; 0x54
 800ce56:	78aa      	ldrb	r2, [r5, #2]
 800ce58:	e788      	b.n	800cd6c <_strtod_l+0x19c>
 800ce5a:	f04f 0c01 	mov.w	ip, #1
 800ce5e:	e7f8      	b.n	800ce52 <_strtod_l+0x282>
 800ce60:	08010658 	.word	0x08010658
 800ce64:	08010648 	.word	0x08010648
 800ce68:	7ff00000 	.word	0x7ff00000
 800ce6c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ce6e:	1c51      	adds	r1, r2, #1
 800ce70:	9115      	str	r1, [sp, #84]	; 0x54
 800ce72:	7852      	ldrb	r2, [r2, #1]
 800ce74:	2a30      	cmp	r2, #48	; 0x30
 800ce76:	d0f9      	beq.n	800ce6c <_strtod_l+0x29c>
 800ce78:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ce7c:	2908      	cmp	r1, #8
 800ce7e:	f63f af7a 	bhi.w	800cd76 <_strtod_l+0x1a6>
 800ce82:	3a30      	subs	r2, #48	; 0x30
 800ce84:	9208      	str	r2, [sp, #32]
 800ce86:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ce88:	920c      	str	r2, [sp, #48]	; 0x30
 800ce8a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ce8c:	1c57      	adds	r7, r2, #1
 800ce8e:	9715      	str	r7, [sp, #84]	; 0x54
 800ce90:	7852      	ldrb	r2, [r2, #1]
 800ce92:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800ce96:	f1be 0f09 	cmp.w	lr, #9
 800ce9a:	d938      	bls.n	800cf0e <_strtod_l+0x33e>
 800ce9c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ce9e:	1a7f      	subs	r7, r7, r1
 800cea0:	2f08      	cmp	r7, #8
 800cea2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800cea6:	dc03      	bgt.n	800ceb0 <_strtod_l+0x2e0>
 800cea8:	9908      	ldr	r1, [sp, #32]
 800ceaa:	428f      	cmp	r7, r1
 800ceac:	bfa8      	it	ge
 800ceae:	460f      	movge	r7, r1
 800ceb0:	f1bc 0f00 	cmp.w	ip, #0
 800ceb4:	d000      	beq.n	800ceb8 <_strtod_l+0x2e8>
 800ceb6:	427f      	negs	r7, r7
 800ceb8:	2e00      	cmp	r6, #0
 800ceba:	d14f      	bne.n	800cf5c <_strtod_l+0x38c>
 800cebc:	9904      	ldr	r1, [sp, #16]
 800cebe:	4301      	orrs	r1, r0
 800cec0:	f47f aec1 	bne.w	800cc46 <_strtod_l+0x76>
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	f47f aedb 	bne.w	800cc80 <_strtod_l+0xb0>
 800ceca:	2a69      	cmp	r2, #105	; 0x69
 800cecc:	d029      	beq.n	800cf22 <_strtod_l+0x352>
 800cece:	dc26      	bgt.n	800cf1e <_strtod_l+0x34e>
 800ced0:	2a49      	cmp	r2, #73	; 0x49
 800ced2:	d026      	beq.n	800cf22 <_strtod_l+0x352>
 800ced4:	2a4e      	cmp	r2, #78	; 0x4e
 800ced6:	f47f aed3 	bne.w	800cc80 <_strtod_l+0xb0>
 800ceda:	499b      	ldr	r1, [pc, #620]	; (800d148 <_strtod_l+0x578>)
 800cedc:	a815      	add	r0, sp, #84	; 0x54
 800cede:	f001 f9c7 	bl	800e270 <__match>
 800cee2:	2800      	cmp	r0, #0
 800cee4:	f43f aecc 	beq.w	800cc80 <_strtod_l+0xb0>
 800cee8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ceea:	781b      	ldrb	r3, [r3, #0]
 800ceec:	2b28      	cmp	r3, #40	; 0x28
 800ceee:	d12f      	bne.n	800cf50 <_strtod_l+0x380>
 800cef0:	4996      	ldr	r1, [pc, #600]	; (800d14c <_strtod_l+0x57c>)
 800cef2:	aa18      	add	r2, sp, #96	; 0x60
 800cef4:	a815      	add	r0, sp, #84	; 0x54
 800cef6:	f001 f9cf 	bl	800e298 <__hexnan>
 800cefa:	2805      	cmp	r0, #5
 800cefc:	d128      	bne.n	800cf50 <_strtod_l+0x380>
 800cefe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cf00:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800cf04:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800cf08:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800cf0c:	e69b      	b.n	800cc46 <_strtod_l+0x76>
 800cf0e:	9f08      	ldr	r7, [sp, #32]
 800cf10:	210a      	movs	r1, #10
 800cf12:	fb01 2107 	mla	r1, r1, r7, r2
 800cf16:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800cf1a:	9208      	str	r2, [sp, #32]
 800cf1c:	e7b5      	b.n	800ce8a <_strtod_l+0x2ba>
 800cf1e:	2a6e      	cmp	r2, #110	; 0x6e
 800cf20:	e7d9      	b.n	800ced6 <_strtod_l+0x306>
 800cf22:	498b      	ldr	r1, [pc, #556]	; (800d150 <_strtod_l+0x580>)
 800cf24:	a815      	add	r0, sp, #84	; 0x54
 800cf26:	f001 f9a3 	bl	800e270 <__match>
 800cf2a:	2800      	cmp	r0, #0
 800cf2c:	f43f aea8 	beq.w	800cc80 <_strtod_l+0xb0>
 800cf30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cf32:	4988      	ldr	r1, [pc, #544]	; (800d154 <_strtod_l+0x584>)
 800cf34:	3b01      	subs	r3, #1
 800cf36:	a815      	add	r0, sp, #84	; 0x54
 800cf38:	9315      	str	r3, [sp, #84]	; 0x54
 800cf3a:	f001 f999 	bl	800e270 <__match>
 800cf3e:	b910      	cbnz	r0, 800cf46 <_strtod_l+0x376>
 800cf40:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cf42:	3301      	adds	r3, #1
 800cf44:	9315      	str	r3, [sp, #84]	; 0x54
 800cf46:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800d164 <_strtod_l+0x594>
 800cf4a:	f04f 0800 	mov.w	r8, #0
 800cf4e:	e67a      	b.n	800cc46 <_strtod_l+0x76>
 800cf50:	4881      	ldr	r0, [pc, #516]	; (800d158 <_strtod_l+0x588>)
 800cf52:	f000 fe91 	bl	800dc78 <nan>
 800cf56:	ec59 8b10 	vmov	r8, r9, d0
 800cf5a:	e674      	b.n	800cc46 <_strtod_l+0x76>
 800cf5c:	9b05      	ldr	r3, [sp, #20]
 800cf5e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf60:	1afb      	subs	r3, r7, r3
 800cf62:	f1bb 0f00 	cmp.w	fp, #0
 800cf66:	bf08      	it	eq
 800cf68:	46b3      	moveq	fp, r6
 800cf6a:	2e10      	cmp	r6, #16
 800cf6c:	9308      	str	r3, [sp, #32]
 800cf6e:	4635      	mov	r5, r6
 800cf70:	bfa8      	it	ge
 800cf72:	2510      	movge	r5, #16
 800cf74:	f7f3 fade 	bl	8000534 <__aeabi_ui2d>
 800cf78:	2e09      	cmp	r6, #9
 800cf7a:	4680      	mov	r8, r0
 800cf7c:	4689      	mov	r9, r1
 800cf7e:	dd13      	ble.n	800cfa8 <_strtod_l+0x3d8>
 800cf80:	4b76      	ldr	r3, [pc, #472]	; (800d15c <_strtod_l+0x58c>)
 800cf82:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800cf86:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800cf8a:	f7f3 fb4d 	bl	8000628 <__aeabi_dmul>
 800cf8e:	4680      	mov	r8, r0
 800cf90:	4650      	mov	r0, sl
 800cf92:	4689      	mov	r9, r1
 800cf94:	f7f3 face 	bl	8000534 <__aeabi_ui2d>
 800cf98:	4602      	mov	r2, r0
 800cf9a:	460b      	mov	r3, r1
 800cf9c:	4640      	mov	r0, r8
 800cf9e:	4649      	mov	r1, r9
 800cfa0:	f7f3 f98c 	bl	80002bc <__adddf3>
 800cfa4:	4680      	mov	r8, r0
 800cfa6:	4689      	mov	r9, r1
 800cfa8:	2e0f      	cmp	r6, #15
 800cfaa:	dc38      	bgt.n	800d01e <_strtod_l+0x44e>
 800cfac:	9b08      	ldr	r3, [sp, #32]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	f43f ae49 	beq.w	800cc46 <_strtod_l+0x76>
 800cfb4:	dd24      	ble.n	800d000 <_strtod_l+0x430>
 800cfb6:	2b16      	cmp	r3, #22
 800cfb8:	dc0b      	bgt.n	800cfd2 <_strtod_l+0x402>
 800cfba:	4968      	ldr	r1, [pc, #416]	; (800d15c <_strtod_l+0x58c>)
 800cfbc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cfc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfc4:	4642      	mov	r2, r8
 800cfc6:	464b      	mov	r3, r9
 800cfc8:	f7f3 fb2e 	bl	8000628 <__aeabi_dmul>
 800cfcc:	4680      	mov	r8, r0
 800cfce:	4689      	mov	r9, r1
 800cfd0:	e639      	b.n	800cc46 <_strtod_l+0x76>
 800cfd2:	9a08      	ldr	r2, [sp, #32]
 800cfd4:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800cfd8:	4293      	cmp	r3, r2
 800cfda:	db20      	blt.n	800d01e <_strtod_l+0x44e>
 800cfdc:	4c5f      	ldr	r4, [pc, #380]	; (800d15c <_strtod_l+0x58c>)
 800cfde:	f1c6 060f 	rsb	r6, r6, #15
 800cfe2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800cfe6:	4642      	mov	r2, r8
 800cfe8:	464b      	mov	r3, r9
 800cfea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfee:	f7f3 fb1b 	bl	8000628 <__aeabi_dmul>
 800cff2:	9b08      	ldr	r3, [sp, #32]
 800cff4:	1b9e      	subs	r6, r3, r6
 800cff6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800cffa:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cffe:	e7e3      	b.n	800cfc8 <_strtod_l+0x3f8>
 800d000:	9b08      	ldr	r3, [sp, #32]
 800d002:	3316      	adds	r3, #22
 800d004:	db0b      	blt.n	800d01e <_strtod_l+0x44e>
 800d006:	9b05      	ldr	r3, [sp, #20]
 800d008:	1bdf      	subs	r7, r3, r7
 800d00a:	4b54      	ldr	r3, [pc, #336]	; (800d15c <_strtod_l+0x58c>)
 800d00c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800d010:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d014:	4640      	mov	r0, r8
 800d016:	4649      	mov	r1, r9
 800d018:	f7f3 fc30 	bl	800087c <__aeabi_ddiv>
 800d01c:	e7d6      	b.n	800cfcc <_strtod_l+0x3fc>
 800d01e:	9b08      	ldr	r3, [sp, #32]
 800d020:	1b75      	subs	r5, r6, r5
 800d022:	441d      	add	r5, r3
 800d024:	2d00      	cmp	r5, #0
 800d026:	dd70      	ble.n	800d10a <_strtod_l+0x53a>
 800d028:	f015 030f 	ands.w	r3, r5, #15
 800d02c:	d00a      	beq.n	800d044 <_strtod_l+0x474>
 800d02e:	494b      	ldr	r1, [pc, #300]	; (800d15c <_strtod_l+0x58c>)
 800d030:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d034:	4642      	mov	r2, r8
 800d036:	464b      	mov	r3, r9
 800d038:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d03c:	f7f3 faf4 	bl	8000628 <__aeabi_dmul>
 800d040:	4680      	mov	r8, r0
 800d042:	4689      	mov	r9, r1
 800d044:	f035 050f 	bics.w	r5, r5, #15
 800d048:	d04d      	beq.n	800d0e6 <_strtod_l+0x516>
 800d04a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800d04e:	dd22      	ble.n	800d096 <_strtod_l+0x4c6>
 800d050:	2500      	movs	r5, #0
 800d052:	46ab      	mov	fp, r5
 800d054:	9509      	str	r5, [sp, #36]	; 0x24
 800d056:	9505      	str	r5, [sp, #20]
 800d058:	2322      	movs	r3, #34	; 0x22
 800d05a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800d164 <_strtod_l+0x594>
 800d05e:	6023      	str	r3, [r4, #0]
 800d060:	f04f 0800 	mov.w	r8, #0
 800d064:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d066:	2b00      	cmp	r3, #0
 800d068:	f43f aded 	beq.w	800cc46 <_strtod_l+0x76>
 800d06c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800d06e:	4620      	mov	r0, r4
 800d070:	f001 fa00 	bl	800e474 <_Bfree>
 800d074:	9905      	ldr	r1, [sp, #20]
 800d076:	4620      	mov	r0, r4
 800d078:	f001 f9fc 	bl	800e474 <_Bfree>
 800d07c:	4659      	mov	r1, fp
 800d07e:	4620      	mov	r0, r4
 800d080:	f001 f9f8 	bl	800e474 <_Bfree>
 800d084:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d086:	4620      	mov	r0, r4
 800d088:	f001 f9f4 	bl	800e474 <_Bfree>
 800d08c:	4629      	mov	r1, r5
 800d08e:	4620      	mov	r0, r4
 800d090:	f001 f9f0 	bl	800e474 <_Bfree>
 800d094:	e5d7      	b.n	800cc46 <_strtod_l+0x76>
 800d096:	4b32      	ldr	r3, [pc, #200]	; (800d160 <_strtod_l+0x590>)
 800d098:	9304      	str	r3, [sp, #16]
 800d09a:	2300      	movs	r3, #0
 800d09c:	112d      	asrs	r5, r5, #4
 800d09e:	4640      	mov	r0, r8
 800d0a0:	4649      	mov	r1, r9
 800d0a2:	469a      	mov	sl, r3
 800d0a4:	2d01      	cmp	r5, #1
 800d0a6:	dc21      	bgt.n	800d0ec <_strtod_l+0x51c>
 800d0a8:	b10b      	cbz	r3, 800d0ae <_strtod_l+0x4de>
 800d0aa:	4680      	mov	r8, r0
 800d0ac:	4689      	mov	r9, r1
 800d0ae:	492c      	ldr	r1, [pc, #176]	; (800d160 <_strtod_l+0x590>)
 800d0b0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800d0b4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800d0b8:	4642      	mov	r2, r8
 800d0ba:	464b      	mov	r3, r9
 800d0bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d0c0:	f7f3 fab2 	bl	8000628 <__aeabi_dmul>
 800d0c4:	4b27      	ldr	r3, [pc, #156]	; (800d164 <_strtod_l+0x594>)
 800d0c6:	460a      	mov	r2, r1
 800d0c8:	400b      	ands	r3, r1
 800d0ca:	4927      	ldr	r1, [pc, #156]	; (800d168 <_strtod_l+0x598>)
 800d0cc:	428b      	cmp	r3, r1
 800d0ce:	4680      	mov	r8, r0
 800d0d0:	d8be      	bhi.n	800d050 <_strtod_l+0x480>
 800d0d2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800d0d6:	428b      	cmp	r3, r1
 800d0d8:	bf86      	itte	hi
 800d0da:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800d16c <_strtod_l+0x59c>
 800d0de:	f04f 38ff 	movhi.w	r8, #4294967295
 800d0e2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	9304      	str	r3, [sp, #16]
 800d0ea:	e07b      	b.n	800d1e4 <_strtod_l+0x614>
 800d0ec:	07ea      	lsls	r2, r5, #31
 800d0ee:	d505      	bpl.n	800d0fc <_strtod_l+0x52c>
 800d0f0:	9b04      	ldr	r3, [sp, #16]
 800d0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0f6:	f7f3 fa97 	bl	8000628 <__aeabi_dmul>
 800d0fa:	2301      	movs	r3, #1
 800d0fc:	9a04      	ldr	r2, [sp, #16]
 800d0fe:	3208      	adds	r2, #8
 800d100:	f10a 0a01 	add.w	sl, sl, #1
 800d104:	106d      	asrs	r5, r5, #1
 800d106:	9204      	str	r2, [sp, #16]
 800d108:	e7cc      	b.n	800d0a4 <_strtod_l+0x4d4>
 800d10a:	d0ec      	beq.n	800d0e6 <_strtod_l+0x516>
 800d10c:	426d      	negs	r5, r5
 800d10e:	f015 020f 	ands.w	r2, r5, #15
 800d112:	d00a      	beq.n	800d12a <_strtod_l+0x55a>
 800d114:	4b11      	ldr	r3, [pc, #68]	; (800d15c <_strtod_l+0x58c>)
 800d116:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d11a:	4640      	mov	r0, r8
 800d11c:	4649      	mov	r1, r9
 800d11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d122:	f7f3 fbab 	bl	800087c <__aeabi_ddiv>
 800d126:	4680      	mov	r8, r0
 800d128:	4689      	mov	r9, r1
 800d12a:	112d      	asrs	r5, r5, #4
 800d12c:	d0db      	beq.n	800d0e6 <_strtod_l+0x516>
 800d12e:	2d1f      	cmp	r5, #31
 800d130:	dd1e      	ble.n	800d170 <_strtod_l+0x5a0>
 800d132:	2500      	movs	r5, #0
 800d134:	46ab      	mov	fp, r5
 800d136:	9509      	str	r5, [sp, #36]	; 0x24
 800d138:	9505      	str	r5, [sp, #20]
 800d13a:	2322      	movs	r3, #34	; 0x22
 800d13c:	f04f 0800 	mov.w	r8, #0
 800d140:	f04f 0900 	mov.w	r9, #0
 800d144:	6023      	str	r3, [r4, #0]
 800d146:	e78d      	b.n	800d064 <_strtod_l+0x494>
 800d148:	08010653 	.word	0x08010653
 800d14c:	0801066c 	.word	0x0801066c
 800d150:	0801064a 	.word	0x0801064a
 800d154:	0801064d 	.word	0x0801064d
 800d158:	08010a1d 	.word	0x08010a1d
 800d15c:	080108c0 	.word	0x080108c0
 800d160:	08010898 	.word	0x08010898
 800d164:	7ff00000 	.word	0x7ff00000
 800d168:	7ca00000 	.word	0x7ca00000
 800d16c:	7fefffff 	.word	0x7fefffff
 800d170:	f015 0310 	ands.w	r3, r5, #16
 800d174:	bf18      	it	ne
 800d176:	236a      	movne	r3, #106	; 0x6a
 800d178:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800d51c <_strtod_l+0x94c>
 800d17c:	9304      	str	r3, [sp, #16]
 800d17e:	4640      	mov	r0, r8
 800d180:	4649      	mov	r1, r9
 800d182:	2300      	movs	r3, #0
 800d184:	07ea      	lsls	r2, r5, #31
 800d186:	d504      	bpl.n	800d192 <_strtod_l+0x5c2>
 800d188:	e9da 2300 	ldrd	r2, r3, [sl]
 800d18c:	f7f3 fa4c 	bl	8000628 <__aeabi_dmul>
 800d190:	2301      	movs	r3, #1
 800d192:	106d      	asrs	r5, r5, #1
 800d194:	f10a 0a08 	add.w	sl, sl, #8
 800d198:	d1f4      	bne.n	800d184 <_strtod_l+0x5b4>
 800d19a:	b10b      	cbz	r3, 800d1a0 <_strtod_l+0x5d0>
 800d19c:	4680      	mov	r8, r0
 800d19e:	4689      	mov	r9, r1
 800d1a0:	9b04      	ldr	r3, [sp, #16]
 800d1a2:	b1bb      	cbz	r3, 800d1d4 <_strtod_l+0x604>
 800d1a4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800d1a8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	4649      	mov	r1, r9
 800d1b0:	dd10      	ble.n	800d1d4 <_strtod_l+0x604>
 800d1b2:	2b1f      	cmp	r3, #31
 800d1b4:	f340 811e 	ble.w	800d3f4 <_strtod_l+0x824>
 800d1b8:	2b34      	cmp	r3, #52	; 0x34
 800d1ba:	bfde      	ittt	le
 800d1bc:	f04f 33ff 	movle.w	r3, #4294967295
 800d1c0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800d1c4:	4093      	lslle	r3, r2
 800d1c6:	f04f 0800 	mov.w	r8, #0
 800d1ca:	bfcc      	ite	gt
 800d1cc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800d1d0:	ea03 0901 	andle.w	r9, r3, r1
 800d1d4:	2200      	movs	r2, #0
 800d1d6:	2300      	movs	r3, #0
 800d1d8:	4640      	mov	r0, r8
 800d1da:	4649      	mov	r1, r9
 800d1dc:	f7f3 fc8c 	bl	8000af8 <__aeabi_dcmpeq>
 800d1e0:	2800      	cmp	r0, #0
 800d1e2:	d1a6      	bne.n	800d132 <_strtod_l+0x562>
 800d1e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1e6:	9300      	str	r3, [sp, #0]
 800d1e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d1ea:	4633      	mov	r3, r6
 800d1ec:	465a      	mov	r2, fp
 800d1ee:	4620      	mov	r0, r4
 800d1f0:	f001 f9a8 	bl	800e544 <__s2b>
 800d1f4:	9009      	str	r0, [sp, #36]	; 0x24
 800d1f6:	2800      	cmp	r0, #0
 800d1f8:	f43f af2a 	beq.w	800d050 <_strtod_l+0x480>
 800d1fc:	9a08      	ldr	r2, [sp, #32]
 800d1fe:	9b05      	ldr	r3, [sp, #20]
 800d200:	2a00      	cmp	r2, #0
 800d202:	eba3 0307 	sub.w	r3, r3, r7
 800d206:	bfa8      	it	ge
 800d208:	2300      	movge	r3, #0
 800d20a:	930c      	str	r3, [sp, #48]	; 0x30
 800d20c:	2500      	movs	r5, #0
 800d20e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d212:	9312      	str	r3, [sp, #72]	; 0x48
 800d214:	46ab      	mov	fp, r5
 800d216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d218:	4620      	mov	r0, r4
 800d21a:	6859      	ldr	r1, [r3, #4]
 800d21c:	f001 f8ea 	bl	800e3f4 <_Balloc>
 800d220:	9005      	str	r0, [sp, #20]
 800d222:	2800      	cmp	r0, #0
 800d224:	f43f af18 	beq.w	800d058 <_strtod_l+0x488>
 800d228:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d22a:	691a      	ldr	r2, [r3, #16]
 800d22c:	3202      	adds	r2, #2
 800d22e:	f103 010c 	add.w	r1, r3, #12
 800d232:	0092      	lsls	r2, r2, #2
 800d234:	300c      	adds	r0, #12
 800d236:	f000 fd0e 	bl	800dc56 <memcpy>
 800d23a:	ec49 8b10 	vmov	d0, r8, r9
 800d23e:	aa18      	add	r2, sp, #96	; 0x60
 800d240:	a917      	add	r1, sp, #92	; 0x5c
 800d242:	4620      	mov	r0, r4
 800d244:	f001 fcb2 	bl	800ebac <__d2b>
 800d248:	ec49 8b18 	vmov	d8, r8, r9
 800d24c:	9016      	str	r0, [sp, #88]	; 0x58
 800d24e:	2800      	cmp	r0, #0
 800d250:	f43f af02 	beq.w	800d058 <_strtod_l+0x488>
 800d254:	2101      	movs	r1, #1
 800d256:	4620      	mov	r0, r4
 800d258:	f001 fa0c 	bl	800e674 <__i2b>
 800d25c:	4683      	mov	fp, r0
 800d25e:	2800      	cmp	r0, #0
 800d260:	f43f aefa 	beq.w	800d058 <_strtod_l+0x488>
 800d264:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800d266:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d268:	2e00      	cmp	r6, #0
 800d26a:	bfab      	itete	ge
 800d26c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800d26e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800d270:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800d272:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800d276:	bfac      	ite	ge
 800d278:	eb06 0a03 	addge.w	sl, r6, r3
 800d27c:	1b9f      	sublt	r7, r3, r6
 800d27e:	9b04      	ldr	r3, [sp, #16]
 800d280:	1af6      	subs	r6, r6, r3
 800d282:	4416      	add	r6, r2
 800d284:	4ba0      	ldr	r3, [pc, #640]	; (800d508 <_strtod_l+0x938>)
 800d286:	3e01      	subs	r6, #1
 800d288:	429e      	cmp	r6, r3
 800d28a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d28e:	f280 80c4 	bge.w	800d41a <_strtod_l+0x84a>
 800d292:	1b9b      	subs	r3, r3, r6
 800d294:	2b1f      	cmp	r3, #31
 800d296:	eba2 0203 	sub.w	r2, r2, r3
 800d29a:	f04f 0101 	mov.w	r1, #1
 800d29e:	f300 80b0 	bgt.w	800d402 <_strtod_l+0x832>
 800d2a2:	fa01 f303 	lsl.w	r3, r1, r3
 800d2a6:	930e      	str	r3, [sp, #56]	; 0x38
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	930d      	str	r3, [sp, #52]	; 0x34
 800d2ac:	eb0a 0602 	add.w	r6, sl, r2
 800d2b0:	9b04      	ldr	r3, [sp, #16]
 800d2b2:	45b2      	cmp	sl, r6
 800d2b4:	4417      	add	r7, r2
 800d2b6:	441f      	add	r7, r3
 800d2b8:	4653      	mov	r3, sl
 800d2ba:	bfa8      	it	ge
 800d2bc:	4633      	movge	r3, r6
 800d2be:	42bb      	cmp	r3, r7
 800d2c0:	bfa8      	it	ge
 800d2c2:	463b      	movge	r3, r7
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	bfc2      	ittt	gt
 800d2c8:	1af6      	subgt	r6, r6, r3
 800d2ca:	1aff      	subgt	r7, r7, r3
 800d2cc:	ebaa 0a03 	subgt.w	sl, sl, r3
 800d2d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	dd17      	ble.n	800d306 <_strtod_l+0x736>
 800d2d6:	4659      	mov	r1, fp
 800d2d8:	461a      	mov	r2, r3
 800d2da:	4620      	mov	r0, r4
 800d2dc:	f001 fa8a 	bl	800e7f4 <__pow5mult>
 800d2e0:	4683      	mov	fp, r0
 800d2e2:	2800      	cmp	r0, #0
 800d2e4:	f43f aeb8 	beq.w	800d058 <_strtod_l+0x488>
 800d2e8:	4601      	mov	r1, r0
 800d2ea:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d2ec:	4620      	mov	r0, r4
 800d2ee:	f001 f9d7 	bl	800e6a0 <__multiply>
 800d2f2:	900b      	str	r0, [sp, #44]	; 0x2c
 800d2f4:	2800      	cmp	r0, #0
 800d2f6:	f43f aeaf 	beq.w	800d058 <_strtod_l+0x488>
 800d2fa:	9916      	ldr	r1, [sp, #88]	; 0x58
 800d2fc:	4620      	mov	r0, r4
 800d2fe:	f001 f8b9 	bl	800e474 <_Bfree>
 800d302:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d304:	9316      	str	r3, [sp, #88]	; 0x58
 800d306:	2e00      	cmp	r6, #0
 800d308:	f300 808c 	bgt.w	800d424 <_strtod_l+0x854>
 800d30c:	9b08      	ldr	r3, [sp, #32]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	dd08      	ble.n	800d324 <_strtod_l+0x754>
 800d312:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d314:	9905      	ldr	r1, [sp, #20]
 800d316:	4620      	mov	r0, r4
 800d318:	f001 fa6c 	bl	800e7f4 <__pow5mult>
 800d31c:	9005      	str	r0, [sp, #20]
 800d31e:	2800      	cmp	r0, #0
 800d320:	f43f ae9a 	beq.w	800d058 <_strtod_l+0x488>
 800d324:	2f00      	cmp	r7, #0
 800d326:	dd08      	ble.n	800d33a <_strtod_l+0x76a>
 800d328:	9905      	ldr	r1, [sp, #20]
 800d32a:	463a      	mov	r2, r7
 800d32c:	4620      	mov	r0, r4
 800d32e:	f001 fabb 	bl	800e8a8 <__lshift>
 800d332:	9005      	str	r0, [sp, #20]
 800d334:	2800      	cmp	r0, #0
 800d336:	f43f ae8f 	beq.w	800d058 <_strtod_l+0x488>
 800d33a:	f1ba 0f00 	cmp.w	sl, #0
 800d33e:	dd08      	ble.n	800d352 <_strtod_l+0x782>
 800d340:	4659      	mov	r1, fp
 800d342:	4652      	mov	r2, sl
 800d344:	4620      	mov	r0, r4
 800d346:	f001 faaf 	bl	800e8a8 <__lshift>
 800d34a:	4683      	mov	fp, r0
 800d34c:	2800      	cmp	r0, #0
 800d34e:	f43f ae83 	beq.w	800d058 <_strtod_l+0x488>
 800d352:	9a05      	ldr	r2, [sp, #20]
 800d354:	9916      	ldr	r1, [sp, #88]	; 0x58
 800d356:	4620      	mov	r0, r4
 800d358:	f001 fb2e 	bl	800e9b8 <__mdiff>
 800d35c:	4605      	mov	r5, r0
 800d35e:	2800      	cmp	r0, #0
 800d360:	f43f ae7a 	beq.w	800d058 <_strtod_l+0x488>
 800d364:	68c3      	ldr	r3, [r0, #12]
 800d366:	930b      	str	r3, [sp, #44]	; 0x2c
 800d368:	2300      	movs	r3, #0
 800d36a:	60c3      	str	r3, [r0, #12]
 800d36c:	4659      	mov	r1, fp
 800d36e:	f001 fb07 	bl	800e980 <__mcmp>
 800d372:	2800      	cmp	r0, #0
 800d374:	da60      	bge.n	800d438 <_strtod_l+0x868>
 800d376:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d378:	ea53 0308 	orrs.w	r3, r3, r8
 800d37c:	f040 8084 	bne.w	800d488 <_strtod_l+0x8b8>
 800d380:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d384:	2b00      	cmp	r3, #0
 800d386:	d17f      	bne.n	800d488 <_strtod_l+0x8b8>
 800d388:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d38c:	0d1b      	lsrs	r3, r3, #20
 800d38e:	051b      	lsls	r3, r3, #20
 800d390:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d394:	d978      	bls.n	800d488 <_strtod_l+0x8b8>
 800d396:	696b      	ldr	r3, [r5, #20]
 800d398:	b913      	cbnz	r3, 800d3a0 <_strtod_l+0x7d0>
 800d39a:	692b      	ldr	r3, [r5, #16]
 800d39c:	2b01      	cmp	r3, #1
 800d39e:	dd73      	ble.n	800d488 <_strtod_l+0x8b8>
 800d3a0:	4629      	mov	r1, r5
 800d3a2:	2201      	movs	r2, #1
 800d3a4:	4620      	mov	r0, r4
 800d3a6:	f001 fa7f 	bl	800e8a8 <__lshift>
 800d3aa:	4659      	mov	r1, fp
 800d3ac:	4605      	mov	r5, r0
 800d3ae:	f001 fae7 	bl	800e980 <__mcmp>
 800d3b2:	2800      	cmp	r0, #0
 800d3b4:	dd68      	ble.n	800d488 <_strtod_l+0x8b8>
 800d3b6:	9904      	ldr	r1, [sp, #16]
 800d3b8:	4a54      	ldr	r2, [pc, #336]	; (800d50c <_strtod_l+0x93c>)
 800d3ba:	464b      	mov	r3, r9
 800d3bc:	2900      	cmp	r1, #0
 800d3be:	f000 8084 	beq.w	800d4ca <_strtod_l+0x8fa>
 800d3c2:	ea02 0109 	and.w	r1, r2, r9
 800d3c6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d3ca:	dc7e      	bgt.n	800d4ca <_strtod_l+0x8fa>
 800d3cc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d3d0:	f77f aeb3 	ble.w	800d13a <_strtod_l+0x56a>
 800d3d4:	4b4e      	ldr	r3, [pc, #312]	; (800d510 <_strtod_l+0x940>)
 800d3d6:	4640      	mov	r0, r8
 800d3d8:	4649      	mov	r1, r9
 800d3da:	2200      	movs	r2, #0
 800d3dc:	f7f3 f924 	bl	8000628 <__aeabi_dmul>
 800d3e0:	4b4a      	ldr	r3, [pc, #296]	; (800d50c <_strtod_l+0x93c>)
 800d3e2:	400b      	ands	r3, r1
 800d3e4:	4680      	mov	r8, r0
 800d3e6:	4689      	mov	r9, r1
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	f47f ae3f 	bne.w	800d06c <_strtod_l+0x49c>
 800d3ee:	2322      	movs	r3, #34	; 0x22
 800d3f0:	6023      	str	r3, [r4, #0]
 800d3f2:	e63b      	b.n	800d06c <_strtod_l+0x49c>
 800d3f4:	f04f 32ff 	mov.w	r2, #4294967295
 800d3f8:	fa02 f303 	lsl.w	r3, r2, r3
 800d3fc:	ea03 0808 	and.w	r8, r3, r8
 800d400:	e6e8      	b.n	800d1d4 <_strtod_l+0x604>
 800d402:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800d406:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800d40a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800d40e:	36e2      	adds	r6, #226	; 0xe2
 800d410:	fa01 f306 	lsl.w	r3, r1, r6
 800d414:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800d418:	e748      	b.n	800d2ac <_strtod_l+0x6dc>
 800d41a:	2100      	movs	r1, #0
 800d41c:	2301      	movs	r3, #1
 800d41e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800d422:	e743      	b.n	800d2ac <_strtod_l+0x6dc>
 800d424:	9916      	ldr	r1, [sp, #88]	; 0x58
 800d426:	4632      	mov	r2, r6
 800d428:	4620      	mov	r0, r4
 800d42a:	f001 fa3d 	bl	800e8a8 <__lshift>
 800d42e:	9016      	str	r0, [sp, #88]	; 0x58
 800d430:	2800      	cmp	r0, #0
 800d432:	f47f af6b 	bne.w	800d30c <_strtod_l+0x73c>
 800d436:	e60f      	b.n	800d058 <_strtod_l+0x488>
 800d438:	46ca      	mov	sl, r9
 800d43a:	d171      	bne.n	800d520 <_strtod_l+0x950>
 800d43c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d43e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d442:	b352      	cbz	r2, 800d49a <_strtod_l+0x8ca>
 800d444:	4a33      	ldr	r2, [pc, #204]	; (800d514 <_strtod_l+0x944>)
 800d446:	4293      	cmp	r3, r2
 800d448:	d12a      	bne.n	800d4a0 <_strtod_l+0x8d0>
 800d44a:	9b04      	ldr	r3, [sp, #16]
 800d44c:	4641      	mov	r1, r8
 800d44e:	b1fb      	cbz	r3, 800d490 <_strtod_l+0x8c0>
 800d450:	4b2e      	ldr	r3, [pc, #184]	; (800d50c <_strtod_l+0x93c>)
 800d452:	ea09 0303 	and.w	r3, r9, r3
 800d456:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d45a:	f04f 32ff 	mov.w	r2, #4294967295
 800d45e:	d81a      	bhi.n	800d496 <_strtod_l+0x8c6>
 800d460:	0d1b      	lsrs	r3, r3, #20
 800d462:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d466:	fa02 f303 	lsl.w	r3, r2, r3
 800d46a:	4299      	cmp	r1, r3
 800d46c:	d118      	bne.n	800d4a0 <_strtod_l+0x8d0>
 800d46e:	4b2a      	ldr	r3, [pc, #168]	; (800d518 <_strtod_l+0x948>)
 800d470:	459a      	cmp	sl, r3
 800d472:	d102      	bne.n	800d47a <_strtod_l+0x8aa>
 800d474:	3101      	adds	r1, #1
 800d476:	f43f adef 	beq.w	800d058 <_strtod_l+0x488>
 800d47a:	4b24      	ldr	r3, [pc, #144]	; (800d50c <_strtod_l+0x93c>)
 800d47c:	ea0a 0303 	and.w	r3, sl, r3
 800d480:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800d484:	f04f 0800 	mov.w	r8, #0
 800d488:	9b04      	ldr	r3, [sp, #16]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d1a2      	bne.n	800d3d4 <_strtod_l+0x804>
 800d48e:	e5ed      	b.n	800d06c <_strtod_l+0x49c>
 800d490:	f04f 33ff 	mov.w	r3, #4294967295
 800d494:	e7e9      	b.n	800d46a <_strtod_l+0x89a>
 800d496:	4613      	mov	r3, r2
 800d498:	e7e7      	b.n	800d46a <_strtod_l+0x89a>
 800d49a:	ea53 0308 	orrs.w	r3, r3, r8
 800d49e:	d08a      	beq.n	800d3b6 <_strtod_l+0x7e6>
 800d4a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d4a2:	b1e3      	cbz	r3, 800d4de <_strtod_l+0x90e>
 800d4a4:	ea13 0f0a 	tst.w	r3, sl
 800d4a8:	d0ee      	beq.n	800d488 <_strtod_l+0x8b8>
 800d4aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d4ac:	9a04      	ldr	r2, [sp, #16]
 800d4ae:	4640      	mov	r0, r8
 800d4b0:	4649      	mov	r1, r9
 800d4b2:	b1c3      	cbz	r3, 800d4e6 <_strtod_l+0x916>
 800d4b4:	f7ff fb6d 	bl	800cb92 <sulp>
 800d4b8:	4602      	mov	r2, r0
 800d4ba:	460b      	mov	r3, r1
 800d4bc:	ec51 0b18 	vmov	r0, r1, d8
 800d4c0:	f7f2 fefc 	bl	80002bc <__adddf3>
 800d4c4:	4680      	mov	r8, r0
 800d4c6:	4689      	mov	r9, r1
 800d4c8:	e7de      	b.n	800d488 <_strtod_l+0x8b8>
 800d4ca:	4013      	ands	r3, r2
 800d4cc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d4d0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800d4d4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800d4d8:	f04f 38ff 	mov.w	r8, #4294967295
 800d4dc:	e7d4      	b.n	800d488 <_strtod_l+0x8b8>
 800d4de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d4e0:	ea13 0f08 	tst.w	r3, r8
 800d4e4:	e7e0      	b.n	800d4a8 <_strtod_l+0x8d8>
 800d4e6:	f7ff fb54 	bl	800cb92 <sulp>
 800d4ea:	4602      	mov	r2, r0
 800d4ec:	460b      	mov	r3, r1
 800d4ee:	ec51 0b18 	vmov	r0, r1, d8
 800d4f2:	f7f2 fee1 	bl	80002b8 <__aeabi_dsub>
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	4680      	mov	r8, r0
 800d4fc:	4689      	mov	r9, r1
 800d4fe:	f7f3 fafb 	bl	8000af8 <__aeabi_dcmpeq>
 800d502:	2800      	cmp	r0, #0
 800d504:	d0c0      	beq.n	800d488 <_strtod_l+0x8b8>
 800d506:	e618      	b.n	800d13a <_strtod_l+0x56a>
 800d508:	fffffc02 	.word	0xfffffc02
 800d50c:	7ff00000 	.word	0x7ff00000
 800d510:	39500000 	.word	0x39500000
 800d514:	000fffff 	.word	0x000fffff
 800d518:	7fefffff 	.word	0x7fefffff
 800d51c:	08010680 	.word	0x08010680
 800d520:	4659      	mov	r1, fp
 800d522:	4628      	mov	r0, r5
 800d524:	f001 fb9c 	bl	800ec60 <__ratio>
 800d528:	ec57 6b10 	vmov	r6, r7, d0
 800d52c:	ee10 0a10 	vmov	r0, s0
 800d530:	2200      	movs	r2, #0
 800d532:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d536:	4639      	mov	r1, r7
 800d538:	f7f3 faf2 	bl	8000b20 <__aeabi_dcmple>
 800d53c:	2800      	cmp	r0, #0
 800d53e:	d071      	beq.n	800d624 <_strtod_l+0xa54>
 800d540:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d542:	2b00      	cmp	r3, #0
 800d544:	d17c      	bne.n	800d640 <_strtod_l+0xa70>
 800d546:	f1b8 0f00 	cmp.w	r8, #0
 800d54a:	d15a      	bne.n	800d602 <_strtod_l+0xa32>
 800d54c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d550:	2b00      	cmp	r3, #0
 800d552:	d15d      	bne.n	800d610 <_strtod_l+0xa40>
 800d554:	4b90      	ldr	r3, [pc, #576]	; (800d798 <_strtod_l+0xbc8>)
 800d556:	2200      	movs	r2, #0
 800d558:	4630      	mov	r0, r6
 800d55a:	4639      	mov	r1, r7
 800d55c:	f7f3 fad6 	bl	8000b0c <__aeabi_dcmplt>
 800d560:	2800      	cmp	r0, #0
 800d562:	d15c      	bne.n	800d61e <_strtod_l+0xa4e>
 800d564:	4630      	mov	r0, r6
 800d566:	4639      	mov	r1, r7
 800d568:	4b8c      	ldr	r3, [pc, #560]	; (800d79c <_strtod_l+0xbcc>)
 800d56a:	2200      	movs	r2, #0
 800d56c:	f7f3 f85c 	bl	8000628 <__aeabi_dmul>
 800d570:	4606      	mov	r6, r0
 800d572:	460f      	mov	r7, r1
 800d574:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800d578:	9606      	str	r6, [sp, #24]
 800d57a:	9307      	str	r3, [sp, #28]
 800d57c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d580:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800d584:	4b86      	ldr	r3, [pc, #536]	; (800d7a0 <_strtod_l+0xbd0>)
 800d586:	ea0a 0303 	and.w	r3, sl, r3
 800d58a:	930d      	str	r3, [sp, #52]	; 0x34
 800d58c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d58e:	4b85      	ldr	r3, [pc, #532]	; (800d7a4 <_strtod_l+0xbd4>)
 800d590:	429a      	cmp	r2, r3
 800d592:	f040 8090 	bne.w	800d6b6 <_strtod_l+0xae6>
 800d596:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800d59a:	ec49 8b10 	vmov	d0, r8, r9
 800d59e:	f001 fa95 	bl	800eacc <__ulp>
 800d5a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d5a6:	ec51 0b10 	vmov	r0, r1, d0
 800d5aa:	f7f3 f83d 	bl	8000628 <__aeabi_dmul>
 800d5ae:	4642      	mov	r2, r8
 800d5b0:	464b      	mov	r3, r9
 800d5b2:	f7f2 fe83 	bl	80002bc <__adddf3>
 800d5b6:	460b      	mov	r3, r1
 800d5b8:	4979      	ldr	r1, [pc, #484]	; (800d7a0 <_strtod_l+0xbd0>)
 800d5ba:	4a7b      	ldr	r2, [pc, #492]	; (800d7a8 <_strtod_l+0xbd8>)
 800d5bc:	4019      	ands	r1, r3
 800d5be:	4291      	cmp	r1, r2
 800d5c0:	4680      	mov	r8, r0
 800d5c2:	d944      	bls.n	800d64e <_strtod_l+0xa7e>
 800d5c4:	ee18 2a90 	vmov	r2, s17
 800d5c8:	4b78      	ldr	r3, [pc, #480]	; (800d7ac <_strtod_l+0xbdc>)
 800d5ca:	429a      	cmp	r2, r3
 800d5cc:	d104      	bne.n	800d5d8 <_strtod_l+0xa08>
 800d5ce:	ee18 3a10 	vmov	r3, s16
 800d5d2:	3301      	adds	r3, #1
 800d5d4:	f43f ad40 	beq.w	800d058 <_strtod_l+0x488>
 800d5d8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800d7ac <_strtod_l+0xbdc>
 800d5dc:	f04f 38ff 	mov.w	r8, #4294967295
 800d5e0:	9916      	ldr	r1, [sp, #88]	; 0x58
 800d5e2:	4620      	mov	r0, r4
 800d5e4:	f000 ff46 	bl	800e474 <_Bfree>
 800d5e8:	9905      	ldr	r1, [sp, #20]
 800d5ea:	4620      	mov	r0, r4
 800d5ec:	f000 ff42 	bl	800e474 <_Bfree>
 800d5f0:	4659      	mov	r1, fp
 800d5f2:	4620      	mov	r0, r4
 800d5f4:	f000 ff3e 	bl	800e474 <_Bfree>
 800d5f8:	4629      	mov	r1, r5
 800d5fa:	4620      	mov	r0, r4
 800d5fc:	f000 ff3a 	bl	800e474 <_Bfree>
 800d600:	e609      	b.n	800d216 <_strtod_l+0x646>
 800d602:	f1b8 0f01 	cmp.w	r8, #1
 800d606:	d103      	bne.n	800d610 <_strtod_l+0xa40>
 800d608:	f1b9 0f00 	cmp.w	r9, #0
 800d60c:	f43f ad95 	beq.w	800d13a <_strtod_l+0x56a>
 800d610:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800d768 <_strtod_l+0xb98>
 800d614:	4f60      	ldr	r7, [pc, #384]	; (800d798 <_strtod_l+0xbc8>)
 800d616:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d61a:	2600      	movs	r6, #0
 800d61c:	e7ae      	b.n	800d57c <_strtod_l+0x9ac>
 800d61e:	4f5f      	ldr	r7, [pc, #380]	; (800d79c <_strtod_l+0xbcc>)
 800d620:	2600      	movs	r6, #0
 800d622:	e7a7      	b.n	800d574 <_strtod_l+0x9a4>
 800d624:	4b5d      	ldr	r3, [pc, #372]	; (800d79c <_strtod_l+0xbcc>)
 800d626:	4630      	mov	r0, r6
 800d628:	4639      	mov	r1, r7
 800d62a:	2200      	movs	r2, #0
 800d62c:	f7f2 fffc 	bl	8000628 <__aeabi_dmul>
 800d630:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d632:	4606      	mov	r6, r0
 800d634:	460f      	mov	r7, r1
 800d636:	2b00      	cmp	r3, #0
 800d638:	d09c      	beq.n	800d574 <_strtod_l+0x9a4>
 800d63a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d63e:	e79d      	b.n	800d57c <_strtod_l+0x9ac>
 800d640:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800d770 <_strtod_l+0xba0>
 800d644:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d648:	ec57 6b17 	vmov	r6, r7, d7
 800d64c:	e796      	b.n	800d57c <_strtod_l+0x9ac>
 800d64e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800d652:	9b04      	ldr	r3, [sp, #16]
 800d654:	46ca      	mov	sl, r9
 800d656:	2b00      	cmp	r3, #0
 800d658:	d1c2      	bne.n	800d5e0 <_strtod_l+0xa10>
 800d65a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d65e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d660:	0d1b      	lsrs	r3, r3, #20
 800d662:	051b      	lsls	r3, r3, #20
 800d664:	429a      	cmp	r2, r3
 800d666:	d1bb      	bne.n	800d5e0 <_strtod_l+0xa10>
 800d668:	4630      	mov	r0, r6
 800d66a:	4639      	mov	r1, r7
 800d66c:	f7f3 fb3c 	bl	8000ce8 <__aeabi_d2lz>
 800d670:	f7f2 ffac 	bl	80005cc <__aeabi_l2d>
 800d674:	4602      	mov	r2, r0
 800d676:	460b      	mov	r3, r1
 800d678:	4630      	mov	r0, r6
 800d67a:	4639      	mov	r1, r7
 800d67c:	f7f2 fe1c 	bl	80002b8 <__aeabi_dsub>
 800d680:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d682:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d686:	ea43 0308 	orr.w	r3, r3, r8
 800d68a:	4313      	orrs	r3, r2
 800d68c:	4606      	mov	r6, r0
 800d68e:	460f      	mov	r7, r1
 800d690:	d054      	beq.n	800d73c <_strtod_l+0xb6c>
 800d692:	a339      	add	r3, pc, #228	; (adr r3, 800d778 <_strtod_l+0xba8>)
 800d694:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d698:	f7f3 fa38 	bl	8000b0c <__aeabi_dcmplt>
 800d69c:	2800      	cmp	r0, #0
 800d69e:	f47f ace5 	bne.w	800d06c <_strtod_l+0x49c>
 800d6a2:	a337      	add	r3, pc, #220	; (adr r3, 800d780 <_strtod_l+0xbb0>)
 800d6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6a8:	4630      	mov	r0, r6
 800d6aa:	4639      	mov	r1, r7
 800d6ac:	f7f3 fa4c 	bl	8000b48 <__aeabi_dcmpgt>
 800d6b0:	2800      	cmp	r0, #0
 800d6b2:	d095      	beq.n	800d5e0 <_strtod_l+0xa10>
 800d6b4:	e4da      	b.n	800d06c <_strtod_l+0x49c>
 800d6b6:	9b04      	ldr	r3, [sp, #16]
 800d6b8:	b333      	cbz	r3, 800d708 <_strtod_l+0xb38>
 800d6ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d6bc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d6c0:	d822      	bhi.n	800d708 <_strtod_l+0xb38>
 800d6c2:	a331      	add	r3, pc, #196	; (adr r3, 800d788 <_strtod_l+0xbb8>)
 800d6c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6c8:	4630      	mov	r0, r6
 800d6ca:	4639      	mov	r1, r7
 800d6cc:	f7f3 fa28 	bl	8000b20 <__aeabi_dcmple>
 800d6d0:	b1a0      	cbz	r0, 800d6fc <_strtod_l+0xb2c>
 800d6d2:	4639      	mov	r1, r7
 800d6d4:	4630      	mov	r0, r6
 800d6d6:	f7f3 fa7f 	bl	8000bd8 <__aeabi_d2uiz>
 800d6da:	2801      	cmp	r0, #1
 800d6dc:	bf38      	it	cc
 800d6de:	2001      	movcc	r0, #1
 800d6e0:	f7f2 ff28 	bl	8000534 <__aeabi_ui2d>
 800d6e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d6e6:	4606      	mov	r6, r0
 800d6e8:	460f      	mov	r7, r1
 800d6ea:	bb23      	cbnz	r3, 800d736 <_strtod_l+0xb66>
 800d6ec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d6f0:	9010      	str	r0, [sp, #64]	; 0x40
 800d6f2:	9311      	str	r3, [sp, #68]	; 0x44
 800d6f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d6f8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800d6fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d6fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d700:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d704:	1a9b      	subs	r3, r3, r2
 800d706:	930f      	str	r3, [sp, #60]	; 0x3c
 800d708:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800d70c:	eeb0 0a48 	vmov.f32	s0, s16
 800d710:	eef0 0a68 	vmov.f32	s1, s17
 800d714:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800d718:	f001 f9d8 	bl	800eacc <__ulp>
 800d71c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800d720:	ec53 2b10 	vmov	r2, r3, d0
 800d724:	f7f2 ff80 	bl	8000628 <__aeabi_dmul>
 800d728:	ec53 2b18 	vmov	r2, r3, d8
 800d72c:	f7f2 fdc6 	bl	80002bc <__adddf3>
 800d730:	4680      	mov	r8, r0
 800d732:	4689      	mov	r9, r1
 800d734:	e78d      	b.n	800d652 <_strtod_l+0xa82>
 800d736:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800d73a:	e7db      	b.n	800d6f4 <_strtod_l+0xb24>
 800d73c:	a314      	add	r3, pc, #80	; (adr r3, 800d790 <_strtod_l+0xbc0>)
 800d73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d742:	f7f3 f9e3 	bl	8000b0c <__aeabi_dcmplt>
 800d746:	e7b3      	b.n	800d6b0 <_strtod_l+0xae0>
 800d748:	2300      	movs	r3, #0
 800d74a:	930a      	str	r3, [sp, #40]	; 0x28
 800d74c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d74e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d750:	6013      	str	r3, [r2, #0]
 800d752:	f7ff ba7c 	b.w	800cc4e <_strtod_l+0x7e>
 800d756:	2a65      	cmp	r2, #101	; 0x65
 800d758:	f43f ab75 	beq.w	800ce46 <_strtod_l+0x276>
 800d75c:	2a45      	cmp	r2, #69	; 0x45
 800d75e:	f43f ab72 	beq.w	800ce46 <_strtod_l+0x276>
 800d762:	2301      	movs	r3, #1
 800d764:	f7ff bbaa 	b.w	800cebc <_strtod_l+0x2ec>
 800d768:	00000000 	.word	0x00000000
 800d76c:	bff00000 	.word	0xbff00000
 800d770:	00000000 	.word	0x00000000
 800d774:	3ff00000 	.word	0x3ff00000
 800d778:	94a03595 	.word	0x94a03595
 800d77c:	3fdfffff 	.word	0x3fdfffff
 800d780:	35afe535 	.word	0x35afe535
 800d784:	3fe00000 	.word	0x3fe00000
 800d788:	ffc00000 	.word	0xffc00000
 800d78c:	41dfffff 	.word	0x41dfffff
 800d790:	94a03595 	.word	0x94a03595
 800d794:	3fcfffff 	.word	0x3fcfffff
 800d798:	3ff00000 	.word	0x3ff00000
 800d79c:	3fe00000 	.word	0x3fe00000
 800d7a0:	7ff00000 	.word	0x7ff00000
 800d7a4:	7fe00000 	.word	0x7fe00000
 800d7a8:	7c9fffff 	.word	0x7c9fffff
 800d7ac:	7fefffff 	.word	0x7fefffff

0800d7b0 <strtod>:
 800d7b0:	460a      	mov	r2, r1
 800d7b2:	4601      	mov	r1, r0
 800d7b4:	4802      	ldr	r0, [pc, #8]	; (800d7c0 <strtod+0x10>)
 800d7b6:	4b03      	ldr	r3, [pc, #12]	; (800d7c4 <strtod+0x14>)
 800d7b8:	6800      	ldr	r0, [r0, #0]
 800d7ba:	f7ff ba09 	b.w	800cbd0 <_strtod_l>
 800d7be:	bf00      	nop
 800d7c0:	200001f8 	.word	0x200001f8
 800d7c4:	20000040 	.word	0x20000040

0800d7c8 <std>:
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	b510      	push	{r4, lr}
 800d7cc:	4604      	mov	r4, r0
 800d7ce:	e9c0 3300 	strd	r3, r3, [r0]
 800d7d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d7d6:	6083      	str	r3, [r0, #8]
 800d7d8:	8181      	strh	r1, [r0, #12]
 800d7da:	6643      	str	r3, [r0, #100]	; 0x64
 800d7dc:	81c2      	strh	r2, [r0, #14]
 800d7de:	6183      	str	r3, [r0, #24]
 800d7e0:	4619      	mov	r1, r3
 800d7e2:	2208      	movs	r2, #8
 800d7e4:	305c      	adds	r0, #92	; 0x5c
 800d7e6:	f000 f942 	bl	800da6e <memset>
 800d7ea:	4b0d      	ldr	r3, [pc, #52]	; (800d820 <std+0x58>)
 800d7ec:	6263      	str	r3, [r4, #36]	; 0x24
 800d7ee:	4b0d      	ldr	r3, [pc, #52]	; (800d824 <std+0x5c>)
 800d7f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800d7f2:	4b0d      	ldr	r3, [pc, #52]	; (800d828 <std+0x60>)
 800d7f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d7f6:	4b0d      	ldr	r3, [pc, #52]	; (800d82c <std+0x64>)
 800d7f8:	6323      	str	r3, [r4, #48]	; 0x30
 800d7fa:	4b0d      	ldr	r3, [pc, #52]	; (800d830 <std+0x68>)
 800d7fc:	6224      	str	r4, [r4, #32]
 800d7fe:	429c      	cmp	r4, r3
 800d800:	d006      	beq.n	800d810 <std+0x48>
 800d802:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800d806:	4294      	cmp	r4, r2
 800d808:	d002      	beq.n	800d810 <std+0x48>
 800d80a:	33d0      	adds	r3, #208	; 0xd0
 800d80c:	429c      	cmp	r4, r3
 800d80e:	d105      	bne.n	800d81c <std+0x54>
 800d810:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d818:	f000 ba1a 	b.w	800dc50 <__retarget_lock_init_recursive>
 800d81c:	bd10      	pop	{r4, pc}
 800d81e:	bf00      	nop
 800d820:	0800d9e5 	.word	0x0800d9e5
 800d824:	0800da0b 	.word	0x0800da0b
 800d828:	0800da43 	.word	0x0800da43
 800d82c:	0800da67 	.word	0x0800da67
 800d830:	20002aa8 	.word	0x20002aa8

0800d834 <stdio_exit_handler>:
 800d834:	4a02      	ldr	r2, [pc, #8]	; (800d840 <stdio_exit_handler+0xc>)
 800d836:	4903      	ldr	r1, [pc, #12]	; (800d844 <stdio_exit_handler+0x10>)
 800d838:	4803      	ldr	r0, [pc, #12]	; (800d848 <stdio_exit_handler+0x14>)
 800d83a:	f000 b869 	b.w	800d910 <_fwalk_sglue>
 800d83e:	bf00      	nop
 800d840:	20000034 	.word	0x20000034
 800d844:	0800fa95 	.word	0x0800fa95
 800d848:	200001ac 	.word	0x200001ac

0800d84c <cleanup_stdio>:
 800d84c:	6841      	ldr	r1, [r0, #4]
 800d84e:	4b0c      	ldr	r3, [pc, #48]	; (800d880 <cleanup_stdio+0x34>)
 800d850:	4299      	cmp	r1, r3
 800d852:	b510      	push	{r4, lr}
 800d854:	4604      	mov	r4, r0
 800d856:	d001      	beq.n	800d85c <cleanup_stdio+0x10>
 800d858:	f002 f91c 	bl	800fa94 <_fflush_r>
 800d85c:	68a1      	ldr	r1, [r4, #8]
 800d85e:	4b09      	ldr	r3, [pc, #36]	; (800d884 <cleanup_stdio+0x38>)
 800d860:	4299      	cmp	r1, r3
 800d862:	d002      	beq.n	800d86a <cleanup_stdio+0x1e>
 800d864:	4620      	mov	r0, r4
 800d866:	f002 f915 	bl	800fa94 <_fflush_r>
 800d86a:	68e1      	ldr	r1, [r4, #12]
 800d86c:	4b06      	ldr	r3, [pc, #24]	; (800d888 <cleanup_stdio+0x3c>)
 800d86e:	4299      	cmp	r1, r3
 800d870:	d004      	beq.n	800d87c <cleanup_stdio+0x30>
 800d872:	4620      	mov	r0, r4
 800d874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d878:	f002 b90c 	b.w	800fa94 <_fflush_r>
 800d87c:	bd10      	pop	{r4, pc}
 800d87e:	bf00      	nop
 800d880:	20002aa8 	.word	0x20002aa8
 800d884:	20002b10 	.word	0x20002b10
 800d888:	20002b78 	.word	0x20002b78

0800d88c <global_stdio_init.part.0>:
 800d88c:	b510      	push	{r4, lr}
 800d88e:	4b0b      	ldr	r3, [pc, #44]	; (800d8bc <global_stdio_init.part.0+0x30>)
 800d890:	4c0b      	ldr	r4, [pc, #44]	; (800d8c0 <global_stdio_init.part.0+0x34>)
 800d892:	4a0c      	ldr	r2, [pc, #48]	; (800d8c4 <global_stdio_init.part.0+0x38>)
 800d894:	601a      	str	r2, [r3, #0]
 800d896:	4620      	mov	r0, r4
 800d898:	2200      	movs	r2, #0
 800d89a:	2104      	movs	r1, #4
 800d89c:	f7ff ff94 	bl	800d7c8 <std>
 800d8a0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800d8a4:	2201      	movs	r2, #1
 800d8a6:	2109      	movs	r1, #9
 800d8a8:	f7ff ff8e 	bl	800d7c8 <std>
 800d8ac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800d8b0:	2202      	movs	r2, #2
 800d8b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8b6:	2112      	movs	r1, #18
 800d8b8:	f7ff bf86 	b.w	800d7c8 <std>
 800d8bc:	20002be0 	.word	0x20002be0
 800d8c0:	20002aa8 	.word	0x20002aa8
 800d8c4:	0800d835 	.word	0x0800d835

0800d8c8 <__sfp_lock_acquire>:
 800d8c8:	4801      	ldr	r0, [pc, #4]	; (800d8d0 <__sfp_lock_acquire+0x8>)
 800d8ca:	f000 b9c2 	b.w	800dc52 <__retarget_lock_acquire_recursive>
 800d8ce:	bf00      	nop
 800d8d0:	20002be9 	.word	0x20002be9

0800d8d4 <__sfp_lock_release>:
 800d8d4:	4801      	ldr	r0, [pc, #4]	; (800d8dc <__sfp_lock_release+0x8>)
 800d8d6:	f000 b9bd 	b.w	800dc54 <__retarget_lock_release_recursive>
 800d8da:	bf00      	nop
 800d8dc:	20002be9 	.word	0x20002be9

0800d8e0 <__sinit>:
 800d8e0:	b510      	push	{r4, lr}
 800d8e2:	4604      	mov	r4, r0
 800d8e4:	f7ff fff0 	bl	800d8c8 <__sfp_lock_acquire>
 800d8e8:	6a23      	ldr	r3, [r4, #32]
 800d8ea:	b11b      	cbz	r3, 800d8f4 <__sinit+0x14>
 800d8ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8f0:	f7ff bff0 	b.w	800d8d4 <__sfp_lock_release>
 800d8f4:	4b04      	ldr	r3, [pc, #16]	; (800d908 <__sinit+0x28>)
 800d8f6:	6223      	str	r3, [r4, #32]
 800d8f8:	4b04      	ldr	r3, [pc, #16]	; (800d90c <__sinit+0x2c>)
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d1f5      	bne.n	800d8ec <__sinit+0xc>
 800d900:	f7ff ffc4 	bl	800d88c <global_stdio_init.part.0>
 800d904:	e7f2      	b.n	800d8ec <__sinit+0xc>
 800d906:	bf00      	nop
 800d908:	0800d84d 	.word	0x0800d84d
 800d90c:	20002be0 	.word	0x20002be0

0800d910 <_fwalk_sglue>:
 800d910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d914:	4607      	mov	r7, r0
 800d916:	4688      	mov	r8, r1
 800d918:	4614      	mov	r4, r2
 800d91a:	2600      	movs	r6, #0
 800d91c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d920:	f1b9 0901 	subs.w	r9, r9, #1
 800d924:	d505      	bpl.n	800d932 <_fwalk_sglue+0x22>
 800d926:	6824      	ldr	r4, [r4, #0]
 800d928:	2c00      	cmp	r4, #0
 800d92a:	d1f7      	bne.n	800d91c <_fwalk_sglue+0xc>
 800d92c:	4630      	mov	r0, r6
 800d92e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d932:	89ab      	ldrh	r3, [r5, #12]
 800d934:	2b01      	cmp	r3, #1
 800d936:	d907      	bls.n	800d948 <_fwalk_sglue+0x38>
 800d938:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d93c:	3301      	adds	r3, #1
 800d93e:	d003      	beq.n	800d948 <_fwalk_sglue+0x38>
 800d940:	4629      	mov	r1, r5
 800d942:	4638      	mov	r0, r7
 800d944:	47c0      	blx	r8
 800d946:	4306      	orrs	r6, r0
 800d948:	3568      	adds	r5, #104	; 0x68
 800d94a:	e7e9      	b.n	800d920 <_fwalk_sglue+0x10>

0800d94c <siprintf>:
 800d94c:	b40e      	push	{r1, r2, r3}
 800d94e:	b500      	push	{lr}
 800d950:	b09c      	sub	sp, #112	; 0x70
 800d952:	ab1d      	add	r3, sp, #116	; 0x74
 800d954:	9002      	str	r0, [sp, #8]
 800d956:	9006      	str	r0, [sp, #24]
 800d958:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d95c:	4809      	ldr	r0, [pc, #36]	; (800d984 <siprintf+0x38>)
 800d95e:	9107      	str	r1, [sp, #28]
 800d960:	9104      	str	r1, [sp, #16]
 800d962:	4909      	ldr	r1, [pc, #36]	; (800d988 <siprintf+0x3c>)
 800d964:	f853 2b04 	ldr.w	r2, [r3], #4
 800d968:	9105      	str	r1, [sp, #20]
 800d96a:	6800      	ldr	r0, [r0, #0]
 800d96c:	9301      	str	r3, [sp, #4]
 800d96e:	a902      	add	r1, sp, #8
 800d970:	f001 fa5c 	bl	800ee2c <_svfiprintf_r>
 800d974:	9b02      	ldr	r3, [sp, #8]
 800d976:	2200      	movs	r2, #0
 800d978:	701a      	strb	r2, [r3, #0]
 800d97a:	b01c      	add	sp, #112	; 0x70
 800d97c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d980:	b003      	add	sp, #12
 800d982:	4770      	bx	lr
 800d984:	200001f8 	.word	0x200001f8
 800d988:	ffff0208 	.word	0xffff0208

0800d98c <siscanf>:
 800d98c:	b40e      	push	{r1, r2, r3}
 800d98e:	b510      	push	{r4, lr}
 800d990:	b09f      	sub	sp, #124	; 0x7c
 800d992:	ac21      	add	r4, sp, #132	; 0x84
 800d994:	f44f 7101 	mov.w	r1, #516	; 0x204
 800d998:	f854 2b04 	ldr.w	r2, [r4], #4
 800d99c:	9201      	str	r2, [sp, #4]
 800d99e:	f8ad 101c 	strh.w	r1, [sp, #28]
 800d9a2:	9004      	str	r0, [sp, #16]
 800d9a4:	9008      	str	r0, [sp, #32]
 800d9a6:	f7f2 fc25 	bl	80001f4 <strlen>
 800d9aa:	4b0c      	ldr	r3, [pc, #48]	; (800d9dc <siscanf+0x50>)
 800d9ac:	9005      	str	r0, [sp, #20]
 800d9ae:	9009      	str	r0, [sp, #36]	; 0x24
 800d9b0:	930d      	str	r3, [sp, #52]	; 0x34
 800d9b2:	480b      	ldr	r0, [pc, #44]	; (800d9e0 <siscanf+0x54>)
 800d9b4:	9a01      	ldr	r2, [sp, #4]
 800d9b6:	6800      	ldr	r0, [r0, #0]
 800d9b8:	9403      	str	r4, [sp, #12]
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	9311      	str	r3, [sp, #68]	; 0x44
 800d9be:	9316      	str	r3, [sp, #88]	; 0x58
 800d9c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d9c4:	f8ad 301e 	strh.w	r3, [sp, #30]
 800d9c8:	a904      	add	r1, sp, #16
 800d9ca:	4623      	mov	r3, r4
 800d9cc:	f001 fb86 	bl	800f0dc <__ssvfiscanf_r>
 800d9d0:	b01f      	add	sp, #124	; 0x7c
 800d9d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d9d6:	b003      	add	sp, #12
 800d9d8:	4770      	bx	lr
 800d9da:	bf00      	nop
 800d9dc:	0800da07 	.word	0x0800da07
 800d9e0:	200001f8 	.word	0x200001f8

0800d9e4 <__sread>:
 800d9e4:	b510      	push	{r4, lr}
 800d9e6:	460c      	mov	r4, r1
 800d9e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9ec:	f000 f8d2 	bl	800db94 <_read_r>
 800d9f0:	2800      	cmp	r0, #0
 800d9f2:	bfab      	itete	ge
 800d9f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d9f6:	89a3      	ldrhlt	r3, [r4, #12]
 800d9f8:	181b      	addge	r3, r3, r0
 800d9fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d9fe:	bfac      	ite	ge
 800da00:	6563      	strge	r3, [r4, #84]	; 0x54
 800da02:	81a3      	strhlt	r3, [r4, #12]
 800da04:	bd10      	pop	{r4, pc}

0800da06 <__seofread>:
 800da06:	2000      	movs	r0, #0
 800da08:	4770      	bx	lr

0800da0a <__swrite>:
 800da0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da0e:	461f      	mov	r7, r3
 800da10:	898b      	ldrh	r3, [r1, #12]
 800da12:	05db      	lsls	r3, r3, #23
 800da14:	4605      	mov	r5, r0
 800da16:	460c      	mov	r4, r1
 800da18:	4616      	mov	r6, r2
 800da1a:	d505      	bpl.n	800da28 <__swrite+0x1e>
 800da1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da20:	2302      	movs	r3, #2
 800da22:	2200      	movs	r2, #0
 800da24:	f000 f8a4 	bl	800db70 <_lseek_r>
 800da28:	89a3      	ldrh	r3, [r4, #12]
 800da2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800da32:	81a3      	strh	r3, [r4, #12]
 800da34:	4632      	mov	r2, r6
 800da36:	463b      	mov	r3, r7
 800da38:	4628      	mov	r0, r5
 800da3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da3e:	f000 b8cb 	b.w	800dbd8 <_write_r>

0800da42 <__sseek>:
 800da42:	b510      	push	{r4, lr}
 800da44:	460c      	mov	r4, r1
 800da46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da4a:	f000 f891 	bl	800db70 <_lseek_r>
 800da4e:	1c43      	adds	r3, r0, #1
 800da50:	89a3      	ldrh	r3, [r4, #12]
 800da52:	bf15      	itete	ne
 800da54:	6560      	strne	r0, [r4, #84]	; 0x54
 800da56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800da5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800da5e:	81a3      	strheq	r3, [r4, #12]
 800da60:	bf18      	it	ne
 800da62:	81a3      	strhne	r3, [r4, #12]
 800da64:	bd10      	pop	{r4, pc}

0800da66 <__sclose>:
 800da66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da6a:	f000 b81b 	b.w	800daa4 <_close_r>

0800da6e <memset>:
 800da6e:	4402      	add	r2, r0
 800da70:	4603      	mov	r3, r0
 800da72:	4293      	cmp	r3, r2
 800da74:	d100      	bne.n	800da78 <memset+0xa>
 800da76:	4770      	bx	lr
 800da78:	f803 1b01 	strb.w	r1, [r3], #1
 800da7c:	e7f9      	b.n	800da72 <memset+0x4>

0800da7e <strncmp>:
 800da7e:	b510      	push	{r4, lr}
 800da80:	b16a      	cbz	r2, 800da9e <strncmp+0x20>
 800da82:	3901      	subs	r1, #1
 800da84:	1884      	adds	r4, r0, r2
 800da86:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da8a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800da8e:	429a      	cmp	r2, r3
 800da90:	d103      	bne.n	800da9a <strncmp+0x1c>
 800da92:	42a0      	cmp	r0, r4
 800da94:	d001      	beq.n	800da9a <strncmp+0x1c>
 800da96:	2a00      	cmp	r2, #0
 800da98:	d1f5      	bne.n	800da86 <strncmp+0x8>
 800da9a:	1ad0      	subs	r0, r2, r3
 800da9c:	bd10      	pop	{r4, pc}
 800da9e:	4610      	mov	r0, r2
 800daa0:	e7fc      	b.n	800da9c <strncmp+0x1e>
	...

0800daa4 <_close_r>:
 800daa4:	b538      	push	{r3, r4, r5, lr}
 800daa6:	4d06      	ldr	r5, [pc, #24]	; (800dac0 <_close_r+0x1c>)
 800daa8:	2300      	movs	r3, #0
 800daaa:	4604      	mov	r4, r0
 800daac:	4608      	mov	r0, r1
 800daae:	602b      	str	r3, [r5, #0]
 800dab0:	f7f6 fd6b 	bl	800458a <_close>
 800dab4:	1c43      	adds	r3, r0, #1
 800dab6:	d102      	bne.n	800dabe <_close_r+0x1a>
 800dab8:	682b      	ldr	r3, [r5, #0]
 800daba:	b103      	cbz	r3, 800dabe <_close_r+0x1a>
 800dabc:	6023      	str	r3, [r4, #0]
 800dabe:	bd38      	pop	{r3, r4, r5, pc}
 800dac0:	20002be4 	.word	0x20002be4

0800dac4 <_reclaim_reent>:
 800dac4:	4b29      	ldr	r3, [pc, #164]	; (800db6c <_reclaim_reent+0xa8>)
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	4283      	cmp	r3, r0
 800daca:	b570      	push	{r4, r5, r6, lr}
 800dacc:	4604      	mov	r4, r0
 800dace:	d04b      	beq.n	800db68 <_reclaim_reent+0xa4>
 800dad0:	69c3      	ldr	r3, [r0, #28]
 800dad2:	b143      	cbz	r3, 800dae6 <_reclaim_reent+0x22>
 800dad4:	68db      	ldr	r3, [r3, #12]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d144      	bne.n	800db64 <_reclaim_reent+0xa0>
 800dada:	69e3      	ldr	r3, [r4, #28]
 800dadc:	6819      	ldr	r1, [r3, #0]
 800dade:	b111      	cbz	r1, 800dae6 <_reclaim_reent+0x22>
 800dae0:	4620      	mov	r0, r4
 800dae2:	f000 f8d1 	bl	800dc88 <_free_r>
 800dae6:	6961      	ldr	r1, [r4, #20]
 800dae8:	b111      	cbz	r1, 800daf0 <_reclaim_reent+0x2c>
 800daea:	4620      	mov	r0, r4
 800daec:	f000 f8cc 	bl	800dc88 <_free_r>
 800daf0:	69e1      	ldr	r1, [r4, #28]
 800daf2:	b111      	cbz	r1, 800dafa <_reclaim_reent+0x36>
 800daf4:	4620      	mov	r0, r4
 800daf6:	f000 f8c7 	bl	800dc88 <_free_r>
 800dafa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800dafc:	b111      	cbz	r1, 800db04 <_reclaim_reent+0x40>
 800dafe:	4620      	mov	r0, r4
 800db00:	f000 f8c2 	bl	800dc88 <_free_r>
 800db04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800db06:	b111      	cbz	r1, 800db0e <_reclaim_reent+0x4a>
 800db08:	4620      	mov	r0, r4
 800db0a:	f000 f8bd 	bl	800dc88 <_free_r>
 800db0e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800db10:	b111      	cbz	r1, 800db18 <_reclaim_reent+0x54>
 800db12:	4620      	mov	r0, r4
 800db14:	f000 f8b8 	bl	800dc88 <_free_r>
 800db18:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800db1a:	b111      	cbz	r1, 800db22 <_reclaim_reent+0x5e>
 800db1c:	4620      	mov	r0, r4
 800db1e:	f000 f8b3 	bl	800dc88 <_free_r>
 800db22:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800db24:	b111      	cbz	r1, 800db2c <_reclaim_reent+0x68>
 800db26:	4620      	mov	r0, r4
 800db28:	f000 f8ae 	bl	800dc88 <_free_r>
 800db2c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800db2e:	b111      	cbz	r1, 800db36 <_reclaim_reent+0x72>
 800db30:	4620      	mov	r0, r4
 800db32:	f000 f8a9 	bl	800dc88 <_free_r>
 800db36:	6a23      	ldr	r3, [r4, #32]
 800db38:	b1b3      	cbz	r3, 800db68 <_reclaim_reent+0xa4>
 800db3a:	4620      	mov	r0, r4
 800db3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800db40:	4718      	bx	r3
 800db42:	5949      	ldr	r1, [r1, r5]
 800db44:	b941      	cbnz	r1, 800db58 <_reclaim_reent+0x94>
 800db46:	3504      	adds	r5, #4
 800db48:	69e3      	ldr	r3, [r4, #28]
 800db4a:	2d80      	cmp	r5, #128	; 0x80
 800db4c:	68d9      	ldr	r1, [r3, #12]
 800db4e:	d1f8      	bne.n	800db42 <_reclaim_reent+0x7e>
 800db50:	4620      	mov	r0, r4
 800db52:	f000 f899 	bl	800dc88 <_free_r>
 800db56:	e7c0      	b.n	800dada <_reclaim_reent+0x16>
 800db58:	680e      	ldr	r6, [r1, #0]
 800db5a:	4620      	mov	r0, r4
 800db5c:	f000 f894 	bl	800dc88 <_free_r>
 800db60:	4631      	mov	r1, r6
 800db62:	e7ef      	b.n	800db44 <_reclaim_reent+0x80>
 800db64:	2500      	movs	r5, #0
 800db66:	e7ef      	b.n	800db48 <_reclaim_reent+0x84>
 800db68:	bd70      	pop	{r4, r5, r6, pc}
 800db6a:	bf00      	nop
 800db6c:	200001f8 	.word	0x200001f8

0800db70 <_lseek_r>:
 800db70:	b538      	push	{r3, r4, r5, lr}
 800db72:	4d07      	ldr	r5, [pc, #28]	; (800db90 <_lseek_r+0x20>)
 800db74:	4604      	mov	r4, r0
 800db76:	4608      	mov	r0, r1
 800db78:	4611      	mov	r1, r2
 800db7a:	2200      	movs	r2, #0
 800db7c:	602a      	str	r2, [r5, #0]
 800db7e:	461a      	mov	r2, r3
 800db80:	f7f6 fd2a 	bl	80045d8 <_lseek>
 800db84:	1c43      	adds	r3, r0, #1
 800db86:	d102      	bne.n	800db8e <_lseek_r+0x1e>
 800db88:	682b      	ldr	r3, [r5, #0]
 800db8a:	b103      	cbz	r3, 800db8e <_lseek_r+0x1e>
 800db8c:	6023      	str	r3, [r4, #0]
 800db8e:	bd38      	pop	{r3, r4, r5, pc}
 800db90:	20002be4 	.word	0x20002be4

0800db94 <_read_r>:
 800db94:	b538      	push	{r3, r4, r5, lr}
 800db96:	4d07      	ldr	r5, [pc, #28]	; (800dbb4 <_read_r+0x20>)
 800db98:	4604      	mov	r4, r0
 800db9a:	4608      	mov	r0, r1
 800db9c:	4611      	mov	r1, r2
 800db9e:	2200      	movs	r2, #0
 800dba0:	602a      	str	r2, [r5, #0]
 800dba2:	461a      	mov	r2, r3
 800dba4:	f7f6 fcb8 	bl	8004518 <_read>
 800dba8:	1c43      	adds	r3, r0, #1
 800dbaa:	d102      	bne.n	800dbb2 <_read_r+0x1e>
 800dbac:	682b      	ldr	r3, [r5, #0]
 800dbae:	b103      	cbz	r3, 800dbb2 <_read_r+0x1e>
 800dbb0:	6023      	str	r3, [r4, #0]
 800dbb2:	bd38      	pop	{r3, r4, r5, pc}
 800dbb4:	20002be4 	.word	0x20002be4

0800dbb8 <_sbrk_r>:
 800dbb8:	b538      	push	{r3, r4, r5, lr}
 800dbba:	4d06      	ldr	r5, [pc, #24]	; (800dbd4 <_sbrk_r+0x1c>)
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	4604      	mov	r4, r0
 800dbc0:	4608      	mov	r0, r1
 800dbc2:	602b      	str	r3, [r5, #0]
 800dbc4:	f7f6 fd16 	bl	80045f4 <_sbrk>
 800dbc8:	1c43      	adds	r3, r0, #1
 800dbca:	d102      	bne.n	800dbd2 <_sbrk_r+0x1a>
 800dbcc:	682b      	ldr	r3, [r5, #0]
 800dbce:	b103      	cbz	r3, 800dbd2 <_sbrk_r+0x1a>
 800dbd0:	6023      	str	r3, [r4, #0]
 800dbd2:	bd38      	pop	{r3, r4, r5, pc}
 800dbd4:	20002be4 	.word	0x20002be4

0800dbd8 <_write_r>:
 800dbd8:	b538      	push	{r3, r4, r5, lr}
 800dbda:	4d07      	ldr	r5, [pc, #28]	; (800dbf8 <_write_r+0x20>)
 800dbdc:	4604      	mov	r4, r0
 800dbde:	4608      	mov	r0, r1
 800dbe0:	4611      	mov	r1, r2
 800dbe2:	2200      	movs	r2, #0
 800dbe4:	602a      	str	r2, [r5, #0]
 800dbe6:	461a      	mov	r2, r3
 800dbe8:	f7f6 fcb3 	bl	8004552 <_write>
 800dbec:	1c43      	adds	r3, r0, #1
 800dbee:	d102      	bne.n	800dbf6 <_write_r+0x1e>
 800dbf0:	682b      	ldr	r3, [r5, #0]
 800dbf2:	b103      	cbz	r3, 800dbf6 <_write_r+0x1e>
 800dbf4:	6023      	str	r3, [r4, #0]
 800dbf6:	bd38      	pop	{r3, r4, r5, pc}
 800dbf8:	20002be4 	.word	0x20002be4

0800dbfc <__errno>:
 800dbfc:	4b01      	ldr	r3, [pc, #4]	; (800dc04 <__errno+0x8>)
 800dbfe:	6818      	ldr	r0, [r3, #0]
 800dc00:	4770      	bx	lr
 800dc02:	bf00      	nop
 800dc04:	200001f8 	.word	0x200001f8

0800dc08 <__libc_init_array>:
 800dc08:	b570      	push	{r4, r5, r6, lr}
 800dc0a:	4d0d      	ldr	r5, [pc, #52]	; (800dc40 <__libc_init_array+0x38>)
 800dc0c:	4c0d      	ldr	r4, [pc, #52]	; (800dc44 <__libc_init_array+0x3c>)
 800dc0e:	1b64      	subs	r4, r4, r5
 800dc10:	10a4      	asrs	r4, r4, #2
 800dc12:	2600      	movs	r6, #0
 800dc14:	42a6      	cmp	r6, r4
 800dc16:	d109      	bne.n	800dc2c <__libc_init_array+0x24>
 800dc18:	4d0b      	ldr	r5, [pc, #44]	; (800dc48 <__libc_init_array+0x40>)
 800dc1a:	4c0c      	ldr	r4, [pc, #48]	; (800dc4c <__libc_init_array+0x44>)
 800dc1c:	f002 fbd6 	bl	80103cc <_init>
 800dc20:	1b64      	subs	r4, r4, r5
 800dc22:	10a4      	asrs	r4, r4, #2
 800dc24:	2600      	movs	r6, #0
 800dc26:	42a6      	cmp	r6, r4
 800dc28:	d105      	bne.n	800dc36 <__libc_init_array+0x2e>
 800dc2a:	bd70      	pop	{r4, r5, r6, pc}
 800dc2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc30:	4798      	blx	r3
 800dc32:	3601      	adds	r6, #1
 800dc34:	e7ee      	b.n	800dc14 <__libc_init_array+0xc>
 800dc36:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc3a:	4798      	blx	r3
 800dc3c:	3601      	adds	r6, #1
 800dc3e:	e7f2      	b.n	800dc26 <__libc_init_array+0x1e>
 800dc40:	08010a28 	.word	0x08010a28
 800dc44:	08010a28 	.word	0x08010a28
 800dc48:	08010a28 	.word	0x08010a28
 800dc4c:	08010a2c 	.word	0x08010a2c

0800dc50 <__retarget_lock_init_recursive>:
 800dc50:	4770      	bx	lr

0800dc52 <__retarget_lock_acquire_recursive>:
 800dc52:	4770      	bx	lr

0800dc54 <__retarget_lock_release_recursive>:
 800dc54:	4770      	bx	lr

0800dc56 <memcpy>:
 800dc56:	440a      	add	r2, r1
 800dc58:	4291      	cmp	r1, r2
 800dc5a:	f100 33ff 	add.w	r3, r0, #4294967295
 800dc5e:	d100      	bne.n	800dc62 <memcpy+0xc>
 800dc60:	4770      	bx	lr
 800dc62:	b510      	push	{r4, lr}
 800dc64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc6c:	4291      	cmp	r1, r2
 800dc6e:	d1f9      	bne.n	800dc64 <memcpy+0xe>
 800dc70:	bd10      	pop	{r4, pc}
 800dc72:	0000      	movs	r0, r0
 800dc74:	0000      	movs	r0, r0
	...

0800dc78 <nan>:
 800dc78:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800dc80 <nan+0x8>
 800dc7c:	4770      	bx	lr
 800dc7e:	bf00      	nop
 800dc80:	00000000 	.word	0x00000000
 800dc84:	7ff80000 	.word	0x7ff80000

0800dc88 <_free_r>:
 800dc88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dc8a:	2900      	cmp	r1, #0
 800dc8c:	d044      	beq.n	800dd18 <_free_r+0x90>
 800dc8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc92:	9001      	str	r0, [sp, #4]
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	f1a1 0404 	sub.w	r4, r1, #4
 800dc9a:	bfb8      	it	lt
 800dc9c:	18e4      	addlt	r4, r4, r3
 800dc9e:	f7fe ff35 	bl	800cb0c <__malloc_lock>
 800dca2:	4a1e      	ldr	r2, [pc, #120]	; (800dd1c <_free_r+0x94>)
 800dca4:	9801      	ldr	r0, [sp, #4]
 800dca6:	6813      	ldr	r3, [r2, #0]
 800dca8:	b933      	cbnz	r3, 800dcb8 <_free_r+0x30>
 800dcaa:	6063      	str	r3, [r4, #4]
 800dcac:	6014      	str	r4, [r2, #0]
 800dcae:	b003      	add	sp, #12
 800dcb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dcb4:	f7fe bf30 	b.w	800cb18 <__malloc_unlock>
 800dcb8:	42a3      	cmp	r3, r4
 800dcba:	d908      	bls.n	800dcce <_free_r+0x46>
 800dcbc:	6825      	ldr	r5, [r4, #0]
 800dcbe:	1961      	adds	r1, r4, r5
 800dcc0:	428b      	cmp	r3, r1
 800dcc2:	bf01      	itttt	eq
 800dcc4:	6819      	ldreq	r1, [r3, #0]
 800dcc6:	685b      	ldreq	r3, [r3, #4]
 800dcc8:	1949      	addeq	r1, r1, r5
 800dcca:	6021      	streq	r1, [r4, #0]
 800dccc:	e7ed      	b.n	800dcaa <_free_r+0x22>
 800dcce:	461a      	mov	r2, r3
 800dcd0:	685b      	ldr	r3, [r3, #4]
 800dcd2:	b10b      	cbz	r3, 800dcd8 <_free_r+0x50>
 800dcd4:	42a3      	cmp	r3, r4
 800dcd6:	d9fa      	bls.n	800dcce <_free_r+0x46>
 800dcd8:	6811      	ldr	r1, [r2, #0]
 800dcda:	1855      	adds	r5, r2, r1
 800dcdc:	42a5      	cmp	r5, r4
 800dcde:	d10b      	bne.n	800dcf8 <_free_r+0x70>
 800dce0:	6824      	ldr	r4, [r4, #0]
 800dce2:	4421      	add	r1, r4
 800dce4:	1854      	adds	r4, r2, r1
 800dce6:	42a3      	cmp	r3, r4
 800dce8:	6011      	str	r1, [r2, #0]
 800dcea:	d1e0      	bne.n	800dcae <_free_r+0x26>
 800dcec:	681c      	ldr	r4, [r3, #0]
 800dcee:	685b      	ldr	r3, [r3, #4]
 800dcf0:	6053      	str	r3, [r2, #4]
 800dcf2:	440c      	add	r4, r1
 800dcf4:	6014      	str	r4, [r2, #0]
 800dcf6:	e7da      	b.n	800dcae <_free_r+0x26>
 800dcf8:	d902      	bls.n	800dd00 <_free_r+0x78>
 800dcfa:	230c      	movs	r3, #12
 800dcfc:	6003      	str	r3, [r0, #0]
 800dcfe:	e7d6      	b.n	800dcae <_free_r+0x26>
 800dd00:	6825      	ldr	r5, [r4, #0]
 800dd02:	1961      	adds	r1, r4, r5
 800dd04:	428b      	cmp	r3, r1
 800dd06:	bf04      	itt	eq
 800dd08:	6819      	ldreq	r1, [r3, #0]
 800dd0a:	685b      	ldreq	r3, [r3, #4]
 800dd0c:	6063      	str	r3, [r4, #4]
 800dd0e:	bf04      	itt	eq
 800dd10:	1949      	addeq	r1, r1, r5
 800dd12:	6021      	streq	r1, [r4, #0]
 800dd14:	6054      	str	r4, [r2, #4]
 800dd16:	e7ca      	b.n	800dcae <_free_r+0x26>
 800dd18:	b003      	add	sp, #12
 800dd1a:	bd30      	pop	{r4, r5, pc}
 800dd1c:	20002aa0 	.word	0x20002aa0

0800dd20 <rshift>:
 800dd20:	6903      	ldr	r3, [r0, #16]
 800dd22:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dd26:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dd2a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dd2e:	f100 0414 	add.w	r4, r0, #20
 800dd32:	dd45      	ble.n	800ddc0 <rshift+0xa0>
 800dd34:	f011 011f 	ands.w	r1, r1, #31
 800dd38:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dd3c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dd40:	d10c      	bne.n	800dd5c <rshift+0x3c>
 800dd42:	f100 0710 	add.w	r7, r0, #16
 800dd46:	4629      	mov	r1, r5
 800dd48:	42b1      	cmp	r1, r6
 800dd4a:	d334      	bcc.n	800ddb6 <rshift+0x96>
 800dd4c:	1a9b      	subs	r3, r3, r2
 800dd4e:	009b      	lsls	r3, r3, #2
 800dd50:	1eea      	subs	r2, r5, #3
 800dd52:	4296      	cmp	r6, r2
 800dd54:	bf38      	it	cc
 800dd56:	2300      	movcc	r3, #0
 800dd58:	4423      	add	r3, r4
 800dd5a:	e015      	b.n	800dd88 <rshift+0x68>
 800dd5c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dd60:	f1c1 0820 	rsb	r8, r1, #32
 800dd64:	40cf      	lsrs	r7, r1
 800dd66:	f105 0e04 	add.w	lr, r5, #4
 800dd6a:	46a1      	mov	r9, r4
 800dd6c:	4576      	cmp	r6, lr
 800dd6e:	46f4      	mov	ip, lr
 800dd70:	d815      	bhi.n	800dd9e <rshift+0x7e>
 800dd72:	1a9a      	subs	r2, r3, r2
 800dd74:	0092      	lsls	r2, r2, #2
 800dd76:	3a04      	subs	r2, #4
 800dd78:	3501      	adds	r5, #1
 800dd7a:	42ae      	cmp	r6, r5
 800dd7c:	bf38      	it	cc
 800dd7e:	2200      	movcc	r2, #0
 800dd80:	18a3      	adds	r3, r4, r2
 800dd82:	50a7      	str	r7, [r4, r2]
 800dd84:	b107      	cbz	r7, 800dd88 <rshift+0x68>
 800dd86:	3304      	adds	r3, #4
 800dd88:	1b1a      	subs	r2, r3, r4
 800dd8a:	42a3      	cmp	r3, r4
 800dd8c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dd90:	bf08      	it	eq
 800dd92:	2300      	moveq	r3, #0
 800dd94:	6102      	str	r2, [r0, #16]
 800dd96:	bf08      	it	eq
 800dd98:	6143      	streq	r3, [r0, #20]
 800dd9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd9e:	f8dc c000 	ldr.w	ip, [ip]
 800dda2:	fa0c fc08 	lsl.w	ip, ip, r8
 800dda6:	ea4c 0707 	orr.w	r7, ip, r7
 800ddaa:	f849 7b04 	str.w	r7, [r9], #4
 800ddae:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ddb2:	40cf      	lsrs	r7, r1
 800ddb4:	e7da      	b.n	800dd6c <rshift+0x4c>
 800ddb6:	f851 cb04 	ldr.w	ip, [r1], #4
 800ddba:	f847 cf04 	str.w	ip, [r7, #4]!
 800ddbe:	e7c3      	b.n	800dd48 <rshift+0x28>
 800ddc0:	4623      	mov	r3, r4
 800ddc2:	e7e1      	b.n	800dd88 <rshift+0x68>

0800ddc4 <__hexdig_fun>:
 800ddc4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ddc8:	2b09      	cmp	r3, #9
 800ddca:	d802      	bhi.n	800ddd2 <__hexdig_fun+0xe>
 800ddcc:	3820      	subs	r0, #32
 800ddce:	b2c0      	uxtb	r0, r0
 800ddd0:	4770      	bx	lr
 800ddd2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ddd6:	2b05      	cmp	r3, #5
 800ddd8:	d801      	bhi.n	800ddde <__hexdig_fun+0x1a>
 800ddda:	3847      	subs	r0, #71	; 0x47
 800dddc:	e7f7      	b.n	800ddce <__hexdig_fun+0xa>
 800ddde:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800dde2:	2b05      	cmp	r3, #5
 800dde4:	d801      	bhi.n	800ddea <__hexdig_fun+0x26>
 800dde6:	3827      	subs	r0, #39	; 0x27
 800dde8:	e7f1      	b.n	800ddce <__hexdig_fun+0xa>
 800ddea:	2000      	movs	r0, #0
 800ddec:	4770      	bx	lr
	...

0800ddf0 <__gethex>:
 800ddf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddf4:	4617      	mov	r7, r2
 800ddf6:	680a      	ldr	r2, [r1, #0]
 800ddf8:	b085      	sub	sp, #20
 800ddfa:	f102 0b02 	add.w	fp, r2, #2
 800ddfe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800de02:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800de06:	4681      	mov	r9, r0
 800de08:	468a      	mov	sl, r1
 800de0a:	9302      	str	r3, [sp, #8]
 800de0c:	32fe      	adds	r2, #254	; 0xfe
 800de0e:	eb02 030b 	add.w	r3, r2, fp
 800de12:	46d8      	mov	r8, fp
 800de14:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800de18:	9301      	str	r3, [sp, #4]
 800de1a:	2830      	cmp	r0, #48	; 0x30
 800de1c:	d0f7      	beq.n	800de0e <__gethex+0x1e>
 800de1e:	f7ff ffd1 	bl	800ddc4 <__hexdig_fun>
 800de22:	4604      	mov	r4, r0
 800de24:	2800      	cmp	r0, #0
 800de26:	d138      	bne.n	800de9a <__gethex+0xaa>
 800de28:	49a7      	ldr	r1, [pc, #668]	; (800e0c8 <__gethex+0x2d8>)
 800de2a:	2201      	movs	r2, #1
 800de2c:	4640      	mov	r0, r8
 800de2e:	f7ff fe26 	bl	800da7e <strncmp>
 800de32:	4606      	mov	r6, r0
 800de34:	2800      	cmp	r0, #0
 800de36:	d169      	bne.n	800df0c <__gethex+0x11c>
 800de38:	f898 0001 	ldrb.w	r0, [r8, #1]
 800de3c:	465d      	mov	r5, fp
 800de3e:	f7ff ffc1 	bl	800ddc4 <__hexdig_fun>
 800de42:	2800      	cmp	r0, #0
 800de44:	d064      	beq.n	800df10 <__gethex+0x120>
 800de46:	465a      	mov	r2, fp
 800de48:	7810      	ldrb	r0, [r2, #0]
 800de4a:	2830      	cmp	r0, #48	; 0x30
 800de4c:	4690      	mov	r8, r2
 800de4e:	f102 0201 	add.w	r2, r2, #1
 800de52:	d0f9      	beq.n	800de48 <__gethex+0x58>
 800de54:	f7ff ffb6 	bl	800ddc4 <__hexdig_fun>
 800de58:	2301      	movs	r3, #1
 800de5a:	fab0 f480 	clz	r4, r0
 800de5e:	0964      	lsrs	r4, r4, #5
 800de60:	465e      	mov	r6, fp
 800de62:	9301      	str	r3, [sp, #4]
 800de64:	4642      	mov	r2, r8
 800de66:	4615      	mov	r5, r2
 800de68:	3201      	adds	r2, #1
 800de6a:	7828      	ldrb	r0, [r5, #0]
 800de6c:	f7ff ffaa 	bl	800ddc4 <__hexdig_fun>
 800de70:	2800      	cmp	r0, #0
 800de72:	d1f8      	bne.n	800de66 <__gethex+0x76>
 800de74:	4994      	ldr	r1, [pc, #592]	; (800e0c8 <__gethex+0x2d8>)
 800de76:	2201      	movs	r2, #1
 800de78:	4628      	mov	r0, r5
 800de7a:	f7ff fe00 	bl	800da7e <strncmp>
 800de7e:	b978      	cbnz	r0, 800dea0 <__gethex+0xb0>
 800de80:	b946      	cbnz	r6, 800de94 <__gethex+0xa4>
 800de82:	1c6e      	adds	r6, r5, #1
 800de84:	4632      	mov	r2, r6
 800de86:	4615      	mov	r5, r2
 800de88:	3201      	adds	r2, #1
 800de8a:	7828      	ldrb	r0, [r5, #0]
 800de8c:	f7ff ff9a 	bl	800ddc4 <__hexdig_fun>
 800de90:	2800      	cmp	r0, #0
 800de92:	d1f8      	bne.n	800de86 <__gethex+0x96>
 800de94:	1b73      	subs	r3, r6, r5
 800de96:	009e      	lsls	r6, r3, #2
 800de98:	e004      	b.n	800dea4 <__gethex+0xb4>
 800de9a:	2400      	movs	r4, #0
 800de9c:	4626      	mov	r6, r4
 800de9e:	e7e1      	b.n	800de64 <__gethex+0x74>
 800dea0:	2e00      	cmp	r6, #0
 800dea2:	d1f7      	bne.n	800de94 <__gethex+0xa4>
 800dea4:	782b      	ldrb	r3, [r5, #0]
 800dea6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800deaa:	2b50      	cmp	r3, #80	; 0x50
 800deac:	d13d      	bne.n	800df2a <__gethex+0x13a>
 800deae:	786b      	ldrb	r3, [r5, #1]
 800deb0:	2b2b      	cmp	r3, #43	; 0x2b
 800deb2:	d02f      	beq.n	800df14 <__gethex+0x124>
 800deb4:	2b2d      	cmp	r3, #45	; 0x2d
 800deb6:	d031      	beq.n	800df1c <__gethex+0x12c>
 800deb8:	1c69      	adds	r1, r5, #1
 800deba:	f04f 0b00 	mov.w	fp, #0
 800debe:	7808      	ldrb	r0, [r1, #0]
 800dec0:	f7ff ff80 	bl	800ddc4 <__hexdig_fun>
 800dec4:	1e42      	subs	r2, r0, #1
 800dec6:	b2d2      	uxtb	r2, r2
 800dec8:	2a18      	cmp	r2, #24
 800deca:	d82e      	bhi.n	800df2a <__gethex+0x13a>
 800decc:	f1a0 0210 	sub.w	r2, r0, #16
 800ded0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ded4:	f7ff ff76 	bl	800ddc4 <__hexdig_fun>
 800ded8:	f100 3cff 	add.w	ip, r0, #4294967295
 800dedc:	fa5f fc8c 	uxtb.w	ip, ip
 800dee0:	f1bc 0f18 	cmp.w	ip, #24
 800dee4:	d91d      	bls.n	800df22 <__gethex+0x132>
 800dee6:	f1bb 0f00 	cmp.w	fp, #0
 800deea:	d000      	beq.n	800deee <__gethex+0xfe>
 800deec:	4252      	negs	r2, r2
 800deee:	4416      	add	r6, r2
 800def0:	f8ca 1000 	str.w	r1, [sl]
 800def4:	b1dc      	cbz	r4, 800df2e <__gethex+0x13e>
 800def6:	9b01      	ldr	r3, [sp, #4]
 800def8:	2b00      	cmp	r3, #0
 800defa:	bf14      	ite	ne
 800defc:	f04f 0800 	movne.w	r8, #0
 800df00:	f04f 0806 	moveq.w	r8, #6
 800df04:	4640      	mov	r0, r8
 800df06:	b005      	add	sp, #20
 800df08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df0c:	4645      	mov	r5, r8
 800df0e:	4626      	mov	r6, r4
 800df10:	2401      	movs	r4, #1
 800df12:	e7c7      	b.n	800dea4 <__gethex+0xb4>
 800df14:	f04f 0b00 	mov.w	fp, #0
 800df18:	1ca9      	adds	r1, r5, #2
 800df1a:	e7d0      	b.n	800debe <__gethex+0xce>
 800df1c:	f04f 0b01 	mov.w	fp, #1
 800df20:	e7fa      	b.n	800df18 <__gethex+0x128>
 800df22:	230a      	movs	r3, #10
 800df24:	fb03 0002 	mla	r0, r3, r2, r0
 800df28:	e7d0      	b.n	800decc <__gethex+0xdc>
 800df2a:	4629      	mov	r1, r5
 800df2c:	e7e0      	b.n	800def0 <__gethex+0x100>
 800df2e:	eba5 0308 	sub.w	r3, r5, r8
 800df32:	3b01      	subs	r3, #1
 800df34:	4621      	mov	r1, r4
 800df36:	2b07      	cmp	r3, #7
 800df38:	dc0a      	bgt.n	800df50 <__gethex+0x160>
 800df3a:	4648      	mov	r0, r9
 800df3c:	f000 fa5a 	bl	800e3f4 <_Balloc>
 800df40:	4604      	mov	r4, r0
 800df42:	b940      	cbnz	r0, 800df56 <__gethex+0x166>
 800df44:	4b61      	ldr	r3, [pc, #388]	; (800e0cc <__gethex+0x2dc>)
 800df46:	4602      	mov	r2, r0
 800df48:	21e4      	movs	r1, #228	; 0xe4
 800df4a:	4861      	ldr	r0, [pc, #388]	; (800e0d0 <__gethex+0x2e0>)
 800df4c:	f001 fe58 	bl	800fc00 <__assert_func>
 800df50:	3101      	adds	r1, #1
 800df52:	105b      	asrs	r3, r3, #1
 800df54:	e7ef      	b.n	800df36 <__gethex+0x146>
 800df56:	f100 0a14 	add.w	sl, r0, #20
 800df5a:	2300      	movs	r3, #0
 800df5c:	495a      	ldr	r1, [pc, #360]	; (800e0c8 <__gethex+0x2d8>)
 800df5e:	f8cd a004 	str.w	sl, [sp, #4]
 800df62:	469b      	mov	fp, r3
 800df64:	45a8      	cmp	r8, r5
 800df66:	d342      	bcc.n	800dfee <__gethex+0x1fe>
 800df68:	9801      	ldr	r0, [sp, #4]
 800df6a:	f840 bb04 	str.w	fp, [r0], #4
 800df6e:	eba0 000a 	sub.w	r0, r0, sl
 800df72:	1080      	asrs	r0, r0, #2
 800df74:	6120      	str	r0, [r4, #16]
 800df76:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800df7a:	4658      	mov	r0, fp
 800df7c:	f000 fb2c 	bl	800e5d8 <__hi0bits>
 800df80:	683d      	ldr	r5, [r7, #0]
 800df82:	eba8 0000 	sub.w	r0, r8, r0
 800df86:	42a8      	cmp	r0, r5
 800df88:	dd59      	ble.n	800e03e <__gethex+0x24e>
 800df8a:	eba0 0805 	sub.w	r8, r0, r5
 800df8e:	4641      	mov	r1, r8
 800df90:	4620      	mov	r0, r4
 800df92:	f000 febb 	bl	800ed0c <__any_on>
 800df96:	4683      	mov	fp, r0
 800df98:	b1b8      	cbz	r0, 800dfca <__gethex+0x1da>
 800df9a:	f108 33ff 	add.w	r3, r8, #4294967295
 800df9e:	1159      	asrs	r1, r3, #5
 800dfa0:	f003 021f 	and.w	r2, r3, #31
 800dfa4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800dfa8:	f04f 0b01 	mov.w	fp, #1
 800dfac:	fa0b f202 	lsl.w	r2, fp, r2
 800dfb0:	420a      	tst	r2, r1
 800dfb2:	d00a      	beq.n	800dfca <__gethex+0x1da>
 800dfb4:	455b      	cmp	r3, fp
 800dfb6:	dd06      	ble.n	800dfc6 <__gethex+0x1d6>
 800dfb8:	f1a8 0102 	sub.w	r1, r8, #2
 800dfbc:	4620      	mov	r0, r4
 800dfbe:	f000 fea5 	bl	800ed0c <__any_on>
 800dfc2:	2800      	cmp	r0, #0
 800dfc4:	d138      	bne.n	800e038 <__gethex+0x248>
 800dfc6:	f04f 0b02 	mov.w	fp, #2
 800dfca:	4641      	mov	r1, r8
 800dfcc:	4620      	mov	r0, r4
 800dfce:	f7ff fea7 	bl	800dd20 <rshift>
 800dfd2:	4446      	add	r6, r8
 800dfd4:	68bb      	ldr	r3, [r7, #8]
 800dfd6:	42b3      	cmp	r3, r6
 800dfd8:	da41      	bge.n	800e05e <__gethex+0x26e>
 800dfda:	4621      	mov	r1, r4
 800dfdc:	4648      	mov	r0, r9
 800dfde:	f000 fa49 	bl	800e474 <_Bfree>
 800dfe2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	6013      	str	r3, [r2, #0]
 800dfe8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800dfec:	e78a      	b.n	800df04 <__gethex+0x114>
 800dfee:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800dff2:	2a2e      	cmp	r2, #46	; 0x2e
 800dff4:	d014      	beq.n	800e020 <__gethex+0x230>
 800dff6:	2b20      	cmp	r3, #32
 800dff8:	d106      	bne.n	800e008 <__gethex+0x218>
 800dffa:	9b01      	ldr	r3, [sp, #4]
 800dffc:	f843 bb04 	str.w	fp, [r3], #4
 800e000:	f04f 0b00 	mov.w	fp, #0
 800e004:	9301      	str	r3, [sp, #4]
 800e006:	465b      	mov	r3, fp
 800e008:	7828      	ldrb	r0, [r5, #0]
 800e00a:	9303      	str	r3, [sp, #12]
 800e00c:	f7ff feda 	bl	800ddc4 <__hexdig_fun>
 800e010:	9b03      	ldr	r3, [sp, #12]
 800e012:	f000 000f 	and.w	r0, r0, #15
 800e016:	4098      	lsls	r0, r3
 800e018:	ea4b 0b00 	orr.w	fp, fp, r0
 800e01c:	3304      	adds	r3, #4
 800e01e:	e7a1      	b.n	800df64 <__gethex+0x174>
 800e020:	45a8      	cmp	r8, r5
 800e022:	d8e8      	bhi.n	800dff6 <__gethex+0x206>
 800e024:	2201      	movs	r2, #1
 800e026:	4628      	mov	r0, r5
 800e028:	9303      	str	r3, [sp, #12]
 800e02a:	f7ff fd28 	bl	800da7e <strncmp>
 800e02e:	4926      	ldr	r1, [pc, #152]	; (800e0c8 <__gethex+0x2d8>)
 800e030:	9b03      	ldr	r3, [sp, #12]
 800e032:	2800      	cmp	r0, #0
 800e034:	d1df      	bne.n	800dff6 <__gethex+0x206>
 800e036:	e795      	b.n	800df64 <__gethex+0x174>
 800e038:	f04f 0b03 	mov.w	fp, #3
 800e03c:	e7c5      	b.n	800dfca <__gethex+0x1da>
 800e03e:	da0b      	bge.n	800e058 <__gethex+0x268>
 800e040:	eba5 0800 	sub.w	r8, r5, r0
 800e044:	4621      	mov	r1, r4
 800e046:	4642      	mov	r2, r8
 800e048:	4648      	mov	r0, r9
 800e04a:	f000 fc2d 	bl	800e8a8 <__lshift>
 800e04e:	eba6 0608 	sub.w	r6, r6, r8
 800e052:	4604      	mov	r4, r0
 800e054:	f100 0a14 	add.w	sl, r0, #20
 800e058:	f04f 0b00 	mov.w	fp, #0
 800e05c:	e7ba      	b.n	800dfd4 <__gethex+0x1e4>
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	42b3      	cmp	r3, r6
 800e062:	dd73      	ble.n	800e14c <__gethex+0x35c>
 800e064:	1b9e      	subs	r6, r3, r6
 800e066:	42b5      	cmp	r5, r6
 800e068:	dc34      	bgt.n	800e0d4 <__gethex+0x2e4>
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	2b02      	cmp	r3, #2
 800e06e:	d023      	beq.n	800e0b8 <__gethex+0x2c8>
 800e070:	2b03      	cmp	r3, #3
 800e072:	d025      	beq.n	800e0c0 <__gethex+0x2d0>
 800e074:	2b01      	cmp	r3, #1
 800e076:	d115      	bne.n	800e0a4 <__gethex+0x2b4>
 800e078:	42b5      	cmp	r5, r6
 800e07a:	d113      	bne.n	800e0a4 <__gethex+0x2b4>
 800e07c:	2d01      	cmp	r5, #1
 800e07e:	d10b      	bne.n	800e098 <__gethex+0x2a8>
 800e080:	9a02      	ldr	r2, [sp, #8]
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	6013      	str	r3, [r2, #0]
 800e086:	2301      	movs	r3, #1
 800e088:	6123      	str	r3, [r4, #16]
 800e08a:	f8ca 3000 	str.w	r3, [sl]
 800e08e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e090:	f04f 0862 	mov.w	r8, #98	; 0x62
 800e094:	601c      	str	r4, [r3, #0]
 800e096:	e735      	b.n	800df04 <__gethex+0x114>
 800e098:	1e69      	subs	r1, r5, #1
 800e09a:	4620      	mov	r0, r4
 800e09c:	f000 fe36 	bl	800ed0c <__any_on>
 800e0a0:	2800      	cmp	r0, #0
 800e0a2:	d1ed      	bne.n	800e080 <__gethex+0x290>
 800e0a4:	4621      	mov	r1, r4
 800e0a6:	4648      	mov	r0, r9
 800e0a8:	f000 f9e4 	bl	800e474 <_Bfree>
 800e0ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	6013      	str	r3, [r2, #0]
 800e0b2:	f04f 0850 	mov.w	r8, #80	; 0x50
 800e0b6:	e725      	b.n	800df04 <__gethex+0x114>
 800e0b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d1f2      	bne.n	800e0a4 <__gethex+0x2b4>
 800e0be:	e7df      	b.n	800e080 <__gethex+0x290>
 800e0c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d1dc      	bne.n	800e080 <__gethex+0x290>
 800e0c6:	e7ed      	b.n	800e0a4 <__gethex+0x2b4>
 800e0c8:	08010648 	.word	0x08010648
 800e0cc:	080107b1 	.word	0x080107b1
 800e0d0:	080107c2 	.word	0x080107c2
 800e0d4:	f106 38ff 	add.w	r8, r6, #4294967295
 800e0d8:	f1bb 0f00 	cmp.w	fp, #0
 800e0dc:	d133      	bne.n	800e146 <__gethex+0x356>
 800e0de:	f1b8 0f00 	cmp.w	r8, #0
 800e0e2:	d004      	beq.n	800e0ee <__gethex+0x2fe>
 800e0e4:	4641      	mov	r1, r8
 800e0e6:	4620      	mov	r0, r4
 800e0e8:	f000 fe10 	bl	800ed0c <__any_on>
 800e0ec:	4683      	mov	fp, r0
 800e0ee:	ea4f 1268 	mov.w	r2, r8, asr #5
 800e0f2:	2301      	movs	r3, #1
 800e0f4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e0f8:	f008 081f 	and.w	r8, r8, #31
 800e0fc:	fa03 f308 	lsl.w	r3, r3, r8
 800e100:	4213      	tst	r3, r2
 800e102:	4631      	mov	r1, r6
 800e104:	4620      	mov	r0, r4
 800e106:	bf18      	it	ne
 800e108:	f04b 0b02 	orrne.w	fp, fp, #2
 800e10c:	1bad      	subs	r5, r5, r6
 800e10e:	f7ff fe07 	bl	800dd20 <rshift>
 800e112:	687e      	ldr	r6, [r7, #4]
 800e114:	f04f 0802 	mov.w	r8, #2
 800e118:	f1bb 0f00 	cmp.w	fp, #0
 800e11c:	d04a      	beq.n	800e1b4 <__gethex+0x3c4>
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	2b02      	cmp	r3, #2
 800e122:	d016      	beq.n	800e152 <__gethex+0x362>
 800e124:	2b03      	cmp	r3, #3
 800e126:	d018      	beq.n	800e15a <__gethex+0x36a>
 800e128:	2b01      	cmp	r3, #1
 800e12a:	d109      	bne.n	800e140 <__gethex+0x350>
 800e12c:	f01b 0f02 	tst.w	fp, #2
 800e130:	d006      	beq.n	800e140 <__gethex+0x350>
 800e132:	f8da 3000 	ldr.w	r3, [sl]
 800e136:	ea4b 0b03 	orr.w	fp, fp, r3
 800e13a:	f01b 0f01 	tst.w	fp, #1
 800e13e:	d10f      	bne.n	800e160 <__gethex+0x370>
 800e140:	f048 0810 	orr.w	r8, r8, #16
 800e144:	e036      	b.n	800e1b4 <__gethex+0x3c4>
 800e146:	f04f 0b01 	mov.w	fp, #1
 800e14a:	e7d0      	b.n	800e0ee <__gethex+0x2fe>
 800e14c:	f04f 0801 	mov.w	r8, #1
 800e150:	e7e2      	b.n	800e118 <__gethex+0x328>
 800e152:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e154:	f1c3 0301 	rsb	r3, r3, #1
 800e158:	930f      	str	r3, [sp, #60]	; 0x3c
 800e15a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d0ef      	beq.n	800e140 <__gethex+0x350>
 800e160:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e164:	f104 0214 	add.w	r2, r4, #20
 800e168:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800e16c:	9301      	str	r3, [sp, #4]
 800e16e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800e172:	2300      	movs	r3, #0
 800e174:	4694      	mov	ip, r2
 800e176:	f852 1b04 	ldr.w	r1, [r2], #4
 800e17a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800e17e:	d01e      	beq.n	800e1be <__gethex+0x3ce>
 800e180:	3101      	adds	r1, #1
 800e182:	f8cc 1000 	str.w	r1, [ip]
 800e186:	f1b8 0f02 	cmp.w	r8, #2
 800e18a:	f104 0214 	add.w	r2, r4, #20
 800e18e:	d13d      	bne.n	800e20c <__gethex+0x41c>
 800e190:	683b      	ldr	r3, [r7, #0]
 800e192:	3b01      	subs	r3, #1
 800e194:	42ab      	cmp	r3, r5
 800e196:	d10b      	bne.n	800e1b0 <__gethex+0x3c0>
 800e198:	1169      	asrs	r1, r5, #5
 800e19a:	2301      	movs	r3, #1
 800e19c:	f005 051f 	and.w	r5, r5, #31
 800e1a0:	fa03 f505 	lsl.w	r5, r3, r5
 800e1a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e1a8:	421d      	tst	r5, r3
 800e1aa:	bf18      	it	ne
 800e1ac:	f04f 0801 	movne.w	r8, #1
 800e1b0:	f048 0820 	orr.w	r8, r8, #32
 800e1b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e1b6:	601c      	str	r4, [r3, #0]
 800e1b8:	9b02      	ldr	r3, [sp, #8]
 800e1ba:	601e      	str	r6, [r3, #0]
 800e1bc:	e6a2      	b.n	800df04 <__gethex+0x114>
 800e1be:	4290      	cmp	r0, r2
 800e1c0:	f842 3c04 	str.w	r3, [r2, #-4]
 800e1c4:	d8d6      	bhi.n	800e174 <__gethex+0x384>
 800e1c6:	68a2      	ldr	r2, [r4, #8]
 800e1c8:	4593      	cmp	fp, r2
 800e1ca:	db17      	blt.n	800e1fc <__gethex+0x40c>
 800e1cc:	6861      	ldr	r1, [r4, #4]
 800e1ce:	4648      	mov	r0, r9
 800e1d0:	3101      	adds	r1, #1
 800e1d2:	f000 f90f 	bl	800e3f4 <_Balloc>
 800e1d6:	4682      	mov	sl, r0
 800e1d8:	b918      	cbnz	r0, 800e1e2 <__gethex+0x3f2>
 800e1da:	4b1b      	ldr	r3, [pc, #108]	; (800e248 <__gethex+0x458>)
 800e1dc:	4602      	mov	r2, r0
 800e1de:	2184      	movs	r1, #132	; 0x84
 800e1e0:	e6b3      	b.n	800df4a <__gethex+0x15a>
 800e1e2:	6922      	ldr	r2, [r4, #16]
 800e1e4:	3202      	adds	r2, #2
 800e1e6:	f104 010c 	add.w	r1, r4, #12
 800e1ea:	0092      	lsls	r2, r2, #2
 800e1ec:	300c      	adds	r0, #12
 800e1ee:	f7ff fd32 	bl	800dc56 <memcpy>
 800e1f2:	4621      	mov	r1, r4
 800e1f4:	4648      	mov	r0, r9
 800e1f6:	f000 f93d 	bl	800e474 <_Bfree>
 800e1fa:	4654      	mov	r4, sl
 800e1fc:	6922      	ldr	r2, [r4, #16]
 800e1fe:	1c51      	adds	r1, r2, #1
 800e200:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800e204:	6121      	str	r1, [r4, #16]
 800e206:	2101      	movs	r1, #1
 800e208:	6151      	str	r1, [r2, #20]
 800e20a:	e7bc      	b.n	800e186 <__gethex+0x396>
 800e20c:	6921      	ldr	r1, [r4, #16]
 800e20e:	4559      	cmp	r1, fp
 800e210:	dd0b      	ble.n	800e22a <__gethex+0x43a>
 800e212:	2101      	movs	r1, #1
 800e214:	4620      	mov	r0, r4
 800e216:	f7ff fd83 	bl	800dd20 <rshift>
 800e21a:	68bb      	ldr	r3, [r7, #8]
 800e21c:	3601      	adds	r6, #1
 800e21e:	42b3      	cmp	r3, r6
 800e220:	f6ff aedb 	blt.w	800dfda <__gethex+0x1ea>
 800e224:	f04f 0801 	mov.w	r8, #1
 800e228:	e7c2      	b.n	800e1b0 <__gethex+0x3c0>
 800e22a:	f015 051f 	ands.w	r5, r5, #31
 800e22e:	d0f9      	beq.n	800e224 <__gethex+0x434>
 800e230:	9b01      	ldr	r3, [sp, #4]
 800e232:	441a      	add	r2, r3
 800e234:	f1c5 0520 	rsb	r5, r5, #32
 800e238:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800e23c:	f000 f9cc 	bl	800e5d8 <__hi0bits>
 800e240:	42a8      	cmp	r0, r5
 800e242:	dbe6      	blt.n	800e212 <__gethex+0x422>
 800e244:	e7ee      	b.n	800e224 <__gethex+0x434>
 800e246:	bf00      	nop
 800e248:	080107b1 	.word	0x080107b1

0800e24c <L_shift>:
 800e24c:	f1c2 0208 	rsb	r2, r2, #8
 800e250:	0092      	lsls	r2, r2, #2
 800e252:	b570      	push	{r4, r5, r6, lr}
 800e254:	f1c2 0620 	rsb	r6, r2, #32
 800e258:	6843      	ldr	r3, [r0, #4]
 800e25a:	6804      	ldr	r4, [r0, #0]
 800e25c:	fa03 f506 	lsl.w	r5, r3, r6
 800e260:	432c      	orrs	r4, r5
 800e262:	40d3      	lsrs	r3, r2
 800e264:	6004      	str	r4, [r0, #0]
 800e266:	f840 3f04 	str.w	r3, [r0, #4]!
 800e26a:	4288      	cmp	r0, r1
 800e26c:	d3f4      	bcc.n	800e258 <L_shift+0xc>
 800e26e:	bd70      	pop	{r4, r5, r6, pc}

0800e270 <__match>:
 800e270:	b530      	push	{r4, r5, lr}
 800e272:	6803      	ldr	r3, [r0, #0]
 800e274:	3301      	adds	r3, #1
 800e276:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e27a:	b914      	cbnz	r4, 800e282 <__match+0x12>
 800e27c:	6003      	str	r3, [r0, #0]
 800e27e:	2001      	movs	r0, #1
 800e280:	bd30      	pop	{r4, r5, pc}
 800e282:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e286:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e28a:	2d19      	cmp	r5, #25
 800e28c:	bf98      	it	ls
 800e28e:	3220      	addls	r2, #32
 800e290:	42a2      	cmp	r2, r4
 800e292:	d0f0      	beq.n	800e276 <__match+0x6>
 800e294:	2000      	movs	r0, #0
 800e296:	e7f3      	b.n	800e280 <__match+0x10>

0800e298 <__hexnan>:
 800e298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e29c:	680b      	ldr	r3, [r1, #0]
 800e29e:	6801      	ldr	r1, [r0, #0]
 800e2a0:	115e      	asrs	r6, r3, #5
 800e2a2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e2a6:	f013 031f 	ands.w	r3, r3, #31
 800e2aa:	b087      	sub	sp, #28
 800e2ac:	bf18      	it	ne
 800e2ae:	3604      	addne	r6, #4
 800e2b0:	2500      	movs	r5, #0
 800e2b2:	1f37      	subs	r7, r6, #4
 800e2b4:	4682      	mov	sl, r0
 800e2b6:	4690      	mov	r8, r2
 800e2b8:	9301      	str	r3, [sp, #4]
 800e2ba:	f846 5c04 	str.w	r5, [r6, #-4]
 800e2be:	46b9      	mov	r9, r7
 800e2c0:	463c      	mov	r4, r7
 800e2c2:	9502      	str	r5, [sp, #8]
 800e2c4:	46ab      	mov	fp, r5
 800e2c6:	784a      	ldrb	r2, [r1, #1]
 800e2c8:	1c4b      	adds	r3, r1, #1
 800e2ca:	9303      	str	r3, [sp, #12]
 800e2cc:	b342      	cbz	r2, 800e320 <__hexnan+0x88>
 800e2ce:	4610      	mov	r0, r2
 800e2d0:	9105      	str	r1, [sp, #20]
 800e2d2:	9204      	str	r2, [sp, #16]
 800e2d4:	f7ff fd76 	bl	800ddc4 <__hexdig_fun>
 800e2d8:	2800      	cmp	r0, #0
 800e2da:	d14f      	bne.n	800e37c <__hexnan+0xe4>
 800e2dc:	9a04      	ldr	r2, [sp, #16]
 800e2de:	9905      	ldr	r1, [sp, #20]
 800e2e0:	2a20      	cmp	r2, #32
 800e2e2:	d818      	bhi.n	800e316 <__hexnan+0x7e>
 800e2e4:	9b02      	ldr	r3, [sp, #8]
 800e2e6:	459b      	cmp	fp, r3
 800e2e8:	dd13      	ble.n	800e312 <__hexnan+0x7a>
 800e2ea:	454c      	cmp	r4, r9
 800e2ec:	d206      	bcs.n	800e2fc <__hexnan+0x64>
 800e2ee:	2d07      	cmp	r5, #7
 800e2f0:	dc04      	bgt.n	800e2fc <__hexnan+0x64>
 800e2f2:	462a      	mov	r2, r5
 800e2f4:	4649      	mov	r1, r9
 800e2f6:	4620      	mov	r0, r4
 800e2f8:	f7ff ffa8 	bl	800e24c <L_shift>
 800e2fc:	4544      	cmp	r4, r8
 800e2fe:	d950      	bls.n	800e3a2 <__hexnan+0x10a>
 800e300:	2300      	movs	r3, #0
 800e302:	f1a4 0904 	sub.w	r9, r4, #4
 800e306:	f844 3c04 	str.w	r3, [r4, #-4]
 800e30a:	f8cd b008 	str.w	fp, [sp, #8]
 800e30e:	464c      	mov	r4, r9
 800e310:	461d      	mov	r5, r3
 800e312:	9903      	ldr	r1, [sp, #12]
 800e314:	e7d7      	b.n	800e2c6 <__hexnan+0x2e>
 800e316:	2a29      	cmp	r2, #41	; 0x29
 800e318:	d155      	bne.n	800e3c6 <__hexnan+0x12e>
 800e31a:	3102      	adds	r1, #2
 800e31c:	f8ca 1000 	str.w	r1, [sl]
 800e320:	f1bb 0f00 	cmp.w	fp, #0
 800e324:	d04f      	beq.n	800e3c6 <__hexnan+0x12e>
 800e326:	454c      	cmp	r4, r9
 800e328:	d206      	bcs.n	800e338 <__hexnan+0xa0>
 800e32a:	2d07      	cmp	r5, #7
 800e32c:	dc04      	bgt.n	800e338 <__hexnan+0xa0>
 800e32e:	462a      	mov	r2, r5
 800e330:	4649      	mov	r1, r9
 800e332:	4620      	mov	r0, r4
 800e334:	f7ff ff8a 	bl	800e24c <L_shift>
 800e338:	4544      	cmp	r4, r8
 800e33a:	d934      	bls.n	800e3a6 <__hexnan+0x10e>
 800e33c:	f1a8 0204 	sub.w	r2, r8, #4
 800e340:	4623      	mov	r3, r4
 800e342:	f853 1b04 	ldr.w	r1, [r3], #4
 800e346:	f842 1f04 	str.w	r1, [r2, #4]!
 800e34a:	429f      	cmp	r7, r3
 800e34c:	d2f9      	bcs.n	800e342 <__hexnan+0xaa>
 800e34e:	1b3b      	subs	r3, r7, r4
 800e350:	f023 0303 	bic.w	r3, r3, #3
 800e354:	3304      	adds	r3, #4
 800e356:	3e03      	subs	r6, #3
 800e358:	3401      	adds	r4, #1
 800e35a:	42a6      	cmp	r6, r4
 800e35c:	bf38      	it	cc
 800e35e:	2304      	movcc	r3, #4
 800e360:	4443      	add	r3, r8
 800e362:	2200      	movs	r2, #0
 800e364:	f843 2b04 	str.w	r2, [r3], #4
 800e368:	429f      	cmp	r7, r3
 800e36a:	d2fb      	bcs.n	800e364 <__hexnan+0xcc>
 800e36c:	683b      	ldr	r3, [r7, #0]
 800e36e:	b91b      	cbnz	r3, 800e378 <__hexnan+0xe0>
 800e370:	4547      	cmp	r7, r8
 800e372:	d126      	bne.n	800e3c2 <__hexnan+0x12a>
 800e374:	2301      	movs	r3, #1
 800e376:	603b      	str	r3, [r7, #0]
 800e378:	2005      	movs	r0, #5
 800e37a:	e025      	b.n	800e3c8 <__hexnan+0x130>
 800e37c:	3501      	adds	r5, #1
 800e37e:	2d08      	cmp	r5, #8
 800e380:	f10b 0b01 	add.w	fp, fp, #1
 800e384:	dd06      	ble.n	800e394 <__hexnan+0xfc>
 800e386:	4544      	cmp	r4, r8
 800e388:	d9c3      	bls.n	800e312 <__hexnan+0x7a>
 800e38a:	2300      	movs	r3, #0
 800e38c:	f844 3c04 	str.w	r3, [r4, #-4]
 800e390:	2501      	movs	r5, #1
 800e392:	3c04      	subs	r4, #4
 800e394:	6822      	ldr	r2, [r4, #0]
 800e396:	f000 000f 	and.w	r0, r0, #15
 800e39a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e39e:	6020      	str	r0, [r4, #0]
 800e3a0:	e7b7      	b.n	800e312 <__hexnan+0x7a>
 800e3a2:	2508      	movs	r5, #8
 800e3a4:	e7b5      	b.n	800e312 <__hexnan+0x7a>
 800e3a6:	9b01      	ldr	r3, [sp, #4]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d0df      	beq.n	800e36c <__hexnan+0xd4>
 800e3ac:	f1c3 0320 	rsb	r3, r3, #32
 800e3b0:	f04f 32ff 	mov.w	r2, #4294967295
 800e3b4:	40da      	lsrs	r2, r3
 800e3b6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e3ba:	4013      	ands	r3, r2
 800e3bc:	f846 3c04 	str.w	r3, [r6, #-4]
 800e3c0:	e7d4      	b.n	800e36c <__hexnan+0xd4>
 800e3c2:	3f04      	subs	r7, #4
 800e3c4:	e7d2      	b.n	800e36c <__hexnan+0xd4>
 800e3c6:	2004      	movs	r0, #4
 800e3c8:	b007      	add	sp, #28
 800e3ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e3ce <__ascii_mbtowc>:
 800e3ce:	b082      	sub	sp, #8
 800e3d0:	b901      	cbnz	r1, 800e3d4 <__ascii_mbtowc+0x6>
 800e3d2:	a901      	add	r1, sp, #4
 800e3d4:	b142      	cbz	r2, 800e3e8 <__ascii_mbtowc+0x1a>
 800e3d6:	b14b      	cbz	r3, 800e3ec <__ascii_mbtowc+0x1e>
 800e3d8:	7813      	ldrb	r3, [r2, #0]
 800e3da:	600b      	str	r3, [r1, #0]
 800e3dc:	7812      	ldrb	r2, [r2, #0]
 800e3de:	1e10      	subs	r0, r2, #0
 800e3e0:	bf18      	it	ne
 800e3e2:	2001      	movne	r0, #1
 800e3e4:	b002      	add	sp, #8
 800e3e6:	4770      	bx	lr
 800e3e8:	4610      	mov	r0, r2
 800e3ea:	e7fb      	b.n	800e3e4 <__ascii_mbtowc+0x16>
 800e3ec:	f06f 0001 	mvn.w	r0, #1
 800e3f0:	e7f8      	b.n	800e3e4 <__ascii_mbtowc+0x16>
	...

0800e3f4 <_Balloc>:
 800e3f4:	b570      	push	{r4, r5, r6, lr}
 800e3f6:	69c6      	ldr	r6, [r0, #28]
 800e3f8:	4604      	mov	r4, r0
 800e3fa:	460d      	mov	r5, r1
 800e3fc:	b976      	cbnz	r6, 800e41c <_Balloc+0x28>
 800e3fe:	2010      	movs	r0, #16
 800e400:	f7fe fad4 	bl	800c9ac <malloc>
 800e404:	4602      	mov	r2, r0
 800e406:	61e0      	str	r0, [r4, #28]
 800e408:	b920      	cbnz	r0, 800e414 <_Balloc+0x20>
 800e40a:	4b18      	ldr	r3, [pc, #96]	; (800e46c <_Balloc+0x78>)
 800e40c:	4818      	ldr	r0, [pc, #96]	; (800e470 <_Balloc+0x7c>)
 800e40e:	216b      	movs	r1, #107	; 0x6b
 800e410:	f001 fbf6 	bl	800fc00 <__assert_func>
 800e414:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e418:	6006      	str	r6, [r0, #0]
 800e41a:	60c6      	str	r6, [r0, #12]
 800e41c:	69e6      	ldr	r6, [r4, #28]
 800e41e:	68f3      	ldr	r3, [r6, #12]
 800e420:	b183      	cbz	r3, 800e444 <_Balloc+0x50>
 800e422:	69e3      	ldr	r3, [r4, #28]
 800e424:	68db      	ldr	r3, [r3, #12]
 800e426:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e42a:	b9b8      	cbnz	r0, 800e45c <_Balloc+0x68>
 800e42c:	2101      	movs	r1, #1
 800e42e:	fa01 f605 	lsl.w	r6, r1, r5
 800e432:	1d72      	adds	r2, r6, #5
 800e434:	0092      	lsls	r2, r2, #2
 800e436:	4620      	mov	r0, r4
 800e438:	f001 fc00 	bl	800fc3c <_calloc_r>
 800e43c:	b160      	cbz	r0, 800e458 <_Balloc+0x64>
 800e43e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e442:	e00e      	b.n	800e462 <_Balloc+0x6e>
 800e444:	2221      	movs	r2, #33	; 0x21
 800e446:	2104      	movs	r1, #4
 800e448:	4620      	mov	r0, r4
 800e44a:	f001 fbf7 	bl	800fc3c <_calloc_r>
 800e44e:	69e3      	ldr	r3, [r4, #28]
 800e450:	60f0      	str	r0, [r6, #12]
 800e452:	68db      	ldr	r3, [r3, #12]
 800e454:	2b00      	cmp	r3, #0
 800e456:	d1e4      	bne.n	800e422 <_Balloc+0x2e>
 800e458:	2000      	movs	r0, #0
 800e45a:	bd70      	pop	{r4, r5, r6, pc}
 800e45c:	6802      	ldr	r2, [r0, #0]
 800e45e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e462:	2300      	movs	r3, #0
 800e464:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e468:	e7f7      	b.n	800e45a <_Balloc+0x66>
 800e46a:	bf00      	nop
 800e46c:	08010822 	.word	0x08010822
 800e470:	08010839 	.word	0x08010839

0800e474 <_Bfree>:
 800e474:	b570      	push	{r4, r5, r6, lr}
 800e476:	69c6      	ldr	r6, [r0, #28]
 800e478:	4605      	mov	r5, r0
 800e47a:	460c      	mov	r4, r1
 800e47c:	b976      	cbnz	r6, 800e49c <_Bfree+0x28>
 800e47e:	2010      	movs	r0, #16
 800e480:	f7fe fa94 	bl	800c9ac <malloc>
 800e484:	4602      	mov	r2, r0
 800e486:	61e8      	str	r0, [r5, #28]
 800e488:	b920      	cbnz	r0, 800e494 <_Bfree+0x20>
 800e48a:	4b09      	ldr	r3, [pc, #36]	; (800e4b0 <_Bfree+0x3c>)
 800e48c:	4809      	ldr	r0, [pc, #36]	; (800e4b4 <_Bfree+0x40>)
 800e48e:	218f      	movs	r1, #143	; 0x8f
 800e490:	f001 fbb6 	bl	800fc00 <__assert_func>
 800e494:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e498:	6006      	str	r6, [r0, #0]
 800e49a:	60c6      	str	r6, [r0, #12]
 800e49c:	b13c      	cbz	r4, 800e4ae <_Bfree+0x3a>
 800e49e:	69eb      	ldr	r3, [r5, #28]
 800e4a0:	6862      	ldr	r2, [r4, #4]
 800e4a2:	68db      	ldr	r3, [r3, #12]
 800e4a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e4a8:	6021      	str	r1, [r4, #0]
 800e4aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e4ae:	bd70      	pop	{r4, r5, r6, pc}
 800e4b0:	08010822 	.word	0x08010822
 800e4b4:	08010839 	.word	0x08010839

0800e4b8 <__multadd>:
 800e4b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4bc:	690d      	ldr	r5, [r1, #16]
 800e4be:	4607      	mov	r7, r0
 800e4c0:	460c      	mov	r4, r1
 800e4c2:	461e      	mov	r6, r3
 800e4c4:	f101 0c14 	add.w	ip, r1, #20
 800e4c8:	2000      	movs	r0, #0
 800e4ca:	f8dc 3000 	ldr.w	r3, [ip]
 800e4ce:	b299      	uxth	r1, r3
 800e4d0:	fb02 6101 	mla	r1, r2, r1, r6
 800e4d4:	0c1e      	lsrs	r6, r3, #16
 800e4d6:	0c0b      	lsrs	r3, r1, #16
 800e4d8:	fb02 3306 	mla	r3, r2, r6, r3
 800e4dc:	b289      	uxth	r1, r1
 800e4de:	3001      	adds	r0, #1
 800e4e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e4e4:	4285      	cmp	r5, r0
 800e4e6:	f84c 1b04 	str.w	r1, [ip], #4
 800e4ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e4ee:	dcec      	bgt.n	800e4ca <__multadd+0x12>
 800e4f0:	b30e      	cbz	r6, 800e536 <__multadd+0x7e>
 800e4f2:	68a3      	ldr	r3, [r4, #8]
 800e4f4:	42ab      	cmp	r3, r5
 800e4f6:	dc19      	bgt.n	800e52c <__multadd+0x74>
 800e4f8:	6861      	ldr	r1, [r4, #4]
 800e4fa:	4638      	mov	r0, r7
 800e4fc:	3101      	adds	r1, #1
 800e4fe:	f7ff ff79 	bl	800e3f4 <_Balloc>
 800e502:	4680      	mov	r8, r0
 800e504:	b928      	cbnz	r0, 800e512 <__multadd+0x5a>
 800e506:	4602      	mov	r2, r0
 800e508:	4b0c      	ldr	r3, [pc, #48]	; (800e53c <__multadd+0x84>)
 800e50a:	480d      	ldr	r0, [pc, #52]	; (800e540 <__multadd+0x88>)
 800e50c:	21ba      	movs	r1, #186	; 0xba
 800e50e:	f001 fb77 	bl	800fc00 <__assert_func>
 800e512:	6922      	ldr	r2, [r4, #16]
 800e514:	3202      	adds	r2, #2
 800e516:	f104 010c 	add.w	r1, r4, #12
 800e51a:	0092      	lsls	r2, r2, #2
 800e51c:	300c      	adds	r0, #12
 800e51e:	f7ff fb9a 	bl	800dc56 <memcpy>
 800e522:	4621      	mov	r1, r4
 800e524:	4638      	mov	r0, r7
 800e526:	f7ff ffa5 	bl	800e474 <_Bfree>
 800e52a:	4644      	mov	r4, r8
 800e52c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e530:	3501      	adds	r5, #1
 800e532:	615e      	str	r6, [r3, #20]
 800e534:	6125      	str	r5, [r4, #16]
 800e536:	4620      	mov	r0, r4
 800e538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e53c:	080107b1 	.word	0x080107b1
 800e540:	08010839 	.word	0x08010839

0800e544 <__s2b>:
 800e544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e548:	460c      	mov	r4, r1
 800e54a:	4615      	mov	r5, r2
 800e54c:	461f      	mov	r7, r3
 800e54e:	2209      	movs	r2, #9
 800e550:	3308      	adds	r3, #8
 800e552:	4606      	mov	r6, r0
 800e554:	fb93 f3f2 	sdiv	r3, r3, r2
 800e558:	2100      	movs	r1, #0
 800e55a:	2201      	movs	r2, #1
 800e55c:	429a      	cmp	r2, r3
 800e55e:	db09      	blt.n	800e574 <__s2b+0x30>
 800e560:	4630      	mov	r0, r6
 800e562:	f7ff ff47 	bl	800e3f4 <_Balloc>
 800e566:	b940      	cbnz	r0, 800e57a <__s2b+0x36>
 800e568:	4602      	mov	r2, r0
 800e56a:	4b19      	ldr	r3, [pc, #100]	; (800e5d0 <__s2b+0x8c>)
 800e56c:	4819      	ldr	r0, [pc, #100]	; (800e5d4 <__s2b+0x90>)
 800e56e:	21d3      	movs	r1, #211	; 0xd3
 800e570:	f001 fb46 	bl	800fc00 <__assert_func>
 800e574:	0052      	lsls	r2, r2, #1
 800e576:	3101      	adds	r1, #1
 800e578:	e7f0      	b.n	800e55c <__s2b+0x18>
 800e57a:	9b08      	ldr	r3, [sp, #32]
 800e57c:	6143      	str	r3, [r0, #20]
 800e57e:	2d09      	cmp	r5, #9
 800e580:	f04f 0301 	mov.w	r3, #1
 800e584:	6103      	str	r3, [r0, #16]
 800e586:	dd16      	ble.n	800e5b6 <__s2b+0x72>
 800e588:	f104 0909 	add.w	r9, r4, #9
 800e58c:	46c8      	mov	r8, r9
 800e58e:	442c      	add	r4, r5
 800e590:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e594:	4601      	mov	r1, r0
 800e596:	3b30      	subs	r3, #48	; 0x30
 800e598:	220a      	movs	r2, #10
 800e59a:	4630      	mov	r0, r6
 800e59c:	f7ff ff8c 	bl	800e4b8 <__multadd>
 800e5a0:	45a0      	cmp	r8, r4
 800e5a2:	d1f5      	bne.n	800e590 <__s2b+0x4c>
 800e5a4:	f1a5 0408 	sub.w	r4, r5, #8
 800e5a8:	444c      	add	r4, r9
 800e5aa:	1b2d      	subs	r5, r5, r4
 800e5ac:	1963      	adds	r3, r4, r5
 800e5ae:	42bb      	cmp	r3, r7
 800e5b0:	db04      	blt.n	800e5bc <__s2b+0x78>
 800e5b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5b6:	340a      	adds	r4, #10
 800e5b8:	2509      	movs	r5, #9
 800e5ba:	e7f6      	b.n	800e5aa <__s2b+0x66>
 800e5bc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e5c0:	4601      	mov	r1, r0
 800e5c2:	3b30      	subs	r3, #48	; 0x30
 800e5c4:	220a      	movs	r2, #10
 800e5c6:	4630      	mov	r0, r6
 800e5c8:	f7ff ff76 	bl	800e4b8 <__multadd>
 800e5cc:	e7ee      	b.n	800e5ac <__s2b+0x68>
 800e5ce:	bf00      	nop
 800e5d0:	080107b1 	.word	0x080107b1
 800e5d4:	08010839 	.word	0x08010839

0800e5d8 <__hi0bits>:
 800e5d8:	0c03      	lsrs	r3, r0, #16
 800e5da:	041b      	lsls	r3, r3, #16
 800e5dc:	b9d3      	cbnz	r3, 800e614 <__hi0bits+0x3c>
 800e5de:	0400      	lsls	r0, r0, #16
 800e5e0:	2310      	movs	r3, #16
 800e5e2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e5e6:	bf04      	itt	eq
 800e5e8:	0200      	lsleq	r0, r0, #8
 800e5ea:	3308      	addeq	r3, #8
 800e5ec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e5f0:	bf04      	itt	eq
 800e5f2:	0100      	lsleq	r0, r0, #4
 800e5f4:	3304      	addeq	r3, #4
 800e5f6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e5fa:	bf04      	itt	eq
 800e5fc:	0080      	lsleq	r0, r0, #2
 800e5fe:	3302      	addeq	r3, #2
 800e600:	2800      	cmp	r0, #0
 800e602:	db05      	blt.n	800e610 <__hi0bits+0x38>
 800e604:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e608:	f103 0301 	add.w	r3, r3, #1
 800e60c:	bf08      	it	eq
 800e60e:	2320      	moveq	r3, #32
 800e610:	4618      	mov	r0, r3
 800e612:	4770      	bx	lr
 800e614:	2300      	movs	r3, #0
 800e616:	e7e4      	b.n	800e5e2 <__hi0bits+0xa>

0800e618 <__lo0bits>:
 800e618:	6803      	ldr	r3, [r0, #0]
 800e61a:	f013 0207 	ands.w	r2, r3, #7
 800e61e:	d00c      	beq.n	800e63a <__lo0bits+0x22>
 800e620:	07d9      	lsls	r1, r3, #31
 800e622:	d422      	bmi.n	800e66a <__lo0bits+0x52>
 800e624:	079a      	lsls	r2, r3, #30
 800e626:	bf49      	itett	mi
 800e628:	085b      	lsrmi	r3, r3, #1
 800e62a:	089b      	lsrpl	r3, r3, #2
 800e62c:	6003      	strmi	r3, [r0, #0]
 800e62e:	2201      	movmi	r2, #1
 800e630:	bf5c      	itt	pl
 800e632:	6003      	strpl	r3, [r0, #0]
 800e634:	2202      	movpl	r2, #2
 800e636:	4610      	mov	r0, r2
 800e638:	4770      	bx	lr
 800e63a:	b299      	uxth	r1, r3
 800e63c:	b909      	cbnz	r1, 800e642 <__lo0bits+0x2a>
 800e63e:	0c1b      	lsrs	r3, r3, #16
 800e640:	2210      	movs	r2, #16
 800e642:	b2d9      	uxtb	r1, r3
 800e644:	b909      	cbnz	r1, 800e64a <__lo0bits+0x32>
 800e646:	3208      	adds	r2, #8
 800e648:	0a1b      	lsrs	r3, r3, #8
 800e64a:	0719      	lsls	r1, r3, #28
 800e64c:	bf04      	itt	eq
 800e64e:	091b      	lsreq	r3, r3, #4
 800e650:	3204      	addeq	r2, #4
 800e652:	0799      	lsls	r1, r3, #30
 800e654:	bf04      	itt	eq
 800e656:	089b      	lsreq	r3, r3, #2
 800e658:	3202      	addeq	r2, #2
 800e65a:	07d9      	lsls	r1, r3, #31
 800e65c:	d403      	bmi.n	800e666 <__lo0bits+0x4e>
 800e65e:	085b      	lsrs	r3, r3, #1
 800e660:	f102 0201 	add.w	r2, r2, #1
 800e664:	d003      	beq.n	800e66e <__lo0bits+0x56>
 800e666:	6003      	str	r3, [r0, #0]
 800e668:	e7e5      	b.n	800e636 <__lo0bits+0x1e>
 800e66a:	2200      	movs	r2, #0
 800e66c:	e7e3      	b.n	800e636 <__lo0bits+0x1e>
 800e66e:	2220      	movs	r2, #32
 800e670:	e7e1      	b.n	800e636 <__lo0bits+0x1e>
	...

0800e674 <__i2b>:
 800e674:	b510      	push	{r4, lr}
 800e676:	460c      	mov	r4, r1
 800e678:	2101      	movs	r1, #1
 800e67a:	f7ff febb 	bl	800e3f4 <_Balloc>
 800e67e:	4602      	mov	r2, r0
 800e680:	b928      	cbnz	r0, 800e68e <__i2b+0x1a>
 800e682:	4b05      	ldr	r3, [pc, #20]	; (800e698 <__i2b+0x24>)
 800e684:	4805      	ldr	r0, [pc, #20]	; (800e69c <__i2b+0x28>)
 800e686:	f240 1145 	movw	r1, #325	; 0x145
 800e68a:	f001 fab9 	bl	800fc00 <__assert_func>
 800e68e:	2301      	movs	r3, #1
 800e690:	6144      	str	r4, [r0, #20]
 800e692:	6103      	str	r3, [r0, #16]
 800e694:	bd10      	pop	{r4, pc}
 800e696:	bf00      	nop
 800e698:	080107b1 	.word	0x080107b1
 800e69c:	08010839 	.word	0x08010839

0800e6a0 <__multiply>:
 800e6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6a4:	4691      	mov	r9, r2
 800e6a6:	690a      	ldr	r2, [r1, #16]
 800e6a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e6ac:	429a      	cmp	r2, r3
 800e6ae:	bfb8      	it	lt
 800e6b0:	460b      	movlt	r3, r1
 800e6b2:	460c      	mov	r4, r1
 800e6b4:	bfbc      	itt	lt
 800e6b6:	464c      	movlt	r4, r9
 800e6b8:	4699      	movlt	r9, r3
 800e6ba:	6927      	ldr	r7, [r4, #16]
 800e6bc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e6c0:	68a3      	ldr	r3, [r4, #8]
 800e6c2:	6861      	ldr	r1, [r4, #4]
 800e6c4:	eb07 060a 	add.w	r6, r7, sl
 800e6c8:	42b3      	cmp	r3, r6
 800e6ca:	b085      	sub	sp, #20
 800e6cc:	bfb8      	it	lt
 800e6ce:	3101      	addlt	r1, #1
 800e6d0:	f7ff fe90 	bl	800e3f4 <_Balloc>
 800e6d4:	b930      	cbnz	r0, 800e6e4 <__multiply+0x44>
 800e6d6:	4602      	mov	r2, r0
 800e6d8:	4b44      	ldr	r3, [pc, #272]	; (800e7ec <__multiply+0x14c>)
 800e6da:	4845      	ldr	r0, [pc, #276]	; (800e7f0 <__multiply+0x150>)
 800e6dc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800e6e0:	f001 fa8e 	bl	800fc00 <__assert_func>
 800e6e4:	f100 0514 	add.w	r5, r0, #20
 800e6e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e6ec:	462b      	mov	r3, r5
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	4543      	cmp	r3, r8
 800e6f2:	d321      	bcc.n	800e738 <__multiply+0x98>
 800e6f4:	f104 0314 	add.w	r3, r4, #20
 800e6f8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e6fc:	f109 0314 	add.w	r3, r9, #20
 800e700:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e704:	9202      	str	r2, [sp, #8]
 800e706:	1b3a      	subs	r2, r7, r4
 800e708:	3a15      	subs	r2, #21
 800e70a:	f022 0203 	bic.w	r2, r2, #3
 800e70e:	3204      	adds	r2, #4
 800e710:	f104 0115 	add.w	r1, r4, #21
 800e714:	428f      	cmp	r7, r1
 800e716:	bf38      	it	cc
 800e718:	2204      	movcc	r2, #4
 800e71a:	9201      	str	r2, [sp, #4]
 800e71c:	9a02      	ldr	r2, [sp, #8]
 800e71e:	9303      	str	r3, [sp, #12]
 800e720:	429a      	cmp	r2, r3
 800e722:	d80c      	bhi.n	800e73e <__multiply+0x9e>
 800e724:	2e00      	cmp	r6, #0
 800e726:	dd03      	ble.n	800e730 <__multiply+0x90>
 800e728:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d05b      	beq.n	800e7e8 <__multiply+0x148>
 800e730:	6106      	str	r6, [r0, #16]
 800e732:	b005      	add	sp, #20
 800e734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e738:	f843 2b04 	str.w	r2, [r3], #4
 800e73c:	e7d8      	b.n	800e6f0 <__multiply+0x50>
 800e73e:	f8b3 a000 	ldrh.w	sl, [r3]
 800e742:	f1ba 0f00 	cmp.w	sl, #0
 800e746:	d024      	beq.n	800e792 <__multiply+0xf2>
 800e748:	f104 0e14 	add.w	lr, r4, #20
 800e74c:	46a9      	mov	r9, r5
 800e74e:	f04f 0c00 	mov.w	ip, #0
 800e752:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e756:	f8d9 1000 	ldr.w	r1, [r9]
 800e75a:	fa1f fb82 	uxth.w	fp, r2
 800e75e:	b289      	uxth	r1, r1
 800e760:	fb0a 110b 	mla	r1, sl, fp, r1
 800e764:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e768:	f8d9 2000 	ldr.w	r2, [r9]
 800e76c:	4461      	add	r1, ip
 800e76e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e772:	fb0a c20b 	mla	r2, sl, fp, ip
 800e776:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e77a:	b289      	uxth	r1, r1
 800e77c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e780:	4577      	cmp	r7, lr
 800e782:	f849 1b04 	str.w	r1, [r9], #4
 800e786:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e78a:	d8e2      	bhi.n	800e752 <__multiply+0xb2>
 800e78c:	9a01      	ldr	r2, [sp, #4]
 800e78e:	f845 c002 	str.w	ip, [r5, r2]
 800e792:	9a03      	ldr	r2, [sp, #12]
 800e794:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e798:	3304      	adds	r3, #4
 800e79a:	f1b9 0f00 	cmp.w	r9, #0
 800e79e:	d021      	beq.n	800e7e4 <__multiply+0x144>
 800e7a0:	6829      	ldr	r1, [r5, #0]
 800e7a2:	f104 0c14 	add.w	ip, r4, #20
 800e7a6:	46ae      	mov	lr, r5
 800e7a8:	f04f 0a00 	mov.w	sl, #0
 800e7ac:	f8bc b000 	ldrh.w	fp, [ip]
 800e7b0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e7b4:	fb09 220b 	mla	r2, r9, fp, r2
 800e7b8:	4452      	add	r2, sl
 800e7ba:	b289      	uxth	r1, r1
 800e7bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e7c0:	f84e 1b04 	str.w	r1, [lr], #4
 800e7c4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e7c8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e7cc:	f8be 1000 	ldrh.w	r1, [lr]
 800e7d0:	fb09 110a 	mla	r1, r9, sl, r1
 800e7d4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800e7d8:	4567      	cmp	r7, ip
 800e7da:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e7de:	d8e5      	bhi.n	800e7ac <__multiply+0x10c>
 800e7e0:	9a01      	ldr	r2, [sp, #4]
 800e7e2:	50a9      	str	r1, [r5, r2]
 800e7e4:	3504      	adds	r5, #4
 800e7e6:	e799      	b.n	800e71c <__multiply+0x7c>
 800e7e8:	3e01      	subs	r6, #1
 800e7ea:	e79b      	b.n	800e724 <__multiply+0x84>
 800e7ec:	080107b1 	.word	0x080107b1
 800e7f0:	08010839 	.word	0x08010839

0800e7f4 <__pow5mult>:
 800e7f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7f8:	4615      	mov	r5, r2
 800e7fa:	f012 0203 	ands.w	r2, r2, #3
 800e7fe:	4606      	mov	r6, r0
 800e800:	460f      	mov	r7, r1
 800e802:	d007      	beq.n	800e814 <__pow5mult+0x20>
 800e804:	4c25      	ldr	r4, [pc, #148]	; (800e89c <__pow5mult+0xa8>)
 800e806:	3a01      	subs	r2, #1
 800e808:	2300      	movs	r3, #0
 800e80a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e80e:	f7ff fe53 	bl	800e4b8 <__multadd>
 800e812:	4607      	mov	r7, r0
 800e814:	10ad      	asrs	r5, r5, #2
 800e816:	d03d      	beq.n	800e894 <__pow5mult+0xa0>
 800e818:	69f4      	ldr	r4, [r6, #28]
 800e81a:	b97c      	cbnz	r4, 800e83c <__pow5mult+0x48>
 800e81c:	2010      	movs	r0, #16
 800e81e:	f7fe f8c5 	bl	800c9ac <malloc>
 800e822:	4602      	mov	r2, r0
 800e824:	61f0      	str	r0, [r6, #28]
 800e826:	b928      	cbnz	r0, 800e834 <__pow5mult+0x40>
 800e828:	4b1d      	ldr	r3, [pc, #116]	; (800e8a0 <__pow5mult+0xac>)
 800e82a:	481e      	ldr	r0, [pc, #120]	; (800e8a4 <__pow5mult+0xb0>)
 800e82c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800e830:	f001 f9e6 	bl	800fc00 <__assert_func>
 800e834:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e838:	6004      	str	r4, [r0, #0]
 800e83a:	60c4      	str	r4, [r0, #12]
 800e83c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800e840:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e844:	b94c      	cbnz	r4, 800e85a <__pow5mult+0x66>
 800e846:	f240 2171 	movw	r1, #625	; 0x271
 800e84a:	4630      	mov	r0, r6
 800e84c:	f7ff ff12 	bl	800e674 <__i2b>
 800e850:	2300      	movs	r3, #0
 800e852:	f8c8 0008 	str.w	r0, [r8, #8]
 800e856:	4604      	mov	r4, r0
 800e858:	6003      	str	r3, [r0, #0]
 800e85a:	f04f 0900 	mov.w	r9, #0
 800e85e:	07eb      	lsls	r3, r5, #31
 800e860:	d50a      	bpl.n	800e878 <__pow5mult+0x84>
 800e862:	4639      	mov	r1, r7
 800e864:	4622      	mov	r2, r4
 800e866:	4630      	mov	r0, r6
 800e868:	f7ff ff1a 	bl	800e6a0 <__multiply>
 800e86c:	4639      	mov	r1, r7
 800e86e:	4680      	mov	r8, r0
 800e870:	4630      	mov	r0, r6
 800e872:	f7ff fdff 	bl	800e474 <_Bfree>
 800e876:	4647      	mov	r7, r8
 800e878:	106d      	asrs	r5, r5, #1
 800e87a:	d00b      	beq.n	800e894 <__pow5mult+0xa0>
 800e87c:	6820      	ldr	r0, [r4, #0]
 800e87e:	b938      	cbnz	r0, 800e890 <__pow5mult+0x9c>
 800e880:	4622      	mov	r2, r4
 800e882:	4621      	mov	r1, r4
 800e884:	4630      	mov	r0, r6
 800e886:	f7ff ff0b 	bl	800e6a0 <__multiply>
 800e88a:	6020      	str	r0, [r4, #0]
 800e88c:	f8c0 9000 	str.w	r9, [r0]
 800e890:	4604      	mov	r4, r0
 800e892:	e7e4      	b.n	800e85e <__pow5mult+0x6a>
 800e894:	4638      	mov	r0, r7
 800e896:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e89a:	bf00      	nop
 800e89c:	08010988 	.word	0x08010988
 800e8a0:	08010822 	.word	0x08010822
 800e8a4:	08010839 	.word	0x08010839

0800e8a8 <__lshift>:
 800e8a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8ac:	460c      	mov	r4, r1
 800e8ae:	6849      	ldr	r1, [r1, #4]
 800e8b0:	6923      	ldr	r3, [r4, #16]
 800e8b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e8b6:	68a3      	ldr	r3, [r4, #8]
 800e8b8:	4607      	mov	r7, r0
 800e8ba:	4691      	mov	r9, r2
 800e8bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e8c0:	f108 0601 	add.w	r6, r8, #1
 800e8c4:	42b3      	cmp	r3, r6
 800e8c6:	db0b      	blt.n	800e8e0 <__lshift+0x38>
 800e8c8:	4638      	mov	r0, r7
 800e8ca:	f7ff fd93 	bl	800e3f4 <_Balloc>
 800e8ce:	4605      	mov	r5, r0
 800e8d0:	b948      	cbnz	r0, 800e8e6 <__lshift+0x3e>
 800e8d2:	4602      	mov	r2, r0
 800e8d4:	4b28      	ldr	r3, [pc, #160]	; (800e978 <__lshift+0xd0>)
 800e8d6:	4829      	ldr	r0, [pc, #164]	; (800e97c <__lshift+0xd4>)
 800e8d8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800e8dc:	f001 f990 	bl	800fc00 <__assert_func>
 800e8e0:	3101      	adds	r1, #1
 800e8e2:	005b      	lsls	r3, r3, #1
 800e8e4:	e7ee      	b.n	800e8c4 <__lshift+0x1c>
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	f100 0114 	add.w	r1, r0, #20
 800e8ec:	f100 0210 	add.w	r2, r0, #16
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	4553      	cmp	r3, sl
 800e8f4:	db33      	blt.n	800e95e <__lshift+0xb6>
 800e8f6:	6920      	ldr	r0, [r4, #16]
 800e8f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e8fc:	f104 0314 	add.w	r3, r4, #20
 800e900:	f019 091f 	ands.w	r9, r9, #31
 800e904:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e908:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e90c:	d02b      	beq.n	800e966 <__lshift+0xbe>
 800e90e:	f1c9 0e20 	rsb	lr, r9, #32
 800e912:	468a      	mov	sl, r1
 800e914:	2200      	movs	r2, #0
 800e916:	6818      	ldr	r0, [r3, #0]
 800e918:	fa00 f009 	lsl.w	r0, r0, r9
 800e91c:	4310      	orrs	r0, r2
 800e91e:	f84a 0b04 	str.w	r0, [sl], #4
 800e922:	f853 2b04 	ldr.w	r2, [r3], #4
 800e926:	459c      	cmp	ip, r3
 800e928:	fa22 f20e 	lsr.w	r2, r2, lr
 800e92c:	d8f3      	bhi.n	800e916 <__lshift+0x6e>
 800e92e:	ebac 0304 	sub.w	r3, ip, r4
 800e932:	3b15      	subs	r3, #21
 800e934:	f023 0303 	bic.w	r3, r3, #3
 800e938:	3304      	adds	r3, #4
 800e93a:	f104 0015 	add.w	r0, r4, #21
 800e93e:	4584      	cmp	ip, r0
 800e940:	bf38      	it	cc
 800e942:	2304      	movcc	r3, #4
 800e944:	50ca      	str	r2, [r1, r3]
 800e946:	b10a      	cbz	r2, 800e94c <__lshift+0xa4>
 800e948:	f108 0602 	add.w	r6, r8, #2
 800e94c:	3e01      	subs	r6, #1
 800e94e:	4638      	mov	r0, r7
 800e950:	612e      	str	r6, [r5, #16]
 800e952:	4621      	mov	r1, r4
 800e954:	f7ff fd8e 	bl	800e474 <_Bfree>
 800e958:	4628      	mov	r0, r5
 800e95a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e95e:	f842 0f04 	str.w	r0, [r2, #4]!
 800e962:	3301      	adds	r3, #1
 800e964:	e7c5      	b.n	800e8f2 <__lshift+0x4a>
 800e966:	3904      	subs	r1, #4
 800e968:	f853 2b04 	ldr.w	r2, [r3], #4
 800e96c:	f841 2f04 	str.w	r2, [r1, #4]!
 800e970:	459c      	cmp	ip, r3
 800e972:	d8f9      	bhi.n	800e968 <__lshift+0xc0>
 800e974:	e7ea      	b.n	800e94c <__lshift+0xa4>
 800e976:	bf00      	nop
 800e978:	080107b1 	.word	0x080107b1
 800e97c:	08010839 	.word	0x08010839

0800e980 <__mcmp>:
 800e980:	b530      	push	{r4, r5, lr}
 800e982:	6902      	ldr	r2, [r0, #16]
 800e984:	690c      	ldr	r4, [r1, #16]
 800e986:	1b12      	subs	r2, r2, r4
 800e988:	d10e      	bne.n	800e9a8 <__mcmp+0x28>
 800e98a:	f100 0314 	add.w	r3, r0, #20
 800e98e:	3114      	adds	r1, #20
 800e990:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e994:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e998:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e99c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e9a0:	42a5      	cmp	r5, r4
 800e9a2:	d003      	beq.n	800e9ac <__mcmp+0x2c>
 800e9a4:	d305      	bcc.n	800e9b2 <__mcmp+0x32>
 800e9a6:	2201      	movs	r2, #1
 800e9a8:	4610      	mov	r0, r2
 800e9aa:	bd30      	pop	{r4, r5, pc}
 800e9ac:	4283      	cmp	r3, r0
 800e9ae:	d3f3      	bcc.n	800e998 <__mcmp+0x18>
 800e9b0:	e7fa      	b.n	800e9a8 <__mcmp+0x28>
 800e9b2:	f04f 32ff 	mov.w	r2, #4294967295
 800e9b6:	e7f7      	b.n	800e9a8 <__mcmp+0x28>

0800e9b8 <__mdiff>:
 800e9b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9bc:	460c      	mov	r4, r1
 800e9be:	4606      	mov	r6, r0
 800e9c0:	4611      	mov	r1, r2
 800e9c2:	4620      	mov	r0, r4
 800e9c4:	4690      	mov	r8, r2
 800e9c6:	f7ff ffdb 	bl	800e980 <__mcmp>
 800e9ca:	1e05      	subs	r5, r0, #0
 800e9cc:	d110      	bne.n	800e9f0 <__mdiff+0x38>
 800e9ce:	4629      	mov	r1, r5
 800e9d0:	4630      	mov	r0, r6
 800e9d2:	f7ff fd0f 	bl	800e3f4 <_Balloc>
 800e9d6:	b930      	cbnz	r0, 800e9e6 <__mdiff+0x2e>
 800e9d8:	4b3a      	ldr	r3, [pc, #232]	; (800eac4 <__mdiff+0x10c>)
 800e9da:	4602      	mov	r2, r0
 800e9dc:	f240 2137 	movw	r1, #567	; 0x237
 800e9e0:	4839      	ldr	r0, [pc, #228]	; (800eac8 <__mdiff+0x110>)
 800e9e2:	f001 f90d 	bl	800fc00 <__assert_func>
 800e9e6:	2301      	movs	r3, #1
 800e9e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e9ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9f0:	bfa4      	itt	ge
 800e9f2:	4643      	movge	r3, r8
 800e9f4:	46a0      	movge	r8, r4
 800e9f6:	4630      	mov	r0, r6
 800e9f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e9fc:	bfa6      	itte	ge
 800e9fe:	461c      	movge	r4, r3
 800ea00:	2500      	movge	r5, #0
 800ea02:	2501      	movlt	r5, #1
 800ea04:	f7ff fcf6 	bl	800e3f4 <_Balloc>
 800ea08:	b920      	cbnz	r0, 800ea14 <__mdiff+0x5c>
 800ea0a:	4b2e      	ldr	r3, [pc, #184]	; (800eac4 <__mdiff+0x10c>)
 800ea0c:	4602      	mov	r2, r0
 800ea0e:	f240 2145 	movw	r1, #581	; 0x245
 800ea12:	e7e5      	b.n	800e9e0 <__mdiff+0x28>
 800ea14:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ea18:	6926      	ldr	r6, [r4, #16]
 800ea1a:	60c5      	str	r5, [r0, #12]
 800ea1c:	f104 0914 	add.w	r9, r4, #20
 800ea20:	f108 0514 	add.w	r5, r8, #20
 800ea24:	f100 0e14 	add.w	lr, r0, #20
 800ea28:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ea2c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ea30:	f108 0210 	add.w	r2, r8, #16
 800ea34:	46f2      	mov	sl, lr
 800ea36:	2100      	movs	r1, #0
 800ea38:	f859 3b04 	ldr.w	r3, [r9], #4
 800ea3c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ea40:	fa11 f88b 	uxtah	r8, r1, fp
 800ea44:	b299      	uxth	r1, r3
 800ea46:	0c1b      	lsrs	r3, r3, #16
 800ea48:	eba8 0801 	sub.w	r8, r8, r1
 800ea4c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ea50:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ea54:	fa1f f888 	uxth.w	r8, r8
 800ea58:	1419      	asrs	r1, r3, #16
 800ea5a:	454e      	cmp	r6, r9
 800ea5c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ea60:	f84a 3b04 	str.w	r3, [sl], #4
 800ea64:	d8e8      	bhi.n	800ea38 <__mdiff+0x80>
 800ea66:	1b33      	subs	r3, r6, r4
 800ea68:	3b15      	subs	r3, #21
 800ea6a:	f023 0303 	bic.w	r3, r3, #3
 800ea6e:	3304      	adds	r3, #4
 800ea70:	3415      	adds	r4, #21
 800ea72:	42a6      	cmp	r6, r4
 800ea74:	bf38      	it	cc
 800ea76:	2304      	movcc	r3, #4
 800ea78:	441d      	add	r5, r3
 800ea7a:	4473      	add	r3, lr
 800ea7c:	469e      	mov	lr, r3
 800ea7e:	462e      	mov	r6, r5
 800ea80:	4566      	cmp	r6, ip
 800ea82:	d30e      	bcc.n	800eaa2 <__mdiff+0xea>
 800ea84:	f10c 0203 	add.w	r2, ip, #3
 800ea88:	1b52      	subs	r2, r2, r5
 800ea8a:	f022 0203 	bic.w	r2, r2, #3
 800ea8e:	3d03      	subs	r5, #3
 800ea90:	45ac      	cmp	ip, r5
 800ea92:	bf38      	it	cc
 800ea94:	2200      	movcc	r2, #0
 800ea96:	4413      	add	r3, r2
 800ea98:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ea9c:	b17a      	cbz	r2, 800eabe <__mdiff+0x106>
 800ea9e:	6107      	str	r7, [r0, #16]
 800eaa0:	e7a4      	b.n	800e9ec <__mdiff+0x34>
 800eaa2:	f856 8b04 	ldr.w	r8, [r6], #4
 800eaa6:	fa11 f288 	uxtah	r2, r1, r8
 800eaaa:	1414      	asrs	r4, r2, #16
 800eaac:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800eab0:	b292      	uxth	r2, r2
 800eab2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800eab6:	f84e 2b04 	str.w	r2, [lr], #4
 800eaba:	1421      	asrs	r1, r4, #16
 800eabc:	e7e0      	b.n	800ea80 <__mdiff+0xc8>
 800eabe:	3f01      	subs	r7, #1
 800eac0:	e7ea      	b.n	800ea98 <__mdiff+0xe0>
 800eac2:	bf00      	nop
 800eac4:	080107b1 	.word	0x080107b1
 800eac8:	08010839 	.word	0x08010839

0800eacc <__ulp>:
 800eacc:	b082      	sub	sp, #8
 800eace:	ed8d 0b00 	vstr	d0, [sp]
 800ead2:	9a01      	ldr	r2, [sp, #4]
 800ead4:	4b0f      	ldr	r3, [pc, #60]	; (800eb14 <__ulp+0x48>)
 800ead6:	4013      	ands	r3, r2
 800ead8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800eadc:	2b00      	cmp	r3, #0
 800eade:	dc08      	bgt.n	800eaf2 <__ulp+0x26>
 800eae0:	425b      	negs	r3, r3
 800eae2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800eae6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800eaea:	da04      	bge.n	800eaf6 <__ulp+0x2a>
 800eaec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800eaf0:	4113      	asrs	r3, r2
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	e008      	b.n	800eb08 <__ulp+0x3c>
 800eaf6:	f1a2 0314 	sub.w	r3, r2, #20
 800eafa:	2b1e      	cmp	r3, #30
 800eafc:	bfda      	itte	le
 800eafe:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800eb02:	40da      	lsrle	r2, r3
 800eb04:	2201      	movgt	r2, #1
 800eb06:	2300      	movs	r3, #0
 800eb08:	4619      	mov	r1, r3
 800eb0a:	4610      	mov	r0, r2
 800eb0c:	ec41 0b10 	vmov	d0, r0, r1
 800eb10:	b002      	add	sp, #8
 800eb12:	4770      	bx	lr
 800eb14:	7ff00000 	.word	0x7ff00000

0800eb18 <__b2d>:
 800eb18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb1c:	6906      	ldr	r6, [r0, #16]
 800eb1e:	f100 0814 	add.w	r8, r0, #20
 800eb22:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800eb26:	1f37      	subs	r7, r6, #4
 800eb28:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800eb2c:	4610      	mov	r0, r2
 800eb2e:	f7ff fd53 	bl	800e5d8 <__hi0bits>
 800eb32:	f1c0 0320 	rsb	r3, r0, #32
 800eb36:	280a      	cmp	r0, #10
 800eb38:	600b      	str	r3, [r1, #0]
 800eb3a:	491b      	ldr	r1, [pc, #108]	; (800eba8 <__b2d+0x90>)
 800eb3c:	dc15      	bgt.n	800eb6a <__b2d+0x52>
 800eb3e:	f1c0 0c0b 	rsb	ip, r0, #11
 800eb42:	fa22 f30c 	lsr.w	r3, r2, ip
 800eb46:	45b8      	cmp	r8, r7
 800eb48:	ea43 0501 	orr.w	r5, r3, r1
 800eb4c:	bf34      	ite	cc
 800eb4e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800eb52:	2300      	movcs	r3, #0
 800eb54:	3015      	adds	r0, #21
 800eb56:	fa02 f000 	lsl.w	r0, r2, r0
 800eb5a:	fa23 f30c 	lsr.w	r3, r3, ip
 800eb5e:	4303      	orrs	r3, r0
 800eb60:	461c      	mov	r4, r3
 800eb62:	ec45 4b10 	vmov	d0, r4, r5
 800eb66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb6a:	45b8      	cmp	r8, r7
 800eb6c:	bf3a      	itte	cc
 800eb6e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800eb72:	f1a6 0708 	subcc.w	r7, r6, #8
 800eb76:	2300      	movcs	r3, #0
 800eb78:	380b      	subs	r0, #11
 800eb7a:	d012      	beq.n	800eba2 <__b2d+0x8a>
 800eb7c:	f1c0 0120 	rsb	r1, r0, #32
 800eb80:	fa23 f401 	lsr.w	r4, r3, r1
 800eb84:	4082      	lsls	r2, r0
 800eb86:	4322      	orrs	r2, r4
 800eb88:	4547      	cmp	r7, r8
 800eb8a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800eb8e:	bf8c      	ite	hi
 800eb90:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800eb94:	2200      	movls	r2, #0
 800eb96:	4083      	lsls	r3, r0
 800eb98:	40ca      	lsrs	r2, r1
 800eb9a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800eb9e:	4313      	orrs	r3, r2
 800eba0:	e7de      	b.n	800eb60 <__b2d+0x48>
 800eba2:	ea42 0501 	orr.w	r5, r2, r1
 800eba6:	e7db      	b.n	800eb60 <__b2d+0x48>
 800eba8:	3ff00000 	.word	0x3ff00000

0800ebac <__d2b>:
 800ebac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ebb0:	460f      	mov	r7, r1
 800ebb2:	2101      	movs	r1, #1
 800ebb4:	ec59 8b10 	vmov	r8, r9, d0
 800ebb8:	4616      	mov	r6, r2
 800ebba:	f7ff fc1b 	bl	800e3f4 <_Balloc>
 800ebbe:	4604      	mov	r4, r0
 800ebc0:	b930      	cbnz	r0, 800ebd0 <__d2b+0x24>
 800ebc2:	4602      	mov	r2, r0
 800ebc4:	4b24      	ldr	r3, [pc, #144]	; (800ec58 <__d2b+0xac>)
 800ebc6:	4825      	ldr	r0, [pc, #148]	; (800ec5c <__d2b+0xb0>)
 800ebc8:	f240 310f 	movw	r1, #783	; 0x30f
 800ebcc:	f001 f818 	bl	800fc00 <__assert_func>
 800ebd0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ebd4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ebd8:	bb2d      	cbnz	r5, 800ec26 <__d2b+0x7a>
 800ebda:	9301      	str	r3, [sp, #4]
 800ebdc:	f1b8 0300 	subs.w	r3, r8, #0
 800ebe0:	d026      	beq.n	800ec30 <__d2b+0x84>
 800ebe2:	4668      	mov	r0, sp
 800ebe4:	9300      	str	r3, [sp, #0]
 800ebe6:	f7ff fd17 	bl	800e618 <__lo0bits>
 800ebea:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ebee:	b1e8      	cbz	r0, 800ec2c <__d2b+0x80>
 800ebf0:	f1c0 0320 	rsb	r3, r0, #32
 800ebf4:	fa02 f303 	lsl.w	r3, r2, r3
 800ebf8:	430b      	orrs	r3, r1
 800ebfa:	40c2      	lsrs	r2, r0
 800ebfc:	6163      	str	r3, [r4, #20]
 800ebfe:	9201      	str	r2, [sp, #4]
 800ec00:	9b01      	ldr	r3, [sp, #4]
 800ec02:	61a3      	str	r3, [r4, #24]
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	bf14      	ite	ne
 800ec08:	2202      	movne	r2, #2
 800ec0a:	2201      	moveq	r2, #1
 800ec0c:	6122      	str	r2, [r4, #16]
 800ec0e:	b1bd      	cbz	r5, 800ec40 <__d2b+0x94>
 800ec10:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ec14:	4405      	add	r5, r0
 800ec16:	603d      	str	r5, [r7, #0]
 800ec18:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ec1c:	6030      	str	r0, [r6, #0]
 800ec1e:	4620      	mov	r0, r4
 800ec20:	b003      	add	sp, #12
 800ec22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ec26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ec2a:	e7d6      	b.n	800ebda <__d2b+0x2e>
 800ec2c:	6161      	str	r1, [r4, #20]
 800ec2e:	e7e7      	b.n	800ec00 <__d2b+0x54>
 800ec30:	a801      	add	r0, sp, #4
 800ec32:	f7ff fcf1 	bl	800e618 <__lo0bits>
 800ec36:	9b01      	ldr	r3, [sp, #4]
 800ec38:	6163      	str	r3, [r4, #20]
 800ec3a:	3020      	adds	r0, #32
 800ec3c:	2201      	movs	r2, #1
 800ec3e:	e7e5      	b.n	800ec0c <__d2b+0x60>
 800ec40:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ec44:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ec48:	6038      	str	r0, [r7, #0]
 800ec4a:	6918      	ldr	r0, [r3, #16]
 800ec4c:	f7ff fcc4 	bl	800e5d8 <__hi0bits>
 800ec50:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ec54:	e7e2      	b.n	800ec1c <__d2b+0x70>
 800ec56:	bf00      	nop
 800ec58:	080107b1 	.word	0x080107b1
 800ec5c:	08010839 	.word	0x08010839

0800ec60 <__ratio>:
 800ec60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec64:	4688      	mov	r8, r1
 800ec66:	4669      	mov	r1, sp
 800ec68:	4681      	mov	r9, r0
 800ec6a:	f7ff ff55 	bl	800eb18 <__b2d>
 800ec6e:	a901      	add	r1, sp, #4
 800ec70:	4640      	mov	r0, r8
 800ec72:	ec55 4b10 	vmov	r4, r5, d0
 800ec76:	f7ff ff4f 	bl	800eb18 <__b2d>
 800ec7a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ec7e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ec82:	eba3 0c02 	sub.w	ip, r3, r2
 800ec86:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ec8a:	1a9b      	subs	r3, r3, r2
 800ec8c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ec90:	ec51 0b10 	vmov	r0, r1, d0
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	bfd6      	itet	le
 800ec98:	460a      	movle	r2, r1
 800ec9a:	462a      	movgt	r2, r5
 800ec9c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800eca0:	468b      	mov	fp, r1
 800eca2:	462f      	mov	r7, r5
 800eca4:	bfd4      	ite	le
 800eca6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ecaa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ecae:	4620      	mov	r0, r4
 800ecb0:	ee10 2a10 	vmov	r2, s0
 800ecb4:	465b      	mov	r3, fp
 800ecb6:	4639      	mov	r1, r7
 800ecb8:	f7f1 fde0 	bl	800087c <__aeabi_ddiv>
 800ecbc:	ec41 0b10 	vmov	d0, r0, r1
 800ecc0:	b003      	add	sp, #12
 800ecc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ecc6 <__copybits>:
 800ecc6:	3901      	subs	r1, #1
 800ecc8:	b570      	push	{r4, r5, r6, lr}
 800ecca:	1149      	asrs	r1, r1, #5
 800eccc:	6914      	ldr	r4, [r2, #16]
 800ecce:	3101      	adds	r1, #1
 800ecd0:	f102 0314 	add.w	r3, r2, #20
 800ecd4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ecd8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ecdc:	1f05      	subs	r5, r0, #4
 800ecde:	42a3      	cmp	r3, r4
 800ece0:	d30c      	bcc.n	800ecfc <__copybits+0x36>
 800ece2:	1aa3      	subs	r3, r4, r2
 800ece4:	3b11      	subs	r3, #17
 800ece6:	f023 0303 	bic.w	r3, r3, #3
 800ecea:	3211      	adds	r2, #17
 800ecec:	42a2      	cmp	r2, r4
 800ecee:	bf88      	it	hi
 800ecf0:	2300      	movhi	r3, #0
 800ecf2:	4418      	add	r0, r3
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	4288      	cmp	r0, r1
 800ecf8:	d305      	bcc.n	800ed06 <__copybits+0x40>
 800ecfa:	bd70      	pop	{r4, r5, r6, pc}
 800ecfc:	f853 6b04 	ldr.w	r6, [r3], #4
 800ed00:	f845 6f04 	str.w	r6, [r5, #4]!
 800ed04:	e7eb      	b.n	800ecde <__copybits+0x18>
 800ed06:	f840 3b04 	str.w	r3, [r0], #4
 800ed0a:	e7f4      	b.n	800ecf6 <__copybits+0x30>

0800ed0c <__any_on>:
 800ed0c:	f100 0214 	add.w	r2, r0, #20
 800ed10:	6900      	ldr	r0, [r0, #16]
 800ed12:	114b      	asrs	r3, r1, #5
 800ed14:	4298      	cmp	r0, r3
 800ed16:	b510      	push	{r4, lr}
 800ed18:	db11      	blt.n	800ed3e <__any_on+0x32>
 800ed1a:	dd0a      	ble.n	800ed32 <__any_on+0x26>
 800ed1c:	f011 011f 	ands.w	r1, r1, #31
 800ed20:	d007      	beq.n	800ed32 <__any_on+0x26>
 800ed22:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ed26:	fa24 f001 	lsr.w	r0, r4, r1
 800ed2a:	fa00 f101 	lsl.w	r1, r0, r1
 800ed2e:	428c      	cmp	r4, r1
 800ed30:	d10b      	bne.n	800ed4a <__any_on+0x3e>
 800ed32:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ed36:	4293      	cmp	r3, r2
 800ed38:	d803      	bhi.n	800ed42 <__any_on+0x36>
 800ed3a:	2000      	movs	r0, #0
 800ed3c:	bd10      	pop	{r4, pc}
 800ed3e:	4603      	mov	r3, r0
 800ed40:	e7f7      	b.n	800ed32 <__any_on+0x26>
 800ed42:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ed46:	2900      	cmp	r1, #0
 800ed48:	d0f5      	beq.n	800ed36 <__any_on+0x2a>
 800ed4a:	2001      	movs	r0, #1
 800ed4c:	e7f6      	b.n	800ed3c <__any_on+0x30>

0800ed4e <_malloc_usable_size_r>:
 800ed4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed52:	1f18      	subs	r0, r3, #4
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	bfbc      	itt	lt
 800ed58:	580b      	ldrlt	r3, [r1, r0]
 800ed5a:	18c0      	addlt	r0, r0, r3
 800ed5c:	4770      	bx	lr

0800ed5e <__ascii_wctomb>:
 800ed5e:	b149      	cbz	r1, 800ed74 <__ascii_wctomb+0x16>
 800ed60:	2aff      	cmp	r2, #255	; 0xff
 800ed62:	bf85      	ittet	hi
 800ed64:	238a      	movhi	r3, #138	; 0x8a
 800ed66:	6003      	strhi	r3, [r0, #0]
 800ed68:	700a      	strbls	r2, [r1, #0]
 800ed6a:	f04f 30ff 	movhi.w	r0, #4294967295
 800ed6e:	bf98      	it	ls
 800ed70:	2001      	movls	r0, #1
 800ed72:	4770      	bx	lr
 800ed74:	4608      	mov	r0, r1
 800ed76:	4770      	bx	lr

0800ed78 <__ssputs_r>:
 800ed78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed7c:	688e      	ldr	r6, [r1, #8]
 800ed7e:	461f      	mov	r7, r3
 800ed80:	42be      	cmp	r6, r7
 800ed82:	680b      	ldr	r3, [r1, #0]
 800ed84:	4682      	mov	sl, r0
 800ed86:	460c      	mov	r4, r1
 800ed88:	4690      	mov	r8, r2
 800ed8a:	d82c      	bhi.n	800ede6 <__ssputs_r+0x6e>
 800ed8c:	898a      	ldrh	r2, [r1, #12]
 800ed8e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ed92:	d026      	beq.n	800ede2 <__ssputs_r+0x6a>
 800ed94:	6965      	ldr	r5, [r4, #20]
 800ed96:	6909      	ldr	r1, [r1, #16]
 800ed98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ed9c:	eba3 0901 	sub.w	r9, r3, r1
 800eda0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eda4:	1c7b      	adds	r3, r7, #1
 800eda6:	444b      	add	r3, r9
 800eda8:	106d      	asrs	r5, r5, #1
 800edaa:	429d      	cmp	r5, r3
 800edac:	bf38      	it	cc
 800edae:	461d      	movcc	r5, r3
 800edb0:	0553      	lsls	r3, r2, #21
 800edb2:	d527      	bpl.n	800ee04 <__ssputs_r+0x8c>
 800edb4:	4629      	mov	r1, r5
 800edb6:	f7fd fe29 	bl	800ca0c <_malloc_r>
 800edba:	4606      	mov	r6, r0
 800edbc:	b360      	cbz	r0, 800ee18 <__ssputs_r+0xa0>
 800edbe:	6921      	ldr	r1, [r4, #16]
 800edc0:	464a      	mov	r2, r9
 800edc2:	f7fe ff48 	bl	800dc56 <memcpy>
 800edc6:	89a3      	ldrh	r3, [r4, #12]
 800edc8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800edcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800edd0:	81a3      	strh	r3, [r4, #12]
 800edd2:	6126      	str	r6, [r4, #16]
 800edd4:	6165      	str	r5, [r4, #20]
 800edd6:	444e      	add	r6, r9
 800edd8:	eba5 0509 	sub.w	r5, r5, r9
 800eddc:	6026      	str	r6, [r4, #0]
 800edde:	60a5      	str	r5, [r4, #8]
 800ede0:	463e      	mov	r6, r7
 800ede2:	42be      	cmp	r6, r7
 800ede4:	d900      	bls.n	800ede8 <__ssputs_r+0x70>
 800ede6:	463e      	mov	r6, r7
 800ede8:	6820      	ldr	r0, [r4, #0]
 800edea:	4632      	mov	r2, r6
 800edec:	4641      	mov	r1, r8
 800edee:	f000 feec 	bl	800fbca <memmove>
 800edf2:	68a3      	ldr	r3, [r4, #8]
 800edf4:	1b9b      	subs	r3, r3, r6
 800edf6:	60a3      	str	r3, [r4, #8]
 800edf8:	6823      	ldr	r3, [r4, #0]
 800edfa:	4433      	add	r3, r6
 800edfc:	6023      	str	r3, [r4, #0]
 800edfe:	2000      	movs	r0, #0
 800ee00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee04:	462a      	mov	r2, r5
 800ee06:	f7fd fe95 	bl	800cb34 <_realloc_r>
 800ee0a:	4606      	mov	r6, r0
 800ee0c:	2800      	cmp	r0, #0
 800ee0e:	d1e0      	bne.n	800edd2 <__ssputs_r+0x5a>
 800ee10:	6921      	ldr	r1, [r4, #16]
 800ee12:	4650      	mov	r0, sl
 800ee14:	f7fe ff38 	bl	800dc88 <_free_r>
 800ee18:	230c      	movs	r3, #12
 800ee1a:	f8ca 3000 	str.w	r3, [sl]
 800ee1e:	89a3      	ldrh	r3, [r4, #12]
 800ee20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee24:	81a3      	strh	r3, [r4, #12]
 800ee26:	f04f 30ff 	mov.w	r0, #4294967295
 800ee2a:	e7e9      	b.n	800ee00 <__ssputs_r+0x88>

0800ee2c <_svfiprintf_r>:
 800ee2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee30:	4698      	mov	r8, r3
 800ee32:	898b      	ldrh	r3, [r1, #12]
 800ee34:	061b      	lsls	r3, r3, #24
 800ee36:	b09d      	sub	sp, #116	; 0x74
 800ee38:	4607      	mov	r7, r0
 800ee3a:	460d      	mov	r5, r1
 800ee3c:	4614      	mov	r4, r2
 800ee3e:	d50e      	bpl.n	800ee5e <_svfiprintf_r+0x32>
 800ee40:	690b      	ldr	r3, [r1, #16]
 800ee42:	b963      	cbnz	r3, 800ee5e <_svfiprintf_r+0x32>
 800ee44:	2140      	movs	r1, #64	; 0x40
 800ee46:	f7fd fde1 	bl	800ca0c <_malloc_r>
 800ee4a:	6028      	str	r0, [r5, #0]
 800ee4c:	6128      	str	r0, [r5, #16]
 800ee4e:	b920      	cbnz	r0, 800ee5a <_svfiprintf_r+0x2e>
 800ee50:	230c      	movs	r3, #12
 800ee52:	603b      	str	r3, [r7, #0]
 800ee54:	f04f 30ff 	mov.w	r0, #4294967295
 800ee58:	e0d0      	b.n	800effc <_svfiprintf_r+0x1d0>
 800ee5a:	2340      	movs	r3, #64	; 0x40
 800ee5c:	616b      	str	r3, [r5, #20]
 800ee5e:	2300      	movs	r3, #0
 800ee60:	9309      	str	r3, [sp, #36]	; 0x24
 800ee62:	2320      	movs	r3, #32
 800ee64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ee68:	f8cd 800c 	str.w	r8, [sp, #12]
 800ee6c:	2330      	movs	r3, #48	; 0x30
 800ee6e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800f014 <_svfiprintf_r+0x1e8>
 800ee72:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ee76:	f04f 0901 	mov.w	r9, #1
 800ee7a:	4623      	mov	r3, r4
 800ee7c:	469a      	mov	sl, r3
 800ee7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee82:	b10a      	cbz	r2, 800ee88 <_svfiprintf_r+0x5c>
 800ee84:	2a25      	cmp	r2, #37	; 0x25
 800ee86:	d1f9      	bne.n	800ee7c <_svfiprintf_r+0x50>
 800ee88:	ebba 0b04 	subs.w	fp, sl, r4
 800ee8c:	d00b      	beq.n	800eea6 <_svfiprintf_r+0x7a>
 800ee8e:	465b      	mov	r3, fp
 800ee90:	4622      	mov	r2, r4
 800ee92:	4629      	mov	r1, r5
 800ee94:	4638      	mov	r0, r7
 800ee96:	f7ff ff6f 	bl	800ed78 <__ssputs_r>
 800ee9a:	3001      	adds	r0, #1
 800ee9c:	f000 80a9 	beq.w	800eff2 <_svfiprintf_r+0x1c6>
 800eea0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eea2:	445a      	add	r2, fp
 800eea4:	9209      	str	r2, [sp, #36]	; 0x24
 800eea6:	f89a 3000 	ldrb.w	r3, [sl]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	f000 80a1 	beq.w	800eff2 <_svfiprintf_r+0x1c6>
 800eeb0:	2300      	movs	r3, #0
 800eeb2:	f04f 32ff 	mov.w	r2, #4294967295
 800eeb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eeba:	f10a 0a01 	add.w	sl, sl, #1
 800eebe:	9304      	str	r3, [sp, #16]
 800eec0:	9307      	str	r3, [sp, #28]
 800eec2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eec6:	931a      	str	r3, [sp, #104]	; 0x68
 800eec8:	4654      	mov	r4, sl
 800eeca:	2205      	movs	r2, #5
 800eecc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eed0:	4850      	ldr	r0, [pc, #320]	; (800f014 <_svfiprintf_r+0x1e8>)
 800eed2:	f7f1 f99d 	bl	8000210 <memchr>
 800eed6:	9a04      	ldr	r2, [sp, #16]
 800eed8:	b9d8      	cbnz	r0, 800ef12 <_svfiprintf_r+0xe6>
 800eeda:	06d0      	lsls	r0, r2, #27
 800eedc:	bf44      	itt	mi
 800eede:	2320      	movmi	r3, #32
 800eee0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eee4:	0711      	lsls	r1, r2, #28
 800eee6:	bf44      	itt	mi
 800eee8:	232b      	movmi	r3, #43	; 0x2b
 800eeea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eeee:	f89a 3000 	ldrb.w	r3, [sl]
 800eef2:	2b2a      	cmp	r3, #42	; 0x2a
 800eef4:	d015      	beq.n	800ef22 <_svfiprintf_r+0xf6>
 800eef6:	9a07      	ldr	r2, [sp, #28]
 800eef8:	4654      	mov	r4, sl
 800eefa:	2000      	movs	r0, #0
 800eefc:	f04f 0c0a 	mov.w	ip, #10
 800ef00:	4621      	mov	r1, r4
 800ef02:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef06:	3b30      	subs	r3, #48	; 0x30
 800ef08:	2b09      	cmp	r3, #9
 800ef0a:	d94d      	bls.n	800efa8 <_svfiprintf_r+0x17c>
 800ef0c:	b1b0      	cbz	r0, 800ef3c <_svfiprintf_r+0x110>
 800ef0e:	9207      	str	r2, [sp, #28]
 800ef10:	e014      	b.n	800ef3c <_svfiprintf_r+0x110>
 800ef12:	eba0 0308 	sub.w	r3, r0, r8
 800ef16:	fa09 f303 	lsl.w	r3, r9, r3
 800ef1a:	4313      	orrs	r3, r2
 800ef1c:	9304      	str	r3, [sp, #16]
 800ef1e:	46a2      	mov	sl, r4
 800ef20:	e7d2      	b.n	800eec8 <_svfiprintf_r+0x9c>
 800ef22:	9b03      	ldr	r3, [sp, #12]
 800ef24:	1d19      	adds	r1, r3, #4
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	9103      	str	r1, [sp, #12]
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	bfbb      	ittet	lt
 800ef2e:	425b      	neglt	r3, r3
 800ef30:	f042 0202 	orrlt.w	r2, r2, #2
 800ef34:	9307      	strge	r3, [sp, #28]
 800ef36:	9307      	strlt	r3, [sp, #28]
 800ef38:	bfb8      	it	lt
 800ef3a:	9204      	strlt	r2, [sp, #16]
 800ef3c:	7823      	ldrb	r3, [r4, #0]
 800ef3e:	2b2e      	cmp	r3, #46	; 0x2e
 800ef40:	d10c      	bne.n	800ef5c <_svfiprintf_r+0x130>
 800ef42:	7863      	ldrb	r3, [r4, #1]
 800ef44:	2b2a      	cmp	r3, #42	; 0x2a
 800ef46:	d134      	bne.n	800efb2 <_svfiprintf_r+0x186>
 800ef48:	9b03      	ldr	r3, [sp, #12]
 800ef4a:	1d1a      	adds	r2, r3, #4
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	9203      	str	r2, [sp, #12]
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	bfb8      	it	lt
 800ef54:	f04f 33ff 	movlt.w	r3, #4294967295
 800ef58:	3402      	adds	r4, #2
 800ef5a:	9305      	str	r3, [sp, #20]
 800ef5c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800f024 <_svfiprintf_r+0x1f8>
 800ef60:	7821      	ldrb	r1, [r4, #0]
 800ef62:	2203      	movs	r2, #3
 800ef64:	4650      	mov	r0, sl
 800ef66:	f7f1 f953 	bl	8000210 <memchr>
 800ef6a:	b138      	cbz	r0, 800ef7c <_svfiprintf_r+0x150>
 800ef6c:	9b04      	ldr	r3, [sp, #16]
 800ef6e:	eba0 000a 	sub.w	r0, r0, sl
 800ef72:	2240      	movs	r2, #64	; 0x40
 800ef74:	4082      	lsls	r2, r0
 800ef76:	4313      	orrs	r3, r2
 800ef78:	3401      	adds	r4, #1
 800ef7a:	9304      	str	r3, [sp, #16]
 800ef7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef80:	4825      	ldr	r0, [pc, #148]	; (800f018 <_svfiprintf_r+0x1ec>)
 800ef82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ef86:	2206      	movs	r2, #6
 800ef88:	f7f1 f942 	bl	8000210 <memchr>
 800ef8c:	2800      	cmp	r0, #0
 800ef8e:	d038      	beq.n	800f002 <_svfiprintf_r+0x1d6>
 800ef90:	4b22      	ldr	r3, [pc, #136]	; (800f01c <_svfiprintf_r+0x1f0>)
 800ef92:	bb1b      	cbnz	r3, 800efdc <_svfiprintf_r+0x1b0>
 800ef94:	9b03      	ldr	r3, [sp, #12]
 800ef96:	3307      	adds	r3, #7
 800ef98:	f023 0307 	bic.w	r3, r3, #7
 800ef9c:	3308      	adds	r3, #8
 800ef9e:	9303      	str	r3, [sp, #12]
 800efa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800efa2:	4433      	add	r3, r6
 800efa4:	9309      	str	r3, [sp, #36]	; 0x24
 800efa6:	e768      	b.n	800ee7a <_svfiprintf_r+0x4e>
 800efa8:	fb0c 3202 	mla	r2, ip, r2, r3
 800efac:	460c      	mov	r4, r1
 800efae:	2001      	movs	r0, #1
 800efb0:	e7a6      	b.n	800ef00 <_svfiprintf_r+0xd4>
 800efb2:	2300      	movs	r3, #0
 800efb4:	3401      	adds	r4, #1
 800efb6:	9305      	str	r3, [sp, #20]
 800efb8:	4619      	mov	r1, r3
 800efba:	f04f 0c0a 	mov.w	ip, #10
 800efbe:	4620      	mov	r0, r4
 800efc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800efc4:	3a30      	subs	r2, #48	; 0x30
 800efc6:	2a09      	cmp	r2, #9
 800efc8:	d903      	bls.n	800efd2 <_svfiprintf_r+0x1a6>
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d0c6      	beq.n	800ef5c <_svfiprintf_r+0x130>
 800efce:	9105      	str	r1, [sp, #20]
 800efd0:	e7c4      	b.n	800ef5c <_svfiprintf_r+0x130>
 800efd2:	fb0c 2101 	mla	r1, ip, r1, r2
 800efd6:	4604      	mov	r4, r0
 800efd8:	2301      	movs	r3, #1
 800efda:	e7f0      	b.n	800efbe <_svfiprintf_r+0x192>
 800efdc:	ab03      	add	r3, sp, #12
 800efde:	9300      	str	r3, [sp, #0]
 800efe0:	462a      	mov	r2, r5
 800efe2:	4b0f      	ldr	r3, [pc, #60]	; (800f020 <_svfiprintf_r+0x1f4>)
 800efe4:	a904      	add	r1, sp, #16
 800efe6:	4638      	mov	r0, r7
 800efe8:	f3af 8000 	nop.w
 800efec:	1c42      	adds	r2, r0, #1
 800efee:	4606      	mov	r6, r0
 800eff0:	d1d6      	bne.n	800efa0 <_svfiprintf_r+0x174>
 800eff2:	89ab      	ldrh	r3, [r5, #12]
 800eff4:	065b      	lsls	r3, r3, #25
 800eff6:	f53f af2d 	bmi.w	800ee54 <_svfiprintf_r+0x28>
 800effa:	9809      	ldr	r0, [sp, #36]	; 0x24
 800effc:	b01d      	add	sp, #116	; 0x74
 800effe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f002:	ab03      	add	r3, sp, #12
 800f004:	9300      	str	r3, [sp, #0]
 800f006:	462a      	mov	r2, r5
 800f008:	4b05      	ldr	r3, [pc, #20]	; (800f020 <_svfiprintf_r+0x1f4>)
 800f00a:	a904      	add	r1, sp, #16
 800f00c:	4638      	mov	r0, r7
 800f00e:	f000 fa4b 	bl	800f4a8 <_printf_i>
 800f012:	e7eb      	b.n	800efec <_svfiprintf_r+0x1c0>
 800f014:	08010994 	.word	0x08010994
 800f018:	0801099e 	.word	0x0801099e
 800f01c:	00000000 	.word	0x00000000
 800f020:	0800ed79 	.word	0x0800ed79
 800f024:	0801099a 	.word	0x0801099a

0800f028 <_sungetc_r>:
 800f028:	b538      	push	{r3, r4, r5, lr}
 800f02a:	1c4b      	adds	r3, r1, #1
 800f02c:	4614      	mov	r4, r2
 800f02e:	d103      	bne.n	800f038 <_sungetc_r+0x10>
 800f030:	f04f 35ff 	mov.w	r5, #4294967295
 800f034:	4628      	mov	r0, r5
 800f036:	bd38      	pop	{r3, r4, r5, pc}
 800f038:	8993      	ldrh	r3, [r2, #12]
 800f03a:	f023 0320 	bic.w	r3, r3, #32
 800f03e:	8193      	strh	r3, [r2, #12]
 800f040:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f042:	6852      	ldr	r2, [r2, #4]
 800f044:	b2cd      	uxtb	r5, r1
 800f046:	b18b      	cbz	r3, 800f06c <_sungetc_r+0x44>
 800f048:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800f04a:	4293      	cmp	r3, r2
 800f04c:	dd08      	ble.n	800f060 <_sungetc_r+0x38>
 800f04e:	6823      	ldr	r3, [r4, #0]
 800f050:	1e5a      	subs	r2, r3, #1
 800f052:	6022      	str	r2, [r4, #0]
 800f054:	f803 5c01 	strb.w	r5, [r3, #-1]
 800f058:	6863      	ldr	r3, [r4, #4]
 800f05a:	3301      	adds	r3, #1
 800f05c:	6063      	str	r3, [r4, #4]
 800f05e:	e7e9      	b.n	800f034 <_sungetc_r+0xc>
 800f060:	4621      	mov	r1, r4
 800f062:	f000 fd78 	bl	800fb56 <__submore>
 800f066:	2800      	cmp	r0, #0
 800f068:	d0f1      	beq.n	800f04e <_sungetc_r+0x26>
 800f06a:	e7e1      	b.n	800f030 <_sungetc_r+0x8>
 800f06c:	6921      	ldr	r1, [r4, #16]
 800f06e:	6823      	ldr	r3, [r4, #0]
 800f070:	b151      	cbz	r1, 800f088 <_sungetc_r+0x60>
 800f072:	4299      	cmp	r1, r3
 800f074:	d208      	bcs.n	800f088 <_sungetc_r+0x60>
 800f076:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800f07a:	42a9      	cmp	r1, r5
 800f07c:	d104      	bne.n	800f088 <_sungetc_r+0x60>
 800f07e:	3b01      	subs	r3, #1
 800f080:	3201      	adds	r2, #1
 800f082:	6023      	str	r3, [r4, #0]
 800f084:	6062      	str	r2, [r4, #4]
 800f086:	e7d5      	b.n	800f034 <_sungetc_r+0xc>
 800f088:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800f08c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f090:	6363      	str	r3, [r4, #52]	; 0x34
 800f092:	2303      	movs	r3, #3
 800f094:	63a3      	str	r3, [r4, #56]	; 0x38
 800f096:	4623      	mov	r3, r4
 800f098:	f803 5f46 	strb.w	r5, [r3, #70]!
 800f09c:	6023      	str	r3, [r4, #0]
 800f09e:	2301      	movs	r3, #1
 800f0a0:	e7dc      	b.n	800f05c <_sungetc_r+0x34>

0800f0a2 <__ssrefill_r>:
 800f0a2:	b510      	push	{r4, lr}
 800f0a4:	460c      	mov	r4, r1
 800f0a6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800f0a8:	b169      	cbz	r1, 800f0c6 <__ssrefill_r+0x24>
 800f0aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f0ae:	4299      	cmp	r1, r3
 800f0b0:	d001      	beq.n	800f0b6 <__ssrefill_r+0x14>
 800f0b2:	f7fe fde9 	bl	800dc88 <_free_r>
 800f0b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f0b8:	6063      	str	r3, [r4, #4]
 800f0ba:	2000      	movs	r0, #0
 800f0bc:	6360      	str	r0, [r4, #52]	; 0x34
 800f0be:	b113      	cbz	r3, 800f0c6 <__ssrefill_r+0x24>
 800f0c0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800f0c2:	6023      	str	r3, [r4, #0]
 800f0c4:	bd10      	pop	{r4, pc}
 800f0c6:	6923      	ldr	r3, [r4, #16]
 800f0c8:	6023      	str	r3, [r4, #0]
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	6063      	str	r3, [r4, #4]
 800f0ce:	89a3      	ldrh	r3, [r4, #12]
 800f0d0:	f043 0320 	orr.w	r3, r3, #32
 800f0d4:	81a3      	strh	r3, [r4, #12]
 800f0d6:	f04f 30ff 	mov.w	r0, #4294967295
 800f0da:	e7f3      	b.n	800f0c4 <__ssrefill_r+0x22>

0800f0dc <__ssvfiscanf_r>:
 800f0dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0e0:	460c      	mov	r4, r1
 800f0e2:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800f0e6:	2100      	movs	r1, #0
 800f0e8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800f0ec:	49a6      	ldr	r1, [pc, #664]	; (800f388 <__ssvfiscanf_r+0x2ac>)
 800f0ee:	91a0      	str	r1, [sp, #640]	; 0x280
 800f0f0:	f10d 0804 	add.w	r8, sp, #4
 800f0f4:	49a5      	ldr	r1, [pc, #660]	; (800f38c <__ssvfiscanf_r+0x2b0>)
 800f0f6:	4fa6      	ldr	r7, [pc, #664]	; (800f390 <__ssvfiscanf_r+0x2b4>)
 800f0f8:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800f394 <__ssvfiscanf_r+0x2b8>
 800f0fc:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800f100:	4606      	mov	r6, r0
 800f102:	91a1      	str	r1, [sp, #644]	; 0x284
 800f104:	9300      	str	r3, [sp, #0]
 800f106:	7813      	ldrb	r3, [r2, #0]
 800f108:	2b00      	cmp	r3, #0
 800f10a:	f000 815a 	beq.w	800f3c2 <__ssvfiscanf_r+0x2e6>
 800f10e:	5cf9      	ldrb	r1, [r7, r3]
 800f110:	f011 0108 	ands.w	r1, r1, #8
 800f114:	f102 0501 	add.w	r5, r2, #1
 800f118:	d019      	beq.n	800f14e <__ssvfiscanf_r+0x72>
 800f11a:	6863      	ldr	r3, [r4, #4]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	dd0f      	ble.n	800f140 <__ssvfiscanf_r+0x64>
 800f120:	6823      	ldr	r3, [r4, #0]
 800f122:	781a      	ldrb	r2, [r3, #0]
 800f124:	5cba      	ldrb	r2, [r7, r2]
 800f126:	0712      	lsls	r2, r2, #28
 800f128:	d401      	bmi.n	800f12e <__ssvfiscanf_r+0x52>
 800f12a:	462a      	mov	r2, r5
 800f12c:	e7eb      	b.n	800f106 <__ssvfiscanf_r+0x2a>
 800f12e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800f130:	3201      	adds	r2, #1
 800f132:	9245      	str	r2, [sp, #276]	; 0x114
 800f134:	6862      	ldr	r2, [r4, #4]
 800f136:	3301      	adds	r3, #1
 800f138:	3a01      	subs	r2, #1
 800f13a:	6062      	str	r2, [r4, #4]
 800f13c:	6023      	str	r3, [r4, #0]
 800f13e:	e7ec      	b.n	800f11a <__ssvfiscanf_r+0x3e>
 800f140:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800f142:	4621      	mov	r1, r4
 800f144:	4630      	mov	r0, r6
 800f146:	4798      	blx	r3
 800f148:	2800      	cmp	r0, #0
 800f14a:	d0e9      	beq.n	800f120 <__ssvfiscanf_r+0x44>
 800f14c:	e7ed      	b.n	800f12a <__ssvfiscanf_r+0x4e>
 800f14e:	2b25      	cmp	r3, #37	; 0x25
 800f150:	d012      	beq.n	800f178 <__ssvfiscanf_r+0x9c>
 800f152:	469a      	mov	sl, r3
 800f154:	6863      	ldr	r3, [r4, #4]
 800f156:	2b00      	cmp	r3, #0
 800f158:	f340 8091 	ble.w	800f27e <__ssvfiscanf_r+0x1a2>
 800f15c:	6822      	ldr	r2, [r4, #0]
 800f15e:	7813      	ldrb	r3, [r2, #0]
 800f160:	4553      	cmp	r3, sl
 800f162:	f040 812e 	bne.w	800f3c2 <__ssvfiscanf_r+0x2e6>
 800f166:	6863      	ldr	r3, [r4, #4]
 800f168:	3b01      	subs	r3, #1
 800f16a:	6063      	str	r3, [r4, #4]
 800f16c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800f16e:	3201      	adds	r2, #1
 800f170:	3301      	adds	r3, #1
 800f172:	6022      	str	r2, [r4, #0]
 800f174:	9345      	str	r3, [sp, #276]	; 0x114
 800f176:	e7d8      	b.n	800f12a <__ssvfiscanf_r+0x4e>
 800f178:	9141      	str	r1, [sp, #260]	; 0x104
 800f17a:	9143      	str	r1, [sp, #268]	; 0x10c
 800f17c:	7853      	ldrb	r3, [r2, #1]
 800f17e:	2b2a      	cmp	r3, #42	; 0x2a
 800f180:	bf02      	ittt	eq
 800f182:	2310      	moveq	r3, #16
 800f184:	1c95      	addeq	r5, r2, #2
 800f186:	9341      	streq	r3, [sp, #260]	; 0x104
 800f188:	220a      	movs	r2, #10
 800f18a:	46aa      	mov	sl, r5
 800f18c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800f190:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800f194:	2b09      	cmp	r3, #9
 800f196:	d91c      	bls.n	800f1d2 <__ssvfiscanf_r+0xf6>
 800f198:	487e      	ldr	r0, [pc, #504]	; (800f394 <__ssvfiscanf_r+0x2b8>)
 800f19a:	2203      	movs	r2, #3
 800f19c:	f7f1 f838 	bl	8000210 <memchr>
 800f1a0:	b138      	cbz	r0, 800f1b2 <__ssvfiscanf_r+0xd6>
 800f1a2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800f1a4:	eba0 0009 	sub.w	r0, r0, r9
 800f1a8:	2301      	movs	r3, #1
 800f1aa:	4083      	lsls	r3, r0
 800f1ac:	4313      	orrs	r3, r2
 800f1ae:	9341      	str	r3, [sp, #260]	; 0x104
 800f1b0:	4655      	mov	r5, sl
 800f1b2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f1b6:	2b78      	cmp	r3, #120	; 0x78
 800f1b8:	d806      	bhi.n	800f1c8 <__ssvfiscanf_r+0xec>
 800f1ba:	2b57      	cmp	r3, #87	; 0x57
 800f1bc:	d810      	bhi.n	800f1e0 <__ssvfiscanf_r+0x104>
 800f1be:	2b25      	cmp	r3, #37	; 0x25
 800f1c0:	d0c7      	beq.n	800f152 <__ssvfiscanf_r+0x76>
 800f1c2:	d857      	bhi.n	800f274 <__ssvfiscanf_r+0x198>
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d065      	beq.n	800f294 <__ssvfiscanf_r+0x1b8>
 800f1c8:	2303      	movs	r3, #3
 800f1ca:	9347      	str	r3, [sp, #284]	; 0x11c
 800f1cc:	230a      	movs	r3, #10
 800f1ce:	9342      	str	r3, [sp, #264]	; 0x108
 800f1d0:	e076      	b.n	800f2c0 <__ssvfiscanf_r+0x1e4>
 800f1d2:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800f1d4:	fb02 1103 	mla	r1, r2, r3, r1
 800f1d8:	3930      	subs	r1, #48	; 0x30
 800f1da:	9143      	str	r1, [sp, #268]	; 0x10c
 800f1dc:	4655      	mov	r5, sl
 800f1de:	e7d4      	b.n	800f18a <__ssvfiscanf_r+0xae>
 800f1e0:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800f1e4:	2a20      	cmp	r2, #32
 800f1e6:	d8ef      	bhi.n	800f1c8 <__ssvfiscanf_r+0xec>
 800f1e8:	a101      	add	r1, pc, #4	; (adr r1, 800f1f0 <__ssvfiscanf_r+0x114>)
 800f1ea:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f1ee:	bf00      	nop
 800f1f0:	0800f2a3 	.word	0x0800f2a3
 800f1f4:	0800f1c9 	.word	0x0800f1c9
 800f1f8:	0800f1c9 	.word	0x0800f1c9
 800f1fc:	0800f301 	.word	0x0800f301
 800f200:	0800f1c9 	.word	0x0800f1c9
 800f204:	0800f1c9 	.word	0x0800f1c9
 800f208:	0800f1c9 	.word	0x0800f1c9
 800f20c:	0800f1c9 	.word	0x0800f1c9
 800f210:	0800f1c9 	.word	0x0800f1c9
 800f214:	0800f1c9 	.word	0x0800f1c9
 800f218:	0800f1c9 	.word	0x0800f1c9
 800f21c:	0800f317 	.word	0x0800f317
 800f220:	0800f2fd 	.word	0x0800f2fd
 800f224:	0800f27b 	.word	0x0800f27b
 800f228:	0800f27b 	.word	0x0800f27b
 800f22c:	0800f27b 	.word	0x0800f27b
 800f230:	0800f1c9 	.word	0x0800f1c9
 800f234:	0800f2b9 	.word	0x0800f2b9
 800f238:	0800f1c9 	.word	0x0800f1c9
 800f23c:	0800f1c9 	.word	0x0800f1c9
 800f240:	0800f1c9 	.word	0x0800f1c9
 800f244:	0800f1c9 	.word	0x0800f1c9
 800f248:	0800f327 	.word	0x0800f327
 800f24c:	0800f2f5 	.word	0x0800f2f5
 800f250:	0800f29b 	.word	0x0800f29b
 800f254:	0800f1c9 	.word	0x0800f1c9
 800f258:	0800f1c9 	.word	0x0800f1c9
 800f25c:	0800f323 	.word	0x0800f323
 800f260:	0800f1c9 	.word	0x0800f1c9
 800f264:	0800f2fd 	.word	0x0800f2fd
 800f268:	0800f1c9 	.word	0x0800f1c9
 800f26c:	0800f1c9 	.word	0x0800f1c9
 800f270:	0800f2a3 	.word	0x0800f2a3
 800f274:	3b45      	subs	r3, #69	; 0x45
 800f276:	2b02      	cmp	r3, #2
 800f278:	d8a6      	bhi.n	800f1c8 <__ssvfiscanf_r+0xec>
 800f27a:	2305      	movs	r3, #5
 800f27c:	e01f      	b.n	800f2be <__ssvfiscanf_r+0x1e2>
 800f27e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800f280:	4621      	mov	r1, r4
 800f282:	4630      	mov	r0, r6
 800f284:	4798      	blx	r3
 800f286:	2800      	cmp	r0, #0
 800f288:	f43f af68 	beq.w	800f15c <__ssvfiscanf_r+0x80>
 800f28c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800f28e:	2800      	cmp	r0, #0
 800f290:	f040 808d 	bne.w	800f3ae <__ssvfiscanf_r+0x2d2>
 800f294:	f04f 30ff 	mov.w	r0, #4294967295
 800f298:	e08f      	b.n	800f3ba <__ssvfiscanf_r+0x2de>
 800f29a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800f29c:	f042 0220 	orr.w	r2, r2, #32
 800f2a0:	9241      	str	r2, [sp, #260]	; 0x104
 800f2a2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800f2a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f2a8:	9241      	str	r2, [sp, #260]	; 0x104
 800f2aa:	2210      	movs	r2, #16
 800f2ac:	2b6f      	cmp	r3, #111	; 0x6f
 800f2ae:	9242      	str	r2, [sp, #264]	; 0x108
 800f2b0:	bf34      	ite	cc
 800f2b2:	2303      	movcc	r3, #3
 800f2b4:	2304      	movcs	r3, #4
 800f2b6:	e002      	b.n	800f2be <__ssvfiscanf_r+0x1e2>
 800f2b8:	2300      	movs	r3, #0
 800f2ba:	9342      	str	r3, [sp, #264]	; 0x108
 800f2bc:	2303      	movs	r3, #3
 800f2be:	9347      	str	r3, [sp, #284]	; 0x11c
 800f2c0:	6863      	ldr	r3, [r4, #4]
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	dd3d      	ble.n	800f342 <__ssvfiscanf_r+0x266>
 800f2c6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800f2c8:	0659      	lsls	r1, r3, #25
 800f2ca:	d404      	bmi.n	800f2d6 <__ssvfiscanf_r+0x1fa>
 800f2cc:	6823      	ldr	r3, [r4, #0]
 800f2ce:	781a      	ldrb	r2, [r3, #0]
 800f2d0:	5cba      	ldrb	r2, [r7, r2]
 800f2d2:	0712      	lsls	r2, r2, #28
 800f2d4:	d43c      	bmi.n	800f350 <__ssvfiscanf_r+0x274>
 800f2d6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800f2d8:	2b02      	cmp	r3, #2
 800f2da:	dc4b      	bgt.n	800f374 <__ssvfiscanf_r+0x298>
 800f2dc:	466b      	mov	r3, sp
 800f2de:	4622      	mov	r2, r4
 800f2e0:	a941      	add	r1, sp, #260	; 0x104
 800f2e2:	4630      	mov	r0, r6
 800f2e4:	f000 fa02 	bl	800f6ec <_scanf_chars>
 800f2e8:	2801      	cmp	r0, #1
 800f2ea:	d06a      	beq.n	800f3c2 <__ssvfiscanf_r+0x2e6>
 800f2ec:	2802      	cmp	r0, #2
 800f2ee:	f47f af1c 	bne.w	800f12a <__ssvfiscanf_r+0x4e>
 800f2f2:	e7cb      	b.n	800f28c <__ssvfiscanf_r+0x1b0>
 800f2f4:	2308      	movs	r3, #8
 800f2f6:	9342      	str	r3, [sp, #264]	; 0x108
 800f2f8:	2304      	movs	r3, #4
 800f2fa:	e7e0      	b.n	800f2be <__ssvfiscanf_r+0x1e2>
 800f2fc:	220a      	movs	r2, #10
 800f2fe:	e7d5      	b.n	800f2ac <__ssvfiscanf_r+0x1d0>
 800f300:	4629      	mov	r1, r5
 800f302:	4640      	mov	r0, r8
 800f304:	f000 fbee 	bl	800fae4 <__sccl>
 800f308:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800f30a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f30e:	9341      	str	r3, [sp, #260]	; 0x104
 800f310:	4605      	mov	r5, r0
 800f312:	2301      	movs	r3, #1
 800f314:	e7d3      	b.n	800f2be <__ssvfiscanf_r+0x1e2>
 800f316:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800f318:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f31c:	9341      	str	r3, [sp, #260]	; 0x104
 800f31e:	2300      	movs	r3, #0
 800f320:	e7cd      	b.n	800f2be <__ssvfiscanf_r+0x1e2>
 800f322:	2302      	movs	r3, #2
 800f324:	e7cb      	b.n	800f2be <__ssvfiscanf_r+0x1e2>
 800f326:	9841      	ldr	r0, [sp, #260]	; 0x104
 800f328:	06c3      	lsls	r3, r0, #27
 800f32a:	f53f aefe 	bmi.w	800f12a <__ssvfiscanf_r+0x4e>
 800f32e:	9b00      	ldr	r3, [sp, #0]
 800f330:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800f332:	1d19      	adds	r1, r3, #4
 800f334:	9100      	str	r1, [sp, #0]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	07c0      	lsls	r0, r0, #31
 800f33a:	bf4c      	ite	mi
 800f33c:	801a      	strhmi	r2, [r3, #0]
 800f33e:	601a      	strpl	r2, [r3, #0]
 800f340:	e6f3      	b.n	800f12a <__ssvfiscanf_r+0x4e>
 800f342:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800f344:	4621      	mov	r1, r4
 800f346:	4630      	mov	r0, r6
 800f348:	4798      	blx	r3
 800f34a:	2800      	cmp	r0, #0
 800f34c:	d0bb      	beq.n	800f2c6 <__ssvfiscanf_r+0x1ea>
 800f34e:	e79d      	b.n	800f28c <__ssvfiscanf_r+0x1b0>
 800f350:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800f352:	3201      	adds	r2, #1
 800f354:	9245      	str	r2, [sp, #276]	; 0x114
 800f356:	6862      	ldr	r2, [r4, #4]
 800f358:	3a01      	subs	r2, #1
 800f35a:	2a00      	cmp	r2, #0
 800f35c:	6062      	str	r2, [r4, #4]
 800f35e:	dd02      	ble.n	800f366 <__ssvfiscanf_r+0x28a>
 800f360:	3301      	adds	r3, #1
 800f362:	6023      	str	r3, [r4, #0]
 800f364:	e7b2      	b.n	800f2cc <__ssvfiscanf_r+0x1f0>
 800f366:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800f368:	4621      	mov	r1, r4
 800f36a:	4630      	mov	r0, r6
 800f36c:	4798      	blx	r3
 800f36e:	2800      	cmp	r0, #0
 800f370:	d0ac      	beq.n	800f2cc <__ssvfiscanf_r+0x1f0>
 800f372:	e78b      	b.n	800f28c <__ssvfiscanf_r+0x1b0>
 800f374:	2b04      	cmp	r3, #4
 800f376:	dc0f      	bgt.n	800f398 <__ssvfiscanf_r+0x2bc>
 800f378:	466b      	mov	r3, sp
 800f37a:	4622      	mov	r2, r4
 800f37c:	a941      	add	r1, sp, #260	; 0x104
 800f37e:	4630      	mov	r0, r6
 800f380:	f000 fa0e 	bl	800f7a0 <_scanf_i>
 800f384:	e7b0      	b.n	800f2e8 <__ssvfiscanf_r+0x20c>
 800f386:	bf00      	nop
 800f388:	0800f029 	.word	0x0800f029
 800f38c:	0800f0a3 	.word	0x0800f0a3
 800f390:	080106a9 	.word	0x080106a9
 800f394:	0801099a 	.word	0x0801099a
 800f398:	4b0b      	ldr	r3, [pc, #44]	; (800f3c8 <__ssvfiscanf_r+0x2ec>)
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	f43f aec5 	beq.w	800f12a <__ssvfiscanf_r+0x4e>
 800f3a0:	466b      	mov	r3, sp
 800f3a2:	4622      	mov	r2, r4
 800f3a4:	a941      	add	r1, sp, #260	; 0x104
 800f3a6:	4630      	mov	r0, r6
 800f3a8:	f3af 8000 	nop.w
 800f3ac:	e79c      	b.n	800f2e8 <__ssvfiscanf_r+0x20c>
 800f3ae:	89a3      	ldrh	r3, [r4, #12]
 800f3b0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800f3b4:	bf18      	it	ne
 800f3b6:	f04f 30ff 	movne.w	r0, #4294967295
 800f3ba:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800f3be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3c2:	9844      	ldr	r0, [sp, #272]	; 0x110
 800f3c4:	e7f9      	b.n	800f3ba <__ssvfiscanf_r+0x2de>
 800f3c6:	bf00      	nop
 800f3c8:	00000000 	.word	0x00000000

0800f3cc <_printf_common>:
 800f3cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f3d0:	4616      	mov	r6, r2
 800f3d2:	4699      	mov	r9, r3
 800f3d4:	688a      	ldr	r2, [r1, #8]
 800f3d6:	690b      	ldr	r3, [r1, #16]
 800f3d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f3dc:	4293      	cmp	r3, r2
 800f3de:	bfb8      	it	lt
 800f3e0:	4613      	movlt	r3, r2
 800f3e2:	6033      	str	r3, [r6, #0]
 800f3e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f3e8:	4607      	mov	r7, r0
 800f3ea:	460c      	mov	r4, r1
 800f3ec:	b10a      	cbz	r2, 800f3f2 <_printf_common+0x26>
 800f3ee:	3301      	adds	r3, #1
 800f3f0:	6033      	str	r3, [r6, #0]
 800f3f2:	6823      	ldr	r3, [r4, #0]
 800f3f4:	0699      	lsls	r1, r3, #26
 800f3f6:	bf42      	ittt	mi
 800f3f8:	6833      	ldrmi	r3, [r6, #0]
 800f3fa:	3302      	addmi	r3, #2
 800f3fc:	6033      	strmi	r3, [r6, #0]
 800f3fe:	6825      	ldr	r5, [r4, #0]
 800f400:	f015 0506 	ands.w	r5, r5, #6
 800f404:	d106      	bne.n	800f414 <_printf_common+0x48>
 800f406:	f104 0a19 	add.w	sl, r4, #25
 800f40a:	68e3      	ldr	r3, [r4, #12]
 800f40c:	6832      	ldr	r2, [r6, #0]
 800f40e:	1a9b      	subs	r3, r3, r2
 800f410:	42ab      	cmp	r3, r5
 800f412:	dc26      	bgt.n	800f462 <_printf_common+0x96>
 800f414:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f418:	1e13      	subs	r3, r2, #0
 800f41a:	6822      	ldr	r2, [r4, #0]
 800f41c:	bf18      	it	ne
 800f41e:	2301      	movne	r3, #1
 800f420:	0692      	lsls	r2, r2, #26
 800f422:	d42b      	bmi.n	800f47c <_printf_common+0xb0>
 800f424:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f428:	4649      	mov	r1, r9
 800f42a:	4638      	mov	r0, r7
 800f42c:	47c0      	blx	r8
 800f42e:	3001      	adds	r0, #1
 800f430:	d01e      	beq.n	800f470 <_printf_common+0xa4>
 800f432:	6823      	ldr	r3, [r4, #0]
 800f434:	6922      	ldr	r2, [r4, #16]
 800f436:	f003 0306 	and.w	r3, r3, #6
 800f43a:	2b04      	cmp	r3, #4
 800f43c:	bf02      	ittt	eq
 800f43e:	68e5      	ldreq	r5, [r4, #12]
 800f440:	6833      	ldreq	r3, [r6, #0]
 800f442:	1aed      	subeq	r5, r5, r3
 800f444:	68a3      	ldr	r3, [r4, #8]
 800f446:	bf0c      	ite	eq
 800f448:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f44c:	2500      	movne	r5, #0
 800f44e:	4293      	cmp	r3, r2
 800f450:	bfc4      	itt	gt
 800f452:	1a9b      	subgt	r3, r3, r2
 800f454:	18ed      	addgt	r5, r5, r3
 800f456:	2600      	movs	r6, #0
 800f458:	341a      	adds	r4, #26
 800f45a:	42b5      	cmp	r5, r6
 800f45c:	d11a      	bne.n	800f494 <_printf_common+0xc8>
 800f45e:	2000      	movs	r0, #0
 800f460:	e008      	b.n	800f474 <_printf_common+0xa8>
 800f462:	2301      	movs	r3, #1
 800f464:	4652      	mov	r2, sl
 800f466:	4649      	mov	r1, r9
 800f468:	4638      	mov	r0, r7
 800f46a:	47c0      	blx	r8
 800f46c:	3001      	adds	r0, #1
 800f46e:	d103      	bne.n	800f478 <_printf_common+0xac>
 800f470:	f04f 30ff 	mov.w	r0, #4294967295
 800f474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f478:	3501      	adds	r5, #1
 800f47a:	e7c6      	b.n	800f40a <_printf_common+0x3e>
 800f47c:	18e1      	adds	r1, r4, r3
 800f47e:	1c5a      	adds	r2, r3, #1
 800f480:	2030      	movs	r0, #48	; 0x30
 800f482:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f486:	4422      	add	r2, r4
 800f488:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f48c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f490:	3302      	adds	r3, #2
 800f492:	e7c7      	b.n	800f424 <_printf_common+0x58>
 800f494:	2301      	movs	r3, #1
 800f496:	4622      	mov	r2, r4
 800f498:	4649      	mov	r1, r9
 800f49a:	4638      	mov	r0, r7
 800f49c:	47c0      	blx	r8
 800f49e:	3001      	adds	r0, #1
 800f4a0:	d0e6      	beq.n	800f470 <_printf_common+0xa4>
 800f4a2:	3601      	adds	r6, #1
 800f4a4:	e7d9      	b.n	800f45a <_printf_common+0x8e>
	...

0800f4a8 <_printf_i>:
 800f4a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f4ac:	7e0f      	ldrb	r7, [r1, #24]
 800f4ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f4b0:	2f78      	cmp	r7, #120	; 0x78
 800f4b2:	4691      	mov	r9, r2
 800f4b4:	4680      	mov	r8, r0
 800f4b6:	460c      	mov	r4, r1
 800f4b8:	469a      	mov	sl, r3
 800f4ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f4be:	d807      	bhi.n	800f4d0 <_printf_i+0x28>
 800f4c0:	2f62      	cmp	r7, #98	; 0x62
 800f4c2:	d80a      	bhi.n	800f4da <_printf_i+0x32>
 800f4c4:	2f00      	cmp	r7, #0
 800f4c6:	f000 80d4 	beq.w	800f672 <_printf_i+0x1ca>
 800f4ca:	2f58      	cmp	r7, #88	; 0x58
 800f4cc:	f000 80c0 	beq.w	800f650 <_printf_i+0x1a8>
 800f4d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f4d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f4d8:	e03a      	b.n	800f550 <_printf_i+0xa8>
 800f4da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f4de:	2b15      	cmp	r3, #21
 800f4e0:	d8f6      	bhi.n	800f4d0 <_printf_i+0x28>
 800f4e2:	a101      	add	r1, pc, #4	; (adr r1, 800f4e8 <_printf_i+0x40>)
 800f4e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f4e8:	0800f541 	.word	0x0800f541
 800f4ec:	0800f555 	.word	0x0800f555
 800f4f0:	0800f4d1 	.word	0x0800f4d1
 800f4f4:	0800f4d1 	.word	0x0800f4d1
 800f4f8:	0800f4d1 	.word	0x0800f4d1
 800f4fc:	0800f4d1 	.word	0x0800f4d1
 800f500:	0800f555 	.word	0x0800f555
 800f504:	0800f4d1 	.word	0x0800f4d1
 800f508:	0800f4d1 	.word	0x0800f4d1
 800f50c:	0800f4d1 	.word	0x0800f4d1
 800f510:	0800f4d1 	.word	0x0800f4d1
 800f514:	0800f659 	.word	0x0800f659
 800f518:	0800f581 	.word	0x0800f581
 800f51c:	0800f613 	.word	0x0800f613
 800f520:	0800f4d1 	.word	0x0800f4d1
 800f524:	0800f4d1 	.word	0x0800f4d1
 800f528:	0800f67b 	.word	0x0800f67b
 800f52c:	0800f4d1 	.word	0x0800f4d1
 800f530:	0800f581 	.word	0x0800f581
 800f534:	0800f4d1 	.word	0x0800f4d1
 800f538:	0800f4d1 	.word	0x0800f4d1
 800f53c:	0800f61b 	.word	0x0800f61b
 800f540:	682b      	ldr	r3, [r5, #0]
 800f542:	1d1a      	adds	r2, r3, #4
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	602a      	str	r2, [r5, #0]
 800f548:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f54c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f550:	2301      	movs	r3, #1
 800f552:	e09f      	b.n	800f694 <_printf_i+0x1ec>
 800f554:	6820      	ldr	r0, [r4, #0]
 800f556:	682b      	ldr	r3, [r5, #0]
 800f558:	0607      	lsls	r7, r0, #24
 800f55a:	f103 0104 	add.w	r1, r3, #4
 800f55e:	6029      	str	r1, [r5, #0]
 800f560:	d501      	bpl.n	800f566 <_printf_i+0xbe>
 800f562:	681e      	ldr	r6, [r3, #0]
 800f564:	e003      	b.n	800f56e <_printf_i+0xc6>
 800f566:	0646      	lsls	r6, r0, #25
 800f568:	d5fb      	bpl.n	800f562 <_printf_i+0xba>
 800f56a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800f56e:	2e00      	cmp	r6, #0
 800f570:	da03      	bge.n	800f57a <_printf_i+0xd2>
 800f572:	232d      	movs	r3, #45	; 0x2d
 800f574:	4276      	negs	r6, r6
 800f576:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f57a:	485a      	ldr	r0, [pc, #360]	; (800f6e4 <_printf_i+0x23c>)
 800f57c:	230a      	movs	r3, #10
 800f57e:	e012      	b.n	800f5a6 <_printf_i+0xfe>
 800f580:	682b      	ldr	r3, [r5, #0]
 800f582:	6820      	ldr	r0, [r4, #0]
 800f584:	1d19      	adds	r1, r3, #4
 800f586:	6029      	str	r1, [r5, #0]
 800f588:	0605      	lsls	r5, r0, #24
 800f58a:	d501      	bpl.n	800f590 <_printf_i+0xe8>
 800f58c:	681e      	ldr	r6, [r3, #0]
 800f58e:	e002      	b.n	800f596 <_printf_i+0xee>
 800f590:	0641      	lsls	r1, r0, #25
 800f592:	d5fb      	bpl.n	800f58c <_printf_i+0xe4>
 800f594:	881e      	ldrh	r6, [r3, #0]
 800f596:	4853      	ldr	r0, [pc, #332]	; (800f6e4 <_printf_i+0x23c>)
 800f598:	2f6f      	cmp	r7, #111	; 0x6f
 800f59a:	bf0c      	ite	eq
 800f59c:	2308      	moveq	r3, #8
 800f59e:	230a      	movne	r3, #10
 800f5a0:	2100      	movs	r1, #0
 800f5a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f5a6:	6865      	ldr	r5, [r4, #4]
 800f5a8:	60a5      	str	r5, [r4, #8]
 800f5aa:	2d00      	cmp	r5, #0
 800f5ac:	bfa2      	ittt	ge
 800f5ae:	6821      	ldrge	r1, [r4, #0]
 800f5b0:	f021 0104 	bicge.w	r1, r1, #4
 800f5b4:	6021      	strge	r1, [r4, #0]
 800f5b6:	b90e      	cbnz	r6, 800f5bc <_printf_i+0x114>
 800f5b8:	2d00      	cmp	r5, #0
 800f5ba:	d04b      	beq.n	800f654 <_printf_i+0x1ac>
 800f5bc:	4615      	mov	r5, r2
 800f5be:	fbb6 f1f3 	udiv	r1, r6, r3
 800f5c2:	fb03 6711 	mls	r7, r3, r1, r6
 800f5c6:	5dc7      	ldrb	r7, [r0, r7]
 800f5c8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f5cc:	4637      	mov	r7, r6
 800f5ce:	42bb      	cmp	r3, r7
 800f5d0:	460e      	mov	r6, r1
 800f5d2:	d9f4      	bls.n	800f5be <_printf_i+0x116>
 800f5d4:	2b08      	cmp	r3, #8
 800f5d6:	d10b      	bne.n	800f5f0 <_printf_i+0x148>
 800f5d8:	6823      	ldr	r3, [r4, #0]
 800f5da:	07de      	lsls	r6, r3, #31
 800f5dc:	d508      	bpl.n	800f5f0 <_printf_i+0x148>
 800f5de:	6923      	ldr	r3, [r4, #16]
 800f5e0:	6861      	ldr	r1, [r4, #4]
 800f5e2:	4299      	cmp	r1, r3
 800f5e4:	bfde      	ittt	le
 800f5e6:	2330      	movle	r3, #48	; 0x30
 800f5e8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f5ec:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f5f0:	1b52      	subs	r2, r2, r5
 800f5f2:	6122      	str	r2, [r4, #16]
 800f5f4:	f8cd a000 	str.w	sl, [sp]
 800f5f8:	464b      	mov	r3, r9
 800f5fa:	aa03      	add	r2, sp, #12
 800f5fc:	4621      	mov	r1, r4
 800f5fe:	4640      	mov	r0, r8
 800f600:	f7ff fee4 	bl	800f3cc <_printf_common>
 800f604:	3001      	adds	r0, #1
 800f606:	d14a      	bne.n	800f69e <_printf_i+0x1f6>
 800f608:	f04f 30ff 	mov.w	r0, #4294967295
 800f60c:	b004      	add	sp, #16
 800f60e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f612:	6823      	ldr	r3, [r4, #0]
 800f614:	f043 0320 	orr.w	r3, r3, #32
 800f618:	6023      	str	r3, [r4, #0]
 800f61a:	4833      	ldr	r0, [pc, #204]	; (800f6e8 <_printf_i+0x240>)
 800f61c:	2778      	movs	r7, #120	; 0x78
 800f61e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f622:	6823      	ldr	r3, [r4, #0]
 800f624:	6829      	ldr	r1, [r5, #0]
 800f626:	061f      	lsls	r7, r3, #24
 800f628:	f851 6b04 	ldr.w	r6, [r1], #4
 800f62c:	d402      	bmi.n	800f634 <_printf_i+0x18c>
 800f62e:	065f      	lsls	r7, r3, #25
 800f630:	bf48      	it	mi
 800f632:	b2b6      	uxthmi	r6, r6
 800f634:	07df      	lsls	r7, r3, #31
 800f636:	bf48      	it	mi
 800f638:	f043 0320 	orrmi.w	r3, r3, #32
 800f63c:	6029      	str	r1, [r5, #0]
 800f63e:	bf48      	it	mi
 800f640:	6023      	strmi	r3, [r4, #0]
 800f642:	b91e      	cbnz	r6, 800f64c <_printf_i+0x1a4>
 800f644:	6823      	ldr	r3, [r4, #0]
 800f646:	f023 0320 	bic.w	r3, r3, #32
 800f64a:	6023      	str	r3, [r4, #0]
 800f64c:	2310      	movs	r3, #16
 800f64e:	e7a7      	b.n	800f5a0 <_printf_i+0xf8>
 800f650:	4824      	ldr	r0, [pc, #144]	; (800f6e4 <_printf_i+0x23c>)
 800f652:	e7e4      	b.n	800f61e <_printf_i+0x176>
 800f654:	4615      	mov	r5, r2
 800f656:	e7bd      	b.n	800f5d4 <_printf_i+0x12c>
 800f658:	682b      	ldr	r3, [r5, #0]
 800f65a:	6826      	ldr	r6, [r4, #0]
 800f65c:	6961      	ldr	r1, [r4, #20]
 800f65e:	1d18      	adds	r0, r3, #4
 800f660:	6028      	str	r0, [r5, #0]
 800f662:	0635      	lsls	r5, r6, #24
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	d501      	bpl.n	800f66c <_printf_i+0x1c4>
 800f668:	6019      	str	r1, [r3, #0]
 800f66a:	e002      	b.n	800f672 <_printf_i+0x1ca>
 800f66c:	0670      	lsls	r0, r6, #25
 800f66e:	d5fb      	bpl.n	800f668 <_printf_i+0x1c0>
 800f670:	8019      	strh	r1, [r3, #0]
 800f672:	2300      	movs	r3, #0
 800f674:	6123      	str	r3, [r4, #16]
 800f676:	4615      	mov	r5, r2
 800f678:	e7bc      	b.n	800f5f4 <_printf_i+0x14c>
 800f67a:	682b      	ldr	r3, [r5, #0]
 800f67c:	1d1a      	adds	r2, r3, #4
 800f67e:	602a      	str	r2, [r5, #0]
 800f680:	681d      	ldr	r5, [r3, #0]
 800f682:	6862      	ldr	r2, [r4, #4]
 800f684:	2100      	movs	r1, #0
 800f686:	4628      	mov	r0, r5
 800f688:	f7f0 fdc2 	bl	8000210 <memchr>
 800f68c:	b108      	cbz	r0, 800f692 <_printf_i+0x1ea>
 800f68e:	1b40      	subs	r0, r0, r5
 800f690:	6060      	str	r0, [r4, #4]
 800f692:	6863      	ldr	r3, [r4, #4]
 800f694:	6123      	str	r3, [r4, #16]
 800f696:	2300      	movs	r3, #0
 800f698:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f69c:	e7aa      	b.n	800f5f4 <_printf_i+0x14c>
 800f69e:	6923      	ldr	r3, [r4, #16]
 800f6a0:	462a      	mov	r2, r5
 800f6a2:	4649      	mov	r1, r9
 800f6a4:	4640      	mov	r0, r8
 800f6a6:	47d0      	blx	sl
 800f6a8:	3001      	adds	r0, #1
 800f6aa:	d0ad      	beq.n	800f608 <_printf_i+0x160>
 800f6ac:	6823      	ldr	r3, [r4, #0]
 800f6ae:	079b      	lsls	r3, r3, #30
 800f6b0:	d413      	bmi.n	800f6da <_printf_i+0x232>
 800f6b2:	68e0      	ldr	r0, [r4, #12]
 800f6b4:	9b03      	ldr	r3, [sp, #12]
 800f6b6:	4298      	cmp	r0, r3
 800f6b8:	bfb8      	it	lt
 800f6ba:	4618      	movlt	r0, r3
 800f6bc:	e7a6      	b.n	800f60c <_printf_i+0x164>
 800f6be:	2301      	movs	r3, #1
 800f6c0:	4632      	mov	r2, r6
 800f6c2:	4649      	mov	r1, r9
 800f6c4:	4640      	mov	r0, r8
 800f6c6:	47d0      	blx	sl
 800f6c8:	3001      	adds	r0, #1
 800f6ca:	d09d      	beq.n	800f608 <_printf_i+0x160>
 800f6cc:	3501      	adds	r5, #1
 800f6ce:	68e3      	ldr	r3, [r4, #12]
 800f6d0:	9903      	ldr	r1, [sp, #12]
 800f6d2:	1a5b      	subs	r3, r3, r1
 800f6d4:	42ab      	cmp	r3, r5
 800f6d6:	dcf2      	bgt.n	800f6be <_printf_i+0x216>
 800f6d8:	e7eb      	b.n	800f6b2 <_printf_i+0x20a>
 800f6da:	2500      	movs	r5, #0
 800f6dc:	f104 0619 	add.w	r6, r4, #25
 800f6e0:	e7f5      	b.n	800f6ce <_printf_i+0x226>
 800f6e2:	bf00      	nop
 800f6e4:	080109a5 	.word	0x080109a5
 800f6e8:	080109b6 	.word	0x080109b6

0800f6ec <_scanf_chars>:
 800f6ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6f0:	4615      	mov	r5, r2
 800f6f2:	688a      	ldr	r2, [r1, #8]
 800f6f4:	4680      	mov	r8, r0
 800f6f6:	460c      	mov	r4, r1
 800f6f8:	b932      	cbnz	r2, 800f708 <_scanf_chars+0x1c>
 800f6fa:	698a      	ldr	r2, [r1, #24]
 800f6fc:	2a00      	cmp	r2, #0
 800f6fe:	bf0c      	ite	eq
 800f700:	2201      	moveq	r2, #1
 800f702:	f04f 32ff 	movne.w	r2, #4294967295
 800f706:	608a      	str	r2, [r1, #8]
 800f708:	6822      	ldr	r2, [r4, #0]
 800f70a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800f79c <_scanf_chars+0xb0>
 800f70e:	06d1      	lsls	r1, r2, #27
 800f710:	bf5f      	itttt	pl
 800f712:	681a      	ldrpl	r2, [r3, #0]
 800f714:	1d11      	addpl	r1, r2, #4
 800f716:	6019      	strpl	r1, [r3, #0]
 800f718:	6816      	ldrpl	r6, [r2, #0]
 800f71a:	2700      	movs	r7, #0
 800f71c:	69a0      	ldr	r0, [r4, #24]
 800f71e:	b188      	cbz	r0, 800f744 <_scanf_chars+0x58>
 800f720:	2801      	cmp	r0, #1
 800f722:	d107      	bne.n	800f734 <_scanf_chars+0x48>
 800f724:	682a      	ldr	r2, [r5, #0]
 800f726:	7811      	ldrb	r1, [r2, #0]
 800f728:	6962      	ldr	r2, [r4, #20]
 800f72a:	5c52      	ldrb	r2, [r2, r1]
 800f72c:	b952      	cbnz	r2, 800f744 <_scanf_chars+0x58>
 800f72e:	2f00      	cmp	r7, #0
 800f730:	d031      	beq.n	800f796 <_scanf_chars+0xaa>
 800f732:	e022      	b.n	800f77a <_scanf_chars+0x8e>
 800f734:	2802      	cmp	r0, #2
 800f736:	d120      	bne.n	800f77a <_scanf_chars+0x8e>
 800f738:	682b      	ldr	r3, [r5, #0]
 800f73a:	781b      	ldrb	r3, [r3, #0]
 800f73c:	f819 3003 	ldrb.w	r3, [r9, r3]
 800f740:	071b      	lsls	r3, r3, #28
 800f742:	d41a      	bmi.n	800f77a <_scanf_chars+0x8e>
 800f744:	6823      	ldr	r3, [r4, #0]
 800f746:	06da      	lsls	r2, r3, #27
 800f748:	bf5e      	ittt	pl
 800f74a:	682b      	ldrpl	r3, [r5, #0]
 800f74c:	781b      	ldrbpl	r3, [r3, #0]
 800f74e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800f752:	682a      	ldr	r2, [r5, #0]
 800f754:	686b      	ldr	r3, [r5, #4]
 800f756:	3201      	adds	r2, #1
 800f758:	602a      	str	r2, [r5, #0]
 800f75a:	68a2      	ldr	r2, [r4, #8]
 800f75c:	3b01      	subs	r3, #1
 800f75e:	3a01      	subs	r2, #1
 800f760:	606b      	str	r3, [r5, #4]
 800f762:	3701      	adds	r7, #1
 800f764:	60a2      	str	r2, [r4, #8]
 800f766:	b142      	cbz	r2, 800f77a <_scanf_chars+0x8e>
 800f768:	2b00      	cmp	r3, #0
 800f76a:	dcd7      	bgt.n	800f71c <_scanf_chars+0x30>
 800f76c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f770:	4629      	mov	r1, r5
 800f772:	4640      	mov	r0, r8
 800f774:	4798      	blx	r3
 800f776:	2800      	cmp	r0, #0
 800f778:	d0d0      	beq.n	800f71c <_scanf_chars+0x30>
 800f77a:	6823      	ldr	r3, [r4, #0]
 800f77c:	f013 0310 	ands.w	r3, r3, #16
 800f780:	d105      	bne.n	800f78e <_scanf_chars+0xa2>
 800f782:	68e2      	ldr	r2, [r4, #12]
 800f784:	3201      	adds	r2, #1
 800f786:	60e2      	str	r2, [r4, #12]
 800f788:	69a2      	ldr	r2, [r4, #24]
 800f78a:	b102      	cbz	r2, 800f78e <_scanf_chars+0xa2>
 800f78c:	7033      	strb	r3, [r6, #0]
 800f78e:	6923      	ldr	r3, [r4, #16]
 800f790:	443b      	add	r3, r7
 800f792:	6123      	str	r3, [r4, #16]
 800f794:	2000      	movs	r0, #0
 800f796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f79a:	bf00      	nop
 800f79c:	080106a9 	.word	0x080106a9

0800f7a0 <_scanf_i>:
 800f7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7a4:	4698      	mov	r8, r3
 800f7a6:	4b74      	ldr	r3, [pc, #464]	; (800f978 <_scanf_i+0x1d8>)
 800f7a8:	460c      	mov	r4, r1
 800f7aa:	4682      	mov	sl, r0
 800f7ac:	4616      	mov	r6, r2
 800f7ae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f7b2:	b087      	sub	sp, #28
 800f7b4:	ab03      	add	r3, sp, #12
 800f7b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f7ba:	4b70      	ldr	r3, [pc, #448]	; (800f97c <_scanf_i+0x1dc>)
 800f7bc:	69a1      	ldr	r1, [r4, #24]
 800f7be:	4a70      	ldr	r2, [pc, #448]	; (800f980 <_scanf_i+0x1e0>)
 800f7c0:	2903      	cmp	r1, #3
 800f7c2:	bf18      	it	ne
 800f7c4:	461a      	movne	r2, r3
 800f7c6:	68a3      	ldr	r3, [r4, #8]
 800f7c8:	9201      	str	r2, [sp, #4]
 800f7ca:	1e5a      	subs	r2, r3, #1
 800f7cc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800f7d0:	bf88      	it	hi
 800f7d2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800f7d6:	4627      	mov	r7, r4
 800f7d8:	bf82      	ittt	hi
 800f7da:	eb03 0905 	addhi.w	r9, r3, r5
 800f7de:	f240 135d 	movwhi	r3, #349	; 0x15d
 800f7e2:	60a3      	strhi	r3, [r4, #8]
 800f7e4:	f857 3b1c 	ldr.w	r3, [r7], #28
 800f7e8:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800f7ec:	bf98      	it	ls
 800f7ee:	f04f 0900 	movls.w	r9, #0
 800f7f2:	6023      	str	r3, [r4, #0]
 800f7f4:	463d      	mov	r5, r7
 800f7f6:	f04f 0b00 	mov.w	fp, #0
 800f7fa:	6831      	ldr	r1, [r6, #0]
 800f7fc:	ab03      	add	r3, sp, #12
 800f7fe:	7809      	ldrb	r1, [r1, #0]
 800f800:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800f804:	2202      	movs	r2, #2
 800f806:	f7f0 fd03 	bl	8000210 <memchr>
 800f80a:	b328      	cbz	r0, 800f858 <_scanf_i+0xb8>
 800f80c:	f1bb 0f01 	cmp.w	fp, #1
 800f810:	d159      	bne.n	800f8c6 <_scanf_i+0x126>
 800f812:	6862      	ldr	r2, [r4, #4]
 800f814:	b92a      	cbnz	r2, 800f822 <_scanf_i+0x82>
 800f816:	6822      	ldr	r2, [r4, #0]
 800f818:	2308      	movs	r3, #8
 800f81a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f81e:	6063      	str	r3, [r4, #4]
 800f820:	6022      	str	r2, [r4, #0]
 800f822:	6822      	ldr	r2, [r4, #0]
 800f824:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800f828:	6022      	str	r2, [r4, #0]
 800f82a:	68a2      	ldr	r2, [r4, #8]
 800f82c:	1e51      	subs	r1, r2, #1
 800f82e:	60a1      	str	r1, [r4, #8]
 800f830:	b192      	cbz	r2, 800f858 <_scanf_i+0xb8>
 800f832:	6832      	ldr	r2, [r6, #0]
 800f834:	1c51      	adds	r1, r2, #1
 800f836:	6031      	str	r1, [r6, #0]
 800f838:	7812      	ldrb	r2, [r2, #0]
 800f83a:	f805 2b01 	strb.w	r2, [r5], #1
 800f83e:	6872      	ldr	r2, [r6, #4]
 800f840:	3a01      	subs	r2, #1
 800f842:	2a00      	cmp	r2, #0
 800f844:	6072      	str	r2, [r6, #4]
 800f846:	dc07      	bgt.n	800f858 <_scanf_i+0xb8>
 800f848:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800f84c:	4631      	mov	r1, r6
 800f84e:	4650      	mov	r0, sl
 800f850:	4790      	blx	r2
 800f852:	2800      	cmp	r0, #0
 800f854:	f040 8085 	bne.w	800f962 <_scanf_i+0x1c2>
 800f858:	f10b 0b01 	add.w	fp, fp, #1
 800f85c:	f1bb 0f03 	cmp.w	fp, #3
 800f860:	d1cb      	bne.n	800f7fa <_scanf_i+0x5a>
 800f862:	6863      	ldr	r3, [r4, #4]
 800f864:	b90b      	cbnz	r3, 800f86a <_scanf_i+0xca>
 800f866:	230a      	movs	r3, #10
 800f868:	6063      	str	r3, [r4, #4]
 800f86a:	6863      	ldr	r3, [r4, #4]
 800f86c:	4945      	ldr	r1, [pc, #276]	; (800f984 <_scanf_i+0x1e4>)
 800f86e:	6960      	ldr	r0, [r4, #20]
 800f870:	1ac9      	subs	r1, r1, r3
 800f872:	f000 f937 	bl	800fae4 <__sccl>
 800f876:	f04f 0b00 	mov.w	fp, #0
 800f87a:	68a3      	ldr	r3, [r4, #8]
 800f87c:	6822      	ldr	r2, [r4, #0]
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d03d      	beq.n	800f8fe <_scanf_i+0x15e>
 800f882:	6831      	ldr	r1, [r6, #0]
 800f884:	6960      	ldr	r0, [r4, #20]
 800f886:	f891 c000 	ldrb.w	ip, [r1]
 800f88a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800f88e:	2800      	cmp	r0, #0
 800f890:	d035      	beq.n	800f8fe <_scanf_i+0x15e>
 800f892:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800f896:	d124      	bne.n	800f8e2 <_scanf_i+0x142>
 800f898:	0510      	lsls	r0, r2, #20
 800f89a:	d522      	bpl.n	800f8e2 <_scanf_i+0x142>
 800f89c:	f10b 0b01 	add.w	fp, fp, #1
 800f8a0:	f1b9 0f00 	cmp.w	r9, #0
 800f8a4:	d003      	beq.n	800f8ae <_scanf_i+0x10e>
 800f8a6:	3301      	adds	r3, #1
 800f8a8:	f109 39ff 	add.w	r9, r9, #4294967295
 800f8ac:	60a3      	str	r3, [r4, #8]
 800f8ae:	6873      	ldr	r3, [r6, #4]
 800f8b0:	3b01      	subs	r3, #1
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	6073      	str	r3, [r6, #4]
 800f8b6:	dd1b      	ble.n	800f8f0 <_scanf_i+0x150>
 800f8b8:	6833      	ldr	r3, [r6, #0]
 800f8ba:	3301      	adds	r3, #1
 800f8bc:	6033      	str	r3, [r6, #0]
 800f8be:	68a3      	ldr	r3, [r4, #8]
 800f8c0:	3b01      	subs	r3, #1
 800f8c2:	60a3      	str	r3, [r4, #8]
 800f8c4:	e7d9      	b.n	800f87a <_scanf_i+0xda>
 800f8c6:	f1bb 0f02 	cmp.w	fp, #2
 800f8ca:	d1ae      	bne.n	800f82a <_scanf_i+0x8a>
 800f8cc:	6822      	ldr	r2, [r4, #0]
 800f8ce:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800f8d2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800f8d6:	d1bf      	bne.n	800f858 <_scanf_i+0xb8>
 800f8d8:	2310      	movs	r3, #16
 800f8da:	6063      	str	r3, [r4, #4]
 800f8dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f8e0:	e7a2      	b.n	800f828 <_scanf_i+0x88>
 800f8e2:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800f8e6:	6022      	str	r2, [r4, #0]
 800f8e8:	780b      	ldrb	r3, [r1, #0]
 800f8ea:	f805 3b01 	strb.w	r3, [r5], #1
 800f8ee:	e7de      	b.n	800f8ae <_scanf_i+0x10e>
 800f8f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f8f4:	4631      	mov	r1, r6
 800f8f6:	4650      	mov	r0, sl
 800f8f8:	4798      	blx	r3
 800f8fa:	2800      	cmp	r0, #0
 800f8fc:	d0df      	beq.n	800f8be <_scanf_i+0x11e>
 800f8fe:	6823      	ldr	r3, [r4, #0]
 800f900:	05d9      	lsls	r1, r3, #23
 800f902:	d50d      	bpl.n	800f920 <_scanf_i+0x180>
 800f904:	42bd      	cmp	r5, r7
 800f906:	d909      	bls.n	800f91c <_scanf_i+0x17c>
 800f908:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800f90c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f910:	4632      	mov	r2, r6
 800f912:	4650      	mov	r0, sl
 800f914:	4798      	blx	r3
 800f916:	f105 39ff 	add.w	r9, r5, #4294967295
 800f91a:	464d      	mov	r5, r9
 800f91c:	42bd      	cmp	r5, r7
 800f91e:	d028      	beq.n	800f972 <_scanf_i+0x1d2>
 800f920:	6822      	ldr	r2, [r4, #0]
 800f922:	f012 0210 	ands.w	r2, r2, #16
 800f926:	d113      	bne.n	800f950 <_scanf_i+0x1b0>
 800f928:	702a      	strb	r2, [r5, #0]
 800f92a:	6863      	ldr	r3, [r4, #4]
 800f92c:	9e01      	ldr	r6, [sp, #4]
 800f92e:	4639      	mov	r1, r7
 800f930:	4650      	mov	r0, sl
 800f932:	47b0      	blx	r6
 800f934:	f8d8 3000 	ldr.w	r3, [r8]
 800f938:	6821      	ldr	r1, [r4, #0]
 800f93a:	1d1a      	adds	r2, r3, #4
 800f93c:	f8c8 2000 	str.w	r2, [r8]
 800f940:	f011 0f20 	tst.w	r1, #32
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	d00f      	beq.n	800f968 <_scanf_i+0x1c8>
 800f948:	6018      	str	r0, [r3, #0]
 800f94a:	68e3      	ldr	r3, [r4, #12]
 800f94c:	3301      	adds	r3, #1
 800f94e:	60e3      	str	r3, [r4, #12]
 800f950:	6923      	ldr	r3, [r4, #16]
 800f952:	1bed      	subs	r5, r5, r7
 800f954:	445d      	add	r5, fp
 800f956:	442b      	add	r3, r5
 800f958:	6123      	str	r3, [r4, #16]
 800f95a:	2000      	movs	r0, #0
 800f95c:	b007      	add	sp, #28
 800f95e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f962:	f04f 0b00 	mov.w	fp, #0
 800f966:	e7ca      	b.n	800f8fe <_scanf_i+0x15e>
 800f968:	07ca      	lsls	r2, r1, #31
 800f96a:	bf4c      	ite	mi
 800f96c:	8018      	strhmi	r0, [r3, #0]
 800f96e:	6018      	strpl	r0, [r3, #0]
 800f970:	e7eb      	b.n	800f94a <_scanf_i+0x1aa>
 800f972:	2001      	movs	r0, #1
 800f974:	e7f2      	b.n	800f95c <_scanf_i+0x1bc>
 800f976:	bf00      	nop
 800f978:	0801051c 	.word	0x0801051c
 800f97c:	0800fe55 	.word	0x0800fe55
 800f980:	0800fd6d 	.word	0x0800fd6d
 800f984:	080109d7 	.word	0x080109d7

0800f988 <__sflush_r>:
 800f988:	898a      	ldrh	r2, [r1, #12]
 800f98a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f98e:	4605      	mov	r5, r0
 800f990:	0710      	lsls	r0, r2, #28
 800f992:	460c      	mov	r4, r1
 800f994:	d458      	bmi.n	800fa48 <__sflush_r+0xc0>
 800f996:	684b      	ldr	r3, [r1, #4]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	dc05      	bgt.n	800f9a8 <__sflush_r+0x20>
 800f99c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	dc02      	bgt.n	800f9a8 <__sflush_r+0x20>
 800f9a2:	2000      	movs	r0, #0
 800f9a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f9aa:	2e00      	cmp	r6, #0
 800f9ac:	d0f9      	beq.n	800f9a2 <__sflush_r+0x1a>
 800f9ae:	2300      	movs	r3, #0
 800f9b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f9b4:	682f      	ldr	r7, [r5, #0]
 800f9b6:	6a21      	ldr	r1, [r4, #32]
 800f9b8:	602b      	str	r3, [r5, #0]
 800f9ba:	d032      	beq.n	800fa22 <__sflush_r+0x9a>
 800f9bc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f9be:	89a3      	ldrh	r3, [r4, #12]
 800f9c0:	075a      	lsls	r2, r3, #29
 800f9c2:	d505      	bpl.n	800f9d0 <__sflush_r+0x48>
 800f9c4:	6863      	ldr	r3, [r4, #4]
 800f9c6:	1ac0      	subs	r0, r0, r3
 800f9c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f9ca:	b10b      	cbz	r3, 800f9d0 <__sflush_r+0x48>
 800f9cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f9ce:	1ac0      	subs	r0, r0, r3
 800f9d0:	2300      	movs	r3, #0
 800f9d2:	4602      	mov	r2, r0
 800f9d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f9d6:	6a21      	ldr	r1, [r4, #32]
 800f9d8:	4628      	mov	r0, r5
 800f9da:	47b0      	blx	r6
 800f9dc:	1c43      	adds	r3, r0, #1
 800f9de:	89a3      	ldrh	r3, [r4, #12]
 800f9e0:	d106      	bne.n	800f9f0 <__sflush_r+0x68>
 800f9e2:	6829      	ldr	r1, [r5, #0]
 800f9e4:	291d      	cmp	r1, #29
 800f9e6:	d82b      	bhi.n	800fa40 <__sflush_r+0xb8>
 800f9e8:	4a29      	ldr	r2, [pc, #164]	; (800fa90 <__sflush_r+0x108>)
 800f9ea:	410a      	asrs	r2, r1
 800f9ec:	07d6      	lsls	r6, r2, #31
 800f9ee:	d427      	bmi.n	800fa40 <__sflush_r+0xb8>
 800f9f0:	2200      	movs	r2, #0
 800f9f2:	6062      	str	r2, [r4, #4]
 800f9f4:	04d9      	lsls	r1, r3, #19
 800f9f6:	6922      	ldr	r2, [r4, #16]
 800f9f8:	6022      	str	r2, [r4, #0]
 800f9fa:	d504      	bpl.n	800fa06 <__sflush_r+0x7e>
 800f9fc:	1c42      	adds	r2, r0, #1
 800f9fe:	d101      	bne.n	800fa04 <__sflush_r+0x7c>
 800fa00:	682b      	ldr	r3, [r5, #0]
 800fa02:	b903      	cbnz	r3, 800fa06 <__sflush_r+0x7e>
 800fa04:	6560      	str	r0, [r4, #84]	; 0x54
 800fa06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fa08:	602f      	str	r7, [r5, #0]
 800fa0a:	2900      	cmp	r1, #0
 800fa0c:	d0c9      	beq.n	800f9a2 <__sflush_r+0x1a>
 800fa0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fa12:	4299      	cmp	r1, r3
 800fa14:	d002      	beq.n	800fa1c <__sflush_r+0x94>
 800fa16:	4628      	mov	r0, r5
 800fa18:	f7fe f936 	bl	800dc88 <_free_r>
 800fa1c:	2000      	movs	r0, #0
 800fa1e:	6360      	str	r0, [r4, #52]	; 0x34
 800fa20:	e7c0      	b.n	800f9a4 <__sflush_r+0x1c>
 800fa22:	2301      	movs	r3, #1
 800fa24:	4628      	mov	r0, r5
 800fa26:	47b0      	blx	r6
 800fa28:	1c41      	adds	r1, r0, #1
 800fa2a:	d1c8      	bne.n	800f9be <__sflush_r+0x36>
 800fa2c:	682b      	ldr	r3, [r5, #0]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d0c5      	beq.n	800f9be <__sflush_r+0x36>
 800fa32:	2b1d      	cmp	r3, #29
 800fa34:	d001      	beq.n	800fa3a <__sflush_r+0xb2>
 800fa36:	2b16      	cmp	r3, #22
 800fa38:	d101      	bne.n	800fa3e <__sflush_r+0xb6>
 800fa3a:	602f      	str	r7, [r5, #0]
 800fa3c:	e7b1      	b.n	800f9a2 <__sflush_r+0x1a>
 800fa3e:	89a3      	ldrh	r3, [r4, #12]
 800fa40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa44:	81a3      	strh	r3, [r4, #12]
 800fa46:	e7ad      	b.n	800f9a4 <__sflush_r+0x1c>
 800fa48:	690f      	ldr	r7, [r1, #16]
 800fa4a:	2f00      	cmp	r7, #0
 800fa4c:	d0a9      	beq.n	800f9a2 <__sflush_r+0x1a>
 800fa4e:	0793      	lsls	r3, r2, #30
 800fa50:	680e      	ldr	r6, [r1, #0]
 800fa52:	bf08      	it	eq
 800fa54:	694b      	ldreq	r3, [r1, #20]
 800fa56:	600f      	str	r7, [r1, #0]
 800fa58:	bf18      	it	ne
 800fa5a:	2300      	movne	r3, #0
 800fa5c:	eba6 0807 	sub.w	r8, r6, r7
 800fa60:	608b      	str	r3, [r1, #8]
 800fa62:	f1b8 0f00 	cmp.w	r8, #0
 800fa66:	dd9c      	ble.n	800f9a2 <__sflush_r+0x1a>
 800fa68:	6a21      	ldr	r1, [r4, #32]
 800fa6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fa6c:	4643      	mov	r3, r8
 800fa6e:	463a      	mov	r2, r7
 800fa70:	4628      	mov	r0, r5
 800fa72:	47b0      	blx	r6
 800fa74:	2800      	cmp	r0, #0
 800fa76:	dc06      	bgt.n	800fa86 <__sflush_r+0xfe>
 800fa78:	89a3      	ldrh	r3, [r4, #12]
 800fa7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa7e:	81a3      	strh	r3, [r4, #12]
 800fa80:	f04f 30ff 	mov.w	r0, #4294967295
 800fa84:	e78e      	b.n	800f9a4 <__sflush_r+0x1c>
 800fa86:	4407      	add	r7, r0
 800fa88:	eba8 0800 	sub.w	r8, r8, r0
 800fa8c:	e7e9      	b.n	800fa62 <__sflush_r+0xda>
 800fa8e:	bf00      	nop
 800fa90:	dfbffffe 	.word	0xdfbffffe

0800fa94 <_fflush_r>:
 800fa94:	b538      	push	{r3, r4, r5, lr}
 800fa96:	690b      	ldr	r3, [r1, #16]
 800fa98:	4605      	mov	r5, r0
 800fa9a:	460c      	mov	r4, r1
 800fa9c:	b913      	cbnz	r3, 800faa4 <_fflush_r+0x10>
 800fa9e:	2500      	movs	r5, #0
 800faa0:	4628      	mov	r0, r5
 800faa2:	bd38      	pop	{r3, r4, r5, pc}
 800faa4:	b118      	cbz	r0, 800faae <_fflush_r+0x1a>
 800faa6:	6a03      	ldr	r3, [r0, #32]
 800faa8:	b90b      	cbnz	r3, 800faae <_fflush_r+0x1a>
 800faaa:	f7fd ff19 	bl	800d8e0 <__sinit>
 800faae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d0f3      	beq.n	800fa9e <_fflush_r+0xa>
 800fab6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fab8:	07d0      	lsls	r0, r2, #31
 800faba:	d404      	bmi.n	800fac6 <_fflush_r+0x32>
 800fabc:	0599      	lsls	r1, r3, #22
 800fabe:	d402      	bmi.n	800fac6 <_fflush_r+0x32>
 800fac0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fac2:	f7fe f8c6 	bl	800dc52 <__retarget_lock_acquire_recursive>
 800fac6:	4628      	mov	r0, r5
 800fac8:	4621      	mov	r1, r4
 800faca:	f7ff ff5d 	bl	800f988 <__sflush_r>
 800face:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fad0:	07da      	lsls	r2, r3, #31
 800fad2:	4605      	mov	r5, r0
 800fad4:	d4e4      	bmi.n	800faa0 <_fflush_r+0xc>
 800fad6:	89a3      	ldrh	r3, [r4, #12]
 800fad8:	059b      	lsls	r3, r3, #22
 800fada:	d4e1      	bmi.n	800faa0 <_fflush_r+0xc>
 800fadc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fade:	f7fe f8b9 	bl	800dc54 <__retarget_lock_release_recursive>
 800fae2:	e7dd      	b.n	800faa0 <_fflush_r+0xc>

0800fae4 <__sccl>:
 800fae4:	b570      	push	{r4, r5, r6, lr}
 800fae6:	780b      	ldrb	r3, [r1, #0]
 800fae8:	4604      	mov	r4, r0
 800faea:	2b5e      	cmp	r3, #94	; 0x5e
 800faec:	bf0b      	itete	eq
 800faee:	784b      	ldrbeq	r3, [r1, #1]
 800faf0:	1c4a      	addne	r2, r1, #1
 800faf2:	1c8a      	addeq	r2, r1, #2
 800faf4:	2100      	movne	r1, #0
 800faf6:	bf08      	it	eq
 800faf8:	2101      	moveq	r1, #1
 800fafa:	3801      	subs	r0, #1
 800fafc:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800fb00:	f800 1f01 	strb.w	r1, [r0, #1]!
 800fb04:	42a8      	cmp	r0, r5
 800fb06:	d1fb      	bne.n	800fb00 <__sccl+0x1c>
 800fb08:	b90b      	cbnz	r3, 800fb0e <__sccl+0x2a>
 800fb0a:	1e50      	subs	r0, r2, #1
 800fb0c:	bd70      	pop	{r4, r5, r6, pc}
 800fb0e:	f081 0101 	eor.w	r1, r1, #1
 800fb12:	54e1      	strb	r1, [r4, r3]
 800fb14:	4610      	mov	r0, r2
 800fb16:	4602      	mov	r2, r0
 800fb18:	f812 5b01 	ldrb.w	r5, [r2], #1
 800fb1c:	2d2d      	cmp	r5, #45	; 0x2d
 800fb1e:	d005      	beq.n	800fb2c <__sccl+0x48>
 800fb20:	2d5d      	cmp	r5, #93	; 0x5d
 800fb22:	d016      	beq.n	800fb52 <__sccl+0x6e>
 800fb24:	2d00      	cmp	r5, #0
 800fb26:	d0f1      	beq.n	800fb0c <__sccl+0x28>
 800fb28:	462b      	mov	r3, r5
 800fb2a:	e7f2      	b.n	800fb12 <__sccl+0x2e>
 800fb2c:	7846      	ldrb	r6, [r0, #1]
 800fb2e:	2e5d      	cmp	r6, #93	; 0x5d
 800fb30:	d0fa      	beq.n	800fb28 <__sccl+0x44>
 800fb32:	42b3      	cmp	r3, r6
 800fb34:	dcf8      	bgt.n	800fb28 <__sccl+0x44>
 800fb36:	3002      	adds	r0, #2
 800fb38:	461a      	mov	r2, r3
 800fb3a:	3201      	adds	r2, #1
 800fb3c:	4296      	cmp	r6, r2
 800fb3e:	54a1      	strb	r1, [r4, r2]
 800fb40:	dcfb      	bgt.n	800fb3a <__sccl+0x56>
 800fb42:	1af2      	subs	r2, r6, r3
 800fb44:	3a01      	subs	r2, #1
 800fb46:	1c5d      	adds	r5, r3, #1
 800fb48:	42b3      	cmp	r3, r6
 800fb4a:	bfa8      	it	ge
 800fb4c:	2200      	movge	r2, #0
 800fb4e:	18ab      	adds	r3, r5, r2
 800fb50:	e7e1      	b.n	800fb16 <__sccl+0x32>
 800fb52:	4610      	mov	r0, r2
 800fb54:	e7da      	b.n	800fb0c <__sccl+0x28>

0800fb56 <__submore>:
 800fb56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb5a:	460c      	mov	r4, r1
 800fb5c:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800fb5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fb62:	4299      	cmp	r1, r3
 800fb64:	d11d      	bne.n	800fba2 <__submore+0x4c>
 800fb66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800fb6a:	f7fc ff4f 	bl	800ca0c <_malloc_r>
 800fb6e:	b918      	cbnz	r0, 800fb78 <__submore+0x22>
 800fb70:	f04f 30ff 	mov.w	r0, #4294967295
 800fb74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fb7c:	63a3      	str	r3, [r4, #56]	; 0x38
 800fb7e:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800fb82:	6360      	str	r0, [r4, #52]	; 0x34
 800fb84:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800fb88:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800fb8c:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800fb90:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800fb94:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800fb98:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800fb9c:	6020      	str	r0, [r4, #0]
 800fb9e:	2000      	movs	r0, #0
 800fba0:	e7e8      	b.n	800fb74 <__submore+0x1e>
 800fba2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800fba4:	0077      	lsls	r7, r6, #1
 800fba6:	463a      	mov	r2, r7
 800fba8:	f7fc ffc4 	bl	800cb34 <_realloc_r>
 800fbac:	4605      	mov	r5, r0
 800fbae:	2800      	cmp	r0, #0
 800fbb0:	d0de      	beq.n	800fb70 <__submore+0x1a>
 800fbb2:	eb00 0806 	add.w	r8, r0, r6
 800fbb6:	4601      	mov	r1, r0
 800fbb8:	4632      	mov	r2, r6
 800fbba:	4640      	mov	r0, r8
 800fbbc:	f7fe f84b 	bl	800dc56 <memcpy>
 800fbc0:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800fbc4:	f8c4 8000 	str.w	r8, [r4]
 800fbc8:	e7e9      	b.n	800fb9e <__submore+0x48>

0800fbca <memmove>:
 800fbca:	4288      	cmp	r0, r1
 800fbcc:	b510      	push	{r4, lr}
 800fbce:	eb01 0402 	add.w	r4, r1, r2
 800fbd2:	d902      	bls.n	800fbda <memmove+0x10>
 800fbd4:	4284      	cmp	r4, r0
 800fbd6:	4623      	mov	r3, r4
 800fbd8:	d807      	bhi.n	800fbea <memmove+0x20>
 800fbda:	1e43      	subs	r3, r0, #1
 800fbdc:	42a1      	cmp	r1, r4
 800fbde:	d008      	beq.n	800fbf2 <memmove+0x28>
 800fbe0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fbe4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fbe8:	e7f8      	b.n	800fbdc <memmove+0x12>
 800fbea:	4402      	add	r2, r0
 800fbec:	4601      	mov	r1, r0
 800fbee:	428a      	cmp	r2, r1
 800fbf0:	d100      	bne.n	800fbf4 <memmove+0x2a>
 800fbf2:	bd10      	pop	{r4, pc}
 800fbf4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fbf8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fbfc:	e7f7      	b.n	800fbee <memmove+0x24>
	...

0800fc00 <__assert_func>:
 800fc00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fc02:	4614      	mov	r4, r2
 800fc04:	461a      	mov	r2, r3
 800fc06:	4b09      	ldr	r3, [pc, #36]	; (800fc2c <__assert_func+0x2c>)
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	4605      	mov	r5, r0
 800fc0c:	68d8      	ldr	r0, [r3, #12]
 800fc0e:	b14c      	cbz	r4, 800fc24 <__assert_func+0x24>
 800fc10:	4b07      	ldr	r3, [pc, #28]	; (800fc30 <__assert_func+0x30>)
 800fc12:	9100      	str	r1, [sp, #0]
 800fc14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fc18:	4906      	ldr	r1, [pc, #24]	; (800fc34 <__assert_func+0x34>)
 800fc1a:	462b      	mov	r3, r5
 800fc1c:	f000 f91c 	bl	800fe58 <fiprintf>
 800fc20:	f000 f92c 	bl	800fe7c <abort>
 800fc24:	4b04      	ldr	r3, [pc, #16]	; (800fc38 <__assert_func+0x38>)
 800fc26:	461c      	mov	r4, r3
 800fc28:	e7f3      	b.n	800fc12 <__assert_func+0x12>
 800fc2a:	bf00      	nop
 800fc2c:	200001f8 	.word	0x200001f8
 800fc30:	080109e2 	.word	0x080109e2
 800fc34:	080109ef 	.word	0x080109ef
 800fc38:	08010a1d 	.word	0x08010a1d

0800fc3c <_calloc_r>:
 800fc3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fc3e:	fba1 2402 	umull	r2, r4, r1, r2
 800fc42:	b94c      	cbnz	r4, 800fc58 <_calloc_r+0x1c>
 800fc44:	4611      	mov	r1, r2
 800fc46:	9201      	str	r2, [sp, #4]
 800fc48:	f7fc fee0 	bl	800ca0c <_malloc_r>
 800fc4c:	9a01      	ldr	r2, [sp, #4]
 800fc4e:	4605      	mov	r5, r0
 800fc50:	b930      	cbnz	r0, 800fc60 <_calloc_r+0x24>
 800fc52:	4628      	mov	r0, r5
 800fc54:	b003      	add	sp, #12
 800fc56:	bd30      	pop	{r4, r5, pc}
 800fc58:	220c      	movs	r2, #12
 800fc5a:	6002      	str	r2, [r0, #0]
 800fc5c:	2500      	movs	r5, #0
 800fc5e:	e7f8      	b.n	800fc52 <_calloc_r+0x16>
 800fc60:	4621      	mov	r1, r4
 800fc62:	f7fd ff04 	bl	800da6e <memset>
 800fc66:	e7f4      	b.n	800fc52 <_calloc_r+0x16>

0800fc68 <_strtol_l.constprop.0>:
 800fc68:	2b01      	cmp	r3, #1
 800fc6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc6e:	d001      	beq.n	800fc74 <_strtol_l.constprop.0+0xc>
 800fc70:	2b24      	cmp	r3, #36	; 0x24
 800fc72:	d906      	bls.n	800fc82 <_strtol_l.constprop.0+0x1a>
 800fc74:	f7fd ffc2 	bl	800dbfc <__errno>
 800fc78:	2316      	movs	r3, #22
 800fc7a:	6003      	str	r3, [r0, #0]
 800fc7c:	2000      	movs	r0, #0
 800fc7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc82:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800fd68 <_strtol_l.constprop.0+0x100>
 800fc86:	460d      	mov	r5, r1
 800fc88:	462e      	mov	r6, r5
 800fc8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fc8e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800fc92:	f017 0708 	ands.w	r7, r7, #8
 800fc96:	d1f7      	bne.n	800fc88 <_strtol_l.constprop.0+0x20>
 800fc98:	2c2d      	cmp	r4, #45	; 0x2d
 800fc9a:	d132      	bne.n	800fd02 <_strtol_l.constprop.0+0x9a>
 800fc9c:	782c      	ldrb	r4, [r5, #0]
 800fc9e:	2701      	movs	r7, #1
 800fca0:	1cb5      	adds	r5, r6, #2
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d05b      	beq.n	800fd5e <_strtol_l.constprop.0+0xf6>
 800fca6:	2b10      	cmp	r3, #16
 800fca8:	d109      	bne.n	800fcbe <_strtol_l.constprop.0+0x56>
 800fcaa:	2c30      	cmp	r4, #48	; 0x30
 800fcac:	d107      	bne.n	800fcbe <_strtol_l.constprop.0+0x56>
 800fcae:	782c      	ldrb	r4, [r5, #0]
 800fcb0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800fcb4:	2c58      	cmp	r4, #88	; 0x58
 800fcb6:	d14d      	bne.n	800fd54 <_strtol_l.constprop.0+0xec>
 800fcb8:	786c      	ldrb	r4, [r5, #1]
 800fcba:	2310      	movs	r3, #16
 800fcbc:	3502      	adds	r5, #2
 800fcbe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800fcc2:	f108 38ff 	add.w	r8, r8, #4294967295
 800fcc6:	f04f 0e00 	mov.w	lr, #0
 800fcca:	fbb8 f9f3 	udiv	r9, r8, r3
 800fcce:	4676      	mov	r6, lr
 800fcd0:	fb03 8a19 	mls	sl, r3, r9, r8
 800fcd4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800fcd8:	f1bc 0f09 	cmp.w	ip, #9
 800fcdc:	d816      	bhi.n	800fd0c <_strtol_l.constprop.0+0xa4>
 800fcde:	4664      	mov	r4, ip
 800fce0:	42a3      	cmp	r3, r4
 800fce2:	dd24      	ble.n	800fd2e <_strtol_l.constprop.0+0xc6>
 800fce4:	f1be 3fff 	cmp.w	lr, #4294967295
 800fce8:	d008      	beq.n	800fcfc <_strtol_l.constprop.0+0x94>
 800fcea:	45b1      	cmp	r9, r6
 800fcec:	d31c      	bcc.n	800fd28 <_strtol_l.constprop.0+0xc0>
 800fcee:	d101      	bne.n	800fcf4 <_strtol_l.constprop.0+0x8c>
 800fcf0:	45a2      	cmp	sl, r4
 800fcf2:	db19      	blt.n	800fd28 <_strtol_l.constprop.0+0xc0>
 800fcf4:	fb06 4603 	mla	r6, r6, r3, r4
 800fcf8:	f04f 0e01 	mov.w	lr, #1
 800fcfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fd00:	e7e8      	b.n	800fcd4 <_strtol_l.constprop.0+0x6c>
 800fd02:	2c2b      	cmp	r4, #43	; 0x2b
 800fd04:	bf04      	itt	eq
 800fd06:	782c      	ldrbeq	r4, [r5, #0]
 800fd08:	1cb5      	addeq	r5, r6, #2
 800fd0a:	e7ca      	b.n	800fca2 <_strtol_l.constprop.0+0x3a>
 800fd0c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800fd10:	f1bc 0f19 	cmp.w	ip, #25
 800fd14:	d801      	bhi.n	800fd1a <_strtol_l.constprop.0+0xb2>
 800fd16:	3c37      	subs	r4, #55	; 0x37
 800fd18:	e7e2      	b.n	800fce0 <_strtol_l.constprop.0+0x78>
 800fd1a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800fd1e:	f1bc 0f19 	cmp.w	ip, #25
 800fd22:	d804      	bhi.n	800fd2e <_strtol_l.constprop.0+0xc6>
 800fd24:	3c57      	subs	r4, #87	; 0x57
 800fd26:	e7db      	b.n	800fce0 <_strtol_l.constprop.0+0x78>
 800fd28:	f04f 3eff 	mov.w	lr, #4294967295
 800fd2c:	e7e6      	b.n	800fcfc <_strtol_l.constprop.0+0x94>
 800fd2e:	f1be 3fff 	cmp.w	lr, #4294967295
 800fd32:	d105      	bne.n	800fd40 <_strtol_l.constprop.0+0xd8>
 800fd34:	2322      	movs	r3, #34	; 0x22
 800fd36:	6003      	str	r3, [r0, #0]
 800fd38:	4646      	mov	r6, r8
 800fd3a:	b942      	cbnz	r2, 800fd4e <_strtol_l.constprop.0+0xe6>
 800fd3c:	4630      	mov	r0, r6
 800fd3e:	e79e      	b.n	800fc7e <_strtol_l.constprop.0+0x16>
 800fd40:	b107      	cbz	r7, 800fd44 <_strtol_l.constprop.0+0xdc>
 800fd42:	4276      	negs	r6, r6
 800fd44:	2a00      	cmp	r2, #0
 800fd46:	d0f9      	beq.n	800fd3c <_strtol_l.constprop.0+0xd4>
 800fd48:	f1be 0f00 	cmp.w	lr, #0
 800fd4c:	d000      	beq.n	800fd50 <_strtol_l.constprop.0+0xe8>
 800fd4e:	1e69      	subs	r1, r5, #1
 800fd50:	6011      	str	r1, [r2, #0]
 800fd52:	e7f3      	b.n	800fd3c <_strtol_l.constprop.0+0xd4>
 800fd54:	2430      	movs	r4, #48	; 0x30
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d1b1      	bne.n	800fcbe <_strtol_l.constprop.0+0x56>
 800fd5a:	2308      	movs	r3, #8
 800fd5c:	e7af      	b.n	800fcbe <_strtol_l.constprop.0+0x56>
 800fd5e:	2c30      	cmp	r4, #48	; 0x30
 800fd60:	d0a5      	beq.n	800fcae <_strtol_l.constprop.0+0x46>
 800fd62:	230a      	movs	r3, #10
 800fd64:	e7ab      	b.n	800fcbe <_strtol_l.constprop.0+0x56>
 800fd66:	bf00      	nop
 800fd68:	080106a9 	.word	0x080106a9

0800fd6c <_strtol_r>:
 800fd6c:	f7ff bf7c 	b.w	800fc68 <_strtol_l.constprop.0>

0800fd70 <_strtoul_l.constprop.0>:
 800fd70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fd74:	4f36      	ldr	r7, [pc, #216]	; (800fe50 <_strtoul_l.constprop.0+0xe0>)
 800fd76:	4686      	mov	lr, r0
 800fd78:	460d      	mov	r5, r1
 800fd7a:	4628      	mov	r0, r5
 800fd7c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fd80:	5d3e      	ldrb	r6, [r7, r4]
 800fd82:	f016 0608 	ands.w	r6, r6, #8
 800fd86:	d1f8      	bne.n	800fd7a <_strtoul_l.constprop.0+0xa>
 800fd88:	2c2d      	cmp	r4, #45	; 0x2d
 800fd8a:	d130      	bne.n	800fdee <_strtoul_l.constprop.0+0x7e>
 800fd8c:	782c      	ldrb	r4, [r5, #0]
 800fd8e:	2601      	movs	r6, #1
 800fd90:	1c85      	adds	r5, r0, #2
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d057      	beq.n	800fe46 <_strtoul_l.constprop.0+0xd6>
 800fd96:	2b10      	cmp	r3, #16
 800fd98:	d109      	bne.n	800fdae <_strtoul_l.constprop.0+0x3e>
 800fd9a:	2c30      	cmp	r4, #48	; 0x30
 800fd9c:	d107      	bne.n	800fdae <_strtoul_l.constprop.0+0x3e>
 800fd9e:	7828      	ldrb	r0, [r5, #0]
 800fda0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800fda4:	2858      	cmp	r0, #88	; 0x58
 800fda6:	d149      	bne.n	800fe3c <_strtoul_l.constprop.0+0xcc>
 800fda8:	786c      	ldrb	r4, [r5, #1]
 800fdaa:	2310      	movs	r3, #16
 800fdac:	3502      	adds	r5, #2
 800fdae:	f04f 38ff 	mov.w	r8, #4294967295
 800fdb2:	2700      	movs	r7, #0
 800fdb4:	fbb8 f8f3 	udiv	r8, r8, r3
 800fdb8:	fb03 f908 	mul.w	r9, r3, r8
 800fdbc:	ea6f 0909 	mvn.w	r9, r9
 800fdc0:	4638      	mov	r0, r7
 800fdc2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800fdc6:	f1bc 0f09 	cmp.w	ip, #9
 800fdca:	d815      	bhi.n	800fdf8 <_strtoul_l.constprop.0+0x88>
 800fdcc:	4664      	mov	r4, ip
 800fdce:	42a3      	cmp	r3, r4
 800fdd0:	dd23      	ble.n	800fe1a <_strtoul_l.constprop.0+0xaa>
 800fdd2:	f1b7 3fff 	cmp.w	r7, #4294967295
 800fdd6:	d007      	beq.n	800fde8 <_strtoul_l.constprop.0+0x78>
 800fdd8:	4580      	cmp	r8, r0
 800fdda:	d31b      	bcc.n	800fe14 <_strtoul_l.constprop.0+0xa4>
 800fddc:	d101      	bne.n	800fde2 <_strtoul_l.constprop.0+0x72>
 800fdde:	45a1      	cmp	r9, r4
 800fde0:	db18      	blt.n	800fe14 <_strtoul_l.constprop.0+0xa4>
 800fde2:	fb00 4003 	mla	r0, r0, r3, r4
 800fde6:	2701      	movs	r7, #1
 800fde8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fdec:	e7e9      	b.n	800fdc2 <_strtoul_l.constprop.0+0x52>
 800fdee:	2c2b      	cmp	r4, #43	; 0x2b
 800fdf0:	bf04      	itt	eq
 800fdf2:	782c      	ldrbeq	r4, [r5, #0]
 800fdf4:	1c85      	addeq	r5, r0, #2
 800fdf6:	e7cc      	b.n	800fd92 <_strtoul_l.constprop.0+0x22>
 800fdf8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800fdfc:	f1bc 0f19 	cmp.w	ip, #25
 800fe00:	d801      	bhi.n	800fe06 <_strtoul_l.constprop.0+0x96>
 800fe02:	3c37      	subs	r4, #55	; 0x37
 800fe04:	e7e3      	b.n	800fdce <_strtoul_l.constprop.0+0x5e>
 800fe06:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800fe0a:	f1bc 0f19 	cmp.w	ip, #25
 800fe0e:	d804      	bhi.n	800fe1a <_strtoul_l.constprop.0+0xaa>
 800fe10:	3c57      	subs	r4, #87	; 0x57
 800fe12:	e7dc      	b.n	800fdce <_strtoul_l.constprop.0+0x5e>
 800fe14:	f04f 37ff 	mov.w	r7, #4294967295
 800fe18:	e7e6      	b.n	800fde8 <_strtoul_l.constprop.0+0x78>
 800fe1a:	1c7b      	adds	r3, r7, #1
 800fe1c:	d106      	bne.n	800fe2c <_strtoul_l.constprop.0+0xbc>
 800fe1e:	2322      	movs	r3, #34	; 0x22
 800fe20:	f8ce 3000 	str.w	r3, [lr]
 800fe24:	4638      	mov	r0, r7
 800fe26:	b932      	cbnz	r2, 800fe36 <_strtoul_l.constprop.0+0xc6>
 800fe28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fe2c:	b106      	cbz	r6, 800fe30 <_strtoul_l.constprop.0+0xc0>
 800fe2e:	4240      	negs	r0, r0
 800fe30:	2a00      	cmp	r2, #0
 800fe32:	d0f9      	beq.n	800fe28 <_strtoul_l.constprop.0+0xb8>
 800fe34:	b107      	cbz	r7, 800fe38 <_strtoul_l.constprop.0+0xc8>
 800fe36:	1e69      	subs	r1, r5, #1
 800fe38:	6011      	str	r1, [r2, #0]
 800fe3a:	e7f5      	b.n	800fe28 <_strtoul_l.constprop.0+0xb8>
 800fe3c:	2430      	movs	r4, #48	; 0x30
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d1b5      	bne.n	800fdae <_strtoul_l.constprop.0+0x3e>
 800fe42:	2308      	movs	r3, #8
 800fe44:	e7b3      	b.n	800fdae <_strtoul_l.constprop.0+0x3e>
 800fe46:	2c30      	cmp	r4, #48	; 0x30
 800fe48:	d0a9      	beq.n	800fd9e <_strtoul_l.constprop.0+0x2e>
 800fe4a:	230a      	movs	r3, #10
 800fe4c:	e7af      	b.n	800fdae <_strtoul_l.constprop.0+0x3e>
 800fe4e:	bf00      	nop
 800fe50:	080106a9 	.word	0x080106a9

0800fe54 <_strtoul_r>:
 800fe54:	f7ff bf8c 	b.w	800fd70 <_strtoul_l.constprop.0>

0800fe58 <fiprintf>:
 800fe58:	b40e      	push	{r1, r2, r3}
 800fe5a:	b503      	push	{r0, r1, lr}
 800fe5c:	4601      	mov	r1, r0
 800fe5e:	ab03      	add	r3, sp, #12
 800fe60:	4805      	ldr	r0, [pc, #20]	; (800fe78 <fiprintf+0x20>)
 800fe62:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe66:	6800      	ldr	r0, [r0, #0]
 800fe68:	9301      	str	r3, [sp, #4]
 800fe6a:	f000 f837 	bl	800fedc <_vfiprintf_r>
 800fe6e:	b002      	add	sp, #8
 800fe70:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe74:	b003      	add	sp, #12
 800fe76:	4770      	bx	lr
 800fe78:	200001f8 	.word	0x200001f8

0800fe7c <abort>:
 800fe7c:	b508      	push	{r3, lr}
 800fe7e:	2006      	movs	r0, #6
 800fe80:	f000 fa04 	bl	801028c <raise>
 800fe84:	2001      	movs	r0, #1
 800fe86:	f7f4 fb3d 	bl	8004504 <_exit>

0800fe8a <__sfputc_r>:
 800fe8a:	6893      	ldr	r3, [r2, #8]
 800fe8c:	3b01      	subs	r3, #1
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	b410      	push	{r4}
 800fe92:	6093      	str	r3, [r2, #8]
 800fe94:	da08      	bge.n	800fea8 <__sfputc_r+0x1e>
 800fe96:	6994      	ldr	r4, [r2, #24]
 800fe98:	42a3      	cmp	r3, r4
 800fe9a:	db01      	blt.n	800fea0 <__sfputc_r+0x16>
 800fe9c:	290a      	cmp	r1, #10
 800fe9e:	d103      	bne.n	800fea8 <__sfputc_r+0x1e>
 800fea0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fea4:	f000 b934 	b.w	8010110 <__swbuf_r>
 800fea8:	6813      	ldr	r3, [r2, #0]
 800feaa:	1c58      	adds	r0, r3, #1
 800feac:	6010      	str	r0, [r2, #0]
 800feae:	7019      	strb	r1, [r3, #0]
 800feb0:	4608      	mov	r0, r1
 800feb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800feb6:	4770      	bx	lr

0800feb8 <__sfputs_r>:
 800feb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800feba:	4606      	mov	r6, r0
 800febc:	460f      	mov	r7, r1
 800febe:	4614      	mov	r4, r2
 800fec0:	18d5      	adds	r5, r2, r3
 800fec2:	42ac      	cmp	r4, r5
 800fec4:	d101      	bne.n	800feca <__sfputs_r+0x12>
 800fec6:	2000      	movs	r0, #0
 800fec8:	e007      	b.n	800feda <__sfputs_r+0x22>
 800feca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fece:	463a      	mov	r2, r7
 800fed0:	4630      	mov	r0, r6
 800fed2:	f7ff ffda 	bl	800fe8a <__sfputc_r>
 800fed6:	1c43      	adds	r3, r0, #1
 800fed8:	d1f3      	bne.n	800fec2 <__sfputs_r+0xa>
 800feda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fedc <_vfiprintf_r>:
 800fedc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fee0:	460d      	mov	r5, r1
 800fee2:	b09d      	sub	sp, #116	; 0x74
 800fee4:	4614      	mov	r4, r2
 800fee6:	4698      	mov	r8, r3
 800fee8:	4606      	mov	r6, r0
 800feea:	b118      	cbz	r0, 800fef4 <_vfiprintf_r+0x18>
 800feec:	6a03      	ldr	r3, [r0, #32]
 800feee:	b90b      	cbnz	r3, 800fef4 <_vfiprintf_r+0x18>
 800fef0:	f7fd fcf6 	bl	800d8e0 <__sinit>
 800fef4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fef6:	07d9      	lsls	r1, r3, #31
 800fef8:	d405      	bmi.n	800ff06 <_vfiprintf_r+0x2a>
 800fefa:	89ab      	ldrh	r3, [r5, #12]
 800fefc:	059a      	lsls	r2, r3, #22
 800fefe:	d402      	bmi.n	800ff06 <_vfiprintf_r+0x2a>
 800ff00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ff02:	f7fd fea6 	bl	800dc52 <__retarget_lock_acquire_recursive>
 800ff06:	89ab      	ldrh	r3, [r5, #12]
 800ff08:	071b      	lsls	r3, r3, #28
 800ff0a:	d501      	bpl.n	800ff10 <_vfiprintf_r+0x34>
 800ff0c:	692b      	ldr	r3, [r5, #16]
 800ff0e:	b99b      	cbnz	r3, 800ff38 <_vfiprintf_r+0x5c>
 800ff10:	4629      	mov	r1, r5
 800ff12:	4630      	mov	r0, r6
 800ff14:	f000 f93a 	bl	801018c <__swsetup_r>
 800ff18:	b170      	cbz	r0, 800ff38 <_vfiprintf_r+0x5c>
 800ff1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ff1c:	07dc      	lsls	r4, r3, #31
 800ff1e:	d504      	bpl.n	800ff2a <_vfiprintf_r+0x4e>
 800ff20:	f04f 30ff 	mov.w	r0, #4294967295
 800ff24:	b01d      	add	sp, #116	; 0x74
 800ff26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff2a:	89ab      	ldrh	r3, [r5, #12]
 800ff2c:	0598      	lsls	r0, r3, #22
 800ff2e:	d4f7      	bmi.n	800ff20 <_vfiprintf_r+0x44>
 800ff30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ff32:	f7fd fe8f 	bl	800dc54 <__retarget_lock_release_recursive>
 800ff36:	e7f3      	b.n	800ff20 <_vfiprintf_r+0x44>
 800ff38:	2300      	movs	r3, #0
 800ff3a:	9309      	str	r3, [sp, #36]	; 0x24
 800ff3c:	2320      	movs	r3, #32
 800ff3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ff42:	f8cd 800c 	str.w	r8, [sp, #12]
 800ff46:	2330      	movs	r3, #48	; 0x30
 800ff48:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80100fc <_vfiprintf_r+0x220>
 800ff4c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ff50:	f04f 0901 	mov.w	r9, #1
 800ff54:	4623      	mov	r3, r4
 800ff56:	469a      	mov	sl, r3
 800ff58:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ff5c:	b10a      	cbz	r2, 800ff62 <_vfiprintf_r+0x86>
 800ff5e:	2a25      	cmp	r2, #37	; 0x25
 800ff60:	d1f9      	bne.n	800ff56 <_vfiprintf_r+0x7a>
 800ff62:	ebba 0b04 	subs.w	fp, sl, r4
 800ff66:	d00b      	beq.n	800ff80 <_vfiprintf_r+0xa4>
 800ff68:	465b      	mov	r3, fp
 800ff6a:	4622      	mov	r2, r4
 800ff6c:	4629      	mov	r1, r5
 800ff6e:	4630      	mov	r0, r6
 800ff70:	f7ff ffa2 	bl	800feb8 <__sfputs_r>
 800ff74:	3001      	adds	r0, #1
 800ff76:	f000 80a9 	beq.w	80100cc <_vfiprintf_r+0x1f0>
 800ff7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ff7c:	445a      	add	r2, fp
 800ff7e:	9209      	str	r2, [sp, #36]	; 0x24
 800ff80:	f89a 3000 	ldrb.w	r3, [sl]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	f000 80a1 	beq.w	80100cc <_vfiprintf_r+0x1f0>
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	f04f 32ff 	mov.w	r2, #4294967295
 800ff90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ff94:	f10a 0a01 	add.w	sl, sl, #1
 800ff98:	9304      	str	r3, [sp, #16]
 800ff9a:	9307      	str	r3, [sp, #28]
 800ff9c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ffa0:	931a      	str	r3, [sp, #104]	; 0x68
 800ffa2:	4654      	mov	r4, sl
 800ffa4:	2205      	movs	r2, #5
 800ffa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffaa:	4854      	ldr	r0, [pc, #336]	; (80100fc <_vfiprintf_r+0x220>)
 800ffac:	f7f0 f930 	bl	8000210 <memchr>
 800ffb0:	9a04      	ldr	r2, [sp, #16]
 800ffb2:	b9d8      	cbnz	r0, 800ffec <_vfiprintf_r+0x110>
 800ffb4:	06d1      	lsls	r1, r2, #27
 800ffb6:	bf44      	itt	mi
 800ffb8:	2320      	movmi	r3, #32
 800ffba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ffbe:	0713      	lsls	r3, r2, #28
 800ffc0:	bf44      	itt	mi
 800ffc2:	232b      	movmi	r3, #43	; 0x2b
 800ffc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ffc8:	f89a 3000 	ldrb.w	r3, [sl]
 800ffcc:	2b2a      	cmp	r3, #42	; 0x2a
 800ffce:	d015      	beq.n	800fffc <_vfiprintf_r+0x120>
 800ffd0:	9a07      	ldr	r2, [sp, #28]
 800ffd2:	4654      	mov	r4, sl
 800ffd4:	2000      	movs	r0, #0
 800ffd6:	f04f 0c0a 	mov.w	ip, #10
 800ffda:	4621      	mov	r1, r4
 800ffdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ffe0:	3b30      	subs	r3, #48	; 0x30
 800ffe2:	2b09      	cmp	r3, #9
 800ffe4:	d94d      	bls.n	8010082 <_vfiprintf_r+0x1a6>
 800ffe6:	b1b0      	cbz	r0, 8010016 <_vfiprintf_r+0x13a>
 800ffe8:	9207      	str	r2, [sp, #28]
 800ffea:	e014      	b.n	8010016 <_vfiprintf_r+0x13a>
 800ffec:	eba0 0308 	sub.w	r3, r0, r8
 800fff0:	fa09 f303 	lsl.w	r3, r9, r3
 800fff4:	4313      	orrs	r3, r2
 800fff6:	9304      	str	r3, [sp, #16]
 800fff8:	46a2      	mov	sl, r4
 800fffa:	e7d2      	b.n	800ffa2 <_vfiprintf_r+0xc6>
 800fffc:	9b03      	ldr	r3, [sp, #12]
 800fffe:	1d19      	adds	r1, r3, #4
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	9103      	str	r1, [sp, #12]
 8010004:	2b00      	cmp	r3, #0
 8010006:	bfbb      	ittet	lt
 8010008:	425b      	neglt	r3, r3
 801000a:	f042 0202 	orrlt.w	r2, r2, #2
 801000e:	9307      	strge	r3, [sp, #28]
 8010010:	9307      	strlt	r3, [sp, #28]
 8010012:	bfb8      	it	lt
 8010014:	9204      	strlt	r2, [sp, #16]
 8010016:	7823      	ldrb	r3, [r4, #0]
 8010018:	2b2e      	cmp	r3, #46	; 0x2e
 801001a:	d10c      	bne.n	8010036 <_vfiprintf_r+0x15a>
 801001c:	7863      	ldrb	r3, [r4, #1]
 801001e:	2b2a      	cmp	r3, #42	; 0x2a
 8010020:	d134      	bne.n	801008c <_vfiprintf_r+0x1b0>
 8010022:	9b03      	ldr	r3, [sp, #12]
 8010024:	1d1a      	adds	r2, r3, #4
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	9203      	str	r2, [sp, #12]
 801002a:	2b00      	cmp	r3, #0
 801002c:	bfb8      	it	lt
 801002e:	f04f 33ff 	movlt.w	r3, #4294967295
 8010032:	3402      	adds	r4, #2
 8010034:	9305      	str	r3, [sp, #20]
 8010036:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801010c <_vfiprintf_r+0x230>
 801003a:	7821      	ldrb	r1, [r4, #0]
 801003c:	2203      	movs	r2, #3
 801003e:	4650      	mov	r0, sl
 8010040:	f7f0 f8e6 	bl	8000210 <memchr>
 8010044:	b138      	cbz	r0, 8010056 <_vfiprintf_r+0x17a>
 8010046:	9b04      	ldr	r3, [sp, #16]
 8010048:	eba0 000a 	sub.w	r0, r0, sl
 801004c:	2240      	movs	r2, #64	; 0x40
 801004e:	4082      	lsls	r2, r0
 8010050:	4313      	orrs	r3, r2
 8010052:	3401      	adds	r4, #1
 8010054:	9304      	str	r3, [sp, #16]
 8010056:	f814 1b01 	ldrb.w	r1, [r4], #1
 801005a:	4829      	ldr	r0, [pc, #164]	; (8010100 <_vfiprintf_r+0x224>)
 801005c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010060:	2206      	movs	r2, #6
 8010062:	f7f0 f8d5 	bl	8000210 <memchr>
 8010066:	2800      	cmp	r0, #0
 8010068:	d03f      	beq.n	80100ea <_vfiprintf_r+0x20e>
 801006a:	4b26      	ldr	r3, [pc, #152]	; (8010104 <_vfiprintf_r+0x228>)
 801006c:	bb1b      	cbnz	r3, 80100b6 <_vfiprintf_r+0x1da>
 801006e:	9b03      	ldr	r3, [sp, #12]
 8010070:	3307      	adds	r3, #7
 8010072:	f023 0307 	bic.w	r3, r3, #7
 8010076:	3308      	adds	r3, #8
 8010078:	9303      	str	r3, [sp, #12]
 801007a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801007c:	443b      	add	r3, r7
 801007e:	9309      	str	r3, [sp, #36]	; 0x24
 8010080:	e768      	b.n	800ff54 <_vfiprintf_r+0x78>
 8010082:	fb0c 3202 	mla	r2, ip, r2, r3
 8010086:	460c      	mov	r4, r1
 8010088:	2001      	movs	r0, #1
 801008a:	e7a6      	b.n	800ffda <_vfiprintf_r+0xfe>
 801008c:	2300      	movs	r3, #0
 801008e:	3401      	adds	r4, #1
 8010090:	9305      	str	r3, [sp, #20]
 8010092:	4619      	mov	r1, r3
 8010094:	f04f 0c0a 	mov.w	ip, #10
 8010098:	4620      	mov	r0, r4
 801009a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801009e:	3a30      	subs	r2, #48	; 0x30
 80100a0:	2a09      	cmp	r2, #9
 80100a2:	d903      	bls.n	80100ac <_vfiprintf_r+0x1d0>
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d0c6      	beq.n	8010036 <_vfiprintf_r+0x15a>
 80100a8:	9105      	str	r1, [sp, #20]
 80100aa:	e7c4      	b.n	8010036 <_vfiprintf_r+0x15a>
 80100ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80100b0:	4604      	mov	r4, r0
 80100b2:	2301      	movs	r3, #1
 80100b4:	e7f0      	b.n	8010098 <_vfiprintf_r+0x1bc>
 80100b6:	ab03      	add	r3, sp, #12
 80100b8:	9300      	str	r3, [sp, #0]
 80100ba:	462a      	mov	r2, r5
 80100bc:	4b12      	ldr	r3, [pc, #72]	; (8010108 <_vfiprintf_r+0x22c>)
 80100be:	a904      	add	r1, sp, #16
 80100c0:	4630      	mov	r0, r6
 80100c2:	f3af 8000 	nop.w
 80100c6:	4607      	mov	r7, r0
 80100c8:	1c78      	adds	r0, r7, #1
 80100ca:	d1d6      	bne.n	801007a <_vfiprintf_r+0x19e>
 80100cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80100ce:	07d9      	lsls	r1, r3, #31
 80100d0:	d405      	bmi.n	80100de <_vfiprintf_r+0x202>
 80100d2:	89ab      	ldrh	r3, [r5, #12]
 80100d4:	059a      	lsls	r2, r3, #22
 80100d6:	d402      	bmi.n	80100de <_vfiprintf_r+0x202>
 80100d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80100da:	f7fd fdbb 	bl	800dc54 <__retarget_lock_release_recursive>
 80100de:	89ab      	ldrh	r3, [r5, #12]
 80100e0:	065b      	lsls	r3, r3, #25
 80100e2:	f53f af1d 	bmi.w	800ff20 <_vfiprintf_r+0x44>
 80100e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80100e8:	e71c      	b.n	800ff24 <_vfiprintf_r+0x48>
 80100ea:	ab03      	add	r3, sp, #12
 80100ec:	9300      	str	r3, [sp, #0]
 80100ee:	462a      	mov	r2, r5
 80100f0:	4b05      	ldr	r3, [pc, #20]	; (8010108 <_vfiprintf_r+0x22c>)
 80100f2:	a904      	add	r1, sp, #16
 80100f4:	4630      	mov	r0, r6
 80100f6:	f7ff f9d7 	bl	800f4a8 <_printf_i>
 80100fa:	e7e4      	b.n	80100c6 <_vfiprintf_r+0x1ea>
 80100fc:	08010994 	.word	0x08010994
 8010100:	0801099e 	.word	0x0801099e
 8010104:	00000000 	.word	0x00000000
 8010108:	0800feb9 	.word	0x0800feb9
 801010c:	0801099a 	.word	0x0801099a

08010110 <__swbuf_r>:
 8010110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010112:	460e      	mov	r6, r1
 8010114:	4614      	mov	r4, r2
 8010116:	4605      	mov	r5, r0
 8010118:	b118      	cbz	r0, 8010122 <__swbuf_r+0x12>
 801011a:	6a03      	ldr	r3, [r0, #32]
 801011c:	b90b      	cbnz	r3, 8010122 <__swbuf_r+0x12>
 801011e:	f7fd fbdf 	bl	800d8e0 <__sinit>
 8010122:	69a3      	ldr	r3, [r4, #24]
 8010124:	60a3      	str	r3, [r4, #8]
 8010126:	89a3      	ldrh	r3, [r4, #12]
 8010128:	071a      	lsls	r2, r3, #28
 801012a:	d525      	bpl.n	8010178 <__swbuf_r+0x68>
 801012c:	6923      	ldr	r3, [r4, #16]
 801012e:	b31b      	cbz	r3, 8010178 <__swbuf_r+0x68>
 8010130:	6823      	ldr	r3, [r4, #0]
 8010132:	6922      	ldr	r2, [r4, #16]
 8010134:	1a98      	subs	r0, r3, r2
 8010136:	6963      	ldr	r3, [r4, #20]
 8010138:	b2f6      	uxtb	r6, r6
 801013a:	4283      	cmp	r3, r0
 801013c:	4637      	mov	r7, r6
 801013e:	dc04      	bgt.n	801014a <__swbuf_r+0x3a>
 8010140:	4621      	mov	r1, r4
 8010142:	4628      	mov	r0, r5
 8010144:	f7ff fca6 	bl	800fa94 <_fflush_r>
 8010148:	b9e0      	cbnz	r0, 8010184 <__swbuf_r+0x74>
 801014a:	68a3      	ldr	r3, [r4, #8]
 801014c:	3b01      	subs	r3, #1
 801014e:	60a3      	str	r3, [r4, #8]
 8010150:	6823      	ldr	r3, [r4, #0]
 8010152:	1c5a      	adds	r2, r3, #1
 8010154:	6022      	str	r2, [r4, #0]
 8010156:	701e      	strb	r6, [r3, #0]
 8010158:	6962      	ldr	r2, [r4, #20]
 801015a:	1c43      	adds	r3, r0, #1
 801015c:	429a      	cmp	r2, r3
 801015e:	d004      	beq.n	801016a <__swbuf_r+0x5a>
 8010160:	89a3      	ldrh	r3, [r4, #12]
 8010162:	07db      	lsls	r3, r3, #31
 8010164:	d506      	bpl.n	8010174 <__swbuf_r+0x64>
 8010166:	2e0a      	cmp	r6, #10
 8010168:	d104      	bne.n	8010174 <__swbuf_r+0x64>
 801016a:	4621      	mov	r1, r4
 801016c:	4628      	mov	r0, r5
 801016e:	f7ff fc91 	bl	800fa94 <_fflush_r>
 8010172:	b938      	cbnz	r0, 8010184 <__swbuf_r+0x74>
 8010174:	4638      	mov	r0, r7
 8010176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010178:	4621      	mov	r1, r4
 801017a:	4628      	mov	r0, r5
 801017c:	f000 f806 	bl	801018c <__swsetup_r>
 8010180:	2800      	cmp	r0, #0
 8010182:	d0d5      	beq.n	8010130 <__swbuf_r+0x20>
 8010184:	f04f 37ff 	mov.w	r7, #4294967295
 8010188:	e7f4      	b.n	8010174 <__swbuf_r+0x64>
	...

0801018c <__swsetup_r>:
 801018c:	b538      	push	{r3, r4, r5, lr}
 801018e:	4b2a      	ldr	r3, [pc, #168]	; (8010238 <__swsetup_r+0xac>)
 8010190:	4605      	mov	r5, r0
 8010192:	6818      	ldr	r0, [r3, #0]
 8010194:	460c      	mov	r4, r1
 8010196:	b118      	cbz	r0, 80101a0 <__swsetup_r+0x14>
 8010198:	6a03      	ldr	r3, [r0, #32]
 801019a:	b90b      	cbnz	r3, 80101a0 <__swsetup_r+0x14>
 801019c:	f7fd fba0 	bl	800d8e0 <__sinit>
 80101a0:	89a3      	ldrh	r3, [r4, #12]
 80101a2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80101a6:	0718      	lsls	r0, r3, #28
 80101a8:	d422      	bmi.n	80101f0 <__swsetup_r+0x64>
 80101aa:	06d9      	lsls	r1, r3, #27
 80101ac:	d407      	bmi.n	80101be <__swsetup_r+0x32>
 80101ae:	2309      	movs	r3, #9
 80101b0:	602b      	str	r3, [r5, #0]
 80101b2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80101b6:	81a3      	strh	r3, [r4, #12]
 80101b8:	f04f 30ff 	mov.w	r0, #4294967295
 80101bc:	e034      	b.n	8010228 <__swsetup_r+0x9c>
 80101be:	0758      	lsls	r0, r3, #29
 80101c0:	d512      	bpl.n	80101e8 <__swsetup_r+0x5c>
 80101c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80101c4:	b141      	cbz	r1, 80101d8 <__swsetup_r+0x4c>
 80101c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80101ca:	4299      	cmp	r1, r3
 80101cc:	d002      	beq.n	80101d4 <__swsetup_r+0x48>
 80101ce:	4628      	mov	r0, r5
 80101d0:	f7fd fd5a 	bl	800dc88 <_free_r>
 80101d4:	2300      	movs	r3, #0
 80101d6:	6363      	str	r3, [r4, #52]	; 0x34
 80101d8:	89a3      	ldrh	r3, [r4, #12]
 80101da:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80101de:	81a3      	strh	r3, [r4, #12]
 80101e0:	2300      	movs	r3, #0
 80101e2:	6063      	str	r3, [r4, #4]
 80101e4:	6923      	ldr	r3, [r4, #16]
 80101e6:	6023      	str	r3, [r4, #0]
 80101e8:	89a3      	ldrh	r3, [r4, #12]
 80101ea:	f043 0308 	orr.w	r3, r3, #8
 80101ee:	81a3      	strh	r3, [r4, #12]
 80101f0:	6923      	ldr	r3, [r4, #16]
 80101f2:	b94b      	cbnz	r3, 8010208 <__swsetup_r+0x7c>
 80101f4:	89a3      	ldrh	r3, [r4, #12]
 80101f6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80101fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80101fe:	d003      	beq.n	8010208 <__swsetup_r+0x7c>
 8010200:	4621      	mov	r1, r4
 8010202:	4628      	mov	r0, r5
 8010204:	f000 f884 	bl	8010310 <__smakebuf_r>
 8010208:	89a0      	ldrh	r0, [r4, #12]
 801020a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801020e:	f010 0301 	ands.w	r3, r0, #1
 8010212:	d00a      	beq.n	801022a <__swsetup_r+0x9e>
 8010214:	2300      	movs	r3, #0
 8010216:	60a3      	str	r3, [r4, #8]
 8010218:	6963      	ldr	r3, [r4, #20]
 801021a:	425b      	negs	r3, r3
 801021c:	61a3      	str	r3, [r4, #24]
 801021e:	6923      	ldr	r3, [r4, #16]
 8010220:	b943      	cbnz	r3, 8010234 <__swsetup_r+0xa8>
 8010222:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010226:	d1c4      	bne.n	80101b2 <__swsetup_r+0x26>
 8010228:	bd38      	pop	{r3, r4, r5, pc}
 801022a:	0781      	lsls	r1, r0, #30
 801022c:	bf58      	it	pl
 801022e:	6963      	ldrpl	r3, [r4, #20]
 8010230:	60a3      	str	r3, [r4, #8]
 8010232:	e7f4      	b.n	801021e <__swsetup_r+0x92>
 8010234:	2000      	movs	r0, #0
 8010236:	e7f7      	b.n	8010228 <__swsetup_r+0x9c>
 8010238:	200001f8 	.word	0x200001f8

0801023c <_raise_r>:
 801023c:	291f      	cmp	r1, #31
 801023e:	b538      	push	{r3, r4, r5, lr}
 8010240:	4604      	mov	r4, r0
 8010242:	460d      	mov	r5, r1
 8010244:	d904      	bls.n	8010250 <_raise_r+0x14>
 8010246:	2316      	movs	r3, #22
 8010248:	6003      	str	r3, [r0, #0]
 801024a:	f04f 30ff 	mov.w	r0, #4294967295
 801024e:	bd38      	pop	{r3, r4, r5, pc}
 8010250:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8010252:	b112      	cbz	r2, 801025a <_raise_r+0x1e>
 8010254:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010258:	b94b      	cbnz	r3, 801026e <_raise_r+0x32>
 801025a:	4620      	mov	r0, r4
 801025c:	f000 f830 	bl	80102c0 <_getpid_r>
 8010260:	462a      	mov	r2, r5
 8010262:	4601      	mov	r1, r0
 8010264:	4620      	mov	r0, r4
 8010266:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801026a:	f000 b817 	b.w	801029c <_kill_r>
 801026e:	2b01      	cmp	r3, #1
 8010270:	d00a      	beq.n	8010288 <_raise_r+0x4c>
 8010272:	1c59      	adds	r1, r3, #1
 8010274:	d103      	bne.n	801027e <_raise_r+0x42>
 8010276:	2316      	movs	r3, #22
 8010278:	6003      	str	r3, [r0, #0]
 801027a:	2001      	movs	r0, #1
 801027c:	e7e7      	b.n	801024e <_raise_r+0x12>
 801027e:	2400      	movs	r4, #0
 8010280:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010284:	4628      	mov	r0, r5
 8010286:	4798      	blx	r3
 8010288:	2000      	movs	r0, #0
 801028a:	e7e0      	b.n	801024e <_raise_r+0x12>

0801028c <raise>:
 801028c:	4b02      	ldr	r3, [pc, #8]	; (8010298 <raise+0xc>)
 801028e:	4601      	mov	r1, r0
 8010290:	6818      	ldr	r0, [r3, #0]
 8010292:	f7ff bfd3 	b.w	801023c <_raise_r>
 8010296:	bf00      	nop
 8010298:	200001f8 	.word	0x200001f8

0801029c <_kill_r>:
 801029c:	b538      	push	{r3, r4, r5, lr}
 801029e:	4d07      	ldr	r5, [pc, #28]	; (80102bc <_kill_r+0x20>)
 80102a0:	2300      	movs	r3, #0
 80102a2:	4604      	mov	r4, r0
 80102a4:	4608      	mov	r0, r1
 80102a6:	4611      	mov	r1, r2
 80102a8:	602b      	str	r3, [r5, #0]
 80102aa:	f7f4 f91b 	bl	80044e4 <_kill>
 80102ae:	1c43      	adds	r3, r0, #1
 80102b0:	d102      	bne.n	80102b8 <_kill_r+0x1c>
 80102b2:	682b      	ldr	r3, [r5, #0]
 80102b4:	b103      	cbz	r3, 80102b8 <_kill_r+0x1c>
 80102b6:	6023      	str	r3, [r4, #0]
 80102b8:	bd38      	pop	{r3, r4, r5, pc}
 80102ba:	bf00      	nop
 80102bc:	20002be4 	.word	0x20002be4

080102c0 <_getpid_r>:
 80102c0:	f7f4 b908 	b.w	80044d4 <_getpid>

080102c4 <__swhatbuf_r>:
 80102c4:	b570      	push	{r4, r5, r6, lr}
 80102c6:	460c      	mov	r4, r1
 80102c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102cc:	2900      	cmp	r1, #0
 80102ce:	b096      	sub	sp, #88	; 0x58
 80102d0:	4615      	mov	r5, r2
 80102d2:	461e      	mov	r6, r3
 80102d4:	da0d      	bge.n	80102f2 <__swhatbuf_r+0x2e>
 80102d6:	89a3      	ldrh	r3, [r4, #12]
 80102d8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80102dc:	f04f 0100 	mov.w	r1, #0
 80102e0:	bf0c      	ite	eq
 80102e2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80102e6:	2340      	movne	r3, #64	; 0x40
 80102e8:	2000      	movs	r0, #0
 80102ea:	6031      	str	r1, [r6, #0]
 80102ec:	602b      	str	r3, [r5, #0]
 80102ee:	b016      	add	sp, #88	; 0x58
 80102f0:	bd70      	pop	{r4, r5, r6, pc}
 80102f2:	466a      	mov	r2, sp
 80102f4:	f000 f848 	bl	8010388 <_fstat_r>
 80102f8:	2800      	cmp	r0, #0
 80102fa:	dbec      	blt.n	80102d6 <__swhatbuf_r+0x12>
 80102fc:	9901      	ldr	r1, [sp, #4]
 80102fe:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8010302:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8010306:	4259      	negs	r1, r3
 8010308:	4159      	adcs	r1, r3
 801030a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801030e:	e7eb      	b.n	80102e8 <__swhatbuf_r+0x24>

08010310 <__smakebuf_r>:
 8010310:	898b      	ldrh	r3, [r1, #12]
 8010312:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010314:	079d      	lsls	r5, r3, #30
 8010316:	4606      	mov	r6, r0
 8010318:	460c      	mov	r4, r1
 801031a:	d507      	bpl.n	801032c <__smakebuf_r+0x1c>
 801031c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010320:	6023      	str	r3, [r4, #0]
 8010322:	6123      	str	r3, [r4, #16]
 8010324:	2301      	movs	r3, #1
 8010326:	6163      	str	r3, [r4, #20]
 8010328:	b002      	add	sp, #8
 801032a:	bd70      	pop	{r4, r5, r6, pc}
 801032c:	ab01      	add	r3, sp, #4
 801032e:	466a      	mov	r2, sp
 8010330:	f7ff ffc8 	bl	80102c4 <__swhatbuf_r>
 8010334:	9900      	ldr	r1, [sp, #0]
 8010336:	4605      	mov	r5, r0
 8010338:	4630      	mov	r0, r6
 801033a:	f7fc fb67 	bl	800ca0c <_malloc_r>
 801033e:	b948      	cbnz	r0, 8010354 <__smakebuf_r+0x44>
 8010340:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010344:	059a      	lsls	r2, r3, #22
 8010346:	d4ef      	bmi.n	8010328 <__smakebuf_r+0x18>
 8010348:	f023 0303 	bic.w	r3, r3, #3
 801034c:	f043 0302 	orr.w	r3, r3, #2
 8010350:	81a3      	strh	r3, [r4, #12]
 8010352:	e7e3      	b.n	801031c <__smakebuf_r+0xc>
 8010354:	89a3      	ldrh	r3, [r4, #12]
 8010356:	6020      	str	r0, [r4, #0]
 8010358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801035c:	81a3      	strh	r3, [r4, #12]
 801035e:	9b00      	ldr	r3, [sp, #0]
 8010360:	6163      	str	r3, [r4, #20]
 8010362:	9b01      	ldr	r3, [sp, #4]
 8010364:	6120      	str	r0, [r4, #16]
 8010366:	b15b      	cbz	r3, 8010380 <__smakebuf_r+0x70>
 8010368:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801036c:	4630      	mov	r0, r6
 801036e:	f000 f81d 	bl	80103ac <_isatty_r>
 8010372:	b128      	cbz	r0, 8010380 <__smakebuf_r+0x70>
 8010374:	89a3      	ldrh	r3, [r4, #12]
 8010376:	f023 0303 	bic.w	r3, r3, #3
 801037a:	f043 0301 	orr.w	r3, r3, #1
 801037e:	81a3      	strh	r3, [r4, #12]
 8010380:	89a3      	ldrh	r3, [r4, #12]
 8010382:	431d      	orrs	r5, r3
 8010384:	81a5      	strh	r5, [r4, #12]
 8010386:	e7cf      	b.n	8010328 <__smakebuf_r+0x18>

08010388 <_fstat_r>:
 8010388:	b538      	push	{r3, r4, r5, lr}
 801038a:	4d07      	ldr	r5, [pc, #28]	; (80103a8 <_fstat_r+0x20>)
 801038c:	2300      	movs	r3, #0
 801038e:	4604      	mov	r4, r0
 8010390:	4608      	mov	r0, r1
 8010392:	4611      	mov	r1, r2
 8010394:	602b      	str	r3, [r5, #0]
 8010396:	f7f4 f904 	bl	80045a2 <_fstat>
 801039a:	1c43      	adds	r3, r0, #1
 801039c:	d102      	bne.n	80103a4 <_fstat_r+0x1c>
 801039e:	682b      	ldr	r3, [r5, #0]
 80103a0:	b103      	cbz	r3, 80103a4 <_fstat_r+0x1c>
 80103a2:	6023      	str	r3, [r4, #0]
 80103a4:	bd38      	pop	{r3, r4, r5, pc}
 80103a6:	bf00      	nop
 80103a8:	20002be4 	.word	0x20002be4

080103ac <_isatty_r>:
 80103ac:	b538      	push	{r3, r4, r5, lr}
 80103ae:	4d06      	ldr	r5, [pc, #24]	; (80103c8 <_isatty_r+0x1c>)
 80103b0:	2300      	movs	r3, #0
 80103b2:	4604      	mov	r4, r0
 80103b4:	4608      	mov	r0, r1
 80103b6:	602b      	str	r3, [r5, #0]
 80103b8:	f7f4 f903 	bl	80045c2 <_isatty>
 80103bc:	1c43      	adds	r3, r0, #1
 80103be:	d102      	bne.n	80103c6 <_isatty_r+0x1a>
 80103c0:	682b      	ldr	r3, [r5, #0]
 80103c2:	b103      	cbz	r3, 80103c6 <_isatty_r+0x1a>
 80103c4:	6023      	str	r3, [r4, #0]
 80103c6:	bd38      	pop	{r3, r4, r5, pc}
 80103c8:	20002be4 	.word	0x20002be4

080103cc <_init>:
 80103cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103ce:	bf00      	nop
 80103d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80103d2:	bc08      	pop	{r3}
 80103d4:	469e      	mov	lr, r3
 80103d6:	4770      	bx	lr

080103d8 <_fini>:
 80103d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103da:	bf00      	nop
 80103dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80103de:	bc08      	pop	{r3}
 80103e0:	469e      	mov	lr, r3
 80103e2:	4770      	bx	lr
