# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../src/alu.v" \
"../../../../src/br_unit.v" \
"../../../../src/cu.v" \
"../../../../src/data_mem.v" \
"../../../../src/inst_mem.v" \
"../../../../src/pc.v" \
"../../../../src/reg_heap.v" \
"../../../../src/top.v" \
"../../../../sim/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
