
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 94712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2543.594 ; gain = 0.000 ; free physical = 62871 ; free virtual = 175533
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_dfg' [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5a14/hdl/verilog/top_dfg.v:12]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'top_dfg_mul_32s_32s_32_2_1' [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5a14/hdl/verilog/top_dfg_mul_32s_32s_32_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_dfg_mul_32s_32s_32_2_1_Multiplier_0' [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5a14/hdl/verilog/top_dfg_mul_32s_32s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_dfg_mul_32s_32s_32_2_1_Multiplier_0' (1#1) [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5a14/hdl/verilog/top_dfg_mul_32s_32s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_dfg_mul_32s_32s_32_2_1' (2#1) [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5a14/hdl/verilog/top_dfg_mul_32s_32s_32_2_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'top_dfg' (3#1) [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5a14/hdl/verilog/top_dfg.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (4#1) [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2543.594 ; gain = 0.000 ; free physical = 62666 ; free virtual = 175330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2543.594 ; gain = 0.000 ; free physical = 62718 ; free virtual = 175383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2543.594 ; gain = 0.000 ; free physical = 62717 ; free virtual = 175382
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2543.594 ; gain = 0.000 ; free physical = 62705 ; free virtual = 175370
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/top_dfg_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/top_dfg_ooc.xdc] for cell 'inst'
Parsing XDC File [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2701.203 ; gain = 0.000 ; free physical = 62825 ; free virtual = 175520
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2701.207 ; gain = 0.004 ; free physical = 62824 ; free virtual = 175519
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 62807 ; free virtual = 175521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 62807 ; free virtual = 175521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 62807 ; free virtual = 175521
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 62800 ; free virtual = 175514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                7 Bit    Registers := 1     
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln6_reg_96_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln6_reg_96_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register t2_reg_111_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register t2_reg_111_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/top_dfg_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 63149 ; free virtual = 175866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_dfg     | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_dfg     | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_dfg     | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_dfg     | (PCIN>>17)+A*B2 | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_dfg     | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_dfg     | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_dfg     | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_dfg     | (PCIN>>17)+A*B2 | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 77026 ; free virtual = 188210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 77774 ; free virtual = 188958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 77767 ; free virtual = 188951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 77510 ; free virtual = 188694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 77510 ; free virtual = 188694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 77526 ; free virtual = 188709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 77526 ; free virtual = 188709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 77526 ; free virtual = 188709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 77525 ; free virtual = 188709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    40|
|2     |DSP48E1 |     6|
|5     |LUT1    |     2|
|6     |LUT2    |    64|
|7     |LUT3    |    32|
|8     |LUT4    |    31|
|9     |LUT5    |     1|
|10    |LUT6    |     1|
|11    |FDRE    |   168|
|12    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 77525 ; free virtual = 188709
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2701.207 ; gain = 0.000 ; free physical = 77590 ; free virtual = 188774
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2701.207 ; gain = 157.613 ; free physical = 77590 ; free virtual = 188774
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2701.207 ; gain = 0.000 ; free physical = 77676 ; free virtual = 188860
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2713.180 ; gain = 0.000 ; free physical = 77719 ; free virtual = 188926
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 2713.180 ; gain = 175.961 ; free physical = 77868 ; free virtual = 189069
INFO: [Common 17-1381] The checkpoint '/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = c9ebadca5ee7e7cf
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 16 13:54:10 2021...
