TimeQuest Timing Analyzer report for a2dv2
Fri Oct 13 01:36:02 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Setup: 'ADA_DCO'
 18. Slow 1200mV 85C Model Setup: 'ADB_DCO'
 19. Slow 1200mV 85C Model Setup: 'GPIO[8]'
 20. Slow 1200mV 85C Model Hold: 'GPIO[8]'
 21. Slow 1200mV 85C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Hold: 'ADB_DCO'
 26. Slow 1200mV 85C Model Hold: 'ADA_DCO'
 27. Slow 1200mV 85C Model Recovery: 'ADA_DCO'
 28. Slow 1200mV 85C Model Recovery: 'ADB_DCO'
 29. Slow 1200mV 85C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 31. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 32. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 33. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 34. Slow 1200mV 85C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Removal: 'ADA_DCO'
 36. Slow 1200mV 85C Model Removal: 'ADB_DCO'
 37. Slow 1200mV 85C Model Metastability Summary
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 45. Slow 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Setup: 'ADA_DCO'
 49. Slow 1200mV 0C Model Setup: 'ADB_DCO'
 50. Slow 1200mV 0C Model Setup: 'GPIO[8]'
 51. Slow 1200mV 0C Model Hold: 'GPIO[8]'
 52. Slow 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 54. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 55. Slow 1200mV 0C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 56. Slow 1200mV 0C Model Hold: 'ADB_DCO'
 57. Slow 1200mV 0C Model Hold: 'ADA_DCO'
 58. Slow 1200mV 0C Model Recovery: 'ADA_DCO'
 59. Slow 1200mV 0C Model Recovery: 'ADB_DCO'
 60. Slow 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 62. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 64. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 65. Slow 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Removal: 'ADA_DCO'
 67. Slow 1200mV 0C Model Removal: 'ADB_DCO'
 68. Slow 1200mV 0C Model Metastability Summary
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 75. Fast 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 77. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Setup: 'ADA_DCO'
 79. Fast 1200mV 0C Model Setup: 'ADB_DCO'
 80. Fast 1200mV 0C Model Setup: 'GPIO[8]'
 81. Fast 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Hold: 'GPIO[8]'
 83. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 84. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 85. Fast 1200mV 0C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 86. Fast 1200mV 0C Model Hold: 'ADB_DCO'
 87. Fast 1200mV 0C Model Hold: 'ADA_DCO'
 88. Fast 1200mV 0C Model Recovery: 'ADA_DCO'
 89. Fast 1200mV 0C Model Recovery: 'ADB_DCO'
 90. Fast 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 92. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 95. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 96. Fast 1200mV 0C Model Removal: 'ADA_DCO'
 97. Fast 1200mV 0C Model Removal: 'ADB_DCO'
 98. Fast 1200mV 0C Model Metastability Summary
 99. Multicorner Timing Analysis Summary
100. Board Trace Model Assignments
101. Input Transition Times
102. Signal Integrity Metrics (Slow 1200mv 0c Model)
103. Signal Integrity Metrics (Slow 1200mv 85c Model)
104. Signal Integrity Metrics (Fast 1200mv 0c Model)
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths Summary
112. Clock Status Summary
113. Unconstrained Input Ports
114. Unconstrained Output Ports
115. Unconstrained Input Ports
116. Unconstrained Output Ports
117. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; a2dv2                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.0%      ;
;     Processor 3            ;  15.0%      ;
;     Processor 4            ;  11.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                            ;
+----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                        ; Status ; Read at                  ;
+----------------------------------------------------------------------+--------+--------------------------+
; sram_access/synthesis/submodules/altera_reset_controller.sdc         ; OK     ; Fri Oct 13 01:35:55 2017 ;
; sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc ; OK     ; Fri Oct 13 01:35:55 2017 ;
; a2dv2.SDC                                                            ; OK     ; Fri Oct 13 01:35:55 2017 ;
+----------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Clock Name                                                                       ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                             ; Targets                                                                              ;
+----------------------------------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; ADA_DCO                                                                          ; Base      ; 50.000   ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { ADA_DCO }                                                                          ;
; ADB_DCO                                                                          ; Base      ; 50.000   ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { ADB_DCO }                                                                          ;
; altera_reserved_tck                                                              ; Base      ; 100.000  ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { altera_reserved_tck }                                                              ;
; CLOCK2_50                                                                        ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { CLOCK2_50 }                                                                        ;
; CLOCK3_50                                                                        ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { CLOCK3_50 }                                                                        ;
; CLOCK_50                                                                         ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { CLOCK_50 }                                                                         ;
; FPGA_CLK_A_N                                                                     ; Base      ; 50.000   ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { FPGA_CLK_A_N }                                                                     ;
; FPGA_CLK_A_P                                                                     ; Base      ; 50.000   ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { FPGA_CLK_A_P }                                                                     ;
; GPIO[8]                                                                          ; Base      ; 100.000  ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { GPIO[8] }                                                                          ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|inclk[0]                      ; { PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] }                      ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; 40.000   ; 25.0 MHz  ; 0.000 ; 20.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                     ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                       ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
; 15.03 MHz  ; 15.03 MHz       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ;      ;
; 30.88 MHz  ; 30.88 MHz       ; altera_reserved_tck                                                              ;      ;
; 86.34 MHz  ; 86.34 MHz       ; CLOCK_50                                                                         ;      ;
; 165.02 MHz ; 165.02 MHz      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
; 185.43 MHz ; 185.43 MHz      ; ADA_DCO                                                                          ;      ;
; 188.47 MHz ; 188.47 MHz      ; ADB_DCO                                                                          ;      ;
; 196.16 MHz ; 196.16 MHz      ; GPIO[8]                                                                          ;      ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                       ;
+----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                            ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                         ; 1.181  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 11.594 ; 0.000         ;
; altera_reserved_tck                                                              ; 33.809 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 33.940 ; 0.000         ;
; ADA_DCO                                                                          ; 44.607 ; 0.000         ;
; ADB_DCO                                                                          ; 44.694 ; 0.000         ;
; GPIO[8]                                                                          ; 94.902 ; 0.000         ;
+----------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                       ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; GPIO[8]                                                                          ; 0.263 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 0.278 ; 0.000         ;
; CLOCK_50                                                                         ; 0.337 ; 0.000         ;
; altera_reserved_tck                                                              ; 0.401 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.404 ; 0.000         ;
; ADB_DCO                                                                          ; 2.053 ; 0.000         ;
; ADA_DCO                                                                          ; 2.078 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ADA_DCO                                                     ; 3.506  ; 0.000         ;
; ADB_DCO                                                     ; 3.552  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.228 ; 0.000         ;
; CLOCK_50                                                    ; 14.454 ; 0.000         ;
; altera_reserved_tck                                         ; 94.528 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                               ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                    ; 1.026 ; 0.000         ;
; altera_reserved_tck                                         ; 1.046 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.618 ; 0.000         ;
; ADA_DCO                                                     ; 2.814 ; 0.000         ;
; ADB_DCO                                                     ; 2.833 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                          ;
+----------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                            ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                         ; 9.555   ; 0.000         ;
; CLOCK2_50                                                                        ; 16.000  ; 0.000         ;
; CLOCK3_50                                                                        ; 16.000  ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.698  ; 0.000         ;
; ADA_DCO                                                                          ; 24.756  ; 0.000         ;
; ADB_DCO                                                                          ; 24.763  ; 0.000         ;
; FPGA_CLK_A_N                                                                     ; 45.790  ; 0.000         ;
; FPGA_CLK_A_P                                                                     ; 45.790  ; 0.000         ;
; altera_reserved_tck                                                              ; 49.491  ; 0.000         ;
; GPIO[8]                                                                          ; 49.665  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 499.611 ; 0.000         ;
+----------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                                    ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.181  ; ADB_OR                                                                                                                                                    ; LEDG[4]                                                                                                                                                                                                    ; ADB_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 6.779      ;
; 1.227  ; ADA_OR                                                                                                                                                    ; LEDG[3]                                                                                                                                                                                                    ; ADA_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 6.733      ;
; 8.418  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[12]                                                                                                  ; SRAM_ADDR[12]                                                                                                                                                                                              ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.976     ; 8.586      ;
; 8.439  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[9]                                                                                                   ; SRAM_ADDR[9]                                                                                                                                                                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.983     ; 8.558      ;
; 8.933  ; adaptive_fir:adaptive_fir_inst|e_out[18]                                                                                                                  ; error_adaptive_out[18]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.236     ; 7.741      ;
; 9.141  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[15]                                                                                                  ; SRAM_ADDR[15]                                                                                                                                                                                              ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -3.002     ; 7.837      ;
; 9.258  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.097     ; 10.643     ;
; 9.335  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[19]                                                                                                  ; SRAM_ADDR[19]                                                                                                                                                                                              ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.972     ; 7.673      ;
; 9.432  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.097     ; 10.469     ;
; 9.463  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.097     ; 10.438     ;
; 9.509  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.097     ; 10.392     ;
; 9.588  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.096     ; 10.314     ;
; 9.640  ; adaptive_fir:adaptive_fir_inst|e_out[25]                                                                                                                  ; error_adaptive_out[25]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.238     ; 7.032      ;
; 9.650  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[4] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.097     ; 10.251     ;
; 9.681  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[6]                                                                                                   ; SRAM_ADDR[6]                                                                                                                                                                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -3.006     ; 7.293      ;
; 9.709  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.096     ; 10.193     ;
; 9.716  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.096     ; 10.186     ;
; 9.729  ; adaptive_fir:adaptive_fir_inst|e_out[31]                                                                                                                  ; error_adaptive_out[31]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.238     ; 6.943      ;
; 9.778  ; adaptive_fir:adaptive_fir_inst|y_out[5]                                                                                                                   ; adaptive_out_data[5]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.246     ; 6.886      ;
; 9.780  ; adaptive_fir:adaptive_fir_inst|e_out[11]                                                                                                                  ; error_adaptive_out[11]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.236     ; 6.894      ;
; 9.794  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.096     ; 10.108     ;
; 9.822  ; adaptive_fir:adaptive_fir_inst|y_out[36]                                                                                                                  ; adaptive_out_data[36]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.246     ; 6.842      ;
; 9.858  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[5] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.094     ; 10.046     ;
; 9.873  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; 0.203      ; 10.368     ;
; 9.886  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[6]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 10.012     ;
; 9.886  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[0]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 10.012     ;
; 9.886  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[3]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 10.012     ;
; 9.886  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[1]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 10.012     ;
; 9.886  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[2]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 10.012     ;
; 9.886  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[4]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 10.012     ;
; 9.886  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[5]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 10.012     ;
; 9.886  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[7]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 10.012     ;
; 9.901  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.995      ;
; 9.910  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.986      ;
; 9.928  ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[12]                                                                                              ; SRAM_DQ[12]                                                                                                                                                                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -3.003     ; 7.049      ;
; 9.929  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[10]                                                                                                  ; SRAM_ADDR[10]                                                                                                                                                                                              ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -3.002     ; 7.049      ;
; 9.940  ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.956      ;
; 9.946  ; adaptive_fir:adaptive_fir_inst|y_out[40]                                                                                                                  ; adaptive_out_data[40]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.246     ; 6.718      ;
; 9.950  ; adaptive_fir:adaptive_fir_inst|y_out[1]                                                                                                                   ; adaptive_out_data[1]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.246     ; 6.714      ;
; 10.002 ; adaptive_fir:adaptive_fir_inst|y_out[25]                                                                                                                  ; adaptive_out_data[25]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.248     ; 6.660      ;
; 10.004 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[8]                                                                                               ; SRAM_DQ[8]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -3.022     ; 6.954      ;
; 10.023 ; adaptive_fir:adaptive_fir_inst|e_out[28]                                                                                                                  ; error_adaptive_out[28]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.238     ; 6.649      ;
; 10.036 ; adaptive_fir:adaptive_fir_inst|e_out[14]                                                                                                                  ; error_adaptive_out[14]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.236     ; 6.638      ;
; 10.041 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[4] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 9.862      ;
; 10.047 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; 0.203      ; 10.194     ;
; 10.049 ; adaptive_fir:adaptive_fir_inst|e_out[6]                                                                                                                   ; error_adaptive_out[6]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.233     ; 6.628      ;
; 10.060 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[6]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.838      ;
; 10.060 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[0]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.838      ;
; 10.060 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[3]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.838      ;
; 10.060 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[1]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.838      ;
; 10.060 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[2]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.838      ;
; 10.060 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[4]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.838      ;
; 10.060 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[5]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.838      ;
; 10.060 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[7]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.838      ;
; 10.061 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[1]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -3.026     ; 6.893      ;
; 10.062 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.097     ; 9.839      ;
; 10.068 ; adaptive_fir:adaptive_fir_inst|y_out[7]                                                                                                                   ; adaptive_out_data[7]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.246     ; 6.596      ;
; 10.070 ; adaptive_fir:adaptive_fir_inst|y_out[37]                                                                                                                  ; adaptive_out_data[37]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.246     ; 6.594      ;
; 10.075 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.821      ;
; 10.078 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; 0.203      ; 10.163     ;
; 10.082 ; adaptive_fir:adaptive_fir_inst|y_out[15]                                                                                                                  ; adaptive_out_data[15]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.248     ; 6.580      ;
; 10.084 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.812      ;
; 10.095 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[6]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.803      ;
; 10.095 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[0]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.803      ;
; 10.095 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[3]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.803      ;
; 10.095 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[1]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.803      ;
; 10.095 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[2]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.803      ;
; 10.095 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[4]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.803      ;
; 10.095 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[5]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.803      ;
; 10.095 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[7]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.803      ;
; 10.106 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.790      ;
; 10.114 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.782      ;
; 10.114 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[5]                                                                                               ; SRAM_DQ[5]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.991     ; 6.875      ;
; 10.115 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.781      ;
; 10.124 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; 0.203      ; 10.117     ;
; 10.137 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[6]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.761      ;
; 10.137 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[0]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.761      ;
; 10.137 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[3]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.761      ;
; 10.137 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[1]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.761      ;
; 10.137 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[2]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.761      ;
; 10.137 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[4]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.761      ;
; 10.137 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[5]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.761      ;
; 10.137 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[7]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.100     ; 9.761      ;
; 10.145 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.751      ;
; 10.146 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[5] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 9.757      ;
; 10.152 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.744      ;
; 10.161 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.735      ;
; 10.167 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                         ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.729      ;
; 10.167 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                         ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.729      ;
; 10.168 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.728      ;
; 10.168 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                         ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.728      ;
; 10.180 ; adaptive_fir:adaptive_fir_inst|y_out[17]                                                                                                                  ; adaptive_out_data[17]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.248     ; 6.482      ;
; 10.191 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.102     ; 9.705      ;
; 10.203 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; 0.204      ; 10.039     ;
; 10.205 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                           ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.084     ; 9.709      ;
; 10.205 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[7]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -3.026     ; 6.749      ;
; 10.205 ; adaptive_fir:adaptive_fir_inst|e_out[9]                                                                                                                   ; error_adaptive_out[9]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.236     ; 6.469      ;
; 10.212 ; adaptive_fir:adaptive_fir_inst|e_out[4]                                                                                                                   ; error_adaptive_out[4]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.233     ; 6.465      ;
; 10.220 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[6]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.099     ; 9.679      ;
; 10.220 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[0]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.099     ; 9.679      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                               ;
+--------+----------------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                  ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[16] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[17] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[18] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[19] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[20] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[21] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[22] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[23] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[24] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[25] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[26] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[27] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.594 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[28] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 9.166      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[29] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[30] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[31] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[32] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[33] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[34] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[35] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[36] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[37] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[38] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[39] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[40] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[41] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.612 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[42] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.146      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[16] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[17] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[18] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[19] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[20] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[21] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[22] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.618 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[23] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.790      ; 9.130      ;
; 11.621 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.137      ;
; 11.621 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.137      ;
; 11.621 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.137      ;
; 11.621 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.137      ;
; 11.621 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.137      ;
; 11.621 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.137      ;
; 11.621 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.137      ;
; 11.621 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.137      ;
; 11.621 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.137      ;
; 11.621 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.137      ;
; 11.621 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.137      ;
; 11.621 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.137      ;
; 11.621 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.800      ; 9.137      ;
; 11.899 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.787      ; 8.846      ;
; 11.899 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.787      ; 8.846      ;
; 11.899 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.787      ; 8.846      ;
; 11.899 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.787      ; 8.846      ;
; 11.899 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.787      ; 8.846      ;
; 11.899 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.787      ; 8.846      ;
; 11.899 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.787      ; 8.846      ;
; 11.899 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.787      ; 8.846      ;
; 12.042 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[24] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.792      ; 8.708      ;
; 12.042 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[25] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.792      ; 8.708      ;
; 12.042 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[26] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.792      ; 8.708      ;
; 12.042 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[27] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.792      ; 8.708      ;
; 12.042 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[28] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.792      ; 8.708      ;
; 12.042 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[29] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.792      ; 8.708      ;
; 12.042 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[30] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.792      ; 8.708      ;
; 12.042 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[31] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.792      ; 8.708      ;
; 12.042 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[32] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.792      ; 8.708      ;
; 15.219 ; SW[16]         ; FIFO_random_seq[0][9]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 5.541      ;
; 15.219 ; SW[16]         ; FIFO_random_seq[0][7]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 5.541      ;
; 15.220 ; SW[16]         ; FIFO_random_seq[0][1]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.802      ; 5.540      ;
; 15.272 ; SW[16]         ; FIFO_random_seq[0][0]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.824      ; 5.510      ;
; 15.273 ; SW[16]         ; FIFO_random_seq[0][10]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.824      ; 5.509      ;
; 15.273 ; SW[16]         ; FIFO_random_seq[0][4]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.824      ; 5.509      ;
; 15.273 ; SW[16]         ; FIFO_random_seq[0][3]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.824      ; 5.509      ;
; 15.464 ; SW[16]         ; FIFO_random_seq[0][8]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.805      ; 5.299      ;
; 15.464 ; SW[16]         ; FIFO_random_seq[0][5]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.805      ; 5.299      ;
; 15.466 ; SW[16]         ; FIFO_random_seq[0][2]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.805      ; 5.297      ;
; 15.498 ; SW[16]         ; FIFO_random_seq[0][11]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.825      ; 5.285      ;
; 15.500 ; SW[16]         ; FIFO_random_seq[0][6]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.825      ; 5.283      ;
; 47.734 ; per_a2db_d[5]  ; a2db_data[5]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.244     ; 0.970      ;
; 47.734 ; per_a2db_d[7]  ; a2db_data[7]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.243     ; 0.971      ;
; 47.740 ; per_a2db_d[4]  ; a2db_data[4]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.239     ; 0.969      ;
; 47.741 ; per_a2db_d[0]  ; a2db_data[0]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.239     ; 0.968      ;
; 47.741 ; per_a2db_d[6]  ; a2db_data[6]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.239     ; 0.968      ;
; 47.913 ; per_a2db_d[13] ; a2db_data[13]                            ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.244     ; 0.791      ;
; 47.914 ; per_a2db_d[9]  ; a2db_data[9]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.243     ; 0.791      ;
; 47.915 ; per_a2db_d[2]  ; a2db_data[2]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.244     ; 0.789      ;
; 47.916 ; per_a2db_d[1]  ; a2db_data[1]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.243     ; 0.789      ;
; 47.916 ; per_a2db_d[8]  ; a2db_data[8]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.244     ; 0.788      ;
; 47.917 ; per_a2da_d[7]  ; a2da_data[7]                             ; ADA_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.241     ; 0.790      ;
; 47.918 ; per_a2da_d[9]  ; a2da_data[9]                             ; ADA_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.241     ; 0.789      ;
+--------+----------------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 33.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -4.526     ; 10.645     ;
; 42.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 8.122      ;
; 42.980 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 7.160      ;
; 43.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 7.146      ;
; 43.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 7.056      ;
; 43.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 7.051      ;
; 43.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 7.032      ;
; 43.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 6.884      ;
; 43.315 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 6.807      ;
; 43.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 6.808      ;
; 43.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 6.741      ;
; 43.440 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 6.678      ;
; 43.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 6.664      ;
; 43.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 6.643      ;
; 43.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 6.604      ;
; 43.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 6.591      ;
; 43.715 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 6.413      ;
; 43.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 6.387      ;
; 43.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 6.364      ;
; 43.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 6.365      ;
; 43.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 6.366      ;
; 43.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 6.244      ;
; 44.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 6.160      ;
; 44.148 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 6.031      ;
; 44.211 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 5.917      ;
; 44.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 5.748      ;
; 44.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 5.718      ;
; 44.444 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.720      ;
; 44.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 5.671      ;
; 44.581 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 5.572      ;
; 44.584 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 5.545      ;
; 44.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.554      ;
; 44.675 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 5.452      ;
; 44.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 5.379      ;
; 44.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 5.377      ;
; 44.809 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 5.356      ;
; 44.816 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 5.349      ;
; 44.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 5.324      ;
; 44.848 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.316      ;
; 45.029 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 5.130      ;
; 45.068 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 5.101      ;
; 45.127 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 5.020      ;
; 45.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.029      ;
; 45.217 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 4.923      ;
; 45.252 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 4.887      ;
; 45.324 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 4.841      ;
; 45.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 4.806      ;
; 45.417 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 4.754      ;
; 45.430 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 4.724      ;
; 45.459 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.126      ; 4.665      ;
; 45.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 4.680      ;
; 45.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 4.613      ;
; 45.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 4.605      ;
; 45.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 4.541      ;
; 45.794 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 4.360      ;
; 45.956 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 4.215      ;
; 45.973 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 4.185      ;
; 46.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 4.027      ;
; 46.188 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.966      ;
; 46.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.949      ;
; 46.525 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.621      ;
; 46.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.575      ;
; 46.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 3.441      ;
; 47.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.960      ;
; 47.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.468      ;
; 47.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.286      ;
; 48.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 1.907      ;
; 82.572 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 20.536     ;
; 82.791 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 20.317     ;
; 83.007 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 20.101     ;
; 83.738 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 19.370     ;
; 83.995 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 19.113     ;
; 84.149 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 18.959     ;
; 86.191 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 16.917     ;
; 86.277 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 16.831     ;
; 86.312 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 16.796     ;
; 86.505 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 16.603     ;
; 86.738 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 16.370     ;
; 87.198 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 15.910     ;
; 87.333 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 15.775     ;
; 87.496 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.110      ; 15.612     ;
; 87.600 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.118      ; 15.516     ;
; 87.600 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.118      ; 15.516     ;
; 87.654 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.115      ; 15.459     ;
; 87.654 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.115      ; 15.459     ;
; 87.654 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.115      ; 15.459     ;
; 87.654 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.115      ; 15.459     ;
; 87.654 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.115      ; 15.459     ;
; 87.654 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.115      ; 15.459     ;
; 87.654 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.115      ; 15.459     ;
; 87.654 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.115      ; 15.459     ;
; 87.663 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.114      ; 15.449     ;
; 87.663 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.114      ; 15.449     ;
; 87.663 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.114      ; 15.449     ;
; 87.663 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.114      ; 15.449     ;
; 87.663 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.114      ; 15.449     ;
; 87.663 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.114      ; 15.449     ;
; 87.663 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.114      ; 15.449     ;
; 87.663 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.114      ; 15.449     ;
; 87.714 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.117      ; 15.401     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 33.940 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.694      ;
; 33.969 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 5.649      ;
; 33.970 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 5.648      ;
; 33.973 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.660      ;
; 33.981 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 5.637      ;
; 34.162 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.417     ; 5.419      ;
; 34.260 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 5.358      ;
; 34.260 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 5.358      ;
; 34.260 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 5.358      ;
; 34.260 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 5.358      ;
; 34.260 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 5.358      ;
; 34.260 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 5.358      ;
; 34.267 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 5.337      ;
; 34.334 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 5.284      ;
; 34.336 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 5.282      ;
; 34.368 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 5.250      ;
; 34.398 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.222      ;
; 34.398 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.222      ;
; 34.398 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.222      ;
; 34.398 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.222      ;
; 34.516 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.399     ; 5.083      ;
; 34.577 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 5.386      ;
; 34.579 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.041      ;
; 34.707 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.389     ; 4.902      ;
; 34.722 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 4.896      ;
; 34.806 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.399     ; 4.793      ;
; 34.826 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.399     ; 4.773      ;
; 34.827 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.399     ; 4.772      ;
; 34.890 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 4.730      ;
; 34.908 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 4.709      ;
; 34.917 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 4.687      ;
; 34.928 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.417     ; 4.653      ;
; 34.962 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.417     ; 4.619      ;
; 35.074 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.389     ; 4.535      ;
; 35.093 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 4.511      ;
; 35.107 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.389     ; 4.502      ;
; 35.127 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 4.477      ;
; 35.204 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 4.400      ;
; 35.217 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 4.387      ;
; 35.285 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.389     ; 4.324      ;
; 35.295 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.389     ; 4.314      ;
; 35.412 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 4.192      ;
; 35.424 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 4.180      ;
; 35.430 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 4.174      ;
; 35.436 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.483      ;
; 35.436 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.483      ;
; 35.436 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.483      ;
; 35.436 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.483      ;
; 35.436 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.483      ;
; 35.436 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.483      ;
; 35.436 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.483      ;
; 35.436 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.483      ;
; 35.436 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.483      ;
; 35.436 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.483      ;
; 35.439 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 4.165      ;
; 35.441 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.478      ;
; 35.441 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.478      ;
; 35.441 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.478      ;
; 35.441 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.478      ;
; 35.441 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.478      ;
; 35.441 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.478      ;
; 35.441 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.478      ;
; 35.441 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.478      ;
; 35.441 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.478      ;
; 35.441 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.478      ;
; 35.449 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.389     ; 4.160      ;
; 35.479 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.394     ; 4.125      ;
; 35.604 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.315      ;
; 35.604 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.315      ;
; 35.604 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.315      ;
; 35.604 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.315      ;
; 35.604 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.315      ;
; 35.604 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.315      ;
; 35.604 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.315      ;
; 35.604 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.315      ;
; 35.604 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.315      ;
; 35.604 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.315      ;
; 35.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.312      ;
; 35.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.312      ;
; 35.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.312      ;
; 35.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.312      ;
; 35.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.312      ;
; 35.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.312      ;
; 35.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.312      ;
; 35.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.312      ;
; 35.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.312      ;
; 35.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.312      ;
; 35.640 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.279      ;
; 35.640 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.279      ;
; 35.640 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.279      ;
; 35.640 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.279      ;
; 35.640 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.279      ;
; 35.640 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.279      ;
; 35.640 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.279      ;
; 35.640 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.279      ;
; 35.640 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.279      ;
; 35.640 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.279      ;
; 35.776 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.143      ;
; 35.776 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.143      ;
; 35.776 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.143      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ADA_DCO'                                                                    ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 44.607 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.931      ; 7.322      ;
; 44.629 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.870      ; 7.239      ;
; 44.630 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.913      ; 7.281      ;
; 44.632 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.877      ; 7.243      ;
; 44.635 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.913      ; 7.276      ;
; 44.698 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.881      ; 7.181      ;
; 44.704 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.881      ; 7.175      ;
; 44.714 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.870      ; 7.154      ;
; 44.751 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.913      ; 7.160      ;
; 44.767 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.870      ; 7.101      ;
; 44.777 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.931      ; 7.152      ;
; 44.813 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.931      ; 7.116      ;
; 44.826 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.877      ; 7.049      ;
; 44.978 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.881      ; 6.901      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ADB_DCO'                                                                    ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 44.694 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.934      ; 7.238      ;
; 44.718 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.937      ; 7.217      ;
; 44.739 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.937      ; 7.196      ;
; 44.770 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.952      ; 7.180      ;
; 44.780 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.951      ; 7.169      ;
; 44.794 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.937      ; 7.141      ;
; 44.824 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.951      ; 7.125      ;
; 44.831 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.934      ; 7.101      ;
; 44.835 ; ADB_D[13] ; per_a2db_d[13] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.937      ; 7.100      ;
; 44.836 ; ADB_D[12] ; per_a2db_d[12] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.952      ; 7.114      ;
; 44.896 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.934      ; 7.036      ;
; 44.899 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.951      ; 7.050      ;
; 44.979 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.952      ; 6.971      ;
; 45.020 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.951      ; 6.929      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.902 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 4.780      ;
; 94.906 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 4.776      ;
; 94.912 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 4.770      ;
; 95.208 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 4.474      ;
; 95.212 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 4.470      ;
; 95.218 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 4.464      ;
; 95.262 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 4.420      ;
; 95.265 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 4.417      ;
; 95.568 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 4.114      ;
; 95.571 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 4.111      ;
; 95.667 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 4.015      ;
; 95.931 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 3.751      ;
; 95.938 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.304     ; 3.776      ;
; 95.938 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.304     ; 3.776      ;
; 95.938 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.304     ; 3.776      ;
; 95.938 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.304     ; 3.776      ;
; 96.115 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.304     ; 3.599      ;
; 96.115 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.304     ; 3.599      ;
; 96.115 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.304     ; 3.599      ;
; 96.115 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.304     ; 3.599      ;
; 96.342 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 3.340      ;
; 96.551 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.336     ; 3.131      ;
; 96.795 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.290      ; 3.553      ;
; 96.829 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.289     ; 2.900      ;
; 96.920 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.980      ;
; 96.924 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.976      ;
; 96.930 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.970      ;
; 96.972 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.487     ; 2.559      ;
; 97.001 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 2.995      ;
; 97.067 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 2.929      ;
; 97.101 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.799      ;
; 97.105 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.795      ;
; 97.111 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.789      ;
; 97.122 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 2.874      ;
; 97.123 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.290      ; 3.225      ;
; 97.149 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.289     ; 2.580      ;
; 97.198 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.289     ; 2.531      ;
; 97.209 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.487     ; 2.322      ;
; 97.230 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 2.766      ;
; 97.263 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.047     ; 2.708      ;
; 97.264 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.487     ; 2.267      ;
; 97.280 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.620      ;
; 97.283 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.617      ;
; 97.328 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.047     ; 2.643      ;
; 97.328 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.487     ; 2.203      ;
; 97.336 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.289     ; 2.393      ;
; 97.386 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.335      ; 3.007      ;
; 97.455 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 2.541      ;
; 97.461 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.439      ;
; 97.464 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.436      ;
; 97.476 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.047     ; 2.495      ;
; 97.618 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 2.378      ;
; 97.638 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.047     ; 2.333      ;
; 97.657 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.088     ; 2.273      ;
; 97.659 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 2.337      ;
; 97.661 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.088     ; 2.269      ;
; 97.667 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.088     ; 2.263      ;
; 97.685 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.215      ;
; 97.685 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.047     ; 2.286      ;
; 97.711 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.138      ; 2.445      ;
; 97.711 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.138      ; 2.445      ;
; 97.711 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.138      ; 2.445      ;
; 97.711 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.138      ; 2.445      ;
; 97.711 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.138      ; 2.445      ;
; 97.711 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.138      ; 2.445      ;
; 97.714 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.335      ; 2.679      ;
; 97.734 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.047     ; 2.237      ;
; 97.803 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 2.159      ;
; 97.820 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.339      ; 2.577      ;
; 97.820 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.047     ; 2.151      ;
; 97.866 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.034      ;
; 97.879 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.091     ; 2.048      ;
; 97.879 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.091     ; 2.048      ;
; 97.879 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.091     ; 2.048      ;
; 97.879 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.091     ; 2.048      ;
; 97.888 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 2.108      ;
; 97.951 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 2.022      ;
; 97.956 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 2.017      ;
; 97.956 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.976      ;
; 97.956 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.976      ;
; 97.956 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.976      ;
; 97.956 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.976      ;
; 97.960 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 2.013      ;
; 98.000 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 1.996      ;
; 98.017 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.088     ; 1.913      ;
; 98.020 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.088     ; 1.910      ;
; 98.034 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.088     ; 1.896      ;
; 98.039 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.088     ; 1.891      ;
; 98.039 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.138      ; 2.117      ;
; 98.039 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.138      ; 2.117      ;
; 98.039 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.138      ; 2.117      ;
; 98.039 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.138      ; 2.117      ;
; 98.039 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.138      ; 2.117      ;
; 98.039 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.138      ; 2.117      ;
; 98.056 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.088     ; 1.874      ;
; 98.069 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.187      ; 2.136      ;
; 98.084 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 1.878      ;
; 98.137 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.795      ;
; 98.137 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.795      ;
; 98.137 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.795      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.263 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.562      ; 1.047      ;
; 0.266 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.562      ; 1.050      ;
; 0.282 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.562      ; 1.066      ;
; 0.307 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.562      ; 1.091      ;
; 0.373 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.484      ; 1.079      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.452 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.088      ; 0.726      ;
; 0.455 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.688      ;
; 0.464 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 0.696      ;
; 0.465 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[3] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 0.697      ;
; 0.465 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 0.697      ;
; 0.495 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.728      ;
; 0.524 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.755      ;
; 0.547 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.306      ; 1.075      ;
; 0.560 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.088      ; 0.834      ;
; 0.582 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.088      ; 0.856      ;
; 0.589 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[7] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 0.821      ;
; 0.629 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.516      ; 1.367      ;
; 0.633 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.866      ;
; 0.635 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.868      ;
; 0.635 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.868      ;
; 0.652 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.516      ; 1.390      ;
; 0.654 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.083      ; 0.923      ;
; 0.662 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.516      ; 1.400      ;
; 0.670 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.903      ;
; 0.671 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.088      ; 0.945      ;
; 0.684 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.516      ; 1.422      ;
; 0.697 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.930      ;
; 0.700 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.088      ; 0.974      ;
; 0.712 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.943      ;
; 0.717 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.948      ;
; 0.724 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.932      ;
; 0.758 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.336      ; 1.280      ;
; 0.780 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.011      ;
; 0.816 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.530      ; 1.568      ;
; 0.818 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.336      ; 1.340      ;
; 0.827 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.088      ; 1.101      ;
; 0.831 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.562      ; 1.615      ;
; 0.831 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.304      ; 1.321      ;
; 0.840 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.083      ; 1.109      ;
; 0.841 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 1.070      ;
; 0.850 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.306      ; 1.378      ;
; 0.851 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.083      ; 1.120      ;
; 0.852 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.085      ;
; 0.853 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.086      ;
; 0.854 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.088      ; 1.128      ;
; 0.856 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.064      ;
; 0.863 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.094      ;
; 0.869 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.100      ;
; 0.875 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.106      ;
; 0.888 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.119      ;
; 0.897 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.260      ; 1.379      ;
; 0.942 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.150      ;
; 0.963 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.194      ;
; 0.970 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.201      ;
; 0.976 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.207      ;
; 0.978 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.209      ;
; 0.987 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.562      ; 1.771      ;
; 0.991 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.225      ;
; 1.010 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.243      ;
; 1.011 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.244      ;
; 1.011 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.245      ;
; 1.018 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.251      ;
; 1.033 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.241      ;
; 1.091 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.324      ;
; 1.100 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.333      ;
; 1.101 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.334      ;
; 1.104 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.312      ;
; 1.105 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.336      ;
; 1.106 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 1.410      ;
; 1.147 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.516      ; 1.885      ;
; 1.163 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.371      ;
; 1.165 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.396      ;
; 1.171 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.402      ;
; 1.173 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.406      ;
; 1.187 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.395      ;
; 1.190 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 1.494      ;
; 1.209 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.417      ;
; 1.214 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.260      ; 1.696      ;
; 1.256 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.562      ; 2.040      ;
; 1.271 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.502      ;
; 1.320 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.551      ;
; 1.352 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.516      ; 2.090      ;
; 1.355 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.563      ;
; 1.410 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.618      ;
; 1.460 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 1.764      ;
; 1.504 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.712      ;
; 1.504 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.712      ;
; 1.504 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.712      ;
; 1.504 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 1.712      ;
; 1.515 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.336      ; 2.037      ;
; 1.535 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.083      ; 1.804      ;
; 1.545 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.091      ; 1.822      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.278 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.950      ;
; 0.292 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 0.965      ;
; 0.298 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.952      ;
; 0.308 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 0.963      ;
; 0.309 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.963      ;
; 0.319 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 0.974      ;
; 0.337 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[9]                                                                                                   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.007      ;
; 0.338 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[15]                                                                                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.008      ;
; 0.339 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[7]                                                                                                   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.007      ;
; 0.341 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.995      ;
; 0.341 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a18~porta_datain_reg0                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.004      ;
; 0.341 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.005      ;
; 0.342 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.014      ;
; 0.342 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.007      ;
; 0.342 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.018      ;
; 0.342 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[10]                                                                                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.012      ;
; 0.342 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.006      ;
; 0.343 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[8]                                                                                                   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.013      ;
; 0.345 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.021      ;
; 0.345 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.017      ;
; 0.345 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.007      ;
; 0.346 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.001      ;
; 0.347 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.023      ;
; 0.347 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.012      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.002      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.003      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.024      ;
; 0.348 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.012      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.013      ;
; 0.349 ; adaptive_fir:adaptive_fir_inst|f_14[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.025      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.015      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[13]                                                                                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.020      ;
; 0.350 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.014      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.027      ;
; 0.351 ; adaptive_fir:adaptive_fir_inst|f_3[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.027      ;
; 0.351 ; adaptive_fir:adaptive_fir_inst|f_6[9]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.027      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.028      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.022      ;
; 0.351 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.013      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.028      ;
; 0.352 ; adaptive_fir:adaptive_fir_inst|f_12[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.028      ;
; 0.352 ; adaptive_fir:adaptive_fir_inst|f_2[9]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.028      ;
; 0.352 ; adaptive_fir:adaptive_fir_inst|f_14[9]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.028      ;
; 0.353 ; adaptive_fir:adaptive_fir_inst|f_4[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.029      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.022      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.019      ;
; 0.354 ; adaptive_fir:adaptive_fir_inst|f_12[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.030      ;
; 0.354 ; adaptive_fir:adaptive_fir_inst|f_6[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.030      ;
; 0.355 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.024      ;
; 0.355 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.019      ;
; 0.355 ; adaptive_fir:adaptive_fir_inst|f_14[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.031      ;
; 0.355 ; adaptive_fir:adaptive_fir_inst|f_2[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.031      ;
; 0.355 ; adaptive_fir:adaptive_fir_inst|f_14[6]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.031      ;
; 0.355 ; adaptive_fir:adaptive_fir_inst|f_14[7]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.031      ;
; 0.355 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.013      ;
; 0.355 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.032      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.020      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.020      ;
; 0.356 ; adaptive_fir:adaptive_fir_inst|f_6[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.032      ;
; 0.356 ; adaptive_fir:adaptive_fir_inst|f_6[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.032      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[5]                                                                                                   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.024      ;
; 0.357 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.021      ;
; 0.357 ; adaptive_fir:adaptive_fir_inst|f_3[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.033      ;
; 0.357 ; adaptive_fir:adaptive_fir_inst|f_6[10]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.033      ;
; 0.357 ; adaptive_fir:adaptive_fir_inst|f_8[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.027      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.027      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.027      ;
; 0.358 ; adaptive_fir:adaptive_fir_inst|f_14[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.034      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.023      ;
; 0.358 ; adaptive_fir:adaptive_fir_inst|f_12[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.028      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.028      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.024      ;
; 0.359 ; adaptive_fir:adaptive_fir_inst|f_14[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.035      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.024      ;
; 0.359 ; adaptive_fir:adaptive_fir_inst|f_12[5]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.029      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.029      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.036      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.032      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.025      ;
; 0.360 ; adaptive_fir:adaptive_fir_inst|f_7[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.030      ;
; 0.360 ; adaptive_fir:adaptive_fir_inst|f_4[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.036      ;
; 0.360 ; adaptive_fir:adaptive_fir_inst|f_6[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.036      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[14]                                                                                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.030      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.025      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.025      ;
; 0.360 ; adaptive_fir:adaptive_fir_inst|f_15[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.030      ;
; 0.360 ; adaptive_fir:adaptive_fir_inst|f_12[6]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.030      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.037      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.037      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.037      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.025      ;
; 0.361 ; adaptive_fir:adaptive_fir_inst|f_7[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.031      ;
; 0.361 ; adaptive_fir:adaptive_fir_inst|f_13[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.031      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.026      ;
; 0.361 ; adaptive_fir:adaptive_fir_inst|f_4[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.037      ;
; 0.361 ; adaptive_fir:adaptive_fir_inst|f_3[9]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.031      ;
; 0.361 ; adaptive_fir:adaptive_fir_inst|f_7[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.031      ;
; 0.361 ; adaptive_fir:adaptive_fir_inst|f_15[10]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.031      ;
; 0.361 ; adaptive_fir:adaptive_fir_inst|f_12[7]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.031      ;
; 0.362 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.026      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.000      ;
; 0.338 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.001      ;
; 0.344 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.007      ;
; 0.349 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.018      ;
; 0.349 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.012      ;
; 0.352 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.021      ;
; 0.364 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.027      ;
; 0.364 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.027      ;
; 0.364 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.027      ;
; 0.366 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.029      ;
; 0.367 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.030      ;
; 0.373 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.036      ;
; 0.378 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[4]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.032      ;
; 0.378 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.047      ;
; 0.385 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[2]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.039      ;
; 0.385 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[3]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.039      ;
; 0.387 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[5]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.041      ;
; 0.393 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.056      ;
; 0.395 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.064      ;
; 0.397 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.060      ;
; 0.399 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.068      ;
; 0.401 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.070      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                               ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                                  ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                                                   ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                                                 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                                                  ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                                           ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                                                                ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                                        ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                           ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                                                  ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.406 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.372      ; 1.002      ;
; 0.416 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.011      ;
; 0.420 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.015      ;
; 0.424 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.380      ; 1.026      ;
; 0.425 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.020      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.692      ;
; 0.427 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.372      ; 1.021      ;
; 0.427 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                              ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                   ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                   ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                   ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                   ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                              ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.421 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 1.023      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[5] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[4] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_BLANK                                                                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[0] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[6] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.698      ;
; 0.443 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.708      ;
; 0.447 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 1.049      ;
; 0.447 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 1.049      ;
; 0.449 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.714      ;
; 0.456 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 1.058      ;
; 0.475 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.739      ;
; 0.498 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 1.100      ;
; 0.543 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.808      ;
; 0.554 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[7] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.819      ;
; 0.556 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.821      ;
; 0.576 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.841      ;
; 0.593 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.859      ;
; 0.601 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[3] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.603 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[2] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.868      ;
; 0.625 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.887      ;
; 0.628 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.893      ;
; 0.630 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.895      ;
; 0.632 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.897      ;
; 0.632 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.897      ;
; 0.641 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.905      ;
; 0.645 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.909      ;
; 0.647 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.911      ;
; 0.652 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.917      ;
; 0.653 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.917      ;
; 0.654 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.919      ;
; 0.657 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.921      ;
; 0.658 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.922      ;
; 0.660 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                            ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.925      ;
; 0.662 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.926      ;
; 0.663 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.928      ;
; 0.666 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.931      ;
; 0.667 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.931      ;
; 0.667 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.932      ;
; 0.672 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.936      ;
; 0.684 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.949      ;
; 0.685 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.950      ;
; 0.687 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.952      ;
; 0.692 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.956      ;
; 0.693 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.958      ;
; 0.694 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.958      ;
; 0.695 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.959      ;
; 0.695 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.959      ;
; 0.695 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.959      ;
; 0.712 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.977      ;
; 0.713 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.978      ;
; 0.719 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.984      ;
; 0.730 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.995      ;
; 0.751 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.016      ;
; 0.753 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.018      ;
; 0.753 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.018      ;
; 0.753 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.018      ;
; 0.814 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.078      ;
; 0.816 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.822 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.087      ;
; 0.836 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.101      ;
; 0.868 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.133      ;
; 0.920 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.185      ;
; 0.929 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_HS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.175      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ADB_DCO'                                                                    ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.053 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.063      ; 6.302      ;
; 2.083 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.064      ; 6.333      ;
; 2.142 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.063      ; 6.391      ;
; 2.159 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.045      ; 6.390      ;
; 2.188 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.063      ; 6.437      ;
; 2.220 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.045      ; 6.451      ;
; 2.243 ; ADB_D[12] ; per_a2db_d[12] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.064      ; 6.493      ;
; 2.252 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.045      ; 6.483      ;
; 2.254 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.063      ; 6.503      ;
; 2.256 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.049      ; 6.491      ;
; 2.294 ; ADB_D[13] ; per_a2db_d[13] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.049      ; 6.529      ;
; 2.308 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.049      ; 6.543      ;
; 2.322 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.049      ; 6.557      ;
; 2.400 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.064      ; 6.650      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ADA_DCO'                                                                    ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.078 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.991      ; 6.255      ;
; 2.116 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.979      ; 6.281      ;
; 2.225 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.986      ; 6.397      ;
; 2.227 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.979      ; 6.392      ;
; 2.230 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.043      ; 6.459      ;
; 2.234 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.043      ; 6.463      ;
; 2.248 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.043      ; 6.477      ;
; 2.272 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.024      ; 6.482      ;
; 2.293 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.024      ; 6.503      ;
; 2.306 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.024      ; 6.516      ;
; 2.329 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.979      ; 6.494      ;
; 2.334 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.986      ; 6.506      ;
; 2.350 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.991      ; 6.527      ;
; 2.394 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.991      ; 6.571      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ADA_DCO'                                                                ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 3.506 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.870      ; 8.342      ;
; 3.506 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.870      ; 8.342      ;
; 3.506 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.870      ; 8.342      ;
; 3.722 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.877      ; 8.133      ;
; 3.722 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.877      ; 8.133      ;
; 3.856 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.913      ; 8.035      ;
; 3.856 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.913      ; 8.035      ;
; 3.856 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.913      ; 8.035      ;
; 3.914 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.931      ; 7.995      ;
; 3.979 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.881      ; 7.880      ;
; 3.979 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.881      ; 7.880      ;
; 3.979 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.881      ; 7.880      ;
; 4.098 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.931      ; 7.811      ;
; 4.098 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.931      ; 7.811      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ADB_DCO'                                                                ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 3.552 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.951      ; 8.377      ;
; 3.552 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.951      ; 8.377      ;
; 3.552 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.951      ; 8.377      ;
; 3.552 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.951      ; 8.377      ;
; 3.709 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.952      ; 8.221      ;
; 3.709 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.952      ; 8.221      ;
; 3.709 ; KEY[3]    ; per_a2db_d[12] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.952      ; 8.221      ;
; 4.032 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.934      ; 7.880      ;
; 4.032 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.934      ; 7.880      ;
; 4.032 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.934      ; 7.880      ;
; 4.074 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.937      ; 7.841      ;
; 4.074 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.937      ; 7.841      ;
; 4.074 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.937      ; 7.841      ;
; 4.074 ; KEY[3]    ; per_a2db_d[13] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.937      ; 7.841      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 10.228 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.655      ; 10.163     ;
; 10.228 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.655      ; 10.163     ;
; 10.228 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.655      ; 10.163     ;
; 10.228 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.655      ; 10.163     ;
; 10.228 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.655      ; 10.163     ;
; 10.228 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.655      ; 10.163     ;
; 10.228 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.655      ; 10.163     ;
; 10.228 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.655      ; 10.163     ;
; 10.228 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.655      ; 10.163     ;
; 10.228 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.655      ; 10.163     ;
; 10.228 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.655      ; 10.163     ;
; 10.228 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.655      ; 10.163     ;
; 10.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.682      ; 10.157     ;
; 10.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.682      ; 10.157     ;
; 10.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.682      ; 10.157     ;
; 10.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.682      ; 10.157     ;
; 10.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.682      ; 10.157     ;
; 10.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.682      ; 10.157     ;
; 10.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.682      ; 10.157     ;
; 10.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.682      ; 10.157     ;
; 10.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.682      ; 10.157     ;
; 10.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.682      ; 10.157     ;
; 10.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.682      ; 10.157     ;
; 10.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.682      ; 10.157     ;
; 10.299 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.683      ; 10.120     ;
; 10.299 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.683      ; 10.120     ;
; 10.299 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][9]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.683      ; 10.120     ;
; 10.299 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.683      ; 10.120     ;
; 10.299 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][7]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.683      ; 10.120     ;
; 10.299 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][6]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.683      ; 10.120     ;
; 10.299 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][5]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.683      ; 10.120     ;
; 10.299 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][4]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.683      ; 10.120     ;
; 10.299 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][3]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.683      ; 10.120     ;
; 10.299 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.683      ; 10.120     ;
; 10.299 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][1]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.683      ; 10.120     ;
; 10.299 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.683      ; 10.120     ;
; 10.310 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][11]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.680      ; 10.106     ;
; 10.310 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.680      ; 10.106     ;
; 10.310 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][9]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.680      ; 10.106     ;
; 10.310 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][8]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.680      ; 10.106     ;
; 10.310 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][7]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.680      ; 10.106     ;
; 10.310 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][6]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.680      ; 10.106     ;
; 10.310 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][5]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.680      ; 10.106     ;
; 10.310 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][4]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.680      ; 10.106     ;
; 10.310 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][3]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.680      ; 10.106     ;
; 10.310 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][2]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.680      ; 10.106     ;
; 10.310 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][1]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.680      ; 10.106     ;
; 10.310 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][0]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.680      ; 10.106     ;
; 10.526 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[14][3]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.830      ; 10.262     ;
; 10.533 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][11]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.867      ;
; 10.533 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][10]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.867      ;
; 10.533 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][9]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.867      ;
; 10.533 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][8]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.867      ;
; 10.533 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][7]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.867      ;
; 10.533 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][6]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.867      ;
; 10.533 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][5]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.867      ;
; 10.533 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][4]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.867      ;
; 10.533 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][3]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.867      ;
; 10.533 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][2]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.867      ;
; 10.533 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][1]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.867      ;
; 10.533 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][0]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.867      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][3]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][2]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][1]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][0]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][11]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][10]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][8]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][7]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][6]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][5]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][4]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][3]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][2]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][1]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][0]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][15]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][14]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][13]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][12]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][11]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][10]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][8]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][7]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][6]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][5]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.574 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][4]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.826      ;
; 10.600 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.678      ; 9.814      ;
; 10.600 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.678      ; 9.814      ;
; 10.600 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.678      ; 9.814      ;
; 10.600 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.678      ; 9.814      ;
; 10.600 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.678      ; 9.814      ;
; 10.600 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.678      ; 9.814      ;
; 10.600 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.678      ; 9.814      ;
; 10.600 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.678      ; 9.814      ;
; 10.600 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.678      ; 9.814      ;
; 10.600 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.678      ; 9.814      ;
; 10.600 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.678      ; 9.814      ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.454 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.459      ;
; 14.454 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.459      ;
; 14.454 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.459      ;
; 14.454 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.459      ;
; 14.454 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.459      ;
; 14.454 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.459      ;
; 14.454 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.459      ;
; 14.454 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.459      ;
; 14.454 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.459      ;
; 14.454 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[20]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.457      ;
; 14.454 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[17]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.457      ;
; 14.454 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[16]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.457      ;
; 14.458 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.459      ;
; 14.458 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.459      ;
; 14.458 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.459      ;
; 14.458 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.459      ;
; 14.458 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.454      ;
; 14.458 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.454      ;
; 14.458 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.454      ;
; 14.494 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.405      ;
; 14.494 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.405      ;
; 14.494 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.405      ;
; 14.876 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.036      ;
; 14.876 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.036      ;
; 14.876 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.036      ;
; 14.876 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.036      ;
; 14.876 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.036      ;
; 14.876 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.036      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][15]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.015      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.015      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.015      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][12]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.015      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][11]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.015      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.015      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.015      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.015      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.015      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.015      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.015      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.015      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][12]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][11]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.015      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.019      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.019      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.019      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][11]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][12]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.878 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.013      ;
; 14.880 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.032      ;
; 14.880 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.032      ;
; 14.880 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.032      ;
; 14.880 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.032      ;
; 14.880 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 5.029      ;
; 14.880 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.025      ;
; 14.880 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.025      ;
; 14.880 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.025      ;
; 14.880 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent|hold_waitrequest                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 5.029      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 5.013      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.011      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.011      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 5.013      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.011      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.011      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.007      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][5]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.007      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.007      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.007      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.007      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.007      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][15]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.009      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.009      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.009      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][5]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.009      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.009      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.009      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.009      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.009      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.009      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.015      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.011      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.011      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.011      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.011      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.011      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.011      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.015      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.015      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 5.013      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 5.013      ;
; 14.882 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 5.013      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 94.528 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.373      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.529 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.369      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.357      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.357      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.357      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.357      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.357      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.357      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.357      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.359      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.359      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.359      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.359      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.359      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.359      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.359      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.359      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.359      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.359      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.530 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.356      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.344      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.344      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.344      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.344      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.344      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.344      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.344      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.343      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.343      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.343      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.343      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.343      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.343      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.343      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.343      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.359      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.361      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.361      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.361      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.361      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.361      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.361      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.361      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.361      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.361      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.361      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.373      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.373      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.373      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.373      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.373      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.373      ;
; 94.531 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.373      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.026 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.293      ;
; 3.864 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 4.159      ;
; 3.864 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.160      ;
; 3.864 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.160      ;
; 3.864 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.160      ;
; 3.864 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 4.166      ;
; 3.864 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 4.166      ;
; 3.864 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 4.166      ;
; 3.864 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 4.166      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.163      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.163      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.163      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.163      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.163      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.163      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.162      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 4.165      ;
; 3.865 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.163      ;
; 3.873 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.178      ;
; 3.873 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.178      ;
; 3.873 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.178      ;
; 3.873 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.178      ;
; 3.873 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.178      ;
; 3.873 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.178      ;
; 3.873 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.178      ;
; 3.873 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.178      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.172      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.173      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.173      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.173      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.172      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.173      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.173      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.173      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.173      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.172      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.172      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.173      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.172      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.172      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.172      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.172      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.173      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 4.169      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 4.169      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 4.169      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.171      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.170      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.170      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 4.169      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.170      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.171      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.165      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.148      ; 4.208      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.148      ; 4.208      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.148      ; 4.208      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.148      ; 4.208      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.148      ; 4.208      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.148      ; 4.208      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.165      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.165      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.165      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.165      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.165      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.165      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.167      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.166      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.170      ;
; 3.874 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.167      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.046 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.313      ;
; 1.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.641      ;
; 1.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.641      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.675      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.675      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.675      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.675      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.675      ;
; 1.457 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.469 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.737      ;
; 1.469 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.737      ;
; 1.469 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.737      ;
; 1.469 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.737      ;
; 1.469 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.737      ;
; 1.469 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.737      ;
; 1.469 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.737      ;
; 1.469 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.737      ;
; 1.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.757      ;
; 1.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.757      ;
; 1.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.757      ;
; 1.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.757      ;
; 1.495 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.763      ;
; 1.495 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.763      ;
; 1.495 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.763      ;
; 1.495 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.763      ;
; 1.495 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.763      ;
; 1.495 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.763      ;
; 1.495 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.763      ;
; 1.495 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.763      ;
; 1.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.771      ;
; 1.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.771      ;
; 1.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.771      ;
; 1.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.771      ;
; 1.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.778      ;
; 1.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.778      ;
; 1.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.810      ;
; 1.654 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.921      ;
; 1.654 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.921      ;
; 1.654 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.921      ;
; 1.654 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.921      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.015      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.015      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.015      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.015      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.015      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.015      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.015      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.024      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.030      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.030      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.030      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.030      ;
; 1.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.030      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.050      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.050      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.050      ;
; 1.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.050      ;
; 1.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.053      ;
; 1.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.065      ;
; 1.835 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.085      ;
; 1.835 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.085      ;
; 1.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.127      ;
; 1.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.127      ;
; 1.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.127      ;
; 1.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.127      ;
; 1.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.127      ;
; 1.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.127      ;
; 1.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.127      ;
; 1.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.127      ;
; 1.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.127      ;
; 1.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.127      ;
; 1.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.127      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.618 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.240      ; 5.134      ;
; 1.618 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.240      ; 5.134      ;
; 1.618 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.240      ; 5.134      ;
; 1.618 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.240      ; 5.134      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[10]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[7]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[6]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[5]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[8]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 2.430 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 5.951      ;
; 3.195 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.274      ; 6.745      ;
; 3.212 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.767      ;
; 3.212 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.767      ;
; 3.212 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.767      ;
; 3.212 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.767      ;
; 3.212 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.767      ;
; 3.212 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.767      ;
; 3.212 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.767      ;
; 3.212 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.767      ;
; 3.212 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.767      ;
; 3.212 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.767      ;
; 3.212 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.767      ;
; 3.212 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.767      ;
; 3.212 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.767      ;
; 3.225 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[6]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.238      ; 6.739      ;
; 3.549 ; KEY[3]    ; a2da_data[2]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.258      ; 7.083      ;
; 3.549 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[2]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.258      ; 7.083      ;
; 3.549 ; KEY[3]    ; a2da_data[1]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.258      ; 7.083      ;
; 3.549 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[1]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.258      ; 7.083      ;
; 3.580 ; KEY[3]    ; o_sine_p[8]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.252      ; 7.108      ;
; 3.580 ; KEY[3]    ; a2db_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.252      ; 7.108      ;
; 3.580 ; KEY[3]    ; a2db_data[5]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.252      ; 7.108      ;
; 3.580 ; KEY[3]    ; o_sine_p[5]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.252      ; 7.108      ;
; 3.580 ; KEY[3]    ; o_sine_p[2]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.252      ; 7.108      ;
; 3.580 ; KEY[3]    ; a2db_data[2]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.252      ; 7.108      ;
; 3.580 ; KEY[3]    ; a2db_data[13]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.252      ; 7.108      ;
; 3.580 ; KEY[3]    ; o_sine_p[13]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.252      ; 7.108      ;
; 3.580 ; KEY[3]    ; o_sine_p[12]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.252      ; 7.108      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][12]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][13]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][14]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.583 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][15]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 7.129      ;
; 3.611 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[11]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.284      ; 7.171      ;
; 3.614 ; KEY[3]    ; o_sine_p[9]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.248      ; 7.138      ;
; 3.614 ; KEY[3]    ; a2db_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.248      ; 7.138      ;
; 3.614 ; KEY[3]    ; o_sine_p[7]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.248      ; 7.138      ;
; 3.614 ; KEY[3]    ; a2db_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.248      ; 7.138      ;
; 3.614 ; KEY[3]    ; o_sine_p[1]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.248      ; 7.138      ;
; 3.614 ; KEY[3]    ; a2db_data[1]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.248      ; 7.138      ;
; 3.619 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.283      ; 7.178      ;
; 3.619 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.283      ; 7.178      ;
; 3.619 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.283      ; 7.178      ;
; 3.619 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.283      ; 7.178      ;
; 3.619 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[15]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.283      ; 7.178      ;
; 3.619 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[14]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.283      ; 7.178      ;
; 3.619 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[13]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.283      ; 7.178      ;
; 3.619 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[11]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.283      ; 7.178      ;
; 3.647 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.290      ; 7.213      ;
; 3.662 ; KEY[3]    ; a2da_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.195      ; 7.133      ;
; 3.662 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[9]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.195      ; 7.133      ;
; 3.662 ; KEY[3]    ; a2da_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.195      ; 7.133      ;
; 3.662 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[8]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.195      ; 7.133      ;
; 3.662 ; KEY[3]    ; a2da_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.195      ; 7.133      ;
; 3.662 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[7]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.195      ; 7.133      ;
; 3.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][11]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.162      ; 6.716      ;
; 3.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.162      ; 6.716      ;
; 3.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][9]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.162      ; 6.716      ;
; 3.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][8]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.162      ; 6.716      ;
; 3.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][7]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.162      ; 6.716      ;
; 3.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][6]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.162      ; 6.716      ;
; 3.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][5]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.162      ; 6.716      ;
; 3.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][4]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.162      ; 6.716      ;
; 3.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][3]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.162      ; 6.716      ;
; 3.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][2]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.162      ; 6.716      ;
; 3.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][1]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.162      ; 6.716      ;
; 3.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][0]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.162      ; 6.716      ;
; 3.682 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 7.221      ;
; 3.682 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 7.221      ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.814 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.043      ; 7.083      ;
; 2.814 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.043      ; 7.083      ;
; 2.916 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.991      ; 7.133      ;
; 2.916 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.991      ; 7.133      ;
; 2.916 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.991      ; 7.133      ;
; 2.954 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.043      ; 7.223      ;
; 3.003 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.024      ; 7.253      ;
; 3.003 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.024      ; 7.253      ;
; 3.003 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.024      ; 7.253      ;
; 3.197 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.986      ; 7.409      ;
; 3.197 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.986      ; 7.409      ;
; 3.362 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.979      ; 7.567      ;
; 3.362 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.979      ; 7.567      ;
; 3.362 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.979      ; 7.567      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ADB_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.833 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.049      ; 7.108      ;
; 2.833 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.049      ; 7.108      ;
; 2.833 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.049      ; 7.108      ;
; 2.833 ; KEY[3]    ; per_a2db_d[13] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.049      ; 7.108      ;
; 2.867 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.045      ; 7.138      ;
; 2.867 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.045      ; 7.138      ;
; 2.867 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.045      ; 7.138      ;
; 3.177 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.064      ; 7.467      ;
; 3.177 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.064      ; 7.467      ;
; 3.177 ; KEY[3]    ; per_a2db_d[12] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.064      ; 7.467      ;
; 3.363 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.063      ; 7.652      ;
; 3.363 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.063      ; 7.652      ;
; 3.363 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.063      ; 7.652      ;
; 3.363 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.063      ; 7.652      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 60
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.467
Worst Case Available Settling Time: 19.189 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                      ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                       ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
; 16.44 MHz  ; 16.44 MHz       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ;      ;
; 33.45 MHz  ; 33.45 MHz       ; altera_reserved_tck                                                              ;      ;
; 94.58 MHz  ; 94.58 MHz       ; CLOCK_50                                                                         ;      ;
; 181.85 MHz ; 181.85 MHz      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
; 208.59 MHz ; 208.59 MHz      ; ADA_DCO                                                                          ;      ;
; 211.86 MHz ; 211.86 MHz      ; ADB_DCO                                                                          ;      ;
; 218.96 MHz ; 218.96 MHz      ; GPIO[8]                                                                          ;      ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                        ;
+----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                            ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                         ; 1.891  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 12.487 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 34.501 ; 0.000         ;
; altera_reserved_tck                                                              ; 35.052 ; 0.000         ;
; ADA_DCO                                                                          ; 45.206 ; 0.000         ;
; ADB_DCO                                                                          ; 45.280 ; 0.000         ;
; GPIO[8]                                                                          ; 95.433 ; 0.000         ;
+----------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                        ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; GPIO[8]                                                                          ; 0.275 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 0.284 ; 0.000         ;
; CLOCK_50                                                                         ; 0.346 ; 0.000         ;
; altera_reserved_tck                                                              ; 0.353 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.355 ; 0.000         ;
; ADB_DCO                                                                          ; 1.770 ; 0.000         ;
; ADA_DCO                                                                          ; 1.816 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ADA_DCO                                                     ; 4.220  ; 0.000         ;
; ADB_DCO                                                     ; 4.273  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.253 ; 0.000         ;
; CLOCK_50                                                    ; 14.932 ; 0.000         ;
; altera_reserved_tck                                         ; 95.098 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                    ; 0.938 ; 0.000         ;
; altera_reserved_tck                                         ; 0.955 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.302 ; 0.000         ;
; ADA_DCO                                                     ; 2.482 ; 0.000         ;
; ADB_DCO                                                     ; 2.493 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                           ;
+----------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                            ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                         ; 9.559   ; 0.000         ;
; CLOCK2_50                                                                        ; 16.000  ; 0.000         ;
; CLOCK3_50                                                                        ; 16.000  ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.704  ; 0.000         ;
; ADA_DCO                                                                          ; 24.779  ; 0.000         ;
; ADB_DCO                                                                          ; 24.782  ; 0.000         ;
; FPGA_CLK_A_N                                                                     ; 45.790  ; 0.000         ;
; FPGA_CLK_A_P                                                                     ; 45.790  ; 0.000         ;
; altera_reserved_tck                                                              ; 49.402  ; 0.000         ;
; GPIO[8]                                                                          ; 49.688  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 499.631 ; 0.000         ;
+----------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                                    ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.891  ; ADB_OR                                                                                                                                                    ; LEDG[4]                                                                                                                                                                                                    ; ADB_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 6.069      ;
; 1.983  ; ADA_OR                                                                                                                                                    ; LEDG[3]                                                                                                                                                                                                    ; ADA_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 5.977      ;
; 9.427  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[12]                                                                                                  ; SRAM_ADDR[12]                                                                                                                                                                                              ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.688     ; 7.865      ;
; 9.447  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[9]                                                                                                   ; SRAM_ADDR[9]                                                                                                                                                                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.695     ; 7.838      ;
; 9.872  ; adaptive_fir:adaptive_fir_inst|e_out[18]                                                                                                                  ; error_adaptive_out[18]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.044     ; 6.994      ;
; 10.163 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[15]                                                                                                  ; SRAM_ADDR[15]                                                                                                                                                                                              ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.715     ; 7.102      ;
; 10.270 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.087     ; 9.642      ;
; 10.288 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[19]                                                                                                  ; SRAM_ADDR[19]                                                                                                                                                                                              ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.683     ; 7.009      ;
; 10.382 ; adaptive_fir:adaptive_fir_inst|e_out[25]                                                                                                                  ; error_adaptive_out[25]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.046     ; 6.482      ;
; 10.410 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.087     ; 9.502      ;
; 10.424 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.087     ; 9.488      ;
; 10.477 ; adaptive_fir:adaptive_fir_inst|e_out[31]                                                                                                                  ; error_adaptive_out[31]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.046     ; 6.387      ;
; 10.480 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.087     ; 9.432      ;
; 10.518 ; adaptive_fir:adaptive_fir_inst|e_out[11]                                                                                                                  ; error_adaptive_out[11]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.044     ; 6.348      ;
; 10.525 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[6]                                                                                                   ; SRAM_ADDR[6]                                                                                                                                                                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.719     ; 6.736      ;
; 10.557 ; adaptive_fir:adaptive_fir_inst|y_out[36]                                                                                                                  ; adaptive_out_data[36]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.055     ; 6.298      ;
; 10.573 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.085     ; 9.341      ;
; 10.602 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[4] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.087     ; 9.310      ;
; 10.644 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.085     ; 9.270      ;
; 10.652 ; adaptive_fir:adaptive_fir_inst|y_out[5]                                                                                                                   ; adaptive_out_data[5]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.054     ; 6.204      ;
; 10.670 ; adaptive_fir:adaptive_fir_inst|y_out[1]                                                                                                                   ; adaptive_out_data[1]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.054     ; 6.186      ;
; 10.683 ; adaptive_fir:adaptive_fir_inst|y_out[40]                                                                                                                  ; adaptive_out_data[40]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.055     ; 6.172      ;
; 10.685 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.085     ; 9.229      ;
; 10.715 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.085     ; 9.199      ;
; 10.732 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[12]                                                                                              ; SRAM_DQ[12]                                                                                                                                                                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.717     ; 6.531      ;
; 10.736 ; adaptive_fir:adaptive_fir_inst|y_out[25]                                                                                                                  ; adaptive_out_data[25]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.058     ; 6.116      ;
; 10.738 ; adaptive_fir:adaptive_fir_inst|e_out[28]                                                                                                                  ; error_adaptive_out[28]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.046     ; 6.126      ;
; 10.756 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[10]                                                                                                  ; SRAM_ADDR[10]                                                                                                                                                                                              ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.715     ; 6.509      ;
; 10.760 ; adaptive_fir:adaptive_fir_inst|y_out[37]                                                                                                                  ; adaptive_out_data[37]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.055     ; 6.095      ;
; 10.763 ; adaptive_fir:adaptive_fir_inst|e_out[14]                                                                                                                  ; error_adaptive_out[14]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.044     ; 6.103      ;
; 10.773 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; 0.176      ; 9.433      ;
; 10.788 ; adaptive_fir:adaptive_fir_inst|e_out[6]                                                                                                                   ; error_adaptive_out[6]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.041     ; 6.081      ;
; 10.797 ; adaptive_fir:adaptive_fir_inst|y_out[7]                                                                                                                   ; adaptive_out_data[7]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.054     ; 6.059      ;
; 10.806 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[5] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.082     ; 9.111      ;
; 10.807 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[8]                                                                                               ; SRAM_DQ[8]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.736     ; 6.437      ;
; 10.814 ; adaptive_fir:adaptive_fir_inst|y_out[15]                                                                                                                  ; adaptive_out_data[15]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.058     ; 6.038      ;
; 10.819 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[6]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 9.090      ;
; 10.819 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[0]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 9.090      ;
; 10.819 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[3]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 9.090      ;
; 10.819 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[1]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 9.090      ;
; 10.819 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[2]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 9.090      ;
; 10.819 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[4]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 9.090      ;
; 10.819 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[5]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 9.090      ;
; 10.819 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[7]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 9.090      ;
; 10.835 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 9.069      ;
; 10.839 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 9.065      ;
; 10.870 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 9.034      ;
; 10.891 ; adaptive_fir:adaptive_fir_inst|e_out[9]                                                                                                                   ; error_adaptive_out[9]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.044     ; 5.975      ;
; 10.913 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; 0.176      ; 9.293      ;
; 10.916 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[1]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.739     ; 6.325      ;
; 10.917 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[5]                                                                                               ; SRAM_DQ[5]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.703     ; 6.360      ;
; 10.917 ; adaptive_fir:adaptive_fir_inst|e_out[4]                                                                                                                   ; error_adaptive_out[4]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.041     ; 5.952      ;
; 10.927 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; 0.176      ; 9.279      ;
; 10.938 ; adaptive_fir:adaptive_fir_inst|y_out[17]                                                                                                                  ; adaptive_out_data[17]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.058     ; 5.914      ;
; 10.966 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[4] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.084     ; 8.949      ;
; 10.973 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[6]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.936      ;
; 10.973 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[0]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.936      ;
; 10.973 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[3]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.936      ;
; 10.973 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[1]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.936      ;
; 10.973 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[2]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.936      ;
; 10.973 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[4]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.936      ;
; 10.973 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[5]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.936      ;
; 10.973 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[7]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.936      ;
; 10.975 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 8.929      ;
; 10.979 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 8.925      ;
; 10.983 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[6]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.926      ;
; 10.983 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[0]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.926      ;
; 10.983 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[3]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.926      ;
; 10.983 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[1]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.926      ;
; 10.983 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[2]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.926      ;
; 10.983 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[4]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.926      ;
; 10.983 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[5]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.926      ;
; 10.983 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[7]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.926      ;
; 10.983 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; 0.176      ; 9.223      ;
; 10.987 ; adaptive_fir:adaptive_fir_inst|y_out[6]                                                                                                                   ; adaptive_out_data[6]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.054     ; 5.869      ;
; 10.989 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 8.915      ;
; 10.993 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 8.911      ;
; 11.001 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.087     ; 8.911      ;
; 11.010 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 8.894      ;
; 11.017 ; adaptive_fir:adaptive_fir_inst|y_out[10]                                                                                                                  ; adaptive_out_data[10]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.054     ; 5.839      ;
; 11.018 ; adaptive_fir:adaptive_fir_inst|y_out[9]                                                                                                                   ; adaptive_out_data[9]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.054     ; 5.838      ;
; 11.024 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 8.880      ;
; 11.037 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[6]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.872      ;
; 11.037 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[0]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.872      ;
; 11.037 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[3]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.872      ;
; 11.037 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[1]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.872      ;
; 11.037 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[2]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.872      ;
; 11.037 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[4]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.872      ;
; 11.037 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[5]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.872      ;
; 11.037 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[7]                                    ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.090     ; 8.872      ;
; 11.045 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 8.859      ;
; 11.045 ; adaptive_fir:adaptive_fir_inst|y_out[38]                                                                                                                  ; adaptive_out_data[38]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.055     ; 5.810      ;
; 11.046 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[5] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.084     ; 8.869      ;
; 11.048 ; adaptive_fir:adaptive_fir_inst|y_out[33]                                                                                                                  ; adaptive_out_data[33]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.055     ; 5.807      ;
; 11.049 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 8.855      ;
; 11.055 ; adaptive_fir:adaptive_fir_inst|y_out[31]                                                                                                                  ; adaptive_out_data[31]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.055     ; 5.800      ;
; 11.067 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[7]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -2.739     ; 6.174      ;
; 11.072 ; adaptive_fir:adaptive_fir_inst|e_out[27]                                                                                                                  ; error_adaptive_out[27]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -2.046     ; 5.792      ;
; 11.076 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; 0.178      ; 9.132      ;
; 11.078 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                         ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.095     ; 8.826      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                ;
+--------+----------------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                  ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[16] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[17] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[18] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[19] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[20] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[21] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[22] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[23] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[24] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[25] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[26] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[27] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.487 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[28] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 8.135      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[29] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[30] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[31] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[32] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[33] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[34] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[35] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[36] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[37] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[38] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[39] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[40] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[41] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.502 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[42] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.661      ; 8.118      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[16] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[17] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[18] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[19] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[20] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[21] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[22] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.506 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[23] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 8.103      ;
; 12.511 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.660      ; 8.108      ;
; 12.511 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.660      ; 8.108      ;
; 12.511 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.660      ; 8.108      ;
; 12.511 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.660      ; 8.108      ;
; 12.511 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.660      ; 8.108      ;
; 12.511 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.660      ; 8.108      ;
; 12.511 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.660      ; 8.108      ;
; 12.511 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.660      ; 8.108      ;
; 12.511 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.660      ; 8.108      ;
; 12.511 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.660      ; 8.108      ;
; 12.511 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.660      ; 8.108      ;
; 12.511 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.660      ; 8.108      ;
; 12.511 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.660      ; 8.108      ;
; 12.759 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.647      ; 7.847      ;
; 12.759 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.647      ; 7.847      ;
; 12.759 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.647      ; 7.847      ;
; 12.759 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.647      ; 7.847      ;
; 12.759 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.647      ; 7.847      ;
; 12.759 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.647      ; 7.847      ;
; 12.759 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.647      ; 7.847      ;
; 12.759 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.647      ; 7.847      ;
; 12.891 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[24] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.652      ; 7.720      ;
; 12.891 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[25] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.652      ; 7.720      ;
; 12.891 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[26] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.652      ; 7.720      ;
; 12.891 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[27] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.652      ; 7.720      ;
; 12.891 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[28] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.652      ; 7.720      ;
; 12.891 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[29] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.652      ; 7.720      ;
; 12.891 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[30] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.652      ; 7.720      ;
; 12.891 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[31] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.652      ; 7.720      ;
; 12.891 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[32] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.652      ; 7.720      ;
; 15.760 ; SW[16]         ; FIFO_random_seq[0][9]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 4.863      ;
; 15.760 ; SW[16]         ; FIFO_random_seq[0][7]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 4.863      ;
; 15.760 ; SW[16]         ; FIFO_random_seq[0][1]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 4.863      ;
; 15.813 ; SW[16]         ; FIFO_random_seq[0][0]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.687      ; 4.833      ;
; 15.814 ; SW[16]         ; FIFO_random_seq[0][10]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.687      ; 4.832      ;
; 15.814 ; SW[16]         ; FIFO_random_seq[0][4]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.687      ; 4.832      ;
; 15.814 ; SW[16]         ; FIFO_random_seq[0][3]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.687      ; 4.832      ;
; 15.976 ; SW[16]         ; FIFO_random_seq[0][8]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.668      ; 4.651      ;
; 15.976 ; SW[16]         ; FIFO_random_seq[0][5]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.668      ; 4.651      ;
; 15.977 ; SW[16]         ; FIFO_random_seq[0][2]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.668      ; 4.650      ;
; 16.009 ; SW[16]         ; FIFO_random_seq[0][11]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.687      ; 4.637      ;
; 16.011 ; SW[16]         ; FIFO_random_seq[0][6]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.687      ; 4.635      ;
; 47.957 ; per_a2db_d[7]  ; a2db_data[7]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.105     ; 0.887      ;
; 47.958 ; per_a2db_d[5]  ; a2db_data[5]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.105     ; 0.886      ;
; 47.965 ; per_a2db_d[4]  ; a2db_data[4]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.099     ; 0.885      ;
; 47.965 ; per_a2db_d[6]  ; a2db_data[6]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.100     ; 0.884      ;
; 47.966 ; per_a2db_d[0]  ; a2db_data[0]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.099     ; 0.884      ;
; 48.132 ; per_a2db_d[13] ; a2db_data[13]                            ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.105     ; 0.712      ;
; 48.132 ; per_a2db_d[9]  ; a2db_data[9]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.105     ; 0.712      ;
; 48.134 ; per_a2db_d[1]  ; a2db_data[1]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.105     ; 0.710      ;
; 48.134 ; per_a2db_d[2]  ; a2db_data[2]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.105     ; 0.710      ;
; 48.135 ; per_a2db_d[8]  ; a2db_data[8]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.105     ; 0.709      ;
; 48.137 ; per_a2db_d[10] ; a2db_data[10]                            ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.099     ; 0.713      ;
; 48.138 ; per_a2da_d[7]  ; a2da_data[7]                             ; ADA_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -1.100     ; 0.711      ;
+--------+----------------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 34.501 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.318     ; 5.180      ;
; 34.531 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.132      ;
; 34.532 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.131      ;
; 34.534 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 5.146      ;
; 34.541 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.122      ;
; 34.688 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 4.938      ;
; 34.762 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 4.887      ;
; 34.796 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.867      ;
; 34.796 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.867      ;
; 34.796 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.867      ;
; 34.796 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.867      ;
; 34.796 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.867      ;
; 34.796 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.867      ;
; 34.858 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.805      ;
; 34.860 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.803      ;
; 34.888 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.775      ;
; 34.896 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.769      ;
; 34.896 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.769      ;
; 34.896 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.769      ;
; 34.896 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.769      ;
; 35.015 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.629      ;
; 35.080 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 4.884      ;
; 35.081 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.584      ;
; 35.173 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.345     ; 4.481      ;
; 35.207 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.456      ;
; 35.259 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.385      ;
; 35.272 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.372      ;
; 35.272 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.372      ;
; 35.350 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.315      ;
; 35.360 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 4.289      ;
; 35.373 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.288      ;
; 35.374 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 4.252      ;
; 35.406 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 4.220      ;
; 35.510 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.345     ; 4.144      ;
; 35.522 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 4.127      ;
; 35.542 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.345     ; 4.112      ;
; 35.555 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 4.094      ;
; 35.629 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 4.020      ;
; 35.639 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 4.010      ;
; 35.720 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.345     ; 3.934      ;
; 35.738 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.345     ; 3.916      ;
; 35.823 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.106      ;
; 35.823 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.106      ;
; 35.823 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.106      ;
; 35.823 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.106      ;
; 35.823 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.106      ;
; 35.823 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.106      ;
; 35.823 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.106      ;
; 35.823 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.106      ;
; 35.823 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.106      ;
; 35.823 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.106      ;
; 35.826 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 3.823      ;
; 35.836 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 3.813      ;
; 35.840 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 3.809      ;
; 35.850 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 3.799      ;
; 35.860 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.345     ; 3.794      ;
; 35.881 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.048      ;
; 35.881 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.048      ;
; 35.881 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.048      ;
; 35.881 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.048      ;
; 35.881 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.048      ;
; 35.881 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.048      ;
; 35.881 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.048      ;
; 35.881 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.048      ;
; 35.881 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.048      ;
; 35.881 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.048      ;
; 35.883 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 3.766      ;
; 36.021 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.908      ;
; 36.021 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.908      ;
; 36.021 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.908      ;
; 36.021 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.908      ;
; 36.021 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.908      ;
; 36.021 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.908      ;
; 36.021 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.908      ;
; 36.021 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.908      ;
; 36.021 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.908      ;
; 36.021 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.908      ;
; 36.026 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.903      ;
; 36.026 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.903      ;
; 36.026 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.903      ;
; 36.026 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.903      ;
; 36.026 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.903      ;
; 36.026 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.903      ;
; 36.026 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.903      ;
; 36.026 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.903      ;
; 36.026 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.903      ;
; 36.026 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.903      ;
; 36.032 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.897      ;
; 36.032 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.897      ;
; 36.032 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.897      ;
; 36.032 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.897      ;
; 36.032 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.897      ;
; 36.032 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.897      ;
; 36.032 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.897      ;
; 36.032 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.897      ;
; 36.032 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.897      ;
; 36.032 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.897      ;
; 36.154 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.775      ;
; 36.154 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.775      ;
; 36.154 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.775      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 35.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -4.181     ; 9.747      ;
; 42.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 7.368      ;
; 43.707 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.520      ;
; 43.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 6.468      ;
; 43.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 6.462      ;
; 43.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 6.435      ;
; 43.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 6.432      ;
; 43.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 6.277      ;
; 44.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 6.230      ;
; 44.052 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.152      ;
; 44.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 6.180      ;
; 44.092 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 6.117      ;
; 44.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 6.110      ;
; 44.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 6.107      ;
; 44.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 6.042      ;
; 44.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 5.979      ;
; 44.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.911      ;
; 44.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 5.887      ;
; 44.414 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 5.801      ;
; 44.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 5.815      ;
; 44.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 5.759      ;
; 44.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.762      ;
; 44.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 5.732      ;
; 44.607 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 5.655      ;
; 44.757 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 5.457      ;
; 44.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 5.330      ;
; 44.995 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 5.254      ;
; 45.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 5.231      ;
; 45.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 5.172      ;
; 45.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.098      ;
; 45.157 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 5.059      ;
; 45.190 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 5.046      ;
; 45.273 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 4.939      ;
; 45.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 4.935      ;
; 45.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.931      ;
; 45.338 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.910      ;
; 45.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.893      ;
; 45.364 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.882      ;
; 45.366 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.883      ;
; 45.496 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.746      ;
; 45.561 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 4.690      ;
; 45.602 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 4.630      ;
; 45.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 4.644      ;
; 45.651 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 4.575      ;
; 45.765 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 4.461      ;
; 45.817 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.431      ;
; 45.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 4.351      ;
; 45.913 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 4.339      ;
; 45.938 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 4.299      ;
; 45.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.281      ;
; 45.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.255      ;
; 46.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 4.206      ;
; 46.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.162      ;
; 46.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.144      ;
; 46.206 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 4.031      ;
; 46.384 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.868      ;
; 46.445 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.796      ;
; 46.560 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.677      ;
; 46.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.615      ;
; 46.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.545      ;
; 46.921 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.309      ;
; 47.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.219      ;
; 47.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.089      ;
; 47.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.651      ;
; 48.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.220      ;
; 48.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.051      ;
; 48.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.722      ;
; 83.326 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.707      ; 19.380     ;
; 83.518 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.707      ; 19.188     ;
; 83.826 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.707      ; 18.880     ;
; 84.416 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.707      ; 18.290     ;
; 84.731 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.707      ; 17.975     ;
; 84.875 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.707      ; 17.831     ;
; 86.890 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.707      ; 15.816     ;
; 87.001 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.707      ; 15.705     ;
; 87.007 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.707      ; 15.699     ;
; 87.190 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.707      ; 15.516     ;
; 87.418 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.706      ; 15.287     ;
; 87.723 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.707      ; 14.983     ;
; 87.842 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.707      ; 14.864     ;
; 87.990 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.707      ; 14.716     ;
; 88.001 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.715      ; 14.713     ;
; 88.001 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.715      ; 14.713     ;
; 88.046 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.712      ; 14.665     ;
; 88.046 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.712      ; 14.665     ;
; 88.046 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.712      ; 14.665     ;
; 88.046 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.712      ; 14.665     ;
; 88.046 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.712      ; 14.665     ;
; 88.046 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.712      ; 14.665     ;
; 88.046 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.712      ; 14.665     ;
; 88.046 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.712      ; 14.665     ;
; 88.059 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.711      ; 14.651     ;
; 88.059 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.711      ; 14.651     ;
; 88.059 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.711      ; 14.651     ;
; 88.059 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.711      ; 14.651     ;
; 88.059 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.711      ; 14.651     ;
; 88.059 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.711      ; 14.651     ;
; 88.059 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.711      ; 14.651     ;
; 88.059 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.711      ; 14.651     ;
; 88.101 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.714      ; 14.612     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ADA_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 45.206 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.666      ; 6.459      ;
; 45.208 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.604      ; 6.395      ;
; 45.213 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.612      ; 6.398      ;
; 45.227 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.648      ; 6.420      ;
; 45.227 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.648      ; 6.420      ;
; 45.256 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.616      ; 6.359      ;
; 45.280 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.616      ; 6.335      ;
; 45.290 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.604      ; 6.313      ;
; 45.320 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.648      ; 6.327      ;
; 45.347 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.604      ; 6.256      ;
; 45.357 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.668      ; 6.310      ;
; 45.377 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.668      ; 6.290      ;
; 45.378 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.612      ; 6.233      ;
; 45.527 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.616      ; 6.088      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ADB_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 45.280 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.670      ; 6.389      ;
; 45.285 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.674      ; 6.388      ;
; 45.302 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.674      ; 6.371      ;
; 45.319 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.687      ; 6.367      ;
; 45.344 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.686      ; 6.341      ;
; 45.352 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.674      ; 6.321      ;
; 45.378 ; ADB_D[13] ; per_a2db_d[13] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.674      ; 6.295      ;
; 45.384 ; ADB_D[12] ; per_a2db_d[12] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.687      ; 6.302      ;
; 45.390 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.686      ; 6.295      ;
; 45.391 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.670      ; 6.278      ;
; 45.449 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.670      ; 6.220      ;
; 45.457 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.686      ; 6.228      ;
; 45.523 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.687      ; 6.163      ;
; 45.562 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.686      ; 6.123      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 95.433 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 4.274      ;
; 95.435 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 4.272      ;
; 95.441 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 4.266      ;
; 95.631 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 4.076      ;
; 95.637 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 4.070      ;
; 95.666 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 4.041      ;
; 95.763 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 3.944      ;
; 95.766 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 3.941      ;
; 95.956 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 3.751      ;
; 95.958 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 3.749      ;
; 96.119 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 3.588      ;
; 96.279 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 3.428      ;
; 96.347 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.280     ; 3.392      ;
; 96.347 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.280     ; 3.392      ;
; 96.347 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.280     ; 3.392      ;
; 96.347 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.280     ; 3.392      ;
; 96.447 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.280     ; 3.292      ;
; 96.447 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.280     ; 3.292      ;
; 96.447 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.280     ; 3.292      ;
; 96.447 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.280     ; 3.292      ;
; 96.722 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 2.985      ;
; 96.844 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.312     ; 2.863      ;
; 97.061 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.260      ; 3.249      ;
; 97.096 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.271     ; 2.652      ;
; 97.209 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.461     ; 2.349      ;
; 97.217 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 2.779      ;
; 97.233 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.106     ; 2.680      ;
; 97.235 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.106     ; 2.678      ;
; 97.241 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.106     ; 2.672      ;
; 97.308 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 2.694      ;
; 97.321 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 2.675      ;
; 97.358 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.260      ; 2.952      ;
; 97.382 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.271     ; 2.366      ;
; 97.397 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.106     ; 2.516      ;
; 97.399 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.106     ; 2.514      ;
; 97.405 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.106     ; 2.508      ;
; 97.419 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.461     ; 2.139      ;
; 97.429 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.271     ; 2.319      ;
; 97.466 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.461     ; 2.092      ;
; 97.486 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 2.490      ;
; 97.493 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 2.509      ;
; 97.531 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.461     ; 2.027      ;
; 97.539 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.271     ; 2.209      ;
; 97.563 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.106     ; 2.350      ;
; 97.566 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.106     ; 2.347      ;
; 97.568 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 2.408      ;
; 97.612 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.298      ; 2.736      ;
; 97.651 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 2.325      ;
; 97.660 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 2.342      ;
; 97.727 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.106     ; 2.186      ;
; 97.730 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.106     ; 2.183      ;
; 97.818 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 2.178      ;
; 97.843 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 2.133      ;
; 97.861 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 2.115      ;
; 97.870 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 2.126      ;
; 97.886 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.085     ; 2.048      ;
; 97.888 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.085     ; 2.046      ;
; 97.894 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.085     ; 2.040      ;
; 97.900 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.298      ; 2.448      ;
; 97.909 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.133      ; 2.243      ;
; 97.909 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.133      ; 2.243      ;
; 97.909 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.133      ; 2.243      ;
; 97.909 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.133      ; 2.243      ;
; 97.909 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.133      ; 2.243      ;
; 97.909 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.133      ; 2.243      ;
; 97.919 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.106     ; 1.994      ;
; 97.955 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 2.008      ;
; 97.966 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 2.010      ;
; 97.984 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.302      ; 2.368      ;
; 97.984 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 1.992      ;
; 98.071 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.085     ; 1.863      ;
; 98.071 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.085     ; 1.863      ;
; 98.071 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.085     ; 1.863      ;
; 98.071 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.085     ; 1.863      ;
; 98.083 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.106     ; 1.830      ;
; 98.094 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 1.908      ;
; 98.123 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.852      ;
; 98.129 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.846      ;
; 98.147 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.074     ; 1.798      ;
; 98.147 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.074     ; 1.798      ;
; 98.147 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.074     ; 1.798      ;
; 98.147 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.074     ; 1.798      ;
; 98.153 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 1.822      ;
; 98.197 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.133      ; 1.955      ;
; 98.197 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.133      ; 1.955      ;
; 98.197 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.133      ; 1.955      ;
; 98.197 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.133      ; 1.955      ;
; 98.197 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.133      ; 1.955      ;
; 98.197 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.133      ; 1.955      ;
; 98.198 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.085     ; 1.736      ;
; 98.204 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.085     ; 1.730      ;
; 98.207 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.175      ; 1.987      ;
; 98.208 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 1.755      ;
; 98.212 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 1.784      ;
; 98.216 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.085     ; 1.718      ;
; 98.219 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.085     ; 1.715      ;
; 98.233 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.085     ; 1.701      ;
; 98.276 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.302      ; 2.076      ;
; 98.301 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.074     ; 1.644      ;
; 98.301 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.074     ; 1.644      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.275 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.500      ; 0.976      ;
; 0.275 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.500      ; 0.976      ;
; 0.292 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.500      ; 0.993      ;
; 0.316 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.500      ; 1.017      ;
; 0.377 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.427      ; 1.005      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.403 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.085      ; 0.659      ;
; 0.409 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.625      ;
; 0.427 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.640      ;
; 0.427 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[3] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.640      ;
; 0.428 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.641      ;
; 0.444 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.660      ;
; 0.470 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.685      ;
; 0.501 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.085      ; 0.757      ;
; 0.521 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.085      ; 0.777      ;
; 0.539 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[7] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.752      ;
; 0.543 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.261      ; 1.005      ;
; 0.577 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.791      ;
; 0.578 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.792      ;
; 0.579 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.793      ;
; 0.607 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.085      ; 0.863      ;
; 0.608 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.459      ; 1.268      ;
; 0.608 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.824      ;
; 0.610 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.071      ; 0.852      ;
; 0.630 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.459      ; 1.290      ;
; 0.631 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.085      ; 0.887      ;
; 0.632 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.848      ;
; 0.641 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.459      ; 1.301      ;
; 0.646 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.861      ;
; 0.650 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.865      ;
; 0.656 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.459      ; 1.316      ;
; 0.660 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.020      ; 0.851      ;
; 0.702 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.312      ; 1.185      ;
; 0.706 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.921      ;
; 0.744 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.468      ; 1.413      ;
; 0.751 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.312      ; 1.234      ;
; 0.760 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.500      ; 1.461      ;
; 0.760 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.280      ; 1.211      ;
; 0.761 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.085      ; 1.017      ;
; 0.772 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.020      ; 0.963      ;
; 0.773 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.988      ;
; 0.777 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.991      ;
; 0.777 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.991      ;
; 0.778 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.993      ;
; 0.780 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.990      ;
; 0.783 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.998      ;
; 0.784 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.085      ; 1.040      ;
; 0.785 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.071      ; 1.027      ;
; 0.792 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.071      ; 1.034      ;
; 0.795 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.261      ; 1.257      ;
; 0.818 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.033      ;
; 0.850 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.220      ; 1.271      ;
; 0.865 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.080      ;
; 0.871 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.086      ;
; 0.871 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.020      ; 1.062      ;
; 0.876 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.091      ;
; 0.886 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.101      ;
; 0.904 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.117      ;
; 0.917 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 1.131      ;
; 0.919 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.500      ; 1.620      ;
; 0.922 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.135      ;
; 0.930 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 1.144      ;
; 0.935 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 1.149      ;
; 0.952 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 1.146      ;
; 0.997 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 1.211      ;
; 0.998 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 1.212      ;
; 1.001 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.216      ;
; 1.001 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.020      ; 1.192      ;
; 1.005 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 1.219      ;
; 1.018 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.106      ; 1.295      ;
; 1.040 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.459      ; 1.700      ;
; 1.042 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 1.256      ;
; 1.047 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.020      ; 1.238      ;
; 1.048 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.263      ;
; 1.053 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.268      ;
; 1.093 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 1.287      ;
; 1.094 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.020      ; 1.285      ;
; 1.097 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.106      ; 1.374      ;
; 1.121 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.220      ; 1.542      ;
; 1.144 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.359      ;
; 1.171 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.500      ; 1.872      ;
; 1.191 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.406      ;
; 1.236 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.020      ; 1.427      ;
; 1.256 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.459      ; 1.916      ;
; 1.284 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.020      ; 1.475      ;
; 1.325 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.106      ; 1.602      ;
; 1.346 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.312      ; 1.829      ;
; 1.376 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 1.564      ;
; 1.376 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 1.564      ;
; 1.376 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 1.564      ;
; 1.376 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 1.564      ;
; 1.380 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.071      ; 1.622      ;
; 1.403 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.020      ; 1.594      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.284 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.887      ;
; 0.293 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.897      ;
; 0.312 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.897      ;
; 0.320 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.905      ;
; 0.321 ; adaptive_fir:adaptive_fir_inst|f_14[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.928      ;
; 0.323 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.908      ;
; 0.323 ; adaptive_fir:adaptive_fir_inst|f_3[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.930      ;
; 0.323 ; adaptive_fir:adaptive_fir_inst|f_2[9]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.930      ;
; 0.323 ; adaptive_fir:adaptive_fir_inst|f_6[9]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.930      ;
; 0.324 ; adaptive_fir:adaptive_fir_inst|f_4[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.931      ;
; 0.324 ; adaptive_fir:adaptive_fir_inst|f_12[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.931      ;
; 0.324 ; adaptive_fir:adaptive_fir_inst|f_14[9]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.931      ;
; 0.325 ; adaptive_fir:adaptive_fir_inst|f_6[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.932      ;
; 0.326 ; adaptive_fir:adaptive_fir_inst|f_12[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.933      ;
; 0.326 ; adaptive_fir:adaptive_fir_inst|f_2[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.933      ;
; 0.328 ; adaptive_fir:adaptive_fir_inst|f_6[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.935      ;
; 0.328 ; adaptive_fir:adaptive_fir_inst|f_14[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.935      ;
; 0.328 ; adaptive_fir:adaptive_fir_inst|f_6[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.935      ;
; 0.328 ; adaptive_fir:adaptive_fir_inst|f_14[6]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.935      ;
; 0.328 ; adaptive_fir:adaptive_fir_inst|f_14[7]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.935      ;
; 0.328 ; adaptive_fir:adaptive_fir_inst|f_8[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.930      ;
; 0.328 ; adaptive_fir:adaptive_fir_inst|f_12[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.930      ;
; 0.329 ; adaptive_fir:adaptive_fir_inst|f_3[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.936      ;
; 0.329 ; adaptive_fir:adaptive_fir_inst|f_6[10]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.936      ;
; 0.329 ; adaptive_fir:adaptive_fir_inst|f_12[5]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.931      ;
; 0.330 ; adaptive_fir:adaptive_fir_inst|f_14[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.937      ;
; 0.331 ; adaptive_fir:adaptive_fir_inst|f_7[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.932      ;
; 0.331 ; adaptive_fir:adaptive_fir_inst|f_14[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.938      ;
; 0.331 ; adaptive_fir:adaptive_fir_inst|f_12[6]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.933      ;
; 0.332 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.917      ;
; 0.332 ; adaptive_fir:adaptive_fir_inst|f_13[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.933      ;
; 0.332 ; adaptive_fir:adaptive_fir_inst|f_4[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.939      ;
; 0.332 ; adaptive_fir:adaptive_fir_inst|f_6[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.939      ;
; 0.332 ; adaptive_fir:adaptive_fir_inst|f_3[9]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.933      ;
; 0.332 ; adaptive_fir:adaptive_fir_inst|f_15[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.933      ;
; 0.333 ; adaptive_fir:adaptive_fir_inst|f_7[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.934      ;
; 0.333 ; adaptive_fir:adaptive_fir_inst|f_13[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.934      ;
; 0.333 ; adaptive_fir:adaptive_fir_inst|f_4[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.940      ;
; 0.333 ; adaptive_fir:adaptive_fir_inst|f_12[7]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.935      ;
; 0.333 ; adaptive_fir:adaptive_fir_inst|f_12[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.935      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_2[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.935      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_15[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.935      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_7[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.935      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_15[6]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.935      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_15[10]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.935      ;
; 0.335 ; adaptive_fir:adaptive_fir_inst|f_15[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.936      ;
; 0.335 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[9]                                                                                                   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.936      ;
; 0.335 ; adaptive_fir:adaptive_fir_inst|f_3[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.936      ;
; 0.335 ; adaptive_fir:adaptive_fir_inst|f_3[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.936      ;
; 0.335 ; adaptive_fir:adaptive_fir_inst|f_3[10]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.936      ;
; 0.336 ; adaptive_fir:adaptive_fir_inst|f_13[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.937      ;
; 0.337 ; adaptive_fir:adaptive_fir_inst|f_15[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.938      ;
; 0.338 ; adaptive_fir:adaptive_fir_inst|f_2[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.939      ;
; 0.338 ; adaptive_fir:adaptive_fir_inst|f_15[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.939      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_0[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.940      ;
; 0.340 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[8]                                                                                                   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.941      ;
; 0.340 ; adaptive_fir:adaptive_fir_inst|f_4[7]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.942      ;
; 0.343 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.950      ;
; 0.343 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[7]                                                                                                   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.941      ;
; 0.343 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[15]                                                                                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.944      ;
; 0.344 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.951      ;
; 0.344 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.951      ;
; 0.344 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[10]                                                                                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.945      ;
; 0.345 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.930      ;
; 0.345 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.947      ;
; 0.346 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.953      ;
; 0.346 ; adaptive_fir:adaptive_fir_inst|f_14[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.953      ;
; 0.346 ; adaptive_fir:adaptive_fir_inst|f_2[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.953      ;
; 0.347 ; adaptive_fir:adaptive_fir_inst|f_6[6]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.954      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.951      ;
; 0.348 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.943      ;
; 0.348 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.949      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.956      ;
; 0.349 ; adaptive_fir:adaptive_fir_inst|f_14[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.956      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[13]                                                                                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.950      ;
; 0.349 ; adaptive_fir:adaptive_fir_inst|f_15[7]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.950      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.935      ;
; 0.350 ; adaptive_fir:adaptive_fir_inst|f_13[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.951      ;
; 0.350 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a18~porta_datain_reg0                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.945      ;
; 0.350 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.945      ;
; 0.351 ; adaptive_fir:adaptive_fir_inst|f_4[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.958      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.959      ;
; 0.351 ; adaptive_fir:adaptive_fir_inst|f_1[7]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.953      ;
; 0.351 ; adaptive_fir:adaptive_fir_inst|f_4[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.953      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.937      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.937      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.959      ;
; 0.352 ; adaptive_fir:adaptive_fir_inst|f_7[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.953      ;
; 0.352 ; adaptive_fir:adaptive_fir_inst|f_8[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.953      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.955      ;
; 0.352 ; adaptive_fir:adaptive_fir_inst|f_15[5]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.953      ;
; 0.352 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.947      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[1]                                                                                                                                            ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[1]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[2]                                                                                                                                            ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[2]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[3]                                                                                                                                            ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[3]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                           ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                              ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.346 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.940      ;
; 0.346 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.940      ;
; 0.348 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.950      ;
; 0.348 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.942      ;
; 0.350 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.952      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                                  ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                                                   ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                               ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                                        ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                                                  ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.948      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                                   ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                     ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                              ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                                                 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                                                  ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                                           ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                                                                ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                           ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                                                                ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                                                 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                  ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.385 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.629      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.628      ;
; 0.386 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.631      ;
; 0.390 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.633      ;
; 0.394 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                              ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.397 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.638      ;
; 0.398 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[4] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[5] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_BLANK                                                                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.639      ;
; 0.400 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[0] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[6] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.641      ;
; 0.401 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.641      ;
; 0.401 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.642      ;
; 0.402 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.643      ;
; 0.407 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.648      ;
; 0.413 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.950      ;
; 0.435 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.675      ;
; 0.439 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.976      ;
; 0.440 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.977      ;
; 0.444 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.981      ;
; 0.484 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 1.021      ;
; 0.493 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.734      ;
; 0.508 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[7] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.750      ;
; 0.511 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.752      ;
; 0.522 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.763      ;
; 0.547 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.790      ;
; 0.550 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[3] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.791      ;
; 0.552 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.792      ;
; 0.552 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[2] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.793      ;
; 0.566 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.807      ;
; 0.571 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.812      ;
; 0.574 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.813      ;
; 0.576 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.817      ;
; 0.577 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.818      ;
; 0.584 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.826      ;
; 0.588 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.829      ;
; 0.590 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.831      ;
; 0.592 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.833      ;
; 0.595 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.836      ;
; 0.598 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.839      ;
; 0.599 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.840      ;
; 0.599 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.840      ;
; 0.601 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.842      ;
; 0.603 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.844      ;
; 0.604 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                            ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.847      ;
; 0.608 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.850      ;
; 0.609 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.850      ;
; 0.614 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.855      ;
; 0.627 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.868      ;
; 0.628 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.869      ;
; 0.631 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.872      ;
; 0.633 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.874      ;
; 0.634 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.874      ;
; 0.635 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.876      ;
; 0.637 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.877      ;
; 0.637 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.877      ;
; 0.637 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.877      ;
; 0.650 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.891      ;
; 0.652 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.893      ;
; 0.656 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.897      ;
; 0.668 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.909      ;
; 0.683 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.924      ;
; 0.685 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.926      ;
; 0.685 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.926      ;
; 0.686 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.927      ;
; 0.755 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.998      ;
; 0.756 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.997      ;
; 0.762 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.003      ;
; 0.774 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.015      ;
; 0.783 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.024      ;
; 0.840 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.081      ;
; 0.850 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_HS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.073      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ADB_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 1.770 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.786      ; 5.727      ;
; 1.795 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.787      ; 5.753      ;
; 1.849 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.786      ; 5.806      ;
; 1.873 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.769      ; 5.813      ;
; 1.886 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.786      ; 5.843      ;
; 1.925 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.769      ; 5.865      ;
; 1.942 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.769      ; 5.882      ;
; 1.945 ; ADB_D[12] ; per_a2db_d[12] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.787      ; 5.903      ;
; 1.953 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.786      ; 5.910      ;
; 1.958 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.773      ; 5.902      ;
; 1.987 ; ADB_D[13] ; per_a2db_d[13] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.773      ; 5.931      ;
; 1.993 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.773      ; 5.937      ;
; 2.007 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.773      ; 5.951      ;
; 2.094 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.787      ; 6.052      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ADA_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 1.816 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.713      ; 5.700      ;
; 1.820 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.700      ; 5.691      ;
; 1.933 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.767      ; 5.871      ;
; 1.939 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.709      ; 5.819      ;
; 1.949 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.765      ; 5.885      ;
; 1.950 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.767      ; 5.888      ;
; 1.953 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.700      ; 5.824      ;
; 1.983 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.747      ; 5.901      ;
; 2.000 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.747      ; 5.918      ;
; 2.019 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.700      ; 5.890      ;
; 2.023 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.747      ; 5.941      ;
; 2.026 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.709      ; 5.906      ;
; 2.051 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.713      ; 5.935      ;
; 2.109 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.713      ; 5.993      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 4.220 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.604      ; 7.363      ;
; 4.220 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.604      ; 7.363      ;
; 4.220 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.604      ; 7.363      ;
; 4.419 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.612      ; 7.172      ;
; 4.419 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.612      ; 7.172      ;
; 4.542 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.648      ; 7.085      ;
; 4.542 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.648      ; 7.085      ;
; 4.542 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.648      ; 7.085      ;
; 4.592 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.666      ; 7.053      ;
; 4.652 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.616      ; 6.943      ;
; 4.652 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.616      ; 6.943      ;
; 4.652 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.616      ; 6.943      ;
; 4.767 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.668      ; 6.880      ;
; 4.767 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.668      ; 6.880      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ADB_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 4.273 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.686      ; 7.392      ;
; 4.273 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.686      ; 7.392      ;
; 4.273 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.686      ; 7.392      ;
; 4.273 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.686      ; 7.392      ;
; 4.415 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.687      ; 7.251      ;
; 4.415 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.687      ; 7.251      ;
; 4.415 ; KEY[3]    ; per_a2db_d[12] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.687      ; 7.251      ;
; 4.706 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.670      ; 6.943      ;
; 4.706 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.670      ; 6.943      ;
; 4.706 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.670      ; 6.943      ;
; 4.740 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.674      ; 6.913      ;
; 4.740 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.674      ; 6.913      ;
; 4.740 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.674      ; 6.913      ;
; 4.740 ; KEY[3]    ; per_a2db_d[13] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.674      ; 6.913      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 11.253 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.517      ; 9.015      ;
; 11.253 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.517      ; 9.015      ;
; 11.253 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.517      ; 9.015      ;
; 11.253 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.517      ; 9.015      ;
; 11.253 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.517      ; 9.015      ;
; 11.253 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.517      ; 9.015      ;
; 11.253 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.517      ; 9.015      ;
; 11.253 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.517      ; 9.015      ;
; 11.253 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.517      ; 9.015      ;
; 11.253 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.517      ; 9.015      ;
; 11.253 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.517      ; 9.015      ;
; 11.253 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.517      ; 9.015      ;
; 11.284 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 9.011      ;
; 11.284 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 9.011      ;
; 11.284 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 9.011      ;
; 11.284 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 9.011      ;
; 11.284 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 9.011      ;
; 11.284 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 9.011      ;
; 11.284 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 9.011      ;
; 11.284 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 9.011      ;
; 11.284 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 9.011      ;
; 11.284 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 9.011      ;
; 11.284 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 9.011      ;
; 11.284 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 9.011      ;
; 11.316 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 8.979      ;
; 11.316 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 8.979      ;
; 11.316 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][9]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 8.979      ;
; 11.316 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 8.979      ;
; 11.316 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][7]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 8.979      ;
; 11.316 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][6]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 8.979      ;
; 11.316 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][5]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 8.979      ;
; 11.316 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][4]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 8.979      ;
; 11.316 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][3]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 8.979      ;
; 11.316 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 8.979      ;
; 11.316 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][1]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 8.979      ;
; 11.316 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.544      ; 8.979      ;
; 11.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][11]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.543      ; 8.964      ;
; 11.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.543      ; 8.964      ;
; 11.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][9]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.543      ; 8.964      ;
; 11.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][8]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.543      ; 8.964      ;
; 11.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][7]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.543      ; 8.964      ;
; 11.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][6]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.543      ; 8.964      ;
; 11.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][5]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.543      ; 8.964      ;
; 11.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][4]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.543      ; 8.964      ;
; 11.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][3]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.543      ; 8.964      ;
; 11.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][2]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.543      ; 8.964      ;
; 11.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][1]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.543      ; 8.964      ;
; 11.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][0]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.543      ; 8.964      ;
; 11.526 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][11]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.752      ;
; 11.526 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][10]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.752      ;
; 11.526 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][9]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.752      ;
; 11.526 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][8]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.752      ;
; 11.526 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][7]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.752      ;
; 11.526 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][6]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.752      ;
; 11.526 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][5]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.752      ;
; 11.526 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][4]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.752      ;
; 11.526 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][3]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.752      ;
; 11.526 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][2]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.752      ;
; 11.526 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][1]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.752      ;
; 11.526 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][0]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.752      ;
; 11.557 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[14][3]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.691      ; 9.093      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][3]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][2]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][1]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][0]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][11]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][10]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][8]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][7]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][6]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][5]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][4]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][3]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][2]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][1]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][0]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][15]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][14]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][13]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][12]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][11]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][10]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][8]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][7]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][6]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][5]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.564 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][4]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.714      ;
; 11.591 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.542      ; 8.702      ;
; 11.591 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.542      ; 8.702      ;
; 11.591 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.542      ; 8.702      ;
; 11.591 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.542      ; 8.702      ;
; 11.591 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.542      ; 8.702      ;
; 11.591 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.542      ; 8.702      ;
; 11.591 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.542      ; 8.702      ;
; 11.591 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.542      ; 8.702      ;
; 11.591 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.542      ; 8.702      ;
; 11.591 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.542      ; 8.702      ;
; 11.591 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.542      ; 8.702      ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.932 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.990      ;
; 14.932 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.990      ;
; 14.932 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.990      ;
; 14.933 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.995      ;
; 14.933 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.995      ;
; 14.933 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.995      ;
; 14.933 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.995      ;
; 14.937 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[20]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.983      ;
; 14.937 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[17]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.983      ;
; 14.937 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[16]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.983      ;
; 14.938 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.985      ;
; 14.938 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.985      ;
; 14.938 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.985      ;
; 14.938 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.985      ;
; 14.938 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.985      ;
; 14.938 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.985      ;
; 14.938 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.985      ;
; 14.938 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.985      ;
; 14.938 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.985      ;
; 14.965 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.944      ;
; 14.965 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.944      ;
; 14.965 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.944      ;
; 15.322 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.602      ;
; 15.322 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.602      ;
; 15.322 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.602      ;
; 15.322 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.602      ;
; 15.322 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.602      ;
; 15.322 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.602      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.599      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.599      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.599      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 4.599      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][15]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.580      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.580      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.580      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][12]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.580      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][11]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.580      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.580      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.580      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.580      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.580      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.580      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.580      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.580      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][12]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][11]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.580      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.581      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.584      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.584      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.584      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.581      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.581      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.595      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.592      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.592      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.592      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][11]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][12]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.578      ;
; 15.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent|hold_waitrequest                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.595      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[19]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.550      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[18]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.550      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[15]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.550      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[13]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 4.550      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.579      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.577      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.577      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.579      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.577      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.577      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.573      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][5]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.573      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.573      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.573      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.573      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.573      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][15]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.575      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.575      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.575      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][5]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.575      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.575      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.575      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.575      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.575      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.575      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.577      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.577      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.577      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.577      ;
; 15.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.577      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.801      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.801      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.801      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.801      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.801      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.801      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.801      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.801      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.801      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.801      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.804      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.804      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.804      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.804      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.804      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.804      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.804      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.804      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.804      ;
; 95.098 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.804      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.799      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.799      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.799      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.799      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.799      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.799      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.799      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.801      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.801      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.801      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.801      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.801      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.801      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.802      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.802      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.802      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.802      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.802      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.802      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.802      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.802      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.802      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.802      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.802      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.802      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.802      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.810      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.798      ;
; 95.099 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.813      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.792      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.792      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.792      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.792      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.792      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.792      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.791      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.791      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.791      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.791      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.791      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.791      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.784      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.784      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.784      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.784      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.784      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.784      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.784      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.787      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.787      ;
; 95.100 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.787      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.938 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.181      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.705      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.705      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.705      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.707      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.707      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.707      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.707      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.707      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.707      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.707      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.711      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.711      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.711      ;
; 3.437 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.711      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[4]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[3]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[6]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[5]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.704      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.707      ;
; 3.438 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.710      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.720      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.720      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.720      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.720      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.720      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.720      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.720      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.720      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.720      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.720      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 3.734      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 3.734      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 3.734      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 3.734      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 3.734      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 3.734      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 3.734      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 3.752      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 3.734      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 3.752      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 3.752      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[4]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 3.752      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[5]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 3.734      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 3.752      ;
; 3.446 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[6]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 3.752      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 3.737      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 3.737      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 3.737      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 3.737      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 3.737      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 3.737      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 3.737      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 3.737      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 3.737      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 3.740      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 3.740      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 3.740      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 3.740      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 3.740      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 3.740      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 3.740      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 3.740      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.719      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.719      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.719      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.719      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.719      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.719      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.716      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.719      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.715      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.725      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.724      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.724      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.724      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.724      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.724      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.724      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.724      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.724      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.715      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.715      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.716      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.725      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.725      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.725      ;
; 3.447 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.725      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.955 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.198      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.511      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.511      ;
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.542      ;
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.542      ;
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.542      ;
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.542      ;
; 1.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.542      ;
; 1.322 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.563      ;
; 1.322 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.563      ;
; 1.322 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.563      ;
; 1.322 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.563      ;
; 1.322 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.563      ;
; 1.322 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.563      ;
; 1.327 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.571      ;
; 1.327 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.571      ;
; 1.327 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.571      ;
; 1.327 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.571      ;
; 1.327 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.571      ;
; 1.327 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.571      ;
; 1.327 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.571      ;
; 1.327 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.571      ;
; 1.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.601      ;
; 1.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.601      ;
; 1.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.601      ;
; 1.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.601      ;
; 1.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.601      ;
; 1.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.601      ;
; 1.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.601      ;
; 1.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.601      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.614      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.614      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.614      ;
; 1.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.614      ;
; 1.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.624      ;
; 1.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.624      ;
; 1.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.624      ;
; 1.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.624      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.627      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.627      ;
; 1.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.659      ;
; 1.515 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.759      ;
; 1.515 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.759      ;
; 1.515 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.759      ;
; 1.515 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.759      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.859      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.859      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.859      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.859      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.859      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.859      ;
; 1.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.859      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.850      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.850      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.850      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.850      ;
; 1.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.850      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.855      ;
; 1.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.877      ;
; 1.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.877      ;
; 1.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.877      ;
; 1.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.877      ;
; 1.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.873      ;
; 1.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.887      ;
; 1.670 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.898      ;
; 1.670 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.898      ;
; 1.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.943      ;
; 1.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.943      ;
; 1.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.943      ;
; 1.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.943      ;
; 1.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.943      ;
; 1.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.943      ;
; 1.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.943      ;
; 1.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.943      ;
; 1.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.943      ;
; 1.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.943      ;
; 1.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.943      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.302 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.049      ; 4.612      ;
; 1.302 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.049      ; 4.612      ;
; 1.302 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.049      ; 4.612      ;
; 1.302 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.049      ; 4.612      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[10]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[7]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[6]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[5]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[8]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.062 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.054      ; 5.377      ;
; 2.778 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.084      ; 6.123      ;
; 2.800 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 6.151      ;
; 2.800 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 6.151      ;
; 2.800 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 6.151      ;
; 2.800 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 6.151      ;
; 2.800 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 6.151      ;
; 2.800 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 6.151      ;
; 2.800 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 6.151      ;
; 2.800 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 6.151      ;
; 2.800 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 6.151      ;
; 2.800 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 6.151      ;
; 2.800 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 6.151      ;
; 2.800 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 6.151      ;
; 2.800 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 6.151      ;
; 2.809 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[6]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.048      ; 6.118      ;
; 3.131 ; KEY[3]    ; a2da_data[2]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.068      ; 6.460      ;
; 3.131 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[2]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.068      ; 6.460      ;
; 3.131 ; KEY[3]    ; a2da_data[1]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.068      ; 6.460      ;
; 3.131 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[1]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.068      ; 6.460      ;
; 3.153 ; KEY[3]    ; o_sine_p[8]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.063      ; 6.477      ;
; 3.153 ; KEY[3]    ; a2db_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.063      ; 6.477      ;
; 3.153 ; KEY[3]    ; a2db_data[5]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.063      ; 6.477      ;
; 3.153 ; KEY[3]    ; o_sine_p[5]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.063      ; 6.477      ;
; 3.153 ; KEY[3]    ; o_sine_p[2]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.063      ; 6.477      ;
; 3.153 ; KEY[3]    ; a2db_data[2]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.063      ; 6.477      ;
; 3.153 ; KEY[3]    ; a2db_data[13]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.063      ; 6.477      ;
; 3.153 ; KEY[3]    ; o_sine_p[13]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.063      ; 6.477      ;
; 3.153 ; KEY[3]    ; o_sine_p[12]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.063      ; 6.477      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][12]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][13]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][14]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.158 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][15]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 6.498      ;
; 3.168 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[11]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.094      ; 6.523      ;
; 3.177 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.093      ; 6.531      ;
; 3.177 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.093      ; 6.531      ;
; 3.177 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.093      ; 6.531      ;
; 3.177 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.093      ; 6.531      ;
; 3.177 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[15]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.093      ; 6.531      ;
; 3.177 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[14]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.093      ; 6.531      ;
; 3.177 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[13]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.093      ; 6.531      ;
; 3.177 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[11]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.093      ; 6.531      ;
; 3.191 ; KEY[3]    ; o_sine_p[9]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.059      ; 6.511      ;
; 3.191 ; KEY[3]    ; a2db_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.059      ; 6.511      ;
; 3.191 ; KEY[3]    ; o_sine_p[7]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.059      ; 6.511      ;
; 3.191 ; KEY[3]    ; a2db_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.059      ; 6.511      ;
; 3.191 ; KEY[3]    ; o_sine_p[1]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.059      ; 6.511      ;
; 3.191 ; KEY[3]    ; a2db_data[1]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.059      ; 6.511      ;
; 3.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.099      ; 6.559      ;
; 3.219 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][11]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.968      ; 6.094      ;
; 3.219 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.968      ; 6.094      ;
; 3.219 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][9]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.968      ; 6.094      ;
; 3.219 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][8]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.968      ; 6.094      ;
; 3.219 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][7]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.968      ; 6.094      ;
; 3.219 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][6]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.968      ; 6.094      ;
; 3.219 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][5]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.968      ; 6.094      ;
; 3.219 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][4]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.968      ; 6.094      ;
; 3.219 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][3]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.968      ; 6.094      ;
; 3.219 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][2]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.968      ; 6.094      ;
; 3.219 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][1]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.968      ; 6.094      ;
; 3.219 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][0]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.968      ; 6.094      ;
; 3.234 ; KEY[3]    ; a2da_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.006      ; 6.501      ;
; 3.234 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[9]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.006      ; 6.501      ;
; 3.234 ; KEY[3]    ; a2da_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.006      ; 6.501      ;
; 3.234 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[8]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.006      ; 6.501      ;
; 3.234 ; KEY[3]    ; a2da_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.006      ; 6.501      ;
; 3.234 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[7]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.006      ; 6.501      ;
; 3.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[10][3]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 6.123      ;
; 3.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[10][2]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 6.123      ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ADA_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.482 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.767      ; 6.460      ;
; 2.482 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.767      ; 6.460      ;
; 2.577 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.713      ; 6.501      ;
; 2.577 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.713      ; 6.501      ;
; 2.577 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.713      ; 6.501      ;
; 2.609 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.765      ; 6.585      ;
; 2.657 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.747      ; 6.615      ;
; 2.657 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.747      ; 6.615      ;
; 2.657 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.747      ; 6.615      ;
; 2.838 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.709      ; 6.758      ;
; 2.838 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.709      ; 6.758      ;
; 2.989 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.700      ; 6.900      ;
; 2.989 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.700      ; 6.900      ;
; 2.989 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.700      ; 6.900      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ADB_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.493 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.773      ; 6.477      ;
; 2.493 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.773      ; 6.477      ;
; 2.493 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.773      ; 6.477      ;
; 2.493 ; KEY[3]    ; per_a2db_d[13] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.773      ; 6.477      ;
; 2.531 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.769      ; 6.511      ;
; 2.531 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.769      ; 6.511      ;
; 2.531 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.769      ; 6.511      ;
; 2.821 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.787      ; 6.819      ;
; 2.821 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.787      ; 6.819      ;
; 2.821 ; KEY[3]    ; per_a2db_d[12] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.787      ; 6.819      ;
; 2.999 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.786      ; 6.996      ;
; 2.999 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.786      ; 6.996      ;
; 2.999 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.786      ; 6.996      ;
; 2.999 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.786      ; 6.996      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 60
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.467
Worst Case Available Settling Time: 19.248 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                        ;
+----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                            ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                         ; 3.934  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 14.529 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 37.243 ; 0.000         ;
; altera_reserved_tck                                                              ; 40.579 ; 0.000         ;
; ADA_DCO                                                                          ; 46.265 ; 0.000         ;
; ADB_DCO                                                                          ; 46.325 ; 0.000         ;
; GPIO[8]                                                                          ; 97.521 ; 0.000         ;
+----------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                        ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 0.090 ; 0.000         ;
; GPIO[8]                                                                          ; 0.121 ; 0.000         ;
; CLOCK_50                                                                         ; 0.135 ; 0.000         ;
; altera_reserved_tck                                                              ; 0.180 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.182 ; 0.000         ;
; ADB_DCO                                                                          ; 0.421 ; 0.000         ;
; ADA_DCO                                                                          ; 0.489 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ADA_DCO                                                     ; 5.673  ; 0.000         ;
; ADB_DCO                                                     ; 5.738  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.787 ; 0.000         ;
; CLOCK_50                                                    ; 17.005 ; 0.000         ;
; altera_reserved_tck                                         ; 97.004 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.341 ; 0.000         ;
; CLOCK_50                                                    ; 0.486 ; 0.000         ;
; altera_reserved_tck                                         ; 0.496 ; 0.000         ;
; ADA_DCO                                                     ; 0.787 ; 0.000         ;
; ADB_DCO                                                     ; 0.803 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                           ;
+----------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                            ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                         ; 9.202   ; 0.000         ;
; CLOCK2_50                                                                        ; 16.000  ; 0.000         ;
; CLOCK3_50                                                                        ; 16.000  ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.763  ; 0.000         ;
; ADA_DCO                                                                          ; 24.441  ; 0.000         ;
; ADB_DCO                                                                          ; 24.441  ; 0.000         ;
; FPGA_CLK_A_N                                                                     ; 46.000  ; 0.000         ;
; FPGA_CLK_A_P                                                                     ; 46.000  ; 0.000         ;
; GPIO[8]                                                                          ; 49.196  ; 0.000         ;
; altera_reserved_tck                                                              ; 49.284  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 499.750 ; 0.000         ;
+----------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                                    ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 3.934  ; ADB_OR                                                                                                                                                    ; LEDG[4]                                                                                                                                                                                                    ; ADB_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 4.026      ;
; 3.972  ; ADA_OR                                                                                                                                                    ; LEDG[3]                                                                                                                                                                                                    ; ADA_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 3.988      ;
; 13.283 ; adaptive_fir:adaptive_fir_inst|e_out[18]                                                                                                                  ; error_adaptive_out[18]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.068     ; 4.559      ;
; 13.593 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[12]                                                                                                  ; SRAM_ADDR[12]                                                                                                                                                                                              ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.482     ; 4.905      ;
; 13.619 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[9]                                                                                                   ; SRAM_ADDR[9]                                                                                                                                                                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.489     ; 4.872      ;
; 13.702 ; adaptive_fir:adaptive_fir_inst|y_out[5]                                                                                                                   ; adaptive_out_data[5]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.079     ; 4.129      ;
; 13.898 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[15]                                                                                                  ; SRAM_ADDR[15]                                                                                                                                                                                              ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.504     ; 4.578      ;
; 13.923 ; adaptive_fir:adaptive_fir_inst|e_out[25]                                                                                                                  ; error_adaptive_out[25]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.916      ;
; 14.029 ; adaptive_fir:adaptive_fir_inst|e_out[31]                                                                                                                  ; error_adaptive_out[31]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.810      ;
; 14.048 ; adaptive_fir:adaptive_fir_inst|e_out[11]                                                                                                                  ; error_adaptive_out[11]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.068     ; 3.794      ;
; 14.064 ; adaptive_fir:adaptive_fir_inst|y_out[36]                                                                                                                  ; adaptive_out_data[36]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.764      ;
; 14.089 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[19]                                                                                                  ; SRAM_ADDR[19]                                                                                                                                                                                              ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.478     ; 4.413      ;
; 14.104 ; adaptive_fir:adaptive_fir_inst|y_out[1]                                                                                                                   ; adaptive_out_data[1]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.079     ; 3.727      ;
; 14.110 ; adaptive_fir:adaptive_fir_inst|y_out[40]                                                                                                                  ; adaptive_out_data[40]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.718      ;
; 14.136 ; adaptive_fir:adaptive_fir_inst|e_out[6]                                                                                                                   ; error_adaptive_out[6]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.065     ; 3.709      ;
; 14.154 ; adaptive_fir:adaptive_fir_inst|y_out[37]                                                                                                                  ; adaptive_out_data[37]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.674      ;
; 14.156 ; adaptive_fir:adaptive_fir_inst|e_out[28]                                                                                                                  ; error_adaptive_out[28]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.683      ;
; 14.161 ; adaptive_fir:adaptive_fir_inst|y_out[25]                                                                                                                  ; adaptive_out_data[25]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.667      ;
; 14.181 ; adaptive_fir:adaptive_fir_inst|y_out[17]                                                                                                                  ; adaptive_out_data[17]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.647      ;
; 14.194 ; adaptive_fir:adaptive_fir_inst|e_out[14]                                                                                                                  ; error_adaptive_out[14]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.068     ; 3.648      ;
; 14.197 ; adaptive_fir:adaptive_fir_inst|y_out[7]                                                                                                                   ; adaptive_out_data[7]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.079     ; 3.634      ;
; 14.214 ; adaptive_fir:adaptive_fir_inst|y_out[15]                                                                                                                  ; adaptive_out_data[15]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.614      ;
; 14.273 ; adaptive_fir:adaptive_fir_inst|e_out[9]                                                                                                                   ; error_adaptive_out[9]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.068     ; 3.569      ;
; 14.285 ; adaptive_fir:adaptive_fir_inst|y_out[6]                                                                                                                   ; adaptive_out_data[6]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.079     ; 3.546      ;
; 14.297 ; adaptive_fir:adaptive_fir_inst|e_out[27]                                                                                                                  ; error_adaptive_out[27]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.542      ;
; 14.306 ; adaptive_fir:adaptive_fir_inst|e_out[4]                                                                                                                   ; error_adaptive_out[4]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.065     ; 3.539      ;
; 14.308 ; adaptive_fir:adaptive_fir_inst|e_out[5]                                                                                                                   ; error_adaptive_out[5]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.065     ; 3.537      ;
; 14.323 ; adaptive_fir:adaptive_fir_inst|y_out[10]                                                                                                                  ; adaptive_out_data[10]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.079     ; 3.508      ;
; 14.325 ; adaptive_fir:adaptive_fir_inst|y_out[9]                                                                                                                   ; adaptive_out_data[9]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.079     ; 3.506      ;
; 14.344 ; adaptive_fir:adaptive_fir_inst|y_out[33]                                                                                                                  ; adaptive_out_data[33]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.484      ;
; 14.351 ; adaptive_fir:adaptive_fir_inst|y_out[38]                                                                                                                  ; adaptive_out_data[38]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.477      ;
; 14.357 ; adaptive_fir:adaptive_fir_inst|y_out[19]                                                                                                                  ; adaptive_out_data[19]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.471      ;
; 14.368 ; adaptive_fir:adaptive_fir_inst|y_out[31]                                                                                                                  ; adaptive_out_data[31]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.460      ;
; 14.381 ; adaptive_fir:adaptive_fir_inst|y_out[2]                                                                                                                   ; adaptive_out_data[2]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.079     ; 3.450      ;
; 14.416 ; adaptive_fir:adaptive_fir_inst|y_out[34]                                                                                                                  ; adaptive_out_data[34]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.412      ;
; 14.451 ; adaptive_fir:adaptive_fir_inst|y_out[0]                                                                                                                   ; adaptive_out_data[0]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.079     ; 3.380      ;
; 14.487 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[6]                                                                                                   ; SRAM_ADDR[6]                                                                                                                                                                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.508     ; 3.985      ;
; 14.510 ; adaptive_fir:adaptive_fir_inst|e_out[1]                                                                                                                   ; error_adaptive_out[1]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.065     ; 3.335      ;
; 14.529 ; adaptive_fir:adaptive_fir_inst|e_out[24]                                                                                                                  ; error_adaptive_out[24]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.310      ;
; 14.535 ; adaptive_fir:adaptive_fir_inst|e_out[8]                                                                                                                   ; error_adaptive_out[8]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.068     ; 3.307      ;
; 14.539 ; adaptive_fir:adaptive_fir_inst|y_out[35]                                                                                                                  ; adaptive_out_data[35]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.289      ;
; 14.540 ; adaptive_fir:adaptive_fir_inst|e_out[15]                                                                                                                  ; error_adaptive_out[15]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.068     ; 3.302      ;
; 14.549 ; adaptive_fir:adaptive_fir_inst|y_out[41]                                                                                                                  ; adaptive_out_data[41]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.279      ;
; 14.552 ; adaptive_fir:adaptive_fir_inst|e_out[21]                                                                                                                  ; error_adaptive_out[21]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.068     ; 3.290      ;
; 14.569 ; adaptive_fir:adaptive_fir_inst|y_out[30]                                                                                                                  ; adaptive_out_data[30]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.259      ;
; 14.581 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[1]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.526     ; 3.873      ;
; 14.592 ; adaptive_fir:adaptive_fir_inst|y_out[21]                                                                                                                  ; adaptive_out_data[21]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.236      ;
; 14.593 ; adaptive_fir:adaptive_fir_inst|y_out[8]                                                                                                                   ; adaptive_out_data[8]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.079     ; 3.238      ;
; 14.620 ; adaptive_fir:adaptive_fir_inst|e_out[3]                                                                                                                   ; error_adaptive_out[3]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.065     ; 3.225      ;
; 14.624 ; adaptive_fir:adaptive_fir_inst|e_out[13]                                                                                                                  ; error_adaptive_out[13]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.068     ; 3.218      ;
; 14.627 ; adaptive_fir:adaptive_fir_inst|e_out[29]                                                                                                                  ; error_adaptive_out[29]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.212      ;
; 14.628 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[10]                                                                                                  ; SRAM_ADDR[10]                                                                                                                                                                                              ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.504     ; 3.848      ;
; 14.628 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[12]                                                                                              ; SRAM_DQ[12]                                                                                                                                                                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.513     ; 3.839      ;
; 14.647 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[7]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.526     ; 3.807      ;
; 14.652 ; adaptive_fir:adaptive_fir_inst|e_out[12]                                                                                                                  ; error_adaptive_out[12]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.068     ; 3.190      ;
; 14.658 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[5]                                                                                               ; SRAM_DQ[5]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.496     ; 3.826      ;
; 14.661 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[8]                                                                                               ; SRAM_DQ[8]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.531     ; 3.788      ;
; 14.685 ; adaptive_fir:adaptive_fir_inst|y_out[23]                                                                                                                  ; adaptive_out_data[23]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.143      ;
; 14.694 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.053     ; 5.240      ;
; 14.696 ; adaptive_fir:adaptive_fir_inst|y_out[18]                                                                                                                  ; adaptive_out_data[18]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.132      ;
; 14.715 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[15]                                                                                                                                                                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.526     ; 3.739      ;
; 14.715 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[13]                                                                                                                                                                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.526     ; 3.739      ;
; 14.721 ; adaptive_fir:adaptive_fir_inst|y_out[32]                                                                                                                  ; adaptive_out_data[32]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.107      ;
; 14.725 ; adaptive_fir:adaptive_fir_inst|e_out[10]                                                                                                                  ; error_adaptive_out[10]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.068     ; 3.117      ;
; 14.727 ; adaptive_fir:adaptive_fir_inst|y_out[13]                                                                                                                  ; adaptive_out_data[13]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.101      ;
; 14.736 ; adaptive_fir:adaptive_fir_inst|y_out[29]                                                                                                                  ; adaptive_out_data[29]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.092      ;
; 14.742 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[0]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.526     ; 3.712      ;
; 14.749 ; adaptive_fir:adaptive_fir_inst|y_out[42]                                                                                                                  ; adaptive_out_data[42]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.079      ;
; 14.750 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[3]                                                                                               ; SRAM_DQ[3]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.496     ; 3.734      ;
; 14.756 ; adaptive_fir:adaptive_fir_inst|y_out[24]                                                                                                                  ; adaptive_out_data[24]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 3.072      ;
; 14.762 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[12]                                                                                                                                                                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.526     ; 3.692      ;
; 14.789 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[3] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.053     ; 5.145      ;
; 14.806 ; adaptive_fir:adaptive_fir_inst|y_out[4]                                                                                                                   ; adaptive_out_data[4]                                                                                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.079     ; 3.025      ;
; 14.807 ; adaptive_fir:adaptive_fir_inst|e_out[7]                                                                                                                   ; error_adaptive_out[7]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.065     ; 3.038      ;
; 14.820 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.053     ; 5.114      ;
; 14.821 ; adaptive_fir:adaptive_fir_inst|e_out[16]                                                                                                                  ; error_adaptive_out[16]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.068     ; 3.021      ;
; 14.826 ; adaptive_fir:adaptive_fir_inst|e_out[22]                                                                                                                  ; error_adaptive_out[22]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.068     ; 3.016      ;
; 14.827 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.053     ; 5.107      ;
; 14.842 ; o_sine_p[4]                                                                                                                                               ; DA[4]                                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.109     ; 2.959      ;
; 14.847 ; adaptive_fir:adaptive_fir_inst|e_out[26]                                                                                                                  ; error_adaptive_out[26]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 2.992      ;
; 14.854 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[14]                                                                                                                                                                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.526     ; 3.600      ;
; 14.854 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[4]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.526     ; 3.600      ;
; 14.864 ; adaptive_fir:adaptive_fir_inst|y_out[20]                                                                                                                  ; adaptive_out_data[20]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 2.964      ;
; 14.869 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[3]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.526     ; 3.585      ;
; 14.869 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[2]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.526     ; 3.585      ;
; 14.870 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.052     ; 5.065      ;
; 14.890 ; adaptive_fir:adaptive_fir_inst|y_out[12]                                                                                                                  ; adaptive_out_data[12]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.079     ; 2.941      ;
; 14.893 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[1]                                                                                               ; SRAM_DQ[1]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.513     ; 3.574      ;
; 14.903 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[4] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.053     ; 5.031      ;
; 14.906 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[1] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; 0.096      ; 5.199      ;
; 14.907 ; adaptive_fir:adaptive_fir_inst|e_out[23]                                                                                                                  ; error_adaptive_out[23]                                                                                                                                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.068     ; 2.935      ;
; 14.916 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[9]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.526     ; 3.538      ;
; 14.922 ; adaptive_fir:adaptive_fir_inst|y_out[16]                                                                                                                  ; adaptive_out_data[16]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.082     ; 2.906      ;
; 14.935 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[2] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|empty_dff                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -0.052     ; 5.000      ;
; 14.935 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[8]                                                                                                   ; SRAM_ADDR[8]                                                                                                                                                                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.489     ; 3.556      ;
; 14.941 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                                                                                       ; SRAM_DQ[8]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.526     ; 3.513      ;
; 14.946 ; adaptive_fir:adaptive_fir_inst|y_out[11]                                                                                                                  ; adaptive_out_data[11]                                                                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.079     ; 2.885      ;
; 14.947 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[2]                                                                                               ; SRAM_DQ[2]                                                                                                                                                                                                 ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.513     ; 3.520      ;
; 14.949 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[13]                                                                                              ; SRAM_DQ[13]                                                                                                                                                                                                ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.482     ; 3.549      ;
; 14.951 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[3]                                                                                                   ; SRAM_ADDR[3]                                                                                                                                                                                               ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.473     ; 3.556      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                ;
+--------+----------------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                  ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[16] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[17] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[18] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[19] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[20] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[21] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[22] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[23] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[24] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[25] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[26] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[27] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.529 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[28] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.265      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[29] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[30] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[31] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[32] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[33] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[34] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[35] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[36] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[37] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[38] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[39] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[40] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[41] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[42] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.847      ; 5.257      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[16] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[17] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[18] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[19] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[20] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[21] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[22] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.537 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[23] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.834      ; 5.244      ;
; 14.548 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.844      ; 5.243      ;
; 14.548 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.844      ; 5.243      ;
; 14.548 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.844      ; 5.243      ;
; 14.548 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.844      ; 5.243      ;
; 14.548 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.844      ; 5.243      ;
; 14.548 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.844      ; 5.243      ;
; 14.548 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.844      ; 5.243      ;
; 14.548 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.844      ; 5.243      ;
; 14.548 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.844      ; 5.243      ;
; 14.548 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.844      ; 5.243      ;
; 14.548 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.844      ; 5.243      ;
; 14.548 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.844      ; 5.243      ;
; 14.548 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|y_out[12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.844      ; 5.243      ;
; 14.693 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.831      ; 5.085      ;
; 14.693 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.831      ; 5.085      ;
; 14.693 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.831      ; 5.085      ;
; 14.693 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.831      ; 5.085      ;
; 14.693 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.831      ; 5.085      ;
; 14.693 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.831      ; 5.085      ;
; 14.693 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.831      ; 5.085      ;
; 14.693 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.831      ; 5.085      ;
; 14.780 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[24] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.836      ; 5.003      ;
; 14.780 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[25] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.836      ; 5.003      ;
; 14.780 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[26] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.836      ; 5.003      ;
; 14.780 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[27] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.836      ; 5.003      ;
; 14.780 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[28] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.836      ; 5.003      ;
; 14.780 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[29] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.836      ; 5.003      ;
; 14.780 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[30] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.836      ; 5.003      ;
; 14.780 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[31] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.836      ; 5.003      ;
; 14.780 ; KEY[3]         ; adaptive_fir:adaptive_fir_inst|e_out[32] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.836      ; 5.003      ;
; 16.553 ; SW[16]         ; FIFO_random_seq[0][9]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.855      ; 3.249      ;
; 16.553 ; SW[16]         ; FIFO_random_seq[0][7]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.855      ; 3.249      ;
; 16.554 ; SW[16]         ; FIFO_random_seq[0][1]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.855      ; 3.248      ;
; 16.592 ; SW[16]         ; FIFO_random_seq[0][10]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.873      ; 3.228      ;
; 16.592 ; SW[16]         ; FIFO_random_seq[0][4]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.873      ; 3.228      ;
; 16.592 ; SW[16]         ; FIFO_random_seq[0][3]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.873      ; 3.228      ;
; 16.592 ; SW[16]         ; FIFO_random_seq[0][0]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.873      ; 3.228      ;
; 16.678 ; SW[16]         ; FIFO_random_seq[0][5]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.857      ; 3.126      ;
; 16.679 ; SW[16]         ; FIFO_random_seq[0][8]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.857      ; 3.125      ;
; 16.680 ; SW[16]         ; FIFO_random_seq[0][2]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.857      ; 3.124      ;
; 16.704 ; SW[16]         ; FIFO_random_seq[0][11]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.873      ; 3.116      ;
; 16.706 ; SW[16]         ; FIFO_random_seq[0][6]                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.873      ; 3.114      ;
; 48.729 ; per_a2db_d[7]  ; a2db_data[7]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.767     ; 0.441      ;
; 48.731 ; per_a2db_d[5]  ; a2db_data[5]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.766     ; 0.440      ;
; 48.733 ; per_a2db_d[4]  ; a2db_data[4]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.764     ; 0.440      ;
; 48.735 ; per_a2db_d[0]  ; a2db_data[0]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.764     ; 0.438      ;
; 48.736 ; per_a2db_d[6]  ; a2db_data[6]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.764     ; 0.437      ;
; 48.794 ; per_a2db_d[9]  ; a2db_data[9]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.767     ; 0.376      ;
; 48.797 ; per_a2db_d[13] ; a2db_data[13]                            ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.766     ; 0.374      ;
; 48.797 ; per_a2db_d[1]  ; a2db_data[1]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.767     ; 0.373      ;
; 48.797 ; per_a2db_d[10] ; a2db_data[10]                            ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.764     ; 0.376      ;
; 48.798 ; per_a2db_d[2]  ; a2db_data[2]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.766     ; 0.373      ;
; 48.798 ; per_a2db_d[3]  ; a2db_data[3]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.764     ; 0.375      ;
; 48.798 ; per_a2db_d[8]  ; a2db_data[8]                             ; ADB_DCO      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.766     ; 0.373      ;
+--------+----------------+------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 37.243 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 2.512      ;
; 37.272 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.178     ; 2.537      ;
; 37.285 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.522      ;
; 37.308 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 2.483      ;
; 37.309 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 2.482      ;
; 37.310 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 2.481      ;
; 37.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.209     ; 2.422      ;
; 37.421 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 2.370      ;
; 37.421 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 2.370      ;
; 37.421 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 2.370      ;
; 37.421 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 2.370      ;
; 37.421 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 2.370      ;
; 37.421 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 2.370      ;
; 37.448 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.214     ; 2.325      ;
; 37.470 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 2.321      ;
; 37.471 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 2.320      ;
; 37.482 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 2.309      ;
; 37.484 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 2.309      ;
; 37.484 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 2.309      ;
; 37.484 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 2.309      ;
; 37.484 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 2.309      ;
; 37.546 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.424      ;
; 37.556 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.205     ; 2.226      ;
; 37.601 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 2.192      ;
; 37.606 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.214     ; 2.167      ;
; 37.611 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.214     ; 2.162      ;
; 37.614 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.214     ; 2.159      ;
; 37.642 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 2.149      ;
; 37.670 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 2.085      ;
; 37.681 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.109      ;
; 37.684 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 2.071      ;
; 37.713 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.209     ; 2.065      ;
; 37.720 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.194     ; 2.073      ;
; 37.761 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.205     ; 2.021      ;
; 37.775 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.205     ; 2.007      ;
; 37.776 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.172      ;
; 37.776 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.172      ;
; 37.776 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.172      ;
; 37.776 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.172      ;
; 37.776 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.172      ;
; 37.776 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.172      ;
; 37.776 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.172      ;
; 37.776 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.172      ;
; 37.776 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.172      ;
; 37.776 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.172      ;
; 37.779 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.209     ; 1.999      ;
; 37.790 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.209     ; 1.988      ;
; 37.838 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.110      ;
; 37.838 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.110      ;
; 37.838 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.110      ;
; 37.838 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.110      ;
; 37.838 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.110      ;
; 37.838 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.110      ;
; 37.838 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.110      ;
; 37.838 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.110      ;
; 37.838 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.110      ;
; 37.838 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.110      ;
; 37.848 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.209     ; 1.930      ;
; 37.861 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.209     ; 1.917      ;
; 37.864 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.084      ;
; 37.864 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.084      ;
; 37.864 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.084      ;
; 37.864 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.084      ;
; 37.864 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.084      ;
; 37.864 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.084      ;
; 37.864 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.084      ;
; 37.864 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.084      ;
; 37.864 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.084      ;
; 37.864 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.084      ;
; 37.866 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.082      ;
; 37.866 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.082      ;
; 37.866 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.082      ;
; 37.866 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.082      ;
; 37.866 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.082      ;
; 37.866 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.082      ;
; 37.866 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.082      ;
; 37.866 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.082      ;
; 37.866 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.082      ;
; 37.866 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.082      ;
; 37.882 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.205     ; 1.900      ;
; 37.890 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.205     ; 1.892      ;
; 37.917 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.031      ;
; 37.917 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.031      ;
; 37.917 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.031      ;
; 37.917 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.031      ;
; 37.917 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.031      ;
; 37.917 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.031      ;
; 37.917 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.031      ;
; 37.917 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.031      ;
; 37.917 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.031      ;
; 37.917 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.031      ;
; 37.942 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.006      ;
; 37.942 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.006      ;
; 37.942 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.006      ;
; 37.942 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.006      ;
; 37.942 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.006      ;
; 37.942 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.006      ;
; 37.942 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.006      ;
; 37.942 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.006      ;
; 37.942 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.006      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -2.692     ; 5.709      ;
; 46.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 4.217      ;
; 46.656 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.768      ;
; 46.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 3.720      ;
; 46.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.641      ;
; 46.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.580      ;
; 46.867 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 3.543      ;
; 46.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.528      ;
; 46.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.510      ;
; 46.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.450      ;
; 47.024 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 3.380      ;
; 47.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.397      ;
; 47.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 3.373      ;
; 47.076 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.338      ;
; 47.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.331      ;
; 47.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.305      ;
; 47.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.281      ;
; 47.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 3.262      ;
; 47.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.276      ;
; 47.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.239      ;
; 47.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.212      ;
; 47.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.125      ;
; 47.368 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 3.083      ;
; 47.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.060      ;
; 47.428 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 2.982      ;
; 47.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 2.871      ;
; 47.568 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.873      ;
; 47.568 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.859      ;
; 47.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.859      ;
; 47.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.845      ;
; 47.609 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 2.804      ;
; 47.663 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 2.746      ;
; 47.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.735      ;
; 47.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.716      ;
; 47.764 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.669      ;
; 47.773 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.660      ;
; 47.777 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.657      ;
; 47.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.649      ;
; 47.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.602      ;
; 47.847 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.583      ;
; 47.860 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.576      ;
; 47.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.509      ;
; 47.955 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.469      ;
; 47.956 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 2.463      ;
; 47.982 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.436      ;
; 47.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 2.421      ;
; 48.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.416      ;
; 48.017 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.416      ;
; 48.069 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 2.339      ;
; 48.082 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.355      ;
; 48.084 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.344      ;
; 48.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.315      ;
; 48.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.309      ;
; 48.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.276      ;
; 48.261 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.167      ;
; 48.338 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.099      ;
; 48.352 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.077      ;
; 48.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.994      ;
; 48.466 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.962      ;
; 48.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.958      ;
; 48.646 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.777      ;
; 48.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.745      ;
; 48.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.698      ;
; 48.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.456      ;
; 49.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.185      ;
; 49.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.114      ;
; 49.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 0.969      ;
; 90.569 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 10.527     ;
; 90.714 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 10.382     ;
; 90.777 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 10.319     ;
; 91.257 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 9.839      ;
; 91.367 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 9.729      ;
; 91.472 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 9.624      ;
; 92.234 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 8.862      ;
; 92.271 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 8.825      ;
; 92.404 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 8.692      ;
; 92.425 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 8.671      ;
; 92.597 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 8.499      ;
; 92.748 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 8.348      ;
; 92.869 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 8.227      ;
; 92.941 ; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.109      ; 8.155      ;
; 93.667 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.114      ; 7.434      ;
; 93.667 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.114      ; 7.434      ;
; 93.695 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.404      ;
; 93.695 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.404      ;
; 93.695 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.404      ;
; 93.695 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.404      ;
; 93.695 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.404      ;
; 93.695 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.404      ;
; 93.695 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.404      ;
; 93.695 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.404      ;
; 93.705 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.394      ;
; 93.705 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.394      ;
; 93.705 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.394      ;
; 93.705 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.394      ;
; 93.705 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.394      ;
; 93.705 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.394      ;
; 93.705 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.394      ;
; 93.705 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.112      ; 7.394      ;
; 93.727 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.113      ; 7.373      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ADA_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 46.265 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.505      ; 4.227      ;
; 46.271 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.496      ; 4.212      ;
; 46.284 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.532      ; 4.235      ;
; 46.288 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.552      ; 4.251      ;
; 46.294 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.532      ; 4.225      ;
; 46.311 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.507      ; 4.183      ;
; 46.318 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.496      ; 4.165      ;
; 46.331 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.507      ; 4.163      ;
; 46.358 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.555      ; 4.184      ;
; 46.363 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.505      ; 4.129      ;
; 46.370 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.532      ; 4.149      ;
; 46.372 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.555      ; 4.170      ;
; 46.375 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.496      ; 4.108      ;
; 46.467 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.507      ; 4.027      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ADB_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 46.325 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.563      ; 4.225      ;
; 46.336 ; ADB_D[13] ; per_a2db_d[13] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.563      ; 4.214      ;
; 46.347 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.561      ; 4.201      ;
; 46.350 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.563      ; 4.200      ;
; 46.362 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.563      ; 4.188      ;
; 46.367 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.576      ; 4.196      ;
; 46.386 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.576      ; 4.177      ;
; 46.387 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.561      ; 4.161      ;
; 46.411 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.576      ; 4.152      ;
; 46.418 ; ADB_D[12] ; per_a2db_d[12] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.576      ; 4.145      ;
; 46.435 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.561      ; 4.113      ;
; 46.442 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.576      ; 4.121      ;
; 46.485 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.576      ; 4.078      ;
; 46.522 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.576      ; 4.041      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 97.521 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 2.337      ;
; 97.524 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 2.334      ;
; 97.526 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 2.332      ;
; 97.692 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 2.166      ;
; 97.696 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 2.162      ;
; 97.698 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 2.160      ;
; 97.701 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 2.157      ;
; 97.703 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 2.155      ;
; 97.869 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 1.989      ;
; 97.873 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 1.985      ;
; 97.894 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 1.964      ;
; 98.032 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.135     ; 1.840      ;
; 98.032 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.135     ; 1.840      ;
; 98.032 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.135     ; 1.840      ;
; 98.032 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.135     ; 1.840      ;
; 98.071 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 1.787      ;
; 98.182 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.135     ; 1.690      ;
; 98.182 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.135     ; 1.690      ;
; 98.182 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.135     ; 1.690      ;
; 98.182 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.135     ; 1.690      ;
; 98.221 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 1.637      ;
; 98.383 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.147      ; 1.793      ;
; 98.386 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.149     ; 1.472      ;
; 98.474 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 1.516      ;
; 98.474 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.131     ; 1.402      ;
; 98.511 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.053     ; 1.443      ;
; 98.514 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 1.481      ;
; 98.514 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.053     ; 1.440      ;
; 98.516 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.053     ; 1.438      ;
; 98.546 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.219     ; 1.242      ;
; 98.551 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.147      ; 1.625      ;
; 98.560 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 1.430      ;
; 98.595 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.053     ; 1.359      ;
; 98.598 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.053     ; 1.356      ;
; 98.600 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.053     ; 1.354      ;
; 98.628 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.131     ; 1.248      ;
; 98.643 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 1.352      ;
; 98.662 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.219     ; 1.126      ;
; 98.682 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.053     ; 1.272      ;
; 98.683 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.131     ; 1.193      ;
; 98.686 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.053     ; 1.268      ;
; 98.696 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.161      ; 1.494      ;
; 98.709 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.219     ; 1.079      ;
; 98.722 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.131     ; 1.154      ;
; 98.727 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 1.257      ;
; 98.736 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 1.248      ;
; 98.736 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.219     ; 1.052      ;
; 98.750 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 1.234      ;
; 98.766 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.053     ; 1.188      ;
; 98.770 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.053     ; 1.184      ;
; 98.806 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 1.189      ;
; 98.818 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 1.172      ;
; 98.840 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 1.150      ;
; 98.862 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.165      ; 1.332      ;
; 98.864 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.161      ; 1.326      ;
; 98.866 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 1.098      ;
; 98.869 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 1.095      ;
; 98.871 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 1.093      ;
; 98.884 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.053     ; 1.070      ;
; 98.887 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 1.097      ;
; 98.894 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 1.090      ;
; 98.914 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.056      ; 1.149      ;
; 98.914 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.056      ; 1.149      ;
; 98.914 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.056      ; 1.149      ;
; 98.914 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.056      ; 1.149      ;
; 98.914 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.056      ; 1.149      ;
; 98.914 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.056      ; 1.149      ;
; 98.917 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.032     ; 1.058      ;
; 98.948 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 1.036      ;
; 98.961 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 1.023      ;
; 98.968 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.053     ; 0.986      ;
; 98.975 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 1.020      ;
; 98.988 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 0.975      ;
; 98.988 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 0.975      ;
; 98.988 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 0.975      ;
; 98.988 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 0.975      ;
; 99.011 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 0.979      ;
; 99.022 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 0.946      ;
; 99.025 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 0.958      ;
; 99.027 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.074      ; 1.054      ;
; 99.028 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 0.955      ;
; 99.030 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 0.953      ;
; 99.037 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 0.927      ;
; 99.041 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 0.923      ;
; 99.044 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.165      ; 1.150      ;
; 99.054 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 0.920      ;
; 99.061 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.179      ; 1.147      ;
; 99.068 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 0.896      ;
; 99.071 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 0.893      ;
; 99.073 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 0.891      ;
; 99.082 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.056      ; 0.981      ;
; 99.082 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.056      ; 0.981      ;
; 99.082 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.056      ; 0.981      ;
; 99.082 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.056      ; 0.981      ;
; 99.082 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.056      ; 0.981      ;
; 99.082 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.056      ; 0.981      ;
; 99.106 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 0.862      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.090 ; SW[16]                                                                                                                                                                                                                                ; FIFO_random_seq[0][6]                                                                                                                                                                                                                                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.109      ; 2.373      ;
; 0.092 ; SW[16]                                                                                                                                                                                                                                ; FIFO_random_seq[0][11]                                                                                                                                                                                                                                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.109      ; 2.375      ;
; 0.100 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.436      ;
; 0.104 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.441      ;
; 0.115 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.438      ;
; 0.116 ; SW[16]                                                                                                                                                                                                                                ; FIFO_random_seq[0][2]                                                                                                                                                                                                                                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.092      ; 2.382      ;
; 0.117 ; SW[16]                                                                                                                                                                                                                                ; FIFO_random_seq[0][8]                                                                                                                                                                                                                                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.092      ; 2.383      ;
; 0.118 ; SW[16]                                                                                                                                                                                                                                ; FIFO_random_seq[0][5]                                                                                                                                                                                                                                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.092      ; 2.384      ;
; 0.122 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.445      ;
; 0.122 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.444      ;
; 0.129 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.451      ;
; 0.129 ; adaptive_fir:adaptive_fir_inst|f_3[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.471      ;
; 0.129 ; adaptive_fir:adaptive_fir_inst|f_4[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.471      ;
; 0.129 ; adaptive_fir:adaptive_fir_inst|f_12[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.471      ;
; 0.129 ; adaptive_fir:adaptive_fir_inst|f_14[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.470      ;
; 0.130 ; adaptive_fir:adaptive_fir_inst|f_3[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.472      ;
; 0.130 ; adaptive_fir:adaptive_fir_inst|f_6[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.472      ;
; 0.130 ; adaptive_fir:adaptive_fir_inst|f_14[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.472      ;
; 0.130 ; adaptive_fir:adaptive_fir_inst|f_2[9]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.471      ;
; 0.130 ; adaptive_fir:adaptive_fir_inst|f_6[9]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.471      ;
; 0.130 ; adaptive_fir:adaptive_fir_inst|f_14[6]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.471      ;
; 0.131 ; adaptive_fir:adaptive_fir_inst|f_4[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.473      ;
; 0.131 ; adaptive_fir:adaptive_fir_inst|f_6[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.473      ;
; 0.131 ; adaptive_fir:adaptive_fir_inst|f_14[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.473      ;
; 0.131 ; adaptive_fir:adaptive_fir_inst|f_6[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.472      ;
; 0.131 ; adaptive_fir:adaptive_fir_inst|f_6[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.472      ;
; 0.131 ; adaptive_fir:adaptive_fir_inst|f_6[10]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.472      ;
; 0.131 ; adaptive_fir:adaptive_fir_inst|f_14[7]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.472      ;
; 0.132 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.455      ;
; 0.132 ; adaptive_fir:adaptive_fir_inst|f_2[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.473      ;
; 0.133 ; adaptive_fir:adaptive_fir_inst|f_12[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.475      ;
; 0.133 ; adaptive_fir:adaptive_fir_inst|f_14[9]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.474      ;
; 0.134 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[9]                                                                                                   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.467      ;
; 0.135 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.476      ;
; 0.135 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.477      ;
; 0.135 ; adaptive_fir:adaptive_fir_inst|f_4[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.477      ;
; 0.135 ; adaptive_fir:adaptive_fir_inst|f_14[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.476      ;
; 0.136 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.459      ;
; 0.136 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.458      ;
; 0.136 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.477      ;
; 0.136 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[15]                                                                                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.469      ;
; 0.137 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.459      ;
; 0.137 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.478      ;
; 0.137 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.473      ;
; 0.138 ; adaptive_fir:adaptive_fir_inst|f_2[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; adaptive_fir:adaptive_fir_inst|f_7[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; adaptive_fir:adaptive_fir_inst|f_15[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; adaptive_fir:adaptive_fir_inst|f_15[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.479      ;
; 0.138 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.479      ;
; 0.138 ; adaptive_fir:adaptive_fir_inst|f_6[6]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.479      ;
; 0.138 ; adaptive_fir:adaptive_fir_inst|f_15[10]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.471      ;
; 0.138 ; adaptive_fir:adaptive_fir_inst|f_8[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.471      ;
; 0.138 ; adaptive_fir:adaptive_fir_inst|f_12[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.471      ;
; 0.138 ; adaptive_fir:adaptive_fir_inst|f_12[5]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.471      ;
; 0.138 ; adaptive_fir:adaptive_fir_inst|f_12[7]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.471      ;
; 0.138 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a18~porta_datain_reg0                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.468      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_2[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_13[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_13[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_15[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_14[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.481      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[7]                                                                                                   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[8]                                                                                                   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[10]                                                                                                  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.481      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_3[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_3[9]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_3[10]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_7[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_15[6]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_12[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.469      ;
; 0.139 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.499      ;
; 0.139 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.469      ;
; 0.140 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.475      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_4[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.482      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_14[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.482      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_2[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.481      ;
; 0.140 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.482      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_15[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.469      ;
; 0.141 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.482      ;
; 0.141 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[5]                                                                                                   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.472      ;
; 0.141 ; adaptive_fir:adaptive_fir_inst|f_3[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.474      ;
; 0.142 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.485      ;
; 0.142 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.483      ;
; 0.142 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.484      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_7[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.476      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_13[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.476      ;
; 0.142 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.490      ;
; 0.142 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.483      ;
; 0.142 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.484      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_15[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.475      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_4[7]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.475      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_12[6]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a8~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.475      ;
; 0.142 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.472      ;
; 0.143 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.484      ;
; 0.143 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.475      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.121 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.269      ; 0.494      ;
; 0.123 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.269      ; 0.496      ;
; 0.129 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.269      ; 0.502      ;
; 0.142 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.269      ; 0.515      ;
; 0.161 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.240      ; 0.505      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[3] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.315      ;
; 0.207 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.316      ;
; 0.209 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.336      ;
; 0.228 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.337      ;
; 0.239 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.160      ; 0.503      ;
; 0.243 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.351      ;
; 0.259 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.386      ;
; 0.266 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[7] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.375      ;
; 0.271 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.398      ;
; 0.280 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.387      ;
; 0.282 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.389      ;
; 0.282 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.389      ;
; 0.289 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.254      ; 0.647      ;
; 0.291 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.037      ; 0.412      ;
; 0.297 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.254      ; 0.655      ;
; 0.305 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.254      ; 0.663      ;
; 0.305 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.414      ;
; 0.310 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.437      ;
; 0.313 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.254      ; 0.671      ;
; 0.320 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.429      ;
; 0.326 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.453      ;
; 0.328 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.436      ;
; 0.331 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.439      ;
; 0.334 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.014      ; 0.432      ;
; 0.339 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.149      ; 0.572      ;
; 0.360 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.149      ; 0.593      ;
; 0.363 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.471      ;
; 0.369 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.135      ; 0.588      ;
; 0.370 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.037      ; 0.491      ;
; 0.372 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.255      ; 0.731      ;
; 0.375 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.502      ;
; 0.376 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.037      ; 0.497      ;
; 0.380 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.486      ;
; 0.385 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.269      ; 0.758      ;
; 0.386 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.513      ;
; 0.389 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.496      ;
; 0.390 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.145      ; 0.639      ;
; 0.391 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.498      ;
; 0.402 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.510      ;
; 0.407 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.014      ; 0.505      ;
; 0.409 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.517      ;
; 0.414 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.522      ;
; 0.419 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.527      ;
; 0.423 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.014      ; 0.521      ;
; 0.431 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.160      ; 0.695      ;
; 0.443 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.550      ;
; 0.445 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.553      ;
; 0.452 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.560      ;
; 0.457 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.269      ; 0.830      ;
; 0.457 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.026      ; 0.567      ;
; 0.458 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.566      ;
; 0.461 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 0.562      ;
; 0.462 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.569      ;
; 0.463 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.571      ;
; 0.464 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.026      ; 0.574      ;
; 0.465 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.572      ;
; 0.493 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.600      ;
; 0.502 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.053      ; 0.639      ;
; 0.506 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.014      ; 0.604      ;
; 0.508 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.616      ;
; 0.511 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.618      ;
; 0.513 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.620      ;
; 0.518 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.254      ; 0.876      ;
; 0.529 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 0.630      ;
; 0.538 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.645      ;
; 0.544 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.053      ; 0.681      ;
; 0.550 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.014      ; 0.648      ;
; 0.551 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.659      ;
; 0.556 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.664      ;
; 0.577 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.014      ; 0.675      ;
; 0.592 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.700      ;
; 0.592 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.269      ; 0.965      ;
; 0.598 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.145      ; 0.847      ;
; 0.619 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.727      ;
; 0.630 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a8~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.254      ; 0.988      ;
; 0.630 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.014      ; 0.728      ;
; 0.657 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.014      ; 0.755      ;
; 0.667 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.053      ; 0.804      ;
; 0.688 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.037      ; 0.809      ;
; 0.693 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.149      ; 0.926      ;
; 0.697 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.825      ;
; 0.703 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.141     ; 0.646      ;
; 0.716 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.812      ;
; 0.716 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.812      ;
; 0.716 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.812      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.135 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.465      ;
; 0.136 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.466      ;
; 0.139 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.479      ;
; 0.140 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.480      ;
; 0.140 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.470      ;
; 0.141 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.471      ;
; 0.147 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.477      ;
; 0.151 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.491      ;
; 0.151 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.481      ;
; 0.154 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.484      ;
; 0.155 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.485      ;
; 0.157 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[4]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.480      ;
; 0.160 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[5]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.483      ;
; 0.160 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.500      ;
; 0.160 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.500      ;
; 0.161 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[3]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.484      ;
; 0.161 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.491      ;
; 0.162 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.492      ;
; 0.163 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.503      ;
; 0.165 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.505      ;
; 0.167 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[2]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.490      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                               ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                                        ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                                                  ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                                  ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                                                   ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.468      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.473      ;
; 0.187 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.476      ;
; 0.187 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.189      ; 0.481      ;
; 0.188 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                   ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                   ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                   ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                              ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.484      ;
; 0.188 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[5] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[4] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_BLANK                                                                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[0] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[6] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.316      ;
; 0.195 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.495      ;
; 0.195 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.495      ;
; 0.200 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.500      ;
; 0.205 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.328      ;
; 0.217 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.196      ; 0.517      ;
; 0.224 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.348      ;
; 0.246 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.371      ;
; 0.248 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[7] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.373      ;
; 0.251 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.375      ;
; 0.262 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[3] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.264 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[2] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.390      ;
; 0.270 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.277 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.402      ;
; 0.278 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.403      ;
; 0.291 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.416      ;
; 0.293 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.417      ;
; 0.295 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.420      ;
; 0.299 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                            ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.429      ;
; 0.306 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.429      ;
; 0.307 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.430      ;
; 0.308 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.431      ;
; 0.308 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.432      ;
; 0.314 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.438      ;
; 0.315 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.438      ;
; 0.316 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.441      ;
; 0.319 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.443      ;
; 0.320 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.445      ;
; 0.321 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.445      ;
; 0.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.447      ;
; 0.323 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.447      ;
; 0.324 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.448      ;
; 0.327 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.452      ;
; 0.330 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.455      ;
; 0.336 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.461      ;
; 0.337 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.462      ;
; 0.351 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.475      ;
; 0.352 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.476      ;
; 0.353 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.477      ;
; 0.353 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.477      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.482      ;
; 0.360 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.485      ;
; 0.366 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.490      ;
; 0.380 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.503      ;
; 0.392 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.517      ;
; 0.417 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.542      ;
; 0.425 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                            ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.551      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ADB_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.421 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.637      ; 3.142      ;
; 0.457 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.637      ; 3.178      ;
; 0.487 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.637      ; 3.208      ;
; 0.500 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.637      ; 3.221      ;
; 0.513 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.622      ; 3.219      ;
; 0.534 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.622      ; 3.240      ;
; 0.548 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.622      ; 3.254      ;
; 0.549 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.637      ; 3.270      ;
; 0.551 ; ADB_D[12] ; per_a2db_d[12] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.637      ; 3.272      ;
; 0.564 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.623      ; 3.271      ;
; 0.566 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.623      ; 3.273      ;
; 0.593 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.623      ; 3.300      ;
; 0.597 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.637      ; 3.318      ;
; 0.625 ; ADB_D[13] ; per_a2db_d[13] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.623      ; 3.332      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ADA_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.489 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.565      ; 3.138      ;
; 0.540 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.615      ; 3.239      ;
; 0.549 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.554      ; 3.187      ;
; 0.561 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.554      ; 3.199      ;
; 0.579 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.563      ; 3.226      ;
; 0.579 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.615      ; 3.278      ;
; 0.581 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.592      ; 3.257      ;
; 0.582 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.613      ; 3.279      ;
; 0.591 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.565      ; 3.240      ;
; 0.594 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.592      ; 3.270      ;
; 0.600 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.592      ; 3.276      ;
; 0.625 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.554      ; 3.263      ;
; 0.637 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.563      ; 3.284      ;
; 0.658 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.565      ; 3.307      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 5.673 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.496      ; 4.790      ;
; 5.673 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.496      ; 4.790      ;
; 5.673 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.496      ; 4.790      ;
; 5.802 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.505      ; 4.670      ;
; 5.802 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.505      ; 4.670      ;
; 5.879 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.532      ; 4.620      ;
; 5.879 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.532      ; 4.620      ;
; 5.879 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.532      ; 4.620      ;
; 5.915 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.552      ; 4.604      ;
; 5.951 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.507      ; 4.523      ;
; 5.951 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.507      ; 4.523      ;
; 5.951 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.507      ; 4.523      ;
; 6.040 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.555      ; 4.482      ;
; 6.040 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.555      ; 4.482      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ADB_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 5.738 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.576      ; 4.805      ;
; 5.738 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.576      ; 4.805      ;
; 5.738 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.576      ; 4.805      ;
; 5.738 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.576      ; 4.805      ;
; 5.823 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.576      ; 4.720      ;
; 5.823 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.576      ; 4.720      ;
; 5.823 ; KEY[3]    ; per_a2db_d[12] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.576      ; 4.720      ;
; 6.009 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.561      ; 4.519      ;
; 6.009 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.561      ; 4.519      ;
; 6.009 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.561      ; 4.519      ;
; 6.028 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.563      ; 4.502      ;
; 6.028 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.563      ; 4.502      ;
; 6.028 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.563      ; 4.502      ;
; 6.028 ; KEY[3]    ; per_a2db_d[13] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.563      ; 4.502      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 13.787 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.826      ;
; 13.787 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.826      ;
; 13.787 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.826      ;
; 13.787 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.826      ;
; 13.787 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.826      ;
; 13.787 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.826      ;
; 13.787 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.826      ;
; 13.787 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.826      ;
; 13.787 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.826      ;
; 13.787 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.826      ;
; 13.787 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.826      ;
; 13.787 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.826      ;
; 13.810 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.830      ;
; 13.810 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.830      ;
; 13.810 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.830      ;
; 13.810 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.830      ;
; 13.810 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.830      ;
; 13.810 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.830      ;
; 13.810 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.830      ;
; 13.810 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.830      ;
; 13.810 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.830      ;
; 13.810 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.830      ;
; 13.810 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.830      ;
; 13.810 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.830      ;
; 13.830 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.810      ;
; 13.830 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.810      ;
; 13.830 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][9]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.810      ;
; 13.830 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.810      ;
; 13.830 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][7]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.810      ;
; 13.830 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][6]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.810      ;
; 13.830 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][5]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.810      ;
; 13.830 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][4]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.810      ;
; 13.830 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][3]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.810      ;
; 13.830 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.810      ;
; 13.830 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][1]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.810      ;
; 13.830 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.808      ; 5.810      ;
; 13.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][11]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.807      ; 5.795      ;
; 13.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.807      ; 5.795      ;
; 13.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][9]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.807      ; 5.795      ;
; 13.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][8]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.807      ; 5.795      ;
; 13.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][7]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.807      ; 5.795      ;
; 13.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][6]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.807      ; 5.795      ;
; 13.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][5]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.807      ; 5.795      ;
; 13.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][4]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.807      ; 5.795      ;
; 13.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][3]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.807      ; 5.795      ;
; 13.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][2]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.807      ; 5.795      ;
; 13.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][1]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.807      ; 5.795      ;
; 13.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][0]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.807      ; 5.795      ;
; 13.919 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[14][3]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.869      ; 5.897      ;
; 13.953 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][11]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.677      ;
; 13.953 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][10]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.677      ;
; 13.953 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][9]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.677      ;
; 13.953 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][8]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.677      ;
; 13.953 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][7]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.677      ;
; 13.953 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][6]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.677      ;
; 13.953 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][5]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.677      ;
; 13.953 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][4]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.677      ;
; 13.953 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][3]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.677      ;
; 13.953 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][2]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.677      ;
; 13.953 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][1]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.677      ;
; 13.953 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][0]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.677      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][3]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][2]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][1]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][0]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][11]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][10]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][8]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][7]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][6]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][5]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][4]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][3]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][2]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][1]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][0]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][15]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][14]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][13]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][12]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][11]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][10]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][8]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][7]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][6]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][5]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 13.974 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][4]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.656      ;
; 14.007 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.806      ; 5.631      ;
; 14.007 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.806      ; 5.631      ;
; 14.007 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.806      ; 5.631      ;
; 14.007 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.806      ; 5.631      ;
; 14.007 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.806      ; 5.631      ;
; 14.007 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.806      ; 5.631      ;
; 14.007 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.806      ; 5.631      ;
; 14.007 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.806      ; 5.631      ;
; 14.007 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.806      ; 5.631      ;
; 14.007 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.806      ; 5.631      ;
; 14.007 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.806      ; 5.631      ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.005 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.933      ;
; 17.005 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.933      ;
; 17.005 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.933      ;
; 17.005 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.933      ;
; 17.005 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.933      ;
; 17.005 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.933      ;
; 17.005 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.933      ;
; 17.005 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.933      ;
; 17.005 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.933      ;
; 17.006 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[20]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.929      ;
; 17.006 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[17]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.929      ;
; 17.006 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[16]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.929      ;
; 17.009 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.937      ;
; 17.009 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.937      ;
; 17.009 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.937      ;
; 17.009 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.937      ;
; 17.010 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.931      ;
; 17.010 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.931      ;
; 17.010 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.931      ;
; 17.031 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.897      ;
; 17.031 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.897      ;
; 17.031 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.897      ;
; 17.227 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.715      ;
; 17.227 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.715      ;
; 17.227 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.715      ;
; 17.227 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.715      ;
; 17.227 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.715      ;
; 17.227 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.715      ;
; 17.227 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.715      ;
; 17.227 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.715      ;
; 17.227 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.715      ;
; 17.227 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.715      ;
; 17.227 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.708      ;
; 17.227 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent|hold_waitrequest                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.708      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][15]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][12]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][11]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][12]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][11]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.698      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.698      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.698      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.694      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.704      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.704      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.704      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][11]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][12]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.228 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.692      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[19]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 2.665      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[18]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 2.665      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[15]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 2.665      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[13]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 2.665      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.690      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.690      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.690      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.690      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.686      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][5]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.686      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.686      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.686      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.686      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.686      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][15]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.688      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.688      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.688      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][5]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.688      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.688      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.688      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.688      ;
; 17.229 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.688      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.920      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.920      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.920      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.920      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.920      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.920      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.920      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.927      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.917      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.917      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.917      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.917      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.917      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.931      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.931      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.931      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.931      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.931      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.931      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.931      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.931      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.931      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.931      ;
; 97.004 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.931      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.912      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.912      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.912      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.912      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.912      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.912      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.903      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.908      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.921      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.921      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.921      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.921      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.921      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.921      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.922      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.922      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.922      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.922      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.922      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.922      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.922      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.922      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.922      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.922      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.922      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.922      ;
; 97.005 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.922      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.341 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.077      ; 2.592      ;
; 0.341 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.077      ; 2.592      ;
; 0.341 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.077      ; 2.592      ;
; 0.341 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.077      ; 2.592      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[10]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[7]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[6]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[5]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[8]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 0.771 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 3.025      ;
; 1.099 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.109      ; 3.382      ;
; 1.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 3.416      ;
; 1.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 3.416      ;
; 1.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 3.416      ;
; 1.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 3.416      ;
; 1.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 3.416      ;
; 1.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 3.416      ;
; 1.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 3.416      ;
; 1.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 3.416      ;
; 1.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][11]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 3.416      ;
; 1.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 3.416      ;
; 1.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 3.416      ;
; 1.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 3.416      ;
; 1.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 3.416      ;
; 1.141 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[6]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.074      ; 3.389      ;
; 1.257 ; KEY[3]    ; a2da_data[2]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.095      ; 3.526      ;
; 1.257 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[2]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.095      ; 3.526      ;
; 1.257 ; KEY[3]    ; a2da_data[1]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.095      ; 3.526      ;
; 1.257 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[1]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.095      ; 3.526      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][12]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][13]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][14]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.261 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][15]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 3.538      ;
; 1.284 ; KEY[3]    ; o_sine_p[8]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.092      ; 3.550      ;
; 1.284 ; KEY[3]    ; a2db_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.092      ; 3.550      ;
; 1.284 ; KEY[3]    ; a2db_data[5]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.092      ; 3.550      ;
; 1.284 ; KEY[3]    ; o_sine_p[5]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.092      ; 3.550      ;
; 1.284 ; KEY[3]    ; o_sine_p[2]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.092      ; 3.550      ;
; 1.284 ; KEY[3]    ; a2db_data[2]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.092      ; 3.550      ;
; 1.284 ; KEY[3]    ; a2db_data[13]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.092      ; 3.550      ;
; 1.284 ; KEY[3]    ; o_sine_p[13]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.092      ; 3.550      ;
; 1.284 ; KEY[3]    ; o_sine_p[12]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.092      ; 3.550      ;
; 1.287 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[11]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.578      ;
; 1.295 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.586      ;
; 1.295 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.586      ;
; 1.295 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.586      ;
; 1.295 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.586      ;
; 1.295 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[15]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.586      ;
; 1.295 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[14]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.586      ;
; 1.295 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[13]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.586      ;
; 1.295 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[11]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.586      ;
; 1.296 ; KEY[3]    ; o_sine_p[9]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 3.560      ;
; 1.296 ; KEY[3]    ; a2db_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 3.560      ;
; 1.296 ; KEY[3]    ; o_sine_p[7]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 3.560      ;
; 1.296 ; KEY[3]    ; a2db_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 3.560      ;
; 1.296 ; KEY[3]    ; o_sine_p[1]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 3.560      ;
; 1.296 ; KEY[3]    ; a2db_data[1]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 3.560      ;
; 1.318 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.121      ; 3.613      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.330 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.608      ;
; 1.333 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.116      ; 3.623      ;
; 1.333 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[13]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.116      ; 3.623      ;
; 1.339 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][11]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.064      ; 3.370      ;
; 1.339 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][10]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.064      ; 3.370      ;
; 1.339 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][9]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.064      ; 3.370      ;
; 1.339 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][8]~_Duplicate_2   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.064      ; 3.370      ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.486 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.612      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[4]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[3]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[6]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[5]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.087      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.088      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.088      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.088      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.092      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.092      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.092      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.092      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.092      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.092      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.091      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.095      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.092      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[9]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.097      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.097      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.097      ;
; 1.948 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[13]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.097      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.124      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.124      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.124      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.124      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.124      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.124      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.124      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.124      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.124      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.122      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.122      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.122      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.122      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.122      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.122      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.122      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.122      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.115      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.115      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.115      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.114      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.114      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.114      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.115      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.115      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.115      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.115      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.124      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.124      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 2.137      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.115      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 2.137      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[3]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.114      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 2.137      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[4]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.114      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[4]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 2.137      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 2.137      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.114      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[7]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.124      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.114      ;
; 1.953 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[6]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 2.137      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.107      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.107      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.107      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.107      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.107      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.107      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.107      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.104      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.105      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.105      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.105      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.104      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.105      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.105      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.105      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.105      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.104      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.104      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.105      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.104      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.104      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.104      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.104      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.105      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.107      ;
; 1.954 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.095      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.496 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.622      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.779      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.779      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.794      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.794      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.794      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.794      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.794      ;
; 0.679 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.679 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.679 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.679 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.679 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.679 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.681 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.807      ;
; 0.681 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.807      ;
; 0.681 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.807      ;
; 0.681 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.807      ;
; 0.681 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.807      ;
; 0.681 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.807      ;
; 0.681 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.807      ;
; 0.681 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.807      ;
; 0.694 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.821      ;
; 0.694 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.821      ;
; 0.694 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.821      ;
; 0.694 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.821      ;
; 0.694 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.821      ;
; 0.694 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.821      ;
; 0.694 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.821      ;
; 0.694 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.821      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.837      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.837      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.837      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.844      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.844      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.848      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.848      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.848      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.848      ;
; 0.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.849      ;
; 0.768 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.894      ;
; 0.768 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.894      ;
; 0.768 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.894      ;
; 0.768 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.894      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.942      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.942      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.942      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.942      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.942      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.979      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.979      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.979      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.979      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.979      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.979      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.979      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.978      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.978      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.978      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.978      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.973      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.982      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.988      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.011      ;
; 0.890 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.000      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ADA_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.787 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.615      ; 3.526      ;
; 0.787 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.615      ; 3.526      ;
; 0.866 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.565      ; 3.555      ;
; 0.866 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.565      ; 3.555      ;
; 0.866 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.565      ; 3.555      ;
; 0.887 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.613      ; 3.624      ;
; 0.915 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.592      ; 3.631      ;
; 0.915 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.592      ; 3.631      ;
; 0.915 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.592      ; 3.631      ;
; 1.012 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.563      ; 3.699      ;
; 1.012 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.563      ; 3.699      ;
; 1.100 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.554      ; 3.778      ;
; 1.100 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.554      ; 3.778      ;
; 1.100 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.554      ; 3.778      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ADB_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.803 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.623      ; 3.550      ;
; 0.803 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.623      ; 3.550      ;
; 0.803 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.623      ; 3.550      ;
; 0.803 ; KEY[3]    ; per_a2db_d[13] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.623      ; 3.550      ;
; 0.814 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.622      ; 3.560      ;
; 0.814 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.622      ; 3.560      ;
; 0.814 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.622      ; 3.560      ;
; 0.969 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.637      ; 3.730      ;
; 0.969 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.637      ; 3.730      ;
; 0.969 ; KEY[3]    ; per_a2db_d[12] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.637      ; 3.730      ;
; 1.055 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.637      ; 3.816      ;
; 1.055 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.637      ; 3.816      ;
; 1.055 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.637      ; 3.816      ;
; 1.055 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.637      ; 3.816      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 60
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.467
Worst Case Available Settling Time: 19.560 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                           ;
+-----------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                  ; 1.181  ; 0.090 ; 3.506    ; 0.341   ; 9.202               ;
;  ADA_DCO                                                                          ; 44.607 ; 0.489 ; 3.506    ; 0.787   ; 24.441              ;
;  ADB_DCO                                                                          ; 44.694 ; 0.421 ; 3.552    ; 0.803   ; 24.441              ;
;  CLOCK2_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                         ; 1.181  ; 0.135 ; 14.454   ; 0.486   ; 9.202               ;
;  FPGA_CLK_A_N                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 45.790              ;
;  FPGA_CLK_A_P                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 45.790              ;
;  GPIO[8]                                                                          ; 94.902 ; 0.121 ; N/A      ; N/A     ; 49.196              ;
;  PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 11.594 ; 0.090 ; 10.228   ; 0.341   ; 499.611             ;
;  altera_reserved_tck                                                              ; 33.809 ; 0.180 ; 94.528   ; 0.496   ; 49.284              ;
;  sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 33.940 ; 0.182 ; N/A      ; N/A     ; 19.698              ;
; Design-wide TNS                                                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADA_DCO                                                                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ADB_DCO                                                                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK2_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  FPGA_CLK_A_N                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  FPGA_CLK_A_P                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  GPIO[8]                                                                          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                    ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADA_OE                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADA_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADB_OE                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADB_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_DIN                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_XCLK               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLKOUT0                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[0]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[1]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[2]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[3]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[4]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[5]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[6]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[7]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[8]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[9]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[10]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[11]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[12]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[13]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[0]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[1]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[2]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[3]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[4]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[5]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[6]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[7]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[8]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[9]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[10]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[11]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[12]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[13]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_BCLK               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_LRCIN              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_LRCOUT             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_152                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_SCLK                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_SDIO                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AIC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLKIN1                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; XT_IN_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; XT_IN_P                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AIC_BCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_LRCIN               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_LRCOUT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; J1_152                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_SCLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD_SDIO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_A_N            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_A_P            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_B_N            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_B_P            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_OR                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_OR                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_DCO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADB_D[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_DCO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                       ; To Clock                                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; ADA_DCO                                                                          ; ADA_DCO                                                                          ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; ADB_DCO                                                                          ; 14           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; altera_reserved_tck                                                              ; 14101        ; 1        ; 106      ; 0        ;
; CLOCK_50                                                                         ; altera_reserved_tck                                                              ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; altera_reserved_tck                                                              ; false path   ; 0        ; 0        ; 0        ;
; ADA_DCO                                                                          ; CLOCK_50                                                                         ; 1            ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; CLOCK_50                                                                         ; 1            ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; CLOCK_50                                                                         ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; CLOCK_50                                                                         ; 20427        ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50                                                                         ; 283          ; 4        ; 0        ; 0        ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; CLOCK_50                                                                         ; 36           ; 1        ; 0        ; 0        ;
; GPIO[8]                                                                          ; GPIO[8]                                                                          ; 200          ; 0        ; 0        ; 0        ;
; ADA_DCO                                                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 14           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 88           ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 8            ; 0        ; 0        ; 0        ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 897          ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                       ; To Clock                                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; ADA_DCO                                                                          ; ADA_DCO                                                                          ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; ADB_DCO                                                                          ; 14           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; altera_reserved_tck                                                              ; 14101        ; 1        ; 106      ; 0        ;
; CLOCK_50                                                                         ; altera_reserved_tck                                                              ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; altera_reserved_tck                                                              ; false path   ; 0        ; 0        ; 0        ;
; ADA_DCO                                                                          ; CLOCK_50                                                                         ; 1            ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; CLOCK_50                                                                         ; 1            ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; CLOCK_50                                                                         ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; CLOCK_50                                                                         ; 20427        ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50                                                                         ; 283          ; 4        ; 0        ; 0        ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; CLOCK_50                                                                         ; 36           ; 1        ; 0        ; 0        ;
; GPIO[8]                                                                          ; GPIO[8]                                                                          ; 200          ; 0        ; 0        ; 0        ;
; ADA_DCO                                                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 14           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 88           ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 8            ; 0        ; 0        ; 0        ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 897          ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                   ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
; CLOCK_50            ; ADA_DCO                                                                          ; 14         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ADB_DCO                                                                          ; 14         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; altera_reserved_tck                                                              ; 367        ; 0        ; 0        ; 0        ;
; CLOCK_50            ; altera_reserved_tck                                                              ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                         ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                         ; 375        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 1480       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                    ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
; CLOCK_50            ; ADA_DCO                                                                          ; 14         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ADB_DCO                                                                          ; 14         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; altera_reserved_tck                                                              ; 367        ; 0        ; 0        ; 0        ;
; CLOCK_50            ; altera_reserved_tck                                                              ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                         ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                         ; 375        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 1480       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                          ; Clock                                                                            ; Type      ; Status        ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------+---------------+
; ADA_DCO                                                                                                         ; ADA_DCO                                                                          ; Base      ; Constrained   ;
; ADB_DCO                                                                                                         ; ADB_DCO                                                                          ; Base      ; Constrained   ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ;                                                                                  ; Base      ; Unconstrained ;
; CLOCK2_50                                                                                                       ; CLOCK2_50                                                                        ; Base      ; Constrained   ;
; CLOCK3_50                                                                                                       ; CLOCK3_50                                                                        ; Base      ; Constrained   ;
; CLOCK_50                                                                                                        ; CLOCK_50                                                                         ; Base      ; Constrained   ;
; FPGA_CLK_A_N                                                                                                    ; FPGA_CLK_A_N                                                                     ; Base      ; Constrained   ;
; FPGA_CLK_A_P                                                                                                    ; FPGA_CLK_A_P                                                                     ; Base      ; Constrained   ;
; GPIO[8]                                                                                                         ; GPIO[8]                                                                          ; Base      ; Constrained   ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                             ; altera_reserved_tck                                                              ; Base      ; Constrained   ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; GPIO[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[34]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; GPIO[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[34]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Oct 13 01:35:53 2017
Info: Command: quartus_sta a2dv2 -c a2dv2
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 16 assignments for entity "fir_IP" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
Warning (20013): Ignored 71 assignments for entity "fir_IP_0002" -- entity does not exist in design
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_nsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_vcg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'sram_access/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'a2dv2.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_200MHz_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at a2dv2.sdc(70): emu[*] could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 70
Warning (332174): Ignored filter at a2dv2.sdc(70): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 70
Warning (332174): Ignored filter at a2dv2.sdc(72): emu[*] could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 72
Warning (332174): Ignored filter at a2dv2.sdc(72): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 72
Warning (332174): Ignored filter at a2dv2.sdc(78): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 78
Warning (332174): Ignored filter at a2dv2.sdc(82): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 82
Warning (332174): Ignored filter at a2dv2.sdc(84): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 84
Warning (332060): Node: CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~porta_we_reg is being clocked by CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.181               0.000 CLOCK_50 
    Info (332119):    11.594               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    33.809               0.000 altera_reserved_tck 
    Info (332119):    33.940               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    44.607               0.000 ADA_DCO 
    Info (332119):    44.694               0.000 ADB_DCO 
    Info (332119):    94.902               0.000 GPIO[8] 
Info (332146): Worst-case hold slack is 0.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.263               0.000 GPIO[8] 
    Info (332119):     0.278               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.337               0.000 CLOCK_50 
    Info (332119):     0.401               0.000 altera_reserved_tck 
    Info (332119):     0.404               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     2.053               0.000 ADB_DCO 
    Info (332119):     2.078               0.000 ADA_DCO 
Info (332146): Worst-case recovery slack is 3.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.506               0.000 ADA_DCO 
    Info (332119):     3.552               0.000 ADB_DCO 
    Info (332119):    10.228               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.454               0.000 CLOCK_50 
    Info (332119):    94.528               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.026
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.026               0.000 CLOCK_50 
    Info (332119):     1.046               0.000 altera_reserved_tck 
    Info (332119):     1.618               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.814               0.000 ADA_DCO 
    Info (332119):     2.833               0.000 ADB_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.555
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.555               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.698               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    24.756               0.000 ADA_DCO 
    Info (332119):    24.763               0.000 ADB_DCO 
    Info (332119):    45.790               0.000 FPGA_CLK_A_N 
    Info (332119):    45.790               0.000 FPGA_CLK_A_P 
    Info (332119):    49.491               0.000 altera_reserved_tck 
    Info (332119):    49.665               0.000 GPIO[8] 
    Info (332119):   499.611               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 60 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 60
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.467
    Info (332114): Worst Case Available Settling Time: 19.189 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~porta_we_reg is being clocked by CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.891               0.000 CLOCK_50 
    Info (332119):    12.487               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    34.501               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    35.052               0.000 altera_reserved_tck 
    Info (332119):    45.206               0.000 ADA_DCO 
    Info (332119):    45.280               0.000 ADB_DCO 
    Info (332119):    95.433               0.000 GPIO[8] 
Info (332146): Worst-case hold slack is 0.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.275               0.000 GPIO[8] 
    Info (332119):     0.284               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.346               0.000 CLOCK_50 
    Info (332119):     0.353               0.000 altera_reserved_tck 
    Info (332119):     0.355               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     1.770               0.000 ADB_DCO 
    Info (332119):     1.816               0.000 ADA_DCO 
Info (332146): Worst-case recovery slack is 4.220
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.220               0.000 ADA_DCO 
    Info (332119):     4.273               0.000 ADB_DCO 
    Info (332119):    11.253               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.932               0.000 CLOCK_50 
    Info (332119):    95.098               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.938               0.000 CLOCK_50 
    Info (332119):     0.955               0.000 altera_reserved_tck 
    Info (332119):     1.302               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.482               0.000 ADA_DCO 
    Info (332119):     2.493               0.000 ADB_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.559               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.704               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    24.779               0.000 ADA_DCO 
    Info (332119):    24.782               0.000 ADB_DCO 
    Info (332119):    45.790               0.000 FPGA_CLK_A_N 
    Info (332119):    45.790               0.000 FPGA_CLK_A_P 
    Info (332119):    49.402               0.000 altera_reserved_tck 
    Info (332119):    49.688               0.000 GPIO[8] 
    Info (332119):   499.631               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 60 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 60
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.467
    Info (332114): Worst Case Available Settling Time: 19.248 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~porta_we_reg is being clocked by CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.934               0.000 CLOCK_50 
    Info (332119):    14.529               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    37.243               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    40.579               0.000 altera_reserved_tck 
    Info (332119):    46.265               0.000 ADA_DCO 
    Info (332119):    46.325               0.000 ADB_DCO 
    Info (332119):    97.521               0.000 GPIO[8] 
Info (332146): Worst-case hold slack is 0.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.090               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.121               0.000 GPIO[8] 
    Info (332119):     0.135               0.000 CLOCK_50 
    Info (332119):     0.180               0.000 altera_reserved_tck 
    Info (332119):     0.182               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.421               0.000 ADB_DCO 
    Info (332119):     0.489               0.000 ADA_DCO 
Info (332146): Worst-case recovery slack is 5.673
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.673               0.000 ADA_DCO 
    Info (332119):     5.738               0.000 ADB_DCO 
    Info (332119):    13.787               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.005               0.000 CLOCK_50 
    Info (332119):    97.004               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.486               0.000 CLOCK_50 
    Info (332119):     0.496               0.000 altera_reserved_tck 
    Info (332119):     0.787               0.000 ADA_DCO 
    Info (332119):     0.803               0.000 ADB_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.202               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.763               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    24.441               0.000 ADA_DCO 
    Info (332119):    24.441               0.000 ADB_DCO 
    Info (332119):    46.000               0.000 FPGA_CLK_A_N 
    Info (332119):    46.000               0.000 FPGA_CLK_A_P 
    Info (332119):    49.196               0.000 GPIO[8] 
    Info (332119):    49.284               0.000 altera_reserved_tck 
    Info (332119):   499.750               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 60 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 60
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.467
    Info (332114): Worst Case Available Settling Time: 19.560 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 1022 megabytes
    Info: Processing ended: Fri Oct 13 01:36:02 2017
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


