# SETTINGS ./simusched lotes/aa_lote.tsk 4 1 2 SchedRR 6
LOAD 0 0
LOAD 0 1
LOAD 0 2
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
CPU 0 -1 3
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 -1 3
BLOCK 2 0
CPU 2 -1 0
CPU 2 1 1
CPU 2 2 2
CPU 2 -1 3
UNBLOCK 3 0
# CONTEXT CPU 0 3
CPU 3 1 1
CPU 3 2 2
CPU 3 -1 3
LOAD 4 3
BLOCK 4 1
CPU 4 0 0
# CONTEXT CPU 1 4
CPU 4 2 2
CPU 4 -1 3
BLOCK 5 2
UNBLOCK 5 1
CPU 5 0 0
CPU 5 3 1
# CONTEXT CPU 2 5
CPU 5 -1 3
LOAD 6 4
BLOCK 6 0
BLOCK 6 3
UNBLOCK 6 2
# CONTEXT CPU 0 6
# CONTEXT CPU 1 6
# CONTEXT CPU 2 6
CPU 6 -1 3
UNBLOCK 7 0
UNBLOCK 7 3
CPU 7 4 0
# CONTEXT CPU 1 7
# CONTEXT CPU 2 7
# CONTEXT CPU 3 7
CPU 8 4 0
# CONTEXT CPU 1 8
CPU 8 1 2
# CONTEXT CPU 3 8
BLOCK 9 4
# CONTEXT CPU 0 9
CPU 9 2 1
CPU 9 1 2
# CONTEXT CPU 3 9
BLOCK 10 1
UNBLOCK 10 4
# CONTEXT CPU 0 10
CPU 10 2 1
# CONTEXT CPU 2 10
CPU 10 0 3
BLOCK 11 2
BLOCK 11 0
UNBLOCK 11 1
# CONTEXT CPU 0 11
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
CPU 11 -1 3
UNBLOCK 12 0
UNBLOCK 12 2
CPU 12 3 0
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
# CONTEXT CPU 3 12
BLOCK 13 3
# CONTEXT CPU 0 13
# CONTEXT CPU 1 13
CPU 13 4 2
CPU 13 0 3
UNBLOCK 14 3
# CONTEXT CPU 0 14
CPU 14 1 1
CPU 14 4 2
CPU 14 0 3
BLOCK 15 1
BLOCK 15 0
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
CPU 15 4 2
CPU 15 -1 3
BLOCK 16 4
UNBLOCK 16 0
UNBLOCK 16 1
CPU 16 2 0
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
UNBLOCK 17 4
CPU 17 2 0
# CONTEXT CPU 1 17
# CONTEXT CPU 2 17
# CONTEXT CPU 3 17
CPU 18 2 0
CPU 18 3 1
# CONTEXT CPU 2 18
# CONTEXT CPU 3 18
BLOCK 19 2
BLOCK 19 3
# CONTEXT CPU 0 19
CPU 19 -1 1
CPU 19 0 2
CPU 19 1 3
BLOCK 20 0
UNBLOCK 20 2
UNBLOCK 20 3
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
CPU 20 1 3
BLOCK 21 1
UNBLOCK 21 0
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
# CONTEXT CPU 3 21
UNBLOCK 22 1
CPU 22 4 0
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
# CONTEXT CPU 3 22
CPU 23 4 0
CPU 23 2 1
CPU 23 3 2
# CONTEXT CPU 3 23
BLOCK 24 2
BLOCK 24 3
CPU 24 4 0
# CONTEXT CPU 1 24
CPU 24 -1 2
CPU 24 0 3
BLOCK 25 0
UNBLOCK 25 2
UNBLOCK 25 3
CPU 25 4 0
# CONTEXT CPU 1 25
# CONTEXT CPU 2 25
# CONTEXT CPU 3 25
UNBLOCK 26 0
CPU 26 4 0
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
# CONTEXT CPU 3 26
CPU 27 4 0
CPU 27 1 1
# CONTEXT CPU 2 27
# CONTEXT CPU 3 27
EXIT 28 4 0
# CONTEXT CPU 0 28
CPU 28 1 1
CPU 28 2 2
CPU 28 3 3
EXIT 29 2 2
# CONTEXT CPU 0 29
CPU 29 1 1
CPU 29 -1 2
CPU 29 3 3
EXIT 30 1 1
BLOCK 30 3
# CONTEXT CPU 0 30
CPU 30 -1 1
CPU 30 -1 2
CPU 30 -1 3
UNBLOCK 31 3
CPU 31 0 0
# CONTEXT CPU 1 31
CPU 31 -1 2
CPU 31 -1 3
BLOCK 32 0
CPU 32 -1 0
# CONTEXT CPU 1 32
CPU 32 -1 2
CPU 32 -1 3
UNBLOCK 33 0
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
CPU 33 -1 2
CPU 33 -1 3
CPU 34 0 0
CPU 34 3 1
CPU 34 -1 2
CPU 34 -1 3
BLOCK 35 0
BLOCK 35 3
CPU 35 -1 0
CPU 35 -1 1
CPU 35 -1 2
CPU 35 -1 3
UNBLOCK 36 0
UNBLOCK 36 3
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
CPU 36 -1 2
CPU 36 -1 3
CPU 37 0 0
CPU 37 3 1
CPU 37 -1 2
CPU 37 -1 3
EXIT 38 0 0
BLOCK 38 3
CPU 38 -1 0
CPU 38 -1 1
CPU 38 -1 2
CPU 38 -1 3
UNBLOCK 39 3
# CONTEXT CPU 0 39
CPU 39 -1 1
CPU 39 -1 2
CPU 39 -1 3
# CONTEXT CPU 0 40
CPU 40 -1 1
CPU 40 -1 2
CPU 40 -1 3
# CONTEXT CPU 0 41
CPU 41 -1 1
CPU 41 -1 2
CPU 41 -1 3
CPU 42 3 0
CPU 42 -1 1
CPU 42 -1 2
CPU 42 -1 3
CPU 43 3 0
CPU 43 -1 1
CPU 43 -1 2
CPU 43 -1 3
BLOCK 44 3
CPU 44 -1 0
CPU 44 -1 1
CPU 44 -1 2
CPU 44 -1 3
UNBLOCK 45 3
# CONTEXT CPU 0 45
CPU 45 -1 1
CPU 45 -1 2
CPU 45 -1 3
CPU 46 3 0
CPU 46 -1 1
CPU 46 -1 2
CPU 46 -1 3
EXIT 47 3 0
CPU 47 -1 0
CPU 47 -1 1
CPU 47 -1 2
CPU 47 -1 3
