Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_axi_synth_behav xil_defaultlib.tb_axi_synth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'bram0_data_b' [C:/Users/hause/Documents/Vivado/Projects/umeboshiTB/umeboshiTB.gen/sources_1/ip/umeboshi_0/hdl/umeboshi.v:104]
WARNING: [VRFC 10-3129] assignment to input 'bram1_data_b' [C:/Users/hause/Documents/Vivado/Projects/umeboshiTB/umeboshiTB.gen/sources_1/ip/umeboshi_0/hdl/umeboshi.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synth_256
Compiling module xil_defaultlib.umeboshi_slave_lite_v1_0_axi_syn...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_output_stage...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_softecc_outp...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_mem_module(C...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12(C_FAMILY="zy...
Compiling module xil_defaultlib.osc_a_bram
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_output_stage...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_softecc_outp...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_mem_module(C...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12(C_FAMILY="zy...
Compiling module xil_defaultlib.osc_b_bram
Compiling module xil_defaultlib.umeboshi
Compiling module xil_defaultlib.umeboshi_0
Compiling module xil_defaultlib.tb_axi_synth
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_axi_synth_behav
