<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM3S Software Package: S:/projets/EK/SAM3S-EK/sam3s_project_trunk/libraries/libchip_sam3s/include/SAM3S.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">SAM3S Software Package 2.1</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_bcc78437aa20a9e08ae4ab86f04766f4.html">libraries</a>      </li>
      <li><a class="el" href="dir_b30b8b719f25c4bbbd255a5094ecac95.html">libchip_sam3s</a>      </li>
      <li><a class="el" href="dir_408f121158465988e343e57bd5ebbfa4.html">include</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>SAM3S.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00004"></a>00004 <span class="comment">/* Copyright (c) 2010, Atmel Corporation                                        */</span>
<a name="l00005"></a>00005 <span class="comment">/*                                                                              */</span>
<a name="l00006"></a>00006 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00007"></a>00007 <span class="comment">/*                                                                              */</span>
<a name="l00008"></a>00008 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00009"></a>00009 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00010"></a>00010 <span class="comment">/*                                                                              */</span>
<a name="l00011"></a>00011 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00012"></a>00012 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00013"></a>00013 <span class="comment">/*                                                                              */</span>
<a name="l00014"></a>00014 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00015"></a>00015 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00016"></a>00016 <span class="comment">/*                                                                              */</span>
<a name="l00017"></a>00017 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00018"></a>00018 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00019"></a>00019 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00020"></a>00020 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00021"></a>00021 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00022"></a>00022 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00023"></a>00023 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00024"></a>00024 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00025"></a>00025 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00026"></a>00026 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00027"></a>00027 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00028"></a>00028 <span class="comment">/*                                                                              */</span>
<a name="l00029"></a>00029 <span class="comment">/* File Name    : SAM3S.h */</span>
<a name="l00030"></a>00030 <span class="comment">/* Object       : SAM3S definitions */</span>
<a name="l00031"></a>00031 <span class="comment">/* Generated by : AT91 SW Application Group */</span>
<a name="l00032"></a>00032 <span class="comment">/* Generated on : 2010-09-06 */</span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="preprocessor">#ifndef SAM3S_H</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="preprocessor">#define SAM3S_H</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/** \addtogroup SAM3S_definitions SAM3S definitions</span>
<a name="l00038"></a>00038 <span class="comment">  This file defines all structures and symbols for SAM3S:</span>
<a name="l00039"></a>00039 <span class="comment">    - registers and bitfields</span>
<a name="l00040"></a>00040 <span class="comment">    - peripheral base address</span>
<a name="l00041"></a>00041 <span class="comment">    - peripheral ID</span>
<a name="l00042"></a>00042 <span class="comment">    - PIO definitions</span>
<a name="l00043"></a>00043 <span class="comment">*/</span><span class="comment"></span>
<a name="l00044"></a>00044 <span class="comment">/*@{*/</span>
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00048"></a>00048 <span class="preprocessor">#endif</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span>
<a name="l00050"></a>00050 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#include &lt;stdint.h&gt;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __cplusplus</span>
<a name="l00053"></a><a class="code" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">00053</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t RoReg; <span class="comment">/**&lt; Read only 32-bit register (volatile const unsigned int) */</span>
<a name="l00054"></a>00054 <span class="preprocessor">#else</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint32_t RoReg; <span class="comment">/**&lt; Read only 32-bit register (volatile const unsigned int) */</span>
<a name="l00056"></a>00056 <span class="preprocessor">#endif</span>
<a name="l00057"></a><a class="code" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">00057</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint32_t WoReg; <span class="comment">/**&lt; Write only 32-bit register (volatile unsigned int) */</span>
<a name="l00058"></a><a class="code" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">00058</a> <span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint32_t RwReg; <span class="comment">/**&lt; Read-Write 32-bit register (volatile unsigned int) */</span>
<a name="l00059"></a>00059 <span class="preprocessor">#define CAST(type, value) ((type *) value)</span>
<a name="l00060"></a><a class="code" href="group___s_a_m3_s__definitions.html#gad9dd6ceb323c1d2d3caf66d30ea9a47b">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_ACCESS(type, address) (*(type*)address) </span><span class="comment">/**&lt; C code: Register value */</span>
<a name="l00061"></a>00061 <span class="preprocessor">#else</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define CAST(type, value) (value)</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define REG_ACCESS(type, address) (address) </span><span class="comment">/**&lt; Assembly code: Register address */</span>
<a name="l00064"></a>00064 <span class="preprocessor">#endif</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a>00066 <span class="comment">/* ************************************************************************** */</span>
<a name="l00067"></a>00067 <span class="comment">/*   CMSIS DEFINITIONS FOR SAM3S */</span>
<a name="l00068"></a>00068 <span class="comment">/* ************************************************************************** */</span><span class="comment"></span>
<a name="l00069"></a>00069 <span class="comment">/** \addtogroup SAM3S_cmsis CMSIS Definitions */</span><span class="comment"></span>
<a name="l00070"></a>00070 <span class="comment">/*@{*/</span>
<a name="l00071"></a>00071 <span class="comment"></span>
<a name="l00072"></a>00072 <span class="comment">/**&lt; Interrupt Number Definition */</span>
<a name="l00073"></a><a class="code" href="group___s_a_m3_s__cmsis.html#ga7e1129cd8a196f4284d41db3e82ad5c8">00073</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> IRQn
<a name="l00074"></a>00074 {
<a name="l00075"></a>00075 <span class="comment">/******  Cortex-M3 Processor Exceptions Numbers ******************************/</span>
<a name="l00076"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">00076</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>   = -14, <span class="comment">/**&lt;  2 Non Maskable Interrupt                */</span>
<a name="l00077"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">00077</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, <span class="comment">/**&lt;  4 Cortex-M3 Memory Management Interrupt */</span>
<a name="l00078"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">00078</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>         = -11, <span class="comment">/**&lt;  5 Cortex-M3 Bus Fault Interrupt         */</span>
<a name="l00079"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">00079</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>       = -10, <span class="comment">/**&lt;  6 Cortex-M3 Usage Fault Interrupt       */</span>
<a name="l00080"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">00080</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>           = -5,  <span class="comment">/**&lt; 11 Cortex-M3 SV Call Interrupt           */</span>
<a name="l00081"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">00081</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>     = -4,  <span class="comment">/**&lt; 12 Cortex-M3 Debug Monitor Interrupt     */</span>
<a name="l00082"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">00082</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>           = -2,  <span class="comment">/**&lt; 14 Cortex-M3 Pend SV Interrupt           */</span>
<a name="l00083"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">00083</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>          = -1,  <span class="comment">/**&lt; 15 Cortex-M3 System Tick Interrupt       */</span>
<a name="l00084"></a>00084 <span class="comment">/******  SAM3S specific Interrupt Numbers *********************************/</span>
<a name="l00085"></a>00085 
<a name="l00086"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a74008c920938c06413465f49e5120308">00086</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a74008c920938c06413465f49e5120308">SUPC_IRQn</a>            =  0, <span class="comment">/**&lt;  0 SAM3S Supply Controller (SUPC) */</span>
<a name="l00087"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa89850416b923e26b0be90036ad38c38">00087</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa89850416b923e26b0be90036ad38c38">RSTC_IRQn</a>            =  1, <span class="comment">/**&lt;  1 SAM3S Reset Controller (RSTC) */</span>
<a name="l00088"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">00088</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>             =  2, <span class="comment">/**&lt;  2 SAM3S Real Time Clock (RTC) */</span>
<a name="l00089"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab927bb7715344626518869f15c68c6f0">00089</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab927bb7715344626518869f15c68c6f0">RTT_IRQn</a>             =  3, <span class="comment">/**&lt;  3 SAM3S Real Time Timer (RTT) */</span>
<a name="l00090"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12">00090</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a>             =  4, <span class="comment">/**&lt;  4 SAM3S Watchdog Timer (WDT) */</span>
<a name="l00091"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a713239de483bf25c3b2134414be9faa0">00091</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a713239de483bf25c3b2134414be9faa0">PMC_IRQn</a>             =  5, <span class="comment">/**&lt;  5 SAM3S Power Management Controller (PMC) */</span>
<a name="l00092"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8c8995ccce1147925bd33e9b41e804d">00092</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8c8995ccce1147925bd33e9b41e804d">EFC_IRQn</a>             =  6, <span class="comment">/**&lt;  6 SAM3S Enhanced Embedded Flash Controller (EFC) */</span>
<a name="l00093"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">00093</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>           =  8, <span class="comment">/**&lt;  8 SAM3S UART 0 (UART0) */</span>
<a name="l00094"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4">00094</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a>           =  9, <span class="comment">/**&lt;  9 SAM3S UART 1 (UART1) */</span>
<a name="l00095"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a72975327c4a133b018eb8bcef99de975">00095</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a72975327c4a133b018eb8bcef99de975">SMC_IRQn</a>             = 10, <span class="comment">/**&lt; 10 SAM3S Static Memory Controller (SMC) */</span>
<a name="l00096"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a79652a65713a5384ef6e9cbe18864ae2">00096</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a79652a65713a5384ef6e9cbe18864ae2">PIOA_IRQn</a>            = 11, <span class="comment">/**&lt; 11 SAM3S Parallel I/O Controller A (PIOA) */</span>
<a name="l00097"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae1c975a93d5fb9b3a2b9474e1a5e4e4e">00097</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae1c975a93d5fb9b3a2b9474e1a5e4e4e">PIOB_IRQn</a>            = 12, <span class="comment">/**&lt; 12 SAM3S Parallel I/O Controller B (PIOB) */</span>
<a name="l00098"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e1864370fbee9bd8c4c0cee352c15fc">00098</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e1864370fbee9bd8c4c0cee352c15fc">PIOC_IRQn</a>            = 13, <span class="comment">/**&lt; 13 SAM3S Parallel I/O Controller C (PIOC) */</span>
<a name="l00099"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a43e3b1f1fe48053e7eb3be8e045cc05a">00099</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a43e3b1f1fe48053e7eb3be8e045cc05a">USART0_IRQn</a>          = 14, <span class="comment">/**&lt; 14 SAM3S USART 0 (USART0) */</span>
<a name="l00100"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">00100</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>          = 15, <span class="comment">/**&lt; 15 SAM3S USART 1 (USART1) */</span>
<a name="l00101"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae66f0f37d4aef8073d1ec0cd34b344e0">00101</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae66f0f37d4aef8073d1ec0cd34b344e0">HSMCI_IRQn</a>           = 18, <span class="comment">/**&lt; 18 SAM3S Multimedia Card Interface (HSMCI) */</span>
<a name="l00102"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf10d0ac9af8ffe7fe95a45329d3c6a7">00102</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf10d0ac9af8ffe7fe95a45329d3c6a7">TWI0_IRQn</a>            = 19, <span class="comment">/**&lt; 19 SAM3S Two Wire Interface 0 (TWI0) */</span>
<a name="l00103"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac19659374b565d0e0e6985ad60ff1be9">00103</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac19659374b565d0e0e6985ad60ff1be9">TWI1_IRQn</a>            = 20, <span class="comment">/**&lt; 20 SAM3S Two Wire Interface 1 (TWI1) */</span>
<a name="l00104"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8f5f99956cf9765f17bcba6865b93ce2">00104</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8f5f99956cf9765f17bcba6865b93ce2">SPI_IRQn</a>             = 21, <span class="comment">/**&lt; 21 SAM3S Serial Peripheral Interface (SPI) */</span>
<a name="l00105"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a79414d5740dbdd1234e66fa8351a1b8f">00105</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a79414d5740dbdd1234e66fa8351a1b8f">SSC_IRQn</a>             = 22, <span class="comment">/**&lt; 22 SAM3S Synchronous Serial Controler (SSC) */</span>
<a name="l00106"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a22b1945416945d43c4da17beff9a07f5">00106</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a22b1945416945d43c4da17beff9a07f5">TC0_IRQn</a>             = 23, <span class="comment">/**&lt; 23 SAM3S Timer/Counter 0 (TC0) */</span>
<a name="l00107"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a619d4d4ba34fade28f678663948b234e">00107</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a619d4d4ba34fade28f678663948b234e">TC1_IRQn</a>             = 24, <span class="comment">/**&lt; 24 SAM3S Timer/Counter 1 (TC1) */</span>
<a name="l00108"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8feb20461cae509e115a4965df4851bb">00108</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8feb20461cae509e115a4965df4851bb">TC2_IRQn</a>             = 25, <span class="comment">/**&lt; 25 SAM3S Timer/Counter 2 (TC2) */</span>
<a name="l00109"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9b195297aae3d4fffaf47d63f76dd54d">00109</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9b195297aae3d4fffaf47d63f76dd54d">TC3_IRQn</a>             = 26, <span class="comment">/**&lt; 26 SAM3S Timer/Counter 3 (TC3) */</span>
<a name="l00110"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5810a6df881ddcfe8347f6400c76fffb">00110</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5810a6df881ddcfe8347f6400c76fffb">TC4_IRQn</a>             = 27, <span class="comment">/**&lt; 27 SAM3S Timer/Counter 4 (TC4) */</span>
<a name="l00111"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7d84acc2578d91161cb9cb56481cb71f">00111</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7d84acc2578d91161cb9cb56481cb71f">TC5_IRQn</a>             = 28, <span class="comment">/**&lt; 28 SAM3S Timer/Counter 5 (TC5) */</span>
<a name="l00112"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">00112</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>             = 29, <span class="comment">/**&lt; 29 SAM3S Analog To Digital Converter (ADC) */</span>
<a name="l00113"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8afcd76b45935f324df4cacc5bd52b3b6e">00113</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8afcd76b45935f324df4cacc5bd52b3b6e">DACC_IRQn</a>            = 30, <span class="comment">/**&lt; 30 SAM3S Digital To Analog Converter (DACC) */</span>
<a name="l00114"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa5a71754296dc72e50566ddef584f644">00114</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa5a71754296dc72e50566ddef584f644">PWM_IRQn</a>             = 31, <span class="comment">/**&lt; 31 SAM3S Pulse Width Modulation (PWM) */</span>
<a name="l00115"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9211c135876096e2ce342af8e3cb6751">00115</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9211c135876096e2ce342af8e3cb6751">CRCCU_IRQn</a>           = 32, <span class="comment">/**&lt; 32 SAM3S CRC Calculation Unit (CRCCU) */</span>
<a name="l00116"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef0dc955e94d32b6393b3027a350df32">00116</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef0dc955e94d32b6393b3027a350df32">ACC_IRQn</a>             = 33, <span class="comment">/**&lt; 33 SAM3S Analog Comparator (ACC) */</span>
<a name="l00117"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97af0ce88dd0e1f2860075a537e136c">00117</a>   <a class="code" href="group___s_a_m3_s__cmsis.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97af0ce88dd0e1f2860075a537e136c">UDP_IRQn</a>             = 34  <span class="comment">/**&lt; 34 SAM3S USB Device Port (UDP) */</span>
<a name="l00118"></a>00118 } IRQn_Type;
<a name="l00119"></a>00119 <span class="comment"></span>
<a name="l00120"></a>00120 <span class="comment">/**</span>
<a name="l00121"></a>00121 <span class="comment"> * \brief Configuration of the Cortex-M3 Processor and Core Peripherals</span>
<a name="l00122"></a>00122 <span class="comment"> */</span>
<a name="l00123"></a>00123 
<a name="l00124"></a><a class="code" href="group___s_a_m3_s__cmsis.html#ga4127d1b31aaf336fab3d7329d117f448">00124</a> <span class="preprocessor">#define __MPU_PRESENT          1 </span><span class="comment">/**&lt; $product does provide a MPU */</span>
<a name="l00125"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gae3fe3587d5100c787e02102ce3944460">00125</a> <span class="preprocessor">#define __NVIC_PRIO_BITS       4 </span><span class="comment">/**&lt; $product uses 4 Bits for the Priority Levels */</span>
<a name="l00126"></a><a class="code" href="group___s_a_m3_s__cmsis.html#gab58771b4ec03f9bdddc84770f7c95c68">00126</a> <span class="preprocessor">#define __Vendor_SysTickConfig 0 </span><span class="comment">/**&lt; Set to 1 if different SysTick Config is used */</span>
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 <span class="comment">/*</span>
<a name="l00129"></a>00129 <span class="comment"> * \brief CMSIS includes</span>
<a name="l00130"></a>00130 <span class="comment"> */</span>
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 <span class="preprocessor">#include &quot;<a class="code" href="core__cm3_8h.html" title="CMSIS Cortex-M3 Core Peripheral Access Layer Header File.">cmsis/core_cm3.h</a>&quot;</span>
<a name="l00133"></a>00133 <span class="comment"></span>
<a name="l00134"></a>00134 <span class="comment">/*@}*/</span>
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 <span class="comment">/* ************************************************************************** */</span><span class="comment"></span>
<a name="l00137"></a>00137 <span class="comment">/**  SOFTWARE PERIPHERAL API DEFINITION FOR SAM3S */</span>
<a name="l00138"></a>00138 <span class="comment">/* ************************************************************************** */</span><span class="comment"></span>
<a name="l00139"></a>00139 <span class="comment">/** \addtogroup SAM3S_api Peripheral Software API */</span><span class="comment"></span>
<a name="l00140"></a>00140 <span class="comment">/*@{*/</span>
<a name="l00141"></a>00141 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00142"></a>00142 <span class="comment">/**  SOFTWARE API DEFINITION FOR Analog Comparator Controller */</span>
<a name="l00143"></a>00143 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00144"></a>00144 <span class="comment">/** \addtogroup SAM3S_ACC Analog Comparator Controller */</span><span class="comment"></span>
<a name="l00145"></a>00145 <span class="comment">/*@{*/</span>
<a name="l00146"></a>00146 
<a name="l00147"></a>00147 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="comment">/** \brief Acc hardware registers */</span>
<a name="l00149"></a><a class="code" href="struct_acc.html">00149</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00150"></a><a class="code" href="struct_acc.html#a3f2864d1bf9520f6db9631dbbbaed169">00150</a>   WoReg ACC_CR;        <span class="comment">/**&lt; \brief (Acc Offset: 0x00) Control Register */</span>
<a name="l00151"></a><a class="code" href="struct_acc.html#a49181cc5b3bb97132a6e43fef4cd81f7">00151</a>   RwReg ACC_MR;        <span class="comment">/**&lt; \brief (Acc Offset: 0x04) Mode Register */</span>
<a name="l00152"></a>00152   RwReg Reserved1[7];
<a name="l00153"></a><a class="code" href="struct_acc.html#a8759810f65d4a091142c2ac9a9787ff1">00153</a>   WoReg ACC_IER;       <span class="comment">/**&lt; \brief (Acc Offset: 0x24) Interrupt Enable Register */</span>
<a name="l00154"></a><a class="code" href="struct_acc.html#a643c726dac3a6701d9a0a2d222c183e4">00154</a>   WoReg ACC_IDR;       <span class="comment">/**&lt; \brief (Acc Offset: 0x28) Interrupt Disable Register */</span>
<a name="l00155"></a><a class="code" href="struct_acc.html#ab178b1900b2e1d5d136fbee7a41c443b">00155</a>   RoReg ACC_IMR;       <span class="comment">/**&lt; \brief (Acc Offset: 0x2C) Interrupt Mask Register */</span>
<a name="l00156"></a><a class="code" href="struct_acc.html#aadf2be5b9cd6b679d803424dbdd88dd3">00156</a>   RoReg ACC_ISR;       <span class="comment">/**&lt; \brief (Acc Offset: 0x30) Interrupt Status Register */</span>
<a name="l00157"></a>00157   RwReg Reserved2[24];
<a name="l00158"></a><a class="code" href="struct_acc.html#ad96f9c915995ea25e61c58c215bf372a">00158</a>   RwReg ACC_ACR;       <span class="comment">/**&lt; \brief (Acc Offset: 0x94) Analog Control Register */</span>
<a name="l00159"></a>00159   RwReg Reserved3[19];
<a name="l00160"></a><a class="code" href="struct_acc.html#a01fb9cb62e27a8808b36e58cb82dc68a">00160</a>   RwReg ACC_WPMR;      <span class="comment">/**&lt; \brief (Acc Offset: 0xE4) Write Protect Mode Register */</span>
<a name="l00161"></a><a class="code" href="struct_acc.html#af2bf3c6767e0df2fd1ae0814d4052242">00161</a>   RoReg ACC_WPSR;      <span class="comment">/**&lt; \brief (Acc Offset: 0xE8) Write Protect Status Register */</span>
<a name="l00162"></a>00162 } <a class="code" href="struct_acc.html" title="Acc hardware registers.">Acc</a>;
<a name="l00163"></a>00163 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l00164"></a>00164 <span class="comment">/* -------- ACC_CR : (ACC Offset: 0x00) Control Register -------- */</span>
<a name="l00165"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga231124b62aab0eb3ec41276fe8a4c1e7">00165</a> <span class="preprocessor">#define ACC_CR_SWRST (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_CR) SoftWare ReSeT */</span>
<a name="l00166"></a>00166 <span class="comment">/* -------- ACC_MR : (ACC Offset: 0x04) Mode Register -------- */</span>
<a name="l00167"></a>00167 <span class="preprocessor">#define ACC_MR_SELMINUS_Pos 0</span>
<a name="l00168"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gafd24a10a3e2746a6520141919151a57c">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define ACC_MR_SELMINUS_Msk (0x7u &lt;&lt; ACC_MR_SELMINUS_Pos) </span><span class="comment">/**&lt; \brief (ACC_MR) SELection for MINUS comparator input */</span>
<a name="l00169"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga6b54a4c8fe00152149abc1af59f410b5">00169</a> <span class="preprocessor">#define   ACC_MR_SELMINUS_TS (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_MR) SelectTS */</span>
<a name="l00170"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga98c28dd7b3c4c55a2f541e959bf83c40">00170</a> <span class="preprocessor">#define   ACC_MR_SELMINUS_ADVREF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_MR) Select ADVREF */</span>
<a name="l00171"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga33870b202a02ed53574c3db769b5ecea">00171</a> <span class="preprocessor">#define   ACC_MR_SELMINUS_DAC0 (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_MR) Select DAC0 */</span>
<a name="l00172"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gacea7a8cf3f9baccca2007e5a4845a1e2">00172</a> <span class="preprocessor">#define   ACC_MR_SELMINUS_DAC1 (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_MR) Select DAC1 */</span>
<a name="l00173"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga49fa0427d77f502ea3620bd47fce8a12">00173</a> <span class="preprocessor">#define   ACC_MR_SELMINUS_AD0 (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_MR) Select AD0 */</span>
<a name="l00174"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga2f940667e2456592d90ee1573e114879">00174</a> <span class="preprocessor">#define   ACC_MR_SELMINUS_AD1 (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_MR) Select AD1 */</span>
<a name="l00175"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga288a648808ba517d0c359e11f09f26e3">00175</a> <span class="preprocessor">#define   ACC_MR_SELMINUS_AD2 (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_MR) Select AD2 */</span>
<a name="l00176"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gaaad047c6cbdf11c450dc2c17b0f94fd5">00176</a> <span class="preprocessor">#define   ACC_MR_SELMINUS_AD3 (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_MR) Select AD3 */</span>
<a name="l00177"></a>00177 <span class="preprocessor">#define ACC_MR_SELPLUS_Pos 4</span>
<a name="l00178"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gabbfee9728cd0d1477316701c5ed0277a">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define ACC_MR_SELPLUS_Msk (0x7u &lt;&lt; ACC_MR_SELPLUS_Pos) </span><span class="comment">/**&lt; \brief (ACC_MR) SELection for PLUS comparator input */</span>
<a name="l00179"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga05a89bc208af62c9b16946ab65226b35">00179</a> <span class="preprocessor">#define   ACC_MR_SELPLUS_AD0 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ACC_MR) Select AD0 */</span>
<a name="l00180"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga9861429c7ea0ce1c5bf9ed598c6eb79e">00180</a> <span class="preprocessor">#define   ACC_MR_SELPLUS_AD1 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ACC_MR) Select AD1 */</span>
<a name="l00181"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga6499e29eebab4431a8c7f65512ef2e8a">00181</a> <span class="preprocessor">#define   ACC_MR_SELPLUS_AD2 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ACC_MR) Select AD2 */</span>
<a name="l00182"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gafcbc7de9afc471e9a43d67201aa00e2f">00182</a> <span class="preprocessor">#define   ACC_MR_SELPLUS_AD3 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ACC_MR) Select AD3 */</span>
<a name="l00183"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga0cfe8f117ed72361eb11a09944e31a19">00183</a> <span class="preprocessor">#define   ACC_MR_SELPLUS_AD4 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ACC_MR) Select AD4 */</span>
<a name="l00184"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga7dd49cd9614663a53405e7bdec55c26d">00184</a> <span class="preprocessor">#define   ACC_MR_SELPLUS_AD5 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ACC_MR) Select AD5 */</span>
<a name="l00185"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gad89be5bccc1b55c6ac4a65c8f278ac1d">00185</a> <span class="preprocessor">#define   ACC_MR_SELPLUS_AD6 (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ACC_MR) Select AD6 */</span>
<a name="l00186"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gacbd9a6f1010ff41bbe7d5b79eebb7bb8">00186</a> <span class="preprocessor">#define   ACC_MR_SELPLUS_AD7 (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ACC_MR) Select AD7 */</span>
<a name="l00187"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga8c93378c93d81432b286b8b13214f6b8">00187</a> <span class="preprocessor">#define ACC_MR_ACEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ACC_MR) Analog Comparator ENable */</span>
<a name="l00188"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga071c59bb583e61e27029b63835a339bd">00188</a> <span class="preprocessor">#define   ACC_MR_ACEN_DIS (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ACC_MR) Analog Comparator Disabled. */</span>
<a name="l00189"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga5cee3852e7fd64cd552443173fb2161b">00189</a> <span class="preprocessor">#define   ACC_MR_ACEN_EN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ACC_MR) Analog Comparator Enabled. */</span>
<a name="l00190"></a>00190 <span class="preprocessor">#define ACC_MR_EDGETYP_Pos 9</span>
<a name="l00191"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gafc48c1901fd7819307d915a39c4747a0">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define ACC_MR_EDGETYP_Msk (0x3u &lt;&lt; ACC_MR_EDGETYP_Pos) </span><span class="comment">/**&lt; \brief (ACC_MR) EDGE TYPe */</span>
<a name="l00192"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga7cd37c52b29fa55c0d70707edbc3c3fa">00192</a> <span class="preprocessor">#define   ACC_MR_EDGETYP_RISING (0x0u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ACC_MR) only rising edge of comparator output */</span>
<a name="l00193"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gad53a1f4e5af9959c46366c9f221aa5e2">00193</a> <span class="preprocessor">#define   ACC_MR_EDGETYP_FALLING (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ACC_MR) falling edge of comparator output */</span>
<a name="l00194"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gab28b626c10d3da6141a1f25a38425ed8">00194</a> <span class="preprocessor">#define   ACC_MR_EDGETYP_ANY (0x2u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ACC_MR) any edge of comparator output */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga5caf36da96d39392a86eeca2a91e6548">00195</a> <span class="preprocessor">#define ACC_MR_INV (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ACC_MR) INVert comparator output */</span>
<a name="l00196"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gae5c5ea9df351cdd1056838f33ff61d23">00196</a> <span class="preprocessor">#define   ACC_MR_INV_DIS (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ACC_MR) Analog Comparator output is directly processed. */</span>
<a name="l00197"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga71e145a742d5526c1f68fa7d02848481">00197</a> <span class="preprocessor">#define   ACC_MR_INV_EN (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ACC_MR) Analog Comparator output is inverted prior to being processed. */</span>
<a name="l00198"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga60f355e0865f12dc9dcc0be1b98478af">00198</a> <span class="preprocessor">#define ACC_MR_SELFS (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ACC_MR) SELection of Fault Source */</span>
<a name="l00199"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga07033b3794d834836309a23bb6b58e2b">00199</a> <span class="preprocessor">#define   ACC_MR_SELFS_CF (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ACC_MR) the CF flag is used to drive the FAULT output. */</span>
<a name="l00200"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga70e01973c1f0be8e5416bbfdc253c518">00200</a> <span class="preprocessor">#define   ACC_MR_SELFS_OUTPUT (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ACC_MR) the output of the Analog Comparator flag is used to drive the FAULT output. */</span>
<a name="l00201"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gac144fa0cc600180890be46542fe84dd5">00201</a> <span class="preprocessor">#define ACC_MR_FE (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ACC_MR) Fault Enable */</span>
<a name="l00202"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga34214908a50111177c073f59a55c3a0a">00202</a> <span class="preprocessor">#define   ACC_MR_FE_DIS (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ACC_MR) the FAULT output is tied to 0. */</span>
<a name="l00203"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga0bc2961dce3c656fbfb3c27bf48fcc2a">00203</a> <span class="preprocessor">#define   ACC_MR_FE_EN (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ACC_MR) the FAULT output is driven by the signal defined by SELFS. */</span>
<a name="l00204"></a>00204 <span class="comment">/* -------- ACC_IER : (ACC Offset: 0x24) Interrupt Enable Register -------- */</span>
<a name="l00205"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga4e838ce4c57bf7f2326e8a3d772a6df2">00205</a> <span class="preprocessor">#define ACC_IER_CE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_IER) Comparison Edge */</span>
<a name="l00206"></a>00206 <span class="comment">/* -------- ACC_IDR : (ACC Offset: 0x28) Interrupt Disable Register -------- */</span>
<a name="l00207"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gabee972e074ed0d8029269429321612f2">00207</a> <span class="preprocessor">#define ACC_IDR_CE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_IDR) Comparison Edge */</span>
<a name="l00208"></a>00208 <span class="comment">/* -------- ACC_IMR : (ACC Offset: 0x2C) Interrupt Mask Register -------- */</span>
<a name="l00209"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gac03efef6bcd0115a369d57798c79b1bb">00209</a> <span class="preprocessor">#define ACC_IMR_CE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_IMR) Comparison Edge */</span>
<a name="l00210"></a>00210 <span class="comment">/* -------- ACC_ISR : (ACC Offset: 0x30) Interrupt Status Register -------- */</span>
<a name="l00211"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga761a60fe54e9c80ff3b97f21c4589e19">00211</a> <span class="preprocessor">#define ACC_ISR_CE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_ISR) Comparison Edge */</span>
<a name="l00212"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga25bb1966f0c7a9b9125664e15ccc6379">00212</a> <span class="preprocessor">#define ACC_ISR_SCO (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ACC_ISR) Synchronized Comparator Output */</span>
<a name="l00213"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga3253d2ae2b0af98678b34f57407c1036">00213</a> <span class="preprocessor">#define ACC_ISR_MASK (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (ACC_ISR)  */</span>
<a name="l00214"></a>00214 <span class="comment">/* -------- ACC_ACR : (ACC Offset: 0x94) Analog Control Register -------- */</span>
<a name="l00215"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga529af5063fbeaee10fe65e56ca7a4bd5">00215</a> <span class="preprocessor">#define ACC_ACR_ISEL (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_ACR) Current SELection */</span>
<a name="l00216"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga6cc6403bd788e8ece3487f7a730661df">00216</a> <span class="preprocessor">#define   ACC_ACR_ISEL_LOPW (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_ACR) low power option. */</span>
<a name="l00217"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gacf577a06e9de83e8b81c8868994ec487">00217</a> <span class="preprocessor">#define   ACC_ACR_ISEL_HISP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_ACR) high speed option. */</span>
<a name="l00218"></a>00218 <span class="preprocessor">#define ACC_ACR_HYST_Pos 1</span>
<a name="l00219"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga5b45ab84e34c2231055d0237ee57e95d">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define ACC_ACR_HYST_Msk (0x3u &lt;&lt; ACC_ACR_HYST_Pos) </span><span class="comment">/**&lt; \brief (ACC_ACR) HYSTeresis selection */</span>
<a name="l00220"></a>00220 <span class="preprocessor">#define ACC_ACR_HYST(value) ((ACC_ACR_HYST_Msk &amp; ((value) &lt;&lt; ACC_ACR_HYST_Pos)))</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="comment">/* -------- ACC_WPMR : (ACC Offset: 0xE4) Write Protect Mode Register -------- */</span>
<a name="l00222"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gac0a89dde1e9f1d4dd1f9395f4abe2f91">00222</a> <span class="preprocessor">#define ACC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_WPMR) Write Protect Enable */</span>
<a name="l00223"></a>00223 <span class="preprocessor">#define ACC_WPMR_WPKEY_Pos 8</span>
<a name="l00224"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#ga9aa68668a3abab5758d5804e187ead84">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define ACC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; ACC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (ACC_WPMR) Write Protect KEY */</span>
<a name="l00225"></a>00225 <span class="preprocessor">#define ACC_WPMR_WPKEY(value) ((ACC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; ACC_WPMR_WPKEY_Pos)))</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="comment">/* -------- ACC_WPSR : (ACC Offset: 0xE8) Write Protect Status Register -------- */</span>
<a name="l00227"></a><a class="code" href="group___s_a_m3_s___a_c_c.html#gadbfb83aebaacd033079a74e22003004f">00227</a> <span class="preprocessor">#define ACC_WPSR_WPROTERR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ACC_WPSR) Write PROTection ERRor */</span>
<a name="l00228"></a>00228 <span class="comment"></span>
<a name="l00229"></a>00229 <span class="comment">/*@}*/</span>
<a name="l00230"></a>00230 
<a name="l00231"></a>00231 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00232"></a>00232 <span class="comment">/**  SOFTWARE API DEFINITION FOR Analog-to-digital Converter */</span>
<a name="l00233"></a>00233 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00234"></a>00234 <span class="comment">/** \addtogroup SAM3S_ADC Analog-to-digital Converter */</span><span class="comment"></span>
<a name="l00235"></a>00235 <span class="comment">/*@{*/</span>
<a name="l00236"></a>00236 
<a name="l00237"></a>00237 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="comment">/** \brief Adc hardware registers */</span>
<a name="l00239"></a><a class="code" href="struct_adc.html">00239</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00240"></a><a class="code" href="struct_adc.html#ad39f3b666cf738aaa481425450a645b4">00240</a>   WoReg ADC_CR;        <span class="comment">/**&lt; \brief (Adc Offset: 0x00) Control Register */</span>
<a name="l00241"></a><a class="code" href="struct_adc.html#a9a50f6391d438c327c03421890da8b0c">00241</a>   RwReg ADC_MR;        <span class="comment">/**&lt; \brief (Adc Offset: 0x04) Mode Register */</span>
<a name="l00242"></a><a class="code" href="struct_adc.html#ae21c150c2c2c89778c69b3bf8dce834a">00242</a>   RwReg ADC_SEQR1;     <span class="comment">/**&lt; \brief (Adc Offset: 0x08) Channel Sequence Register 1 */</span>
<a name="l00243"></a><a class="code" href="struct_adc.html#af376ab5699224c74b64d6fbec657e546">00243</a>   RwReg ADC_SEQR2;     <span class="comment">/**&lt; \brief (Adc Offset: 0x0C) Channel Sequence Register 2 */</span>
<a name="l00244"></a><a class="code" href="struct_adc.html#a98e18f85418175817d824b3a43f0ab6e">00244</a>   WoReg ADC_CHER;      <span class="comment">/**&lt; \brief (Adc Offset: 0x10) Channel Enable Register */</span>
<a name="l00245"></a><a class="code" href="struct_adc.html#ad7cd66e7016957dd0b3429ce46ae6d9b">00245</a>   WoReg ADC_CHDR;      <span class="comment">/**&lt; \brief (Adc Offset: 0x14) Channel Disable Register */</span>
<a name="l00246"></a><a class="code" href="struct_adc.html#a54628eefad27d881a332c9ddad97619c">00246</a>   RoReg ADC_CHSR;      <span class="comment">/**&lt; \brief (Adc Offset: 0x18) Channel Status Register */</span>
<a name="l00247"></a>00247   RwReg Reserved1[1];
<a name="l00248"></a><a class="code" href="struct_adc.html#a38bbb4f3f110bfb92e76dbd449103707">00248</a>   RoReg ADC_LCDR;      <span class="comment">/**&lt; \brief (Adc Offset: 0x20) Last Converted Data Register */</span>
<a name="l00249"></a><a class="code" href="struct_adc.html#ac181c90edd03d4ba5f57c8e9db53cd7e">00249</a>   WoReg ADC_IER;       <span class="comment">/**&lt; \brief (Adc Offset: 0x24) Interrupt Enable Register */</span>
<a name="l00250"></a><a class="code" href="struct_adc.html#ac3ba8090faec5a39dde230c95b6f8bd8">00250</a>   WoReg ADC_IDR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x28) Interrupt Disable Register */</span>
<a name="l00251"></a><a class="code" href="struct_adc.html#a349bb20bfbed6b76d8c06b4bd14c1257">00251</a>   RoReg ADC_IMR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x2C) Interrupt Mask Register */</span>
<a name="l00252"></a><a class="code" href="struct_adc.html#a1d74c76ce66eb38942e3b0f291888a38">00252</a>   RoReg ADC_ISR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x30) Interrupt Status Register */</span>
<a name="l00253"></a>00253   RwReg Reserved2[2];
<a name="l00254"></a><a class="code" href="struct_adc.html#a34c4681a98955c7a4c64580e5c548117">00254</a>   RoReg ADC_OVER;      <span class="comment">/**&lt; \brief (Adc Offset: 0x3C) Overrun Status Register */</span>
<a name="l00255"></a><a class="code" href="struct_adc.html#a3c83a211cb6dc2908e73af00e4a69ca2">00255</a>   RwReg ADC_EMR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x40) Extended Mode Register */</span>
<a name="l00256"></a><a class="code" href="struct_adc.html#a23fef5d81f67d00d2d6c1d0cba023b75">00256</a>   RwReg ADC_CWR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x44) Compare Window Register */</span>
<a name="l00257"></a><a class="code" href="struct_adc.html#a1dacdfe2de25682aca787616350123cf">00257</a>   RwReg ADC_CGR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x48) Channel Gain Register */</span>
<a name="l00258"></a><a class="code" href="struct_adc.html#abd88e0396ef178c920ce11c9705f6a05">00258</a>   RwReg ADC_COR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x4C) Channel Offset Register */</span>
<a name="l00259"></a><a class="code" href="struct_adc.html#afddfe32292e10fa059bf587f9c55d18e">00259</a>   RoReg ADC_CDR[16];   <span class="comment">/**&lt; \brief (Adc Offset: 0x50) Channel Data Register */</span>
<a name="l00260"></a>00260   RwReg Reserved3[1];
<a name="l00261"></a><a class="code" href="struct_adc.html#a249d831008a2259be71c87e6f015d93e">00261</a>   RwReg ADC_ACR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x94) Analog Control Register */</span>
<a name="l00262"></a>00262   RwReg Reserved4[19];
<a name="l00263"></a><a class="code" href="struct_adc.html#ab477e52bde0fb68d7320f3b6f86b24a0">00263</a>   RwReg ADC_WPMR;      <span class="comment">/**&lt; \brief (Adc Offset: 0xE4) Write Protect Mode Register */</span>
<a name="l00264"></a><a class="code" href="struct_adc.html#a6162057c483a6446c18625dc3add565d">00264</a>   RoReg ADC_WPSR;      <span class="comment">/**&lt; \brief (Adc Offset: 0xE8) Write Protect Status Register */</span>
<a name="l00265"></a>00265   RwReg Reserved5[5];
<a name="l00266"></a><a class="code" href="struct_adc.html#a1a2f7465d8442af48f50797e9557c655">00266</a>   RwReg ADC_RPR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x100) Receive Pointer Register */</span>
<a name="l00267"></a><a class="code" href="struct_adc.html#ae837c6a971e5a9ee895c821fb4cde8f0">00267</a>   RwReg ADC_RCR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x104) Receive Counter Register */</span>
<a name="l00268"></a><a class="code" href="struct_adc.html#adab31acff383e3a95c12b148986b5ad0">00268</a>   RwReg ADC_TPR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x108) Transmit Pointer Register */</span>
<a name="l00269"></a><a class="code" href="struct_adc.html#af2d7fb9ecf0e6a1766d5db905ec68eba">00269</a>   RwReg ADC_TCR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x10C) Transmit Counter Register */</span>
<a name="l00270"></a><a class="code" href="struct_adc.html#ad09220fdcd726a2744314ebdd8ffc02e">00270</a>   RwReg ADC_RNPR;      <span class="comment">/**&lt; \brief (Adc Offset: 0x110) Receive Next Pointer Register */</span>
<a name="l00271"></a><a class="code" href="struct_adc.html#aca6012d299f3e00c032d1fe55055f58b">00271</a>   RwReg ADC_RNCR;      <span class="comment">/**&lt; \brief (Adc Offset: 0x114) Receive Next Counter Register */</span>
<a name="l00272"></a><a class="code" href="struct_adc.html#a25cbd99c09cfb209b8bfbdc2abde7077">00272</a>   RwReg ADC_TNPR;      <span class="comment">/**&lt; \brief (Adc Offset: 0x118) Transmit Next Pointer Register */</span>
<a name="l00273"></a><a class="code" href="struct_adc.html#a027ec85018421ba58e3fe3959fb74bf7">00273</a>   RwReg ADC_TNCR;      <span class="comment">/**&lt; \brief (Adc Offset: 0x11C) Transmit Next Counter Register */</span>
<a name="l00274"></a><a class="code" href="struct_adc.html#a738a6bc90d1185466a920fa29690831b">00274</a>   WoReg ADC_PTCR;      <span class="comment">/**&lt; \brief (Adc Offset: 0x120) Transfer Control Register */</span>
<a name="l00275"></a><a class="code" href="struct_adc.html#a6d6e87080cae0ce567085beeaef9b899">00275</a>   RoReg ADC_PTSR;      <span class="comment">/**&lt; \brief (Adc Offset: 0x124) Transfer Status Register */</span>
<a name="l00276"></a>00276 } <a class="code" href="struct_adc.html" title="Adc hardware registers.">Adc</a>;
<a name="l00277"></a>00277 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l00278"></a>00278 <span class="comment">/* -------- ADC_CR : (ADC Offset: 0x00) Control Register -------- */</span>
<a name="l00279"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2c31214d4207b696a766ae1a178910e1">00279</a> <span class="preprocessor">#define ADC_CR_SWRST (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_CR) Software Reset */</span>
<a name="l00280"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga56fbb58750e557262a437d1a10af616f">00280</a> <span class="preprocessor">#define ADC_CR_START (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_CR) Start Conversion */</span>
<a name="l00281"></a>00281 <span class="comment">/* -------- ADC_MR : (ADC Offset: 0x04) Mode Register -------- */</span>
<a name="l00282"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga1c1017315b6ec4fd689754eb958adc7d">00282</a> <span class="preprocessor">#define ADC_MR_TRGEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_MR) Trigger Enable */</span>
<a name="l00283"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga0984d70894c377ba6da26aaab93eb027">00283</a> <span class="preprocessor">#define   ADC_MR_TRGEN_DIS (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_MR) Hardware triggers are disabled. Starting a conversion is only possible by software. */</span>
<a name="l00284"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga9c484ff4c31a3c3c7b3c9da886df1dc3">00284</a> <span class="preprocessor">#define   ADC_MR_TRGEN_EN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_MR) Hardware trigger selected by TRGSEL field is enabled. */</span>
<a name="l00285"></a>00285 <span class="preprocessor">#define ADC_MR_TRGSEL_Pos 1</span>
<a name="l00286"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gad11e93d4ef88f443cdf0dd9892c0639d">00286</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_TRGSEL_Msk (0x7u &lt;&lt; ADC_MR_TRGSEL_Pos) </span><span class="comment">/**&lt; \brief (ADC_MR) Trigger Selection */</span>
<a name="l00287"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf6c2d8ca25a69771b27b2023c4677fa6">00287</a> <span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG0 (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_MR) External trigger */</span>
<a name="l00288"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gac409696ec19c741a748d798caec8a1e3">00288</a> <span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_MR) TIO Output of the Timer Counter Channel 0 */</span>
<a name="l00289"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaeb94e6d91caaab7426215ed810bbe7a4">00289</a> <span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG2 (0x2u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_MR) TIO Output of the Timer Counter Channel 1 */</span>
<a name="l00290"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga9c15ec6eaa27b2e392aa2e2571f31a4d">00290</a> <span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG3 (0x3u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_MR) TIO Output of the Timer Counter Channel 2 */</span>
<a name="l00291"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga4b47e6af5c9b0aa31025fe9de9aa3594">00291</a> <span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG4 (0x4u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_MR) PWM Event Line 0 */</span>
<a name="l00292"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaa8c1222c9fefb682857e04b74e3884d0">00292</a> <span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG5 (0x5u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_MR) PWM Event Line 1 */</span>
<a name="l00293"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga3377b06d60e42f007420996c3e5698ef">00293</a> <span class="preprocessor">#define ADC_MR_LOWRES (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_MR) Resolution */</span>
<a name="l00294"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga1b7b94d60834c8abe9e4a47a6aeb3fb4">00294</a> <span class="preprocessor">#define   ADC_MR_LOWRES_BITS_12 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_MR) 12-bit resolution */</span>
<a name="l00295"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga6cff087653cd4523a18a1b466564716b">00295</a> <span class="preprocessor">#define   ADC_MR_LOWRES_BITS_10 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_MR) 10-bit resolution */</span>
<a name="l00296"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga394924577c53d8c5e7325f453edc192c">00296</a> <span class="preprocessor">#define ADC_MR_SLEEP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_MR) Sleep Mode */</span>
<a name="l00297"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gafb3ecf84d675ae490c1da2f6180e3924">00297</a> <span class="preprocessor">#define   ADC_MR_SLEEP_NORMAL (0x0u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_MR) Normal Mode: The ADC Core and reference voltage circuitry are kept ON between conversions */</span>
<a name="l00298"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaa913c458dc3b5dddf46e2f442d40a5e4">00298</a> <span class="preprocessor">#define   ADC_MR_SLEEP_SLEEP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_MR) Sleep Mode: The ADC Core and reference voltage circuitry are OFF between conversions */</span>
<a name="l00299"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf8235c7a40116783b97df9524c483c12">00299</a> <span class="preprocessor">#define ADC_MR_FWUP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_MR) Fast Wake Up */</span>
<a name="l00300"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae8460105c55c937b9eaf2937df0fcbc0">00300</a> <span class="preprocessor">#define   ADC_MR_FWUP_OFF (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_MR) Normal Sleep Mode: The sleep mode is defined by the SLEEP bit */</span>
<a name="l00301"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae517a83a46f0b9f3d55271cfd73fa376">00301</a> <span class="preprocessor">#define   ADC_MR_FWUP_ON (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_MR) Fast Wake Up Sleep Mode: The Voltage reference is ON between conversions and ADC Core is OFF */</span>
<a name="l00302"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga26be2c6b269951264240fecf089b0440">00302</a> <span class="preprocessor">#define ADC_MR_FREERUN (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_MR) Free Run Mode */</span>
<a name="l00303"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga8de0efd646cf40b240b0958d52e5afeb">00303</a> <span class="preprocessor">#define   ADC_MR_FREERUN_OFF (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_MR) Normal Mode */</span>
<a name="l00304"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gacbef7d54d0fb6c7531de98c53d838b55">00304</a> <span class="preprocessor">#define   ADC_MR_FREERUN_ON (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_MR) Free Run Mode: Never wait for any trigger. */</span>
<a name="l00305"></a>00305 <span class="preprocessor">#define ADC_MR_PRESCAL_Pos 8</span>
<a name="l00306"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gafad8659c6f591e01e81a9f0e3c364477">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_PRESCAL_Msk (0xffu &lt;&lt; ADC_MR_PRESCAL_Pos) </span><span class="comment">/**&lt; \brief (ADC_MR) Prescaler Rate Selection */</span>
<a name="l00307"></a>00307 <span class="preprocessor">#define ADC_MR_PRESCAL(value) ((ADC_MR_PRESCAL_Msk &amp; ((value) &lt;&lt; ADC_MR_PRESCAL_Pos)))</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_STARTUP_Pos 16</span>
<a name="l00309"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2befc0d94b4f3fd57446418ce748c23f">00309</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_STARTUP_Msk (0xfu &lt;&lt; ADC_MR_STARTUP_Pos) </span><span class="comment">/**&lt; \brief (ADC_MR) Start Up Time */</span>
<a name="l00310"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga631145520d365a0784eb7f2863d71073">00310</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT0 (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 0 periods of ADCClock */</span>
<a name="l00311"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga285f150e41c096f9c00dceb30b9636b7">00311</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT8 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 8 periods of ADCClock */</span>
<a name="l00312"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaec6c9192c16e3798c1548853a19e34e4">00312</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT16 (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 16 periods of ADCClock */</span>
<a name="l00313"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gabdaa3a992ded30ea886eb801b30c9025">00313</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT24 (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 24 periods of ADCClock */</span>
<a name="l00314"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga4457b30a7e600c7bb5ece681c2a8b9d3">00314</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT64 (0x4u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 64 periods of ADCClock */</span>
<a name="l00315"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga58299008bd630845ab1513402c4667ac">00315</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT80 (0x5u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 80 periods of ADCClock */</span>
<a name="l00316"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga4dc4867e25dbc40f8e80668d302984a8">00316</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT96 (0x6u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 96 periods of ADCClock */</span>
<a name="l00317"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gacfb7bf5dd0dcdc98b7c150dcd0aa2b70">00317</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT112 (0x7u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 112 periods of ADCClock */</span>
<a name="l00318"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gacf0ed50eb450c039a566b0fcd7e86979">00318</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT512 (0x8u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 512 periods of ADCClock */</span>
<a name="l00319"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gad23f690c4bb5eea8ff209509b566db77">00319</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT576 (0x9u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 576 periods of ADCClock */</span>
<a name="l00320"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga6ee2ed2e5c41895cfba8003348160eff">00320</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT640 (0xAu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 640 periods of ADCClock */</span>
<a name="l00321"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae2d240bd6308f8f8f8e24df185f92f14">00321</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT704 (0xBu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 704 periods of ADCClock */</span>
<a name="l00322"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga4164c1359ac6c50367f09af7826e18e8">00322</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT768 (0xCu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 768 periods of ADCClock */</span>
<a name="l00323"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga39cbe75028107796726b6f44c5bc1ee3">00323</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT832 (0xDu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 832 periods of ADCClock */</span>
<a name="l00324"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga62edcf420372b2c6b65857c8a9cb588a">00324</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT896 (0xEu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 896 periods of ADCClock */</span>
<a name="l00325"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga10212162d0d83b35f05a99587ab42d15">00325</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT960 (0xFu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 960 periods of ADCClock */</span>
<a name="l00326"></a>00326 <span class="preprocessor">#define ADC_MR_SETTLING_Pos 20</span>
<a name="l00327"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga013e02dd02ea34cefca935b7f24b2716">00327</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_SETTLING_Msk (0x3u &lt;&lt; ADC_MR_SETTLING_Pos) </span><span class="comment">/**&lt; \brief (ADC_MR) Analog Settling Time */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#define ADC_MR_SETTLING(value) ((ADC_MR_SETTLING_Msk &amp; ((value) &lt;&lt; ADC_MR_SETTLING_Pos)))</span>
<a name="l00329"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaa1f9211eb43e827486c9bcc7b6dc30cd">00329</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_ANACH (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (ADC_MR) Analog Change */</span>
<a name="l00330"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga63f985ecba24c8c31e8467052e92f3f4">00330</a> <span class="preprocessor">#define   ADC_MR_ANACH_NONE (0x0u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (ADC_MR) No analog change on channel switching: DIFF0, GAIN0 and OFF0 are used for all channels */</span>
<a name="l00331"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga25cde5970f6dd8ed886f75bd5dcffea8">00331</a> <span class="preprocessor">#define   ADC_MR_ANACH_ALLOWED (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (ADC_MR) Allows different analog settings for each channel. See ADC_CGR and ADC_COR Registers */</span>
<a name="l00332"></a>00332 <span class="preprocessor">#define ADC_MR_TRACKTIM_Pos 24</span>
<a name="l00333"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gac7a9f8b7be2199226463bacc350fe376">00333</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_TRACKTIM_Msk (0xfu &lt;&lt; ADC_MR_TRACKTIM_Pos) </span><span class="comment">/**&lt; \brief (ADC_MR) Tracking Time */</span>
<a name="l00334"></a>00334 <span class="preprocessor">#define ADC_MR_TRACKTIM(value) ((ADC_MR_TRACKTIM_Msk &amp; ((value) &lt;&lt; ADC_MR_TRACKTIM_Pos)))</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_TRANSFER_Pos 28</span>
<a name="l00336"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae1615d76a83907183f21824972a0678b">00336</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_TRANSFER_Msk (0x3u &lt;&lt; ADC_MR_TRANSFER_Pos) </span><span class="comment">/**&lt; \brief (ADC_MR)  */</span>
<a name="l00337"></a>00337 <span class="preprocessor">#define ADC_MR_TRANSFER(value) ((ADC_MR_TRANSFER_Msk &amp; ((value) &lt;&lt; ADC_MR_TRANSFER_Pos)))</span>
<a name="l00338"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga857b1949668cb4925568b7716f6c49b4">00338</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_USEQ (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (ADC_MR) Use Sequence Enable */</span>
<a name="l00339"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga7c0945d69470300355be43292ca219b2">00339</a> <span class="preprocessor">#define   ADC_MR_USEQ_NUM_ORDER (0x0u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (ADC_MR) Normal Mode: The controller converts channels in a simple numeric order. */</span>
<a name="l00340"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gadadc59cf1e76ee438da0a3be393b3de6">00340</a> <span class="preprocessor">#define   ADC_MR_USEQ_REG_ORDER (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (ADC_MR) User Sequence Mode: The sequence respects what is defined in ADC_SEQR1 and ADC_SEQR2 registers. */</span>
<a name="l00341"></a>00341 <span class="comment">/* -------- ADC_SEQR1 : (ADC Offset: 0x08) Channel Sequence Register 1 -------- */</span>
<a name="l00342"></a>00342 <span class="preprocessor">#define ADC_SEQR1_USCH1_Pos 0</span>
<a name="l00343"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga5e70359767aa30285b7277aae38a7f72">00343</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH1_Msk (0x7u &lt;&lt; ADC_SEQR1_USCH1_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 1 */</span>
<a name="l00344"></a>00344 <span class="preprocessor">#define ADC_SEQR1_USCH1(value) ((ADC_SEQR1_USCH1_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH1_Pos)))</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH2_Pos 4</span>
<a name="l00346"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga8c8f03b9599cfca02c9b6878e42ad1e0">00346</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH2_Msk (0x7u &lt;&lt; ADC_SEQR1_USCH2_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 2 */</span>
<a name="l00347"></a>00347 <span class="preprocessor">#define ADC_SEQR1_USCH2(value) ((ADC_SEQR1_USCH2_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH2_Pos)))</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH3_Pos 8</span>
<a name="l00349"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaa1961433869050ea73324e095239b1b8">00349</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH3_Msk (0x7u &lt;&lt; ADC_SEQR1_USCH3_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 3 */</span>
<a name="l00350"></a>00350 <span class="preprocessor">#define ADC_SEQR1_USCH3(value) ((ADC_SEQR1_USCH3_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH3_Pos)))</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH4_Pos 12</span>
<a name="l00352"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga4b08b8f7a54c91f5dc47b1be8012e44a">00352</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH4_Msk (0x7u &lt;&lt; ADC_SEQR1_USCH4_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 4 */</span>
<a name="l00353"></a>00353 <span class="preprocessor">#define ADC_SEQR1_USCH4(value) ((ADC_SEQR1_USCH4_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH4_Pos)))</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH5_Pos 16</span>
<a name="l00355"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga4a0e1af0f827238eb77bf098057be1a3">00355</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH5_Msk (0x7u &lt;&lt; ADC_SEQR1_USCH5_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 5 */</span>
<a name="l00356"></a>00356 <span class="preprocessor">#define ADC_SEQR1_USCH5(value) ((ADC_SEQR1_USCH5_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH5_Pos)))</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH6_Pos 20</span>
<a name="l00358"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga0026d1e69b10b3deb1db9ce0b13b1429">00358</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH6_Msk (0x7u &lt;&lt; ADC_SEQR1_USCH6_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 6 */</span>
<a name="l00359"></a>00359 <span class="preprocessor">#define ADC_SEQR1_USCH6(value) ((ADC_SEQR1_USCH6_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH6_Pos)))</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH7_Pos 24</span>
<a name="l00361"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga25e68b2da3c165a4538a0e17fea62bec">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH7_Msk (0x7u &lt;&lt; ADC_SEQR1_USCH7_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 7 */</span>
<a name="l00362"></a>00362 <span class="preprocessor">#define ADC_SEQR1_USCH7(value) ((ADC_SEQR1_USCH7_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH7_Pos)))</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH8_Pos 28</span>
<a name="l00364"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gad7efe2d4e32af723e8251a2df58e0d91">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH8_Msk (0x7u &lt;&lt; ADC_SEQR1_USCH8_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 8 */</span>
<a name="l00365"></a>00365 <span class="preprocessor">#define ADC_SEQR1_USCH8(value) ((ADC_SEQR1_USCH8_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH8_Pos)))</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="comment">/* -------- ADC_SEQR2 : (ADC Offset: 0x0C) Channel Sequence Register 2 -------- */</span>
<a name="l00367"></a>00367 <span class="preprocessor">#define ADC_SEQR2_USCH9_Pos 0</span>
<a name="l00368"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga72d0e6dad569abc4ad1454d93d23f8b6">00368</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH9_Msk (0x7u &lt;&lt; ADC_SEQR2_USCH9_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 9 */</span>
<a name="l00369"></a>00369 <span class="preprocessor">#define ADC_SEQR2_USCH9(value) ((ADC_SEQR2_USCH9_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH9_Pos)))</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH10_Pos 4</span>
<a name="l00371"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga7eb8487c8a87c229c3c7e73915f5911f">00371</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH10_Msk (0x7u &lt;&lt; ADC_SEQR2_USCH10_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 10 */</span>
<a name="l00372"></a>00372 <span class="preprocessor">#define ADC_SEQR2_USCH10(value) ((ADC_SEQR2_USCH10_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH10_Pos)))</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH11_Pos 8</span>
<a name="l00374"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gad8ce2f64d9fde5a499439de74b3c8b09">00374</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH11_Msk (0x7u &lt;&lt; ADC_SEQR2_USCH11_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 11 */</span>
<a name="l00375"></a>00375 <span class="preprocessor">#define ADC_SEQR2_USCH11(value) ((ADC_SEQR2_USCH11_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH11_Pos)))</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH12_Pos 12</span>
<a name="l00377"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga12fbc035948d03303a58627e3ab99691">00377</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH12_Msk (0x7u &lt;&lt; ADC_SEQR2_USCH12_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 12 */</span>
<a name="l00378"></a>00378 <span class="preprocessor">#define ADC_SEQR2_USCH12(value) ((ADC_SEQR2_USCH12_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH12_Pos)))</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH13_Pos 16</span>
<a name="l00380"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga9644e6bc8c63cdfdfe9dd194e2c8e204">00380</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH13_Msk (0x7u &lt;&lt; ADC_SEQR2_USCH13_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 13 */</span>
<a name="l00381"></a>00381 <span class="preprocessor">#define ADC_SEQR2_USCH13(value) ((ADC_SEQR2_USCH13_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH13_Pos)))</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH14_Pos 20</span>
<a name="l00383"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga943316cb22ae8854e77b5e6fb97fed64">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH14_Msk (0x7u &lt;&lt; ADC_SEQR2_USCH14_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 14 */</span>
<a name="l00384"></a>00384 <span class="preprocessor">#define ADC_SEQR2_USCH14(value) ((ADC_SEQR2_USCH14_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH14_Pos)))</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH15_Pos 24</span>
<a name="l00386"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga62a772ad2bb35909db6db74044d54534">00386</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH15_Msk (0x7u &lt;&lt; ADC_SEQR2_USCH15_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 15 */</span>
<a name="l00387"></a>00387 <span class="preprocessor">#define ADC_SEQR2_USCH15(value) ((ADC_SEQR2_USCH15_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH15_Pos)))</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH16_Pos 28</span>
<a name="l00389"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga9e937f2465bf59e204e249bc6c467905">00389</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH16_Msk (0x7u &lt;&lt; ADC_SEQR2_USCH16_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 16 */</span>
<a name="l00390"></a>00390 <span class="preprocessor">#define ADC_SEQR2_USCH16(value) ((ADC_SEQR2_USCH16_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH16_Pos)))</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="comment">/* -------- ADC_CHER : (ADC Offset: 0x10) Channel Enable Register -------- */</span>
<a name="l00392"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga46876297a696b9676948370dd5676efa">00392</a> <span class="preprocessor">#define ADC_CHER_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 0 Enable */</span>
<a name="l00393"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga209e30b79785e7a415ff2418224df554">00393</a> <span class="preprocessor">#define ADC_CHER_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 1 Enable */</span>
<a name="l00394"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gafb2a2ebf6eff26fa3ecd612407cf2169">00394</a> <span class="preprocessor">#define ADC_CHER_CH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 2 Enable */</span>
<a name="l00395"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gac5a07cdd6a0302ad0a78da3915e6b6af">00395</a> <span class="preprocessor">#define ADC_CHER_CH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 3 Enable */</span>
<a name="l00396"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga6bb6c35d75d759bfb93f2baaa8e80de7">00396</a> <span class="preprocessor">#define ADC_CHER_CH4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 4 Enable */</span>
<a name="l00397"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaa3a08ec5db6115af6a5e2e123a401a37">00397</a> <span class="preprocessor">#define ADC_CHER_CH5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 5 Enable */</span>
<a name="l00398"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga1b3beccfab2fe1a40a8e3bc143eb62c4">00398</a> <span class="preprocessor">#define ADC_CHER_CH6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 6 Enable */</span>
<a name="l00399"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf1a77772c65367056ea6d94996539b21">00399</a> <span class="preprocessor">#define ADC_CHER_CH7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 7 Enable */</span>
<a name="l00400"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gad5f4a20086e17bc15ce9b1b9fc582918">00400</a> <span class="preprocessor">#define ADC_CHER_CH8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 8 Enable */</span>
<a name="l00401"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaa25453bc6bda5ce6b087e3551d185b92">00401</a> <span class="preprocessor">#define ADC_CHER_CH9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 9 Enable */</span>
<a name="l00402"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga50ede28646501e2501a3ad3d14fdb7db">00402</a> <span class="preprocessor">#define ADC_CHER_CH10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 10 Enable */</span>
<a name="l00403"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga5b5c8cb6944a818feaba55f08998ccea">00403</a> <span class="preprocessor">#define ADC_CHER_CH11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 11 Enable */</span>
<a name="l00404"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga003c900ebe3d29c9676500575d729faf">00404</a> <span class="preprocessor">#define ADC_CHER_CH12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 12 Enable */</span>
<a name="l00405"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga88203e153e23344e4e0266a0652834b6">00405</a> <span class="preprocessor">#define ADC_CHER_CH13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 13 Enable */</span>
<a name="l00406"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gabeae0abedcf75d4470270bbd9d05dba0">00406</a> <span class="preprocessor">#define ADC_CHER_CH14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 14 Enable */</span>
<a name="l00407"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gacf85dffc5f5b0f210c75139eb515ed19">00407</a> <span class="preprocessor">#define ADC_CHER_CH15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 15 Enable */</span>
<a name="l00408"></a>00408 <span class="comment">/* -------- ADC_CHDR : (ADC Offset: 0x14) Channel Disable Register -------- */</span>
<a name="l00409"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga596cf67b4e76832d8ea824efca51c002">00409</a> <span class="preprocessor">#define ADC_CHDR_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 0 Disable */</span>
<a name="l00410"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaa98b83b89b1e9c37a30718b968163a46">00410</a> <span class="preprocessor">#define ADC_CHDR_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 1 Disable */</span>
<a name="l00411"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga1f7ee79e3d6dea2232ee7ec05fee6f4f">00411</a> <span class="preprocessor">#define ADC_CHDR_CH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 2 Disable */</span>
<a name="l00412"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2c522062bb05ec6aa90e4518ca9f7a82">00412</a> <span class="preprocessor">#define ADC_CHDR_CH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 3 Disable */</span>
<a name="l00413"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf1a46619630e0b607a999c8f270f8697">00413</a> <span class="preprocessor">#define ADC_CHDR_CH4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 4 Disable */</span>
<a name="l00414"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga336a2d01f32abb870ad2dd398c785b48">00414</a> <span class="preprocessor">#define ADC_CHDR_CH5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 5 Disable */</span>
<a name="l00415"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae3c8c1f24f22e2d65b0db56b1e9dafb8">00415</a> <span class="preprocessor">#define ADC_CHDR_CH6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 6 Disable */</span>
<a name="l00416"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga0cdbcca639454a4fb65d375090c3c759">00416</a> <span class="preprocessor">#define ADC_CHDR_CH7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 7 Disable */</span>
<a name="l00417"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gafd5e1c961f407ce03db636f41197362b">00417</a> <span class="preprocessor">#define ADC_CHDR_CH8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 8 Disable */</span>
<a name="l00418"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf463e027ab23b69c7284332941279a68">00418</a> <span class="preprocessor">#define ADC_CHDR_CH9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 9 Disable */</span>
<a name="l00419"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga39e3ef1dce46d4204e1a4d6a466eaad6">00419</a> <span class="preprocessor">#define ADC_CHDR_CH10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 10 Disable */</span>
<a name="l00420"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gad3137a95074e920e303f664ef639fe77">00420</a> <span class="preprocessor">#define ADC_CHDR_CH11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 11 Disable */</span>
<a name="l00421"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga8c6ee306e1a9ced152558eb05247d0b5">00421</a> <span class="preprocessor">#define ADC_CHDR_CH12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 12 Disable */</span>
<a name="l00422"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaa4310b76d60b12462c61905c4bfd143b">00422</a> <span class="preprocessor">#define ADC_CHDR_CH13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 13 Disable */</span>
<a name="l00423"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga254117e1cbbcdb49386977bbac30437d">00423</a> <span class="preprocessor">#define ADC_CHDR_CH14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 14 Disable */</span>
<a name="l00424"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga5da7124c7000de9e042a0bfa9c49d749">00424</a> <span class="preprocessor">#define ADC_CHDR_CH15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 15 Disable */</span>
<a name="l00425"></a>00425 <span class="comment">/* -------- ADC_CHSR : (ADC Offset: 0x18) Channel Status Register -------- */</span>
<a name="l00426"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaad0e791db4e685e839c9cce30a82f884">00426</a> <span class="preprocessor">#define ADC_CHSR_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 0 Status */</span>
<a name="l00427"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae4f1efef69b6c934e954c3f86d262068">00427</a> <span class="preprocessor">#define ADC_CHSR_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 1 Status */</span>
<a name="l00428"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga1eb92d72e0755892f5b866546731fe98">00428</a> <span class="preprocessor">#define ADC_CHSR_CH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 2 Status */</span>
<a name="l00429"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga0857706cc27446d11102f94e28e44eca">00429</a> <span class="preprocessor">#define ADC_CHSR_CH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 3 Status */</span>
<a name="l00430"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2cc2e917fa207ffd86282c5e27eb6a3c">00430</a> <span class="preprocessor">#define ADC_CHSR_CH4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 4 Status */</span>
<a name="l00431"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2f20a698fbf1b24dd5b47ffc348f09fb">00431</a> <span class="preprocessor">#define ADC_CHSR_CH5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 5 Status */</span>
<a name="l00432"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf0b0e90d8f2b4bf54871d1d55654fdd7">00432</a> <span class="preprocessor">#define ADC_CHSR_CH6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 6 Status */</span>
<a name="l00433"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gad4e168e80469c30f4691e95df62ed4d2">00433</a> <span class="preprocessor">#define ADC_CHSR_CH7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 7 Status */</span>
<a name="l00434"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga693b6d0348fe4e52a0f691d271bcb0eb">00434</a> <span class="preprocessor">#define ADC_CHSR_CH8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 8 Status */</span>
<a name="l00435"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gafc42c8f8314ba4fb1724b20cb6745f96">00435</a> <span class="preprocessor">#define ADC_CHSR_CH9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 9 Status */</span>
<a name="l00436"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga096cf0e2b192414b617b02bee9247bea">00436</a> <span class="preprocessor">#define ADC_CHSR_CH10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 10 Status */</span>
<a name="l00437"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga794e6d3f349209b766ad6ef222c8d893">00437</a> <span class="preprocessor">#define ADC_CHSR_CH11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 11 Status */</span>
<a name="l00438"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga38e4bbd36d96fc82825eed4584c26cf8">00438</a> <span class="preprocessor">#define ADC_CHSR_CH12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 12 Status */</span>
<a name="l00439"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2a885896436e0dcd06e003f5851dee74">00439</a> <span class="preprocessor">#define ADC_CHSR_CH13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 13 Status */</span>
<a name="l00440"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga37985b713ceb075b9eb75167a70b61e4">00440</a> <span class="preprocessor">#define ADC_CHSR_CH14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 14 Status */</span>
<a name="l00441"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gad6a5d7f514bf0f0b40bf5e22af9190ad">00441</a> <span class="preprocessor">#define ADC_CHSR_CH15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 15 Status */</span>
<a name="l00442"></a>00442 <span class="comment">/* -------- ADC_LCDR : (ADC Offset: 0x20) Last Converted Data Register -------- */</span>
<a name="l00443"></a>00443 <span class="preprocessor">#define ADC_LCDR_LDATA_Pos 0</span>
<a name="l00444"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga35855b39820145b6b6a590f37d50e47a">00444</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_LCDR_LDATA_Msk (0xfffu &lt;&lt; ADC_LCDR_LDATA_Pos) </span><span class="comment">/**&lt; \brief (ADC_LCDR) Last Data Converted */</span>
<a name="l00445"></a>00445 <span class="preprocessor">#define ADC_LCDR_CHNB_Pos 12</span>
<a name="l00446"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga6c63bb970666074200270e8080b45241">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_LCDR_CHNB_Msk (0xfu &lt;&lt; ADC_LCDR_CHNB_Pos) </span><span class="comment">/**&lt; \brief (ADC_LCDR) Channel Number */</span>
<a name="l00447"></a>00447 <span class="comment">/* -------- ADC_IER : (ADC Offset: 0x24) Interrupt Enable Register -------- */</span>
<a name="l00448"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga4d5d124fc05ea26c468009065e619620">00448</a> <span class="preprocessor">#define ADC_IER_EOC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 0 */</span>
<a name="l00449"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf1f39c632a827bdf6fabe5cc067ad79f">00449</a> <span class="preprocessor">#define ADC_IER_EOC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 1 */</span>
<a name="l00450"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga290795d2716ce865e1e448364a0cb9a6">00450</a> <span class="preprocessor">#define ADC_IER_EOC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 2 */</span>
<a name="l00451"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gacc9a8023f9d7943d94e57b542d1f3079">00451</a> <span class="preprocessor">#define ADC_IER_EOC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 3 */</span>
<a name="l00452"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga1bcdff6143dd6456b4713dcb71cc3652">00452</a> <span class="preprocessor">#define ADC_IER_EOC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 4 */</span>
<a name="l00453"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga8cf67b926e1eee740047ab4075359980">00453</a> <span class="preprocessor">#define ADC_IER_EOC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 5 */</span>
<a name="l00454"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae5212f986cfb11c9c86e9f55d1f13f78">00454</a> <span class="preprocessor">#define ADC_IER_EOC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 6 */</span>
<a name="l00455"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gadfdfc96b8ead84c3dce50f7488811647">00455</a> <span class="preprocessor">#define ADC_IER_EOC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 7 */</span>
<a name="l00456"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaaf39191d2298ac8cc61a662ab501f4b1">00456</a> <span class="preprocessor">#define ADC_IER_EOC8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 8 */</span>
<a name="l00457"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2777735feda0ec7405f55daa7e4cb81d">00457</a> <span class="preprocessor">#define ADC_IER_EOC9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 9 */</span>
<a name="l00458"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gab6dd9ac9f5ccdc49d03b7a43d1c094ea">00458</a> <span class="preprocessor">#define ADC_IER_EOC10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 10 */</span>
<a name="l00459"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga1b026a7fa2f02026b40c8b2122f4a2df">00459</a> <span class="preprocessor">#define ADC_IER_EOC11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 11 */</span>
<a name="l00460"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga7f188f992fc3b2ec08280f4df4fbfedc">00460</a> <span class="preprocessor">#define ADC_IER_EOC12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 12 */</span>
<a name="l00461"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2e69ca88e71c0942c023d96cbc5beeab">00461</a> <span class="preprocessor">#define ADC_IER_EOC13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 13 */</span>
<a name="l00462"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2f84500907cdfe48732d8a78b9fc4bf2">00462</a> <span class="preprocessor">#define ADC_IER_EOC14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 14 */</span>
<a name="l00463"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga96b3ca5c946f0d4325ec75f565e8d7b3">00463</a> <span class="preprocessor">#define ADC_IER_EOC15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 15 */</span>
<a name="l00464"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gac0cd794b80baa104198d920bf3555f3b">00464</a> <span class="preprocessor">#define ADC_IER_DRDY (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ADC_IER) Data Ready Interrupt Enable */</span>
<a name="l00465"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga9cbf25525362696d9e8e2f27c0fb9b10">00465</a> <span class="preprocessor">#define ADC_IER_GOVRE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (ADC_IER) General Overrun Error Interrupt Enable */</span>
<a name="l00466"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaafcb7c97634ee855776929f0f533b0b1">00466</a> <span class="preprocessor">#define ADC_IER_COMPE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (ADC_IER) Comparison Event Interrupt Enable */</span>
<a name="l00467"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga1200781b9677244f0ea885f14754dbf6">00467</a> <span class="preprocessor">#define ADC_IER_ENDRX (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Receive Buffer Interrupt Enable */</span>
<a name="l00468"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf6ba21186742cf6170d4a67d87b2bed2">00468</a> <span class="preprocessor">#define ADC_IER_RXBUFF (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (ADC_IER) Receive Buffer Full Interrupt Enable */</span>
<a name="l00469"></a>00469 <span class="comment">/* -------- ADC_IDR : (ADC Offset: 0x28) Interrupt Disable Register -------- */</span>
<a name="l00470"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gafe224ef8e679784adf86be9bec84598f">00470</a> <span class="preprocessor">#define ADC_IDR_EOC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 0 */</span>
<a name="l00471"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga956e1cee55cfc50584a9467665b7c73b">00471</a> <span class="preprocessor">#define ADC_IDR_EOC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 1 */</span>
<a name="l00472"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2e50b44e974d7a6ef6bc371a475ae600">00472</a> <span class="preprocessor">#define ADC_IDR_EOC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 2 */</span>
<a name="l00473"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2660fff78d8ad48d2ebeb813de796040">00473</a> <span class="preprocessor">#define ADC_IDR_EOC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 3 */</span>
<a name="l00474"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga9b529824da4a15ff1968e0de0358fe98">00474</a> <span class="preprocessor">#define ADC_IDR_EOC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 4 */</span>
<a name="l00475"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2b6e50212726f49ae2404dbf224b23b7">00475</a> <span class="preprocessor">#define ADC_IDR_EOC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 5 */</span>
<a name="l00476"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaa0674d3820e4906eb9c7f82a7afa758b">00476</a> <span class="preprocessor">#define ADC_IDR_EOC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 6 */</span>
<a name="l00477"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gadb71d065ed71b6ccb184f26c57a83cb9">00477</a> <span class="preprocessor">#define ADC_IDR_EOC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 7 */</span>
<a name="l00478"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga27f2c671d6164cf20447326eb3fd22ee">00478</a> <span class="preprocessor">#define ADC_IDR_EOC8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 8 */</span>
<a name="l00479"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga0b58b0155b0f1e5344ea7478173c38c2">00479</a> <span class="preprocessor">#define ADC_IDR_EOC9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 9 */</span>
<a name="l00480"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga257397a5152287293946114906f197ea">00480</a> <span class="preprocessor">#define ADC_IDR_EOC10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 10 */</span>
<a name="l00481"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gacbd6fe5b74337ae2d7b7f6afa0f867be">00481</a> <span class="preprocessor">#define ADC_IDR_EOC11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 11 */</span>
<a name="l00482"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gab5301d455f5b0b7193ecde188b32e4a0">00482</a> <span class="preprocessor">#define ADC_IDR_EOC12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 12 */</span>
<a name="l00483"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga45cef6c0ee4e58e80f21447c4d4343cf">00483</a> <span class="preprocessor">#define ADC_IDR_EOC13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 13 */</span>
<a name="l00484"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gac8fab88b6991bc84726ab7d98375a4b1">00484</a> <span class="preprocessor">#define ADC_IDR_EOC14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 14 */</span>
<a name="l00485"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga1df0c2c2a6977220c07d785f39bb3155">00485</a> <span class="preprocessor">#define ADC_IDR_EOC15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 15 */</span>
<a name="l00486"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga887c011548f9ad6ddd7b69fec09f11b6">00486</a> <span class="preprocessor">#define ADC_IDR_DRDY (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ADC_IDR) Data Ready Interrupt Disable */</span>
<a name="l00487"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga5d1cb808f4a6bd8b2285f850b5d43766">00487</a> <span class="preprocessor">#define ADC_IDR_GOVRE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (ADC_IDR) General Overrun Error Interrupt Disable */</span>
<a name="l00488"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga58ca4a2e26729605536d6fe5d1d0449d">00488</a> <span class="preprocessor">#define ADC_IDR_COMPE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (ADC_IDR) Comparison Event Interrupt Disable */</span>
<a name="l00489"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga9487c7c7f5b7be1f1c5d9810247bfda8">00489</a> <span class="preprocessor">#define ADC_IDR_ENDRX (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Receive Buffer Interrupt Disable */</span>
<a name="l00490"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga60cab80d28c7476e6de2974e131666f8">00490</a> <span class="preprocessor">#define ADC_IDR_RXBUFF (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (ADC_IDR) Receive Buffer Full Interrupt Disable */</span>
<a name="l00491"></a>00491 <span class="comment">/* -------- ADC_IMR : (ADC Offset: 0x2C) Interrupt Mask Register -------- */</span>
<a name="l00492"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gac2ef8fc2eb0fa7e5b7b00bb5efdefe33">00492</a> <span class="preprocessor">#define ADC_IMR_EOC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 0 */</span>
<a name="l00493"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga769f8acc96ec443852b691f34c74abcd">00493</a> <span class="preprocessor">#define ADC_IMR_EOC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 1 */</span>
<a name="l00494"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga426065f713734b23f65c9d122535e8fd">00494</a> <span class="preprocessor">#define ADC_IMR_EOC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 2 */</span>
<a name="l00495"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf012c7f57ea531d37e50e91c673d2f06">00495</a> <span class="preprocessor">#define ADC_IMR_EOC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 3 */</span>
<a name="l00496"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga83df0a86fc36fe4ff48ec0aa8799cfa3">00496</a> <span class="preprocessor">#define ADC_IMR_EOC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 4 */</span>
<a name="l00497"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaef93930c19024b7ba0d9ffca71e6a966">00497</a> <span class="preprocessor">#define ADC_IMR_EOC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 5 */</span>
<a name="l00498"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gab6a0806f28520f9eb5da7a03b8d08731">00498</a> <span class="preprocessor">#define ADC_IMR_EOC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 6 */</span>
<a name="l00499"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga9156ff8ccc592140f30ef564827bdd91">00499</a> <span class="preprocessor">#define ADC_IMR_EOC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 7 */</span>
<a name="l00500"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga4db6bdd70eaf6117b940b7cc2a595900">00500</a> <span class="preprocessor">#define ADC_IMR_EOC8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 8 */</span>
<a name="l00501"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gad6b09c5fba2431718a287e2eefbc1015">00501</a> <span class="preprocessor">#define ADC_IMR_EOC9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 9 */</span>
<a name="l00502"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga114b0cc990a37d6fc64cf8447b27fe35">00502</a> <span class="preprocessor">#define ADC_IMR_EOC10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 10 */</span>
<a name="l00503"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga90683da7c1802696762b537cfcf2c96b">00503</a> <span class="preprocessor">#define ADC_IMR_EOC11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 11 */</span>
<a name="l00504"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga07f43e18eba64bb46817c09f22961286">00504</a> <span class="preprocessor">#define ADC_IMR_EOC12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 12 */</span>
<a name="l00505"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga9eafce4687263dca1a9fff05718fb354">00505</a> <span class="preprocessor">#define ADC_IMR_EOC13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 13 */</span>
<a name="l00506"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga5f551ee20f4cc44b7dd5a81207935f17">00506</a> <span class="preprocessor">#define ADC_IMR_EOC14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 14 */</span>
<a name="l00507"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaa08ba31821f3082284085e757e5a7bf6">00507</a> <span class="preprocessor">#define ADC_IMR_EOC15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 15 */</span>
<a name="l00508"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gab75525e9869bb730069d85940af17e8b">00508</a> <span class="preprocessor">#define ADC_IMR_DRDY (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ADC_IMR) Data Ready Interrupt Mask */</span>
<a name="l00509"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga1f3fa3a1f7cbf465df536170c22ebe41">00509</a> <span class="preprocessor">#define ADC_IMR_GOVRE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (ADC_IMR) General Overrun Error Interrupt Mask */</span>
<a name="l00510"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga6e367c9f9b4f05b610835f283f6656b6">00510</a> <span class="preprocessor">#define ADC_IMR_COMPE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (ADC_IMR) Comparison Event Interrupt Mask */</span>
<a name="l00511"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gab57c257e73bb78d1f1562aff7b6b8f7f">00511</a> <span class="preprocessor">#define ADC_IMR_ENDRX (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Receive Buffer Interrupt Mask */</span>
<a name="l00512"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2e7e36109c2bb96544a5ca8763958d28">00512</a> <span class="preprocessor">#define ADC_IMR_RXBUFF (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (ADC_IMR) Receive Buffer Full Interrupt Mask */</span>
<a name="l00513"></a>00513 <span class="comment">/* -------- ADC_ISR : (ADC Offset: 0x30) Interrupt Status Register -------- */</span>
<a name="l00514"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf1398368c5d84f609487270ed47948d0">00514</a> <span class="preprocessor">#define ADC_ISR_EOC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 0 */</span>
<a name="l00515"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaa22f9eb93d9ae9a37c6dae42c475e036">00515</a> <span class="preprocessor">#define ADC_ISR_EOC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 1 */</span>
<a name="l00516"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga499e40988c331d787537cd9fe8fbaa69">00516</a> <span class="preprocessor">#define ADC_ISR_EOC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 2 */</span>
<a name="l00517"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gacc592bfe3cc2664e3a84e66442834ba3">00517</a> <span class="preprocessor">#define ADC_ISR_EOC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 3 */</span>
<a name="l00518"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga6a445abdb1a81b6c16fc6c5197ff7fb3">00518</a> <span class="preprocessor">#define ADC_ISR_EOC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 4 */</span>
<a name="l00519"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaeebb0b2d81afdc09c98a699157d785cc">00519</a> <span class="preprocessor">#define ADC_ISR_EOC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 5 */</span>
<a name="l00520"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga98a2ea2f761af42f2b2f08c61f9e8333">00520</a> <span class="preprocessor">#define ADC_ISR_EOC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 6 */</span>
<a name="l00521"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga958f7e155cb9dcc679c31c0afb8650af">00521</a> <span class="preprocessor">#define ADC_ISR_EOC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 7 */</span>
<a name="l00522"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae00dc5decc41ed0e8c95dca09210bf79">00522</a> <span class="preprocessor">#define ADC_ISR_EOC8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 8 */</span>
<a name="l00523"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga51d178cefb8d2bf4f8617e87b3e218ab">00523</a> <span class="preprocessor">#define ADC_ISR_EOC9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 9 */</span>
<a name="l00524"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gac54e2bf0ed09ce3db7e99dd5897d1b09">00524</a> <span class="preprocessor">#define ADC_ISR_EOC10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 10 */</span>
<a name="l00525"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga258ce92dbd4a4207328e7f0a40394607">00525</a> <span class="preprocessor">#define ADC_ISR_EOC11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 11 */</span>
<a name="l00526"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaac6b2bebef6537f8dd423cd256971be9">00526</a> <span class="preprocessor">#define ADC_ISR_EOC12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 12 */</span>
<a name="l00527"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga66d05867fb7e91a564dd86b1d1458340">00527</a> <span class="preprocessor">#define ADC_ISR_EOC13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 13 */</span>
<a name="l00528"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga4737b9f1cdf60c05ae768063c7888fff">00528</a> <span class="preprocessor">#define ADC_ISR_EOC14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 14 */</span>
<a name="l00529"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga530f02309cca2fc76e5a8757d2f584c0">00529</a> <span class="preprocessor">#define ADC_ISR_EOC15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 15 */</span>
<a name="l00530"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gad7d5544020640eae7ef077e5ed21bd74">00530</a> <span class="preprocessor">#define ADC_ISR_DRDY (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ADC_ISR) Data Ready */</span>
<a name="l00531"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaadfffc514408f3a7797b80aec4f4d47f">00531</a> <span class="preprocessor">#define ADC_ISR_GOVRE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (ADC_ISR) General Overrun Error */</span>
<a name="l00532"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf079d7663d79ace968435b4d01e0c047">00532</a> <span class="preprocessor">#define ADC_ISR_COMPE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (ADC_ISR) Comparison Error */</span>
<a name="l00533"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga44b517dd41138740b432fad586e0d753">00533</a> <span class="preprocessor">#define ADC_ISR_ENDRX (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of RX Buffer */</span>
<a name="l00534"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga5bc5e62fe971f03968a7af14878034db">00534</a> <span class="preprocessor">#define ADC_ISR_RXBUFF (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (ADC_ISR) RX Buffer Full */</span>
<a name="l00535"></a>00535 <span class="comment">/* -------- ADC_OVER : (ADC Offset: 0x3C) Overrun Status Register -------- */</span>
<a name="l00536"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga5bee41149ce8a559a7b6c5e54377d9e6">00536</a> <span class="preprocessor">#define ADC_OVER_OVRE0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 0 */</span>
<a name="l00537"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga8e2d3b4102f22a8857f8ceacfbc4e886">00537</a> <span class="preprocessor">#define ADC_OVER_OVRE1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 1 */</span>
<a name="l00538"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae9c7208b27a24ab06714c91183f9ecf0">00538</a> <span class="preprocessor">#define ADC_OVER_OVRE2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 2 */</span>
<a name="l00539"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gafb572da5cc4aef65538931844374e4e8">00539</a> <span class="preprocessor">#define ADC_OVER_OVRE3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 3 */</span>
<a name="l00540"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga79956aeab7f01289dfca6cfac21378f4">00540</a> <span class="preprocessor">#define ADC_OVER_OVRE4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 4 */</span>
<a name="l00541"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga6935de0d9d22f87e2914617d110e4f11">00541</a> <span class="preprocessor">#define ADC_OVER_OVRE5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 5 */</span>
<a name="l00542"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gacb7ae2876f7734c1a5f3531708327c36">00542</a> <span class="preprocessor">#define ADC_OVER_OVRE6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 6 */</span>
<a name="l00543"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga6211ab73f4a3197cc38cddff60c2ca30">00543</a> <span class="preprocessor">#define ADC_OVER_OVRE7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 7 */</span>
<a name="l00544"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga211d3ccb2346dfd1d1ebea3b9a386587">00544</a> <span class="preprocessor">#define ADC_OVER_OVRE8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 8 */</span>
<a name="l00545"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga60fc0d5ebb36f8f3f98bb1f4ec243115">00545</a> <span class="preprocessor">#define ADC_OVER_OVRE9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 9 */</span>
<a name="l00546"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga7955d7aed511bf943a8636884f50d612">00546</a> <span class="preprocessor">#define ADC_OVER_OVRE10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 10 */</span>
<a name="l00547"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga0e517788efde708a6f0b039e15a8d678">00547</a> <span class="preprocessor">#define ADC_OVER_OVRE11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 11 */</span>
<a name="l00548"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga87b56cda1f7f5727fcfda49843ee9ddf">00548</a> <span class="preprocessor">#define ADC_OVER_OVRE12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 12 */</span>
<a name="l00549"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga9107f3af1be04bf324fff8b63698e7c4">00549</a> <span class="preprocessor">#define ADC_OVER_OVRE13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 13 */</span>
<a name="l00550"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga04cb6885a7dd24a820039e7772248725">00550</a> <span class="preprocessor">#define ADC_OVER_OVRE14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 14 */</span>
<a name="l00551"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf048980205e2733782d47f91c5acdb78">00551</a> <span class="preprocessor">#define ADC_OVER_OVRE15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 15 */</span>
<a name="l00552"></a>00552 <span class="comment">/* -------- ADC_EMR : (ADC Offset: 0x40) Extended Mode Register -------- */</span>
<a name="l00553"></a>00553 <span class="preprocessor">#define ADC_EMR_CMPMODE_Pos 0</span>
<a name="l00554"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf703449b82bffcba75e8541b30de5f66">00554</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMR_CMPMODE_Msk (0x3u &lt;&lt; ADC_EMR_CMPMODE_Pos) </span><span class="comment">/**&lt; \brief (ADC_EMR) Comparison Mode */</span>
<a name="l00555"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gafc58dcda34ea80bcfa480520de2acc6c">00555</a> <span class="preprocessor">#define   ADC_EMR_CMPMODE_LOW (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_EMR) Generates an event when the converted data is lower than the low threshold of the window. */</span>
<a name="l00556"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaa06b9f2934fe3ade623c120288b4dd9a">00556</a> <span class="preprocessor">#define   ADC_EMR_CMPMODE_HIGH (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_EMR) Generates an event when the converted data is higher than the high threshold of the window. */</span>
<a name="l00557"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaed95ada714c2c5d63f358138fd969c7e">00557</a> <span class="preprocessor">#define   ADC_EMR_CMPMODE_IN (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_EMR) Generates an event when the converted data is in the comparison window. */</span>
<a name="l00558"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga1c4f38f75cfa937cb115de563d9009d3">00558</a> <span class="preprocessor">#define   ADC_EMR_CMPMODE_OUT (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_EMR) Generates an event when the converted data is out of the comparison window. */</span>
<a name="l00559"></a>00559 <span class="preprocessor">#define ADC_EMR_CMPSEL_Pos 4</span>
<a name="l00560"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga7a93a367567e2e3ea75ffdfe210cd402">00560</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMR_CMPSEL_Msk (0xfu &lt;&lt; ADC_EMR_CMPSEL_Pos) </span><span class="comment">/**&lt; \brief (ADC_EMR) Comparison Selected Channel */</span>
<a name="l00561"></a>00561 <span class="preprocessor">#define ADC_EMR_CMPSEL(value) ((ADC_EMR_CMPSEL_Msk &amp; ((value) &lt;&lt; ADC_EMR_CMPSEL_Pos)))</span>
<a name="l00562"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga8babbe5c26d6559bdba290bc040296f0">00562</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMR_CMPALL (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_EMR) Compare All Channels */</span>
<a name="l00563"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gacb41b6a01d0d3dddd761c1e0f23a88dc">00563</a> <span class="preprocessor">#define ADC_EMR_TAG (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ADC_EMR) TAG of ADC_LDCR register */</span>
<a name="l00564"></a>00564 <span class="comment">/* -------- ADC_CWR : (ADC Offset: 0x44) Compare Window Register -------- */</span>
<a name="l00565"></a>00565 <span class="preprocessor">#define ADC_CWR_LOWTHRES_Pos 0</span>
<a name="l00566"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae74a652c0c710b1838a3bd9e41f7a392">00566</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CWR_LOWTHRES_Msk (0xfffu &lt;&lt; ADC_CWR_LOWTHRES_Pos) </span><span class="comment">/**&lt; \brief (ADC_CWR) Low Threshold */</span>
<a name="l00567"></a>00567 <span class="preprocessor">#define ADC_CWR_LOWTHRES(value) ((ADC_CWR_LOWTHRES_Msk &amp; ((value) &lt;&lt; ADC_CWR_LOWTHRES_Pos)))</span>
<a name="l00568"></a>00568 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CWR_HIGHTHRES_Pos 16</span>
<a name="l00569"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf5a4a827edbe77a7674af4cbf5a8d9e9">00569</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CWR_HIGHTHRES_Msk (0xfffu &lt;&lt; ADC_CWR_HIGHTHRES_Pos) </span><span class="comment">/**&lt; \brief (ADC_CWR) High Threshold */</span>
<a name="l00570"></a>00570 <span class="preprocessor">#define ADC_CWR_HIGHTHRES(value) ((ADC_CWR_HIGHTHRES_Msk &amp; ((value) &lt;&lt; ADC_CWR_HIGHTHRES_Pos)))</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="comment">/* -------- ADC_CGR : (ADC Offset: 0x48) Channel Gain Register -------- */</span>
<a name="l00572"></a>00572 <span class="preprocessor">#define ADC_CGR_GAIN0_Pos 0</span>
<a name="l00573"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga065d1610eb354e330032fad436fa85c8">00573</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN0_Msk (0x3u &lt;&lt; ADC_CGR_GAIN0_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 0 */</span>
<a name="l00574"></a>00574 <span class="preprocessor">#define ADC_CGR_GAIN0(value) ((ADC_CGR_GAIN0_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN0_Pos)))</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN1_Pos 2</span>
<a name="l00576"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gac6d2ca121c7d2ce1e5db8ced3f6c7b6e">00576</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN1_Msk (0x3u &lt;&lt; ADC_CGR_GAIN1_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 1 */</span>
<a name="l00577"></a>00577 <span class="preprocessor">#define ADC_CGR_GAIN1(value) ((ADC_CGR_GAIN1_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN1_Pos)))</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN2_Pos 4</span>
<a name="l00579"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga8640bf640ca8dd0f663fd111e50d4a4c">00579</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN2_Msk (0x3u &lt;&lt; ADC_CGR_GAIN2_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 2 */</span>
<a name="l00580"></a>00580 <span class="preprocessor">#define ADC_CGR_GAIN2(value) ((ADC_CGR_GAIN2_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN2_Pos)))</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN3_Pos 6</span>
<a name="l00582"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga6412dc8e0f405e19c731e734c2684865">00582</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN3_Msk (0x3u &lt;&lt; ADC_CGR_GAIN3_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 3 */</span>
<a name="l00583"></a>00583 <span class="preprocessor">#define ADC_CGR_GAIN3(value) ((ADC_CGR_GAIN3_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN3_Pos)))</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN4_Pos 8</span>
<a name="l00585"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gac13e303f238f6ffaf94551643a956077">00585</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN4_Msk (0x3u &lt;&lt; ADC_CGR_GAIN4_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 4 */</span>
<a name="l00586"></a>00586 <span class="preprocessor">#define ADC_CGR_GAIN4(value) ((ADC_CGR_GAIN4_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN4_Pos)))</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN5_Pos 10</span>
<a name="l00588"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga34983fec917863e7a80a95445edfee11">00588</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN5_Msk (0x3u &lt;&lt; ADC_CGR_GAIN5_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 5 */</span>
<a name="l00589"></a>00589 <span class="preprocessor">#define ADC_CGR_GAIN5(value) ((ADC_CGR_GAIN5_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN5_Pos)))</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN6_Pos 12</span>
<a name="l00591"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaca2d2c27899c9813e4f05c7270df9601">00591</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN6_Msk (0x3u &lt;&lt; ADC_CGR_GAIN6_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 6 */</span>
<a name="l00592"></a>00592 <span class="preprocessor">#define ADC_CGR_GAIN6(value) ((ADC_CGR_GAIN6_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN6_Pos)))</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN7_Pos 14</span>
<a name="l00594"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga4b9f57755bb200447ec633ad700a5429">00594</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN7_Msk (0x3u &lt;&lt; ADC_CGR_GAIN7_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 7 */</span>
<a name="l00595"></a>00595 <span class="preprocessor">#define ADC_CGR_GAIN7(value) ((ADC_CGR_GAIN7_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN7_Pos)))</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN8_Pos 16</span>
<a name="l00597"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gab271afe01980ee26496624f48a97ee08">00597</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN8_Msk (0x3u &lt;&lt; ADC_CGR_GAIN8_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 8 */</span>
<a name="l00598"></a>00598 <span class="preprocessor">#define ADC_CGR_GAIN8(value) ((ADC_CGR_GAIN8_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN8_Pos)))</span>
<a name="l00599"></a>00599 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN9_Pos 18</span>
<a name="l00600"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga4fea60b47a1910c6186c5755a4e1cbc8">00600</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN9_Msk (0x3u &lt;&lt; ADC_CGR_GAIN9_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 9 */</span>
<a name="l00601"></a>00601 <span class="preprocessor">#define ADC_CGR_GAIN9(value) ((ADC_CGR_GAIN9_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN9_Pos)))</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN10_Pos 20</span>
<a name="l00603"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf6bc82c0421c3be6648c530b669418e4">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN10_Msk (0x3u &lt;&lt; ADC_CGR_GAIN10_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 10 */</span>
<a name="l00604"></a>00604 <span class="preprocessor">#define ADC_CGR_GAIN10(value) ((ADC_CGR_GAIN10_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN10_Pos)))</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN11_Pos 22</span>
<a name="l00606"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga96b485d7d4d034b9596fd48888c2846b">00606</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN11_Msk (0x3u &lt;&lt; ADC_CGR_GAIN11_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 11 */</span>
<a name="l00607"></a>00607 <span class="preprocessor">#define ADC_CGR_GAIN11(value) ((ADC_CGR_GAIN11_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN11_Pos)))</span>
<a name="l00608"></a>00608 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN12_Pos 24</span>
<a name="l00609"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga3699723e77ec3f1593c6b1cd94e42027">00609</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN12_Msk (0x3u &lt;&lt; ADC_CGR_GAIN12_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 12 */</span>
<a name="l00610"></a>00610 <span class="preprocessor">#define ADC_CGR_GAIN12(value) ((ADC_CGR_GAIN12_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN12_Pos)))</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN13_Pos 26</span>
<a name="l00612"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gad55a2828bb245f7f94793076e844a712">00612</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN13_Msk (0x3u &lt;&lt; ADC_CGR_GAIN13_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 13 */</span>
<a name="l00613"></a>00613 <span class="preprocessor">#define ADC_CGR_GAIN13(value) ((ADC_CGR_GAIN13_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN13_Pos)))</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN14_Pos 28</span>
<a name="l00615"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gab048350601443639142b0ef4ab20f267">00615</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN14_Msk (0x3u &lt;&lt; ADC_CGR_GAIN14_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 14 */</span>
<a name="l00616"></a>00616 <span class="preprocessor">#define ADC_CGR_GAIN14(value) ((ADC_CGR_GAIN14_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN14_Pos)))</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN15_Pos 30</span>
<a name="l00618"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga7e7029ca3a1b9e1666bedb2fd4e5861c">00618</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CGR_GAIN15_Msk (0x3u &lt;&lt; ADC_CGR_GAIN15_Pos) </span><span class="comment">/**&lt; \brief (ADC_CGR) Gain for channel 15 */</span>
<a name="l00619"></a>00619 <span class="preprocessor">#define ADC_CGR_GAIN15(value) ((ADC_CGR_GAIN15_Msk &amp; ((value) &lt;&lt; ADC_CGR_GAIN15_Pos)))</span>
<a name="l00620"></a>00620 <span class="preprocessor"></span><span class="comment">/* -------- ADC_COR : (ADC Offset: 0x4C) Channel Offset Register -------- */</span>
<a name="l00621"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga64a87035db317d211b1d983e84686014">00621</a> <span class="preprocessor">#define ADC_COR_OFF0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 0 */</span>
<a name="l00622"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga71045094971e769c282328914c9eaeda">00622</a> <span class="preprocessor">#define ADC_COR_OFF1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 1 */</span>
<a name="l00623"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga0baa08e129109a415a5bc22e2d8c7c3b">00623</a> <span class="preprocessor">#define ADC_COR_OFF2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 2 */</span>
<a name="l00624"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gafd88797c9537290149e702a4f0332477">00624</a> <span class="preprocessor">#define ADC_COR_OFF3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 3 */</span>
<a name="l00625"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaac18f94408aac4b8b8549b03578b99ad">00625</a> <span class="preprocessor">#define ADC_COR_OFF4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 4 */</span>
<a name="l00626"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga39786952cc76bc66f9835c8e1fa3fc79">00626</a> <span class="preprocessor">#define ADC_COR_OFF5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 5 */</span>
<a name="l00627"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga66cbc3840adc8b4395538c2aaecf9a19">00627</a> <span class="preprocessor">#define ADC_COR_OFF6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 6 */</span>
<a name="l00628"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga129e53e682474c545208af7885175a54">00628</a> <span class="preprocessor">#define ADC_COR_OFF7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 7 */</span>
<a name="l00629"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga7ecab4bc925f26ef52b858d750e1f6b5">00629</a> <span class="preprocessor">#define ADC_COR_OFF8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 8 */</span>
<a name="l00630"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga4003b8d635b8b85591467612946e1162">00630</a> <span class="preprocessor">#define ADC_COR_OFF9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 9 */</span>
<a name="l00631"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga80ac4a1f8271da3db67fd44a21ad161a">00631</a> <span class="preprocessor">#define ADC_COR_OFF10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 10 */</span>
<a name="l00632"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga1dc48723bd1d4d51a6e53f1c84421e3b">00632</a> <span class="preprocessor">#define ADC_COR_OFF11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 11 */</span>
<a name="l00633"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gac1879606a9e808ab84db26d1849a1008">00633</a> <span class="preprocessor">#define ADC_COR_OFF12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 12 */</span>
<a name="l00634"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gafd58fd457dd76a43396635c10db082d7">00634</a> <span class="preprocessor">#define ADC_COR_OFF13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 13 */</span>
<a name="l00635"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae5aa503eb9b51402c1509010d5cae1d1">00635</a> <span class="preprocessor">#define ADC_COR_OFF14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 14 */</span>
<a name="l00636"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gabfa4a6fc3b6679cab64d717463f11eb2">00636</a> <span class="preprocessor">#define ADC_COR_OFF15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (ADC_COR) Offset for channel 15 */</span>
<a name="l00637"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga15cd34c4519e0f946a0f992560b2f07f">00637</a> <span class="preprocessor">#define ADC_COR_DIFF0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 0 */</span>
<a name="l00638"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga502ccd81be30fc4ec4cb77f5db733a1e">00638</a> <span class="preprocessor">#define ADC_COR_DIFF1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 1 */</span>
<a name="l00639"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gab1cde6984f10a5599c3c29f9b0f99fd7">00639</a> <span class="preprocessor">#define ADC_COR_DIFF2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 2 */</span>
<a name="l00640"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gab704fc3db60e104d110b4f5d08c9438e">00640</a> <span class="preprocessor">#define ADC_COR_DIFF3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 3 */</span>
<a name="l00641"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf87775129accf3dd90fa6f46647438c3">00641</a> <span class="preprocessor">#define ADC_COR_DIFF4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 4 */</span>
<a name="l00642"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga93f21539e4b073755c4c8ff4503864f1">00642</a> <span class="preprocessor">#define ADC_COR_DIFF5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 5 */</span>
<a name="l00643"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gab0dff596e4c989777e9cdf4b8c9e209b">00643</a> <span class="preprocessor">#define ADC_COR_DIFF6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 6 */</span>
<a name="l00644"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga729bc3a16a87ec2093e933344769cb89">00644</a> <span class="preprocessor">#define ADC_COR_DIFF7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 7 */</span>
<a name="l00645"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gafe9313d1badb7c54d69a9f9a278a64c1">00645</a> <span class="preprocessor">#define ADC_COR_DIFF8 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 8 */</span>
<a name="l00646"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga4215fa31c3ad58470d396edf75ffc495">00646</a> <span class="preprocessor">#define ADC_COR_DIFF9 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 9 */</span>
<a name="l00647"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga900773049425bd0e4f11d47700bb8d9f">00647</a> <span class="preprocessor">#define ADC_COR_DIFF10 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 10 */</span>
<a name="l00648"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga01039bd9bb7bc97bc07ce5e4b1ac7d4d">00648</a> <span class="preprocessor">#define ADC_COR_DIFF11 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 11 */</span>
<a name="l00649"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gabc04766241fb334a5813851bc81316e9">00649</a> <span class="preprocessor">#define ADC_COR_DIFF12 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 12 */</span>
<a name="l00650"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga60a44f81615b232fefef9707f978ea9e">00650</a> <span class="preprocessor">#define ADC_COR_DIFF13 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 13 */</span>
<a name="l00651"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae83f573336ebad1320bf2cbfbc8120cd">00651</a> <span class="preprocessor">#define ADC_COR_DIFF14 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 14 */</span>
<a name="l00652"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga961bb3f19784fc17fedd352ee329f577">00652</a> <span class="preprocessor">#define ADC_COR_DIFF15 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (ADC_COR) Differential inputs for channel 15 */</span>
<a name="l00653"></a>00653 <span class="comment">/* -------- ADC_CDR[16] : (ADC Offset: 0x50) Channel Data Register -------- */</span>
<a name="l00654"></a>00654 <span class="preprocessor">#define ADC_CDR_DATA_Pos 0</span>
<a name="l00655"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga07047308e332017d78073f835a310a3f">00655</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR_DATA_Msk (0x3ffu &lt;&lt; ADC_CDR_DATA_Pos) </span><span class="comment">/**&lt; \brief (ADC_CDR[16]) Converted Data */</span>
<a name="l00656"></a>00656 <span class="comment">/* -------- ADC_ACR : (ADC Offset: 0x94) Analog Control Register -------- */</span>
<a name="l00657"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga96c5334bc79c2fd5e41e6f18c6670b11">00657</a> <span class="preprocessor">#define ADC_ACR_TSON (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_ACR) Temperature Sensor On */</span>
<a name="l00658"></a>00658 <span class="preprocessor">#define ADC_ACR_IBCTL_Pos 8</span>
<a name="l00659"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga6a82be1ce289853f22b10d8d33f39938">00659</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ACR_IBCTL_Msk (0x3u &lt;&lt; ADC_ACR_IBCTL_Pos) </span><span class="comment">/**&lt; \brief (ADC_ACR) ADC Bias Current Control */</span>
<a name="l00660"></a>00660 <span class="preprocessor">#define ADC_ACR_IBCTL(value) ((ADC_ACR_IBCTL_Msk &amp; ((value) &lt;&lt; ADC_ACR_IBCTL_Pos)))</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="comment">/* -------- ADC_WPMR : (ADC Offset: 0xE4) Write Protect Mode Register -------- */</span>
<a name="l00662"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga44a7d44b7a8a0e6a73ee208b42336973">00662</a> <span class="preprocessor">#define ADC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_WPMR) Write Protect Enable */</span>
<a name="l00663"></a>00663 <span class="preprocessor">#define ADC_WPMR_WPKEY_Pos 8</span>
<a name="l00664"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga7ab2320303b87a43a42735f8325578e1">00664</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; ADC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (ADC_WPMR) Write Protect KEY */</span>
<a name="l00665"></a>00665 <span class="preprocessor">#define ADC_WPMR_WPKEY(value) ((ADC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; ADC_WPMR_WPKEY_Pos)))</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="comment">/* -------- ADC_WPSR : (ADC Offset: 0xE8) Write Protect Status Register -------- */</span>
<a name="l00667"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae3a94ad5164df1617fe19b7bac8b769f">00667</a> <span class="preprocessor">#define ADC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_WPSR) Write Protect Violation Status */</span>
<a name="l00668"></a>00668 <span class="preprocessor">#define ADC_WPSR_WPVSRC_Pos 8</span>
<a name="l00669"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga958e8881aff49396a051275f59640a7a">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; ADC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (ADC_WPSR) Write Protect Violation Source */</span>
<a name="l00670"></a>00670 <span class="comment">/* -------- ADC_RPR : (ADC Offset: 0x100) Receive Pointer Register -------- */</span>
<a name="l00671"></a>00671 <span class="preprocessor">#define ADC_RPR_RXPTR_Pos 0</span>
<a name="l00672"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gac91d898a78fe2ba1983f7a349ea67fb8">00672</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; ADC_RPR_RXPTR_Pos) </span><span class="comment">/**&lt; \brief (ADC_RPR) Receive Pointer Register */</span>
<a name="l00673"></a>00673 <span class="preprocessor">#define ADC_RPR_RXPTR(value) ((ADC_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; ADC_RPR_RXPTR_Pos)))</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span><span class="comment">/* -------- ADC_RCR : (ADC Offset: 0x104) Receive Counter Register -------- */</span>
<a name="l00675"></a>00675 <span class="preprocessor">#define ADC_RCR_RXCTR_Pos 0</span>
<a name="l00676"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gaf7366f04997f1d90fba2c5181cc1cf85">00676</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RCR_RXCTR_Msk (0xffffu &lt;&lt; ADC_RCR_RXCTR_Pos) </span><span class="comment">/**&lt; \brief (ADC_RCR) Receive Counter Register */</span>
<a name="l00677"></a>00677 <span class="preprocessor">#define ADC_RCR_RXCTR(value) ((ADC_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; ADC_RCR_RXCTR_Pos)))</span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="comment">/* -------- ADC_TPR : (ADC Offset: 0x108) Transmit Pointer Register -------- */</span>
<a name="l00679"></a>00679 <span class="preprocessor">#define ADC_TPR_TXPTR_Pos 0</span>
<a name="l00680"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gab8f19ee103188711090d512bb0ff29a8">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; ADC_TPR_TXPTR_Pos) </span><span class="comment">/**&lt; \brief (ADC_TPR) Transmit Counter Register */</span>
<a name="l00681"></a>00681 <span class="preprocessor">#define ADC_TPR_TXPTR(value) ((ADC_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; ADC_TPR_TXPTR_Pos)))</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="comment">/* -------- ADC_TCR : (ADC Offset: 0x10C) Transmit Counter Register -------- */</span>
<a name="l00683"></a>00683 <span class="preprocessor">#define ADC_TCR_TXCTR_Pos 0</span>
<a name="l00684"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga534a30c35add8709ec62dc4541d8c641">00684</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TCR_TXCTR_Msk (0xffffu &lt;&lt; ADC_TCR_TXCTR_Pos) </span><span class="comment">/**&lt; \brief (ADC_TCR) Transmit Counter Register */</span>
<a name="l00685"></a>00685 <span class="preprocessor">#define ADC_TCR_TXCTR(value) ((ADC_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; ADC_TCR_TXCTR_Pos)))</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span><span class="comment">/* -------- ADC_RNPR : (ADC Offset: 0x110) Receive Next Pointer Register -------- */</span>
<a name="l00687"></a>00687 <span class="preprocessor">#define ADC_RNPR_RXNPTR_Pos 0</span>
<a name="l00688"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga947049d632d07d37d6e0e192ee2cf731">00688</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; ADC_RNPR_RXNPTR_Pos) </span><span class="comment">/**&lt; \brief (ADC_RNPR) Receive Next Pointer */</span>
<a name="l00689"></a>00689 <span class="preprocessor">#define ADC_RNPR_RXNPTR(value) ((ADC_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; ADC_RNPR_RXNPTR_Pos)))</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span><span class="comment">/* -------- ADC_RNCR : (ADC Offset: 0x114) Receive Next Counter Register -------- */</span>
<a name="l00691"></a>00691 <span class="preprocessor">#define ADC_RNCR_RXNCTR_Pos 0</span>
<a name="l00692"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga3363d76a7a676c2e963d713d8bc28ecb">00692</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; ADC_RNCR_RXNCTR_Pos) </span><span class="comment">/**&lt; \brief (ADC_RNCR) Receive Next Counter */</span>
<a name="l00693"></a>00693 <span class="preprocessor">#define ADC_RNCR_RXNCTR(value) ((ADC_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; ADC_RNCR_RXNCTR_Pos)))</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="comment">/* -------- ADC_TNPR : (ADC Offset: 0x118) Transmit Next Pointer Register -------- */</span>
<a name="l00695"></a>00695 <span class="preprocessor">#define ADC_TNPR_TXNPTR_Pos 0</span>
<a name="l00696"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae8d6b5ed32af45b2748f58228ce67016">00696</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; ADC_TNPR_TXNPTR_Pos) </span><span class="comment">/**&lt; \brief (ADC_TNPR) Transmit Next Pointer */</span>
<a name="l00697"></a>00697 <span class="preprocessor">#define ADC_TNPR_TXNPTR(value) ((ADC_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; ADC_TNPR_TXNPTR_Pos)))</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="comment">/* -------- ADC_TNCR : (ADC Offset: 0x11C) Transmit Next Counter Register -------- */</span>
<a name="l00699"></a>00699 <span class="preprocessor">#define ADC_TNCR_TXNCTR_Pos 0</span>
<a name="l00700"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga426de96e39c2c555f7e23db3776b4be3">00700</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; ADC_TNCR_TXNCTR_Pos) </span><span class="comment">/**&lt; \brief (ADC_TNCR) Transmit Counter Next */</span>
<a name="l00701"></a>00701 <span class="preprocessor">#define ADC_TNCR_TXNCTR(value) ((ADC_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; ADC_TNCR_TXNCTR_Pos)))</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span><span class="comment">/* -------- ADC_PTCR : (ADC Offset: 0x120) Transfer Control Register -------- */</span>
<a name="l00703"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga294ddaec33a01827c9d46f22c55a3e47">00703</a> <span class="preprocessor">#define ADC_PTCR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_PTCR) Receiver Transfer Enable */</span>
<a name="l00704"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gae670050b92e98252d63752b605fe2425">00704</a> <span class="preprocessor">#define ADC_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_PTCR) Receiver Transfer Disable */</span>
<a name="l00705"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga2e6878b2587b0b9018801caa94d55c4c">00705</a> <span class="preprocessor">#define ADC_PTCR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_PTCR) Transmitter Transfer Enable */</span>
<a name="l00706"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga5f9f95322f3338a5f042268cc7011ed4">00706</a> <span class="preprocessor">#define ADC_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_PTCR) Transmitter Transfer Disable */</span>
<a name="l00707"></a>00707 <span class="comment">/* -------- ADC_PTSR : (ADC Offset: 0x124) Transfer Status Register -------- */</span>
<a name="l00708"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#ga6d85a156502d7eebd5856471e1445afd">00708</a> <span class="preprocessor">#define ADC_PTSR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_PTSR) Receiver Transfer Enable */</span>
<a name="l00709"></a><a class="code" href="group___s_a_m3_s___a_d_c.html#gacb9c2eb9b682085787bd67cf087b78a9">00709</a> <span class="preprocessor">#define ADC_PTSR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_PTSR) Transmitter Transfer Enable */</span>
<a name="l00710"></a>00710 <span class="comment"></span>
<a name="l00711"></a>00711 <span class="comment">/*@}*/</span>
<a name="l00712"></a>00712 
<a name="l00713"></a>00713 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00714"></a>00714 <span class="comment">/**  SOFTWARE API DEFINITION FOR Chip Identifier */</span>
<a name="l00715"></a>00715 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00716"></a>00716 <span class="comment">/** \addtogroup SAM3S_CHIPID Chip Identifier */</span><span class="comment"></span>
<a name="l00717"></a>00717 <span class="comment">/*@{*/</span>
<a name="l00718"></a>00718 
<a name="l00719"></a>00719 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l00720"></a>00720 <span class="preprocessor"></span><span class="comment">/** \brief Chipid hardware registers */</span>
<a name="l00721"></a><a class="code" href="struct_chipid.html">00721</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00722"></a><a class="code" href="struct_chipid.html#a5486a4be99e06baa8c17162b6426413c">00722</a>   RoReg CHIPID_CIDR; <span class="comment">/**&lt; \brief (Chipid Offset: 0x0) Chip ID Register */</span>
<a name="l00723"></a><a class="code" href="struct_chipid.html#ab0320276d61ad05bb4e9006c82fcddf3">00723</a>   RoReg CHIPID_EXID; <span class="comment">/**&lt; \brief (Chipid Offset: 0x4) Chip ID Extension Register */</span>
<a name="l00724"></a>00724 } <a class="code" href="struct_chipid.html" title="Chipid hardware registers.">Chipid</a>;
<a name="l00725"></a>00725 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l00726"></a>00726 <span class="comment">/* -------- CHIPID_CIDR : (CHIPID Offset: 0x0) Chip ID Register -------- */</span>
<a name="l00727"></a>00727 <span class="preprocessor">#define CHIPID_CIDR_VERSION_Pos 0</span>
<a name="l00728"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gab05c2c91d06ae657beafa04a6901d285">00728</a> <span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_VERSION_Msk (0x1fu &lt;&lt; CHIPID_CIDR_VERSION_Pos) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) Version of the Device */</span>
<a name="l00729"></a>00729 <span class="preprocessor">#define CHIPID_CIDR_EPROC_Pos 5</span>
<a name="l00730"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga076d7a9474f486e172606f6d8135c8c2">00730</a> <span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_EPROC_Msk (0x7u &lt;&lt; CHIPID_CIDR_EPROC_Pos) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) Embedded Processor */</span>
<a name="l00731"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga49f946d2bbd156c896f830c8607401fc">00731</a> <span class="preprocessor">#define   CHIPID_CIDR_EPROC_ARM946ES (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) ARM946ES */</span>
<a name="l00732"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga7ad3728ee7b6d2f40440f056101f2a34">00732</a> <span class="preprocessor">#define   CHIPID_CIDR_EPROC_ARM7TDMI (0x2u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) ARM7TDMI */</span>
<a name="l00733"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gac8116b4743dd4c8a3998718ed53a318b">00733</a> <span class="preprocessor">#define   CHIPID_CIDR_EPROC_CM3 (0x3u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) Cortex-M3 */</span>
<a name="l00734"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gad3a37027477cef91476867812fa36026">00734</a> <span class="preprocessor">#define   CHIPID_CIDR_EPROC_ARM920T (0x4u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) ARM920T */</span>
<a name="l00735"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga5fb721cdcf6e6d3f1a1589e57663982d">00735</a> <span class="preprocessor">#define   CHIPID_CIDR_EPROC_ARM926EJS (0x5u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) ARM926EJS */</span>
<a name="l00736"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gafde23432eab159ace8edb1261b970d53">00736</a> <span class="preprocessor">#define   CHIPID_CIDR_EPROC_CA5 (0x6u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) Cortex-A5 */</span>
<a name="l00737"></a>00737 <span class="preprocessor">#define CHIPID_CIDR_NVPSIZ_Pos 8</span>
<a name="l00738"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga59ebf3b7d7a928eb5f0d1099488c041a">00738</a> <span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_NVPSIZ_Msk (0xfu &lt;&lt; CHIPID_CIDR_NVPSIZ_Pos) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) Nonvolatile Program Memory Size */</span>
<a name="l00739"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga4d80f1a7c416f725291812cecdb6c746">00739</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ_NONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) None */</span>
<a name="l00740"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gabb5389a3e4dac81335e6dac051f05eb8">00740</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ_8K (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 8K bytes */</span>
<a name="l00741"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga622b06401ed0e35e67c98698eebd250c">00741</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ_16K (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 16K bytes */</span>
<a name="l00742"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga4484e552dcadd1d76e219c648e09e27b">00742</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ_32K (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 32K bytes */</span>
<a name="l00743"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gaebdfcd0eb7ad750661ea69ef22535cc2">00743</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ_64K (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 64K bytes */</span>
<a name="l00744"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga94abff48d5278a966217940fd0d09b0d">00744</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ_128K (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 128K bytes */</span>
<a name="l00745"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gadf3a2783d5ba906e38b3885f3b7d4584">00745</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ_256K (0x9u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 256K bytes */</span>
<a name="l00746"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga4fb920333633866e6636fc7808f234d0">00746</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ_512K (0xAu &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 512K bytes */</span>
<a name="l00747"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga414421a4f05d5c994f19015f73c5ce50">00747</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ_1024K (0xCu &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 1024K bytes */</span>
<a name="l00748"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gab9e08049390b8e5cbd0e90c1f7b99141">00748</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ_2048K (0xEu &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 2048K bytes */</span>
<a name="l00749"></a>00749 <span class="preprocessor">#define CHIPID_CIDR_NVPSIZ2_Pos 12</span>
<a name="l00750"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga78add98501795309910d3611fab3e33e">00750</a> <span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_NVPSIZ2_Msk (0xfu &lt;&lt; CHIPID_CIDR_NVPSIZ2_Pos) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR)  */</span>
<a name="l00751"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga6badf7c5aee1e6c467ecdc16e1e498b4">00751</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ2_NONE (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) None */</span>
<a name="l00752"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga00ec5a97f2749e26260902751490e74c">00752</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ2_8K (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 8K bytes */</span>
<a name="l00753"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga34637a1f04e029dc14f985f82ec5dbe5">00753</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ2_16K (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 16K bytes */</span>
<a name="l00754"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga128cf059d0c391412c20779480dca337">00754</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ2_32K (0x3u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 32K bytes */</span>
<a name="l00755"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gac029052478a4b4d0cd2b0dcbdc24b2af">00755</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ2_64K (0x5u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 64K bytes */</span>
<a name="l00756"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gafb56be894468a9d59b9730c5c0e0cd71">00756</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ2_128K (0x7u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 128K bytes */</span>
<a name="l00757"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga59fdea7976b21b5c33c6659061cd72cf">00757</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ2_256K (0x9u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 256K bytes */</span>
<a name="l00758"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga1385dd319d99e63d8a96409bd8bf970f">00758</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ2_512K (0xAu &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 512K bytes */</span>
<a name="l00759"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gae916ed64d3bff91a988303962da7b401">00759</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ2_1024K (0xCu &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 1024K bytes */</span>
<a name="l00760"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga16a03f7c60c2f7d6022fef45a18ce4c9">00760</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPSIZ2_2048K (0xEu &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 2048K bytes */</span>
<a name="l00761"></a>00761 <span class="preprocessor">#define CHIPID_CIDR_SRAMSIZ_Pos 16</span>
<a name="l00762"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gaee422ebd18be420d9d2367ea10595d9c">00762</a> <span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_SRAMSIZ_Msk (0xfu &lt;&lt; CHIPID_CIDR_SRAMSIZ_Pos) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) Internal SRAM Size */</span>
<a name="l00763"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga12e8003da5ea91c12deaf8e9507cf161">00763</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_48K (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 48K bytes */</span>
<a name="l00764"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga48d070c4c00bb611053403ef3f2bad7b">00764</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_1K (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 1K bytes */</span>
<a name="l00765"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gad0461b9b4ddca6917db7378625ae0a02">00765</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_2K (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 2K bytes */</span>
<a name="l00766"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga1d4d5ad409143f9972f5196206fd4309">00766</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_6K (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 6K bytes */</span>
<a name="l00767"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gab168cbc0ab788283f5e66d1941ac1580">00767</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_112K (0x4u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 112K bytes */</span>
<a name="l00768"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga9aad82f9a45a8ab573d1f4ea248c0cde">00768</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_4K (0x5u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 4K bytes */</span>
<a name="l00769"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gaced4f2e0680279490e9bd3f8f13b6e07">00769</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_80K (0x6u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 80K bytes */</span>
<a name="l00770"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gabc5e0c1839eb0bfd2023c55c4256ae1a">00770</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_160K (0x7u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 160K bytes */</span>
<a name="l00771"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga703f52f5379b34c59fb97feb918a8ec9">00771</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_8K (0x8u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 8K bytes */</span>
<a name="l00772"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga382def1c8193b6d0e88e68d1ac7e10a7">00772</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_16K (0x9u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 16K bytes */</span>
<a name="l00773"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga6c00147a498fb4941a7f89c17d1af244">00773</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_32K (0xAu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 32K bytes */</span>
<a name="l00774"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gaffc72af8c9c75fe75467271d14275ca1">00774</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_64K (0xBu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 64K bytes */</span>
<a name="l00775"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga05f440e74bbf2d04e55c269cfc50573c">00775</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_128K (0xCu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 128K bytes */</span>
<a name="l00776"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga4482b9129b936b7ff904ac86196ec758">00776</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_256K (0xDu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 256K bytes */</span>
<a name="l00777"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gadc2dd49412a89e4ea434444f9b6c2cab">00777</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_96K (0xEu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 96K bytes */</span>
<a name="l00778"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga7d25ceaca0ff74511a832cd407af45d9">00778</a> <span class="preprocessor">#define   CHIPID_CIDR_SRAMSIZ_512K (0xFu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) 512K bytes */</span>
<a name="l00779"></a>00779 <span class="preprocessor">#define CHIPID_CIDR_ARCH_Pos 20</span>
<a name="l00780"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gaf2aeab5523a67b55d5f2fa7972039341">00780</a> <span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_ARCH_Msk (0xffu &lt;&lt; CHIPID_CIDR_ARCH_Pos) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) Architecture Identifier */</span>
<a name="l00781"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga1849ff7de0ba011129416ea83e2a4069">00781</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91SAM9xx (0x19u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91SAM9xx Series */</span>
<a name="l00782"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gae16bea22831c7314b47a5c47d7c88969">00782</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91SAM9XExx (0x29u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91SAM9XExx Series */</span>
<a name="l00783"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga74c821299ad2dafd879156ddecee543c">00783</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91x34 (0x34u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91x34 Series */</span>
<a name="l00784"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gaaca56e516fa7cf223679e322ffa751c9">00784</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_CAP7 (0x37u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) CAP7 Series */</span>
<a name="l00785"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga4efdd75e70d9f293ad3e57d83cdc2083">00785</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_CAP9 (0x39u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) CAP9 Series */</span>
<a name="l00786"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga6704acd76dc99cc8a650f83515ae279e">00786</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_CAP11 (0x3Bu &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) CAP11 Series */</span>
<a name="l00787"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga55f2ec3f9c2d806ea096af44aa056ed2">00787</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91x40 (0x40u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91x40 Series */</span>
<a name="l00788"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga8c01ac6de0d09e1155a721d143a4194c">00788</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91x42 (0x42u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91x42 Series */</span>
<a name="l00789"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga77e4922fda0a9efbbfca03218762235b">00789</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91x55 (0x55u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91x55 Series */</span>
<a name="l00790"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gaa6c31e682a5d2ccdd507f3bc172abdbd">00790</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91SAM7Axx (0x60u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91SAM7Axx Series */</span>
<a name="l00791"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga9769feaee391f4cb95549dd375f9f675">00791</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91SAM7AQxx (0x61u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91SAM7AQxx Series */</span>
<a name="l00792"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga393f3f43f4d3d265aabaf2013e070fdd">00792</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91x63 (0x63u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91x63 Series */</span>
<a name="l00793"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gaeb459716db11250838c81fce2ab64a55">00793</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91SAM7Sxx (0x70u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91SAM7Sxx Series */</span>
<a name="l00794"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga06fc0693bb4d2b0612ae0e767ec94835">00794</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91SAM7XCxx (0x71u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91SAM7XCxx Series */</span>
<a name="l00795"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gaa7a34305e1855a556f0caccda85a9f14">00795</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91SAM7SExx (0x72u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91SAM7SExx Series */</span>
<a name="l00796"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga4253bd7bf906f213c9e2df131602950c">00796</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91SAM7Lxx (0x73u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91SAM7Lxx Series */</span>
<a name="l00797"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga3edb147cd5809964ac9e44940fe3228d">00797</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91SAM7Xxx (0x75u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91SAM7Xxx Series */</span>
<a name="l00798"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga9b9d2f6f6d878ad95b29129ad0a02aec">00798</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91SAM7SLxx (0x76u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91SAM7SLxx Series */</span>
<a name="l00799"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga84658fe958eb2b6bce076e4786521514">00799</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3UxC (0x80u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3UxC Series (100-pin version) */</span>
<a name="l00800"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga9cc3e51f1fcdde66c5129d3064ccd114">00800</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3UxE (0x81u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3UxE Series (144-pin version) */</span>
<a name="l00801"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga60502fa6b5c676b978f4c5d7af9be0f5">00801</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3AxC (0x83u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3AxC Series (100-pin version) */</span>
<a name="l00802"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gabb7a6be32ab83bb34a4f64320e6b7532">00802</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3XxC (0x84u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3XxC Series (100-pin version) */</span>
<a name="l00803"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga3bb90cdc3642dac7cfc431f424d32068">00803</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3XxE (0x85u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3XxE Series (144-pin version) */</span>
<a name="l00804"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gac64e049116666d859c4bd0d0c9dc0d6a">00804</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3XxG (0x86u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3XxG Series (208/217-pin version) */</span>
<a name="l00805"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gac52792b2016fb9a3f6e496595a3bd88d">00805</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3SxA (0x88u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3SxA Series (48-pin version) */</span>
<a name="l00806"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gaa55c719fa020d230fb0c4ad62499126c">00806</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3SxB (0x89u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3SxB Series (64-pin version) */</span>
<a name="l00807"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga2b690aad1c9263aedb23be7e9cf2a534">00807</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3SxC (0x8Au &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3SxC Series (100-pin version) */</span>
<a name="l00808"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga6325b9430c16df2b35565dffeef3c25b">00808</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT91x92 (0x92u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT91x92 Series */</span>
<a name="l00809"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga649c055ab53c3c7112765bc666c55e0e">00809</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3NxA (0x93u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3NxA Series (48-pin version) */</span>
<a name="l00810"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga6a3db0fd36cac36d7610533a29f3c7ca">00810</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3NxB (0x94u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3NxB Series (64-pin version) */</span>
<a name="l00811"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga20afd11429c7098b18b63dc1e9c8322f">00811</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3NxC (0x95u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3NxC Series (100-pin version) */</span>
<a name="l00812"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga4680f01b800c5e567705c563e439b56e">00812</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3SDxA (0x98u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3SDxA Series (48-pin version) */</span>
<a name="l00813"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gad217ed31492c9b626abf71123a6dec90">00813</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3SDxB (0x99u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3SDxB Series (64-pin version) */</span>
<a name="l00814"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gab62b8c86aa08a0b529aa217da66f1d2a">00814</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM3SDxC (0x9Au &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM3SDxC Series (100-pin version) */</span>
<a name="l00815"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga1a47ba83cecc996a693b7902298cab1d">00815</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_SAM5A (0xA5u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SAM5A */</span>
<a name="l00816"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gab124a28c307f08aa8c8950c30b63c741">00816</a> <span class="preprocessor">#define   CHIPID_CIDR_ARCH_AT75Cxx (0xF0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) AT75Cxx Series */</span>
<a name="l00817"></a>00817 <span class="preprocessor">#define CHIPID_CIDR_NVPTYP_Pos 28</span>
<a name="l00818"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gaedbb2a71b7c9e8355c104f7ff766f9c1">00818</a> <span class="preprocessor"></span><span class="preprocessor">#define CHIPID_CIDR_NVPTYP_Msk (0x7u &lt;&lt; CHIPID_CIDR_NVPTYP_Pos) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) Nonvolatile Program Memory Type */</span>
<a name="l00819"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gad620cb8163ebab410f879fc31bb26e64">00819</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPTYP_ROM (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) ROM */</span>
<a name="l00820"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga12e5f2f05faefb895d55a1783ca064f9">00820</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPTYP_ROMLESS (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) ROMless or on-chip Flash */</span>
<a name="l00821"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gac28458a3d0b762945ce94712cc4aadbe">00821</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPTYP_FLASH (0x2u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) Embedded Flash Memory */</span>
<a name="l00822"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga634b5f1e95d8f2bc88bac84681a2473a">00822</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPTYP_ROM_FLASH (0x3u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) ROM and Embedded Flash MemoryNVPSIZ is ROM size NVPSIZ2 is Flash size */</span>
<a name="l00823"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#ga575b3132444839bd1b352c7a3bf55cc1">00823</a> <span class="preprocessor">#define   CHIPID_CIDR_NVPTYP_SRAM (0x4u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) SRAM emulating ROM */</span>
<a name="l00824"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gad46ce584bd41b201a6d2d0a3bbc9a50e">00824</a> <span class="preprocessor">#define CHIPID_CIDR_EXT (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (CHIPID_CIDR) Extension Flag */</span>
<a name="l00825"></a>00825 <span class="comment">/* -------- CHIPID_EXID : (CHIPID Offset: 0x4) Chip ID Extension Register -------- */</span>
<a name="l00826"></a>00826 <span class="preprocessor">#define CHIPID_EXID_EXID_Pos 0</span>
<a name="l00827"></a><a class="code" href="group___s_a_m3_s___c_h_i_p_i_d.html#gadf053c76c620ad0b0ba7e71d7bf7933b">00827</a> <span class="preprocessor"></span><span class="preprocessor">#define CHIPID_EXID_EXID_Msk (0xffffffffu &lt;&lt; CHIPID_EXID_EXID_Pos) </span><span class="comment">/**&lt; \brief (CHIPID_EXID) Chip ID Extension */</span>
<a name="l00828"></a>00828 <span class="comment"></span>
<a name="l00829"></a>00829 <span class="comment">/*@}*/</span>
<a name="l00830"></a>00830 
<a name="l00831"></a>00831 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00832"></a>00832 <span class="comment">/**  SOFTWARE API DEFINITION FOR Cyclic Redundancy Check Calculation Unit */</span>
<a name="l00833"></a>00833 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00834"></a>00834 <span class="comment">/** \addtogroup SAM3S_CRCCU Cyclic Redundancy Check Calculation Unit */</span><span class="comment"></span>
<a name="l00835"></a>00835 <span class="comment">/*@{*/</span>
<a name="l00836"></a>00836 
<a name="l00837"></a>00837 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span><span class="comment">/** \brief Crccu hardware registers */</span>
<a name="l00839"></a><a class="code" href="struct_crccu.html">00839</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00840"></a><a class="code" href="struct_crccu.html#adf73eb120dddb3f84ee39d0cfbeb0077">00840</a>   RwReg CRCCU_DSCR;    <span class="comment">/**&lt; \brief (Crccu Offset: 0x00000000) CRCCU Descriptor Base Register */</span>
<a name="l00841"></a>00841   RwReg Reserved1[1];
<a name="l00842"></a><a class="code" href="struct_crccu.html#ae92835414ac73123d4e4efacc2463981">00842</a>   WoReg CRCCU_DMA_EN;  <span class="comment">/**&lt; \brief (Crccu Offset: 0x00000008) CRCCU DMA Enable Register */</span>
<a name="l00843"></a><a class="code" href="struct_crccu.html#afa43f9cf27bc8c92e55c30b66aa68997">00843</a>   WoReg CRCCU_DMA_DIS; <span class="comment">/**&lt; \brief (Crccu Offset: 0x0000000C) CRCCU DMA Disable Register */</span>
<a name="l00844"></a><a class="code" href="struct_crccu.html#ad357bcce750a70448c2984752b8dd956">00844</a>   RoReg CRCCU_DMA_SR;  <span class="comment">/**&lt; \brief (Crccu Offset: 0x00000010) CRCCU DMA Status Register */</span>
<a name="l00845"></a><a class="code" href="struct_crccu.html#a81a3c6f352675e7a574216e875311910">00845</a>   WoReg CRCCU_DMA_IER; <span class="comment">/**&lt; \brief (Crccu Offset: 0x00000014) CRCCU DMA Interrupt Enable Register */</span>
<a name="l00846"></a><a class="code" href="struct_crccu.html#a115b06d3ed65c52f71439703dbc464f6">00846</a>   WoReg CRCCU_DMA_IDR; <span class="comment">/**&lt; \brief (Crccu Offset: 0x00000018) CRCCU DMA Interrupt Disable Register */</span>
<a name="l00847"></a><a class="code" href="struct_crccu.html#ab9c3b6afe9cbaf35632d976e2f732d67">00847</a>   RoReg CRCCU_DMA_IMR; <span class="comment">/**&lt; \brief (Crccu Offset: 0x0000001C) CRCCU DMA Interrupt Mask Register */</span>
<a name="l00848"></a><a class="code" href="struct_crccu.html#af1d300b5a4d6e516ba42dfcd8fd9297f">00848</a>   RoReg CRCCU_DMA_ISR; <span class="comment">/**&lt; \brief (Crccu Offset: 0x00000020) CRCCU DMA Interrupt Status Register */</span>
<a name="l00849"></a>00849   RwReg Reserved2[4];
<a name="l00850"></a><a class="code" href="struct_crccu.html#ad421e3b8d3419522abefca3f92a0c856">00850</a>   WoReg CRCCU_CR;      <span class="comment">/**&lt; \brief (Crccu Offset: 0x00000034) CRCCU Control Register */</span>
<a name="l00851"></a><a class="code" href="struct_crccu.html#a5df5786c8418c9b4011bc1e4d969d8a0">00851</a>   RwReg CRCCU_MR;      <span class="comment">/**&lt; \brief (Crccu Offset: 0x00000038) CRCCU Mode Register */</span>
<a name="l00852"></a><a class="code" href="struct_crccu.html#adec7cbdb36d268ae3a0c651f91b77b58">00852</a>   RoReg CRCCU_SR;      <span class="comment">/**&lt; \brief (Crccu Offset: 0x0000003C) CRCCU Status Register */</span>
<a name="l00853"></a><a class="code" href="struct_crccu.html#a7e00713152863cf83b20b7bcd55d8684">00853</a>   WoReg CRCCU_IER;     <span class="comment">/**&lt; \brief (Crccu Offset: 0x00000040) CRCCU Interrupt Enable Register */</span>
<a name="l00854"></a><a class="code" href="struct_crccu.html#a6948922efbf25e752e5389cf619f41f8">00854</a>   WoReg CRCCU_IDR;     <span class="comment">/**&lt; \brief (Crccu Offset: 0x00000044) CRCCU Interrupt Disable Register */</span>
<a name="l00855"></a><a class="code" href="struct_crccu.html#a757078f37e094d1fd955335d857a82e0">00855</a>   RoReg CRCCU_IMR;     <span class="comment">/**&lt; \brief (Crccu Offset: 0x00000048) CRCCU Interrupt Mask Register */</span>
<a name="l00856"></a><a class="code" href="struct_crccu.html#a919c845fe8e615a2439eee2cddad6141">00856</a>   RoReg CRCCU_ISR;     <span class="comment">/**&lt; \brief (Crccu Offset: 0x0000004C) CRCCU Interrupt Status Register */</span>
<a name="l00857"></a>00857 } <a class="code" href="struct_crccu.html" title="Crccu hardware registers.">Crccu</a>;
<a name="l00858"></a>00858 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l00859"></a>00859 <span class="comment">/* -------- CRCCU_DSCR : (CRCCU Offset: 0x00000000) CRCCU Descriptor Base Register -------- */</span>
<a name="l00860"></a>00860 <span class="preprocessor">#define CRCCU_DSCR_DSCR_Pos 9</span>
<a name="l00861"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#gac10e6e0d0c08d9186901ec9b7634e3fe">00861</a> <span class="preprocessor"></span><span class="preprocessor">#define CRCCU_DSCR_DSCR_Msk (0x7fffffu &lt;&lt; CRCCU_DSCR_DSCR_Pos) </span><span class="comment">/**&lt; \brief (CRCCU_DSCR) Descriptor Base Address */</span>
<a name="l00862"></a>00862 <span class="preprocessor">#define CRCCU_DSCR_DSCR(value) ((CRCCU_DSCR_DSCR_Msk &amp; ((value) &lt;&lt; CRCCU_DSCR_DSCR_Pos)))</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span><span class="comment">/* -------- CRCCU_DMA_EN : (CRCCU Offset: 0x00000008) CRCCU DMA Enable Register -------- */</span>
<a name="l00864"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#ga6f5ca125cf5182bfcabd5c1468a0cda5">00864</a> <span class="preprocessor">#define CRCCU_DMA_EN_DMAEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CRCCU_DMA_EN) DMA Enable Register */</span>
<a name="l00865"></a>00865 <span class="comment">/* -------- CRCCU_DMA_DIS : (CRCCU Offset: 0x0000000C) CRCCU DMA Disable Register -------- */</span>
<a name="l00866"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#ga3d5d492026c8f3d8e299b1d8031c7994">00866</a> <span class="preprocessor">#define CRCCU_DMA_DIS_DMADIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CRCCU_DMA_DIS) DMA Disable Register */</span>
<a name="l00867"></a>00867 <span class="comment">/* -------- CRCCU_DMA_SR : (CRCCU Offset: 0x00000010) CRCCU DMA Status Register -------- */</span>
<a name="l00868"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#ga1d1e4779443bf65136f2d77d5dadcba1">00868</a> <span class="preprocessor">#define CRCCU_DMA_SR_DMASR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CRCCU_DMA_SR) DMA Status Register */</span>
<a name="l00869"></a>00869 <span class="comment">/* -------- CRCCU_DMA_IER : (CRCCU Offset: 0x00000014) CRCCU DMA Interrupt Enable Register -------- */</span>
<a name="l00870"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#gaa274d56499a414e8064f025145f17cf2">00870</a> <span class="preprocessor">#define CRCCU_DMA_IER_DMAIER (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CRCCU_DMA_IER) Interrupt Enable register */</span>
<a name="l00871"></a>00871 <span class="comment">/* -------- CRCCU_DMA_IDR : (CRCCU Offset: 0x00000018) CRCCU DMA Interrupt Disable Register -------- */</span>
<a name="l00872"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#ga4bd8be1565277c599a970eec2ae474a1">00872</a> <span class="preprocessor">#define CRCCU_DMA_IDR_DMAIDR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CRCCU_DMA_IDR) Interrupt Disable register */</span>
<a name="l00873"></a>00873 <span class="comment">/* -------- CRCCU_DMA_IMR : (CRCCU Offset: 0x0000001C) CRCCU DMA Interrupt Mask Register -------- */</span>
<a name="l00874"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#ga1c7abc67d48f4205308be2fcd8cde09c">00874</a> <span class="preprocessor">#define CRCCU_DMA_IMR_DMAIMR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CRCCU_DMA_IMR) Interrupt Mask Register */</span>
<a name="l00875"></a>00875 <span class="comment">/* -------- CRCCU_DMA_ISR : (CRCCU Offset: 0x00000020) CRCCU DMA Interrupt Status Register -------- */</span>
<a name="l00876"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#ga01eb1268db496e3559a8f7d37d364d8d">00876</a> <span class="preprocessor">#define CRCCU_DMA_ISR_DMAISR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CRCCU_DMA_ISR) Interrupt Status register */</span>
<a name="l00877"></a>00877 <span class="comment">/* -------- CRCCU_CR : (CRCCU Offset: 0x00000034) CRCCU Control Register -------- */</span>
<a name="l00878"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#ga1b82a081291ae58646278eacbb2418a3">00878</a> <span class="preprocessor">#define CRCCU_CR_RESET (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CRCCU_CR) CRC Computation Reset */</span>
<a name="l00879"></a>00879 <span class="comment">/* -------- CRCCU_MR : (CRCCU Offset: 0x00000038) CRCCU Mode Register -------- */</span>
<a name="l00880"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#ga17651df18a893339dd6ea71c4d43dc4a">00880</a> <span class="preprocessor">#define CRCCU_MR_ENABLE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CRCCU_MR) CRC Enable */</span>
<a name="l00881"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#gaa65a71013c14ad001c51549df55c713a">00881</a> <span class="preprocessor">#define CRCCU_MR_COMPARE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (CRCCU_MR) CRC Compare */</span>
<a name="l00882"></a>00882 <span class="preprocessor">#define CRCCU_MR_PTYPE_Pos 2</span>
<a name="l00883"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#gab6d03d09b0a2c2eae131964cb17c06df">00883</a> <span class="preprocessor"></span><span class="preprocessor">#define CRCCU_MR_PTYPE_Msk (0x3u &lt;&lt; CRCCU_MR_PTYPE_Pos) </span><span class="comment">/**&lt; \brief (CRCCU_MR) Primitive Polynomial */</span>
<a name="l00884"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#ga64a3de98f31ba099a8eeca3755e143d6">00884</a> <span class="preprocessor">#define   CRCCU_MR_PTYPE_CCIT8023 (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (CRCCU_MR) Polynom 0x04C11DB7 */</span>
<a name="l00885"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#ga0c8af71bc5ecf89d1a1178c0939593d1">00885</a> <span class="preprocessor">#define   CRCCU_MR_PTYPE_CASTAGNOLI (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (CRCCU_MR) Polynom 0x1EDC6F41 */</span>
<a name="l00886"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#gaeaac5b74999ff221421a34c3b2de8b2f">00886</a> <span class="preprocessor">#define   CRCCU_MR_PTYPE_CCIT16 (0x2u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (CRCCU_MR) Polynom 0x1021 */</span>
<a name="l00887"></a>00887 <span class="preprocessor">#define CRCCU_MR_DIVIDER_Pos 4</span>
<a name="l00888"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#ga2e2e3eecd35cb1baafd03275a64a293c">00888</a> <span class="preprocessor"></span><span class="preprocessor">#define CRCCU_MR_DIVIDER_Msk (0xfu &lt;&lt; CRCCU_MR_DIVIDER_Pos) </span><span class="comment">/**&lt; \brief (CRCCU_MR) Request Divider */</span>
<a name="l00889"></a>00889 <span class="preprocessor">#define CRCCU_MR_DIVIDER(value) ((CRCCU_MR_DIVIDER_Msk &amp; ((value) &lt;&lt; CRCCU_MR_DIVIDER_Pos)))</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="comment">/* -------- CRCCU_SR : (CRCCU Offset: 0x0000003C) CRCCU Status Register -------- */</span>
<a name="l00891"></a>00891 <span class="preprocessor">#define CRCCU_SR_CRC_Pos 0</span>
<a name="l00892"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#gacad690634af077a49f3d8ae77a532805">00892</a> <span class="preprocessor"></span><span class="preprocessor">#define CRCCU_SR_CRC_Msk (0xffffffffu &lt;&lt; CRCCU_SR_CRC_Pos) </span><span class="comment">/**&lt; \brief (CRCCU_SR) Cyclic Redundancy Check Value */</span>
<a name="l00893"></a>00893 <span class="comment">/* -------- CRCCU_IER : (CRCCU Offset: 0x00000040) CRCCU Interrupt Enable Register -------- */</span>
<a name="l00894"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#ga71f01f9fe8c897c07b01cc7f2a08afd0">00894</a> <span class="preprocessor">#define CRCCU_IER_ERRIER (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CRCCU_IER) CRC Error Interrupt Enable */</span>
<a name="l00895"></a>00895 <span class="comment">/* -------- CRCCU_IDR : (CRCCU Offset: 0x00000044) CRCCU Interrupt Disable Register -------- */</span>
<a name="l00896"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#ga25766b094028d97fa884077f1da9a35a">00896</a> <span class="preprocessor">#define CRCCU_IDR_ERRIDR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CRCCU_IDR) CRC Error Interrupt Disable */</span>
<a name="l00897"></a>00897 <span class="comment">/* -------- CRCCU_IMR : (CRCCU Offset: 0x00000048) CRCCU Interrupt Mask Register -------- */</span>
<a name="l00898"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#gadf9d0d58b66767692f48308e4d7d8014">00898</a> <span class="preprocessor">#define CRCCU_IMR_ERRIMR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CRCCU_IMR) CRC Error Interrupt Mask */</span>
<a name="l00899"></a>00899 <span class="comment">/* -------- CRCCU_ISR : (CRCCU Offset: 0x0000004C) CRCCU Interrupt Status Register -------- */</span>
<a name="l00900"></a><a class="code" href="group___s_a_m3_s___c_r_c_c_u.html#gab4a0b17c9a663c94cfe150b4b30c8e84">00900</a> <span class="preprocessor">#define CRCCU_ISR_ERRISR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CRCCU_ISR) CRC Error Interrupt Status */</span>
<a name="l00901"></a>00901 <span class="comment"></span>
<a name="l00902"></a>00902 <span class="comment">/*@}*/</span>
<a name="l00903"></a>00903 
<a name="l00904"></a>00904 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00905"></a>00905 <span class="comment">/**  SOFTWARE API DEFINITION FOR Digital-to-Analog Converter Controller */</span>
<a name="l00906"></a>00906 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00907"></a>00907 <span class="comment">/** \addtogroup SAM3S_DACC Digital-to-Analog Converter Controller */</span><span class="comment"></span>
<a name="l00908"></a>00908 <span class="comment">/*@{*/</span>
<a name="l00909"></a>00909 
<a name="l00910"></a>00910 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l00911"></a>00911 <span class="preprocessor"></span><span class="comment">/** \brief Dacc hardware registers */</span>
<a name="l00912"></a><a class="code" href="struct_dacc.html">00912</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00913"></a><a class="code" href="struct_dacc.html#ac5276244e42e9697e475113f3b9a9548">00913</a>   WoReg DACC_CR;       <span class="comment">/**&lt; \brief (Dacc Offset: 0x00) Control Register */</span>
<a name="l00914"></a><a class="code" href="struct_dacc.html#a4b4f5f81205131d6dd133a7863a278b4">00914</a>   RwReg DACC_MR;       <span class="comment">/**&lt; \brief (Dacc Offset: 0x04) Mode Register */</span>
<a name="l00915"></a>00915   RwReg Reserved1[2];
<a name="l00916"></a><a class="code" href="struct_dacc.html#a40cfecda546bb9dbf62c6bc615c8bb2a">00916</a>   WoReg DACC_CHER;     <span class="comment">/**&lt; \brief (Dacc Offset: 0x10) Channel Enable Register */</span>
<a name="l00917"></a><a class="code" href="struct_dacc.html#a024422202a78c10031d0df21fddc306e">00917</a>   WoReg DACC_CHDR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0x14) Channel Disable Register */</span>
<a name="l00918"></a><a class="code" href="struct_dacc.html#a4a6ed9429fe65bc7b8bd6552df90a71a">00918</a>   RoReg DACC_CHSR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0x18) Channel Status Register */</span>
<a name="l00919"></a>00919   RwReg Reserved2[1];
<a name="l00920"></a><a class="code" href="struct_dacc.html#a097bc0df260b9cd8404b21cb298f66a8">00920</a>   WoReg DACC_CDR;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x20) Conversion Data Register */</span>
<a name="l00921"></a><a class="code" href="struct_dacc.html#a1d008547ca0325efbaf67e20ba854065">00921</a>   WoReg DACC_IER;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x24) Interrupt Enable Register */</span>
<a name="l00922"></a><a class="code" href="struct_dacc.html#a64bddc21bb332218be48a60a25bf09f4">00922</a>   WoReg DACC_IDR;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x28) Interrupt Disable Register */</span>
<a name="l00923"></a><a class="code" href="struct_dacc.html#aac537da3a84247254c2b547df781a893">00923</a>   RoReg DACC_IMR;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x2C) Interrupt Mask Register */</span>
<a name="l00924"></a><a class="code" href="struct_dacc.html#a41dcfdf9185ebd794e9bffd456805a2a">00924</a>   RoReg DACC_ISR;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x30) Interrupt Status Register */</span>
<a name="l00925"></a>00925   RwReg Reserved3[24];
<a name="l00926"></a><a class="code" href="struct_dacc.html#a222ab9f7d63aa4dda23f289f7f79ca3e">00926</a>   RwReg DACC_ACR;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x94) Analog Current Register */</span>
<a name="l00927"></a>00927   RwReg Reserved4[19];
<a name="l00928"></a><a class="code" href="struct_dacc.html#ad371d16c855843b1371ced90c3d648d1">00928</a>   RwReg DACC_WPMR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0xE4) Write Protect Mode register */</span>
<a name="l00929"></a><a class="code" href="struct_dacc.html#a5896bc3cb23fff7a2284cd08cd42a0b3">00929</a>   RoReg DACC_WPSR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0xE8) Write Protect Status register */</span>
<a name="l00930"></a>00930   RwReg Reserved5[5];
<a name="l00931"></a><a class="code" href="struct_dacc.html#a9cda00b4f229069604d42bd66b9102b7">00931</a>   RwReg DACC_RPR;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x100) Receive Pointer Register */</span>
<a name="l00932"></a><a class="code" href="struct_dacc.html#ae5df0fdeff6d8e80b1c34f2129b1526a">00932</a>   RwReg DACC_RCR;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x104) Receive Counter Register */</span>
<a name="l00933"></a><a class="code" href="struct_dacc.html#a8c0bbeaa0fc66d397a5911f47abf8e83">00933</a>   RwReg DACC_TPR;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x108) Transmit Pointer Register */</span>
<a name="l00934"></a><a class="code" href="struct_dacc.html#a0288e4568fd51bbf2acd556e8f47afb8">00934</a>   RwReg DACC_TCR;      <span class="comment">/**&lt; \brief (Dacc Offset: 0x10C) Transmit Counter Register */</span>
<a name="l00935"></a><a class="code" href="struct_dacc.html#ad56fb9953db496739fd2b99455fe631e">00935</a>   RwReg DACC_RNPR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0x110) Receive Next Pointer Register */</span>
<a name="l00936"></a><a class="code" href="struct_dacc.html#a92becdb8d4177f8a193825871f054a35">00936</a>   RwReg DACC_RNCR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0x114) Receive Next Counter Register */</span>
<a name="l00937"></a><a class="code" href="struct_dacc.html#ae77796019008f20cc8d67e59d5258b2b">00937</a>   RwReg DACC_TNPR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0x118) Transmit Next Pointer Register */</span>
<a name="l00938"></a><a class="code" href="struct_dacc.html#a31d7ef8152e287ecda7bff9d0e2950ad">00938</a>   RwReg DACC_TNCR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0x11C) Transmit Next Counter Register */</span>
<a name="l00939"></a><a class="code" href="struct_dacc.html#a81fb6316a0930038257977725ee48302">00939</a>   WoReg DACC_PTCR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0x120) Transfer Control Register */</span>
<a name="l00940"></a><a class="code" href="struct_dacc.html#a0387f268720c3d9fbf3ed2e010632c37">00940</a>   RoReg DACC_PTSR;     <span class="comment">/**&lt; \brief (Dacc Offset: 0x124) Transfer Status Register */</span>
<a name="l00941"></a>00941 } <a class="code" href="struct_dacc.html" title="Dacc hardware registers.">Dacc</a>;
<a name="l00942"></a>00942 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l00943"></a>00943 <span class="comment">/* -------- DACC_CR : (DACC Offset: 0x00) Control Register -------- */</span>
<a name="l00944"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaa8176bc1ae37b9ba55f9033d46d79fa5">00944</a> <span class="preprocessor">#define DACC_CR_SWRST (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_CR) Software Reset */</span>
<a name="l00945"></a>00945 <span class="comment">/* -------- DACC_MR : (DACC Offset: 0x04) Mode Register -------- */</span>
<a name="l00946"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga2e75c0d702b0a67a02fa4daa0df1df67">00946</a> <span class="preprocessor">#define DACC_MR_TRGEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_MR) Trigger Enable */</span>
<a name="l00947"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga53446fbe20913ef66e4b9b3e68c6cb94">00947</a> <span class="preprocessor">#define   DACC_MR_TRGEN_DIS (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_MR) External trigger mode disabled. DACC in free running mode. */</span>
<a name="l00948"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gab56fd868f24029c1156b1240a9b366db">00948</a> <span class="preprocessor">#define   DACC_MR_TRGEN_EN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_MR) External trigger mode enabled. */</span>
<a name="l00949"></a>00949 <span class="preprocessor">#define DACC_MR_TRGSEL_Pos 1</span>
<a name="l00950"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga4b5351b0d1740156b685e2ad9c5f0764">00950</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_TRGSEL_Msk (0x7u &lt;&lt; DACC_MR_TRGSEL_Pos) </span><span class="comment">/**&lt; \brief (DACC_MR) Trigger Selection */</span>
<a name="l00951"></a>00951 <span class="preprocessor">#define DACC_MR_TRGSEL(value) ((DACC_MR_TRGSEL_Msk &amp; ((value) &lt;&lt; DACC_MR_TRGSEL_Pos)))</span>
<a name="l00952"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gae6ede753603ae1989dc7a498acb3edb7">00952</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_WORD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_MR) Word Transfer */</span>
<a name="l00953"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga82a36a3e9b27636296e2581f6729e071">00953</a> <span class="preprocessor">#define   DACC_MR_WORD_HALF (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_MR) Half-Word transfer */</span>
<a name="l00954"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga06595edc9d87dafd8feb60b711040cf2">00954</a> <span class="preprocessor">#define   DACC_MR_WORD_WORD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DACC_MR) Word Transfer */</span>
<a name="l00955"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gab3a0359e11b9aa4053e4049975eac387">00955</a> <span class="preprocessor">#define DACC_MR_SLEEP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DACC_MR) Sleep Mode */</span>
<a name="l00956"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga35b9c985ab9fd7f23afeeef04bc933b5">00956</a> <span class="preprocessor">#define DACC_MR_FASTWKUP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DACC_MR) Fast Wake up Mode */</span>
<a name="l00957"></a>00957 <span class="preprocessor">#define DACC_MR_REFRESH_Pos 8</span>
<a name="l00958"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaef6512477c6a187f7f2a620721014a38">00958</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_REFRESH_Msk (0xffu &lt;&lt; DACC_MR_REFRESH_Pos) </span><span class="comment">/**&lt; \brief (DACC_MR) Refresh Period */</span>
<a name="l00959"></a>00959 <span class="preprocessor">#define DACC_MR_REFRESH(value) ((DACC_MR_REFRESH_Msk &amp; ((value) &lt;&lt; DACC_MR_REFRESH_Pos)))</span>
<a name="l00960"></a>00960 <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_USER_SEL_Pos 16</span>
<a name="l00961"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga6b0bfd15931cd38f49d3f75bad72fbcc">00961</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_USER_SEL_Msk (0x3u &lt;&lt; DACC_MR_USER_SEL_Pos) </span><span class="comment">/**&lt; \brief (DACC_MR) User Channel Selection */</span>
<a name="l00962"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga22dd51931fadd2daabdeb3b7119e6fd1">00962</a> <span class="preprocessor">#define   DACC_MR_USER_SEL_CHANNEL0 (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DACC_MR) Channel 0 */</span>
<a name="l00963"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga066dbe7da2adaaec389d76c47061ffe5">00963</a> <span class="preprocessor">#define   DACC_MR_USER_SEL_CHANNEL1 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DACC_MR) Channel 1 */</span>
<a name="l00964"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaac01a74ba859e7bbe7f3e5c505f6b9e3">00964</a> <span class="preprocessor">#define DACC_MR_TAG (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DACC_MR) Tag Selection Mode */</span>
<a name="l00965"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga116601001a57a75926a0c1022e2987ca">00965</a> <span class="preprocessor">#define   DACC_MR_TAG_DIS (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DACC_MR) Tag selection mode disabled. Using USER_SEL to select the channel for the conversion */</span>
<a name="l00966"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga483fd7d599dfe2b303076c554303f306">00966</a> <span class="preprocessor">#define   DACC_MR_TAG_EN (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DACC_MR) Tag selection mode enabled */</span>
<a name="l00967"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gad710d756ae28f1c7a64de25dd89e8940">00967</a> <span class="preprocessor">#define DACC_MR_MAXS (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (DACC_MR) Max Speed Mode */</span>
<a name="l00968"></a>00968 <span class="preprocessor">#define DACC_MR_STARTUP_Pos 24</span>
<a name="l00969"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga0890d8983c176b692d75907fe689abd0">00969</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_MR_STARTUP_Msk (0x3fu &lt;&lt; DACC_MR_STARTUP_Pos) </span><span class="comment">/**&lt; \brief (DACC_MR) Startup Time Selection */</span>
<a name="l00970"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gafea1330655b4a7985166220d8d96d3fc">00970</a> <span class="preprocessor">#define   DACC_MR_STARTUP_0 (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 0 periods of DACClock */</span>
<a name="l00971"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gacc158332ae2539a2432627984f871b18">00971</a> <span class="preprocessor">#define   DACC_MR_STARTUP_8 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 8 periods of DACClock */</span>
<a name="l00972"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaadd24743770bf4aeb825f2ea3a2a88ec">00972</a> <span class="preprocessor">#define   DACC_MR_STARTUP_16 (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 16 periods of DACClock */</span>
<a name="l00973"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaaf0cacbb02608b6b0b78557dbc2eb396">00973</a> <span class="preprocessor">#define   DACC_MR_STARTUP_24 (0x3u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 24 periods of DACClock */</span>
<a name="l00974"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga3772aae2408bf620fc93f3507712fa23">00974</a> <span class="preprocessor">#define   DACC_MR_STARTUP_64 (0x4u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 64 periods of DACClock */</span>
<a name="l00975"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga9920c4a8629b1a0bc79db848e394cfba">00975</a> <span class="preprocessor">#define   DACC_MR_STARTUP_80 (0x5u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 80 periods of DACClock */</span>
<a name="l00976"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga3a6ead701eebf7fd8f1267da8bfa5bf5">00976</a> <span class="preprocessor">#define   DACC_MR_STARTUP_96 (0x6u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 96 periods of DACClock */</span>
<a name="l00977"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaabe67f0968041eedbc531561f0216669">00977</a> <span class="preprocessor">#define   DACC_MR_STARTUP_112 (0x7u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 112 periods of DACClock */</span>
<a name="l00978"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gae995c4178ff84f482a8aa588e985e35d">00978</a> <span class="preprocessor">#define   DACC_MR_STARTUP_512 (0x8u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 512 periods of DACClock */</span>
<a name="l00979"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gabeabcfcacda1a093170cbe6cf66a31bb">00979</a> <span class="preprocessor">#define   DACC_MR_STARTUP_576 (0x9u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 576 periods of DACClock */</span>
<a name="l00980"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga05c58b7af4aa6ffa1ffe9115a14b9b85">00980</a> <span class="preprocessor">#define   DACC_MR_STARTUP_640 (0xAu &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 640 periods of DACClock */</span>
<a name="l00981"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaa2e8c7ac4e04052711739ec9e6046560">00981</a> <span class="preprocessor">#define   DACC_MR_STARTUP_704 (0xBu &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 704 periods of DACClock */</span>
<a name="l00982"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga1e08467ecba4382d08b8df4579fbc178">00982</a> <span class="preprocessor">#define   DACC_MR_STARTUP_768 (0xCu &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 768 periods of DACClock */</span>
<a name="l00983"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga7851fd7402dab5f652770a56a54ed705">00983</a> <span class="preprocessor">#define   DACC_MR_STARTUP_832 (0xDu &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 832 periods of DACClock */</span>
<a name="l00984"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga49d4cd5781898125a6b45d27179c334a">00984</a> <span class="preprocessor">#define   DACC_MR_STARTUP_896 (0xEu &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 896 periods of DACClock */</span>
<a name="l00985"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaaffdb28bfa3b7dad7aeb51a4cdf3a6cc">00985</a> <span class="preprocessor">#define   DACC_MR_STARTUP_960 (0xFu &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DACC_MR) 960 periods of DACClock */</span>
<a name="l00986"></a>00986 <span class="comment">/* -------- DACC_CHER : (DACC Offset: 0x10) Channel Enable Register -------- */</span>
<a name="l00987"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gac8b3985c81918d521e2583f52b68e3ef">00987</a> <span class="preprocessor">#define DACC_CHER_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_CHER) Channel 0 Enable */</span>
<a name="l00988"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gac9f00c5d99a192fecaaadc2f446f72cf">00988</a> <span class="preprocessor">#define DACC_CHER_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_CHER) Channel 1 Enable */</span>
<a name="l00989"></a>00989 <span class="comment">/* -------- DACC_CHDR : (DACC Offset: 0x14) Channel Disable Register -------- */</span>
<a name="l00990"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga77429d91a0aeb4be5583e5fa77397390">00990</a> <span class="preprocessor">#define DACC_CHDR_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_CHDR) Channel 0 Disable */</span>
<a name="l00991"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gad4462a62f59410e234273f245528978c">00991</a> <span class="preprocessor">#define DACC_CHDR_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_CHDR) Channel 1 Disable */</span>
<a name="l00992"></a>00992 <span class="comment">/* -------- DACC_CHSR : (DACC Offset: 0x18) Channel Status Register -------- */</span>
<a name="l00993"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaf295ca5d00d52f32a4d5f1eb2cde392a">00993</a> <span class="preprocessor">#define DACC_CHSR_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_CHSR) Channel 0 Status */</span>
<a name="l00994"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga8c8c9e1b6d902f81b2d5e671bd35dd1a">00994</a> <span class="preprocessor">#define DACC_CHSR_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_CHSR) Channel 1 Status */</span>
<a name="l00995"></a>00995 <span class="comment">/* -------- DACC_CDR : (DACC Offset: 0x20) Conversion Data Register -------- */</span>
<a name="l00996"></a>00996 <span class="preprocessor">#define DACC_CDR_DATA_Pos 0</span>
<a name="l00997"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga62f992664dc6603bf0758ea6a8e617e4">00997</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_CDR_DATA_Msk (0xffffffffu &lt;&lt; DACC_CDR_DATA_Pos) </span><span class="comment">/**&lt; \brief (DACC_CDR) Data to Convert */</span>
<a name="l00998"></a>00998 <span class="preprocessor">#define DACC_CDR_DATA(value) ((DACC_CDR_DATA_Msk &amp; ((value) &lt;&lt; DACC_CDR_DATA_Pos)))</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span><span class="comment">/* -------- DACC_IER : (DACC Offset: 0x24) Interrupt Enable Register -------- */</span>
<a name="l01000"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gac6fd5cc661f5fcbbd0a777517aeca76b">01000</a> <span class="preprocessor">#define DACC_IER_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_IER) Transmit Ready Interrupt Enable */</span>
<a name="l01001"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga06f213409216bce2f5d3de2d750bff1c">01001</a> <span class="preprocessor">#define DACC_IER_EOC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_IER) End of Conversion Interrupt Enable */</span>
<a name="l01002"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga8b87d1019a2a275c9ce3d6d651b6d368">01002</a> <span class="preprocessor">#define DACC_IER_ENDTX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DACC_IER) End of Transmit Buffer Interrupt Enable */</span>
<a name="l01003"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gab8741053d46bbde83dd359ea63da92e5">01003</a> <span class="preprocessor">#define DACC_IER_TXBUFE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DACC_IER) Transmit Buffer Empty Interrupt Enable */</span>
<a name="l01004"></a>01004 <span class="comment">/* -------- DACC_IDR : (DACC Offset: 0x28) Interrupt Disable Register -------- */</span>
<a name="l01005"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga56a7ae6aed98adb164459e35201afe15">01005</a> <span class="preprocessor">#define DACC_IDR_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_IDR) Transmit Ready Interrupt Disable. */</span>
<a name="l01006"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaba852017bbd40e89159d695fbf84f96e">01006</a> <span class="preprocessor">#define DACC_IDR_EOC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_IDR) End of Conversion Interrupt Disable */</span>
<a name="l01007"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gae649c9ab64a9e105b688008b3b7c7c5a">01007</a> <span class="preprocessor">#define DACC_IDR_ENDTX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DACC_IDR) End of Transmit Buffer Interrupt Disable */</span>
<a name="l01008"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gac591b7045d30c5778af6b83820877c6d">01008</a> <span class="preprocessor">#define DACC_IDR_TXBUFE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DACC_IDR) Transmit Buffer Empty Interrupt Disable */</span>
<a name="l01009"></a>01009 <span class="comment">/* -------- DACC_IMR : (DACC Offset: 0x2C) Interrupt Mask Register -------- */</span>
<a name="l01010"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga95daf14be63e2c6c3a732c00bda95942">01010</a> <span class="preprocessor">#define DACC_IMR_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_IMR) Transmit Ready Interrupt Mask */</span>
<a name="l01011"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gae2eb12b4abacff4b0535719523d93b41">01011</a> <span class="preprocessor">#define DACC_IMR_EOC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_IMR) End of Conversion Interrupt Mask */</span>
<a name="l01012"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga628db22b29fc433a4b2ac4519bc26b32">01012</a> <span class="preprocessor">#define DACC_IMR_ENDTX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DACC_IMR) End of Transmit Buffer Interrupt Mask */</span>
<a name="l01013"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaea6209916c7529689a9ef16a0d93d11c">01013</a> <span class="preprocessor">#define DACC_IMR_TXBUFE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DACC_IMR) Transmit Buffer Empty Interrupt Mask */</span>
<a name="l01014"></a>01014 <span class="comment">/* -------- DACC_ISR : (DACC Offset: 0x30) Interrupt Status Register -------- */</span>
<a name="l01015"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga426c0a1cd867a8be891f59267d6b00af">01015</a> <span class="preprocessor">#define DACC_ISR_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_ISR) Transmit Ready Interrupt Flag */</span>
<a name="l01016"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gafdb3940213a3db143d56bcab2d5df19d">01016</a> <span class="preprocessor">#define DACC_ISR_EOC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_ISR) End of Conversion Interrupt Flag */</span>
<a name="l01017"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga1138aac292f20d7d5633e79e458e4499">01017</a> <span class="preprocessor">#define DACC_ISR_ENDTX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DACC_ISR) End of DMA Interrupt Flag */</span>
<a name="l01018"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga6bee4820c88c9b849a821f0a3d1c7be8">01018</a> <span class="preprocessor">#define DACC_ISR_TXBUFE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DACC_ISR) Transmit Buffer Empty */</span>
<a name="l01019"></a>01019 <span class="comment">/* -------- DACC_ACR : (DACC Offset: 0x94) Analog Current Register -------- */</span>
<a name="l01020"></a>01020 <span class="preprocessor">#define DACC_ACR_IBCTLCH0_Pos 0</span>
<a name="l01021"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gac0141f6aecaf89513c65406a80d7508e">01021</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_ACR_IBCTLCH0_Msk (0x3u &lt;&lt; DACC_ACR_IBCTLCH0_Pos) </span><span class="comment">/**&lt; \brief (DACC_ACR) Analog Output Current Control */</span>
<a name="l01022"></a>01022 <span class="preprocessor">#define DACC_ACR_IBCTLCH0(value) ((DACC_ACR_IBCTLCH0_Msk &amp; ((value) &lt;&lt; DACC_ACR_IBCTLCH0_Pos)))</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span><span class="preprocessor">#define DACC_ACR_IBCTLCH1_Pos 2</span>
<a name="l01024"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga00133890f47c9a405b760dcbf5890770">01024</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_ACR_IBCTLCH1_Msk (0x3u &lt;&lt; DACC_ACR_IBCTLCH1_Pos) </span><span class="comment">/**&lt; \brief (DACC_ACR) Analog Output Current Control */</span>
<a name="l01025"></a>01025 <span class="preprocessor">#define DACC_ACR_IBCTLCH1(value) ((DACC_ACR_IBCTLCH1_Msk &amp; ((value) &lt;&lt; DACC_ACR_IBCTLCH1_Pos)))</span>
<a name="l01026"></a>01026 <span class="preprocessor"></span><span class="preprocessor">#define DACC_ACR_IBCTLDACCORE_Pos 8</span>
<a name="l01027"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga256fbe5e9639b1d34807773fbb8ebd12">01027</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_ACR_IBCTLDACCORE_Msk (0x3u &lt;&lt; DACC_ACR_IBCTLDACCORE_Pos) </span><span class="comment">/**&lt; \brief (DACC_ACR) Bias Current Control for DAC Core */</span>
<a name="l01028"></a>01028 <span class="preprocessor">#define DACC_ACR_IBCTLDACCORE(value) ((DACC_ACR_IBCTLDACCORE_Msk &amp; ((value) &lt;&lt; DACC_ACR_IBCTLDACCORE_Pos)))</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span><span class="comment">/* -------- DACC_WPMR : (DACC Offset: 0xE4) Write Protect Mode register -------- */</span>
<a name="l01030"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gad0c6e53d0e18a3eb85089900bcdb5858">01030</a> <span class="preprocessor">#define DACC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_WPMR) Write Protect Enable */</span>
<a name="l01031"></a>01031 <span class="preprocessor">#define DACC_WPMR_WPKEY_Pos 8</span>
<a name="l01032"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga2fc886a375d5f556ca61dc734837691d">01032</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; DACC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (DACC_WPMR) Write Protect KEY */</span>
<a name="l01033"></a>01033 <span class="preprocessor">#define DACC_WPMR_WPKEY(value) ((DACC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; DACC_WPMR_WPKEY_Pos)))</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span><span class="comment">/* -------- DACC_WPSR : (DACC Offset: 0xE8) Write Protect Status register -------- */</span>
<a name="l01035"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gacbe9db4c608648ae98a694ebc2e396df">01035</a> <span class="preprocessor">#define DACC_WPSR_WPROTERR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_WPSR) Write protection error */</span>
<a name="l01036"></a>01036 <span class="preprocessor">#define DACC_WPSR_WPROTADDR_Pos 8</span>
<a name="l01037"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga45d48bdb98db3a2a712e0156ea7067cc">01037</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_WPSR_WPROTADDR_Msk (0xffu &lt;&lt; DACC_WPSR_WPROTADDR_Pos) </span><span class="comment">/**&lt; \brief (DACC_WPSR) Write protection error address */</span>
<a name="l01038"></a>01038 <span class="comment">/* -------- DACC_RPR : (DACC Offset: 0x100) Receive Pointer Register -------- */</span>
<a name="l01039"></a>01039 <span class="preprocessor">#define DACC_RPR_RXPTR_Pos 0</span>
<a name="l01040"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga84a0c93da9bea78e527e4a02b1cdec3d">01040</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; DACC_RPR_RXPTR_Pos) </span><span class="comment">/**&lt; \brief (DACC_RPR) Receive Pointer Register */</span>
<a name="l01041"></a>01041 <span class="preprocessor">#define DACC_RPR_RXPTR(value) ((DACC_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; DACC_RPR_RXPTR_Pos)))</span>
<a name="l01042"></a>01042 <span class="preprocessor"></span><span class="comment">/* -------- DACC_RCR : (DACC Offset: 0x104) Receive Counter Register -------- */</span>
<a name="l01043"></a>01043 <span class="preprocessor">#define DACC_RCR_RXCTR_Pos 0</span>
<a name="l01044"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaa8ac7de25993ad48df36fdca50c91984">01044</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_RCR_RXCTR_Msk (0xffffu &lt;&lt; DACC_RCR_RXCTR_Pos) </span><span class="comment">/**&lt; \brief (DACC_RCR) Receive Counter Register */</span>
<a name="l01045"></a>01045 <span class="preprocessor">#define DACC_RCR_RXCTR(value) ((DACC_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; DACC_RCR_RXCTR_Pos)))</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span><span class="comment">/* -------- DACC_TPR : (DACC Offset: 0x108) Transmit Pointer Register -------- */</span>
<a name="l01047"></a>01047 <span class="preprocessor">#define DACC_TPR_TXPTR_Pos 0</span>
<a name="l01048"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga55a8d42238e4432368ed62638ddccee0">01048</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; DACC_TPR_TXPTR_Pos) </span><span class="comment">/**&lt; \brief (DACC_TPR) Transmit Counter Register */</span>
<a name="l01049"></a>01049 <span class="preprocessor">#define DACC_TPR_TXPTR(value) ((DACC_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; DACC_TPR_TXPTR_Pos)))</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span><span class="comment">/* -------- DACC_TCR : (DACC Offset: 0x10C) Transmit Counter Register -------- */</span>
<a name="l01051"></a>01051 <span class="preprocessor">#define DACC_TCR_TXCTR_Pos 0</span>
<a name="l01052"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaead23d78ecf853248be0bec8be3dd9e3">01052</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TCR_TXCTR_Msk (0xffffu &lt;&lt; DACC_TCR_TXCTR_Pos) </span><span class="comment">/**&lt; \brief (DACC_TCR) Transmit Counter Register */</span>
<a name="l01053"></a>01053 <span class="preprocessor">#define DACC_TCR_TXCTR(value) ((DACC_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; DACC_TCR_TXCTR_Pos)))</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span><span class="comment">/* -------- DACC_RNPR : (DACC Offset: 0x110) Receive Next Pointer Register -------- */</span>
<a name="l01055"></a>01055 <span class="preprocessor">#define DACC_RNPR_RXNPTR_Pos 0</span>
<a name="l01056"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gadb7ce85abfe5c7013f517d3866787d50">01056</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; DACC_RNPR_RXNPTR_Pos) </span><span class="comment">/**&lt; \brief (DACC_RNPR) Receive Next Pointer */</span>
<a name="l01057"></a>01057 <span class="preprocessor">#define DACC_RNPR_RXNPTR(value) ((DACC_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; DACC_RNPR_RXNPTR_Pos)))</span>
<a name="l01058"></a>01058 <span class="preprocessor"></span><span class="comment">/* -------- DACC_RNCR : (DACC Offset: 0x114) Receive Next Counter Register -------- */</span>
<a name="l01059"></a>01059 <span class="preprocessor">#define DACC_RNCR_RXNCTR_Pos 0</span>
<a name="l01060"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga5e3612de30b560fa72ef6073ad85ce84">01060</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; DACC_RNCR_RXNCTR_Pos) </span><span class="comment">/**&lt; \brief (DACC_RNCR) Receive Next Counter */</span>
<a name="l01061"></a>01061 <span class="preprocessor">#define DACC_RNCR_RXNCTR(value) ((DACC_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; DACC_RNCR_RXNCTR_Pos)))</span>
<a name="l01062"></a>01062 <span class="preprocessor"></span><span class="comment">/* -------- DACC_TNPR : (DACC Offset: 0x118) Transmit Next Pointer Register -------- */</span>
<a name="l01063"></a>01063 <span class="preprocessor">#define DACC_TNPR_TXNPTR_Pos 0</span>
<a name="l01064"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gaffa4f2d4219457d07ddb287cf222901f">01064</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; DACC_TNPR_TXNPTR_Pos) </span><span class="comment">/**&lt; \brief (DACC_TNPR) Transmit Next Pointer */</span>
<a name="l01065"></a>01065 <span class="preprocessor">#define DACC_TNPR_TXNPTR(value) ((DACC_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; DACC_TNPR_TXNPTR_Pos)))</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span><span class="comment">/* -------- DACC_TNCR : (DACC Offset: 0x11C) Transmit Next Counter Register -------- */</span>
<a name="l01067"></a>01067 <span class="preprocessor">#define DACC_TNCR_TXNCTR_Pos 0</span>
<a name="l01068"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga37a4cb2194d678530d2a3233d3f696e7">01068</a> <span class="preprocessor"></span><span class="preprocessor">#define DACC_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; DACC_TNCR_TXNCTR_Pos) </span><span class="comment">/**&lt; \brief (DACC_TNCR) Transmit Counter Next */</span>
<a name="l01069"></a>01069 <span class="preprocessor">#define DACC_TNCR_TXNCTR(value) ((DACC_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; DACC_TNCR_TXNCTR_Pos)))</span>
<a name="l01070"></a>01070 <span class="preprocessor"></span><span class="comment">/* -------- DACC_PTCR : (DACC Offset: 0x120) Transfer Control Register -------- */</span>
<a name="l01071"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga72b8c3bf6e69f6ed97f462c75217ff6a">01071</a> <span class="preprocessor">#define DACC_PTCR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_PTCR) Receiver Transfer Enable */</span>
<a name="l01072"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga28bf18e9cd9573e23e947634c9247422">01072</a> <span class="preprocessor">#define DACC_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DACC_PTCR) Receiver Transfer Disable */</span>
<a name="l01073"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga7b9ba2cd18907ea66bb9da1e6c8e0ea8">01073</a> <span class="preprocessor">#define DACC_PTCR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DACC_PTCR) Transmitter Transfer Enable */</span>
<a name="l01074"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga407ddb833295bde0e27e336e9f77c979">01074</a> <span class="preprocessor">#define DACC_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DACC_PTCR) Transmitter Transfer Disable */</span>
<a name="l01075"></a>01075 <span class="comment">/* -------- DACC_PTSR : (DACC Offset: 0x124) Transfer Status Register -------- */</span>
<a name="l01076"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#ga488378983bb9ef1f9484e83716386748">01076</a> <span class="preprocessor">#define DACC_PTSR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DACC_PTSR) Receiver Transfer Enable */</span>
<a name="l01077"></a><a class="code" href="group___s_a_m3_s___d_a_c_c.html#gac4e0f29155b639f9cbe017d205e65170">01077</a> <span class="preprocessor">#define DACC_PTSR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DACC_PTSR) Transmitter Transfer Enable */</span>
<a name="l01078"></a>01078 <span class="comment"></span>
<a name="l01079"></a>01079 <span class="comment">/*@}*/</span>
<a name="l01080"></a>01080 
<a name="l01081"></a>01081 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01082"></a>01082 <span class="comment">/**  SOFTWARE API DEFINITION FOR Embedded Flash Controller */</span>
<a name="l01083"></a>01083 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01084"></a>01084 <span class="comment">/** \addtogroup SAM3S_EFC Embedded Flash Controller */</span><span class="comment"></span>
<a name="l01085"></a>01085 <span class="comment">/*@{*/</span>
<a name="l01086"></a>01086 
<a name="l01087"></a>01087 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span><span class="comment">/** \brief Efc hardware registers */</span>
<a name="l01089"></a><a class="code" href="struct_efc.html">01089</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01090"></a><a class="code" href="struct_efc.html#a5c42d71d4cb6c9e5f59c762d3cb4f7b2">01090</a>   RwReg EEFC_FMR; <span class="comment">/**&lt; \brief (Efc Offset: 0x00) EEFC Flash Mode Register */</span>
<a name="l01091"></a><a class="code" href="struct_efc.html#a673e5e155df9d164a0f6aaf169556ccf">01091</a>   WoReg EEFC_FCR; <span class="comment">/**&lt; \brief (Efc Offset: 0x04) EEFC Flash Command Register */</span>
<a name="l01092"></a><a class="code" href="struct_efc.html#a26193a8183c322349b55c3d0928a361e">01092</a>   RoReg EEFC_FSR; <span class="comment">/**&lt; \brief (Efc Offset: 0x08) EEFC Flash Status Register */</span>
<a name="l01093"></a><a class="code" href="struct_efc.html#a60416947b3ce3c4b9e8abdb4b0081730">01093</a>   RoReg EEFC_FRR; <span class="comment">/**&lt; \brief (Efc Offset: 0x0C) EEFC Flash Result Register */</span>
<a name="l01094"></a>01094 } <a class="code" href="struct_efc.html" title="Efc hardware registers.">Efc</a>;
<a name="l01095"></a>01095 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l01096"></a>01096 <span class="comment">/* -------- EEFC_FMR : (EFC Offset: 0x00) EEFC Flash Mode Register -------- */</span>
<a name="l01097"></a><a class="code" href="group___s_a_m3_s___e_f_c.html#ga56bd3350aa9d4d9370ffc770c76bf90e">01097</a> <span class="preprocessor">#define EEFC_FMR_FRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (EEFC_FMR) Ready Interrupt Enable */</span>
<a name="l01098"></a>01098 <span class="preprocessor">#define EEFC_FMR_FWS_Pos 8</span>
<a name="l01099"></a><a class="code" href="group___s_a_m3_s___e_f_c.html#ga81fa885269f2f443ac7bc1378f7e82d8">01099</a> <span class="preprocessor"></span><span class="preprocessor">#define EEFC_FMR_FWS_Msk (0xfu &lt;&lt; EEFC_FMR_FWS_Pos) </span><span class="comment">/**&lt; \brief (EEFC_FMR) Flash Wait State */</span>
<a name="l01100"></a>01100 <span class="preprocessor">#define EEFC_FMR_FWS(value) ((EEFC_FMR_FWS_Msk &amp; ((value) &lt;&lt; EEFC_FMR_FWS_Pos)))</span>
<a name="l01101"></a><a class="code" href="group___s_a_m3_s___e_f_c.html#ga1de4002990c016200657595aa3a61e35">01101</a> <span class="preprocessor"></span><span class="preprocessor">#define EEFC_FMR_FAM (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (EEFC_FMR) Flash Access Mode */</span>
<a name="l01102"></a>01102 <span class="comment">/* -------- EEFC_FCR : (EFC Offset: 0x04) EEFC Flash Command Register -------- */</span>
<a name="l01103"></a>01103 <span class="preprocessor">#define EEFC_FCR_FCMD_Pos 0</span>
<a name="l01104"></a><a class="code" href="group___s_a_m3_s___e_f_c.html#ga866b6d397f0140edf68f3051c2c8acd6">01104</a> <span class="preprocessor"></span><span class="preprocessor">#define EEFC_FCR_FCMD_Msk (0xffu &lt;&lt; EEFC_FCR_FCMD_Pos) </span><span class="comment">/**&lt; \brief (EEFC_FCR) Flash Command */</span>
<a name="l01105"></a>01105 <span class="preprocessor">#define EEFC_FCR_FCMD(value) ((EEFC_FCR_FCMD_Msk &amp; ((value) &lt;&lt; EEFC_FCR_FCMD_Pos)))</span>
<a name="l01106"></a>01106 <span class="preprocessor"></span><span class="preprocessor">#define EEFC_FCR_FARG_Pos 8</span>
<a name="l01107"></a><a class="code" href="group___s_a_m3_s___e_f_c.html#gad47dec09c9d8a670c86c2c072262ca97">01107</a> <span class="preprocessor"></span><span class="preprocessor">#define EEFC_FCR_FARG_Msk (0xffffu &lt;&lt; EEFC_FCR_FARG_Pos) </span><span class="comment">/**&lt; \brief (EEFC_FCR) Flash Command Argument */</span>
<a name="l01108"></a>01108 <span class="preprocessor">#define EEFC_FCR_FARG(value) ((EEFC_FCR_FARG_Msk &amp; ((value) &lt;&lt; EEFC_FCR_FARG_Pos)))</span>
<a name="l01109"></a>01109 <span class="preprocessor"></span><span class="preprocessor">#define EEFC_FCR_FKEY_Pos 24</span>
<a name="l01110"></a><a class="code" href="group___s_a_m3_s___e_f_c.html#ga6c4d7fbc4f31ec8e08d33204be05923f">01110</a> <span class="preprocessor"></span><span class="preprocessor">#define EEFC_FCR_FKEY_Msk (0xffu &lt;&lt; EEFC_FCR_FKEY_Pos) </span><span class="comment">/**&lt; \brief (EEFC_FCR) Flash Writing Protection Key */</span>
<a name="l01111"></a>01111 <span class="preprocessor">#define EEFC_FCR_FKEY(value) ((EEFC_FCR_FKEY_Msk &amp; ((value) &lt;&lt; EEFC_FCR_FKEY_Pos)))</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span><span class="comment">/* -------- EEFC_FSR : (EFC Offset: 0x08) EEFC Flash Status Register -------- */</span>
<a name="l01113"></a><a class="code" href="group___s_a_m3_s___e_f_c.html#ga595ccf0ced2d4f07300ef7bb816234f2">01113</a> <span class="preprocessor">#define EEFC_FSR_FRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (EEFC_FSR) Flash Ready Status */</span>
<a name="l01114"></a><a class="code" href="group___s_a_m3_s___e_f_c.html#gafa4b771801b64fa8a455e2ed1e967795">01114</a> <span class="preprocessor">#define EEFC_FSR_FCMDE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (EEFC_FSR) Flash Command Error Status */</span>
<a name="l01115"></a><a class="code" href="group___s_a_m3_s___e_f_c.html#ga40fc1ef211a4097e57cf517a828065a3">01115</a> <span class="preprocessor">#define EEFC_FSR_FLOCKE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (EEFC_FSR) Flash Lock Error Status */</span>
<a name="l01116"></a>01116 <span class="comment">/* -------- EEFC_FRR : (EFC Offset: 0x0C) EEFC Flash Result Register -------- */</span>
<a name="l01117"></a>01117 <span class="preprocessor">#define EEFC_FRR_FVALUE_Pos 0</span>
<a name="l01118"></a><a class="code" href="group___s_a_m3_s___e_f_c.html#gaeef66a0c97748bf1fb9555a9f9e76e07">01118</a> <span class="preprocessor"></span><span class="preprocessor">#define EEFC_FRR_FVALUE_Msk (0xffffffffu &lt;&lt; EEFC_FRR_FVALUE_Pos) </span><span class="comment">/**&lt; \brief (EEFC_FRR) Flash Result Value */</span>
<a name="l01119"></a>01119 <span class="comment"></span>
<a name="l01120"></a>01120 <span class="comment">/*@}*/</span>
<a name="l01121"></a>01121 
<a name="l01122"></a>01122 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01123"></a>01123 <span class="comment">/**  SOFTWARE API DEFINITION FOR General Purpose Backup Register */</span>
<a name="l01124"></a>01124 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01125"></a>01125 <span class="comment">/** \addtogroup SAM3S_GPBR General Purpose Backup Register */</span><span class="comment"></span>
<a name="l01126"></a>01126 <span class="comment">/*@{*/</span>
<a name="l01127"></a>01127 
<a name="l01128"></a>01128 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l01129"></a>01129 <span class="preprocessor"></span><span class="comment">/** \brief Gpbr hardware registers */</span>
<a name="l01130"></a><a class="code" href="struct_gpbr.html">01130</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01131"></a><a class="code" href="struct_gpbr.html#ab072c245255cfffe401e927f99aecd38">01131</a>   RwReg SYS_GPBR0; <span class="comment">/**&lt; \brief (Gpbr Offset: 0x0) General Purpose Backup Register 0 */</span>
<a name="l01132"></a><a class="code" href="struct_gpbr.html#a9c1772e27bd3c9ef5de687d3d11ac04a">01132</a>   RwReg SYS_GPBR1; <span class="comment">/**&lt; \brief (Gpbr Offset: 0x4) General Purpose Backup Register 1 */</span>
<a name="l01133"></a><a class="code" href="struct_gpbr.html#a475f4633b94f85bb48a78f9ba74d512e">01133</a>   RwReg SYS_GPBR2; <span class="comment">/**&lt; \brief (Gpbr Offset: 0x8) General Purpose Backup Register 2 */</span>
<a name="l01134"></a><a class="code" href="struct_gpbr.html#a3aa94ff98278371324af36435a05e75d">01134</a>   RwReg SYS_GPBR3; <span class="comment">/**&lt; \brief (Gpbr Offset: 0xC) General Purpose Backup Register 3 */</span>
<a name="l01135"></a><a class="code" href="struct_gpbr.html#a14d0322dc7a19a2877b1dcb17650d2e8">01135</a>   RwReg SYS_GPBR4; <span class="comment">/**&lt; \brief (Gpbr Offset: 0x10) General Purpose Backup Register 4 */</span>
<a name="l01136"></a><a class="code" href="struct_gpbr.html#a5ee9224d98d4ce415c2e035c789f0606">01136</a>   RwReg SYS_GPBR5; <span class="comment">/**&lt; \brief (Gpbr Offset: 0x14) General Purpose Backup Register 5 */</span>
<a name="l01137"></a><a class="code" href="struct_gpbr.html#a8861c5e26cbe341c4fc7ce350735d2e4">01137</a>   RwReg SYS_GPBR6; <span class="comment">/**&lt; \brief (Gpbr Offset: 0x18) General Purpose Backup Register 6 */</span>
<a name="l01138"></a><a class="code" href="struct_gpbr.html#af66b9b0669b94832366846cafc376cd4">01138</a>   RwReg SYS_GPBR7; <span class="comment">/**&lt; \brief (Gpbr Offset: 0x1C) General Purpose Backup Register 7 */</span>
<a name="l01139"></a>01139 } <a class="code" href="struct_gpbr.html" title="Gpbr hardware registers.">Gpbr</a>;
<a name="l01140"></a>01140 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l01141"></a>01141 <span class="comment">/* -------- SYS_GPBR0 : (GPBR Offset: 0x0) General Purpose Backup Register 0 -------- */</span>
<a name="l01142"></a>01142 <span class="preprocessor">#define SYS_GPBR0_GPBR_VALUE0_Pos 0</span>
<a name="l01143"></a><a class="code" href="group___s_a_m3_s___g_p_b_r.html#ga0766e9b42f1f8ee1b6541e1d425c708d">01143</a> <span class="preprocessor"></span><span class="preprocessor">#define SYS_GPBR0_GPBR_VALUE0_Msk (0xffffffffu &lt;&lt; SYS_GPBR0_GPBR_VALUE0_Pos) </span><span class="comment">/**&lt; \brief (SYS_GPBR0) Value of GPBR x */</span>
<a name="l01144"></a>01144 <span class="preprocessor">#define SYS_GPBR0_GPBR_VALUE0(value) ((SYS_GPBR0_GPBR_VALUE0_Msk &amp; ((value) &lt;&lt; SYS_GPBR0_GPBR_VALUE0_Pos)))</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span><span class="comment">/* -------- SYS_GPBR1 : (GPBR Offset: 0x4) General Purpose Backup Register 1 -------- */</span>
<a name="l01146"></a>01146 <span class="preprocessor">#define SYS_GPBR1_GPBR_VALUE1_Pos 0</span>
<a name="l01147"></a><a class="code" href="group___s_a_m3_s___g_p_b_r.html#ga10ed14517a1b4496cc1cb2a718d87426">01147</a> <span class="preprocessor"></span><span class="preprocessor">#define SYS_GPBR1_GPBR_VALUE1_Msk (0xffffffffu &lt;&lt; SYS_GPBR1_GPBR_VALUE1_Pos) </span><span class="comment">/**&lt; \brief (SYS_GPBR1) Value of GPBR x */</span>
<a name="l01148"></a>01148 <span class="preprocessor">#define SYS_GPBR1_GPBR_VALUE1(value) ((SYS_GPBR1_GPBR_VALUE1_Msk &amp; ((value) &lt;&lt; SYS_GPBR1_GPBR_VALUE1_Pos)))</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span><span class="comment">/* -------- SYS_GPBR2 : (GPBR Offset: 0x8) General Purpose Backup Register 2 -------- */</span>
<a name="l01150"></a>01150 <span class="preprocessor">#define SYS_GPBR2_GPBR_VALUE2_Pos 0</span>
<a name="l01151"></a><a class="code" href="group___s_a_m3_s___g_p_b_r.html#ga0b2956b458421a16b9861a8581ad77cf">01151</a> <span class="preprocessor"></span><span class="preprocessor">#define SYS_GPBR2_GPBR_VALUE2_Msk (0xffffffffu &lt;&lt; SYS_GPBR2_GPBR_VALUE2_Pos) </span><span class="comment">/**&lt; \brief (SYS_GPBR2) Value of GPBR x */</span>
<a name="l01152"></a>01152 <span class="preprocessor">#define SYS_GPBR2_GPBR_VALUE2(value) ((SYS_GPBR2_GPBR_VALUE2_Msk &amp; ((value) &lt;&lt; SYS_GPBR2_GPBR_VALUE2_Pos)))</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span><span class="comment">/* -------- SYS_GPBR3 : (GPBR Offset: 0xC) General Purpose Backup Register 3 -------- */</span>
<a name="l01154"></a>01154 <span class="preprocessor">#define SYS_GPBR3_GPBR_VALUE3_Pos 0</span>
<a name="l01155"></a><a class="code" href="group___s_a_m3_s___g_p_b_r.html#gaa6c1260614fc0412058880fba0a0870c">01155</a> <span class="preprocessor"></span><span class="preprocessor">#define SYS_GPBR3_GPBR_VALUE3_Msk (0xffffffffu &lt;&lt; SYS_GPBR3_GPBR_VALUE3_Pos) </span><span class="comment">/**&lt; \brief (SYS_GPBR3) Value of GPBR x */</span>
<a name="l01156"></a>01156 <span class="preprocessor">#define SYS_GPBR3_GPBR_VALUE3(value) ((SYS_GPBR3_GPBR_VALUE3_Msk &amp; ((value) &lt;&lt; SYS_GPBR3_GPBR_VALUE3_Pos)))</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span><span class="comment">/* -------- SYS_GPBR4 : (GPBR Offset: 0x10) General Purpose Backup Register 4 -------- */</span>
<a name="l01158"></a>01158 <span class="preprocessor">#define SYS_GPBR4_GPBR_VALUE4_Pos 0</span>
<a name="l01159"></a><a class="code" href="group___s_a_m3_s___g_p_b_r.html#gad34cb4ee595e8c8f269223309401f014">01159</a> <span class="preprocessor"></span><span class="preprocessor">#define SYS_GPBR4_GPBR_VALUE4_Msk (0xffffffffu &lt;&lt; SYS_GPBR4_GPBR_VALUE4_Pos) </span><span class="comment">/**&lt; \brief (SYS_GPBR4) Value of GPBR x */</span>
<a name="l01160"></a>01160 <span class="preprocessor">#define SYS_GPBR4_GPBR_VALUE4(value) ((SYS_GPBR4_GPBR_VALUE4_Msk &amp; ((value) &lt;&lt; SYS_GPBR4_GPBR_VALUE4_Pos)))</span>
<a name="l01161"></a>01161 <span class="preprocessor"></span><span class="comment">/* -------- SYS_GPBR5 : (GPBR Offset: 0x14) General Purpose Backup Register 5 -------- */</span>
<a name="l01162"></a>01162 <span class="preprocessor">#define SYS_GPBR5_GPBR_VALUE5_Pos 0</span>
<a name="l01163"></a><a class="code" href="group___s_a_m3_s___g_p_b_r.html#gae293bc51ba59293661625b8d2d74c8a9">01163</a> <span class="preprocessor"></span><span class="preprocessor">#define SYS_GPBR5_GPBR_VALUE5_Msk (0xffffffffu &lt;&lt; SYS_GPBR5_GPBR_VALUE5_Pos) </span><span class="comment">/**&lt; \brief (SYS_GPBR5) Value of GPBR x */</span>
<a name="l01164"></a>01164 <span class="preprocessor">#define SYS_GPBR5_GPBR_VALUE5(value) ((SYS_GPBR5_GPBR_VALUE5_Msk &amp; ((value) &lt;&lt; SYS_GPBR5_GPBR_VALUE5_Pos)))</span>
<a name="l01165"></a>01165 <span class="preprocessor"></span><span class="comment">/* -------- SYS_GPBR6 : (GPBR Offset: 0x18) General Purpose Backup Register 6 -------- */</span>
<a name="l01166"></a>01166 <span class="preprocessor">#define SYS_GPBR6_GPBR_VALUE6_Pos 0</span>
<a name="l01167"></a><a class="code" href="group___s_a_m3_s___g_p_b_r.html#ga44d0e763dab652a47eb551ebf0236ad2">01167</a> <span class="preprocessor"></span><span class="preprocessor">#define SYS_GPBR6_GPBR_VALUE6_Msk (0xffffffffu &lt;&lt; SYS_GPBR6_GPBR_VALUE6_Pos) </span><span class="comment">/**&lt; \brief (SYS_GPBR6) Value of GPBR x */</span>
<a name="l01168"></a>01168 <span class="preprocessor">#define SYS_GPBR6_GPBR_VALUE6(value) ((SYS_GPBR6_GPBR_VALUE6_Msk &amp; ((value) &lt;&lt; SYS_GPBR6_GPBR_VALUE6_Pos)))</span>
<a name="l01169"></a>01169 <span class="preprocessor"></span><span class="comment">/* -------- SYS_GPBR7 : (GPBR Offset: 0x1C) General Purpose Backup Register 7 -------- */</span>
<a name="l01170"></a>01170 <span class="preprocessor">#define SYS_GPBR7_GPBR_VALUE7_Pos 0</span>
<a name="l01171"></a><a class="code" href="group___s_a_m3_s___g_p_b_r.html#gaca79fcf3135220ba3f22e160d7d1d2e8">01171</a> <span class="preprocessor"></span><span class="preprocessor">#define SYS_GPBR7_GPBR_VALUE7_Msk (0xffffffffu &lt;&lt; SYS_GPBR7_GPBR_VALUE7_Pos) </span><span class="comment">/**&lt; \brief (SYS_GPBR7) Value of GPBR x */</span>
<a name="l01172"></a>01172 <span class="preprocessor">#define SYS_GPBR7_GPBR_VALUE7(value) ((SYS_GPBR7_GPBR_VALUE7_Msk &amp; ((value) &lt;&lt; SYS_GPBR7_GPBR_VALUE7_Pos)))</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01174"></a>01174 <span class="comment">/*@}*/</span>
<a name="l01175"></a>01175 
<a name="l01176"></a>01176 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01177"></a>01177 <span class="comment">/**  SOFTWARE API DEFINITION FOR High Speed MultiMedia Card Interface */</span>
<a name="l01178"></a>01178 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01179"></a>01179 <span class="comment">/** \addtogroup SAM3S_HSMCI High Speed MultiMedia Card Interface */</span><span class="comment"></span>
<a name="l01180"></a>01180 <span class="comment">/*@{*/</span>
<a name="l01181"></a>01181 
<a name="l01182"></a>01182 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l01183"></a>01183 <span class="preprocessor"></span><span class="comment">/** \brief Hsmci hardware registers */</span>
<a name="l01184"></a><a class="code" href="struct_hsmci.html">01184</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01185"></a><a class="code" href="struct_hsmci.html#a11677beaecb2c1003866f0b150a41c48">01185</a>   WoReg HSMCI_CR;        <span class="comment">/**&lt; \brief (Hsmci Offset: 0x00) Control Register */</span>
<a name="l01186"></a><a class="code" href="struct_hsmci.html#aed6bce1cbd7d17207245c0299d002486">01186</a>   RwReg HSMCI_MR;        <span class="comment">/**&lt; \brief (Hsmci Offset: 0x04) Mode Register */</span>
<a name="l01187"></a><a class="code" href="struct_hsmci.html#a01fa5ecc6059e8f9c547ab6a0d337a6f">01187</a>   RwReg HSMCI_DTOR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x08) Data Timeout Register */</span>
<a name="l01188"></a><a class="code" href="struct_hsmci.html#a9ff6c293914628c9ec18b6c6a12254ee">01188</a>   RwReg HSMCI_SDCR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x0C) SD/SDIO Card Register */</span>
<a name="l01189"></a><a class="code" href="struct_hsmci.html#a55269b4b02f634b295edce86c447a8ad">01189</a>   RwReg HSMCI_ARGR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x10) Argument Register */</span>
<a name="l01190"></a><a class="code" href="struct_hsmci.html#a4075af1b82554d4fb9563d76ffebffcf">01190</a>   WoReg HSMCI_CMDR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x14) Command Register */</span>
<a name="l01191"></a><a class="code" href="struct_hsmci.html#a2f43fff39128e14c608024870b435959">01191</a>   RwReg HSMCI_BLKR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x18) Block Register */</span>
<a name="l01192"></a><a class="code" href="struct_hsmci.html#a7b1e4cf5ef1fb352f3ae5ff5b10b7415">01192</a>   RwReg HSMCI_CSTOR;     <span class="comment">/**&lt; \brief (Hsmci Offset: 0x1C) Completion Signal Timeout Register */</span>
<a name="l01193"></a><a class="code" href="struct_hsmci.html#a05a4065542e86f797a59f719e98c87a5">01193</a>   RoReg HSMCI_RSPR[4];   <span class="comment">/**&lt; \brief (Hsmci Offset: 0x20) Response Register */</span>
<a name="l01194"></a><a class="code" href="struct_hsmci.html#a428d70b0ae1a8f08e33614cc155d079d">01194</a>   RoReg HSMCI_RDR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x30) Receive Data Register */</span>
<a name="l01195"></a><a class="code" href="struct_hsmci.html#a5c633c605bd53113f91f1d96a60233a3">01195</a>   WoReg HSMCI_TDR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x34) Transmit Data Register */</span>
<a name="l01196"></a>01196   RwReg Reserved1[2];
<a name="l01197"></a><a class="code" href="struct_hsmci.html#a5304ddc767b449a041789efaeda9d551">01197</a>   RoReg HSMCI_SR;        <span class="comment">/**&lt; \brief (Hsmci Offset: 0x40) Status Register */</span>
<a name="l01198"></a><a class="code" href="struct_hsmci.html#adaa5a076a340f12b7bf1732ce5fb89e2">01198</a>   WoReg HSMCI_IER;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x44) Interrupt Enable Register */</span>
<a name="l01199"></a><a class="code" href="struct_hsmci.html#a815888baaf81a18f3b101a09c495a08a">01199</a>   WoReg HSMCI_IDR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x48) Interrupt Disable Register */</span>
<a name="l01200"></a><a class="code" href="struct_hsmci.html#a201c7376fc699c8fe47f90d95fa2ce5d">01200</a>   RoReg HSMCI_IMR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x4C) Interrupt Mask Register */</span>
<a name="l01201"></a>01201   RwReg Reserved2[1];
<a name="l01202"></a><a class="code" href="struct_hsmci.html#a6861e19ee1fbfd36ed07b495591de86d">01202</a>   RwReg HSMCI_CFG;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x54) Configuration Register */</span>
<a name="l01203"></a>01203   RwReg Reserved3[35];
<a name="l01204"></a><a class="code" href="struct_hsmci.html#a8ae0d53d4b528ac887a05b8fd91f18d3">01204</a>   RwReg HSMCI_WPMR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0xE4) Write Protection Mode Register */</span>
<a name="l01205"></a><a class="code" href="struct_hsmci.html#a30a1f7b8f9cd4eba23c7585bc96a9ddc">01205</a>   RoReg HSMCI_WPSR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0xE8) Write Protection Status Register */</span>
<a name="l01206"></a>01206   RwReg Reserved4[5];
<a name="l01207"></a><a class="code" href="struct_hsmci.html#af938fc5d526dc29611a1a4c29fc13254">01207</a>   RwReg HSMCI_RPR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x100) Receive Pointer Register */</span>
<a name="l01208"></a><a class="code" href="struct_hsmci.html#a55700bbe58a0418acc235dd11ccfcc38">01208</a>   RwReg HSMCI_RCR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x104) Receive Counter Register */</span>
<a name="l01209"></a><a class="code" href="struct_hsmci.html#a410e5305f502fb519bbc292c46c6bc4c">01209</a>   RwReg HSMCI_TPR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x108) Transmit Pointer Register */</span>
<a name="l01210"></a><a class="code" href="struct_hsmci.html#a563184f40a1fdc9877f1944565b50bb3">01210</a>   RwReg HSMCI_TCR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x10C) Transmit Counter Register */</span>
<a name="l01211"></a><a class="code" href="struct_hsmci.html#a112d6de4d24a73b7069940230acb759a">01211</a>   RwReg HSMCI_RNPR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x110) Receive Next Pointer Register */</span>
<a name="l01212"></a><a class="code" href="struct_hsmci.html#a1426b37e24ea9a448dab7174e3ca5b8f">01212</a>   RwReg HSMCI_RNCR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x114) Receive Next Counter Register */</span>
<a name="l01213"></a><a class="code" href="struct_hsmci.html#a1d76e0c3a6ab1a92247fd361770ddaeb">01213</a>   RwReg HSMCI_TNPR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x118) Transmit Next Pointer Register */</span>
<a name="l01214"></a><a class="code" href="struct_hsmci.html#a3abcd6f3f0c109568163c13ddf9635dd">01214</a>   RwReg HSMCI_TNCR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x11C) Transmit Next Counter Register */</span>
<a name="l01215"></a><a class="code" href="struct_hsmci.html#abe41ddc900131194acf0a08bb4174fdc">01215</a>   WoReg HSMCI_PTCR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x120) Transfer Control Register */</span>
<a name="l01216"></a><a class="code" href="struct_hsmci.html#a049bcb5bef44a94415831b82336fb126">01216</a>   RoReg HSMCI_PTSR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x124) Transfer Status Register */</span>
<a name="l01217"></a>01217   RwReg Reserved5[54];
<a name="l01218"></a><a class="code" href="struct_hsmci.html#ae74476177a26fdcbfcc23601e115690e">01218</a>   RwReg HSMCI_FIFO[256]; <span class="comment">/**&lt; \brief (Hsmci Offset: 0x200) FIFO Memory Aperture0 */</span>
<a name="l01219"></a>01219 } <a class="code" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a>;
<a name="l01220"></a>01220 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l01221"></a>01221 <span class="comment">/* -------- HSMCI_CR : (HSMCI Offset: 0x00) Control Register -------- */</span>
<a name="l01222"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaf3683d583dc287d1205c942eb6eee671">01222</a> <span class="preprocessor">#define HSMCI_CR_MCIEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Multi-Media Interface Enable */</span>
<a name="l01223"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaaa5935992f7bd6c8864674991fc3e8a2">01223</a> <span class="preprocessor">#define HSMCI_CR_MCIDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Multi-Media Interface Disable */</span>
<a name="l01224"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaf06b1310a929b2770c95f1fc96b8e1f9">01224</a> <span class="preprocessor">#define HSMCI_CR_PWSEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Power Save Mode Enable */</span>
<a name="l01225"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga442fdd8ea42399f557df432556e6c01d">01225</a> <span class="preprocessor">#define HSMCI_CR_PWSDIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Power Save Mode Disable */</span>
<a name="l01226"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga7028d40aea3980a37665596724ca2171">01226</a> <span class="preprocessor">#define HSMCI_CR_SWRST (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Software Reset */</span>
<a name="l01227"></a>01227 <span class="comment">/* -------- HSMCI_MR : (HSMCI Offset: 0x04) Mode Register -------- */</span>
<a name="l01228"></a>01228 <span class="preprocessor">#define HSMCI_MR_CLKDIV_Pos 0</span>
<a name="l01229"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gae8369103090e820bc7f9247d2e7b4a0c">01229</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_CLKDIV_Msk (0xffu &lt;&lt; HSMCI_MR_CLKDIV_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Clock Divider */</span>
<a name="l01230"></a>01230 <span class="preprocessor">#define HSMCI_MR_CLKDIV(value) ((HSMCI_MR_CLKDIV_Msk &amp; ((value) &lt;&lt; HSMCI_MR_CLKDIV_Pos)))</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_PWSDIV_Pos 8</span>
<a name="l01232"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga0f72be22ef0cb4549baba9cc0ca77b85">01232</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_PWSDIV_Msk (0x7u &lt;&lt; HSMCI_MR_PWSDIV_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Power Saving Divider */</span>
<a name="l01233"></a>01233 <span class="preprocessor">#define HSMCI_MR_PWSDIV(value) ((HSMCI_MR_PWSDIV_Msk &amp; ((value) &lt;&lt; HSMCI_MR_PWSDIV_Pos)))</span>
<a name="l01234"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga4f98fefbfbf58bff16877b103e785fd7">01234</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_RDPROOF (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (HSMCI_MR)  */</span>
<a name="l01235"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gae82669f045fc9b26f3d2b326ce8ad03e">01235</a> <span class="preprocessor">#define HSMCI_MR_WRPROOF (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_MR)  */</span>
<a name="l01236"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaddc2a8927d0bfaa8563211f47e1065c7">01236</a> <span class="preprocessor">#define HSMCI_MR_FBYTE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Force Byte Transfer */</span>
<a name="l01237"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gafd09954ab54427bbfb7d8eac9fe5a7e9">01237</a> <span class="preprocessor">#define HSMCI_MR_PADV (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Padding Value */</span>
<a name="l01238"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga4e7851bccac58d184776f2c6baafd392">01238</a> <span class="preprocessor">#define HSMCI_MR_PDCMODE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (HSMCI_MR) PDC-oriented Mode */</span>
<a name="l01239"></a>01239 <span class="preprocessor">#define HSMCI_MR_BLKLEN_Pos 16</span>
<a name="l01240"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga8d3c387063b3fc54598bf7622febd357">01240</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_BLKLEN_Msk (0xffffu &lt;&lt; HSMCI_MR_BLKLEN_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Data Block Length */</span>
<a name="l01241"></a>01241 <span class="preprocessor">#define HSMCI_MR_BLKLEN(value) ((HSMCI_MR_BLKLEN_Msk &amp; ((value) &lt;&lt; HSMCI_MR_BLKLEN_Pos)))</span>
<a name="l01242"></a>01242 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_DTOR : (HSMCI Offset: 0x08) Data Timeout Register -------- */</span>
<a name="l01243"></a>01243 <span class="preprocessor">#define HSMCI_DTOR_DTOCYC_Pos 0</span>
<a name="l01244"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga2d7cc1e5fa7ce7a3214b664582bbb11b">01244</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DTOR_DTOCYC_Msk (0xfu &lt;&lt; HSMCI_DTOR_DTOCYC_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) Data Timeout Cycle Number */</span>
<a name="l01245"></a>01245 <span class="preprocessor">#define HSMCI_DTOR_DTOCYC(value) ((HSMCI_DTOR_DTOCYC_Msk &amp; ((value) &lt;&lt; HSMCI_DTOR_DTOCYC_Pos)))</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DTOR_DTOMUL_Pos 4</span>
<a name="l01247"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga7fbe88be314c4476529397e5631d247d">01247</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DTOR_DTOMUL_Msk (0x7u &lt;&lt; HSMCI_DTOR_DTOMUL_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) Data Timeout Multiplier */</span>
<a name="l01248"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga310b182e6ab6a171c0ec6f9209ade7a6">01248</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC */</span>
<a name="l01249"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga161466f40521c7473351ef8084a4bc1f">01249</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_16 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 16 */</span>
<a name="l01250"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga38481c4e953114f4d53a4ffeee8006bb">01250</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_128 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 128 */</span>
<a name="l01251"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gac96351e60f8fd3a38b5fd72937ec892d">01251</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_256 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 256 */</span>
<a name="l01252"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga4106068d582f7e78a7a9f38862b91907">01252</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1024 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 1024 */</span>
<a name="l01253"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga278a34fa81bea5544fbb143185a428d0">01253</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_4096 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 4096 */</span>
<a name="l01254"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gade46bdc0eaead777cfc98130912c1f35">01254</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_65536 (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 65536 */</span>
<a name="l01255"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga3a4a62a4033d95cc26faef1094a9f9a2">01255</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1048576 (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 1048576 */</span>
<a name="l01256"></a>01256 <span class="comment">/* -------- HSMCI_SDCR : (HSMCI Offset: 0x0C) SD/SDIO Card Register -------- */</span>
<a name="l01257"></a>01257 <span class="preprocessor">#define HSMCI_SDCR_SDCSEL_Pos 0</span>
<a name="l01258"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga24aceed9db8a4e497733d3843337c72d">01258</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_SDCR_SDCSEL_Msk (0x3u &lt;&lt; HSMCI_SDCR_SDCSEL_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) SDCard/SDIO Slot */</span>
<a name="l01259"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga86b3ce59ee7a9999a0d44cd0ac848245">01259</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTA (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) Slot A is selected. */</span>
<a name="l01260"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaf8b7c0d9f15357d83e0066a3b00867f6">01260</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTB (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) - */</span>
<a name="l01261"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga9e8797b59d7c9328dc04d99d04b53c1e">01261</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTC (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) - */</span>
<a name="l01262"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga6550b529321114bbe03f3b0dc1d42a58">01262</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTD (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) - */</span>
<a name="l01263"></a>01263 <span class="preprocessor">#define HSMCI_SDCR_SDCBUS_Pos 6</span>
<a name="l01264"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga3f6bc6fd82ae84664e2ab0f22dc9030c">01264</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_SDCR_SDCBUS_Msk (0x3u &lt;&lt; HSMCI_SDCR_SDCBUS_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) SDCard/SDIO Bus Width */</span>
<a name="l01265"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaf534ae3554353c8930a0e4db16f21cc1">01265</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_1 (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) 1 bit */</span>
<a name="l01266"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gad3dcf883893e3d1cbed72cc6d63e9797">01266</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_4 (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) 4 bit */</span>
<a name="l01267"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaa84b4866f93f3b7ae051f260de4974a9">01267</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_8 (0x3u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) 8 bit */</span>
<a name="l01268"></a>01268 <span class="comment">/* -------- HSMCI_ARGR : (HSMCI Offset: 0x10) Argument Register -------- */</span>
<a name="l01269"></a>01269 <span class="preprocessor">#define HSMCI_ARGR_ARG_Pos 0</span>
<a name="l01270"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gad927a764aa0ba19bf23252bfba068b4b">01270</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_ARGR_ARG_Msk (0xffffffffu &lt;&lt; HSMCI_ARGR_ARG_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_ARGR) Command Argument */</span>
<a name="l01271"></a>01271 <span class="preprocessor">#define HSMCI_ARGR_ARG(value) ((HSMCI_ARGR_ARG_Msk &amp; ((value) &lt;&lt; HSMCI_ARGR_ARG_Pos)))</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_CMDR : (HSMCI Offset: 0x14) Command Register -------- */</span>
<a name="l01273"></a>01273 <span class="preprocessor">#define HSMCI_CMDR_CMDNB_Pos 0</span>
<a name="l01274"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gadb4b346979cb8cf3b8b14b1bb9abd4d3">01274</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_CMDNB_Msk (0x3fu &lt;&lt; HSMCI_CMDR_CMDNB_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Command Number */</span>
<a name="l01275"></a>01275 <span class="preprocessor">#define HSMCI_CMDR_CMDNB(value) ((HSMCI_CMDR_CMDNB_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_CMDNB_Pos)))</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_RSPTYP_Pos 6</span>
<a name="l01277"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga6a22453ae2e69ad9acc87c1d07806bbe">01277</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_RSPTYP_Msk (0x3u &lt;&lt; HSMCI_CMDR_RSPTYP_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Response Type */</span>
<a name="l01278"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga52ea59b2bd504994e781438177d7be5d">01278</a> <span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_NORESP (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) No response. */</span>
<a name="l01279"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga68653d9076cea0c0a45b518d379075b1">01279</a> <span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_48_BIT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) 48-bit response. */</span>
<a name="l01280"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gab6d12cb42f8b9c644aef797f410a5a80">01280</a> <span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_136_BIT (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) 136-bit response. */</span>
<a name="l01281"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga9b7e05a76de66d9649763a080920e0ff">01281</a> <span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_R1B (0x3u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) R1b response type */</span>
<a name="l01282"></a>01282 <span class="preprocessor">#define HSMCI_CMDR_SPCMD_Pos 8</span>
<a name="l01283"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga536ac4d875c5e031d2ae20b6017177a4">01283</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_SPCMD_Msk (0x7u &lt;&lt; HSMCI_CMDR_SPCMD_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Special Command */</span>
<a name="l01284"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga83670d996089753e7bdc9fff0ffea846">01284</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_STD (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Not a special CMD. */</span>
<a name="l01285"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gabbe26063b6d4bc1735d3c028a3ad9ea7">01285</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_INIT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Initialization CMD:74 clock cycles for initialization sequence. */</span>
<a name="l01286"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga1e5d0fc52c512fe5c52f2b31778027d0">01286</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_SYNC (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Synchronized CMD:Wait for the end of the current data block transfer before sending the pending command. */</span>
<a name="l01287"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga7bfe7d4a5b4465570e9d97aec94cd02b">01287</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_CE_ATA (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) CE-ATA Completion Signal disable Command.The host cancels the ability for the device to return a command completion signal on the command line. */</span>
<a name="l01288"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga40abcac5f0d67b63734e359a6f09bcce">01288</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_IT_CMD (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Interrupt command:Corresponds to the Interrupt Mode (CMD40). */</span>
<a name="l01289"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga81c7e7b4a20b296287b2d13b504f2373">01289</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_IT_RESP (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Interrupt response:Corresponds to the Interrupt Mode (CMD40). */</span>
<a name="l01290"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga24853c44dbf59a25bf7fb366f4d8145c">01290</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_BOR (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Boot Operation Request.Start a boot operation mode, the host processor can read boot data from the MMC device directly. */</span>
<a name="l01291"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gab6649f023da6fe79422107a0f38065d1">01291</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_EBO (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) End Boot Operation.This command allows the host processor to terminate the boot operation mode. */</span>
<a name="l01292"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gafb12aefab4ad39b1e43cf7c8c22571e4">01292</a> <span class="preprocessor">#define HSMCI_CMDR_OPDCMD (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Open Drain Command */</span>
<a name="l01293"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga186a7abd56d3d9e39e2273198049fc16">01293</a> <span class="preprocessor">#define   HSMCI_CMDR_OPDCMD_PUSHPULL (0x0u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Push pull command. */</span>
<a name="l01294"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gad1812e413151b26e72ce2098bca59d2d">01294</a> <span class="preprocessor">#define   HSMCI_CMDR_OPDCMD_OPENDRAIN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Open drain command. */</span>
<a name="l01295"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaa311944078f839e5f0c9a06b64d4c03f">01295</a> <span class="preprocessor">#define HSMCI_CMDR_MAXLAT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Max Latency for Command to Response */</span>
<a name="l01296"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga922817ab22d7717d444d6d73114c9ce4">01296</a> <span class="preprocessor">#define   HSMCI_CMDR_MAXLAT_5 (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) 5-cycle max latency. */</span>
<a name="l01297"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga4f674bb07eed795cd460c8d1dca739b3">01297</a> <span class="preprocessor">#define   HSMCI_CMDR_MAXLAT_64 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) 64-cycle max latency. */</span>
<a name="l01298"></a>01298 <span class="preprocessor">#define HSMCI_CMDR_TRCMD_Pos 16</span>
<a name="l01299"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga1b8a0523dc61f3011df94483a7137f68">01299</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_TRCMD_Msk (0x3u &lt;&lt; HSMCI_CMDR_TRCMD_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Transfer Command */</span>
<a name="l01300"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga6580bf53e3e97b7b67198d2bfca7a298">01300</a> <span class="preprocessor">#define   HSMCI_CMDR_TRCMD_NO_DATA (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) No data transfer */</span>
<a name="l01301"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gae3684ec7324f23fbad2189f9388f7ba6">01301</a> <span class="preprocessor">#define   HSMCI_CMDR_TRCMD_START_DATA (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Start data transfer */</span>
<a name="l01302"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga28932852076f8001fceda79426f93524">01302</a> <span class="preprocessor">#define   HSMCI_CMDR_TRCMD_STOP_DATA (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Stop data transfer */</span>
<a name="l01303"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaa43a77df18cc540b52fc4c8cd156803f">01303</a> <span class="preprocessor">#define HSMCI_CMDR_TRDIR (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Transfer Direction */</span>
<a name="l01304"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga8d1889462a6ec57fcc2f96ad12b8b9c7">01304</a> <span class="preprocessor">#define   HSMCI_CMDR_TRDIR_WRITE (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Write. */</span>
<a name="l01305"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga1f54942091853a89b4010e5719c914f6">01305</a> <span class="preprocessor">#define   HSMCI_CMDR_TRDIR_READ (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Read. */</span>
<a name="l01306"></a>01306 <span class="preprocessor">#define HSMCI_CMDR_TRTYP_Pos 19</span>
<a name="l01307"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga72cdc74606096bf6a35a796636179f32">01307</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_TRTYP_Msk (0x7u &lt;&lt; HSMCI_CMDR_TRTYP_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Transfer Type */</span>
<a name="l01308"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga2d98c08865e6e9187c0b217654bd750a">01308</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_SINGLE (0x0u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) MMC/SDCard Single Block */</span>
<a name="l01309"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gac0b03456ca2e25fed88a6cd2c1be068d">01309</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_MULTIPLE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) MMC/SDCard Multiple Block */</span>
<a name="l01310"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga10065ae1220add32b504acdd7db8d933">01310</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_STREAM (0x2u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) MMC Stream */</span>
<a name="l01311"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaccbd8c1f86f613e42cabd27bf1ee9c87">01311</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_BYTE (0x4u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Byte */</span>
<a name="l01312"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga264ed8d914250cd169d3a394fce0e2d2">01312</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_BLOCK (0x5u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Block */</span>
<a name="l01313"></a>01313 <span class="preprocessor">#define HSMCI_CMDR_IOSPCMD_Pos 24</span>
<a name="l01314"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gafac8c2f3343da828ea972f3a79c439c5">01314</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_IOSPCMD_Msk (0x3u &lt;&lt; HSMCI_CMDR_IOSPCMD_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Special Command */</span>
<a name="l01315"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga71bff34ee48a74afc9556d7c7e0aded6">01315</a> <span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_STD (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Not an SDIO Special Command */</span>
<a name="l01316"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gae6db5f8a06fb0913848520e8a7db6eb3">01316</a> <span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_SUSPEND (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Suspend Command */</span>
<a name="l01317"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga7b62dd604d367cef0b474333dcec828c">01317</a> <span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_RESUME (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Resume Command */</span>
<a name="l01318"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga490587785077d5118a6ab0ce9ee5fe79">01318</a> <span class="preprocessor">#define HSMCI_CMDR_ATACS (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) ATA with Command Completion Signal */</span>
<a name="l01319"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga9fa935508e9ca9235092721826be78fa">01319</a> <span class="preprocessor">#define   HSMCI_CMDR_ATACS_NORMAL (0x0u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Normal operation mode. */</span>
<a name="l01320"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gac0410734d886f9fe3670adc22141eacc">01320</a> <span class="preprocessor">#define   HSMCI_CMDR_ATACS_COMPLETION (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) This bit indicates that a completion signal is expected within a programmed amount of time (HSMCI_CSTOR). */</span>
<a name="l01321"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gae2aedd4b6c918c968d4f67d74be88cb6">01321</a> <span class="preprocessor">#define HSMCI_CMDR_BOOT_ACK (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Boot Operation Acknowledge. */</span>
<a name="l01322"></a>01322 <span class="comment">/* -------- HSMCI_BLKR : (HSMCI Offset: 0x18) Block Register -------- */</span>
<a name="l01323"></a>01323 <span class="preprocessor">#define HSMCI_BLKR_BCNT_Pos 0</span>
<a name="l01324"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga725f0a4a1c92bf168fd7cf500b7410f6">01324</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_BLKR_BCNT_Msk (0xffffu &lt;&lt; HSMCI_BLKR_BCNT_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_BLKR) MMC/SDIO Block Count - SDIO Byte Count */</span>
<a name="l01325"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga0b80cb84ccb3dce1562e35bb5fbd3e80">01325</a> <span class="preprocessor">#define   HSMCI_BLKR_BCNT_MULTIPLE (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_BLKR) MMC/SDCARD Multiple BlockFrom 1 to 65635: Value 0 corresponds to an infinite block transfer. */</span>
<a name="l01326"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga9cc6a50ab2b18d21d358781f43003784">01326</a> <span class="preprocessor">#define   HSMCI_BLKR_BCNT_BYTE (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_BLKR) SDIO ByteFrom 1 to 512 bytes: Value 0 corresponds to a 512-byte transfer.Values from 0x200 to 0xFFFF are forbidden. */</span>
<a name="l01327"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga3f73e6feacd5d079293925d87be4b1fe">01327</a> <span class="preprocessor">#define   HSMCI_BLKR_BCNT_BLOCK (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_BLKR) SDIO BlockFrom 1 to 511 blocks: Value 0 corresponds to an infinite block transfer.Values from 0x200 to 0xFFFF are forbidden. */</span>
<a name="l01328"></a>01328 <span class="preprocessor">#define HSMCI_BLKR_BLKLEN_Pos 16</span>
<a name="l01329"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gac6549139506df02ba252e3a56d4e5793">01329</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_BLKR_BLKLEN_Msk (0xffffu &lt;&lt; HSMCI_BLKR_BLKLEN_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_BLKR) Data Block Length */</span>
<a name="l01330"></a>01330 <span class="preprocessor">#define HSMCI_BLKR_BLKLEN(value) ((HSMCI_BLKR_BLKLEN_Msk &amp; ((value) &lt;&lt; HSMCI_BLKR_BLKLEN_Pos)))</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_CSTOR : (HSMCI Offset: 0x1C) Completion Signal Timeout Register -------- */</span>
<a name="l01332"></a>01332 <span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC_Pos 0</span>
<a name="l01333"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga089df3076d54c1b91646063973272fb1">01333</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC_Msk (0xfu &lt;&lt; HSMCI_CSTOR_CSTOCYC_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) Completion Signal Timeout Cycle Number */</span>
<a name="l01334"></a>01334 <span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC(value) ((HSMCI_CSTOR_CSTOCYC_Msk &amp; ((value) &lt;&lt; HSMCI_CSTOR_CSTOCYC_Pos)))</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL_Pos 4</span>
<a name="l01336"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaf18ce7dffe5e4799eba1a9a9667810a0">01336</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL_Msk (0x7u &lt;&lt; HSMCI_CSTOR_CSTOMUL_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) Completion Signal Timeout Multiplier */</span>
<a name="l01337"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gafaa10a65e3e97d43ace4d1ac0b33b19f">01337</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 1 */</span>
<a name="l01338"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga5506aed73b4529315267ba2fec011edf">01338</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_16 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 16 */</span>
<a name="l01339"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga40ca9de73273f8a723f5254fdf1db03c">01339</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_128 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 128 */</span>
<a name="l01340"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaa75a313763acfa332814fdd4ebb19eba">01340</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_256 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 256 */</span>
<a name="l01341"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gad6b5c5c599b6a579f93248720836a0bf">01341</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1024 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 1024 */</span>
<a name="l01342"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga2494b7504fbe6d395369f15eb08ef8f1">01342</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_4096 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 4096 */</span>
<a name="l01343"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga581ad0c2ae49fbbb59ab12ebf0bc6697">01343</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_65536 (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 65536 */</span>
<a name="l01344"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gad94bf4c35e56b397c8bcca19f1c35d35">01344</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1048576 (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 1048576 */</span>
<a name="l01345"></a>01345 <span class="comment">/* -------- HSMCI_RSPR[4] : (HSMCI Offset: 0x20) Response Register -------- */</span>
<a name="l01346"></a>01346 <span class="preprocessor">#define HSMCI_RSPR_RSP_Pos 0</span>
<a name="l01347"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga0f8eb905c42cbc7c0be9d3a30f344a19">01347</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_RSPR_RSP_Msk (0xffffffffu &lt;&lt; HSMCI_RSPR_RSP_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_RSPR[4]) Response */</span>
<a name="l01348"></a>01348 <span class="comment">/* -------- HSMCI_RDR : (HSMCI Offset: 0x30) Receive Data Register -------- */</span>
<a name="l01349"></a>01349 <span class="preprocessor">#define HSMCI_RDR_DATA_Pos 0</span>
<a name="l01350"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga751c3dd22371b91363fb00d16d344c33">01350</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_RDR_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_RDR_DATA_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_RDR) Data to Read */</span>
<a name="l01351"></a>01351 <span class="comment">/* -------- HSMCI_TDR : (HSMCI Offset: 0x34) Transmit Data Register -------- */</span>
<a name="l01352"></a>01352 <span class="preprocessor">#define HSMCI_TDR_DATA_Pos 0</span>
<a name="l01353"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gade0e2ad8500892df56ee82536ca5887a">01353</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_TDR_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_TDR_DATA_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_TDR) Data to Write */</span>
<a name="l01354"></a>01354 <span class="preprocessor">#define HSMCI_TDR_DATA(value) ((HSMCI_TDR_DATA_Msk &amp; ((value) &lt;&lt; HSMCI_TDR_DATA_Pos)))</span>
<a name="l01355"></a>01355 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_SR : (HSMCI Offset: 0x40) Status Register -------- */</span>
<a name="l01356"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga591db73fa4eeef61c0d346d1434e41b3">01356</a> <span class="preprocessor">#define HSMCI_SR_CMDRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Command Ready */</span>
<a name="l01357"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga484cf15e0eb8a95d56ecf5f8298ff9dc">01357</a> <span class="preprocessor">#define HSMCI_SR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Receiver Ready */</span>
<a name="l01358"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga07b78e83820a30eed7885fa14905f63f">01358</a> <span class="preprocessor">#define HSMCI_SR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Transmit Ready */</span>
<a name="l01359"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga5522f6bd02969bb576ac444079d1b64d">01359</a> <span class="preprocessor">#define HSMCI_SR_BLKE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Data Block Ended */</span>
<a name="l01360"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gacc2c24e24828dc327486a63d2fd40c39">01360</a> <span class="preprocessor">#define HSMCI_SR_DTIP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Data Transfer in Progress */</span>
<a name="l01361"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gae0e46f9c74375e9c47b026eeda8f24fd">01361</a> <span class="preprocessor">#define HSMCI_SR_NOTBUSY (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (HSMCI_SR) HSMCI Not Busy */</span>
<a name="l01362"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gae9a7db6b4419bccddfd2f6b7007c233f">01362</a> <span class="preprocessor">#define HSMCI_SR_ENDRX (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_SR) End of RX Buffer */</span>
<a name="l01363"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga88a7f15c519b19a647dca8516ca01a87">01363</a> <span class="preprocessor">#define HSMCI_SR_ENDTX (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (HSMCI_SR) End of TX Buffer */</span>
<a name="l01364"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga31866f1760986d5b836ae4774336523d">01364</a> <span class="preprocessor">#define HSMCI_SR_SDIOIRQA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_SR) SDIO Interrupt for Slot A */</span>
<a name="l01365"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gae85af6c8d8d90e5e8a2e0d53a745a9b7">01365</a> <span class="preprocessor">#define HSMCI_SR_SDIOWAIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_SR) SDIO Read Wait Operation Status */</span>
<a name="l01366"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gac82bf86e51a197fc5f603a2c5a5cf9f6">01366</a> <span class="preprocessor">#define HSMCI_SR_CSRCV (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_SR) CE-ATA Completion Signal Received */</span>
<a name="l01367"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga8314e69fbc91b86065cfaf4a231221cb">01367</a> <span class="preprocessor">#define HSMCI_SR_RXBUFF (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (HSMCI_SR) RX Buffer Full */</span>
<a name="l01368"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga841377c8670e0bbf27ba56e4b25b3a71">01368</a> <span class="preprocessor">#define HSMCI_SR_TXBUFE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (HSMCI_SR) TX Buffer Empty */</span>
<a name="l01369"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga94447726592b0f9de1a75f008b61d884">01369</a> <span class="preprocessor">#define HSMCI_SR_RINDE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response Index Error */</span>
<a name="l01370"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga4b1406a3125d034135b623b230dbe4cc">01370</a> <span class="preprocessor">#define HSMCI_SR_RDIRE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response Direction Error */</span>
<a name="l01371"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga2f59a0b5605a77eee8ff106191c69971">01371</a> <span class="preprocessor">#define HSMCI_SR_RCRCE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response CRC Error */</span>
<a name="l01372"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gae27b2a6cd8ec8ff32e511b2eb5cb8f86">01372</a> <span class="preprocessor">#define HSMCI_SR_RENDE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response End Bit Error */</span>
<a name="l01373"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga4f429a2f616db90c3d7c41459ab56e73">01373</a> <span class="preprocessor">#define HSMCI_SR_RTOE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response Time-out Error */</span>
<a name="l01374"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga24ebda910c183e160ff86fe031cccd6e">01374</a> <span class="preprocessor">#define HSMCI_SR_DCRCE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Data CRC Error */</span>
<a name="l01375"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gab45492faf22f205c4aee67e238616b77">01375</a> <span class="preprocessor">#define HSMCI_SR_DTOE (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Data Time-out Error */</span>
<a name="l01376"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gad1bebda5ee5d6e49619c58e590227eaf">01376</a> <span class="preprocessor">#define HSMCI_SR_CSTOE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Completion Signal Time-out Error */</span>
<a name="l01377"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga9846f5f83409d76b6b8502cf94589187">01377</a> <span class="preprocessor">#define HSMCI_SR_FIFOEMPTY (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_SR) FIFO empty flag */</span>
<a name="l01378"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga520d6c71cc8234d21cfd0a826da0f467">01378</a> <span class="preprocessor">#define HSMCI_SR_XFRDONE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Transfer Done flag */</span>
<a name="l01379"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga84466939359e210eaa653f3f57b6382c">01379</a> <span class="preprocessor">#define HSMCI_SR_ACKRCV (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Boot Operation Acknowledge Received */</span>
<a name="l01380"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gabde6cdc5c492607c8a0880c20530f651">01380</a> <span class="preprocessor">#define HSMCI_SR_ACKRCVE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Boot Operation Acknowledge Error */</span>
<a name="l01381"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga052dea6a78525c6e0c13ee24db05e140">01381</a> <span class="preprocessor">#define HSMCI_SR_OVRE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Overrun */</span>
<a name="l01382"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaa0892ce93c479aa2f07dd24cac011989">01382</a> <span class="preprocessor">#define HSMCI_SR_UNRE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Underrun */</span>
<a name="l01383"></a>01383 <span class="comment">/* -------- HSMCI_IER : (HSMCI Offset: 0x44) Interrupt Enable Register -------- */</span>
<a name="l01384"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga858b785da3e669c8ecb8f85dcf9016bd">01384</a> <span class="preprocessor">#define HSMCI_IER_CMDRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Command Ready Interrupt Enable */</span>
<a name="l01385"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaf88aec394d7f9bee6e96b9b926776deb">01385</a> <span class="preprocessor">#define HSMCI_IER_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Receiver Ready Interrupt Enable */</span>
<a name="l01386"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gadde391344b36d3ddae79e50419bc83ec">01386</a> <span class="preprocessor">#define HSMCI_IER_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Transmit Ready Interrupt Enable */</span>
<a name="l01387"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga5ba1b69b8a26bf7b24879ae2db45f0d2">01387</a> <span class="preprocessor">#define HSMCI_IER_BLKE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data Block Ended Interrupt Enable */</span>
<a name="l01388"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaca035a30e754acfca90b1ad8df61ac9a">01388</a> <span class="preprocessor">#define HSMCI_IER_DTIP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data Transfer in Progress Interrupt Enable */</span>
<a name="l01389"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gac81a48daa3c22c8f16275a4a75e903bf">01389</a> <span class="preprocessor">#define HSMCI_IER_NOTBUSY (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data Not Busy Interrupt Enable */</span>
<a name="l01390"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga85be5952c3f4211c37f8fe84afb988bf">01390</a> <span class="preprocessor">#define HSMCI_IER_ENDRX (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_IER) End of Receive Buffer Interrupt Enable */</span>
<a name="l01391"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga1a894cb199739c6840514dbfc75aa745">01391</a> <span class="preprocessor">#define HSMCI_IER_ENDTX (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (HSMCI_IER) End of Transmit Buffer Interrupt Enable */</span>
<a name="l01392"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga7c40c179d9d0c2e1d6e04403a7d974be">01392</a> <span class="preprocessor">#define HSMCI_IER_SDIOIRQA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_IER) SDIO Interrupt for Slot A Interrupt Enable */</span>
<a name="l01393"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaf4960006cf9930122ff4327c879ba163">01393</a> <span class="preprocessor">#define HSMCI_IER_SDIOWAIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_IER) SDIO Read Wait Operation Status Interrupt Enable */</span>
<a name="l01394"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga907ec77f964b10b05fa0ecb4f5f25078">01394</a> <span class="preprocessor">#define HSMCI_IER_CSRCV (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Completion Signal Received Interrupt Enable */</span>
<a name="l01395"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gad52cdedd8c8b487bd3cee0578c5a2a8b">01395</a> <span class="preprocessor">#define HSMCI_IER_RXBUFF (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Receive Buffer Full Interrupt Enable */</span>
<a name="l01396"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaf8917f20e3115465fdedbc563dbd7351">01396</a> <span class="preprocessor">#define HSMCI_IER_TXBUFE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Transmit Buffer Empty Interrupt Enable */</span>
<a name="l01397"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gab30fea01b7dd94f8961f9f0153922197">01397</a> <span class="preprocessor">#define HSMCI_IER_RINDE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response Index Error Interrupt Enable */</span>
<a name="l01398"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga064ba4f408fb903af4d9f61644ad8d52">01398</a> <span class="preprocessor">#define HSMCI_IER_RDIRE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response Direction Error Interrupt Enable */</span>
<a name="l01399"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gabe7c3e312a35aee5d7aba00bb619fba1">01399</a> <span class="preprocessor">#define HSMCI_IER_RCRCE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response CRC Error Interrupt Enable */</span>
<a name="l01400"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga5203e08ff8978f2f7055a8ed3b9db956">01400</a> <span class="preprocessor">#define HSMCI_IER_RENDE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response End Bit Error Interrupt Enable */</span>
<a name="l01401"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga79f508d7d3f153c04a23d82d3411a303">01401</a> <span class="preprocessor">#define HSMCI_IER_RTOE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response Time-out Error Interrupt Enable */</span>
<a name="l01402"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gad8d397b121427cb75e3594ad01fb6697">01402</a> <span class="preprocessor">#define HSMCI_IER_DCRCE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data CRC Error Interrupt Enable */</span>
<a name="l01403"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaba5d4d92c2e3ee673a57392da8fa2a5e">01403</a> <span class="preprocessor">#define HSMCI_IER_DTOE (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data Time-out Error Interrupt Enable */</span>
<a name="l01404"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga04b9e1290c2f413ab200cf39a3e98a87">01404</a> <span class="preprocessor">#define HSMCI_IER_CSTOE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Completion Signal Timeout Error Interrupt Enable */</span>
<a name="l01405"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga9270a84ed79c774314b073c42be2183e">01405</a> <span class="preprocessor">#define HSMCI_IER_FIFOEMPTY (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_IER) FIFO empty Interrupt enable */</span>
<a name="l01406"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gac1650a6567fc846c80a2c432054a200d">01406</a> <span class="preprocessor">#define HSMCI_IER_XFRDONE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Transfer Done Interrupt enable */</span>
<a name="l01407"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga36ab7e2215f8e05ab087ae50a6c5cdd9">01407</a> <span class="preprocessor">#define HSMCI_IER_ACKRCV (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Boot Acknowledge Interrupt Enable */</span>
<a name="l01408"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga29a27c725586bccb5d14a0639b8422ad">01408</a> <span class="preprocessor">#define HSMCI_IER_ACKRCVE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Boot Acknowledge Error Interrupt Enable */</span>
<a name="l01409"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gab0fd75dbf4627eb96fa10af15531fab3">01409</a> <span class="preprocessor">#define HSMCI_IER_OVRE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Overrun Interrupt Enable */</span>
<a name="l01410"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga1d38e3119f107e870c67008418ef1184">01410</a> <span class="preprocessor">#define HSMCI_IER_UNRE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Underrun Interrupt Enable */</span>
<a name="l01411"></a>01411 <span class="comment">/* -------- HSMCI_IDR : (HSMCI Offset: 0x48) Interrupt Disable Register -------- */</span>
<a name="l01412"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaf0a3f9cded1fca517c5bfedade4c0739">01412</a> <span class="preprocessor">#define HSMCI_IDR_CMDRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Command Ready Interrupt Disable */</span>
<a name="l01413"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga263f0278c6d7afd42dd187436a74ec77">01413</a> <span class="preprocessor">#define HSMCI_IDR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Receiver Ready Interrupt Disable */</span>
<a name="l01414"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaef1ba4b630e0eb4e141ed1dbccecfee1">01414</a> <span class="preprocessor">#define HSMCI_IDR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Transmit Ready Interrupt Disable */</span>
<a name="l01415"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga14b62a9ced144573931a32f151aec337">01415</a> <span class="preprocessor">#define HSMCI_IDR_BLKE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data Block Ended Interrupt Disable */</span>
<a name="l01416"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gac274bd11bd520961a42ee6eacf3b9ad0">01416</a> <span class="preprocessor">#define HSMCI_IDR_DTIP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data Transfer in Progress Interrupt Disable */</span>
<a name="l01417"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gac5b4a805d81e1e3e9e256ab925c44c17">01417</a> <span class="preprocessor">#define HSMCI_IDR_NOTBUSY (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data Not Busy Interrupt Disable */</span>
<a name="l01418"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga984f07d03589ffc38c4a7abcf876caa7">01418</a> <span class="preprocessor">#define HSMCI_IDR_ENDRX (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) End of Receive Buffer Interrupt Disable */</span>
<a name="l01419"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gad1e44dcc89dfa953cfc032e224217b1a">01419</a> <span class="preprocessor">#define HSMCI_IDR_ENDTX (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) End of Transmit Buffer Interrupt Disable */</span>
<a name="l01420"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gad8930b9e2592d2417c9ac68e5ac1b8ca">01420</a> <span class="preprocessor">#define HSMCI_IDR_SDIOIRQA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) SDIO Interrupt for Slot A Interrupt Disable */</span>
<a name="l01421"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga90aa7eae6979136d93d61cc4b402d5ae">01421</a> <span class="preprocessor">#define HSMCI_IDR_SDIOWAIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) SDIO Read Wait Operation Status Interrupt Disable */</span>
<a name="l01422"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gafcb41378b941e35a15db4bdb6c73abe9">01422</a> <span class="preprocessor">#define HSMCI_IDR_CSRCV (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Completion Signal received interrupt Disable */</span>
<a name="l01423"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gad2d84d5642557f0419486f150a3628bc">01423</a> <span class="preprocessor">#define HSMCI_IDR_RXBUFF (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Receive Buffer Full Interrupt Disable */</span>
<a name="l01424"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga9a434e2b73c83d446ac73650e4f28715">01424</a> <span class="preprocessor">#define HSMCI_IDR_TXBUFE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Transmit Buffer Empty Interrupt Disable */</span>
<a name="l01425"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gae0a66599104d92c4058dd6d6f0562c84">01425</a> <span class="preprocessor">#define HSMCI_IDR_RINDE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response Index Error Interrupt Disable */</span>
<a name="l01426"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga93f5ec20520386712cdb38cc1ace33c5">01426</a> <span class="preprocessor">#define HSMCI_IDR_RDIRE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response Direction Error Interrupt Disable */</span>
<a name="l01427"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga32b58c979cf1097b5c1020382ef71051">01427</a> <span class="preprocessor">#define HSMCI_IDR_RCRCE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response CRC Error Interrupt Disable */</span>
<a name="l01428"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga11bbbbfd9c006cb89fbd16f53b73c2c6">01428</a> <span class="preprocessor">#define HSMCI_IDR_RENDE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response End Bit Error Interrupt Disable */</span>
<a name="l01429"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga88f8b634004a2573a04ee7aaaff28da3">01429</a> <span class="preprocessor">#define HSMCI_IDR_RTOE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response Time-out Error Interrupt Disable */</span>
<a name="l01430"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga226578cfb59c4032258336b67e7af08f">01430</a> <span class="preprocessor">#define HSMCI_IDR_DCRCE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data CRC Error Interrupt Disable */</span>
<a name="l01431"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga244a8cf620dac303b56a40a49e063d15">01431</a> <span class="preprocessor">#define HSMCI_IDR_DTOE (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data Time-out Error Interrupt Disable */</span>
<a name="l01432"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gac8aa9d46ee4315fa018d7f17ca398141">01432</a> <span class="preprocessor">#define HSMCI_IDR_CSTOE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Completion Signal Time out Error Interrupt Disable */</span>
<a name="l01433"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga067256d7899f43245dfe745f70f3f1bc">01433</a> <span class="preprocessor">#define HSMCI_IDR_FIFOEMPTY (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) FIFO empty Interrupt Disable */</span>
<a name="l01434"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gabdbc566e7b410c527b4c68b966e51a3a">01434</a> <span class="preprocessor">#define HSMCI_IDR_XFRDONE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Transfer Done Interrupt Disable */</span>
<a name="l01435"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga43a1fc8b2736c68216e4e9dbed880134">01435</a> <span class="preprocessor">#define HSMCI_IDR_ACKRCV (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Boot Acknowledge Interrupt Disable */</span>
<a name="l01436"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gafac76df660318ce24b2c6310acc276a5">01436</a> <span class="preprocessor">#define HSMCI_IDR_ACKRCVE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Boot Acknowledge Error Interrupt Disable */</span>
<a name="l01437"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gac92740fcc4c248d628be5b323c23aef5">01437</a> <span class="preprocessor">#define HSMCI_IDR_OVRE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Overrun Interrupt Disable */</span>
<a name="l01438"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga4cb0fdedd5432799411a0ab426f27a87">01438</a> <span class="preprocessor">#define HSMCI_IDR_UNRE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Underrun Interrupt Disable */</span>
<a name="l01439"></a>01439 <span class="comment">/* -------- HSMCI_IMR : (HSMCI Offset: 0x4C) Interrupt Mask Register -------- */</span>
<a name="l01440"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga831c57fd6b95b2012f8c3e0fd01bdb76">01440</a> <span class="preprocessor">#define HSMCI_IMR_CMDRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Command Ready Interrupt Mask */</span>
<a name="l01441"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga18ba2009df67035f269b60eab5c354e0">01441</a> <span class="preprocessor">#define HSMCI_IMR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Receiver Ready Interrupt Mask */</span>
<a name="l01442"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaed70441a914b325f4be0b0196b2c04ed">01442</a> <span class="preprocessor">#define HSMCI_IMR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Transmit Ready Interrupt Mask */</span>
<a name="l01443"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gab41b3553882368fe69d57ef4f5a09c92">01443</a> <span class="preprocessor">#define HSMCI_IMR_BLKE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data Block Ended Interrupt Mask */</span>
<a name="l01444"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gae5fca4f697e2cba7b91f734edfa003dd">01444</a> <span class="preprocessor">#define HSMCI_IMR_DTIP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data Transfer in Progress Interrupt Mask */</span>
<a name="l01445"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga852b1fe28fbb1698a5552e8ae3f791d4">01445</a> <span class="preprocessor">#define HSMCI_IMR_NOTBUSY (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data Not Busy Interrupt Mask */</span>
<a name="l01446"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga6392d4f02d37e1dfe5967847c29e401e">01446</a> <span class="preprocessor">#define HSMCI_IMR_ENDRX (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) End of Receive Buffer Interrupt Mask */</span>
<a name="l01447"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga9b37d3631450a6617fd4f0996868f1a9">01447</a> <span class="preprocessor">#define HSMCI_IMR_ENDTX (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) End of Transmit Buffer Interrupt Mask */</span>
<a name="l01448"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaa2b88e8c5eb6fcc3d275cd31214da69e">01448</a> <span class="preprocessor">#define HSMCI_IMR_SDIOIRQA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) SDIO Interrupt for Slot A Interrupt Mask */</span>
<a name="l01449"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gad5c02a08a093d867417ac6b5c0bdb76f">01449</a> <span class="preprocessor">#define HSMCI_IMR_SDIOWAIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) SDIO Read Wait Operation Status Interrupt Mask */</span>
<a name="l01450"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga7b619fc83b42987e1ab7cd38ca5c0704">01450</a> <span class="preprocessor">#define HSMCI_IMR_CSRCV (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Completion Signal Received Interrupt Mask */</span>
<a name="l01451"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga65374ce012cf79009087e5c900eed0ca">01451</a> <span class="preprocessor">#define HSMCI_IMR_RXBUFF (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Receive Buffer Full Interrupt Mask */</span>
<a name="l01452"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga54360d0a966ab2bad012bfcf25a6399c">01452</a> <span class="preprocessor">#define HSMCI_IMR_TXBUFE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Transmit Buffer Empty Interrupt Mask */</span>
<a name="l01453"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaaf6960d5f06bd844d74925eda562654c">01453</a> <span class="preprocessor">#define HSMCI_IMR_RINDE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response Index Error Interrupt Mask */</span>
<a name="l01454"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga094765fce4e7ff6e0ce218f913abf494">01454</a> <span class="preprocessor">#define HSMCI_IMR_RDIRE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response Direction Error Interrupt Mask */</span>
<a name="l01455"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga8b34e5e6d5c2cc342b9a6154987b0adb">01455</a> <span class="preprocessor">#define HSMCI_IMR_RCRCE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response CRC Error Interrupt Mask */</span>
<a name="l01456"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga4a1bc02832a5459ca08e24d8f968d25f">01456</a> <span class="preprocessor">#define HSMCI_IMR_RENDE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response End Bit Error Interrupt Mask */</span>
<a name="l01457"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga5e32302deee821403075893d5852754d">01457</a> <span class="preprocessor">#define HSMCI_IMR_RTOE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response Time-out Error Interrupt Mask */</span>
<a name="l01458"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga8c0661ef2bbe0c56b40b382dfa5f6623">01458</a> <span class="preprocessor">#define HSMCI_IMR_DCRCE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data CRC Error Interrupt Mask */</span>
<a name="l01459"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga9443de91a9a3e089159ed00aa6182610">01459</a> <span class="preprocessor">#define HSMCI_IMR_DTOE (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data Time-out Error Interrupt Mask */</span>
<a name="l01460"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga44840db901c01dba7f942eea44127b2d">01460</a> <span class="preprocessor">#define HSMCI_IMR_CSTOE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Completion Signal Time-out Error Interrupt Mask */</span>
<a name="l01461"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga33b7199f2e3ca940fa5054e6ef943a0c">01461</a> <span class="preprocessor">#define HSMCI_IMR_FIFOEMPTY (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) FIFO Empty Interrupt Mask */</span>
<a name="l01462"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga933a2a3645c16dbb54c820e06589a6be">01462</a> <span class="preprocessor">#define HSMCI_IMR_XFRDONE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Transfer Done Interrupt Mask */</span>
<a name="l01463"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga7aeddc7d05e67f109b55ef9dc1830236">01463</a> <span class="preprocessor">#define HSMCI_IMR_ACKRCV (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Boot Operation Acknowledge Received Interrupt Mask */</span>
<a name="l01464"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga9a4380850b0e086351331fa790c90bfd">01464</a> <span class="preprocessor">#define HSMCI_IMR_ACKRCVE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Boot Operation Acknowledge Error Interrupt Mask */</span>
<a name="l01465"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaad8cf26df36b0a1825dcd6f7865f784e">01465</a> <span class="preprocessor">#define HSMCI_IMR_OVRE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Overrun Interrupt Mask */</span>
<a name="l01466"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga35d6b3d7bf73548ae00432e3fccbbcce">01466</a> <span class="preprocessor">#define HSMCI_IMR_UNRE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Underrun Interrupt Mask */</span>
<a name="l01467"></a>01467 <span class="comment">/* -------- HSMCI_CFG : (HSMCI Offset: 0x54) Configuration Register -------- */</span>
<a name="l01468"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga1eaae769ff1bde3835d89e11b0e5945e">01468</a> <span class="preprocessor">#define HSMCI_CFG_FIFOMODE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_CFG) HSMCI Internal FIFO control mode */</span>
<a name="l01469"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaaa730d5df74270d50ae4880377ac5936">01469</a> <span class="preprocessor">#define HSMCI_CFG_FERRCTRL (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CFG) Flow Error flag reset control mode */</span>
<a name="l01470"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gadecb0441678239898fc065ba5c451f64">01470</a> <span class="preprocessor">#define HSMCI_CFG_HSMODE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CFG) High Speed Mode */</span>
<a name="l01471"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga39e72fd1b30f17e8f18ddad63531dc44">01471</a> <span class="preprocessor">#define HSMCI_CFG_LSYNC (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_CFG) Synchronize on the last block */</span>
<a name="l01472"></a>01472 <span class="comment">/* -------- HSMCI_WPMR : (HSMCI Offset: 0xE4) Write Protection Mode Register -------- */</span>
<a name="l01473"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaacec4f3151572f1240d3d2b70cc60820">01473</a> <span class="preprocessor">#define HSMCI_WPMR_WP_EN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_WPMR) Write Protection Enable */</span>
<a name="l01474"></a>01474 <span class="preprocessor">#define HSMCI_WPMR_WP_KEY_Pos 8</span>
<a name="l01475"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga0103316b370616b852166a01eacdd3e6">01475</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_WPMR_WP_KEY_Msk (0xffffffu &lt;&lt; HSMCI_WPMR_WP_KEY_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_WPMR) Write Protection Key password */</span>
<a name="l01476"></a>01476 <span class="preprocessor">#define HSMCI_WPMR_WP_KEY(value) ((HSMCI_WPMR_WP_KEY_Msk &amp; ((value) &lt;&lt; HSMCI_WPMR_WP_KEY_Pos)))</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_WPSR : (HSMCI Offset: 0xE8) Write Protection Status Register -------- */</span>
<a name="l01478"></a>01478 <span class="preprocessor">#define HSMCI_WPSR_WP_VS_Pos 0</span>
<a name="l01479"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga65f3407db38446d74148b2ca892e5fc2">01479</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_WPSR_WP_VS_Msk (0xfu &lt;&lt; HSMCI_WPSR_WP_VS_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) Write Protection Violation Status */</span>
<a name="l01480"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga0bf0ab6a7ba7c7c98094bd7e8b9fe036">01480</a> <span class="preprocessor">#define   HSMCI_WPSR_WP_VS_NONE (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) No Write Protection Violation occurred since the last read of this register (WP_SR) */</span>
<a name="l01481"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gad6490e964092273b4f5fd461d4b037f0">01481</a> <span class="preprocessor">#define   HSMCI_WPSR_WP_VS_WRITE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) Write Protection detected unauthorized attempt to write a control register had occurred (since the last read.) */</span>
<a name="l01482"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaa9ac2e6764fc5bc58de09d92e44cff35">01482</a> <span class="preprocessor">#define   HSMCI_WPSR_WP_VS_RESET (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) Software reset had been performed while Write Protection was enabled (since the last read). */</span>
<a name="l01483"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gacb36f2296b70ac32f2cc79225eac71be">01483</a> <span class="preprocessor">#define   HSMCI_WPSR_WP_VS_BOTH (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) Both Write Protection violation and software reset with Write Protection enabled have occurred since the last read. */</span>
<a name="l01484"></a>01484 <span class="preprocessor">#define HSMCI_WPSR_WP_VSRC_Pos 8</span>
<a name="l01485"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga25d9998d55c74ac552301b52cf14a65d">01485</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_WPSR_WP_VSRC_Msk (0xffffu &lt;&lt; HSMCI_WPSR_WP_VSRC_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) Write Protection Violation SouRCe */</span>
<a name="l01486"></a>01486 <span class="comment">/* -------- HSMCI_RPR : (HSMCI Offset: 0x100) Receive Pointer Register -------- */</span>
<a name="l01487"></a>01487 <span class="preprocessor">#define HSMCI_RPR_RXPTR_Pos 0</span>
<a name="l01488"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga7c6e8f99ca144bfdec22cce5175c243e">01488</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; HSMCI_RPR_RXPTR_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_RPR) Receive Pointer Register */</span>
<a name="l01489"></a>01489 <span class="preprocessor">#define HSMCI_RPR_RXPTR(value) ((HSMCI_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; HSMCI_RPR_RXPTR_Pos)))</span>
<a name="l01490"></a>01490 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_RCR : (HSMCI Offset: 0x104) Receive Counter Register -------- */</span>
<a name="l01491"></a>01491 <span class="preprocessor">#define HSMCI_RCR_RXCTR_Pos 0</span>
<a name="l01492"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga4393af69044abe7ab2eb3fb7c48a1f4a">01492</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_RCR_RXCTR_Msk (0xffffu &lt;&lt; HSMCI_RCR_RXCTR_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_RCR) Receive Counter Register */</span>
<a name="l01493"></a>01493 <span class="preprocessor">#define HSMCI_RCR_RXCTR(value) ((HSMCI_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; HSMCI_RCR_RXCTR_Pos)))</span>
<a name="l01494"></a>01494 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_TPR : (HSMCI Offset: 0x108) Transmit Pointer Register -------- */</span>
<a name="l01495"></a>01495 <span class="preprocessor">#define HSMCI_TPR_TXPTR_Pos 0</span>
<a name="l01496"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gadebdebc6e3e50021df516f6eaad37c4b">01496</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; HSMCI_TPR_TXPTR_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_TPR) Transmit Counter Register */</span>
<a name="l01497"></a>01497 <span class="preprocessor">#define HSMCI_TPR_TXPTR(value) ((HSMCI_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; HSMCI_TPR_TXPTR_Pos)))</span>
<a name="l01498"></a>01498 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_TCR : (HSMCI Offset: 0x10C) Transmit Counter Register -------- */</span>
<a name="l01499"></a>01499 <span class="preprocessor">#define HSMCI_TCR_TXCTR_Pos 0</span>
<a name="l01500"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaa89a287ce8dd91490228a1139cb96339">01500</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_TCR_TXCTR_Msk (0xffffu &lt;&lt; HSMCI_TCR_TXCTR_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_TCR) Transmit Counter Register */</span>
<a name="l01501"></a>01501 <span class="preprocessor">#define HSMCI_TCR_TXCTR(value) ((HSMCI_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; HSMCI_TCR_TXCTR_Pos)))</span>
<a name="l01502"></a>01502 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_RNPR : (HSMCI Offset: 0x110) Receive Next Pointer Register -------- */</span>
<a name="l01503"></a>01503 <span class="preprocessor">#define HSMCI_RNPR_RXNPTR_Pos 0</span>
<a name="l01504"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga4883ba3a582ee4eeb04b6dba876f0c70">01504</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; HSMCI_RNPR_RXNPTR_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_RNPR) Receive Next Pointer */</span>
<a name="l01505"></a>01505 <span class="preprocessor">#define HSMCI_RNPR_RXNPTR(value) ((HSMCI_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; HSMCI_RNPR_RXNPTR_Pos)))</span>
<a name="l01506"></a>01506 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_RNCR : (HSMCI Offset: 0x114) Receive Next Counter Register -------- */</span>
<a name="l01507"></a>01507 <span class="preprocessor">#define HSMCI_RNCR_RXNCTR_Pos 0</span>
<a name="l01508"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga5f9a16f3f555e6efcde9b380352e7be8">01508</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; HSMCI_RNCR_RXNCTR_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_RNCR) Receive Next Counter */</span>
<a name="l01509"></a>01509 <span class="preprocessor">#define HSMCI_RNCR_RXNCTR(value) ((HSMCI_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; HSMCI_RNCR_RXNCTR_Pos)))</span>
<a name="l01510"></a>01510 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_TNPR : (HSMCI Offset: 0x118) Transmit Next Pointer Register -------- */</span>
<a name="l01511"></a>01511 <span class="preprocessor">#define HSMCI_TNPR_TXNPTR_Pos 0</span>
<a name="l01512"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga7ab9ed66119c9b2c4271913354a82250">01512</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; HSMCI_TNPR_TXNPTR_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_TNPR) Transmit Next Pointer */</span>
<a name="l01513"></a>01513 <span class="preprocessor">#define HSMCI_TNPR_TXNPTR(value) ((HSMCI_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; HSMCI_TNPR_TXNPTR_Pos)))</span>
<a name="l01514"></a>01514 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_TNCR : (HSMCI Offset: 0x11C) Transmit Next Counter Register -------- */</span>
<a name="l01515"></a>01515 <span class="preprocessor">#define HSMCI_TNCR_TXNCTR_Pos 0</span>
<a name="l01516"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga734a06dff52ada7470d950d9e24ac111">01516</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; HSMCI_TNCR_TXNCTR_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_TNCR) Transmit Counter Next */</span>
<a name="l01517"></a>01517 <span class="preprocessor">#define HSMCI_TNCR_TXNCTR(value) ((HSMCI_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; HSMCI_TNCR_TXNCTR_Pos)))</span>
<a name="l01518"></a>01518 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_PTCR : (HSMCI Offset: 0x120) Transfer Control Register -------- */</span>
<a name="l01519"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga83ef66c3bfcfa209954e0a0a82a2e146">01519</a> <span class="preprocessor">#define HSMCI_PTCR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_PTCR) Receiver Transfer Enable */</span>
<a name="l01520"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gaa5309cef1c71fffa7dcfcbff62eb80e1">01520</a> <span class="preprocessor">#define HSMCI_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_PTCR) Receiver Transfer Disable */</span>
<a name="l01521"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#gadc4a3a50d472821f40976c30664ddfbc">01521</a> <span class="preprocessor">#define HSMCI_PTCR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_PTCR) Transmitter Transfer Enable */</span>
<a name="l01522"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga5831afd58b66c74c93f4dd1edfd03fe7">01522</a> <span class="preprocessor">#define HSMCI_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (HSMCI_PTCR) Transmitter Transfer Disable */</span>
<a name="l01523"></a>01523 <span class="comment">/* -------- HSMCI_PTSR : (HSMCI Offset: 0x124) Transfer Status Register -------- */</span>
<a name="l01524"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga4da9b6d1b550a7e1d6e2bac714d5fa7a">01524</a> <span class="preprocessor">#define HSMCI_PTSR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_PTSR) Receiver Transfer Enable */</span>
<a name="l01525"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga3c5a228835ba17162d0604b1f2b52e96">01525</a> <span class="preprocessor">#define HSMCI_PTSR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_PTSR) Transmitter Transfer Enable */</span>
<a name="l01526"></a>01526 <span class="comment">/* -------- HSMCI_FIFO[256] : (HSMCI Offset: 0x200) FIFO Memory Aperture0 -------- */</span>
<a name="l01527"></a>01527 <span class="preprocessor">#define HSMCI_FIFO_DATA_Pos 0</span>
<a name="l01528"></a><a class="code" href="group___s_a_m3_s___h_s_m_c_i.html#ga985e41524412dc6befac8b87b67a4810">01528</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_FIFO_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_FIFO_DATA_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_FIFO[256]) Data to Read or Data to Write */</span>
<a name="l01529"></a>01529 <span class="preprocessor">#define HSMCI_FIFO_DATA(value) ((HSMCI_FIFO_DATA_Msk &amp; ((value) &lt;&lt; HSMCI_FIFO_DATA_Pos)))</span>
<a name="l01530"></a>01530 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01531"></a>01531 <span class="comment">/*@}*/</span>
<a name="l01532"></a>01532 
<a name="l01533"></a>01533 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01534"></a>01534 <span class="comment">/**  SOFTWARE API DEFINITION FOR AHB Bus Matrix */</span>
<a name="l01535"></a>01535 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01536"></a>01536 <span class="comment">/** \addtogroup SAM3S_MATRIX AHB Bus Matrix */</span><span class="comment"></span>
<a name="l01537"></a>01537 <span class="comment">/*@{*/</span>
<a name="l01538"></a>01538 
<a name="l01539"></a>01539 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l01540"></a>01540 <span class="preprocessor"></span><span class="comment">/** \brief Matrix hardware registers */</span>
<a name="l01541"></a><a class="code" href="struct_matrix.html">01541</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01542"></a><a class="code" href="struct_matrix.html#a466c03acec752b1eb281f85f47009d90">01542</a>   RwReg MATRIX_MCFG[4]; <span class="comment">/**&lt; \brief (Matrix Offset: 0x0000) Master Configuration Register */</span>
<a name="l01543"></a>01543   RwReg Reserved1[12];
<a name="l01544"></a><a class="code" href="struct_matrix.html#acd931d19a18cf3ed6e0d0c79b6f1830b">01544</a>   RwReg MATRIX_SCFG[5]; <span class="comment">/**&lt; \brief (Matrix Offset: 0x0040) Slave Configuration Register */</span>
<a name="l01545"></a>01545   RwReg Reserved2[11];
<a name="l01546"></a><a class="code" href="struct_matrix.html#a3e583125ad047de5ffc7e351e1a21717">01546</a>   RwReg MATRIX_PRAS0;   <span class="comment">/**&lt; \brief (Matrix Offset: 0x0080) Priority Register A for Slave 0 */</span>
<a name="l01547"></a>01547   RwReg Reserved3[1];
<a name="l01548"></a><a class="code" href="struct_matrix.html#a7e96287fb7fa28ff5426657ece7a7bb3">01548</a>   RwReg MATRIX_PRAS1;   <span class="comment">/**&lt; \brief (Matrix Offset: 0x0088) Priority Register A for Slave 1 */</span>
<a name="l01549"></a>01549   RwReg Reserved4[1];
<a name="l01550"></a><a class="code" href="struct_matrix.html#a7a34b9c2ee4151ee81defcb915b6508e">01550</a>   RwReg MATRIX_PRAS2;   <span class="comment">/**&lt; \brief (Matrix Offset: 0x0090) Priority Register A for Slave 2 */</span>
<a name="l01551"></a>01551   RwReg Reserved5[1];
<a name="l01552"></a><a class="code" href="struct_matrix.html#a5909fb9a97d18424adce41849e3379c1">01552</a>   RwReg MATRIX_PRAS3;   <span class="comment">/**&lt; \brief (Matrix Offset: 0x0098) Priority Register A for Slave 3 */</span>
<a name="l01553"></a>01553   RwReg Reserved6[1];
<a name="l01554"></a><a class="code" href="struct_matrix.html#a966eaae3eb40263c41c07abf0602c4e7">01554</a>   RwReg MATRIX_PRAS4;   <span class="comment">/**&lt; \brief (Matrix Offset: 0x00A0) Priority Register A for Slave 4 */</span>
<a name="l01555"></a>01555   RwReg Reserved7[1];
<a name="l01556"></a>01556   RwReg Reserved8[27];
<a name="l01557"></a><a class="code" href="struct_matrix.html#a96208187f3f98dac5b32eb262db24087">01557</a>   RwReg CCFG_SYSIO;     <span class="comment">/**&lt; \brief (Matrix Offset: 0x0114) System I/O Configuration register */</span>
<a name="l01558"></a>01558   RwReg Reserved9[1];
<a name="l01559"></a><a class="code" href="struct_matrix.html#abc166c197b78a989ae17d4b0da35372c">01559</a>   RwReg CCFG_SMCNFCS;   <span class="comment">/**&lt; \brief (Matrix Offset: 0x011C) SMC Chip Select NAND Flash Assignment Register */</span>
<a name="l01560"></a>01560   RwReg Reserved10[49];
<a name="l01561"></a><a class="code" href="struct_matrix.html#a18fd7669c80ff34cdce794910c84221f">01561</a>   RwReg MATRIX_WPMR;    <span class="comment">/**&lt; \brief (Matrix Offset: 0x1E4) Write Protect Mode Register */</span>
<a name="l01562"></a><a class="code" href="struct_matrix.html#afb6308a703338d9c5809e240b28e57b9">01562</a>   RoReg MATRIX_WPSR;    <span class="comment">/**&lt; \brief (Matrix Offset: 0x1E8) Write Protect Status Register */</span>
<a name="l01563"></a>01563 } <a class="code" href="struct_matrix.html" title="Matrix hardware registers.">Matrix</a>;
<a name="l01564"></a>01564 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l01565"></a>01565 <span class="comment">/* -------- MATRIX_MCFG[4] : (MATRIX Offset: 0x0000) Master Configuration Register -------- */</span>
<a name="l01566"></a>01566 <span class="preprocessor">#define MATRIX_MCFG_ULBT_Pos 0</span>
<a name="l01567"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga42a3b77b53cd69fbbfbb50a6ce74e0db">01567</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_MCFG_ULBT_Msk (0x7u &lt;&lt; MATRIX_MCFG_ULBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG[4]) Undefined Length Burst Type */</span>
<a name="l01568"></a>01568 <span class="preprocessor">#define MATRIX_MCFG_ULBT(value) ((MATRIX_MCFG_ULBT_Msk &amp; ((value) &lt;&lt; MATRIX_MCFG_ULBT_Pos)))</span>
<a name="l01569"></a>01569 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_SCFG[5] : (MATRIX Offset: 0x0040) Slave Configuration Register -------- */</span>
<a name="l01570"></a>01570 <span class="preprocessor">#define MATRIX_SCFG_SLOT_CYCLE_Pos 0</span>
<a name="l01571"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga1ec2b1d65bfe56e014a9e9ea6bd81eb6">01571</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_SLOT_CYCLE_Msk (0xffu &lt;&lt; MATRIX_SCFG_SLOT_CYCLE_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_SCFG[5]) Maximum Number of Allowed Cycles for a Burst */</span>
<a name="l01572"></a>01572 <span class="preprocessor">#define MATRIX_SCFG_SLOT_CYCLE(value) ((MATRIX_SCFG_SLOT_CYCLE_Msk &amp; ((value) &lt;&lt; MATRIX_SCFG_SLOT_CYCLE_Pos)))</span>
<a name="l01573"></a>01573 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_DEFMSTR_TYPE_Pos 16</span>
<a name="l01574"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gae095872b0c604d21a97b49e765aa007a">01574</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_DEFMSTR_TYPE_Msk (0x3u &lt;&lt; MATRIX_SCFG_DEFMSTR_TYPE_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_SCFG[5]) Default Master Type */</span>
<a name="l01575"></a>01575 <span class="preprocessor">#define MATRIX_SCFG_DEFMSTR_TYPE(value) ((MATRIX_SCFG_DEFMSTR_TYPE_Msk &amp; ((value) &lt;&lt; MATRIX_SCFG_DEFMSTR_TYPE_Pos)))</span>
<a name="l01576"></a>01576 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_FIXED_DEFMSTR_Pos 18</span>
<a name="l01577"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gaf1a2cf87724c9cc01ba7745ced4d4a29">01577</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_FIXED_DEFMSTR_Msk (0x7u &lt;&lt; MATRIX_SCFG_FIXED_DEFMSTR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_SCFG[5]) Fixed Default Master */</span>
<a name="l01578"></a>01578 <span class="preprocessor">#define MATRIX_SCFG_FIXED_DEFMSTR(value) ((MATRIX_SCFG_FIXED_DEFMSTR_Msk &amp; ((value) &lt;&lt; MATRIX_SCFG_FIXED_DEFMSTR_Pos)))</span>
<a name="l01579"></a>01579 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_ARBT_Pos 24</span>
<a name="l01580"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gae5c6b9ffe7e923a024392f1714483f43">01580</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_ARBT_Msk (0x3u &lt;&lt; MATRIX_SCFG_ARBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_SCFG[5]) Arbitration Type */</span>
<a name="l01581"></a>01581 <span class="preprocessor">#define MATRIX_SCFG_ARBT(value) ((MATRIX_SCFG_ARBT_Msk &amp; ((value) &lt;&lt; MATRIX_SCFG_ARBT_Pos)))</span>
<a name="l01582"></a>01582 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_PRAS0 : (MATRIX Offset: 0x0080) Priority Register A for Slave 0 -------- */</span>
<a name="l01583"></a>01583 <span class="preprocessor">#define MATRIX_PRAS0_M0PR_Pos 0</span>
<a name="l01584"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga377f9f3d903002ef68ef278b976fec3c">01584</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS0_M0PR_Msk (0x3u &lt;&lt; MATRIX_PRAS0_M0PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS0) Master 0 Priority */</span>
<a name="l01585"></a>01585 <span class="preprocessor">#define MATRIX_PRAS0_M0PR(value) ((MATRIX_PRAS0_M0PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS0_M0PR_Pos)))</span>
<a name="l01586"></a>01586 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS0_M1PR_Pos 4</span>
<a name="l01587"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gab7bfef76279e85cc7967aa4dccfbb7c2">01587</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS0_M1PR_Msk (0x3u &lt;&lt; MATRIX_PRAS0_M1PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS0) Master 1 Priority */</span>
<a name="l01588"></a>01588 <span class="preprocessor">#define MATRIX_PRAS0_M1PR(value) ((MATRIX_PRAS0_M1PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS0_M1PR_Pos)))</span>
<a name="l01589"></a>01589 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS0_M2PR_Pos 8</span>
<a name="l01590"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gaf0a4efcfd189c99895caace3455e8943">01590</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS0_M2PR_Msk (0x3u &lt;&lt; MATRIX_PRAS0_M2PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS0) Master 2 Priority */</span>
<a name="l01591"></a>01591 <span class="preprocessor">#define MATRIX_PRAS0_M2PR(value) ((MATRIX_PRAS0_M2PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS0_M2PR_Pos)))</span>
<a name="l01592"></a>01592 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS0_M3PR_Pos 12</span>
<a name="l01593"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gafcee02ead20f8b160d3fb2d790368b6e">01593</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS0_M3PR_Msk (0x3u &lt;&lt; MATRIX_PRAS0_M3PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS0) Master 3 Priority */</span>
<a name="l01594"></a>01594 <span class="preprocessor">#define MATRIX_PRAS0_M3PR(value) ((MATRIX_PRAS0_M3PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS0_M3PR_Pos)))</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS0_M4PR_Pos 16</span>
<a name="l01596"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gaab9a5edbe39eaa4bb4a4a490a1a85085">01596</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS0_M4PR_Msk (0x3u &lt;&lt; MATRIX_PRAS0_M4PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS0) Master 4 Priority */</span>
<a name="l01597"></a>01597 <span class="preprocessor">#define MATRIX_PRAS0_M4PR(value) ((MATRIX_PRAS0_M4PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS0_M4PR_Pos)))</span>
<a name="l01598"></a>01598 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_PRAS1 : (MATRIX Offset: 0x0088) Priority Register A for Slave 1 -------- */</span>
<a name="l01599"></a>01599 <span class="preprocessor">#define MATRIX_PRAS1_M0PR_Pos 0</span>
<a name="l01600"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gaf3a6b04d6d672964113b0711d80fad52">01600</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS1_M0PR_Msk (0x3u &lt;&lt; MATRIX_PRAS1_M0PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS1) Master 0 Priority */</span>
<a name="l01601"></a>01601 <span class="preprocessor">#define MATRIX_PRAS1_M0PR(value) ((MATRIX_PRAS1_M0PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS1_M0PR_Pos)))</span>
<a name="l01602"></a>01602 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS1_M1PR_Pos 4</span>
<a name="l01603"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga6222f97f512b86d65f59f29f0bd2ce11">01603</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS1_M1PR_Msk (0x3u &lt;&lt; MATRIX_PRAS1_M1PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS1) Master 1 Priority */</span>
<a name="l01604"></a>01604 <span class="preprocessor">#define MATRIX_PRAS1_M1PR(value) ((MATRIX_PRAS1_M1PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS1_M1PR_Pos)))</span>
<a name="l01605"></a>01605 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS1_M2PR_Pos 8</span>
<a name="l01606"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga8a0d5e60ce8abac03a9b2b1cb80378ea">01606</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS1_M2PR_Msk (0x3u &lt;&lt; MATRIX_PRAS1_M2PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS1) Master 2 Priority */</span>
<a name="l01607"></a>01607 <span class="preprocessor">#define MATRIX_PRAS1_M2PR(value) ((MATRIX_PRAS1_M2PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS1_M2PR_Pos)))</span>
<a name="l01608"></a>01608 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS1_M3PR_Pos 12</span>
<a name="l01609"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga982581f1e82ee6858a6edf0cd2f95792">01609</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS1_M3PR_Msk (0x3u &lt;&lt; MATRIX_PRAS1_M3PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS1) Master 3 Priority */</span>
<a name="l01610"></a>01610 <span class="preprocessor">#define MATRIX_PRAS1_M3PR(value) ((MATRIX_PRAS1_M3PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS1_M3PR_Pos)))</span>
<a name="l01611"></a>01611 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS1_M4PR_Pos 16</span>
<a name="l01612"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga0cf0f2945fc4296f4b31903d33b3bf9c">01612</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS1_M4PR_Msk (0x3u &lt;&lt; MATRIX_PRAS1_M4PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS1) Master 4 Priority */</span>
<a name="l01613"></a>01613 <span class="preprocessor">#define MATRIX_PRAS1_M4PR(value) ((MATRIX_PRAS1_M4PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS1_M4PR_Pos)))</span>
<a name="l01614"></a>01614 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_PRAS2 : (MATRIX Offset: 0x0090) Priority Register A for Slave 2 -------- */</span>
<a name="l01615"></a>01615 <span class="preprocessor">#define MATRIX_PRAS2_M0PR_Pos 0</span>
<a name="l01616"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gab37a54babfe3e96230910fde937fd33b">01616</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS2_M0PR_Msk (0x3u &lt;&lt; MATRIX_PRAS2_M0PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS2) Master 0 Priority */</span>
<a name="l01617"></a>01617 <span class="preprocessor">#define MATRIX_PRAS2_M0PR(value) ((MATRIX_PRAS2_M0PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS2_M0PR_Pos)))</span>
<a name="l01618"></a>01618 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS2_M1PR_Pos 4</span>
<a name="l01619"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga7766782b2c8c39a1d5f517be9b85f6e4">01619</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS2_M1PR_Msk (0x3u &lt;&lt; MATRIX_PRAS2_M1PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS2) Master 1 Priority */</span>
<a name="l01620"></a>01620 <span class="preprocessor">#define MATRIX_PRAS2_M1PR(value) ((MATRIX_PRAS2_M1PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS2_M1PR_Pos)))</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS2_M2PR_Pos 8</span>
<a name="l01622"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga4eeee5858e39bb33c8dff0426067618d">01622</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS2_M2PR_Msk (0x3u &lt;&lt; MATRIX_PRAS2_M2PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS2) Master 2 Priority */</span>
<a name="l01623"></a>01623 <span class="preprocessor">#define MATRIX_PRAS2_M2PR(value) ((MATRIX_PRAS2_M2PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS2_M2PR_Pos)))</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS2_M3PR_Pos 12</span>
<a name="l01625"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga6f6e4e97cbb7a6b71179bf5d2d83ba8c">01625</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS2_M3PR_Msk (0x3u &lt;&lt; MATRIX_PRAS2_M3PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS2) Master 3 Priority */</span>
<a name="l01626"></a>01626 <span class="preprocessor">#define MATRIX_PRAS2_M3PR(value) ((MATRIX_PRAS2_M3PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS2_M3PR_Pos)))</span>
<a name="l01627"></a>01627 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS2_M4PR_Pos 16</span>
<a name="l01628"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga596c6f9eb77ea9b53704f42bdcee8f4a">01628</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS2_M4PR_Msk (0x3u &lt;&lt; MATRIX_PRAS2_M4PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS2) Master 4 Priority */</span>
<a name="l01629"></a>01629 <span class="preprocessor">#define MATRIX_PRAS2_M4PR(value) ((MATRIX_PRAS2_M4PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS2_M4PR_Pos)))</span>
<a name="l01630"></a>01630 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_PRAS3 : (MATRIX Offset: 0x0098) Priority Register A for Slave 3 -------- */</span>
<a name="l01631"></a>01631 <span class="preprocessor">#define MATRIX_PRAS3_M0PR_Pos 0</span>
<a name="l01632"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gaf0a95000d46277a8b7250abc04885b5e">01632</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS3_M0PR_Msk (0x3u &lt;&lt; MATRIX_PRAS3_M0PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS3) Master 0 Priority */</span>
<a name="l01633"></a>01633 <span class="preprocessor">#define MATRIX_PRAS3_M0PR(value) ((MATRIX_PRAS3_M0PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS3_M0PR_Pos)))</span>
<a name="l01634"></a>01634 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS3_M1PR_Pos 4</span>
<a name="l01635"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga2029ad5f97d3c98662c5b185a131db37">01635</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS3_M1PR_Msk (0x3u &lt;&lt; MATRIX_PRAS3_M1PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS3) Master 1 Priority */</span>
<a name="l01636"></a>01636 <span class="preprocessor">#define MATRIX_PRAS3_M1PR(value) ((MATRIX_PRAS3_M1PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS3_M1PR_Pos)))</span>
<a name="l01637"></a>01637 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS3_M2PR_Pos 8</span>
<a name="l01638"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga42f9c8324d4d491734bc3196d746d739">01638</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS3_M2PR_Msk (0x3u &lt;&lt; MATRIX_PRAS3_M2PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS3) Master 2 Priority */</span>
<a name="l01639"></a>01639 <span class="preprocessor">#define MATRIX_PRAS3_M2PR(value) ((MATRIX_PRAS3_M2PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS3_M2PR_Pos)))</span>
<a name="l01640"></a>01640 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS3_M3PR_Pos 12</span>
<a name="l01641"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga5d00b0fea57f81cc012e565327e86665">01641</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS3_M3PR_Msk (0x3u &lt;&lt; MATRIX_PRAS3_M3PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS3) Master 3 Priority */</span>
<a name="l01642"></a>01642 <span class="preprocessor">#define MATRIX_PRAS3_M3PR(value) ((MATRIX_PRAS3_M3PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS3_M3PR_Pos)))</span>
<a name="l01643"></a>01643 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS3_M4PR_Pos 16</span>
<a name="l01644"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gab57646687f5f5709f6d6e97604bd69c3">01644</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS3_M4PR_Msk (0x3u &lt;&lt; MATRIX_PRAS3_M4PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS3) Master 4 Priority */</span>
<a name="l01645"></a>01645 <span class="preprocessor">#define MATRIX_PRAS3_M4PR(value) ((MATRIX_PRAS3_M4PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS3_M4PR_Pos)))</span>
<a name="l01646"></a>01646 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_PRAS4 : (MATRIX Offset: 0x00A0) Priority Register A for Slave 4 -------- */</span>
<a name="l01647"></a>01647 <span class="preprocessor">#define MATRIX_PRAS4_M0PR_Pos 0</span>
<a name="l01648"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga4409c15718b237a68739af7f6e0b09ad">01648</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS4_M0PR_Msk (0x3u &lt;&lt; MATRIX_PRAS4_M0PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS4) Master 0 Priority */</span>
<a name="l01649"></a>01649 <span class="preprocessor">#define MATRIX_PRAS4_M0PR(value) ((MATRIX_PRAS4_M0PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS4_M0PR_Pos)))</span>
<a name="l01650"></a>01650 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS4_M1PR_Pos 4</span>
<a name="l01651"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga8a91e6b699f7e9f926098c2e23f06185">01651</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS4_M1PR_Msk (0x3u &lt;&lt; MATRIX_PRAS4_M1PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS4) Master 1 Priority */</span>
<a name="l01652"></a>01652 <span class="preprocessor">#define MATRIX_PRAS4_M1PR(value) ((MATRIX_PRAS4_M1PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS4_M1PR_Pos)))</span>
<a name="l01653"></a>01653 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS4_M2PR_Pos 8</span>
<a name="l01654"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga97c36f52e916451a7b83f8a9641934cb">01654</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS4_M2PR_Msk (0x3u &lt;&lt; MATRIX_PRAS4_M2PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS4) Master 2 Priority */</span>
<a name="l01655"></a>01655 <span class="preprocessor">#define MATRIX_PRAS4_M2PR(value) ((MATRIX_PRAS4_M2PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS4_M2PR_Pos)))</span>
<a name="l01656"></a>01656 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS4_M3PR_Pos 12</span>
<a name="l01657"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga89569f4b550d75486f00c929e8e6f14b">01657</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS4_M3PR_Msk (0x3u &lt;&lt; MATRIX_PRAS4_M3PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS4) Master 3 Priority */</span>
<a name="l01658"></a>01658 <span class="preprocessor">#define MATRIX_PRAS4_M3PR(value) ((MATRIX_PRAS4_M3PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS4_M3PR_Pos)))</span>
<a name="l01659"></a>01659 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS4_M4PR_Pos 16</span>
<a name="l01660"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gac46bc7453cd949e14705b9a7cf2bc3fd">01660</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS4_M4PR_Msk (0x3u &lt;&lt; MATRIX_PRAS4_M4PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS4) Master 4 Priority */</span>
<a name="l01661"></a>01661 <span class="preprocessor">#define MATRIX_PRAS4_M4PR(value) ((MATRIX_PRAS4_M4PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS4_M4PR_Pos)))</span>
<a name="l01662"></a>01662 <span class="preprocessor"></span><span class="comment">/* -------- CCFG_SYSIO : (MATRIX Offset: 0x0114) System I/O Configuration register -------- */</span>
<a name="l01663"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga59a09a374bab5cbed270d5aace8082bc">01663</a> <span class="preprocessor">#define CCFG_SYSIO_SYSIO4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (CCFG_SYSIO) PB4 or TDI Assignment */</span>
<a name="l01664"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga7700a8793de58ee46189b3af593300ca">01664</a> <span class="preprocessor">#define CCFG_SYSIO_SYSIO5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (CCFG_SYSIO) PB5 or TDO/TRACESWO Assignment */</span>
<a name="l01665"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga2ed6a8e8801f4a9f5751e5cdaa6a7615">01665</a> <span class="preprocessor">#define CCFG_SYSIO_SYSIO6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (CCFG_SYSIO) PB6 or TMS/SWDIO Assignment */</span>
<a name="l01666"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga28b95aaca8e016fcacd6042b589a1084">01666</a> <span class="preprocessor">#define CCFG_SYSIO_SYSIO7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (CCFG_SYSIO) PB7 or TCK/SWCLK Assignment */</span>
<a name="l01667"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga936eec321adf5b1d97849d45e78e66ba">01667</a> <span class="preprocessor">#define CCFG_SYSIO_SYSIO10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (CCFG_SYSIO) PB10 or DDM Assignment */</span>
<a name="l01668"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gab378a81ee94d947a366c8e9fe4c9e400">01668</a> <span class="preprocessor">#define CCFG_SYSIO_SYSIO11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (CCFG_SYSIO) PB11 or DDP Assignment */</span>
<a name="l01669"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga9e6590c0ddc9425df1a4eefaf2b041e4">01669</a> <span class="preprocessor">#define CCFG_SYSIO_SYSIO12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (CCFG_SYSIO) PB12 or ERASE Assignment */</span>
<a name="l01670"></a>01670 <span class="comment">/* -------- CCFG_SMCNFCS : (MATRIX Offset: 0x011C) SMC Chip Select NAND Flash Assignment Register -------- */</span>
<a name="l01671"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gabd95ec8866de0fb2ae4d7c7bccfa0f01">01671</a> <span class="preprocessor">#define CCFG_SMCNFCS_SMC_NFCS0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CCFG_SMCNFCS) SMC NAND Flash Chip Select 0 Assignment */</span>
<a name="l01672"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gadc59188f4e84386939f05c38eef900b1">01672</a> <span class="preprocessor">#define CCFG_SMCNFCS_SMC_NFCS1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (CCFG_SMCNFCS) SMC NAND Flash Chip Select 1 Assignment */</span>
<a name="l01673"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga1cd07efe97528a43e07007a05c44fe7a">01673</a> <span class="preprocessor">#define CCFG_SMCNFCS_SMC_NFCS2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (CCFG_SMCNFCS) SMC NAND Flash Chip Select 2 Assignment */</span>
<a name="l01674"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga09bdc6a5dde71677033a4644f0746969">01674</a> <span class="preprocessor">#define CCFG_SMCNFCS_SMC_NFCS3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (CCFG_SMCNFCS) SMC NAND Flash Chip Select 3 Assignment */</span>
<a name="l01675"></a>01675 <span class="comment">/* -------- MATRIX_WPMR : (MATRIX Offset: 0x1E4) Write Protect Mode Register -------- */</span>
<a name="l01676"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga3b3a00ffe1bc6b9a1a1ea9cbe2a7be56">01676</a> <span class="preprocessor">#define MATRIX_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_WPMR) Write Protect ENable */</span>
<a name="l01677"></a>01677 <span class="preprocessor">#define MATRIX_WPMR_WPKEY_Pos 8</span>
<a name="l01678"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gaf666194f435ad53147255ed669f1db23">01678</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; MATRIX_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_WPMR) Write Protect KEY (Write-only) */</span>
<a name="l01679"></a>01679 <span class="preprocessor">#define MATRIX_WPMR_WPKEY(value) ((MATRIX_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; MATRIX_WPMR_WPKEY_Pos)))</span>
<a name="l01680"></a>01680 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_WPSR : (MATRIX Offset: 0x1E8) Write Protect Status Register -------- */</span>
<a name="l01681"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#ga19270466607c89e151520034e1af4174">01681</a> <span class="preprocessor">#define MATRIX_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_WPSR) Write Protect Violation Status */</span>
<a name="l01682"></a>01682 <span class="preprocessor">#define MATRIX_WPSR_WPVSRC_Pos 8</span>
<a name="l01683"></a><a class="code" href="group___s_a_m3_s___m_a_t_r_i_x.html#gaea8d53a013b472fdfeda880b11af1d0f">01683</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; MATRIX_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_WPSR) Write Protect Violation Source */</span>
<a name="l01684"></a>01684 <span class="comment"></span>
<a name="l01685"></a>01685 <span class="comment">/*@}*/</span>
<a name="l01686"></a>01686 
<a name="l01687"></a>01687 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01688"></a>01688 <span class="comment">/**  SOFTWARE API DEFINITION FOR Peripheral DMA Controller */</span>
<a name="l01689"></a>01689 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01690"></a>01690 <span class="comment">/** \addtogroup SAM3S_PDC Peripheral DMA Controller */</span><span class="comment"></span>
<a name="l01691"></a>01691 <span class="comment">/*@{*/</span>
<a name="l01692"></a>01692 
<a name="l01693"></a>01693 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l01694"></a>01694 <span class="preprocessor"></span><span class="comment">/** \brief Pdc hardware registers */</span>
<a name="l01695"></a><a class="code" href="struct_pdc.html">01695</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01696"></a>01696   RwReg Reserved1[64];
<a name="l01697"></a><a class="code" href="struct_pdc.html#aa78122ed58e47a66d066ef1405df6400">01697</a>   RwReg PERIPH_RPR;    <span class="comment">/**&lt; \brief (Pdc Offset: 0x100) Receive Pointer Register */</span>
<a name="l01698"></a><a class="code" href="struct_pdc.html#a47ed52830792eb0aacb89fc4cdc8bc4c">01698</a>   RwReg PERIPH_RCR;    <span class="comment">/**&lt; \brief (Pdc Offset: 0x104) Receive Counter Register */</span>
<a name="l01699"></a><a class="code" href="struct_pdc.html#a490e638692d22ca7b1caffbd4d0241dc">01699</a>   RwReg PERIPH_TPR;    <span class="comment">/**&lt; \brief (Pdc Offset: 0x108) Transmit Pointer Register */</span>
<a name="l01700"></a><a class="code" href="struct_pdc.html#ac81cf7830713bb29a1c5b46088e74713">01700</a>   RwReg PERIPH_TCR;    <span class="comment">/**&lt; \brief (Pdc Offset: 0x10C) Transmit Counter Register */</span>
<a name="l01701"></a><a class="code" href="struct_pdc.html#a215526ab4b09fb22794d4e330cefa456">01701</a>   RwReg PERIPH_RNPR;   <span class="comment">/**&lt; \brief (Pdc Offset: 0x110) Receive Next Pointer Register */</span>
<a name="l01702"></a><a class="code" href="struct_pdc.html#ab1b40f4ef68fbc049b8a1802a9dbf32f">01702</a>   RwReg PERIPH_RNCR;   <span class="comment">/**&lt; \brief (Pdc Offset: 0x114) Receive Next Counter Register */</span>
<a name="l01703"></a><a class="code" href="struct_pdc.html#a42032fd47f27021a88925a8f38b2b07c">01703</a>   RwReg PERIPH_TNPR;   <span class="comment">/**&lt; \brief (Pdc Offset: 0x118) Transmit Next Pointer Register */</span>
<a name="l01704"></a><a class="code" href="struct_pdc.html#aaebdd2d5e0da8785e43580bed3e5bfe1">01704</a>   RwReg PERIPH_TNCR;   <span class="comment">/**&lt; \brief (Pdc Offset: 0x11C) Transmit Next Counter Register */</span>
<a name="l01705"></a><a class="code" href="struct_pdc.html#a5bb26463666994668eb00c376421168c">01705</a>   WoReg PERIPH_PTCR;   <span class="comment">/**&lt; \brief (Pdc Offset: 0x120) Transfer Control Register */</span>
<a name="l01706"></a><a class="code" href="struct_pdc.html#ab733adf2ab1867c536e6a554af907ba4">01706</a>   RoReg PERIPH_PTSR;   <span class="comment">/**&lt; \brief (Pdc Offset: 0x124) Transfer Status Register */</span>
<a name="l01707"></a>01707 } <a class="code" href="struct_pdc.html" title="Pdc hardware registers.">Pdc</a>;
<a name="l01708"></a>01708 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l01709"></a>01709 <span class="comment">/* -------- PERIPH_RPR : (PDC Offset: 0x100) Receive Pointer Register -------- */</span>
<a name="l01710"></a>01710 <span class="preprocessor">#define PERIPH_RPR_RXPTR_Pos 0</span>
<a name="l01711"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#ga95f46accccadf5b9acc25a8dace61adf">01711</a> <span class="preprocessor"></span><span class="preprocessor">#define PERIPH_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; PERIPH_RPR_RXPTR_Pos) </span><span class="comment">/**&lt; \brief (PERIPH_RPR) Receive Pointer Register */</span>
<a name="l01712"></a>01712 <span class="preprocessor">#define PERIPH_RPR_RXPTR(value) ((PERIPH_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; PERIPH_RPR_RXPTR_Pos)))</span>
<a name="l01713"></a>01713 <span class="preprocessor"></span><span class="comment">/* -------- PERIPH_RCR : (PDC Offset: 0x104) Receive Counter Register -------- */</span>
<a name="l01714"></a>01714 <span class="preprocessor">#define PERIPH_RCR_RXCTR_Pos 0</span>
<a name="l01715"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#gaf58178bfed816369bc5dd85e1c48c81f">01715</a> <span class="preprocessor"></span><span class="preprocessor">#define PERIPH_RCR_RXCTR_Msk (0xffffu &lt;&lt; PERIPH_RCR_RXCTR_Pos) </span><span class="comment">/**&lt; \brief (PERIPH_RCR) Receive Counter Register */</span>
<a name="l01716"></a>01716 <span class="preprocessor">#define PERIPH_RCR_RXCTR(value) ((PERIPH_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; PERIPH_RCR_RXCTR_Pos)))</span>
<a name="l01717"></a>01717 <span class="preprocessor"></span><span class="comment">/* -------- PERIPH_TPR : (PDC Offset: 0x108) Transmit Pointer Register -------- */</span>
<a name="l01718"></a>01718 <span class="preprocessor">#define PERIPH_TPR_TXPTR_Pos 0</span>
<a name="l01719"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#ga251db22425c1a102e7818410d9909208">01719</a> <span class="preprocessor"></span><span class="preprocessor">#define PERIPH_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; PERIPH_TPR_TXPTR_Pos) </span><span class="comment">/**&lt; \brief (PERIPH_TPR) Transmit Counter Register */</span>
<a name="l01720"></a>01720 <span class="preprocessor">#define PERIPH_TPR_TXPTR(value) ((PERIPH_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; PERIPH_TPR_TXPTR_Pos)))</span>
<a name="l01721"></a>01721 <span class="preprocessor"></span><span class="comment">/* -------- PERIPH_TCR : (PDC Offset: 0x10C) Transmit Counter Register -------- */</span>
<a name="l01722"></a>01722 <span class="preprocessor">#define PERIPH_TCR_TXCTR_Pos 0</span>
<a name="l01723"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#ga3f5304468928ff75467239d8a61e9b56">01723</a> <span class="preprocessor"></span><span class="preprocessor">#define PERIPH_TCR_TXCTR_Msk (0xffffu &lt;&lt; PERIPH_TCR_TXCTR_Pos) </span><span class="comment">/**&lt; \brief (PERIPH_TCR) Transmit Counter Register */</span>
<a name="l01724"></a>01724 <span class="preprocessor">#define PERIPH_TCR_TXCTR(value) ((PERIPH_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; PERIPH_TCR_TXCTR_Pos)))</span>
<a name="l01725"></a>01725 <span class="preprocessor"></span><span class="comment">/* -------- PERIPH_RNPR : (PDC Offset: 0x110) Receive Next Pointer Register -------- */</span>
<a name="l01726"></a>01726 <span class="preprocessor">#define PERIPH_RNPR_RXNPTR_Pos 0</span>
<a name="l01727"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#gac5cbadd098ba154dface8852e8a38d41">01727</a> <span class="preprocessor"></span><span class="preprocessor">#define PERIPH_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; PERIPH_RNPR_RXNPTR_Pos) </span><span class="comment">/**&lt; \brief (PERIPH_RNPR) Receive Next Pointer */</span>
<a name="l01728"></a>01728 <span class="preprocessor">#define PERIPH_RNPR_RXNPTR(value) ((PERIPH_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; PERIPH_RNPR_RXNPTR_Pos)))</span>
<a name="l01729"></a>01729 <span class="preprocessor"></span><span class="comment">/* -------- PERIPH_RNCR : (PDC Offset: 0x114) Receive Next Counter Register -------- */</span>
<a name="l01730"></a>01730 <span class="preprocessor">#define PERIPH_RNCR_RXNCTR_Pos 0</span>
<a name="l01731"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#ga6791bebc9a9dda225b9629c962a48e2b">01731</a> <span class="preprocessor"></span><span class="preprocessor">#define PERIPH_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; PERIPH_RNCR_RXNCTR_Pos) </span><span class="comment">/**&lt; \brief (PERIPH_RNCR) Receive Next Counter */</span>
<a name="l01732"></a>01732 <span class="preprocessor">#define PERIPH_RNCR_RXNCTR(value) ((PERIPH_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; PERIPH_RNCR_RXNCTR_Pos)))</span>
<a name="l01733"></a>01733 <span class="preprocessor"></span><span class="comment">/* -------- PERIPH_TNPR : (PDC Offset: 0x118) Transmit Next Pointer Register -------- */</span>
<a name="l01734"></a>01734 <span class="preprocessor">#define PERIPH_TNPR_TXNPTR_Pos 0</span>
<a name="l01735"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#gaa64ff586d359b3f16bd875648f80e6dd">01735</a> <span class="preprocessor"></span><span class="preprocessor">#define PERIPH_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; PERIPH_TNPR_TXNPTR_Pos) </span><span class="comment">/**&lt; \brief (PERIPH_TNPR) Transmit Next Pointer */</span>
<a name="l01736"></a>01736 <span class="preprocessor">#define PERIPH_TNPR_TXNPTR(value) ((PERIPH_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; PERIPH_TNPR_TXNPTR_Pos)))</span>
<a name="l01737"></a>01737 <span class="preprocessor"></span><span class="comment">/* -------- PERIPH_TNCR : (PDC Offset: 0x11C) Transmit Next Counter Register -------- */</span>
<a name="l01738"></a>01738 <span class="preprocessor">#define PERIPH_TNCR_TXNCTR_Pos 0</span>
<a name="l01739"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#ga57022250c28272467b50091d7a4a4cad">01739</a> <span class="preprocessor"></span><span class="preprocessor">#define PERIPH_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; PERIPH_TNCR_TXNCTR_Pos) </span><span class="comment">/**&lt; \brief (PERIPH_TNCR) Transmit Counter Next */</span>
<a name="l01740"></a>01740 <span class="preprocessor">#define PERIPH_TNCR_TXNCTR(value) ((PERIPH_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; PERIPH_TNCR_TXNCTR_Pos)))</span>
<a name="l01741"></a>01741 <span class="preprocessor"></span><span class="comment">/* -------- PERIPH_PTCR : (PDC Offset: 0x120) Transfer Control Register -------- */</span>
<a name="l01742"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#ga2d180a39041d38493d94d85b3be2a7e8">01742</a> <span class="preprocessor">#define PERIPH_PTCR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PERIPH_PTCR) Receiver Transfer Enable */</span>
<a name="l01743"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#gacdab0084c0ea6d1abe6ea55235906d6f">01743</a> <span class="preprocessor">#define PERIPH_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PERIPH_PTCR) Receiver Transfer Disable */</span>
<a name="l01744"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#gabc4a979df1e2e68654facad9d3a5b3e1">01744</a> <span class="preprocessor">#define PERIPH_PTCR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PERIPH_PTCR) Transmitter Transfer Enable */</span>
<a name="l01745"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#gaddbaf5f07c8db18ab85cfe56669b9035">01745</a> <span class="preprocessor">#define PERIPH_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PERIPH_PTCR) Transmitter Transfer Disable */</span>
<a name="l01746"></a>01746 <span class="comment">/* -------- PERIPH_PTSR : (PDC Offset: 0x124) Transfer Status Register -------- */</span>
<a name="l01747"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#ga1de24e46a369d4bd641b1a25a049d275">01747</a> <span class="preprocessor">#define PERIPH_PTSR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PERIPH_PTSR) Receiver Transfer Enable */</span>
<a name="l01748"></a><a class="code" href="group___s_a_m3_s___p_d_c.html#ga822eacf894149f29cc59da98567e2dfe">01748</a> <span class="preprocessor">#define PERIPH_PTSR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PERIPH_PTSR) Transmitter Transfer Enable */</span>
<a name="l01749"></a>01749 <span class="comment"></span>
<a name="l01750"></a>01750 <span class="comment">/*@}*/</span>
<a name="l01751"></a>01751 
<a name="l01752"></a>01752 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01753"></a>01753 <span class="comment">/**  SOFTWARE API DEFINITION FOR Parallel Input/Output */</span>
<a name="l01754"></a>01754 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01755"></a>01755 <span class="comment">/** \addtogroup SAM3S_PIO Parallel Input/Output */</span><span class="comment"></span>
<a name="l01756"></a>01756 <span class="comment">/*@{*/</span>
<a name="l01757"></a>01757 
<a name="l01758"></a>01758 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l01759"></a>01759 <span class="preprocessor"></span><span class="comment">/** \brief Pio hardware registers */</span>
<a name="l01760"></a><a class="code" href="struct_pio.html">01760</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01761"></a><a class="code" href="struct_pio.html#abdfb941374ffeab29332f838db796492">01761</a>   WoReg PIO_PER;        <span class="comment">/**&lt; \brief (Pio Offset: 0x0000) PIO Enable Register */</span>
<a name="l01762"></a><a class="code" href="struct_pio.html#a0bb1fb5debb99689f198213ac389392d">01762</a>   WoReg PIO_PDR;        <span class="comment">/**&lt; \brief (Pio Offset: 0x0004) PIO Disable Register */</span>
<a name="l01763"></a><a class="code" href="struct_pio.html#a7e0dab4cc7bc299eb91f5e54d074c099">01763</a>   RoReg PIO_PSR;        <span class="comment">/**&lt; \brief (Pio Offset: 0x0008) PIO Status Register */</span>
<a name="l01764"></a>01764   RwReg Reserved1[1];
<a name="l01765"></a><a class="code" href="struct_pio.html#ac46ac5259225b08736ed34a05707eb92">01765</a>   WoReg PIO_OER;        <span class="comment">/**&lt; \brief (Pio Offset: 0x0010) Output Enable Register */</span>
<a name="l01766"></a><a class="code" href="struct_pio.html#a1361bbbf416ae9dcc5a9d09be96b0d6d">01766</a>   WoReg PIO_ODR;        <span class="comment">/**&lt; \brief (Pio Offset: 0x0014) Output Disable Register */</span>
<a name="l01767"></a><a class="code" href="struct_pio.html#ae24d090cba884b809c1b0836a31fb853">01767</a>   RoReg PIO_OSR;        <span class="comment">/**&lt; \brief (Pio Offset: 0x0018) Output Status Register */</span>
<a name="l01768"></a>01768   RwReg Reserved2[1];
<a name="l01769"></a><a class="code" href="struct_pio.html#a21769375fcf3ca47de35e45cf0f4dc5a">01769</a>   WoReg PIO_IFER;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0020) Glitch Input Filter Enable Register */</span>
<a name="l01770"></a><a class="code" href="struct_pio.html#a6e2a0b0733d41692a39bfd6e208dbb19">01770</a>   WoReg PIO_IFDR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0024) Glitch Input Filter Disable Register */</span>
<a name="l01771"></a><a class="code" href="struct_pio.html#a114c487ace4660d9fec34a00fd0a4816">01771</a>   RoReg PIO_IFSR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0028) Glitch Input Filter Status Register */</span>
<a name="l01772"></a>01772   RwReg Reserved3[1];
<a name="l01773"></a><a class="code" href="struct_pio.html#a8d2a8600bb8fe5f51175618dec1860cb">01773</a>   WoReg PIO_SODR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0030) Set Output Data Register */</span>
<a name="l01774"></a><a class="code" href="struct_pio.html#a1a7f16a5eb04461ef0f9fb0eb738a866">01774</a>   WoReg PIO_CODR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0034) Clear Output Data Register */</span>
<a name="l01775"></a><a class="code" href="struct_pio.html#a7c61fc9ade3a4c8fbd379ae426e09a71">01775</a>   RwReg PIO_ODSR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0038) Output Data Status Register */</span>
<a name="l01776"></a><a class="code" href="struct_pio.html#a8b527ca065b6dd00153b9b47d54a4ce9">01776</a>   RoReg PIO_PDSR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x003C) Pin Data Status Register */</span>
<a name="l01777"></a><a class="code" href="struct_pio.html#abc33a2cfe176fd81768035ab360cf300">01777</a>   WoReg PIO_IER;        <span class="comment">/**&lt; \brief (Pio Offset: 0x0040) Interrupt Enable Register */</span>
<a name="l01778"></a><a class="code" href="struct_pio.html#a55b0f88d27ff655b1a3278cded2bf6da">01778</a>   WoReg PIO_IDR;        <span class="comment">/**&lt; \brief (Pio Offset: 0x0044) Interrupt Disable Register */</span>
<a name="l01779"></a><a class="code" href="struct_pio.html#a77f35f707b72fed69b5bbd45613e5129">01779</a>   RoReg PIO_IMR;        <span class="comment">/**&lt; \brief (Pio Offset: 0x0048) Interrupt Mask Register */</span>
<a name="l01780"></a><a class="code" href="struct_pio.html#aa1ec860bfec48a454bef8559b5970a9b">01780</a>   RoReg PIO_ISR;        <span class="comment">/**&lt; \brief (Pio Offset: 0x004C) Interrupt Status Register */</span>
<a name="l01781"></a><a class="code" href="struct_pio.html#ae4b988524b74e25a95105b5fd3c2cbb2">01781</a>   WoReg PIO_MDER;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0050) Multi-driver Enable Register */</span>
<a name="l01782"></a><a class="code" href="struct_pio.html#af9407611c6749d711299f1398befff5e">01782</a>   WoReg PIO_MDDR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0054) Multi-driver Disable Register */</span>
<a name="l01783"></a><a class="code" href="struct_pio.html#a4cc0a4c2dd2a0dce16a668e9b8539d5c">01783</a>   RoReg PIO_MDSR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0058) Multi-driver Status Register */</span>
<a name="l01784"></a>01784   RwReg Reserved4[1];
<a name="l01785"></a><a class="code" href="struct_pio.html#aab033d4ffb1be9fc2728262c800e2fd7">01785</a>   WoReg PIO_PUDR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0060) Pull-up Disable Register */</span>
<a name="l01786"></a><a class="code" href="struct_pio.html#a3a3fdd2a74ed0fcf616ad3ad8aa2e6f6">01786</a>   WoReg PIO_PUER;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0064) Pull-up Enable Register */</span>
<a name="l01787"></a><a class="code" href="struct_pio.html#a22988aa371ffcd08335a50275a53f3d1">01787</a>   RoReg PIO_PUSR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0068) Pad Pull-up Status Register */</span>
<a name="l01788"></a>01788   RwReg Reserved5[1];
<a name="l01789"></a><a class="code" href="struct_pio.html#a8b4633e23da854aa85198a24b5f97407">01789</a>   RwReg PIO_ABCDSR[2];  <span class="comment">/**&lt; \brief (Pio Offset: 0x0070) Peripheral Select Register */</span>
<a name="l01790"></a>01790   RwReg Reserved6[2];
<a name="l01791"></a><a class="code" href="struct_pio.html#a3438bfb79277732799598c448608e62e">01791</a>   WoReg PIO_IFSCDR;     <span class="comment">/**&lt; \brief (Pio Offset: 0x0080) Input Filter Slow Clock Disable Register */</span>
<a name="l01792"></a><a class="code" href="struct_pio.html#adf50765ef5ad7fd3a434e8a809c5fc80">01792</a>   WoReg PIO_IFSCER;     <span class="comment">/**&lt; \brief (Pio Offset: 0x0084) Input Filter Slow Clock Enable Register */</span>
<a name="l01793"></a><a class="code" href="struct_pio.html#aa92ff7a338fa9c2c4d92f03f9f8f3938">01793</a>   RoReg PIO_IFSCSR;     <span class="comment">/**&lt; \brief (Pio Offset: 0x0088) Input Filter Slow Clock Status Register */</span>
<a name="l01794"></a><a class="code" href="struct_pio.html#a57308223f45a9d5e20ed5192ad4fa99b">01794</a>   RwReg PIO_SCDR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x008C) Slow Clock Divider Debouncing Register */</span>
<a name="l01795"></a><a class="code" href="struct_pio.html#ae0f814fb11fd143e1fa93747f43d8709">01795</a>   WoReg PIO_PPDDR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0090) Pad Pull-down Disable Register */</span>
<a name="l01796"></a><a class="code" href="struct_pio.html#a79677ad84a24073920c5ea477aee7dca">01796</a>   WoReg PIO_PPDER;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0094) Pad Pull-down Enable Register */</span>
<a name="l01797"></a><a class="code" href="struct_pio.html#a6ffd4f6953cedc1acc35f8fda20240fe">01797</a>   RoReg PIO_PPDSR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0098) Pad Pull-down Status Register */</span>
<a name="l01798"></a>01798   RwReg Reserved7[1];
<a name="l01799"></a><a class="code" href="struct_pio.html#a6322e55fd17a3c5db970c3dbc173b27e">01799</a>   WoReg PIO_OWER;       <span class="comment">/**&lt; \brief (Pio Offset: 0x00A0) Output Write Enable */</span>
<a name="l01800"></a><a class="code" href="struct_pio.html#a42c5ad7358e7ebf04e0673803ce0c4ad">01800</a>   WoReg PIO_OWDR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x00A4) Output Write Disable */</span>
<a name="l01801"></a><a class="code" href="struct_pio.html#a073814a60116b683003439e1229c67b2">01801</a>   RoReg PIO_OWSR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x00A8) Output Write Status Register */</span>
<a name="l01802"></a>01802   RwReg Reserved8[1];
<a name="l01803"></a><a class="code" href="struct_pio.html#a2520da2c697c5fa2d42af60ffc1038c0">01803</a>   WoReg PIO_AIMER;      <span class="comment">/**&lt; \brief (Pio Offset: 0x00B0) Additional Interrupt Modes Enable Register */</span>
<a name="l01804"></a><a class="code" href="struct_pio.html#a858178a0f7daddd7931852adb5baa667">01804</a>   WoReg PIO_AIMDR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x00B4) Additional Interrupt Modes Disables Register */</span>
<a name="l01805"></a><a class="code" href="struct_pio.html#a708bee475908e41a7de67d414ec78747">01805</a>   RoReg PIO_AIMMR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x00B8) Additional Interrupt Modes Mask Register */</span>
<a name="l01806"></a>01806   RwReg Reserved9[1];
<a name="l01807"></a><a class="code" href="struct_pio.html#ab9c25aacaa83bdb1cda9f32920a67e8e">01807</a>   WoReg PIO_ESR;        <span class="comment">/**&lt; \brief (Pio Offset: 0x00C0) Edge Select Register */</span>
<a name="l01808"></a><a class="code" href="struct_pio.html#a979a603e21fb417c67e11af6eaf4b7b1">01808</a>   WoReg PIO_LSR;        <span class="comment">/**&lt; \brief (Pio Offset: 0x00C4) Level Select Register */</span>
<a name="l01809"></a><a class="code" href="struct_pio.html#a43c05d9a7c23ded25b64bb8ef1004762">01809</a>   RoReg PIO_ELSR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x00C8) Edge/Level Status Register */</span>
<a name="l01810"></a>01810   RwReg Reserved10[1];
<a name="l01811"></a><a class="code" href="struct_pio.html#a1b33e7dd2ad00c1fbe2619bb21a29959">01811</a>   WoReg PIO_FELLSR;     <span class="comment">/**&lt; \brief (Pio Offset: 0x00D0) Falling Edge/Low Level Select Register */</span>
<a name="l01812"></a><a class="code" href="struct_pio.html#a4a4d418bd6e2cb69f60afa40cf69b80a">01812</a>   WoReg PIO_REHLSR;     <span class="comment">/**&lt; \brief (Pio Offset: 0x00D4) Rising Edge/ High Level Select Register */</span>
<a name="l01813"></a><a class="code" href="struct_pio.html#adf54632d84096c76ed10ebb50b640f6b">01813</a>   RoReg PIO_FRLHSR;     <span class="comment">/**&lt; \brief (Pio Offset: 0x00D8) Fall/Rise - Low/High Status Register */</span>
<a name="l01814"></a>01814   RwReg Reserved11[1];
<a name="l01815"></a><a class="code" href="struct_pio.html#a39946df28013ae15e2285d7ead5f64af">01815</a>   RoReg PIO_LOCKSR;     <span class="comment">/**&lt; \brief (Pio Offset: 0x00E0) Lock Status */</span>
<a name="l01816"></a><a class="code" href="struct_pio.html#a804f3cda209fca8b1d642b4d319d3798">01816</a>   RwReg PIO_WPMR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x00E4) Write Protect Mode Register */</span>
<a name="l01817"></a><a class="code" href="struct_pio.html#a1ba30d54ba0bd0e34fbb0da9d7911996">01817</a>   RoReg PIO_WPSR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x00E8) Write Protect Status Register */</span>
<a name="l01818"></a>01818   RwReg Reserved12[5];
<a name="l01819"></a><a class="code" href="struct_pio.html#a3e9e6f3ec5264a2bce5ffab69a71e043">01819</a>   RwReg PIO_SCHMITT;    <span class="comment">/**&lt; \brief (Pio Offset: 0x0100) Schmitt Trigger Register */</span>
<a name="l01820"></a>01820   RwReg Reserved13[19];
<a name="l01821"></a><a class="code" href="struct_pio.html#a0cba0b22951ab50ab5dcbf22c9a762eb">01821</a>   RwReg PIO_PCMR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x150) Parallel Capture Mode Register */</span>
<a name="l01822"></a><a class="code" href="struct_pio.html#a812d7c833c184830512376561d850293">01822</a>   WoReg PIO_PCIER;      <span class="comment">/**&lt; \brief (Pio Offset: 0x154) Parallel Capture Interrupt Enable Register */</span>
<a name="l01823"></a><a class="code" href="struct_pio.html#ab4e3e6a28a2e47d3418a12d98b54b951">01823</a>   WoReg PIO_PCIDR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x158) Parallel Capture Interrupt Disable Register */</span>
<a name="l01824"></a><a class="code" href="struct_pio.html#a01d6d733233807f3e2bae37b385e19c9">01824</a>   RoReg PIO_PCIMR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x15C) Parallel Capture Interrupt Mask Register */</span>
<a name="l01825"></a><a class="code" href="struct_pio.html#abdd067079b4596322c374009b6a47337">01825</a>   RoReg PIO_PCISR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x160) Parallel Capture Interrupt Status Register */</span>
<a name="l01826"></a><a class="code" href="struct_pio.html#af1a63da1678eeaf400cb394aff330b80">01826</a>   RoReg PIO_PCRHR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x164) Parallel Capture Reception Holding Register */</span>
<a name="l01827"></a><a class="code" href="struct_pio.html#adb80cf72e8eb5281e589ba2e293b0f1d">01827</a>   RwReg PIO_RPR;        <span class="comment">/**&lt; \brief (Pio Offset: 0x168) Receive Pointer Register */</span>
<a name="l01828"></a><a class="code" href="struct_pio.html#a87facbd0aa168e1eb0a980d9b91c90e3">01828</a>   RwReg PIO_RCR;        <span class="comment">/**&lt; \brief (Pio Offset: 0x16C) Receive Counter Register */</span>
<a name="l01829"></a><a class="code" href="struct_pio.html#a8f3ee18d4eb440bd7b832ebaadd1f00a">01829</a>   RwReg PIO_TPR;        <span class="comment">/**&lt; \brief (Pio Offset: 0x170) Transmit Pointer Register */</span>
<a name="l01830"></a><a class="code" href="struct_pio.html#acbf4fe0a923e30125c0eb3dce9a65428">01830</a>   RwReg PIO_TCR;        <span class="comment">/**&lt; \brief (Pio Offset: 0x174) Transmit Counter Register */</span>
<a name="l01831"></a><a class="code" href="struct_pio.html#a78a18934431ef1b7c229c5af4099819d">01831</a>   RwReg PIO_RNPR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x178) Receive Next Pointer Register */</span>
<a name="l01832"></a><a class="code" href="struct_pio.html#ae201ed36f51f9b0c8869b4b1003a10a2">01832</a>   RwReg PIO_RNCR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x17C) Receive Next Counter Register */</span>
<a name="l01833"></a><a class="code" href="struct_pio.html#a3f67daa402bb2b88ab72f1e7ab5340ff">01833</a>   RwReg PIO_TNPR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x180) Transmit Next Pointer Register */</span>
<a name="l01834"></a><a class="code" href="struct_pio.html#a202a0eea5f6b32acc1ca1799326e2b8a">01834</a>   RwReg PIO_TNCR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x184) Transmit Next Counter Register */</span>
<a name="l01835"></a><a class="code" href="struct_pio.html#a9586c2161536d1592e32c5888fef1a04">01835</a>   WoReg PIO_PTCR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x188) Transfer Control Register */</span>
<a name="l01836"></a><a class="code" href="struct_pio.html#a1e7e92b2c7793e650004b05ce34f1dd3">01836</a>   RoReg PIO_PTSR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x18C) Transfer Status Register */</span>
<a name="l01837"></a>01837 } <a class="code" href="struct_pio.html" title="Pio hardware registers.">Pio</a>;
<a name="l01838"></a>01838 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l01839"></a>01839 <span class="comment">/* -------- PIO_PER : (PIO Offset: 0x0000) PIO Enable Register -------- */</span>
<a name="l01840"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacef73da8ddbeb78a9acb4e7f0b8ee5db">01840</a> <span class="preprocessor">#define PIO_PER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01841"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga97df402dc35163654220faa5a744aef1">01841</a> <span class="preprocessor">#define PIO_PER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01842"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1db4e6946c40ae270c8fcb089b8ba938">01842</a> <span class="preprocessor">#define PIO_PER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01843"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafccfa87da5d3801222ff9dbacdc3ad63">01843</a> <span class="preprocessor">#define PIO_PER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01844"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad03c3cd72d1608433822b972c5515ecd">01844</a> <span class="preprocessor">#define PIO_PER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01845"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7abaa3bfeb23004c610992053e5a3b17">01845</a> <span class="preprocessor">#define PIO_PER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01846"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga06dffbdf8ceea5707284db6d6c35a0ed">01846</a> <span class="preprocessor">#define PIO_PER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01847"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf1b8b43c7cea11120a6cd285443c3a50">01847</a> <span class="preprocessor">#define PIO_PER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01848"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga835efa6d03a293bce5575c8607dd318c">01848</a> <span class="preprocessor">#define PIO_PER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01849"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafa41985a54ba8e97c5965ab8ad9599e2">01849</a> <span class="preprocessor">#define PIO_PER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01850"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaa7778b07c305d915f81853c6e3465b3">01850</a> <span class="preprocessor">#define PIO_PER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01851"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga744bcc92ad9a8c214399e9d1653a5151">01851</a> <span class="preprocessor">#define PIO_PER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01852"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1b9958476c188840813d554c31c155aa">01852</a> <span class="preprocessor">#define PIO_PER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01853"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6294dfa460084946f958e89991cf68e5">01853</a> <span class="preprocessor">#define PIO_PER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01854"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9566db573286e329e2654f077bba96a2">01854</a> <span class="preprocessor">#define PIO_PER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01855"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaf8e7e62628bdb7b4e80a2c1e0fef94a">01855</a> <span class="preprocessor">#define PIO_PER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01856"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8c10e7085e3a23bd2b7c9df0ac6af255">01856</a> <span class="preprocessor">#define PIO_PER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01857"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2d2dc3beb57804a08fdab8c7f9a8c2f2">01857</a> <span class="preprocessor">#define PIO_PER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01858"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad18fd34f0c2fb306c12b92ae640c7844">01858</a> <span class="preprocessor">#define PIO_PER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01859"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga994f133df6dcda4de5ef5f246d02a960">01859</a> <span class="preprocessor">#define PIO_PER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01860"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1a387d9fd0b398c800585377a2434e24">01860</a> <span class="preprocessor">#define PIO_PER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01861"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7190d4deaaf4f62e3964fd1d6f23987e">01861</a> <span class="preprocessor">#define PIO_PER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01862"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4b6395699ce9d540f807c743527b8f31">01862</a> <span class="preprocessor">#define PIO_PER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01863"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga15f531bf43f90f367f01e9c34a86b311">01863</a> <span class="preprocessor">#define PIO_PER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01864"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabf054a2096bd42b510ca59479b7cb733">01864</a> <span class="preprocessor">#define PIO_PER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01865"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8db02cfe6b6ba12ce8d1004bf72cd4b6">01865</a> <span class="preprocessor">#define PIO_PER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01866"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad747d731d34f001e8f35e4bfd8ba5e36">01866</a> <span class="preprocessor">#define PIO_PER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01867"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gada534fde8debad2ce94e0c324f65627e">01867</a> <span class="preprocessor">#define PIO_PER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01868"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga605c950b22c249ceb66affeee2fd33f7">01868</a> <span class="preprocessor">#define PIO_PER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01869"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5cad1a32f1dbd10e0bc2d3cf02fd69b9">01869</a> <span class="preprocessor">#define PIO_PER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01870"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa262c8151c8586af7fe1f0dd2dffc01a">01870</a> <span class="preprocessor">#define PIO_PER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01871"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaed63134dde307db0bd438b16fb9b0513">01871</a> <span class="preprocessor">#define PIO_PER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l01872"></a>01872 <span class="comment">/* -------- PIO_PDR : (PIO Offset: 0x0004) PIO Disable Register -------- */</span>
<a name="l01873"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga49aec10da90db0a6c8064e44bb0909c2">01873</a> <span class="preprocessor">#define PIO_PDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01874"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa17b688fb3a6a41704cbcf27ff092766">01874</a> <span class="preprocessor">#define PIO_PDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01875"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac774f54f4c7893e0637744d3c97bda77">01875</a> <span class="preprocessor">#define PIO_PDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01876"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf4c693f20fcbd944ffc1d31b7fcd9689">01876</a> <span class="preprocessor">#define PIO_PDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01877"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2cede5ac5f39fa91d45686dcf2cc241e">01877</a> <span class="preprocessor">#define PIO_PDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01878"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga391656759af29d5879627d88eb404ee5">01878</a> <span class="preprocessor">#define PIO_PDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01879"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae2530483d58d1cfc3df34138659817e6">01879</a> <span class="preprocessor">#define PIO_PDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01880"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga94be189807703f86d8cff384ac290348">01880</a> <span class="preprocessor">#define PIO_PDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01881"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad73531894662de7898b75d9e19cb2256">01881</a> <span class="preprocessor">#define PIO_PDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01882"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6dd07d637888e4ddb4b8648d79eb924a">01882</a> <span class="preprocessor">#define PIO_PDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01883"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab71409afc4195c449804ca1e254ad709">01883</a> <span class="preprocessor">#define PIO_PDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01884"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga815b27f31ac4819da84930b81bde79c1">01884</a> <span class="preprocessor">#define PIO_PDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01885"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga77e2c19129f3b570ae5d8685c80078c2">01885</a> <span class="preprocessor">#define PIO_PDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01886"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf9ca4e5bece2dcf67015985b9d9a8903">01886</a> <span class="preprocessor">#define PIO_PDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01887"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga20ad4b5efbf5d07dd8748800f92f8c0d">01887</a> <span class="preprocessor">#define PIO_PDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01888"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1e6240244ccf8dbf4ec3f22db995f0be">01888</a> <span class="preprocessor">#define PIO_PDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01889"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga62ea50d98c6e9d8f4e321c8a02fd16f8">01889</a> <span class="preprocessor">#define PIO_PDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01890"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafb4586134c9d14dd2f0e0aceaa8f43f4">01890</a> <span class="preprocessor">#define PIO_PDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01891"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaec03b92831aeb2f8936174213f1fbce1">01891</a> <span class="preprocessor">#define PIO_PDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01892"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga231cae8f078ec19304831f2e84e35c5a">01892</a> <span class="preprocessor">#define PIO_PDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01893"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa8a5d29c2a7e7206692a76d29fa85601">01893</a> <span class="preprocessor">#define PIO_PDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01894"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga744b1b06bbdeb830b7c6c92e84bc702d">01894</a> <span class="preprocessor">#define PIO_PDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01895"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1e8203aad2cfb809fbfcf6461b8658db">01895</a> <span class="preprocessor">#define PIO_PDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01896"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga46b39fdfc4c4660edd8a80c26eb83a27">01896</a> <span class="preprocessor">#define PIO_PDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01897"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga17b168448619c89eccc40071881650dd">01897</a> <span class="preprocessor">#define PIO_PDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01898"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga29a79edc7ff85588a8ea272ff7e76e08">01898</a> <span class="preprocessor">#define PIO_PDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01899"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5e2194d334d55c539ff88221787894e5">01899</a> <span class="preprocessor">#define PIO_PDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01900"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0cf28d352eaa24eb9df0554221e4ad64">01900</a> <span class="preprocessor">#define PIO_PDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01901"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaed0fef852bf59eb0f0aac3cd019204e0">01901</a> <span class="preprocessor">#define PIO_PDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01902"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga886e30a64f553a215a3e126c0ee4e18d">01902</a> <span class="preprocessor">#define PIO_PDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01903"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabe309b275e1fecc7500c7389266304bd">01903</a> <span class="preprocessor">#define PIO_PDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01904"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad3e0eccc95bce8d91ffed28b8d587834">01904</a> <span class="preprocessor">#define PIO_PDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l01905"></a>01905 <span class="comment">/* -------- PIO_PSR : (PIO Offset: 0x0008) PIO Status Register -------- */</span>
<a name="l01906"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga052ffb20a622beb1c7f217c99e1f833c">01906</a> <span class="preprocessor">#define PIO_PSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01907"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga73e90f945e9c8576111062cc16575633">01907</a> <span class="preprocessor">#define PIO_PSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01908"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaee0cdf62585e42257b7e2cc60d7a5cf8">01908</a> <span class="preprocessor">#define PIO_PSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01909"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga93bb48fce0c63c52435b83f9f9cb79cc">01909</a> <span class="preprocessor">#define PIO_PSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01910"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadc972e5ed3888fbbda8fb196d8fc64a9">01910</a> <span class="preprocessor">#define PIO_PSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01911"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2d75f73fa3d0a217eaa3fc7c12709d19">01911</a> <span class="preprocessor">#define PIO_PSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01912"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae4c9b483f6c538ce632dd9705da6d9f2">01912</a> <span class="preprocessor">#define PIO_PSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01913"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab571495b5b6496c18947b1f4a629e6c4">01913</a> <span class="preprocessor">#define PIO_PSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01914"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga02169827613a17c6eb5e1478af9365db">01914</a> <span class="preprocessor">#define PIO_PSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01915"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa1b6ae05d17f492d7e3e162426a2004a">01915</a> <span class="preprocessor">#define PIO_PSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01916"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga32c59481e8a6c8ce8ddececfae2cfe87">01916</a> <span class="preprocessor">#define PIO_PSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01917"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga087fb2ff5690ab6bc7293c26687372a7">01917</a> <span class="preprocessor">#define PIO_PSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01918"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab07367db67c33bd12f6e2f89c5e3e9f8">01918</a> <span class="preprocessor">#define PIO_PSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01919"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga53ba54df3dc20a6eac3180dd28fcb5bb">01919</a> <span class="preprocessor">#define PIO_PSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01920"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa93f3a2d66f1148cf4237ce479a2a860">01920</a> <span class="preprocessor">#define PIO_PSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01921"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga95f625cf972eee1dad130e54185a355f">01921</a> <span class="preprocessor">#define PIO_PSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01922"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga41ee20c8ebaefaa22ceb5660d16da67b">01922</a> <span class="preprocessor">#define PIO_PSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01923"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga34fcd321df1aec92f98846943797029b">01923</a> <span class="preprocessor">#define PIO_PSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01924"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga73ea05c2367d315934fb85651a1e5bf4">01924</a> <span class="preprocessor">#define PIO_PSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01925"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3a651fa4bfdbd4320fdf93a28cd52499">01925</a> <span class="preprocessor">#define PIO_PSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01926"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2ae863e6c25d047ef1bf34c3855a59a0">01926</a> <span class="preprocessor">#define PIO_PSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01927"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga655c13fb4f79d6a1b1ca060023c356e9">01927</a> <span class="preprocessor">#define PIO_PSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01928"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga11c8721f03f2dc8c9fedee87c597d780">01928</a> <span class="preprocessor">#define PIO_PSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01929"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac962d5b5cf303f89a671cb3aaed2c628">01929</a> <span class="preprocessor">#define PIO_PSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01930"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaefd6d1e1d331c33b356d0b64dce662c3">01930</a> <span class="preprocessor">#define PIO_PSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01931"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2b371922a2bfc4087bd7a559185d43cc">01931</a> <span class="preprocessor">#define PIO_PSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01932"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2ec665657319b59f0360950a4cf013f4">01932</a> <span class="preprocessor">#define PIO_PSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01933"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga711bd8b69a8a73c8246f709601bf9b7c">01933</a> <span class="preprocessor">#define PIO_PSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01934"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga59552dd3ef63dbeee3de4a974e004e76">01934</a> <span class="preprocessor">#define PIO_PSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01935"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga35ec47c4b2ba800249d517b9f73f709b">01935</a> <span class="preprocessor">#define PIO_PSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01936"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacdcdf6bef850ec4b51320f13b1b6adee">01936</a> <span class="preprocessor">#define PIO_PSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01937"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2bc102ff5c43ea12bf3260fbe2efd411">01937</a> <span class="preprocessor">#define PIO_PSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l01938"></a>01938 <span class="comment">/* -------- PIO_OER : (PIO Offset: 0x0010) Output Enable Register -------- */</span>
<a name="l01939"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga857e1020e3696af1665250ff8e75621d">01939</a> <span class="preprocessor">#define PIO_OER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01940"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga76a53cb5e211ed87275bc532d52e8339">01940</a> <span class="preprocessor">#define PIO_OER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01941"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab8cfec917c4a318c39b50c0c8e37db20">01941</a> <span class="preprocessor">#define PIO_OER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01942"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga980430b426eb8788de60d3ff52165568">01942</a> <span class="preprocessor">#define PIO_OER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01943"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga736bc42020c4f9fba9fdaf93f7d05a1a">01943</a> <span class="preprocessor">#define PIO_OER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01944"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6e4e86c0e251d0ef4b11eeae917c0a6a">01944</a> <span class="preprocessor">#define PIO_OER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01945"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0952ff0aaddf008f17a43109462c4aaa">01945</a> <span class="preprocessor">#define PIO_OER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01946"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga69036fa4d23a062e28350c8c5793c8d9">01946</a> <span class="preprocessor">#define PIO_OER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01947"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga91a3de1bce4ea9460809e721e55101d8">01947</a> <span class="preprocessor">#define PIO_OER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01948"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7448bc8626325216c507550839476644">01948</a> <span class="preprocessor">#define PIO_OER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01949"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabf5014dafd7d89cb989e0d9a82c3f1b0">01949</a> <span class="preprocessor">#define PIO_OER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01950"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga26d7c371418b4be2367afa8cea2aaa63">01950</a> <span class="preprocessor">#define PIO_OER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01951"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac44803a88d7f8174fe48b5283bf17663">01951</a> <span class="preprocessor">#define PIO_OER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01952"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6215b841c009362e9d7e34b9ce4374fc">01952</a> <span class="preprocessor">#define PIO_OER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01953"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0287062fa8fd23331c8f247e77e67e39">01953</a> <span class="preprocessor">#define PIO_OER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01954"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafe607141d19ad430d6859ed984fff3c7">01954</a> <span class="preprocessor">#define PIO_OER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01955"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga57178783cc5100df5c7ad923c7433e75">01955</a> <span class="preprocessor">#define PIO_OER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01956"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2f36ae03abdd796ff5d8f41dd871da2f">01956</a> <span class="preprocessor">#define PIO_OER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01957"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacb684c81c9e20e40b37949d8869d7298">01957</a> <span class="preprocessor">#define PIO_OER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01958"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2a38ca84717340fe02b94cffff2a43ea">01958</a> <span class="preprocessor">#define PIO_OER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01959"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6238bc77a5c8034f3e212195cd3c77bb">01959</a> <span class="preprocessor">#define PIO_OER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01960"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7bcae42277e39601b260044252a31576">01960</a> <span class="preprocessor">#define PIO_OER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01961"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga62f666d60b9d242e2f2efa9140e4690f">01961</a> <span class="preprocessor">#define PIO_OER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01962"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8ac854dd4dd0fb5cb45e726284bd67ac">01962</a> <span class="preprocessor">#define PIO_OER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01963"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafe118a69d1ef3896cc30964a69882762">01963</a> <span class="preprocessor">#define PIO_OER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01964"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8cb0f384163693c17269aec6b6130c15">01964</a> <span class="preprocessor">#define PIO_OER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01965"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga907e57687e7831e5edc3c909baa26dc4">01965</a> <span class="preprocessor">#define PIO_OER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01966"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafd9d4c1323a4c56f51807712e19c1326">01966</a> <span class="preprocessor">#define PIO_OER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01967"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga06a642936cd14493dda4b7fcc187af4a">01967</a> <span class="preprocessor">#define PIO_OER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01968"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga75ef900c77f546e3a6d8f6f1b3ed3db0">01968</a> <span class="preprocessor">#define PIO_OER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01969"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3a3c97f3e5c767a18bb933db12ab40b0">01969</a> <span class="preprocessor">#define PIO_OER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01970"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0adb8022aee18c3b9ac7bdc70a12b2a9">01970</a> <span class="preprocessor">#define PIO_OER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l01971"></a>01971 <span class="comment">/* -------- PIO_ODR : (PIO Offset: 0x0014) Output Disable Register -------- */</span>
<a name="l01972"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaac42337317db68b341d9374388641cef">01972</a> <span class="preprocessor">#define PIO_ODR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01973"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab72b35837ff9007bc7213852dfe40243">01973</a> <span class="preprocessor">#define PIO_ODR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01974"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab140a99570ff433e0eb1af73eb1d9f8d">01974</a> <span class="preprocessor">#define PIO_ODR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01975"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga80c4f92ebc3d1afed7887290cc2b86a2">01975</a> <span class="preprocessor">#define PIO_ODR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01976"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7dc7948fab4161b38757d7aa053cb87f">01976</a> <span class="preprocessor">#define PIO_ODR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01977"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga72fbba2d720fb5acf6239cb9e31a67ff">01977</a> <span class="preprocessor">#define PIO_ODR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01978"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga08d422a3f6b8d7b40619d2a9bcd69f52">01978</a> <span class="preprocessor">#define PIO_ODR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01979"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga70808c8a68231019eaf2a8f0365dee97">01979</a> <span class="preprocessor">#define PIO_ODR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01980"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3bf6b252fddc3b51a49f25e597567206">01980</a> <span class="preprocessor">#define PIO_ODR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01981"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaed8150732df9493712e5092042d2d7af">01981</a> <span class="preprocessor">#define PIO_ODR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01982"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9e538ab878ecd661833ae96dfc92223b">01982</a> <span class="preprocessor">#define PIO_ODR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01983"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2419d1cde400510a2573a076c8925552">01983</a> <span class="preprocessor">#define PIO_ODR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01984"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga032f8795e285b8c130a81b22bd66ef36">01984</a> <span class="preprocessor">#define PIO_ODR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01985"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa7d605d5cfd10cc9f1f96b7c3a3ecefc">01985</a> <span class="preprocessor">#define PIO_ODR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01986"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadb50542634f91f61a9217c0d8088cbdb">01986</a> <span class="preprocessor">#define PIO_ODR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01987"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf00643ce9c90b1878deae649831864e1">01987</a> <span class="preprocessor">#define PIO_ODR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01988"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6f96cc51e7baac54f83a71d4373703ab">01988</a> <span class="preprocessor">#define PIO_ODR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01989"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga506c40ff1aa99be10a192489b4570cda">01989</a> <span class="preprocessor">#define PIO_ODR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01990"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga382294f907413596dbb3229a68df7d4b">01990</a> <span class="preprocessor">#define PIO_ODR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01991"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga68148c3f1e45b8c3801fa435fb09cea6">01991</a> <span class="preprocessor">#define PIO_ODR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01992"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga71eeb39cd24de25d254bca2233524a5d">01992</a> <span class="preprocessor">#define PIO_ODR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01993"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa37a1ef2a8297e107df96ac4725b3573">01993</a> <span class="preprocessor">#define PIO_ODR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01994"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac435f94316ce3c8bf315ebcb4ad21efa">01994</a> <span class="preprocessor">#define PIO_ODR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01995"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1b81e4e1f1765bf7b3559d8bfa37b146">01995</a> <span class="preprocessor">#define PIO_ODR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01996"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacf6cf5b75fffc2416dcfd446a413664f">01996</a> <span class="preprocessor">#define PIO_ODR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01997"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7a67890ac10b3de81ed8756ae6c18e02">01997</a> <span class="preprocessor">#define PIO_ODR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01998"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad7bdf3e3bb1d22f159a0a900d60d80ae">01998</a> <span class="preprocessor">#define PIO_ODR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l01999"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga71fd30db35cf308495bc3c29be407d93">01999</a> <span class="preprocessor">#define PIO_ODR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l02000"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadd935ae2afc97fc21b72a07111dc7f06">02000</a> <span class="preprocessor">#define PIO_ODR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l02001"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacc64e6bb390bd5a8546f368a90bcf175">02001</a> <span class="preprocessor">#define PIO_ODR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l02002"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga680f09d28c46fa8c0dfbcb4789997ad4">02002</a> <span class="preprocessor">#define PIO_ODR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l02003"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1299f7313d1535aff501cd8cf8677bd4">02003</a> <span class="preprocessor">#define PIO_ODR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l02004"></a>02004 <span class="comment">/* -------- PIO_OSR : (PIO Offset: 0x0018) Output Status Register -------- */</span>
<a name="l02005"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga323671d7afe4d0c7e093067fb75ff74f">02005</a> <span class="preprocessor">#define PIO_OSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02006"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf1e7c82f4c2120991d24222a752e9198">02006</a> <span class="preprocessor">#define PIO_OSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02007"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga615490e5ccb66eef8f9f4b966b65bcff">02007</a> <span class="preprocessor">#define PIO_OSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02008"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4d48f4a1098aaf4d12c52fd9101f9069">02008</a> <span class="preprocessor">#define PIO_OSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02009"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7c322a2d457d50322c8270fdc9779f42">02009</a> <span class="preprocessor">#define PIO_OSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02010"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaf9f969a386bce5e436f4086550a7981">02010</a> <span class="preprocessor">#define PIO_OSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02011"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1d0a3b6b3101bdab257884f82bb42ee7">02011</a> <span class="preprocessor">#define PIO_OSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02012"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8b460cf8f20cf1a5be754e483a50ab5a">02012</a> <span class="preprocessor">#define PIO_OSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02013"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8cff73d4a7cd187f5046778fc2ec3cd6">02013</a> <span class="preprocessor">#define PIO_OSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02014"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga336493c86f35c0b90a97e561d0c4275e">02014</a> <span class="preprocessor">#define PIO_OSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02015"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa8119f5a82155cfd71e678b92db3e73c">02015</a> <span class="preprocessor">#define PIO_OSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02016"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga87c99394d136fc6edf2337fa37f3dd78">02016</a> <span class="preprocessor">#define PIO_OSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02017"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac1eb9ffcf71f024c678d32f143f6e491">02017</a> <span class="preprocessor">#define PIO_OSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02018"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga516ff05330a4e86f133210651cc8d624">02018</a> <span class="preprocessor">#define PIO_OSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02019"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga690426013c44714872273dc649a4e9b0">02019</a> <span class="preprocessor">#define PIO_OSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02020"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac33873c81713d749ed34c0068bdb2a1d">02020</a> <span class="preprocessor">#define PIO_OSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02021"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga59b097cb1d451eb860f77a2087a13016">02021</a> <span class="preprocessor">#define PIO_OSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02022"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa404c0ded5d5097afa0916da9ac161b7">02022</a> <span class="preprocessor">#define PIO_OSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02023"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafb42b13cb048345f2048574786767804">02023</a> <span class="preprocessor">#define PIO_OSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02024"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacffb6d1fe62cc1c3d0f0e941df0e5445">02024</a> <span class="preprocessor">#define PIO_OSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02025"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8e005293d7abdf1c6cd75bc203fb78e0">02025</a> <span class="preprocessor">#define PIO_OSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02026"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaadd3f6fd491c153168ba8f615552e5b1">02026</a> <span class="preprocessor">#define PIO_OSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02027"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9d93fd548b1c8baba4ef8dea1264e375">02027</a> <span class="preprocessor">#define PIO_OSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02028"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf6830e85aeb0d25d984872cfdeb137b5">02028</a> <span class="preprocessor">#define PIO_OSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02029"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabc39d86db4199da4a74776352ddccb9f">02029</a> <span class="preprocessor">#define PIO_OSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02030"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacb42723eb89338ef422f29f5c8815f7d">02030</a> <span class="preprocessor">#define PIO_OSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02031"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga615a9e81cfb914c6f08f7c759dabdceb">02031</a> <span class="preprocessor">#define PIO_OSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02032"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad2e1a31805b3ca67da0b7879916dfc1d">02032</a> <span class="preprocessor">#define PIO_OSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02033"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa46126ab2d95102e0f19ec07ab23a70b">02033</a> <span class="preprocessor">#define PIO_OSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02034"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5f99e49b5dccc8602996f9f4e66eaaff">02034</a> <span class="preprocessor">#define PIO_OSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02035"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae614dfaa3fdc98adecc17bbe1cbc1421">02035</a> <span class="preprocessor">#define PIO_OSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02036"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf6eb6019ef14ea54817f5d0ab0439143">02036</a> <span class="preprocessor">#define PIO_OSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l02037"></a>02037 <span class="comment">/* -------- PIO_IFER : (PIO Offset: 0x0020) Glitch Input Filter Enable Register -------- */</span>
<a name="l02038"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga93a12f358c9da9af832f3356ccc88ef8">02038</a> <span class="preprocessor">#define PIO_IFER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02039"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaaccfd469e8ad1c9b2d58b534f394f96">02039</a> <span class="preprocessor">#define PIO_IFER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02040"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga80d1dc9acba07da4dc162ce1cb63c9d9">02040</a> <span class="preprocessor">#define PIO_IFER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02041"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga243a0249b552cfe40b5d2f72360a9e6a">02041</a> <span class="preprocessor">#define PIO_IFER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02042"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5c0115ba53dc7ace74294a8c6ab99056">02042</a> <span class="preprocessor">#define PIO_IFER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02043"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadb2d6d8787f1ef8b63ac1abdb861f8d8">02043</a> <span class="preprocessor">#define PIO_IFER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02044"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1eb794add07ef4d9bde59edaa2ada108">02044</a> <span class="preprocessor">#define PIO_IFER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02045"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacd82c87845f54264d217bcb9aefe4878">02045</a> <span class="preprocessor">#define PIO_IFER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02046"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga96808184e00b254dc6fb8ee6427f1355">02046</a> <span class="preprocessor">#define PIO_IFER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02047"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga20f9d7b5dc4b1f9a411963445c0e0821">02047</a> <span class="preprocessor">#define PIO_IFER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02048"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga38fd383f95c9a9bfafbf804bbcde619a">02048</a> <span class="preprocessor">#define PIO_IFER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02049"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga76a7fe3703088b2fb5df6aefde4ba8b0">02049</a> <span class="preprocessor">#define PIO_IFER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02050"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa23dd8b1b273b74d956cee4a47bed382">02050</a> <span class="preprocessor">#define PIO_IFER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02051"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7f52abe002cb0079f65c299ff0584e82">02051</a> <span class="preprocessor">#define PIO_IFER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02052"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9a004f13b3c657ed010bba30c97d46ac">02052</a> <span class="preprocessor">#define PIO_IFER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02053"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7b7b06376e66dd2e1e55453914332fcc">02053</a> <span class="preprocessor">#define PIO_IFER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02054"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9a8272b2f6a095e2722170bc6768659b">02054</a> <span class="preprocessor">#define PIO_IFER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02055"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5f0b7c4332d54dfcc31d2122b86a0e54">02055</a> <span class="preprocessor">#define PIO_IFER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02056"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6cf36df3d62d13a433a82b4f72441bd2">02056</a> <span class="preprocessor">#define PIO_IFER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02057"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5162d7d1797a704265a16605fcbe72cd">02057</a> <span class="preprocessor">#define PIO_IFER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02058"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga65c1d7e0da79004a43d10db5a2205cb9">02058</a> <span class="preprocessor">#define PIO_IFER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02059"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1d3e5aa2d3e417fef6e5a8541c6dbdb1">02059</a> <span class="preprocessor">#define PIO_IFER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02060"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga780dbc39c629a82f02579981ec0260e0">02060</a> <span class="preprocessor">#define PIO_IFER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02061"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga939f3d3bad3148738307d8fb63437c68">02061</a> <span class="preprocessor">#define PIO_IFER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02062"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga597f5adefae526cbab2c89b2a60ffc8b">02062</a> <span class="preprocessor">#define PIO_IFER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02063"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga34696c89cf5d8a9a9b6b9877bf8de0fc">02063</a> <span class="preprocessor">#define PIO_IFER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02064"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga17858b25b6e20a33c6386903ea80afbf">02064</a> <span class="preprocessor">#define PIO_IFER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02065"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaad442872ae0bb1896a99b143bcb6ea6c">02065</a> <span class="preprocessor">#define PIO_IFER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02066"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4a914c6dfa5b34b94cb13af74a44116b">02066</a> <span class="preprocessor">#define PIO_IFER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02067"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadabad5772bafe33dfa68ae204cce96e1">02067</a> <span class="preprocessor">#define PIO_IFER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02068"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga581177ba63c834991e0f358d3b0530d6">02068</a> <span class="preprocessor">#define PIO_IFER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02069"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5f020f0eff4f1fab204916c31dd1a80b">02069</a> <span class="preprocessor">#define PIO_IFER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l02070"></a>02070 <span class="comment">/* -------- PIO_IFDR : (PIO Offset: 0x0024) Glitch Input Filter Disable Register -------- */</span>
<a name="l02071"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab7a351da692b6ef973a691b002ed2392">02071</a> <span class="preprocessor">#define PIO_IFDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02072"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae91fddbf0816b27058c637cdd0520e9b">02072</a> <span class="preprocessor">#define PIO_IFDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02073"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga49febaa27cb7b18c6bd729f535a632d2">02073</a> <span class="preprocessor">#define PIO_IFDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02074"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab4c0b6d4e7ddaf0c7d50d131187fe8ce">02074</a> <span class="preprocessor">#define PIO_IFDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02075"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga66d97e722515f99b3b4ab6b58a542ffe">02075</a> <span class="preprocessor">#define PIO_IFDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02076"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga69fdd85a4b02fb3d1b739b6cbc9afd6f">02076</a> <span class="preprocessor">#define PIO_IFDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02077"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2a0e872eab49215996b98e6de0c1acf2">02077</a> <span class="preprocessor">#define PIO_IFDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02078"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga28a8e318e9936e43251fda5e7aa87f64">02078</a> <span class="preprocessor">#define PIO_IFDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02079"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7e17fdcff29fc43c93baa48daeb1df0d">02079</a> <span class="preprocessor">#define PIO_IFDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02080"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8c7d424c07a4b18c07e927a430657bee">02080</a> <span class="preprocessor">#define PIO_IFDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02081"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga58604ba4f6f154263ad7e636702dbe12">02081</a> <span class="preprocessor">#define PIO_IFDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02082"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga84736f2d710184e53f0358f6257725a9">02082</a> <span class="preprocessor">#define PIO_IFDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02083"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga67a3ef1a6d3fcf3216b90cfef1fb8f61">02083</a> <span class="preprocessor">#define PIO_IFDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02084"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4fa05db9129738f311602daac94daf3a">02084</a> <span class="preprocessor">#define PIO_IFDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02085"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac49d8ddf7dd26b60daaea8647b51bac2">02085</a> <span class="preprocessor">#define PIO_IFDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02086"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga433c5ef0da1beda0f2e1a2ac55aecaf2">02086</a> <span class="preprocessor">#define PIO_IFDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02087"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga51eb1d4a216770a980c12ae14c0ffc26">02087</a> <span class="preprocessor">#define PIO_IFDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02088"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga649c002623b04d1a8731a663cc266286">02088</a> <span class="preprocessor">#define PIO_IFDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02089"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga86133a814bb7d881b26b1eb70926a995">02089</a> <span class="preprocessor">#define PIO_IFDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02090"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad51da1c44e86703d99bf2f46a56e8f9b">02090</a> <span class="preprocessor">#define PIO_IFDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02091"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3bf69e578354d699bc44c1ecb78e3c7e">02091</a> <span class="preprocessor">#define PIO_IFDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02092"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacd1f94969658d9f2c357c5042cb45fcd">02092</a> <span class="preprocessor">#define PIO_IFDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02093"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1716c3ef3bfbe1488a4dd64efddf9cc0">02093</a> <span class="preprocessor">#define PIO_IFDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02094"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga52419576b3006e6c522fcbe8efb63159">02094</a> <span class="preprocessor">#define PIO_IFDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02095"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae25931e7cb42849325a0530e9471b3c4">02095</a> <span class="preprocessor">#define PIO_IFDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02096"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga52ff85410575e0f3b7d5f722c986549f">02096</a> <span class="preprocessor">#define PIO_IFDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02097"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga92136c66c4c3b840bcee30819cabe495">02097</a> <span class="preprocessor">#define PIO_IFDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02098"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga94bd4e5c283c7f8a2b6b6d18b84dd44f">02098</a> <span class="preprocessor">#define PIO_IFDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02099"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga497755098003e31ed7a735103531447c">02099</a> <span class="preprocessor">#define PIO_IFDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02100"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadfaea39c29c0dd0ad2905ed8b1a77a33">02100</a> <span class="preprocessor">#define PIO_IFDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02101"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0dd3e0df0e0b3e15e4b502a8e87be100">02101</a> <span class="preprocessor">#define PIO_IFDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02102"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8fca9cf4feee93756cff70797af66f6e">02102</a> <span class="preprocessor">#define PIO_IFDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l02103"></a>02103 <span class="comment">/* -------- PIO_IFSR : (PIO Offset: 0x0028) Glitch Input Filter Status Register -------- */</span>
<a name="l02104"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga212eb887efb941086f5902ea65620e81">02104</a> <span class="preprocessor">#define PIO_IFSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02105"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac282a907e69fa221bd169ce920279417">02105</a> <span class="preprocessor">#define PIO_IFSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02106"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9402ea2c23597a887dd8893e443be174">02106</a> <span class="preprocessor">#define PIO_IFSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02107"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga08379f7297a380ae1c5a7b5056d3a17d">02107</a> <span class="preprocessor">#define PIO_IFSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02108"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga55165be535d336ff75ae68254a93a4f1">02108</a> <span class="preprocessor">#define PIO_IFSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02109"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaca52769f46ee477e9392c37e5f5a4eac">02109</a> <span class="preprocessor">#define PIO_IFSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02110"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabb1bd20f49d8f75c2171007bc58550ae">02110</a> <span class="preprocessor">#define PIO_IFSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02111"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga204a4d1dc4f6aea006038350f56dcf35">02111</a> <span class="preprocessor">#define PIO_IFSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02112"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7847beb1fc14abc623a07397b3ba49ff">02112</a> <span class="preprocessor">#define PIO_IFSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02113"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2f6441dd10a84a93d7b33749fe1e6b76">02113</a> <span class="preprocessor">#define PIO_IFSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02114"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac2d65b5ab5b8912cc5c3f892acdc0b7c">02114</a> <span class="preprocessor">#define PIO_IFSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02115"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2e195db67bacdf242f63398b598039e2">02115</a> <span class="preprocessor">#define PIO_IFSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02116"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaee75d98c1c3c2c8961f8dab2af0eadeb">02116</a> <span class="preprocessor">#define PIO_IFSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02117"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacd894bf2e0e4874df2c9bc7b0bb5377a">02117</a> <span class="preprocessor">#define PIO_IFSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02118"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9069bcab705d2c871e9ea39cb6752bfe">02118</a> <span class="preprocessor">#define PIO_IFSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02119"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae02543e5bedc37e59e75c5840f46094f">02119</a> <span class="preprocessor">#define PIO_IFSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02120"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga711982e72f3ccf007970d2cb40cfcb2d">02120</a> <span class="preprocessor">#define PIO_IFSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02121"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabf311fd74a43eb846808b50618174a2b">02121</a> <span class="preprocessor">#define PIO_IFSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02122"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6282bf134bf75198a36e5fa3d3e5e90c">02122</a> <span class="preprocessor">#define PIO_IFSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02123"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gace90b28ef0cfdc0e1c12a62d4c9b0456">02123</a> <span class="preprocessor">#define PIO_IFSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02124"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf036b78132e3170b980833132ea409a4">02124</a> <span class="preprocessor">#define PIO_IFSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02125"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga464dffba79f1d6100f4808fc5aa9f353">02125</a> <span class="preprocessor">#define PIO_IFSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02126"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac5bfafb24982d85b35f00e773d4c1033">02126</a> <span class="preprocessor">#define PIO_IFSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02127"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0b5f822fae11f38127da7104d8f29e73">02127</a> <span class="preprocessor">#define PIO_IFSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02128"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0c56437e9903c66585099cf7803b4882">02128</a> <span class="preprocessor">#define PIO_IFSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02129"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaf416b5bf4a583e6723d239bc7ddf00c">02129</a> <span class="preprocessor">#define PIO_IFSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02130"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1444c5d9d324736b2a3fc2a2822dda52">02130</a> <span class="preprocessor">#define PIO_IFSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02131"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7265d102187e3cc87b8ed351c9ff183a">02131</a> <span class="preprocessor">#define PIO_IFSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02132"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga18e4c403d9f6369a6283188a95351b9e">02132</a> <span class="preprocessor">#define PIO_IFSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02133"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga74b4201dc2162587d998ba7891b4e510">02133</a> <span class="preprocessor">#define PIO_IFSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02134"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4eff989cf651db897e300b17cb34bc59">02134</a> <span class="preprocessor">#define PIO_IFSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02135"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7a6dba8cc43654d014b6c17f757224ab">02135</a> <span class="preprocessor">#define PIO_IFSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l02136"></a>02136 <span class="comment">/* -------- PIO_SODR : (PIO Offset: 0x0030) Set Output Data Register -------- */</span>
<a name="l02137"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadbb29ae0470782d6896822b99a7441dc">02137</a> <span class="preprocessor">#define PIO_SODR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02138"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad62c3dee1d17303d16f660ba5361a7f1">02138</a> <span class="preprocessor">#define PIO_SODR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02139"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3c68cac83629b92604222b808d673062">02139</a> <span class="preprocessor">#define PIO_SODR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02140"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7891e36c153747b1bdcc554ad9f4c757">02140</a> <span class="preprocessor">#define PIO_SODR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02141"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4fd0d390b48ebd6014d3acec5d285447">02141</a> <span class="preprocessor">#define PIO_SODR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02142"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3c7d72760ab626d52abb7eda8d9e0ec4">02142</a> <span class="preprocessor">#define PIO_SODR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02143"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab66bf0df313ada701ee01a5901fab38e">02143</a> <span class="preprocessor">#define PIO_SODR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02144"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa83f16661a45eb767da028605312ce2e">02144</a> <span class="preprocessor">#define PIO_SODR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02145"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae93f11784d773edf8f26aacd7ab58c94">02145</a> <span class="preprocessor">#define PIO_SODR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02146"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga35fbeb5dbea422730a75212e5c80bc86">02146</a> <span class="preprocessor">#define PIO_SODR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02147"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac20ea381cd174b794ea7585a034ed0d8">02147</a> <span class="preprocessor">#define PIO_SODR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02148"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga65d1b253bdec201ed00f0e7a14444af4">02148</a> <span class="preprocessor">#define PIO_SODR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02149"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6b43aa351cc3b6f7ab3316b611846861">02149</a> <span class="preprocessor">#define PIO_SODR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02150"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gada019fb0e21687eda672a3329a362086">02150</a> <span class="preprocessor">#define PIO_SODR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02151"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaf2883ec4279a7c1dfe18035b3b41d82">02151</a> <span class="preprocessor">#define PIO_SODR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02152"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9dc36cfeb25789dbb5d8867c70f3a6d8">02152</a> <span class="preprocessor">#define PIO_SODR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02153"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2bbf60f3103b53085a35fd41e3101a84">02153</a> <span class="preprocessor">#define PIO_SODR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02154"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga380d0500d7c33629a3f0a16d53ced24f">02154</a> <span class="preprocessor">#define PIO_SODR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02155"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3da61da9e2d16bebd869616116190f26">02155</a> <span class="preprocessor">#define PIO_SODR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02156"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga46b26c816572d5928ffd36e6c5faf6eb">02156</a> <span class="preprocessor">#define PIO_SODR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02157"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafe73741d2b419335680dacdc34cfe4e8">02157</a> <span class="preprocessor">#define PIO_SODR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02158"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad8a392f3c478df9cb63fb964ae9e2a8e">02158</a> <span class="preprocessor">#define PIO_SODR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02159"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga11fe477588bcb015ef84197af9273ece">02159</a> <span class="preprocessor">#define PIO_SODR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02160"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3cdbab7575021ab0dbaada6eb0a9e87e">02160</a> <span class="preprocessor">#define PIO_SODR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02161"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9d211b42ea17d22ef6065797c3a68694">02161</a> <span class="preprocessor">#define PIO_SODR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02162"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga40ea24d3641849de92baa299abaa3968">02162</a> <span class="preprocessor">#define PIO_SODR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02163"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac126718d7b33ba8f6ec7d6dc6789d497">02163</a> <span class="preprocessor">#define PIO_SODR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02164"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaad8e4fc90d1c8a408366ba946f837457">02164</a> <span class="preprocessor">#define PIO_SODR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02165"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga24cb4e57bd78868af033e1d718dc1ebf">02165</a> <span class="preprocessor">#define PIO_SODR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02166"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga25cab133d3d34b53c64d086dd34a507a">02166</a> <span class="preprocessor">#define PIO_SODR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02167"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaccf7719c70fca0b9a3f942019751924b">02167</a> <span class="preprocessor">#define PIO_SODR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02168"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga60389b09ccf634979ad3a62f58d857c7">02168</a> <span class="preprocessor">#define PIO_SODR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l02169"></a>02169 <span class="comment">/* -------- PIO_CODR : (PIO Offset: 0x0034) Clear Output Data Register -------- */</span>
<a name="l02170"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga632a4bb87140dd129a2574b828e2c462">02170</a> <span class="preprocessor">#define PIO_CODR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02171"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga88ab5ac485573b210c6a4813b3a2f5bb">02171</a> <span class="preprocessor">#define PIO_CODR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02172"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac57c1f4d7601ed54ad207bba2a559993">02172</a> <span class="preprocessor">#define PIO_CODR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02173"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga42f4ec5cd6607a6c28d88bb3c4294aad">02173</a> <span class="preprocessor">#define PIO_CODR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02174"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga58fc6b199de5f2915159df0ca2179882">02174</a> <span class="preprocessor">#define PIO_CODR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02175"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac8ad2a6680c2113d4c58cc60cb4ed311">02175</a> <span class="preprocessor">#define PIO_CODR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02176"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadb14c3475033571faa77d170650e3a04">02176</a> <span class="preprocessor">#define PIO_CODR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02177"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9e8ac1516e5d3206bbc2e4d3bf34b8f5">02177</a> <span class="preprocessor">#define PIO_CODR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02178"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadb12a2c0a23ae08e4a62949d5aec36ab">02178</a> <span class="preprocessor">#define PIO_CODR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02179"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga491427504b5ddde0d6f2914c4ec7c908">02179</a> <span class="preprocessor">#define PIO_CODR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02180"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac6c4a452d25fef06b800e7b5f696c2ea">02180</a> <span class="preprocessor">#define PIO_CODR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02181"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5b5ca00735aea95297373ceadba540b6">02181</a> <span class="preprocessor">#define PIO_CODR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02182"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1ea6a7531f38d9da0787bc2445374fb1">02182</a> <span class="preprocessor">#define PIO_CODR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02183"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga395494eee2bc96c5d64e4e1f40a6603b">02183</a> <span class="preprocessor">#define PIO_CODR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02184"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga665385ef6beed221dd96f51e8de58d6f">02184</a> <span class="preprocessor">#define PIO_CODR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02185"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga632126a11015c036adb37ef69d17792f">02185</a> <span class="preprocessor">#define PIO_CODR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02186"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa78b57130f712cdac9e58d4a852e8046">02186</a> <span class="preprocessor">#define PIO_CODR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02187"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga08ad4c215b6a50be24414ac26d0c6957">02187</a> <span class="preprocessor">#define PIO_CODR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02188"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0e70f26b6f5d605aeb4b6a4e9ded49d5">02188</a> <span class="preprocessor">#define PIO_CODR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02189"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga703ac530ba5ac81bc58afece5defb40e">02189</a> <span class="preprocessor">#define PIO_CODR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02190"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa21989caf70032431325d9b572510055">02190</a> <span class="preprocessor">#define PIO_CODR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02191"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5fd342089b05c711a212977e2704f95f">02191</a> <span class="preprocessor">#define PIO_CODR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02192"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8e529e874e7f4d89ce139b03e02c1572">02192</a> <span class="preprocessor">#define PIO_CODR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02193"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga93a9b275623f89094211005585c39137">02193</a> <span class="preprocessor">#define PIO_CODR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02194"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf88eb1a17fa8e2e3afd76cc50c593b18">02194</a> <span class="preprocessor">#define PIO_CODR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02195"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8bc1fcdce9592b5ccc1c6c8ce039c163">02195</a> <span class="preprocessor">#define PIO_CODR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02196"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac0a4c3d7d5f2b0da8e77ae0c2119e766">02196</a> <span class="preprocessor">#define PIO_CODR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02197"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6d9afb9b5e8e39f5a2d96231cdd8e690">02197</a> <span class="preprocessor">#define PIO_CODR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02198"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad91e23a41d898b1c1b5f4d8115b3b389">02198</a> <span class="preprocessor">#define PIO_CODR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02199"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9885e1740c1b603725f79e9e21af54d8">02199</a> <span class="preprocessor">#define PIO_CODR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02200"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf39f0be51b6484f44362c54fac2418b1">02200</a> <span class="preprocessor">#define PIO_CODR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02201"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa5554f6fecc213c63a7c9b4f6449e8b8">02201</a> <span class="preprocessor">#define PIO_CODR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l02202"></a>02202 <span class="comment">/* -------- PIO_ODSR : (PIO Offset: 0x0038) Output Data Status Register -------- */</span>
<a name="l02203"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga325fef2b27b83443cba302e91f9f521c">02203</a> <span class="preprocessor">#define PIO_ODSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02204"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5e9ba98347e0693cc1168f4e12676a26">02204</a> <span class="preprocessor">#define PIO_ODSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02205"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae304d48f5bcbf8c559df158c6a3263d6">02205</a> <span class="preprocessor">#define PIO_ODSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02206"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaee8fda4199154b9c37574df6cf661e5a">02206</a> <span class="preprocessor">#define PIO_ODSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02207"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9307b7132a347c3e44b04760b6a1b027">02207</a> <span class="preprocessor">#define PIO_ODSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02208"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf556b35ff4eaac96d1638fbbb0f795c4">02208</a> <span class="preprocessor">#define PIO_ODSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02209"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga035db61219f746f8892ebaf2b3cf9953">02209</a> <span class="preprocessor">#define PIO_ODSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02210"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaed0a9dfb015c6b0a40797842b76ad793">02210</a> <span class="preprocessor">#define PIO_ODSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02211"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7090c0793f97ef457ac2358c52c2126c">02211</a> <span class="preprocessor">#define PIO_ODSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02212"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7de65d2dd2bdac4af79538d8cbaf6546">02212</a> <span class="preprocessor">#define PIO_ODSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02213"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab112371b6cd967a846f0b0f519037343">02213</a> <span class="preprocessor">#define PIO_ODSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02214"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8130ce4673912ced3cf46fd687128765">02214</a> <span class="preprocessor">#define PIO_ODSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02215"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga373659a3ded86987950366c5bcdbb782">02215</a> <span class="preprocessor">#define PIO_ODSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02216"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gada26ea1c29c45b3bf30e9c462e25fc74">02216</a> <span class="preprocessor">#define PIO_ODSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02217"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3a0a78e0993e4327a5c1a996afb15b8a">02217</a> <span class="preprocessor">#define PIO_ODSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02218"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga85501380e4ec602a461691bb2a5fa971">02218</a> <span class="preprocessor">#define PIO_ODSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02219"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga56390ec0e57002360a7ce5ff736d4cc8">02219</a> <span class="preprocessor">#define PIO_ODSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02220"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab8cedd40efc738fde63db2e498a95b35">02220</a> <span class="preprocessor">#define PIO_ODSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02221"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga702a1ce679495a7c4c6ada85fc8bb838">02221</a> <span class="preprocessor">#define PIO_ODSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02222"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga39214d422cda944cfec790ddea4b86be">02222</a> <span class="preprocessor">#define PIO_ODSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02223"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac8ca5646f850193ec0a0b1e7482e0b53">02223</a> <span class="preprocessor">#define PIO_ODSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02224"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad1b994d2b0a46c2d4eb1bed87dbdc6d8">02224</a> <span class="preprocessor">#define PIO_ODSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02225"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga69fe1b0ebb70a72c8b2f70988761ef4d">02225</a> <span class="preprocessor">#define PIO_ODSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02226"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga685dbca93da8fb5e5bee45739ca5b3e2">02226</a> <span class="preprocessor">#define PIO_ODSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02227"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaf0b024ab777a5316124a51a998561ce">02227</a> <span class="preprocessor">#define PIO_ODSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02228"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaadeb706f2b6f3384c6c4eb1243f7458a">02228</a> <span class="preprocessor">#define PIO_ODSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02229"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1cc5e2a86bd80b090100bc2e27514360">02229</a> <span class="preprocessor">#define PIO_ODSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02230"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga97cfc2d0ac2de84535c944f7d83b6b8a">02230</a> <span class="preprocessor">#define PIO_ODSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02231"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga36e41a21f3660df1195fbc9b83411cfd">02231</a> <span class="preprocessor">#define PIO_ODSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02232"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga092757ae44a2d9891b3504f7698411c7">02232</a> <span class="preprocessor">#define PIO_ODSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02233"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1c4b72d92d5f8d27c1b46973ffbf4505">02233</a> <span class="preprocessor">#define PIO_ODSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02234"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab6059d18e2250c25a6f98b62b6cc7864">02234</a> <span class="preprocessor">#define PIO_ODSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l02235"></a>02235 <span class="comment">/* -------- PIO_PDSR : (PIO Offset: 0x003C) Pin Data Status Register -------- */</span>
<a name="l02236"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad8d32bf57919fcd666b2f3824f8999c3">02236</a> <span class="preprocessor">#define PIO_PDSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02237"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga26539230818248973654769e7a7c491e">02237</a> <span class="preprocessor">#define PIO_PDSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02238"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7e21f2cbc3d2de529ce2a9a3df45026a">02238</a> <span class="preprocessor">#define PIO_PDSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02239"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga178a8b3886f94061309ccfa03bcd6f27">02239</a> <span class="preprocessor">#define PIO_PDSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02240"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga606a1bf31b50fdaefdebd886d3a0a1f6">02240</a> <span class="preprocessor">#define PIO_PDSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02241"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga95ad5068a7803cb68852640b6d216ebc">02241</a> <span class="preprocessor">#define PIO_PDSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02242"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3c85323cf215083c3792966defc3c82d">02242</a> <span class="preprocessor">#define PIO_PDSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02243"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaef5ec1db19514ea2e1aa072d665bbaa7">02243</a> <span class="preprocessor">#define PIO_PDSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02244"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga60fc35fc67baf841cb6d7eb99ecfe229">02244</a> <span class="preprocessor">#define PIO_PDSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02245"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga419de7964596608a30658b53422a997b">02245</a> <span class="preprocessor">#define PIO_PDSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02246"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae3422794d5051bb2a7dc7ab920a9188e">02246</a> <span class="preprocessor">#define PIO_PDSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02247"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab20dc5aa82a27b78a2626dfc8cae8919">02247</a> <span class="preprocessor">#define PIO_PDSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02248"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9e6a1c2cb5b2550c46688f55cfcea88f">02248</a> <span class="preprocessor">#define PIO_PDSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02249"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga580f7393b93c3bab7566dcac22504940">02249</a> <span class="preprocessor">#define PIO_PDSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02250"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6f709c13a6e1d5d570907ca34714e277">02250</a> <span class="preprocessor">#define PIO_PDSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02251"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5517cee1e1ac95444830ca0e12135dbf">02251</a> <span class="preprocessor">#define PIO_PDSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02252"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga166fee2690656d6b2aa649efe031264c">02252</a> <span class="preprocessor">#define PIO_PDSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02253"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa9c72cd893b815b6cbe15368f98cbfa4">02253</a> <span class="preprocessor">#define PIO_PDSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02254"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaac8b5b611b5fe071aeac88f4b8608838">02254</a> <span class="preprocessor">#define PIO_PDSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02255"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga810c7c21acfd8bd6b820988a6e5345e2">02255</a> <span class="preprocessor">#define PIO_PDSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02256"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1c4ba7b065a8fa38be620b3e6ef19783">02256</a> <span class="preprocessor">#define PIO_PDSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02257"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3fb4b0afd4c8a1af12e8732dceb5a404">02257</a> <span class="preprocessor">#define PIO_PDSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02258"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6da00f9d4e507309d155798cfabbaae7">02258</a> <span class="preprocessor">#define PIO_PDSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02259"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3b5c15bebe13975f116766e514d371fa">02259</a> <span class="preprocessor">#define PIO_PDSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02260"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa3a6457e2f0a9df5851b4a8876f74fbc">02260</a> <span class="preprocessor">#define PIO_PDSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02261"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8a90409dd0d74c0e37a4f3ba70ca338d">02261</a> <span class="preprocessor">#define PIO_PDSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02262"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga80cd3e9ff67e0d69d28d7322aef3a952">02262</a> <span class="preprocessor">#define PIO_PDSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02263"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4a43a3e7b67483fb6107bf0b14b32982">02263</a> <span class="preprocessor">#define PIO_PDSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02264"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafc44599b72a32ca003a3aad3c8453c46">02264</a> <span class="preprocessor">#define PIO_PDSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02265"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2fa2d103d3a483e46cb7be05dddbde99">02265</a> <span class="preprocessor">#define PIO_PDSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02266"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaf3fa1cf3d5d04b82e253e738ba7ebd4">02266</a> <span class="preprocessor">#define PIO_PDSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02267"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5f0c796621fe8547c6b468c3f6f00abd">02267</a> <span class="preprocessor">#define PIO_PDSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l02268"></a>02268 <span class="comment">/* -------- PIO_IER : (PIO Offset: 0x0040) Interrupt Enable Register -------- */</span>
<a name="l02269"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga193fcd63b4be7853ae3bc2b7a3bd2a6d">02269</a> <span class="preprocessor">#define PIO_IER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02270"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa7d8b10cf5d73e5c34927765bb4ff302">02270</a> <span class="preprocessor">#define PIO_IER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02271"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3f553b9547ca08cd952c4794e881d533">02271</a> <span class="preprocessor">#define PIO_IER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02272"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6466a352d0598f6ab692a5012fc70da8">02272</a> <span class="preprocessor">#define PIO_IER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02273"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga26cb6a3d48d4e0f1d357af30f5357893">02273</a> <span class="preprocessor">#define PIO_IER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02274"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga622241fc83420026ef901ed3d13d8ace">02274</a> <span class="preprocessor">#define PIO_IER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02275"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga53c353ada2fa0efcbdd5debfffa8e107">02275</a> <span class="preprocessor">#define PIO_IER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02276"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf4fb380a01e9b37fb2a3bb4c54e4e8d3">02276</a> <span class="preprocessor">#define PIO_IER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02277"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga491a7666b4971a0d625e1f0c31353165">02277</a> <span class="preprocessor">#define PIO_IER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02278"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga341231ade83e7d8e9b347325842f83b4">02278</a> <span class="preprocessor">#define PIO_IER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02279"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafa4e0ec207a06f5265e7568b9b055cad">02279</a> <span class="preprocessor">#define PIO_IER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02280"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9ffaa4e0de4b97cdc4fbc84702470c36">02280</a> <span class="preprocessor">#define PIO_IER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02281"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabc06c785a706989e94f5bfa743a14f0f">02281</a> <span class="preprocessor">#define PIO_IER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02282"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9da2bdd26e0a4d81dd589ff4a1d9e1f7">02282</a> <span class="preprocessor">#define PIO_IER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02283"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa7f500ff909baf42e4d8605dd942a5cc">02283</a> <span class="preprocessor">#define PIO_IER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02284"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf57419fc7374b2d7486b2a6d8de66d0f">02284</a> <span class="preprocessor">#define PIO_IER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02285"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaef515873f08ce5a694aec91ed8e7ae44">02285</a> <span class="preprocessor">#define PIO_IER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02286"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga38ef705f3751fcf3f03fda8b8493456e">02286</a> <span class="preprocessor">#define PIO_IER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02287"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5cb54dc35c94b035c526436270cd1c7e">02287</a> <span class="preprocessor">#define PIO_IER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02288"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga22bd1945786332333b7fbd7933db5636">02288</a> <span class="preprocessor">#define PIO_IER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02289"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6e3f41947ad96e9a62b2d876cb5b5245">02289</a> <span class="preprocessor">#define PIO_IER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02290"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac360409d5aa5cd67531a83abb0dfa025">02290</a> <span class="preprocessor">#define PIO_IER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02291"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac630e6a779fc590c7a5631cdb2f7fb54">02291</a> <span class="preprocessor">#define PIO_IER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02292"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga78eb2dfed6a4b4fea97d9b80db99c953">02292</a> <span class="preprocessor">#define PIO_IER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02293"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7c55dae4b240dbd3a8c3a006e25a57ec">02293</a> <span class="preprocessor">#define PIO_IER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02294"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4fa9aab3d6e38d1115d699b4b103fc36">02294</a> <span class="preprocessor">#define PIO_IER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02295"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gade49d1294cee1d70b8f6c370b537d154">02295</a> <span class="preprocessor">#define PIO_IER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02296"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1efe38418dbb5ebc87211cbb46cb3215">02296</a> <span class="preprocessor">#define PIO_IER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02297"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8ec5c04285e2fb10fe421cdb28c2edfd">02297</a> <span class="preprocessor">#define PIO_IER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02298"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4e4e4ac9bb93aa5da8e74b6ca744d18f">02298</a> <span class="preprocessor">#define PIO_IER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02299"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga79dd31d4a17668ab8dc281a70e053fc5">02299</a> <span class="preprocessor">#define PIO_IER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02300"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafde51f65ccd0b3c24c782d5ae2015de7">02300</a> <span class="preprocessor">#define PIO_IER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l02301"></a>02301 <span class="comment">/* -------- PIO_IDR : (PIO Offset: 0x0044) Interrupt Disable Register -------- */</span>
<a name="l02302"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga757698ec0cfbb3ff01b3da8c90d98128">02302</a> <span class="preprocessor">#define PIO_IDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02303"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9dbede6ae4f1dec41f9bc7d1fcc9562a">02303</a> <span class="preprocessor">#define PIO_IDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02304"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gade844d81ae69551d484c2ff236c17b6d">02304</a> <span class="preprocessor">#define PIO_IDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02305"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad5fc37374173f9c98d706f402f9338a7">02305</a> <span class="preprocessor">#define PIO_IDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02306"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1b32b9df2dc9f7b8cb68fbc005e44b3b">02306</a> <span class="preprocessor">#define PIO_IDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02307"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2690193f65714dbe09925d1302caed8c">02307</a> <span class="preprocessor">#define PIO_IDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02308"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2ee94dd95afe4d06969d6ca9c0c0155b">02308</a> <span class="preprocessor">#define PIO_IDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02309"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabafd0b4a607255deca0c0c06ec2759b2">02309</a> <span class="preprocessor">#define PIO_IDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02310"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2c76d597262a6b21983bf95b90900ffd">02310</a> <span class="preprocessor">#define PIO_IDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02311"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1d145063cb21db2d38526d5a088e750c">02311</a> <span class="preprocessor">#define PIO_IDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02312"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa72f972619c7361aa532e61f398f196d">02312</a> <span class="preprocessor">#define PIO_IDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02313"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad7e2613d2265e9b440d0b324cd37d379">02313</a> <span class="preprocessor">#define PIO_IDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02314"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad31597dcc868fbeefa5f2d6bfdeb5c5c">02314</a> <span class="preprocessor">#define PIO_IDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02315"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae4ea150e13a7a9bdacedd1bff111d669">02315</a> <span class="preprocessor">#define PIO_IDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02316"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac1e4bb8b2ec1f3266dfb344e2af1223c">02316</a> <span class="preprocessor">#define PIO_IDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02317"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7c25a9aedc1015738b832084503b3a67">02317</a> <span class="preprocessor">#define PIO_IDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02318"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6489d4ab2421efb1a98c591956ceccfd">02318</a> <span class="preprocessor">#define PIO_IDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02319"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0cf786502754fa7a09f4b7829f670cdd">02319</a> <span class="preprocessor">#define PIO_IDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02320"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9076aec5ee798e48b223be4bcb410217">02320</a> <span class="preprocessor">#define PIO_IDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02321"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga059755ad6b7977b7bc2f3b09ead9e624">02321</a> <span class="preprocessor">#define PIO_IDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02322"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacab21b85ab74abdec1b0f59f81d2fe68">02322</a> <span class="preprocessor">#define PIO_IDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02323"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa34fa08acf55dee8f1a0b970ecbc8259">02323</a> <span class="preprocessor">#define PIO_IDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02324"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga11d495432026a4465336a1be2d23553b">02324</a> <span class="preprocessor">#define PIO_IDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02325"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac470cc408fef0a39ef1e4eb512a805d3">02325</a> <span class="preprocessor">#define PIO_IDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02326"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad4d896b138e723c7e49a3419d9a6b8e6">02326</a> <span class="preprocessor">#define PIO_IDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02327"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6afe8549eea967aeb64ebb565e3bcc75">02327</a> <span class="preprocessor">#define PIO_IDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02328"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa7c51493d9d40e9e130c33cc89dee8ed">02328</a> <span class="preprocessor">#define PIO_IDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02329"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaf278670bc5b00f5f992ae1a8a68fc8b">02329</a> <span class="preprocessor">#define PIO_IDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02330"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6da60120ec7345ea5cd0a6a488d686fc">02330</a> <span class="preprocessor">#define PIO_IDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02331"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9df67af7664d2f547a1a6c7b8e4ef35b">02331</a> <span class="preprocessor">#define PIO_IDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02332"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacb62fb9b9b5fdcddc5b5e83aa87e8a63">02332</a> <span class="preprocessor">#define PIO_IDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02333"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf29b921760f3634cac2a6d1fd8cd328e">02333</a> <span class="preprocessor">#define PIO_IDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l02334"></a>02334 <span class="comment">/* -------- PIO_IMR : (PIO Offset: 0x0048) Interrupt Mask Register -------- */</span>
<a name="l02335"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0ee89cd2267cc04cb06789b141f171b5">02335</a> <span class="preprocessor">#define PIO_IMR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02336"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4eebd03ea0535d373170886bfe2d0c2e">02336</a> <span class="preprocessor">#define PIO_IMR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02337"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga43d2e89edee06052c5c775c0b4ca54fb">02337</a> <span class="preprocessor">#define PIO_IMR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02338"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga66acf6fb901a03e3e43096e61124b51a">02338</a> <span class="preprocessor">#define PIO_IMR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02339"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8bd7d927ea15913edae8d75d5950ab89">02339</a> <span class="preprocessor">#define PIO_IMR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02340"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0177394512cf254195e2f9af51e376ad">02340</a> <span class="preprocessor">#define PIO_IMR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02341"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac731e6683ac52511b939aac78ed4d572">02341</a> <span class="preprocessor">#define PIO_IMR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02342"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1103af7d5d10379f8866394fa49e5f9a">02342</a> <span class="preprocessor">#define PIO_IMR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02343"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa32d2faec5ef3a345b4968e86ec03b3d">02343</a> <span class="preprocessor">#define PIO_IMR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02344"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac2e89f73ec131b880dcae98a8fd5bb14">02344</a> <span class="preprocessor">#define PIO_IMR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02345"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga447256f1d4cb6f813f9b007800a3d92f">02345</a> <span class="preprocessor">#define PIO_IMR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02346"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga33f373caececadcb2ad80992ce44f0e2">02346</a> <span class="preprocessor">#define PIO_IMR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02347"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaca2fa1a44930dd49d38a1b1c0df82cd6">02347</a> <span class="preprocessor">#define PIO_IMR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02348"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9f491f2da21525e0340f8d05e62206ae">02348</a> <span class="preprocessor">#define PIO_IMR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02349"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2943a54fc2071ce9b6f568bb992aa046">02349</a> <span class="preprocessor">#define PIO_IMR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02350"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf69d4e0131ba5eedba1a8dafcf204317">02350</a> <span class="preprocessor">#define PIO_IMR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02351"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab5dce91141b675b24a2d4ce769e6370d">02351</a> <span class="preprocessor">#define PIO_IMR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02352"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga50bf14b41ccc53ec8cb2320ae1733724">02352</a> <span class="preprocessor">#define PIO_IMR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02353"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafbad5ec2eee25c51bdb6ae5ce82caab3">02353</a> <span class="preprocessor">#define PIO_IMR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02354"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga98fe2c1598ad2c09287f54168a23fb6a">02354</a> <span class="preprocessor">#define PIO_IMR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02355"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga98166d2b0e87c675ffb5a0c0d7004477">02355</a> <span class="preprocessor">#define PIO_IMR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02356"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7c121268c8e29c2da1d17e1def34c31a">02356</a> <span class="preprocessor">#define PIO_IMR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02357"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga548c4b602d66a7250b6edc10e6e69b35">02357</a> <span class="preprocessor">#define PIO_IMR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02358"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8fba5137aff73d4105a5bb745384f8b5">02358</a> <span class="preprocessor">#define PIO_IMR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02359"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8d33b8b93bf6d643ed76e58ddb0a3723">02359</a> <span class="preprocessor">#define PIO_IMR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02360"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga07d30992446dc459295d31202c13e3af">02360</a> <span class="preprocessor">#define PIO_IMR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02361"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga01a010f588d4d5b53f35e054fbb120a7">02361</a> <span class="preprocessor">#define PIO_IMR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02362"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3a75d995c2609091a4bc2f9d9b5b103a">02362</a> <span class="preprocessor">#define PIO_IMR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02363"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad196df4a2a7f461206bf0de26e956a91">02363</a> <span class="preprocessor">#define PIO_IMR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02364"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3543070163bb47f12af946b269203417">02364</a> <span class="preprocessor">#define PIO_IMR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02365"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa9e73d76e9df3db7cad7a806cc2b7efd">02365</a> <span class="preprocessor">#define PIO_IMR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02366"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9fb089091c0dc167f3f4aaa941688ba6">02366</a> <span class="preprocessor">#define PIO_IMR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l02367"></a>02367 <span class="comment">/* -------- PIO_ISR : (PIO Offset: 0x004C) Interrupt Status Register -------- */</span>
<a name="l02368"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga58963d9b41043861f9ec7afa49276531">02368</a> <span class="preprocessor">#define PIO_ISR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02369"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga11ae0638856b4068b09506f4a8a106c0">02369</a> <span class="preprocessor">#define PIO_ISR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02370"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadfe04d69cb94a0e06a8e751a1a98a17e">02370</a> <span class="preprocessor">#define PIO_ISR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02371"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab699facd950c061455d14030e9c9253a">02371</a> <span class="preprocessor">#define PIO_ISR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02372"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga736c12b1dff1c02f43aa287f07fc0e8f">02372</a> <span class="preprocessor">#define PIO_ISR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02373"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5e4365a323032685575ad31e4f2f47c9">02373</a> <span class="preprocessor">#define PIO_ISR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02374"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8d60e35265516dc0b94e68d17b152e61">02374</a> <span class="preprocessor">#define PIO_ISR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02375"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1eb9b1f61badfe00f8dcdf466bb82184">02375</a> <span class="preprocessor">#define PIO_ISR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02376"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabc7b9e53f5cc25e58ea8a2fbd461abed">02376</a> <span class="preprocessor">#define PIO_ISR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02377"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga86e1c2371767d8c6afd3d146466f578b">02377</a> <span class="preprocessor">#define PIO_ISR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02378"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6237254619e023f7ba8988dad263d85b">02378</a> <span class="preprocessor">#define PIO_ISR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02379"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6944aa52e65ea6b2d24f8fb593d14e91">02379</a> <span class="preprocessor">#define PIO_ISR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02380"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga96b3d1a733625c9de3771a4d2aa2760a">02380</a> <span class="preprocessor">#define PIO_ISR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02381"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga846df703a8acfa9d486aae6b7910128c">02381</a> <span class="preprocessor">#define PIO_ISR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02382"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6496036672a332b9b91e0be16cc74e86">02382</a> <span class="preprocessor">#define PIO_ISR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02383"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9ddf72ddf9ca7d0d164f750dcb6d51d7">02383</a> <span class="preprocessor">#define PIO_ISR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02384"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac14c67bf51ecc7050ab8121e74767471">02384</a> <span class="preprocessor">#define PIO_ISR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02385"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae521ae08704f092efb39bbddd13546a0">02385</a> <span class="preprocessor">#define PIO_ISR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02386"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6bee1c8bc92605ce2f043f09c3b3de5b">02386</a> <span class="preprocessor">#define PIO_ISR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02387"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafc0ae1efcd1cad5147c474cd4f98409e">02387</a> <span class="preprocessor">#define PIO_ISR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02388"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4aa769a324b1bc6cb8a0b323023e777a">02388</a> <span class="preprocessor">#define PIO_ISR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02389"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga78253b7ab54e95d7551942053787d0dc">02389</a> <span class="preprocessor">#define PIO_ISR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02390"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga170a2f184d0bdfa2f2472020682287d1">02390</a> <span class="preprocessor">#define PIO_ISR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02391"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6adc79098f2b4527678c7d087f3e6269">02391</a> <span class="preprocessor">#define PIO_ISR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02392"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3035fe7d772c431d54105ed75b529d1d">02392</a> <span class="preprocessor">#define PIO_ISR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02393"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac0d1988f530d36be5988be85058da048">02393</a> <span class="preprocessor">#define PIO_ISR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02394"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab40608bb46cc57865fe870fae3f5cdcc">02394</a> <span class="preprocessor">#define PIO_ISR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02395"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadc70a92c2a58f94efea974a120f6b66f">02395</a> <span class="preprocessor">#define PIO_ISR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02396"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4d953f77a49bd60572c8fe953380da6f">02396</a> <span class="preprocessor">#define PIO_ISR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02397"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga18d9b7004f7ca11ce4c8e07dde20716e">02397</a> <span class="preprocessor">#define PIO_ISR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02398"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7f0bd03a7915516e0fea00640d0de306">02398</a> <span class="preprocessor">#define PIO_ISR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02399"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga09ec7dc82f7b8ef64dfe26a32ea911dd">02399</a> <span class="preprocessor">#define PIO_ISR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l02400"></a>02400 <span class="comment">/* -------- PIO_MDER : (PIO Offset: 0x0050) Multi-driver Enable Register -------- */</span>
<a name="l02401"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0f8ac37ce47a9ec56054010bcb6a0829">02401</a> <span class="preprocessor">#define PIO_MDER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02402"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa62b273f36a33d4fb0bf7ec432c9017f">02402</a> <span class="preprocessor">#define PIO_MDER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02403"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga081d66a1e60a336f57f04701bd0bc38f">02403</a> <span class="preprocessor">#define PIO_MDER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02404"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaeb0336bdc5fd2103461b3509fe558156">02404</a> <span class="preprocessor">#define PIO_MDER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02405"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga72bf58b9d4c8f935ec96d5e258b02fee">02405</a> <span class="preprocessor">#define PIO_MDER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02406"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2fe18e69c2874bf8d3bf41628244122d">02406</a> <span class="preprocessor">#define PIO_MDER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02407"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf51ee8cc1297e57c07b21c91045836a5">02407</a> <span class="preprocessor">#define PIO_MDER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02408"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga43b37b136ae1e191f9cb8a2d56cb6902">02408</a> <span class="preprocessor">#define PIO_MDER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02409"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabc7278003c6dc938c737ef035e20a2ad">02409</a> <span class="preprocessor">#define PIO_MDER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02410"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5acb47f5881de297551685f576049eb0">02410</a> <span class="preprocessor">#define PIO_MDER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02411"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0372242feefceca05815488240179359">02411</a> <span class="preprocessor">#define PIO_MDER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02412"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7aac9d10908957b87dc63fd12f027b34">02412</a> <span class="preprocessor">#define PIO_MDER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02413"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga307d77140b956b127713bf91d522364d">02413</a> <span class="preprocessor">#define PIO_MDER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02414"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga10bea4c4bb9a604aefe00ce07152afd3">02414</a> <span class="preprocessor">#define PIO_MDER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02415"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga34668c2635c70c40ba320553fb291b80">02415</a> <span class="preprocessor">#define PIO_MDER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02416"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0623916e14db44d2b481f6ede6148c7b">02416</a> <span class="preprocessor">#define PIO_MDER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02417"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac3585cf6539ac633e5cbd68b745a6631">02417</a> <span class="preprocessor">#define PIO_MDER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02418"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacca446aff3c767beea1b0386e495e4af">02418</a> <span class="preprocessor">#define PIO_MDER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02419"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5475f25f9fffa307ec8cb0d274085729">02419</a> <span class="preprocessor">#define PIO_MDER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02420"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad59a9d6341d8dedbb43389c3b8eb740b">02420</a> <span class="preprocessor">#define PIO_MDER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02421"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafa2cca1ed117d6bf44594b45a5ae3172">02421</a> <span class="preprocessor">#define PIO_MDER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02422"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae2f43b2da738cf709ad597e7fbda75e1">02422</a> <span class="preprocessor">#define PIO_MDER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02423"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab9813eb6647f44e1b30b8639cb7c6893">02423</a> <span class="preprocessor">#define PIO_MDER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02424"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad0f26fa7f37c1ba01bb62ec52da6cb3a">02424</a> <span class="preprocessor">#define PIO_MDER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02425"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga40595c94427a8d6bc874976def7c4c9b">02425</a> <span class="preprocessor">#define PIO_MDER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02426"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4cf4284ec07c591904f5d335527b3925">02426</a> <span class="preprocessor">#define PIO_MDER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02427"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaee6c42aa3bb8f40c2264699a591c55af">02427</a> <span class="preprocessor">#define PIO_MDER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02428"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad6f9346c85a7d01ebde998632b316ea7">02428</a> <span class="preprocessor">#define PIO_MDER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02429"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga59c876e770ec92efa0a6a308ad04b294">02429</a> <span class="preprocessor">#define PIO_MDER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02430"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab5730033813703a8715ca1bd7891d72e">02430</a> <span class="preprocessor">#define PIO_MDER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02431"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadb82c316af6c61ed3bb4d9d2b5f123e8">02431</a> <span class="preprocessor">#define PIO_MDER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02432"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab72c75e0ba841a45af95a498c80d0468">02432</a> <span class="preprocessor">#define PIO_MDER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l02433"></a>02433 <span class="comment">/* -------- PIO_MDDR : (PIO Offset: 0x0054) Multi-driver Disable Register -------- */</span>
<a name="l02434"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9c7c5a60e1551c8e2a626482b3b5749f">02434</a> <span class="preprocessor">#define PIO_MDDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02435"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga51f99e31073f64be577001360fb96045">02435</a> <span class="preprocessor">#define PIO_MDDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02436"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7e202d2358f49b2d1fef887bf98b986d">02436</a> <span class="preprocessor">#define PIO_MDDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02437"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga56fa06a9be7dd508c8af7d136f0672f7">02437</a> <span class="preprocessor">#define PIO_MDDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02438"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaab6f5f9c12ce5061a75b1949ed1f52e4">02438</a> <span class="preprocessor">#define PIO_MDDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02439"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga60e73ffbed6ecabb6e89d033c3e09cc9">02439</a> <span class="preprocessor">#define PIO_MDDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02440"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6acacf357b4a5fa4a3f48cdef047b210">02440</a> <span class="preprocessor">#define PIO_MDDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02441"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaceb438d2abc7ca72543422d6d60936c8">02441</a> <span class="preprocessor">#define PIO_MDDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02442"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabf9498cc17f6ff8d9c105667e58bce0f">02442</a> <span class="preprocessor">#define PIO_MDDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02443"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5e9be6cf7cc92ce87a17bbb40fda5f07">02443</a> <span class="preprocessor">#define PIO_MDDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02444"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1e226e4cb7422ad93aa2bcd6b8ad1015">02444</a> <span class="preprocessor">#define PIO_MDDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02445"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaeb7a49f943975470e87b4e0ca4ae919a">02445</a> <span class="preprocessor">#define PIO_MDDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02446"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga86c354b18b1d9b71b8eed1cb0c99a7da">02446</a> <span class="preprocessor">#define PIO_MDDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02447"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8985bc111622b40c007f9965cb567ad0">02447</a> <span class="preprocessor">#define PIO_MDDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02448"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8bb31e6f9adda971194bb6084ad4b779">02448</a> <span class="preprocessor">#define PIO_MDDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02449"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4850b34062d45d994f44bd25be2be90d">02449</a> <span class="preprocessor">#define PIO_MDDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02450"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga30bfd5ee8571d8267943e69a64f767ed">02450</a> <span class="preprocessor">#define PIO_MDDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02451"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5fd0e48e82468f22c6a3a83a476f6497">02451</a> <span class="preprocessor">#define PIO_MDDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02452"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab4e4daeadf2385cd54db1a90bd876a6c">02452</a> <span class="preprocessor">#define PIO_MDDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02453"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab846edfea60f778c73e7211817448aab">02453</a> <span class="preprocessor">#define PIO_MDDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02454"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga73a690e3a8a03942270beb084fca0ca0">02454</a> <span class="preprocessor">#define PIO_MDDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02455"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae1cef5d0693a8cd2ecd67d578adb9bce">02455</a> <span class="preprocessor">#define PIO_MDDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02456"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad640061b09ca7eb30cd4ec738d1166cb">02456</a> <span class="preprocessor">#define PIO_MDDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02457"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3c8809499eab1891ec5b4ce4d6ed2e6d">02457</a> <span class="preprocessor">#define PIO_MDDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02458"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga773e2b3add9bf496ab5e9007d9853a9a">02458</a> <span class="preprocessor">#define PIO_MDDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02459"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga486618c328bbce94d685bca2cc7f808b">02459</a> <span class="preprocessor">#define PIO_MDDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02460"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab3dd83d3f3c7771be5c7ddce24ce3514">02460</a> <span class="preprocessor">#define PIO_MDDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02461"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadcf86998e739b12ffb75eea86cc56890">02461</a> <span class="preprocessor">#define PIO_MDDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02462"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad0d39af743d505d74ce0411251b719cd">02462</a> <span class="preprocessor">#define PIO_MDDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02463"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa96eb3636ab721ae5d359943f998573c">02463</a> <span class="preprocessor">#define PIO_MDDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02464"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad9ca68590a32ce14e3ad1b60f99cc42c">02464</a> <span class="preprocessor">#define PIO_MDDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02465"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae1152611976f64819aff358fe17054d4">02465</a> <span class="preprocessor">#define PIO_MDDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l02466"></a>02466 <span class="comment">/* -------- PIO_MDSR : (PIO Offset: 0x0058) Multi-driver Status Register -------- */</span>
<a name="l02467"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5ab6d81fb1e65e30e521b156fba2f110">02467</a> <span class="preprocessor">#define PIO_MDSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02468"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac1b2bd0f68d89023fff172ff75c615a1">02468</a> <span class="preprocessor">#define PIO_MDSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02469"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadc6c0d85acba8d6d0a98e80686cf5118">02469</a> <span class="preprocessor">#define PIO_MDSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02470"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1d6a065e1e243d02bdcde52226c28b35">02470</a> <span class="preprocessor">#define PIO_MDSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02471"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8b86be569b7fa2d1604bcb36a4f37ced">02471</a> <span class="preprocessor">#define PIO_MDSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02472"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6fc28e70573c8e25e84bb9b8481f8396">02472</a> <span class="preprocessor">#define PIO_MDSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02473"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaeacfe5de9730fbe6b926f3d3c1c57f48">02473</a> <span class="preprocessor">#define PIO_MDSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02474"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6bd5f9fb1ae7b318c3c55641a2069466">02474</a> <span class="preprocessor">#define PIO_MDSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02475"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaae97a4788a8ce2ff1f0b7c536a5541bf">02475</a> <span class="preprocessor">#define PIO_MDSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02476"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2fff93f2766799d17ccaff2a7e5dff02">02476</a> <span class="preprocessor">#define PIO_MDSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02477"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabc5b6e42d51cbc096bad9ee4bcd9c54e">02477</a> <span class="preprocessor">#define PIO_MDSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02478"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga784a3275b805848bf78add1f1be5af81">02478</a> <span class="preprocessor">#define PIO_MDSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02479"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9b456eeead524bf443bc05c6aacf8809">02479</a> <span class="preprocessor">#define PIO_MDSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02480"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab9675e6d2ed3933e74dbd02cc4eb31be">02480</a> <span class="preprocessor">#define PIO_MDSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02481"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafcff2c27b55567a1754454552b1a86c4">02481</a> <span class="preprocessor">#define PIO_MDSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02482"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1e8d723801ccab58df5978d015d6d700">02482</a> <span class="preprocessor">#define PIO_MDSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02483"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0ef13e3bbdbcee8ffd148bdf28bf014f">02483</a> <span class="preprocessor">#define PIO_MDSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02484"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga80ebc447498baeac2b448499b572975f">02484</a> <span class="preprocessor">#define PIO_MDSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02485"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf6766a66fc45764341b78dfdb1137ba2">02485</a> <span class="preprocessor">#define PIO_MDSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02486"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga77f8ce1300d7d6f50c83c3b8be819220">02486</a> <span class="preprocessor">#define PIO_MDSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02487"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabe50d773a6ccf7f62a89415cc4f3450c">02487</a> <span class="preprocessor">#define PIO_MDSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02488"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga311eaf8b403609f67f1620058c29a683">02488</a> <span class="preprocessor">#define PIO_MDSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02489"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga89b7476584139bc3bfd3b28a5eb97623">02489</a> <span class="preprocessor">#define PIO_MDSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02490"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4dfa6175c7d804e282b883e5ec03de92">02490</a> <span class="preprocessor">#define PIO_MDSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02491"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga37cb3f3ee02131d9b510f86bab606b10">02491</a> <span class="preprocessor">#define PIO_MDSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02492"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac16ff067c27e7d8fd8e69df595c06009">02492</a> <span class="preprocessor">#define PIO_MDSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02493"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8abaf81bb9d3d3a71fab2117631d66d6">02493</a> <span class="preprocessor">#define PIO_MDSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02494"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaddce42e4c27cc2ccf82d9ade2c9140be">02494</a> <span class="preprocessor">#define PIO_MDSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02495"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8511a2dfeb63b377bf8d6db6f99ba33a">02495</a> <span class="preprocessor">#define PIO_MDSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02496"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac49ce486990656880252e40bcb665d50">02496</a> <span class="preprocessor">#define PIO_MDSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02497"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga47cfe113143c21abe2155681b340e6c6">02497</a> <span class="preprocessor">#define PIO_MDSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02498"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga74fb27d6928292cb04b94f85fd0e2ec7">02498</a> <span class="preprocessor">#define PIO_MDSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l02499"></a>02499 <span class="comment">/* -------- PIO_PUDR : (PIO Offset: 0x0060) Pull-up Disable Register -------- */</span>
<a name="l02500"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4b992013ca29a412ad8cfe3dbc241140">02500</a> <span class="preprocessor">#define PIO_PUDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02501"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga96ffb68e37c42daf9d099d966db9e17c">02501</a> <span class="preprocessor">#define PIO_PUDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02502"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa8f14cd231e10bac2ab822c3a856e782">02502</a> <span class="preprocessor">#define PIO_PUDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02503"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaab1ca5d2d50beda4a0a7aa1bf861c430">02503</a> <span class="preprocessor">#define PIO_PUDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02504"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga88cd6502bd9b5f928a9b2ed0868a56b0">02504</a> <span class="preprocessor">#define PIO_PUDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02505"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8965ee0d6c0e3fc0203e0cc648b9fc55">02505</a> <span class="preprocessor">#define PIO_PUDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02506"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac40afdda0c56e631fe4c468968b12898">02506</a> <span class="preprocessor">#define PIO_PUDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02507"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2c564560bb2d2c297e5a75689d70f8b8">02507</a> <span class="preprocessor">#define PIO_PUDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02508"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6220526886d34369211248bfd85da3ac">02508</a> <span class="preprocessor">#define PIO_PUDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02509"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0f37fd2798b36ac64e3823e4bcce64e7">02509</a> <span class="preprocessor">#define PIO_PUDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02510"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga85adbaa6a58b00ca6642f5bb0658cb82">02510</a> <span class="preprocessor">#define PIO_PUDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02511"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadb146f30314cbfc5cbcac1841d4fd1a8">02511</a> <span class="preprocessor">#define PIO_PUDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02512"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7f9b22c36ce7dba7dbd46e28c590d60b">02512</a> <span class="preprocessor">#define PIO_PUDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02513"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2a6997001db722f3acd6fa2110acefd1">02513</a> <span class="preprocessor">#define PIO_PUDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02514"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga37ccbfdddcaba5eb3ce1d39307ecf7ec">02514</a> <span class="preprocessor">#define PIO_PUDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02515"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0c71c6653312f272b36904c628eef104">02515</a> <span class="preprocessor">#define PIO_PUDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02516"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa491244a34d553b18a4e3fbd22d9a4e1">02516</a> <span class="preprocessor">#define PIO_PUDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02517"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafe3b84f38712a283f3bef8f6500aac18">02517</a> <span class="preprocessor">#define PIO_PUDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02518"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9d4ec8e98362e1ec4ec9f8bf07ff70a2">02518</a> <span class="preprocessor">#define PIO_PUDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02519"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaeec7ef11eb7df0431d865d34086038fd">02519</a> <span class="preprocessor">#define PIO_PUDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02520"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5b745be7edcbbd3b8dbce7c0dd2977cf">02520</a> <span class="preprocessor">#define PIO_PUDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02521"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae3d214596f4c7e69ceb5e2b0b3623fe0">02521</a> <span class="preprocessor">#define PIO_PUDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02522"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1b811409becf279c2a5a001bdc4edda4">02522</a> <span class="preprocessor">#define PIO_PUDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02523"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga46018c4ba5d650d26ad7048afc5d0afe">02523</a> <span class="preprocessor">#define PIO_PUDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02524"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaab1bef3a6d744e9065a26afc6d8e09a1">02524</a> <span class="preprocessor">#define PIO_PUDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02525"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa9fa8a7e2d95fec54d75d7d096278888">02525</a> <span class="preprocessor">#define PIO_PUDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02526"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga672fc7cd6ec6b9fc005819a705215ed0">02526</a> <span class="preprocessor">#define PIO_PUDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02527"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga478b2b166f3e9cd2599b84494f8ba7f6">02527</a> <span class="preprocessor">#define PIO_PUDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02528"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac178c3b1819e7d6da0ff9125c39473a7">02528</a> <span class="preprocessor">#define PIO_PUDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02529"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab1810f251ff473d1a637ee3321414bbc">02529</a> <span class="preprocessor">#define PIO_PUDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02530"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2188e192c092201140b8fed1a4e96aa4">02530</a> <span class="preprocessor">#define PIO_PUDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02531"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga038aa0cfc913293de2a994f378ee0e67">02531</a> <span class="preprocessor">#define PIO_PUDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l02532"></a>02532 <span class="comment">/* -------- PIO_PUER : (PIO Offset: 0x0064) Pull-up Enable Register -------- */</span>
<a name="l02533"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga075624a835745d1845002c2014a4a1b9">02533</a> <span class="preprocessor">#define PIO_PUER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02534"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3e6022e11794afcb02b6311e8689a96c">02534</a> <span class="preprocessor">#define PIO_PUER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02535"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2f819f508162b7d89431aeedf67d13be">02535</a> <span class="preprocessor">#define PIO_PUER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02536"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9358e480ffb74b5cf16e66a92e4ff7b9">02536</a> <span class="preprocessor">#define PIO_PUER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02537"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga868a1702abed7fc4a7af78c89a58dff0">02537</a> <span class="preprocessor">#define PIO_PUER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02538"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1c6f53e50ebe8f468d88ed3da3abdaf3">02538</a> <span class="preprocessor">#define PIO_PUER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02539"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga455427dfc1bba964a8d4c297fc59be4f">02539</a> <span class="preprocessor">#define PIO_PUER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02540"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabd98b7aa95de6cb40f4db927eb6bea5c">02540</a> <span class="preprocessor">#define PIO_PUER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02541"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga48857903eb4566479c0c8c87e66f5da8">02541</a> <span class="preprocessor">#define PIO_PUER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02542"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2253a96754d931ddd2ff0c98b52892d0">02542</a> <span class="preprocessor">#define PIO_PUER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02543"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabd86ce5293b8d8502a04fdab71b00afe">02543</a> <span class="preprocessor">#define PIO_PUER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02544"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae09e550e15d08eaac268a36048829a47">02544</a> <span class="preprocessor">#define PIO_PUER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02545"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafc14321925da1ef660a7245eeb554934">02545</a> <span class="preprocessor">#define PIO_PUER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02546"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6feb275621bea98c7073c86a0cd66eae">02546</a> <span class="preprocessor">#define PIO_PUER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02547"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0c6da1516f2200d44ecc85c0f55d76bf">02547</a> <span class="preprocessor">#define PIO_PUER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02548"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1af71e565ba7157208d7a6b7eb3ba258">02548</a> <span class="preprocessor">#define PIO_PUER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02549"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0b98d386491f4be303d13f40420c799d">02549</a> <span class="preprocessor">#define PIO_PUER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02550"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2ae59d24a96707b99db453f569b2e8eb">02550</a> <span class="preprocessor">#define PIO_PUER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02551"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7990e3b04b7baf1bc6f252147e5548cf">02551</a> <span class="preprocessor">#define PIO_PUER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02552"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad42c1067648aed2f13f0079fe411843f">02552</a> <span class="preprocessor">#define PIO_PUER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02553"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga55454483e383e133332408218f427d6a">02553</a> <span class="preprocessor">#define PIO_PUER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02554"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga723edafa47352ea613bb879d75fb9c2c">02554</a> <span class="preprocessor">#define PIO_PUER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02555"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae0b50603919dabf8ed0941e2379f2b71">02555</a> <span class="preprocessor">#define PIO_PUER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02556"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9ce24190c10b72bfa39a08d704b40e06">02556</a> <span class="preprocessor">#define PIO_PUER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02557"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga47c30d63b99afecbece9796effbe7639">02557</a> <span class="preprocessor">#define PIO_PUER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02558"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacb4ced5eeaff8de7607b80e35e39a048">02558</a> <span class="preprocessor">#define PIO_PUER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02559"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0ff3b24c2595283f0518c2b874dd9d11">02559</a> <span class="preprocessor">#define PIO_PUER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02560"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga68bf5dd44fbe81d7544ebee3961224ab">02560</a> <span class="preprocessor">#define PIO_PUER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02561"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6c220cef8229ed764e0b423b40eb1494">02561</a> <span class="preprocessor">#define PIO_PUER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02562"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga91df72a64c0ce96037931fd616270ada">02562</a> <span class="preprocessor">#define PIO_PUER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02563"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga48d021cd3b47fc1e7491cd4a664177d8">02563</a> <span class="preprocessor">#define PIO_PUER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02564"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf4415a3fc3ed3b182c119ae356523abf">02564</a> <span class="preprocessor">#define PIO_PUER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l02565"></a>02565 <span class="comment">/* -------- PIO_PUSR : (PIO Offset: 0x0068) Pad Pull-up Status Register -------- */</span>
<a name="l02566"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga718005501d5c9c8f7c607c350346cbb8">02566</a> <span class="preprocessor">#define PIO_PUSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02567"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga784b446eeda0be98447ee2758661eb7a">02567</a> <span class="preprocessor">#define PIO_PUSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02568"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga54b8049ba4351ae8975f326fd1317ee5">02568</a> <span class="preprocessor">#define PIO_PUSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02569"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0e39514404e74d33959e54c83e4842b6">02569</a> <span class="preprocessor">#define PIO_PUSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02570"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga55a6821c0737be31cd03a2cef47163f6">02570</a> <span class="preprocessor">#define PIO_PUSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02571"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga953380681da6854d319f9e716089879a">02571</a> <span class="preprocessor">#define PIO_PUSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02572"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf9b52703691cf442f915f59e6d6a8f4c">02572</a> <span class="preprocessor">#define PIO_PUSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02573"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1e48a2325d36cdd7b371d9f085aaed3e">02573</a> <span class="preprocessor">#define PIO_PUSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02574"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabcf0a2fa3fd53a14ad2ff91b5534f0d8">02574</a> <span class="preprocessor">#define PIO_PUSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02575"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga058c2942f9816e15fdf21c9429366226">02575</a> <span class="preprocessor">#define PIO_PUSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02576"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0ee319bc09d6ba598cca87dbef1c4861">02576</a> <span class="preprocessor">#define PIO_PUSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02577"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga687409b285b70a8da84859273cdf544e">02577</a> <span class="preprocessor">#define PIO_PUSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02578"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3d1c08d3d844f6f7a71594c5a6079997">02578</a> <span class="preprocessor">#define PIO_PUSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02579"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga41676f8628ffc4c34274a7b5983204c9">02579</a> <span class="preprocessor">#define PIO_PUSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02580"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaac58c31ae67369bdd09399e83d35d356">02580</a> <span class="preprocessor">#define PIO_PUSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02581"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga76d9cce27c5a7b09c50bf56c1bdcf041">02581</a> <span class="preprocessor">#define PIO_PUSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02582"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9e9b6ce9d27357da185513f1bdc7f358">02582</a> <span class="preprocessor">#define PIO_PUSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02583"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga28ec2dabd336fedefc5d3951b1b9342a">02583</a> <span class="preprocessor">#define PIO_PUSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02584"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae9a64ae3ba45aa59b79edf562382a800">02584</a> <span class="preprocessor">#define PIO_PUSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02585"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga27c86932158f867e1c80d5bb34885fa4">02585</a> <span class="preprocessor">#define PIO_PUSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02586"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3d71782018f85db7aafac65834f9a626">02586</a> <span class="preprocessor">#define PIO_PUSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02587"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaea0e4aa9f1db6e66fd8bec3ac61851f9">02587</a> <span class="preprocessor">#define PIO_PUSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02588"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf25c24de1ffb5f0e43e6d6d3f68f434f">02588</a> <span class="preprocessor">#define PIO_PUSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02589"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5fb1ea79c74d5570b0805330995dd023">02589</a> <span class="preprocessor">#define PIO_PUSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02590"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0ee1554299392b311431b65934f3f73b">02590</a> <span class="preprocessor">#define PIO_PUSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02591"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3d9884c579945460001430ff75924d20">02591</a> <span class="preprocessor">#define PIO_PUSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02592"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8c72e3337811fb6784840a928f4b69bf">02592</a> <span class="preprocessor">#define PIO_PUSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02593"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaecc4f5ee0ebc578935024b969757dc1f">02593</a> <span class="preprocessor">#define PIO_PUSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02594"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa1ba2f53e5062b424e031c646277ce00">02594</a> <span class="preprocessor">#define PIO_PUSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02595"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa981c1a64ece517294aa789d7451c464">02595</a> <span class="preprocessor">#define PIO_PUSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02596"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8a4252e1a647453eff867cad54414f10">02596</a> <span class="preprocessor">#define PIO_PUSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02597"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6adab9f4528bec3d763b806c50d74043">02597</a> <span class="preprocessor">#define PIO_PUSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l02598"></a>02598 <span class="comment">/* -------- PIO_ABCDSR[2] : (PIO Offset: 0x0070) Peripheral Select Register -------- */</span>
<a name="l02599"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6964f384a155faa4a73ce5d519294555">02599</a> <span class="preprocessor">#define PIO_ABCDSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02600"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga13a7b3ccfbab7c2844c53162ee6ce662">02600</a> <span class="preprocessor">#define PIO_ABCDSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02601"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1290d02739f2f3f92349db7e0f194a53">02601</a> <span class="preprocessor">#define PIO_ABCDSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02602"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1367a213c5ea2aff1958e3c456cb5074">02602</a> <span class="preprocessor">#define PIO_ABCDSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02603"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga79dd52d4b90a0aa94f1f2e996dd02db3">02603</a> <span class="preprocessor">#define PIO_ABCDSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02604"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7affa7b907050782bd35e078a86a84bd">02604</a> <span class="preprocessor">#define PIO_ABCDSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02605"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9400955d7c5f594f0d0c1b6d7f4b9a78">02605</a> <span class="preprocessor">#define PIO_ABCDSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02606"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga70940c93d0233efe6fc83aea67274a98">02606</a> <span class="preprocessor">#define PIO_ABCDSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02607"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9c3322a2992bb4d0847e56c14ca99449">02607</a> <span class="preprocessor">#define PIO_ABCDSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02608"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab3c9334cf312299eb7e41b551ae0092c">02608</a> <span class="preprocessor">#define PIO_ABCDSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02609"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga51c6b4a73ade30d0ca2e3386990409b4">02609</a> <span class="preprocessor">#define PIO_ABCDSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02610"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafed904e4fcd85ed2af4b66bf5751eaaf">02610</a> <span class="preprocessor">#define PIO_ABCDSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02611"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabf5f36df3e54c4a4548ca8382d0b55d0">02611</a> <span class="preprocessor">#define PIO_ABCDSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02612"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad7c58d006ca536c3fae9e4ea7b0a385a">02612</a> <span class="preprocessor">#define PIO_ABCDSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02613"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga454af78643d155d515df541a643f5c74">02613</a> <span class="preprocessor">#define PIO_ABCDSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02614"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8381a2f5f1028f159ec71e91493c4653">02614</a> <span class="preprocessor">#define PIO_ABCDSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02615"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacbd735b285932986393d00dafa87c514">02615</a> <span class="preprocessor">#define PIO_ABCDSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02616"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa724a046e41608c14affbe6405a4a563">02616</a> <span class="preprocessor">#define PIO_ABCDSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02617"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga08146fed782b421abb021e68ceac6714">02617</a> <span class="preprocessor">#define PIO_ABCDSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02618"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2d7536bd989b144b047b1a170d931bd0">02618</a> <span class="preprocessor">#define PIO_ABCDSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02619"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga96a98452ac3f41ed99da686d5d5200f3">02619</a> <span class="preprocessor">#define PIO_ABCDSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02620"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9495179d26eb3ea52998e2acdeedaabe">02620</a> <span class="preprocessor">#define PIO_ABCDSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02621"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae0b40d6ade89c0a487931b3f6e349b07">02621</a> <span class="preprocessor">#define PIO_ABCDSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02622"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadc3366809aa143944ee2d632f1abf619">02622</a> <span class="preprocessor">#define PIO_ABCDSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02623"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf1732484d42b734f43c8d0e6c6451705">02623</a> <span class="preprocessor">#define PIO_ABCDSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02624"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3ffcbf6a057fd74bee9361bcec9ea0e2">02624</a> <span class="preprocessor">#define PIO_ABCDSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02625"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaebf732f6aa6f520d9cd90b84efd7c0c8">02625</a> <span class="preprocessor">#define PIO_ABCDSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02626"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafb6281a1787ce991423053505b45cfc7">02626</a> <span class="preprocessor">#define PIO_ABCDSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02627"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafa452948e1e78f82e63a03772d484a4e">02627</a> <span class="preprocessor">#define PIO_ABCDSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02628"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4896d038b40c64f5366a3e71613fb93c">02628</a> <span class="preprocessor">#define PIO_ABCDSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02629"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga793d9be17489af9cd62416725664d33a">02629</a> <span class="preprocessor">#define PIO_ABCDSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02630"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafb05826dc043e87d4b38ff292e254f6d">02630</a> <span class="preprocessor">#define PIO_ABCDSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l02631"></a>02631 <span class="comment">/* -------- PIO_IFSCDR : (PIO Offset: 0x0080) Input Filter Slow Clock Disable Register -------- */</span>
<a name="l02632"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacfeb52055274e692c3eb5f8830919cca">02632</a> <span class="preprocessor">#define PIO_IFSCDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02633"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gababe4719f73701d15f08410dfae0dcd5">02633</a> <span class="preprocessor">#define PIO_IFSCDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02634"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga18461e75582028f90e6be48c7b8650b9">02634</a> <span class="preprocessor">#define PIO_IFSCDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02635"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9232c82d09d72f7ff3e5106b992267f1">02635</a> <span class="preprocessor">#define PIO_IFSCDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02636"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga934746460e17e4b3f596e62a0b5c98a8">02636</a> <span class="preprocessor">#define PIO_IFSCDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02637"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7b71661159f9712cf04472066f29eae4">02637</a> <span class="preprocessor">#define PIO_IFSCDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02638"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4ce37d219fc145e462c16f6003ce6ad4">02638</a> <span class="preprocessor">#define PIO_IFSCDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02639"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga79c67dfd017fe9f26d9cb73a3b732a81">02639</a> <span class="preprocessor">#define PIO_IFSCDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02640"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0577b53fb7e11c2d057f531a8eb22729">02640</a> <span class="preprocessor">#define PIO_IFSCDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02641"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga177428e6478ee84a4bf93a45e0c6cf9a">02641</a> <span class="preprocessor">#define PIO_IFSCDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02642"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7b1f837fc810d2532767e801a9e04839">02642</a> <span class="preprocessor">#define PIO_IFSCDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02643"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab44945c5e2ec7365ab375fa89a620162">02643</a> <span class="preprocessor">#define PIO_IFSCDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02644"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafd526c7da7d3ac258d5a3ba4e1a1033f">02644</a> <span class="preprocessor">#define PIO_IFSCDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02645"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8732e95efe7e111b25427d9845a4f4c0">02645</a> <span class="preprocessor">#define PIO_IFSCDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02646"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7b6334a203e292748dd260dbb51951ef">02646</a> <span class="preprocessor">#define PIO_IFSCDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02647"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga49fe6b9ba4ba06de5ac8a5d9caa10f7f">02647</a> <span class="preprocessor">#define PIO_IFSCDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02648"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga77a75ffc6a6aabed99bc95b799ca9860">02648</a> <span class="preprocessor">#define PIO_IFSCDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02649"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4e6df49522f6b5b4f0f3db2eda5b8cf8">02649</a> <span class="preprocessor">#define PIO_IFSCDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02650"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae818a77742539fa7ee402586863a6948">02650</a> <span class="preprocessor">#define PIO_IFSCDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02651"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga53d8763233b3dd6d648dd593b5fc5088">02651</a> <span class="preprocessor">#define PIO_IFSCDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02652"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga78c5a554da89f7c23d2c2635a5e165ba">02652</a> <span class="preprocessor">#define PIO_IFSCDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02653"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga668842379a10eedd1d9f9a7ba8d97bd6">02653</a> <span class="preprocessor">#define PIO_IFSCDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02654"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8bff5aadea9a2adeaa84447b4b125ad7">02654</a> <span class="preprocessor">#define PIO_IFSCDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02655"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae0aaceec8687cd5634f53c12c3204446">02655</a> <span class="preprocessor">#define PIO_IFSCDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02656"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga15247a2d8a28c465dc076134fbce6987">02656</a> <span class="preprocessor">#define PIO_IFSCDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02657"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8dc7c5236174e5fc30c4eff534d3ce72">02657</a> <span class="preprocessor">#define PIO_IFSCDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02658"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga52a02587f68f888f0ff7b0d432d38149">02658</a> <span class="preprocessor">#define PIO_IFSCDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02659"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf3c5929d92932283ab94a5271b03d46b">02659</a> <span class="preprocessor">#define PIO_IFSCDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02660"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaed943bd2530aa0f9ebd5f34672adb647">02660</a> <span class="preprocessor">#define PIO_IFSCDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02661"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga69d08cf5f7498e2cdc0f2d8ca9702e2b">02661</a> <span class="preprocessor">#define PIO_IFSCDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02662"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6b27be017321a39edb1590053cb635fb">02662</a> <span class="preprocessor">#define PIO_IFSCDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02663"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac84c7169cd53649b70183dbef75cb33a">02663</a> <span class="preprocessor">#define PIO_IFSCDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l02664"></a>02664 <span class="comment">/* -------- PIO_IFSCER : (PIO Offset: 0x0084) Input Filter Slow Clock Enable Register -------- */</span>
<a name="l02665"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9cff22950266b77998269415520ae830">02665</a> <span class="preprocessor">#define PIO_IFSCER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02666"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa09aa5c81910bac14eb09a8f6bc7a0d1">02666</a> <span class="preprocessor">#define PIO_IFSCER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02667"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga803a6fc9318361f57f97c375e672c04f">02667</a> <span class="preprocessor">#define PIO_IFSCER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02668"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga50a63ae223a4800c35277ca0f1c4e70d">02668</a> <span class="preprocessor">#define PIO_IFSCER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02669"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga616f1a9a129a7a9bbf1c0ff77a9a053f">02669</a> <span class="preprocessor">#define PIO_IFSCER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02670"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga44ba8391e82b46493bd0383352bc18fa">02670</a> <span class="preprocessor">#define PIO_IFSCER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02671"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga15bc67456270e096419cc15766325b52">02671</a> <span class="preprocessor">#define PIO_IFSCER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02672"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab8205d6ce6533670eedcd2ad5e665df4">02672</a> <span class="preprocessor">#define PIO_IFSCER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02673"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1e184c5cf9cae6cee00fb029ea983237">02673</a> <span class="preprocessor">#define PIO_IFSCER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02674"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadc5594735941530da7bd637bb9f02cb0">02674</a> <span class="preprocessor">#define PIO_IFSCER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02675"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2a26b6d934a0debd1fecd748d4939cf6">02675</a> <span class="preprocessor">#define PIO_IFSCER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02676"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad184e668dfd227e14a8760ccb3b32219">02676</a> <span class="preprocessor">#define PIO_IFSCER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02677"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4cca75bf867d11bb6909b75f035687ba">02677</a> <span class="preprocessor">#define PIO_IFSCER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02678"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0956e116685e51a2d24ad48aaccb06cd">02678</a> <span class="preprocessor">#define PIO_IFSCER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02679"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaff30a21b7a3c2288625cc8c4cd87cbf2">02679</a> <span class="preprocessor">#define PIO_IFSCER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02680"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad2bc294cea6af5f86a3a3277ceafd8ca">02680</a> <span class="preprocessor">#define PIO_IFSCER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02681"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac926113585bbdd6c79fe03884fbe30b7">02681</a> <span class="preprocessor">#define PIO_IFSCER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02682"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad9a240cfeb07b256ee7a6bbb25da2e2d">02682</a> <span class="preprocessor">#define PIO_IFSCER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02683"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae1f84826c5f30c3f392359776e5f2c12">02683</a> <span class="preprocessor">#define PIO_IFSCER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02684"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadc1a0ad6f3d2fb0ab353055967dcc522">02684</a> <span class="preprocessor">#define PIO_IFSCER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02685"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae223bb1c5968a2093a46b8afb92a74dc">02685</a> <span class="preprocessor">#define PIO_IFSCER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02686"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3b2ceecbcded991e390176c93dbfa62d">02686</a> <span class="preprocessor">#define PIO_IFSCER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02687"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3bb380cc5d4984da0d70556da8e8c977">02687</a> <span class="preprocessor">#define PIO_IFSCER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02688"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga252eab9da1ac0f66701f665396dcb1e5">02688</a> <span class="preprocessor">#define PIO_IFSCER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02689"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab5e93d27272eaeecec6ba6902011cd69">02689</a> <span class="preprocessor">#define PIO_IFSCER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02690"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaabc82829d3665345fa6164a2a65ae606">02690</a> <span class="preprocessor">#define PIO_IFSCER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02691"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacc812d024603572d9e1c2f028ad0ed78">02691</a> <span class="preprocessor">#define PIO_IFSCER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02692"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf4f5accfd46fcf095e4f3e54803300fe">02692</a> <span class="preprocessor">#define PIO_IFSCER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02693"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga198325556c40a167cb7c3301ca659e70">02693</a> <span class="preprocessor">#define PIO_IFSCER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02694"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga42b21aced0b736af547291331502df77">02694</a> <span class="preprocessor">#define PIO_IFSCER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02695"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga71f816084547abcb9d9318a985dcad56">02695</a> <span class="preprocessor">#define PIO_IFSCER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02696"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5c9068bf5bb291c55bce5e12cbbd5978">02696</a> <span class="preprocessor">#define PIO_IFSCER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l02697"></a>02697 <span class="comment">/* -------- PIO_IFSCSR : (PIO Offset: 0x0088) Input Filter Slow Clock Status Register -------- */</span>
<a name="l02698"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac9fac575e40f458587908baf1a27d8f3">02698</a> <span class="preprocessor">#define PIO_IFSCSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02699"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad8ded552cfab0cc4c2e2778d97d0d299">02699</a> <span class="preprocessor">#define PIO_IFSCSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02700"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga65b8c9bdbb50f5ea5e3e94968cb48322">02700</a> <span class="preprocessor">#define PIO_IFSCSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02701"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7c2d09b7e42693bb027188d695ae1228">02701</a> <span class="preprocessor">#define PIO_IFSCSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02702"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6ef755716a8337b66378bd0d58d455ac">02702</a> <span class="preprocessor">#define PIO_IFSCSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02703"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3ccd65c60280e55f9d21991b63de2b54">02703</a> <span class="preprocessor">#define PIO_IFSCSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02704"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga31e19c01f6b1a039a9c4d25818f0d3a4">02704</a> <span class="preprocessor">#define PIO_IFSCSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02705"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga61ae73fa05436c3aa368c286d7a9543b">02705</a> <span class="preprocessor">#define PIO_IFSCSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02706"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacfb4f275375aeed6e92420f6b1910a79">02706</a> <span class="preprocessor">#define PIO_IFSCSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02707"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga271aeb55af1e91b6d02014c228ed5e2b">02707</a> <span class="preprocessor">#define PIO_IFSCSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02708"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa6bacf2f377203b9786fd8ce80f7d8c5">02708</a> <span class="preprocessor">#define PIO_IFSCSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02709"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga220a39bbca69ee9a20ca9c8386a2b989">02709</a> <span class="preprocessor">#define PIO_IFSCSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02710"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga31d66fd09e77c86f7d985537b239411b">02710</a> <span class="preprocessor">#define PIO_IFSCSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02711"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf0256c62e592a9d68029eed77023316b">02711</a> <span class="preprocessor">#define PIO_IFSCSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02712"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2426ea3e5d8c1f5672a859c63c1ef50a">02712</a> <span class="preprocessor">#define PIO_IFSCSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02713"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga69be0050c385c789497fbd4b30e95a22">02713</a> <span class="preprocessor">#define PIO_IFSCSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02714"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga35a4dccda416f65f5ec97bcfdb437ff9">02714</a> <span class="preprocessor">#define PIO_IFSCSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02715"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5587cd3e62c63afb73dcda7a3a23b85f">02715</a> <span class="preprocessor">#define PIO_IFSCSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02716"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9626f0c663dc1683cbd635f5bb791c42">02716</a> <span class="preprocessor">#define PIO_IFSCSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02717"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7cae5f0d0d4841527f76e38b9d4c5cf9">02717</a> <span class="preprocessor">#define PIO_IFSCSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02718"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaea32dbceaa24f82a108aaca4a1094b09">02718</a> <span class="preprocessor">#define PIO_IFSCSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02719"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6159ff9f0058da95852c4d7adfa86977">02719</a> <span class="preprocessor">#define PIO_IFSCSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02720"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad8215c9d4b9855a0defa695232bd4a96">02720</a> <span class="preprocessor">#define PIO_IFSCSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02721"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga56bbc46d79a87a5428fb1f212c953e40">02721</a> <span class="preprocessor">#define PIO_IFSCSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02722"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaec85024d67dee504ab26a95c3badfa58">02722</a> <span class="preprocessor">#define PIO_IFSCSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02723"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga161c1813b850bfa77a7bb448ee247abc">02723</a> <span class="preprocessor">#define PIO_IFSCSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02724"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4718f089e923958cdac9344f4cf96fac">02724</a> <span class="preprocessor">#define PIO_IFSCSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02725"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1c39449ca3cda03c733b927e0fd4518b">02725</a> <span class="preprocessor">#define PIO_IFSCSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02726"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8624dba4e0d164b2a5a16f8383cf859a">02726</a> <span class="preprocessor">#define PIO_IFSCSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02727"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1648bc0f4b79674fa4816578ffbbdc5f">02727</a> <span class="preprocessor">#define PIO_IFSCSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02728"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga62a8859f894411f4c32fb5fbe1488d71">02728</a> <span class="preprocessor">#define PIO_IFSCSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02729"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0495f37d2ff6deccbd8ff4d24ec15a98">02729</a> <span class="preprocessor">#define PIO_IFSCSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l02730"></a>02730 <span class="comment">/* -------- PIO_SCDR : (PIO Offset: 0x008C) Slow Clock Divider Debouncing Register -------- */</span>
<a name="l02731"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga50bf47ca299e003aeacaa9a50ae17801">02731</a> <span class="preprocessor">#define PIO_SCDR_DIV0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02732"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5232aed71d950436d20ed393f781e7b9">02732</a> <span class="preprocessor">#define PIO_SCDR_DIV1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02733"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad692076a6aea2a6a87c6cfc1f0b5674d">02733</a> <span class="preprocessor">#define PIO_SCDR_DIV2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02734"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga10edb48bf87d694840ce9b36dca909fd">02734</a> <span class="preprocessor">#define PIO_SCDR_DIV3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02735"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaae76eb234b79d778d8bdf56c4ef8c9fc">02735</a> <span class="preprocessor">#define PIO_SCDR_DIV4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02736"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae159d402065191113b5123101d97bd33">02736</a> <span class="preprocessor">#define PIO_SCDR_DIV5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02737"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga76c9ebf76d6ef409937a2a74196d8359">02737</a> <span class="preprocessor">#define PIO_SCDR_DIV6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02738"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3ddff2dbcca4725af13e51ceac20e22c">02738</a> <span class="preprocessor">#define PIO_SCDR_DIV7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02739"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3f56a7f1a3079affb9382de80f2efe30">02739</a> <span class="preprocessor">#define PIO_SCDR_DIV8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02740"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6a1d2cedfdd3994125f753c0f89e1e98">02740</a> <span class="preprocessor">#define PIO_SCDR_DIV9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02741"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa177e99f6321f34d2b8fb91abd7aeac6">02741</a> <span class="preprocessor">#define PIO_SCDR_DIV10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02742"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga662d35b4b45a95f491a1fe91fc7739b3">02742</a> <span class="preprocessor">#define PIO_SCDR_DIV11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02743"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga80789388b7e0d06d27036d8144dcd3c8">02743</a> <span class="preprocessor">#define PIO_SCDR_DIV12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02744"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6c4a8f1652185fdd289d3319655df831">02744</a> <span class="preprocessor">#define PIO_SCDR_DIV13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */</span>
<a name="l02745"></a>02745 <span class="comment">/* -------- PIO_PPDDR : (PIO Offset: 0x0090) Pad Pull-down Disable Register -------- */</span>
<a name="l02746"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafb612a979289bf9edc67e4fc80b31205">02746</a> <span class="preprocessor">#define PIO_PPDDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02747"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab8f5fe0206cc6f02947e683911e92dbc">02747</a> <span class="preprocessor">#define PIO_PPDDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02748"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga84f2173fc9c1cc223bb656fa7d61781c">02748</a> <span class="preprocessor">#define PIO_PPDDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02749"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga63eccb18cac7f6f008d3289e982e9dae">02749</a> <span class="preprocessor">#define PIO_PPDDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02750"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6f8988e4610f2f98af62e0ee56669654">02750</a> <span class="preprocessor">#define PIO_PPDDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02751"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacb376d51f7dd87e9d21fb929b6111812">02751</a> <span class="preprocessor">#define PIO_PPDDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02752"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga75b07aea93da14ff244a0457954130a0">02752</a> <span class="preprocessor">#define PIO_PPDDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02753"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaed1b454cc98010ce6fd1a67a93a94105">02753</a> <span class="preprocessor">#define PIO_PPDDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02754"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5fb62032e9d591dfe8f2808ee27849a4">02754</a> <span class="preprocessor">#define PIO_PPDDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02755"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa88354db08c6e4654d4001e352934d0a">02755</a> <span class="preprocessor">#define PIO_PPDDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02756"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae58a3c6a4440571f3ca654872b308a6a">02756</a> <span class="preprocessor">#define PIO_PPDDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02757"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaeb0bc97a574dac33791af1173b28f9d">02757</a> <span class="preprocessor">#define PIO_PPDDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02758"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0ae8960ab7843fc6d1f501a3b82c6fbb">02758</a> <span class="preprocessor">#define PIO_PPDDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02759"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac7aa26f3f1d17a4c80b9a41130fcc2a6">02759</a> <span class="preprocessor">#define PIO_PPDDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02760"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga78d988cd3f89df7c1809456f2e0582b1">02760</a> <span class="preprocessor">#define PIO_PPDDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02761"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadfbce2983419620ae8da73f08a1bdc71">02761</a> <span class="preprocessor">#define PIO_PPDDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02762"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab3ebfc20beca27b830a5bda8cf11ba7f">02762</a> <span class="preprocessor">#define PIO_PPDDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02763"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3ba879ecfc9eb145e9b8a1652f84f170">02763</a> <span class="preprocessor">#define PIO_PPDDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02764"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac3517d602d9a6638f0c2d15553515530">02764</a> <span class="preprocessor">#define PIO_PPDDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02765"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7b40b0b181346224d55d0f862e75f338">02765</a> <span class="preprocessor">#define PIO_PPDDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02766"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf910c38739f8d5a8f6bf635403c92df5">02766</a> <span class="preprocessor">#define PIO_PPDDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02767"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga005841f1720f7e37b19d5d2fe1edd4aa">02767</a> <span class="preprocessor">#define PIO_PPDDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02768"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7c771a1049e3e700c95ba5375d0d3451">02768</a> <span class="preprocessor">#define PIO_PPDDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02769"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga82ff1bd6a5b213181e32f325b01a7025">02769</a> <span class="preprocessor">#define PIO_PPDDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02770"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae00ea6f0bac42c676aab83560667e15e">02770</a> <span class="preprocessor">#define PIO_PPDDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02771"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0057fb134a90fb5d49e9a061cf21db0a">02771</a> <span class="preprocessor">#define PIO_PPDDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02772"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf33029320ad4fed6a66f5ae01822807e">02772</a> <span class="preprocessor">#define PIO_PPDDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02773"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga756abc7826d739f22a868d31c5925196">02773</a> <span class="preprocessor">#define PIO_PPDDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02774"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacb0c79db3374ba7bd397f28ffc19e542">02774</a> <span class="preprocessor">#define PIO_PPDDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02775"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga731fbd1f5964b994e04cf646059d606c">02775</a> <span class="preprocessor">#define PIO_PPDDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02776"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga454ea61db593399ba5da3efdbd2d1b10">02776</a> <span class="preprocessor">#define PIO_PPDDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02777"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad60323af0392d7526b74861e890708ae">02777</a> <span class="preprocessor">#define PIO_PPDDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l02778"></a>02778 <span class="comment">/* -------- PIO_PPDER : (PIO Offset: 0x0094) Pad Pull-down Enable Register -------- */</span>
<a name="l02779"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad115a44024a530349f305b12a908687c">02779</a> <span class="preprocessor">#define PIO_PPDER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02780"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacbbb96c550f514d08664ad4d60366a7e">02780</a> <span class="preprocessor">#define PIO_PPDER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02781"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0f599fecd123b2da057d03dd31771291">02781</a> <span class="preprocessor">#define PIO_PPDER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02782"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga672afd61a6577511d074e39d056574f4">02782</a> <span class="preprocessor">#define PIO_PPDER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02783"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga47b5fb0ed832853b4debf0b87baf69f6">02783</a> <span class="preprocessor">#define PIO_PPDER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02784"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabb443e0b2187393b9cd453ea001aa947">02784</a> <span class="preprocessor">#define PIO_PPDER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02785"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa1bd63c0b830002e5332bc7c29eafc7c">02785</a> <span class="preprocessor">#define PIO_PPDER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02786"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf648ae8ccd5de5adbba734cdf4df0344">02786</a> <span class="preprocessor">#define PIO_PPDER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02787"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab9cc0646e7848af14426581c78bb9abe">02787</a> <span class="preprocessor">#define PIO_PPDER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02788"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9dcaa8c5f4e70224711f6554dda7cf37">02788</a> <span class="preprocessor">#define PIO_PPDER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02789"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae21e04fc2783d0ad0cb38a1e706c4598">02789</a> <span class="preprocessor">#define PIO_PPDER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02790"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga25b785b5d031087f7e37b2709c104a36">02790</a> <span class="preprocessor">#define PIO_PPDER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02791"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga620ecb6ebf411c56c7a30085ef950131">02791</a> <span class="preprocessor">#define PIO_PPDER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02792"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3802074b76bd9c5a384ee4cbf7859fc3">02792</a> <span class="preprocessor">#define PIO_PPDER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02793"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5df8f5cdf5a892ee051002a2bd6509f7">02793</a> <span class="preprocessor">#define PIO_PPDER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02794"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga74e11d3fa7eb99b89f5e9e9272f84b0f">02794</a> <span class="preprocessor">#define PIO_PPDER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02795"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5a9d3f035eea3d5ce8ac635bb17cb5f0">02795</a> <span class="preprocessor">#define PIO_PPDER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02796"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa2467fa46d21e9f174361ac026c4a6e9">02796</a> <span class="preprocessor">#define PIO_PPDER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02797"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac895d7da6d844ee9fbe3de2405b7097a">02797</a> <span class="preprocessor">#define PIO_PPDER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02798"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9531878681d547720b9dfbedf4d733ab">02798</a> <span class="preprocessor">#define PIO_PPDER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02799"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga228226d1a3d9727b300e263119b056ac">02799</a> <span class="preprocessor">#define PIO_PPDER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02800"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaec91c073350f6a3fa5a930ae688657a7">02800</a> <span class="preprocessor">#define PIO_PPDER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02801"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad0e7a0f6bdcc502f50484485692b2ba9">02801</a> <span class="preprocessor">#define PIO_PPDER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02802"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0c1b514d51081f46445bcd81cd0d5dfb">02802</a> <span class="preprocessor">#define PIO_PPDER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02803"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga344d14d50f4b2d6fe4aa24fb37a27e33">02803</a> <span class="preprocessor">#define PIO_PPDER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02804"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6b01f2019241157c88b941033f71f9b9">02804</a> <span class="preprocessor">#define PIO_PPDER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02805"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabc5be090ef1eeb929e91fa5eb9a5b125">02805</a> <span class="preprocessor">#define PIO_PPDER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02806"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa4b5086503e2ab0c33a5f88d59a53dcc">02806</a> <span class="preprocessor">#define PIO_PPDER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02807"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1008b615469d9f8605d428b2328416ec">02807</a> <span class="preprocessor">#define PIO_PPDER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02808"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga39e77acd8af94c1162624ce42c6d5563">02808</a> <span class="preprocessor">#define PIO_PPDER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02809"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab4ed8c09ca674fc22a1c6daea505ce04">02809</a> <span class="preprocessor">#define PIO_PPDER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02810"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga649a27619cfb8fb63aca26c7bab0c0ce">02810</a> <span class="preprocessor">#define PIO_PPDER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l02811"></a>02811 <span class="comment">/* -------- PIO_PPDSR : (PIO Offset: 0x0098) Pad Pull-down Status Register -------- */</span>
<a name="l02812"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga31cf8235be5a74fc726db875ad89dfe2">02812</a> <span class="preprocessor">#define PIO_PPDSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02813"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0b0d375ac7e78323c641860c43b6e5d7">02813</a> <span class="preprocessor">#define PIO_PPDSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02814"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga730cc1c26261f4a51776df2c562e1771">02814</a> <span class="preprocessor">#define PIO_PPDSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02815"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6740631cb10d1b4f1af63216d5876bbb">02815</a> <span class="preprocessor">#define PIO_PPDSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02816"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa862fd1af0e3b1aeaa3b94e72f55abf4">02816</a> <span class="preprocessor">#define PIO_PPDSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02817"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3f8bda7b40ad5eb798d727d2e009ec4f">02817</a> <span class="preprocessor">#define PIO_PPDSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02818"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae77c6900852626347fa3d4fd14aeffec">02818</a> <span class="preprocessor">#define PIO_PPDSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02819"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga51a5c19cd4ccc11f49718573b025d0c2">02819</a> <span class="preprocessor">#define PIO_PPDSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02820"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga374ef681ca3c1da3b22d4673836effbc">02820</a> <span class="preprocessor">#define PIO_PPDSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02821"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga35448f2c108f12884852f08ed5f95784">02821</a> <span class="preprocessor">#define PIO_PPDSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02822"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga373ab849cf8abafa408416bdaf7ebc8b">02822</a> <span class="preprocessor">#define PIO_PPDSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02823"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafed405e8178e52cd37fd3caae92c51d9">02823</a> <span class="preprocessor">#define PIO_PPDSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02824"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga54eb5574f591827cf9fc0556469013cc">02824</a> <span class="preprocessor">#define PIO_PPDSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02825"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa0478a63856c784a97daff2407bce313">02825</a> <span class="preprocessor">#define PIO_PPDSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02826"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga33ed18ecb82ecb7f3106bab8903cc691">02826</a> <span class="preprocessor">#define PIO_PPDSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02827"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab0fa0c9f09a953b9792655e648edb882">02827</a> <span class="preprocessor">#define PIO_PPDSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02828"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga805d8ca915cda71e1dc7d2774dfc4f24">02828</a> <span class="preprocessor">#define PIO_PPDSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02829"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga626a891b9e1e755218d64c8e3771484c">02829</a> <span class="preprocessor">#define PIO_PPDSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02830"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga762a6d9278d86b672d2ebf509e648df0">02830</a> <span class="preprocessor">#define PIO_PPDSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02831"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaa44f9257e052b285aaef9fd9fb40704">02831</a> <span class="preprocessor">#define PIO_PPDSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02832"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3c3a4011d65d4022a49a58da36902860">02832</a> <span class="preprocessor">#define PIO_PPDSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02833"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad5c5ecd8518c47b4a375fe3a202e59ef">02833</a> <span class="preprocessor">#define PIO_PPDSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02834"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7982a1dd031465738c7590409938536f">02834</a> <span class="preprocessor">#define PIO_PPDSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02835"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5406a966115da55064a27dae68fe03de">02835</a> <span class="preprocessor">#define PIO_PPDSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02836"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad087884c35d428ed97d74b47e8b30dfa">02836</a> <span class="preprocessor">#define PIO_PPDSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02837"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafc642f9de8c59917a038b3bc987ea909">02837</a> <span class="preprocessor">#define PIO_PPDSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02838"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf477af35d966899081333192cdf87e22">02838</a> <span class="preprocessor">#define PIO_PPDSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02839"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2da7ee93c128ee116c1fdf029c95c041">02839</a> <span class="preprocessor">#define PIO_PPDSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02840"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga73420debd675ff1ad2fa6d9cb0b19889">02840</a> <span class="preprocessor">#define PIO_PPDSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02841"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad630560e56a8c69c8d375bbe3f09bc93">02841</a> <span class="preprocessor">#define PIO_PPDSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02842"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae59df17a4a77dfa71a0bcd6bd7988a06">02842</a> <span class="preprocessor">#define PIO_PPDSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02843"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad3ebc135aedd54bd2d4cef63542fab23">02843</a> <span class="preprocessor">#define PIO_PPDSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l02844"></a>02844 <span class="comment">/* -------- PIO_OWER : (PIO Offset: 0x00A0) Output Write Enable -------- */</span>
<a name="l02845"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga86df106db4ffb1da3ac1e1868d245df0">02845</a> <span class="preprocessor">#define PIO_OWER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02846"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3f6353586ef35f339a903aa5cd5ece5c">02846</a> <span class="preprocessor">#define PIO_OWER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02847"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6a3b27274cdab56524b8dcbbcf2d5b39">02847</a> <span class="preprocessor">#define PIO_OWER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02848"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad894e5a5e02ff000ccdfa654a736ccdb">02848</a> <span class="preprocessor">#define PIO_OWER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02849"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac135fdfd635412d830374db97eac1806">02849</a> <span class="preprocessor">#define PIO_OWER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02850"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga99cc45ecaee99a04535e9d60c9d5d471">02850</a> <span class="preprocessor">#define PIO_OWER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02851"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga799e162b89b80d74845df282dd49ab0d">02851</a> <span class="preprocessor">#define PIO_OWER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02852"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac742c4150ec3d448bfe64db40088b1fc">02852</a> <span class="preprocessor">#define PIO_OWER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02853"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga29c4b851a9b09ca560b87101d62c78e3">02853</a> <span class="preprocessor">#define PIO_OWER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02854"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac1e21a28ae5bdda901609bb975b91282">02854</a> <span class="preprocessor">#define PIO_OWER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02855"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4fca67bd3f7e31f2ae3df658b1e20fa6">02855</a> <span class="preprocessor">#define PIO_OWER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02856"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8a28dc85dba96ab22fc7e580c7abe1c7">02856</a> <span class="preprocessor">#define PIO_OWER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02857"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa6f0d21ebcee43ef13ee677e0769ad6c">02857</a> <span class="preprocessor">#define PIO_OWER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02858"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4ad5314d9ad709f2b3a83cb72e2f5d5e">02858</a> <span class="preprocessor">#define PIO_OWER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02859"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaba983af8237c3b1da5b639e3b9eec9fc">02859</a> <span class="preprocessor">#define PIO_OWER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02860"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9c0e293157301793da8e5ccd60febdfc">02860</a> <span class="preprocessor">#define PIO_OWER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02861"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga41452f8216f2f64dd493333e247314d4">02861</a> <span class="preprocessor">#define PIO_OWER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02862"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8b6a5005dc726bdb39dda4d022479b44">02862</a> <span class="preprocessor">#define PIO_OWER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02863"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaeaeeae335e4975333e3b061a6b0eb458">02863</a> <span class="preprocessor">#define PIO_OWER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02864"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5959bfa4d072aea291adc0b5078ef38b">02864</a> <span class="preprocessor">#define PIO_OWER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02865"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad3015d1b3e20e8e0ff9a32971afc61bc">02865</a> <span class="preprocessor">#define PIO_OWER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02866"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae1c32399d2dc8114171597dc7d095a31">02866</a> <span class="preprocessor">#define PIO_OWER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02867"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabfd36cc32e150eab09e0a0943ea0867d">02867</a> <span class="preprocessor">#define PIO_OWER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02868"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafba4e3222d592e0f3ecd3aee85045629">02868</a> <span class="preprocessor">#define PIO_OWER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02869"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae4262772c10adb1764eec26522647cfb">02869</a> <span class="preprocessor">#define PIO_OWER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02870"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf610924161ffc53aebda4c305dcf146d">02870</a> <span class="preprocessor">#define PIO_OWER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02871"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8b953632129508611449c04a7588bc3d">02871</a> <span class="preprocessor">#define PIO_OWER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02872"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga02e0812a2d17001a90c69d2579ff28fd">02872</a> <span class="preprocessor">#define PIO_OWER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02873"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga65f7224fbdd18d6a7f23460565d4afda">02873</a> <span class="preprocessor">#define PIO_OWER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02874"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga83a8269b031ad475321a2ea98c108b2a">02874</a> <span class="preprocessor">#define PIO_OWER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02875"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga252e401ee7465a3b018dc8a8c6cd9ded">02875</a> <span class="preprocessor">#define PIO_OWER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02876"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa6a4c66e3acecb80e3c94fa2f0d17dde">02876</a> <span class="preprocessor">#define PIO_OWER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l02877"></a>02877 <span class="comment">/* -------- PIO_OWDR : (PIO Offset: 0x00A4) Output Write Disable -------- */</span>
<a name="l02878"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0160fc4726c32b7a8eb768ea8426de5a">02878</a> <span class="preprocessor">#define PIO_OWDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02879"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9fa9bb1f3f32b0540213165dab3738cb">02879</a> <span class="preprocessor">#define PIO_OWDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02880"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga93d9ef264f89bf988cfe9429ca119590">02880</a> <span class="preprocessor">#define PIO_OWDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02881"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga406f4c72287500cacbd2703b548b510f">02881</a> <span class="preprocessor">#define PIO_OWDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02882"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0f1bc3516b427d922b375d68b57647eb">02882</a> <span class="preprocessor">#define PIO_OWDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02883"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga40aca95159d80b0beb21962144fe51e8">02883</a> <span class="preprocessor">#define PIO_OWDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02884"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4dda76098041544239188eb03ff68e22">02884</a> <span class="preprocessor">#define PIO_OWDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02885"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga02b00b53d8c6164a810bb1bac42d89dd">02885</a> <span class="preprocessor">#define PIO_OWDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02886"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1087916533535568266d8a5f178942c3">02886</a> <span class="preprocessor">#define PIO_OWDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02887"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaa3e56e5e89596d3e4df563ccbe09228">02887</a> <span class="preprocessor">#define PIO_OWDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02888"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6c471947b00851538c14a26a4266e2c9">02888</a> <span class="preprocessor">#define PIO_OWDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02889"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9b034a3b1f5bd220a5a387763ad59f23">02889</a> <span class="preprocessor">#define PIO_OWDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02890"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4b9e1ceff7378de9513c559141ab9dd3">02890</a> <span class="preprocessor">#define PIO_OWDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02891"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1830c496dfa99e494652a133a6b06256">02891</a> <span class="preprocessor">#define PIO_OWDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02892"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4be7edb9a8eb23d25daf372a87b3bf50">02892</a> <span class="preprocessor">#define PIO_OWDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02893"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaad57c40c22c8b4cd7ad115ed67dc250">02893</a> <span class="preprocessor">#define PIO_OWDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02894"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaa5fa02823c699f0b25e0a342006e727">02894</a> <span class="preprocessor">#define PIO_OWDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02895"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab41d43dd76368e3a94f750b2ceced7d6">02895</a> <span class="preprocessor">#define PIO_OWDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02896"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacab8a2854249b87cd0ba153817eb3aca">02896</a> <span class="preprocessor">#define PIO_OWDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02897"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9d0fadb732bebe8a2563af7737336ebb">02897</a> <span class="preprocessor">#define PIO_OWDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02898"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6df74ca13e570ece47b152ca34a7487c">02898</a> <span class="preprocessor">#define PIO_OWDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02899"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6f0081e9551e48727fc8d1ac64d66353">02899</a> <span class="preprocessor">#define PIO_OWDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02900"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga583144ada605928b47b5b5a1a49b4f05">02900</a> <span class="preprocessor">#define PIO_OWDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02901"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8b993738f3fc59fbce2d2d080220ef77">02901</a> <span class="preprocessor">#define PIO_OWDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02902"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacc351ff712535c5a69112db59d4d6a58">02902</a> <span class="preprocessor">#define PIO_OWDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02903"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga86c42b000309ef16d995d7f6e497646b">02903</a> <span class="preprocessor">#define PIO_OWDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02904"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga31b75d6136fdcb071295d13d389f9e9d">02904</a> <span class="preprocessor">#define PIO_OWDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02905"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1d1967d27c63df476115ed0a24422b60">02905</a> <span class="preprocessor">#define PIO_OWDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02906"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae30640420977903a5c09d9bd904bb299">02906</a> <span class="preprocessor">#define PIO_OWDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02907"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga272a614429f0bf91ea7c288006d6b854">02907</a> <span class="preprocessor">#define PIO_OWDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02908"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3e58d9167fa71361272e024bd63e76eb">02908</a> <span class="preprocessor">#define PIO_OWDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02909"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga74c9059fe75eb0959947876c7dcbf417">02909</a> <span class="preprocessor">#define PIO_OWDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l02910"></a>02910 <span class="comment">/* -------- PIO_OWSR : (PIO Offset: 0x00A8) Output Write Status Register -------- */</span>
<a name="l02911"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae0f6d812362f560105c62821d6350373">02911</a> <span class="preprocessor">#define PIO_OWSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02912"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad4c23daf12b05986c62a04bda357fd3a">02912</a> <span class="preprocessor">#define PIO_OWSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02913"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacf32ae1e46068fa332f9d52b133c4850">02913</a> <span class="preprocessor">#define PIO_OWSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02914"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa70a8f23d1963b4ca30629aac8dfcfbe">02914</a> <span class="preprocessor">#define PIO_OWSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02915"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga73381e7f496a0483e63ae899b883a475">02915</a> <span class="preprocessor">#define PIO_OWSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02916"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6fa8b4fd3d13ed3f76569319e1ed0f79">02916</a> <span class="preprocessor">#define PIO_OWSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02917"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga04c560f49b4b7132cf6fd3638d2e688f">02917</a> <span class="preprocessor">#define PIO_OWSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02918"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9254d5e26b37dd52efbaa5b89d9fbdaf">02918</a> <span class="preprocessor">#define PIO_OWSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02919"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabbeaf7598d451efa891af7d8382e78d0">02919</a> <span class="preprocessor">#define PIO_OWSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02920"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2c5992139690ce26d5f07f002c8e0f81">02920</a> <span class="preprocessor">#define PIO_OWSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02921"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac82c4a1b9b6ea21d4f629782491544a4">02921</a> <span class="preprocessor">#define PIO_OWSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02922"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9a8830bc4b3ad46dc94079e595f8fc66">02922</a> <span class="preprocessor">#define PIO_OWSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02923"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga46fb0a0beb75f61f378ca344cc9dade9">02923</a> <span class="preprocessor">#define PIO_OWSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02924"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4a2ce1a95b25c64a21270fb7ca13441e">02924</a> <span class="preprocessor">#define PIO_OWSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02925"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafb7822f025f03dc37796702dde11e365">02925</a> <span class="preprocessor">#define PIO_OWSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02926"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab7456908226c113f887c29e987e20021">02926</a> <span class="preprocessor">#define PIO_OWSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02927"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8736a630be00cff0fe47c7f7a37ce1cc">02927</a> <span class="preprocessor">#define PIO_OWSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02928"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0f90c664a48e4dac042e24127bdb5f71">02928</a> <span class="preprocessor">#define PIO_OWSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02929"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gada7103901a57e6501007119b1af2006a">02929</a> <span class="preprocessor">#define PIO_OWSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02930"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga73780ec20f882b45ff396ab8e18b8092">02930</a> <span class="preprocessor">#define PIO_OWSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02931"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1c24d0aebdb4444074890a524c4feba1">02931</a> <span class="preprocessor">#define PIO_OWSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02932"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4ab8ffd2cc3be4772f43f317413c10aa">02932</a> <span class="preprocessor">#define PIO_OWSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02933"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaae06f1cbcb48dccf836499b14dc65961">02933</a> <span class="preprocessor">#define PIO_OWSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02934"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8d6d0a651f629469456f8cc819962c71">02934</a> <span class="preprocessor">#define PIO_OWSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02935"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf0bd0eb18a4d51a53af8c6fd824a9e06">02935</a> <span class="preprocessor">#define PIO_OWSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02936"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga60613c082dca4277574ae5844356a263">02936</a> <span class="preprocessor">#define PIO_OWSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02937"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafdb4e1c0834e5b4ef30c8f83b0660188">02937</a> <span class="preprocessor">#define PIO_OWSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02938"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga107ef2a7314e32f154a4898d418c8750">02938</a> <span class="preprocessor">#define PIO_OWSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02939"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0db55222c86bea3fc5da0cb98b39cffd">02939</a> <span class="preprocessor">#define PIO_OWSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02940"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1c46836af53503e6798c4c2ea804656d">02940</a> <span class="preprocessor">#define PIO_OWSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02941"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabcda385558e8d35fbb49e1403910aaf3">02941</a> <span class="preprocessor">#define PIO_OWSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02942"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga828861587bf8c04670cdbd5a2f996050">02942</a> <span class="preprocessor">#define PIO_OWSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l02943"></a>02943 <span class="comment">/* -------- PIO_AIMER : (PIO Offset: 0x00B0) Additional Interrupt Modes Enable Register -------- */</span>
<a name="l02944"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1553269f26edae4005a03c3a78617c32">02944</a> <span class="preprocessor">#define PIO_AIMER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02945"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5b567d29d9e4b0d1c001570775f6a89c">02945</a> <span class="preprocessor">#define PIO_AIMER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02946"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab488739d214306188f7c8b6301c77dc2">02946</a> <span class="preprocessor">#define PIO_AIMER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02947"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae16668db84ac0d4367a12f5b249e457c">02947</a> <span class="preprocessor">#define PIO_AIMER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02948"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa809400f2078e86e7823b5294cb1672a">02948</a> <span class="preprocessor">#define PIO_AIMER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02949"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0255deabad68a6750bd5745556252ef4">02949</a> <span class="preprocessor">#define PIO_AIMER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02950"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabe17f7fbd525d673cba71f3ea8b9c39b">02950</a> <span class="preprocessor">#define PIO_AIMER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02951"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga81d0f5752000a302a891a532117e57fa">02951</a> <span class="preprocessor">#define PIO_AIMER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02952"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6db0c2c815fac6cb9aa799b4be985fd8">02952</a> <span class="preprocessor">#define PIO_AIMER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02953"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf9a529aacdfde205fe46e12999514a43">02953</a> <span class="preprocessor">#define PIO_AIMER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02954"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7da2ebf5b511190dfe750084505fe2a9">02954</a> <span class="preprocessor">#define PIO_AIMER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02955"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga176796ec914e239c8d327a281adc24ce">02955</a> <span class="preprocessor">#define PIO_AIMER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02956"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga486499e80babcba35e5453013297a2e9">02956</a> <span class="preprocessor">#define PIO_AIMER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02957"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga94c776e58cf5192d495cba141a6a3994">02957</a> <span class="preprocessor">#define PIO_AIMER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02958"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4a41a8f113214be0c20cf587c9845b6c">02958</a> <span class="preprocessor">#define PIO_AIMER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02959"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2ab724f0c91d8776fb914476b0c8aec4">02959</a> <span class="preprocessor">#define PIO_AIMER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02960"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga005af007825dbc4309bd9b99e1f14b5b">02960</a> <span class="preprocessor">#define PIO_AIMER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02961"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga21df8241bf1867e501a9322626180645">02961</a> <span class="preprocessor">#define PIO_AIMER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02962"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6c0488f7efa1fb198c36f0bc305c85a2">02962</a> <span class="preprocessor">#define PIO_AIMER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02963"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaef5c196fd707a63fcdecfff4fa86575">02963</a> <span class="preprocessor">#define PIO_AIMER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02964"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2e0cfb77da5d4ccac012d447f51c6c82">02964</a> <span class="preprocessor">#define PIO_AIMER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02965"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga762acec2f60336df016798bb517af80d">02965</a> <span class="preprocessor">#define PIO_AIMER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02966"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga36e7fd497de1aefcd6371661f94c2a3f">02966</a> <span class="preprocessor">#define PIO_AIMER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02967"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9ba73818c259488d69bdae97c095d1ff">02967</a> <span class="preprocessor">#define PIO_AIMER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02968"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6051bb792a528cf50850e107eee5b0a9">02968</a> <span class="preprocessor">#define PIO_AIMER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02969"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab4d81de87cd813ae1f0e4d9d834277a8">02969</a> <span class="preprocessor">#define PIO_AIMER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02970"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7e9fd6f70b2b03918af7a11a16172073">02970</a> <span class="preprocessor">#define PIO_AIMER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02971"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga30e96e63ab08b5a19690d20439970495">02971</a> <span class="preprocessor">#define PIO_AIMER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02972"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga09827854c34cb77d966bbf6bdcac5524">02972</a> <span class="preprocessor">#define PIO_AIMER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02973"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga35cc9ba8fd818376671a58750f844a0d">02973</a> <span class="preprocessor">#define PIO_AIMER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02974"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga522158b383009e96c866de32abd4f46f">02974</a> <span class="preprocessor">#define PIO_AIMER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02975"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7e33aec232a0ae87075b8f4bc11c236c">02975</a> <span class="preprocessor">#define PIO_AIMER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l02976"></a>02976 <span class="comment">/* -------- PIO_AIMDR : (PIO Offset: 0x00B4) Additional Interrupt Modes Disables Register -------- */</span>
<a name="l02977"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa7b68ca27e0ce23102580f6b83246089">02977</a> <span class="preprocessor">#define PIO_AIMDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02978"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga932d98c55f9b4d1c65834240c51c6173">02978</a> <span class="preprocessor">#define PIO_AIMDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02979"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa0309d248f15e643faae7ae690008d3d">02979</a> <span class="preprocessor">#define PIO_AIMDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02980"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac8c8cb9baa0fe9d5471db34c75976094">02980</a> <span class="preprocessor">#define PIO_AIMDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02981"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7c8dba4cdaffad8a025d18d10d793675">02981</a> <span class="preprocessor">#define PIO_AIMDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02982"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab0768cc1f9c0e78f022c47acd6352cf7">02982</a> <span class="preprocessor">#define PIO_AIMDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02983"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae008ff95c060b173deb95c5051583b73">02983</a> <span class="preprocessor">#define PIO_AIMDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02984"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga284a03f5c26816d10f5d0e197eb6b378">02984</a> <span class="preprocessor">#define PIO_AIMDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02985"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7c5a47336a1b2e0825dfbb09d3c61e24">02985</a> <span class="preprocessor">#define PIO_AIMDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02986"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6db1e7bc94776ab1da595c5f9312ca02">02986</a> <span class="preprocessor">#define PIO_AIMDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02987"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7ce5fee327370ab09cd0f63f2a14d6da">02987</a> <span class="preprocessor">#define PIO_AIMDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02988"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2559663f2917d0f658b4377b56ac0583">02988</a> <span class="preprocessor">#define PIO_AIMDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02989"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad866b4fa8f780731f0b775e0e6a77c89">02989</a> <span class="preprocessor">#define PIO_AIMDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02990"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga13517b9a2f98f051c39b512674f3337f">02990</a> <span class="preprocessor">#define PIO_AIMDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02991"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5c701a73d70847376072968ff23c7933">02991</a> <span class="preprocessor">#define PIO_AIMDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02992"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafa490f446b5cbf1614984378e16b110e">02992</a> <span class="preprocessor">#define PIO_AIMDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02993"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7a8826f763d8e702956ab5e8ae7679db">02993</a> <span class="preprocessor">#define PIO_AIMDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02994"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga902933a1b536e4baeff70bc914a3a5bf">02994</a> <span class="preprocessor">#define PIO_AIMDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02995"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0d002e4e38620d7f43b6489579d88c7a">02995</a> <span class="preprocessor">#define PIO_AIMDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02996"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab037e2c85b4eb4158d64eeac5a2891da">02996</a> <span class="preprocessor">#define PIO_AIMDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02997"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9d527dac8f09533a0a92c5787b2d5e45">02997</a> <span class="preprocessor">#define PIO_AIMDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02998"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4ab8cd97725d43977240c19b1fdd9bdc">02998</a> <span class="preprocessor">#define PIO_AIMDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l02999"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1dbbd2eb3f9b46d4a365762dc6a8e414">02999</a> <span class="preprocessor">#define PIO_AIMDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l03000"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad5bffe8187932fee32d834208a1f7893">03000</a> <span class="preprocessor">#define PIO_AIMDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l03001"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaefb07b2bb8520824cdb6637601bd09a5">03001</a> <span class="preprocessor">#define PIO_AIMDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l03002"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadbf3994b569ef82f9dea4084feb5e60b">03002</a> <span class="preprocessor">#define PIO_AIMDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l03003"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8f949bf23a48e7a630dfeb991db9db9f">03003</a> <span class="preprocessor">#define PIO_AIMDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l03004"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga867d923d8748935c6ac4d62a974a12f8">03004</a> <span class="preprocessor">#define PIO_AIMDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l03005"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga059f9c03dc20edcef71eb9a3a8e9d02d">03005</a> <span class="preprocessor">#define PIO_AIMDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l03006"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga471ddc70180d69534c5b45f296f4a3ff">03006</a> <span class="preprocessor">#define PIO_AIMDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l03007"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3ec86647e20801230dff4e75f537825b">03007</a> <span class="preprocessor">#define PIO_AIMDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l03008"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5bd2bfcbc8b12a9a91a0e7ef43b452c2">03008</a> <span class="preprocessor">#define PIO_AIMDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l03009"></a>03009 <span class="comment">/* -------- PIO_AIMMR : (PIO Offset: 0x00B8) Additional Interrupt Modes Mask Register -------- */</span>
<a name="l03010"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab29fd40251d022dd2e401ce2bdb654f1">03010</a> <span class="preprocessor">#define PIO_AIMMR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03011"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5ab1ab938ae5dbd1e7dcff08efef5ecd">03011</a> <span class="preprocessor">#define PIO_AIMMR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03012"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga00e0cd0f00b5d60f7ccac820046f5b03">03012</a> <span class="preprocessor">#define PIO_AIMMR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03013"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab8ce8554bf2988359a26552ee7ff423f">03013</a> <span class="preprocessor">#define PIO_AIMMR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03014"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5dcd79c79f473d82fe49ea134773923a">03014</a> <span class="preprocessor">#define PIO_AIMMR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03015"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3f856f774dd310c9c5226f69a574fbcc">03015</a> <span class="preprocessor">#define PIO_AIMMR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03016"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1266e0ed7d3fb46b27a91a05941db54b">03016</a> <span class="preprocessor">#define PIO_AIMMR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03017"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaef14ffc546b997d865c6c8564a865bd3">03017</a> <span class="preprocessor">#define PIO_AIMMR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03018"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga88f4f2cc3c2b85e0d98a94a39e9f2016">03018</a> <span class="preprocessor">#define PIO_AIMMR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03019"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga842356cbfded13b3f74d57911bf8634d">03019</a> <span class="preprocessor">#define PIO_AIMMR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03020"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabf3d62d6c2f9878015c27eccde1b0522">03020</a> <span class="preprocessor">#define PIO_AIMMR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03021"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9d62657b6ee6472bc541981d9a3d6313">03021</a> <span class="preprocessor">#define PIO_AIMMR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03022"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabecfb0e779f35ff6f441b253aa837779">03022</a> <span class="preprocessor">#define PIO_AIMMR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03023"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab2d8d18685a45b7705f26e9239ae9940">03023</a> <span class="preprocessor">#define PIO_AIMMR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03024"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8bb98980343de6197b3888b163af8575">03024</a> <span class="preprocessor">#define PIO_AIMMR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03025"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaba2fd8d99aee99e7b05ac8bb8a9be914">03025</a> <span class="preprocessor">#define PIO_AIMMR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03026"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga964688c521092e560255bece8832bef4">03026</a> <span class="preprocessor">#define PIO_AIMMR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03027"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4d174b6b4e98a5ca08a845c2c1f5dbbd">03027</a> <span class="preprocessor">#define PIO_AIMMR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03028"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2dbe83d6091c40279f6f03d857f2726d">03028</a> <span class="preprocessor">#define PIO_AIMMR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03029"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabd87543ed946ce4e5111eb7f07cabc25">03029</a> <span class="preprocessor">#define PIO_AIMMR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03030"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac4443d719ef091bcb0f64063ebde5895">03030</a> <span class="preprocessor">#define PIO_AIMMR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03031"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1fb4a38654f034eafe201ed911727795">03031</a> <span class="preprocessor">#define PIO_AIMMR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03032"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae6d952f7285ed65faafe6b93c7c851ed">03032</a> <span class="preprocessor">#define PIO_AIMMR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03033"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4d44a9393b538933ba018c72d7db4f71">03033</a> <span class="preprocessor">#define PIO_AIMMR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03034"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac1af0b370e8c00a5749cab62e6e6ce1c">03034</a> <span class="preprocessor">#define PIO_AIMMR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03035"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2a5d7d44bd0ca9e53d3fa8a667b2d862">03035</a> <span class="preprocessor">#define PIO_AIMMR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03036"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabb76e2db5831f58ff019397ae8d08287">03036</a> <span class="preprocessor">#define PIO_AIMMR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03037"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1a17a7776f881f75d19d264419252965">03037</a> <span class="preprocessor">#define PIO_AIMMR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03038"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2fffc1a6fd589079be7fc3d6c8050c5e">03038</a> <span class="preprocessor">#define PIO_AIMMR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03039"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaaaafa528a3622f12605f8a6285f7ff7b">03039</a> <span class="preprocessor">#define PIO_AIMMR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03040"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga411185a678bbe74e7e3d4e27b89f88e4">03040</a> <span class="preprocessor">#define PIO_AIMMR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03041"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8322a0d5136a5f6a7658e5e3399f32e5">03041</a> <span class="preprocessor">#define PIO_AIMMR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l03042"></a>03042 <span class="comment">/* -------- PIO_ESR : (PIO Offset: 0x00C0) Edge Select Register -------- */</span>
<a name="l03043"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5e6aeb8f980b5839faa2dccc823b1251">03043</a> <span class="preprocessor">#define PIO_ESR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03044"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2ae915e19de395d828b3babb2dcfcbc4">03044</a> <span class="preprocessor">#define PIO_ESR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03045"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga891c98e50e53931f34b487ae3fe31f3a">03045</a> <span class="preprocessor">#define PIO_ESR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03046"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8e33fa72bddcfe74d84b98f18dd6e29f">03046</a> <span class="preprocessor">#define PIO_ESR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03047"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4f305c4da17a1614fed06031bc31a701">03047</a> <span class="preprocessor">#define PIO_ESR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03048"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga384733ce54f6a39ff099bedca22f6ab8">03048</a> <span class="preprocessor">#define PIO_ESR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03049"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6a88ab291ddf666a31c257c0e31a7cd3">03049</a> <span class="preprocessor">#define PIO_ESR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03050"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae8f0d06ac541934a66e2049c3104aa8e">03050</a> <span class="preprocessor">#define PIO_ESR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03051"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaef6624e7e26756f4cdde754fa0175ee0">03051</a> <span class="preprocessor">#define PIO_ESR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03052"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6d4cb2e034b2813715bd1939f16ecb5a">03052</a> <span class="preprocessor">#define PIO_ESR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03053"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa5b82093e11ed2edd1f955a7f9e24ac9">03053</a> <span class="preprocessor">#define PIO_ESR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03054"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf9702215193057efb5a81efa0a6d2557">03054</a> <span class="preprocessor">#define PIO_ESR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03055"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacfb5cefa35cee6471a7b1eb042bfe0f4">03055</a> <span class="preprocessor">#define PIO_ESR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03056"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae5600efaa500ec7f84366f719e591cf8">03056</a> <span class="preprocessor">#define PIO_ESR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03057"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa818590a9a6ded350d9ae11b27791155">03057</a> <span class="preprocessor">#define PIO_ESR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03058"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3ba15c9514def229379712fd6d10c65d">03058</a> <span class="preprocessor">#define PIO_ESR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03059"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga96a0b524e56cddf66227e9eb798e603b">03059</a> <span class="preprocessor">#define PIO_ESR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03060"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2b0cc4de9d7a6b0e5973751f351f6115">03060</a> <span class="preprocessor">#define PIO_ESR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03061"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga56028fadf47fcac2dd2c000177b38636">03061</a> <span class="preprocessor">#define PIO_ESR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03062"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9a5daa93367f994f124ff7576336723b">03062</a> <span class="preprocessor">#define PIO_ESR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03063"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6fc7b8a7c92504e089ca4c0ebdbfc59c">03063</a> <span class="preprocessor">#define PIO_ESR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03064"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga76e91734265d2f829d672dcea22ed7ef">03064</a> <span class="preprocessor">#define PIO_ESR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03065"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae51336f9b461656e26639753c5300a31">03065</a> <span class="preprocessor">#define PIO_ESR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03066"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga040ba249834f9bcf9e6736a4113151c8">03066</a> <span class="preprocessor">#define PIO_ESR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03067"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga062fa733b9cfe9aafd37a67bf3fe04a5">03067</a> <span class="preprocessor">#define PIO_ESR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03068"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2277a6d5640350e54a21f1bbe1f7cfc7">03068</a> <span class="preprocessor">#define PIO_ESR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03069"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa001a6f30e76ee8b6903e1343d41764b">03069</a> <span class="preprocessor">#define PIO_ESR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03070"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga348e088d7f0ec7ee8cbc203c5ddeb4f4">03070</a> <span class="preprocessor">#define PIO_ESR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03071"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9279ab041e1d57a55051fbeca706a210">03071</a> <span class="preprocessor">#define PIO_ESR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03072"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad2e71a4d5ad7a2cd16a079b42df1a9e5">03072</a> <span class="preprocessor">#define PIO_ESR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03073"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacb52ff45199cbe3143399353b9d28382">03073</a> <span class="preprocessor">#define PIO_ESR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03074"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9a9a00dd89d6bcd67a7d05d856e825ba">03074</a> <span class="preprocessor">#define PIO_ESR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l03075"></a>03075 <span class="comment">/* -------- PIO_LSR : (PIO Offset: 0x00C4) Level Select Register -------- */</span>
<a name="l03076"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf74ac39cb4352c99b452cc6e6fefddf2">03076</a> <span class="preprocessor">#define PIO_LSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03077"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf56ae273ab7ef0ef10dcd7570df40a6b">03077</a> <span class="preprocessor">#define PIO_LSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03078"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae647cca1e76edc287906613e99b730fd">03078</a> <span class="preprocessor">#define PIO_LSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03079"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2609ca3abaecf6f621e9cf8938d21f59">03079</a> <span class="preprocessor">#define PIO_LSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03080"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7350985d9f19905d9577f71e049a0406">03080</a> <span class="preprocessor">#define PIO_LSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03081"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga938c49dce168c828bd3fcaa88e191bf6">03081</a> <span class="preprocessor">#define PIO_LSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03082"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae7c756b0e57180c58eaa97cc3b9e1dd7">03082</a> <span class="preprocessor">#define PIO_LSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03083"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafccfd3e26748621210711600ab554c03">03083</a> <span class="preprocessor">#define PIO_LSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03084"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5df9d29f9ab5ece8dbb3e9bbf03e41a4">03084</a> <span class="preprocessor">#define PIO_LSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03085"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacde36ec3c7677d9ec172ce07450d4144">03085</a> <span class="preprocessor">#define PIO_LSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03086"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga578c0c750b04004b172b693e892577c0">03086</a> <span class="preprocessor">#define PIO_LSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03087"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga91d60aa30f078fd4283370cc34c51fd9">03087</a> <span class="preprocessor">#define PIO_LSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03088"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga480ea77266508d05227906a67af0aadd">03088</a> <span class="preprocessor">#define PIO_LSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03089"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga51c865b6e0d39e6d1e2795b8d6223810">03089</a> <span class="preprocessor">#define PIO_LSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03090"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7a8554d6e9e3f327f248729d891e5344">03090</a> <span class="preprocessor">#define PIO_LSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03091"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadbcc768759c1b97a12e99c3e2f3c8d1a">03091</a> <span class="preprocessor">#define PIO_LSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03092"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga98899388f7b29c2cd2e1d612553e14bb">03092</a> <span class="preprocessor">#define PIO_LSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03093"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8f4b86de1a2253b0234f5ef7a29713f8">03093</a> <span class="preprocessor">#define PIO_LSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03094"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafcb085214f32e0fb7666ac9c56727cec">03094</a> <span class="preprocessor">#define PIO_LSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03095"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae3cb5b94edaf858841b278f3042d0f6b">03095</a> <span class="preprocessor">#define PIO_LSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03096"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadc4ffc2c3c93afb5a42e57c94aa404cc">03096</a> <span class="preprocessor">#define PIO_LSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03097"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf209d2461d80a01cdf5e0c028fc3d050">03097</a> <span class="preprocessor">#define PIO_LSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03098"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga116024b031ffe48278eecb77941c1423">03098</a> <span class="preprocessor">#define PIO_LSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03099"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga871fadaf1cd93787f2e82a93eb663ac3">03099</a> <span class="preprocessor">#define PIO_LSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03100"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacc8c31a1d32ab8aafc6f2bbd7fc76cd1">03100</a> <span class="preprocessor">#define PIO_LSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03101"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga23dbefe2590b64586f10bef4384c3327">03101</a> <span class="preprocessor">#define PIO_LSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03102"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga77c9ebfcfef7b06398fdd688d17ec6ab">03102</a> <span class="preprocessor">#define PIO_LSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03103"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaddca5d3af4ba022ca9b05c045d25867a">03103</a> <span class="preprocessor">#define PIO_LSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03104"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabf2ccf1c6a73eed85551556869d346fc">03104</a> <span class="preprocessor">#define PIO_LSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03105"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2485381cd7ff3ab476f10392223f9f3c">03105</a> <span class="preprocessor">#define PIO_LSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03106"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga06bd46e8d25b8bebad2db67a3580be8d">03106</a> <span class="preprocessor">#define PIO_LSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03107"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa80cc7f2ba94b3dacc4439f4d5c1db56">03107</a> <span class="preprocessor">#define PIO_LSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l03108"></a>03108 <span class="comment">/* -------- PIO_ELSR : (PIO Offset: 0x00C8) Edge/Level Status Register -------- */</span>
<a name="l03109"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gade9708f03f6f06a31f221b40477a89d1">03109</a> <span class="preprocessor">#define PIO_ELSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03110"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga36498f3128bbc505aa6438db13a7eb78">03110</a> <span class="preprocessor">#define PIO_ELSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03111"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga202af24f1935591d184f4a090f5eb28e">03111</a> <span class="preprocessor">#define PIO_ELSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03112"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga42d9a0975fc41ff4b9d8ae8d88472420">03112</a> <span class="preprocessor">#define PIO_ELSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03113"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga482cbea0b520ef18312ff7140ba04991">03113</a> <span class="preprocessor">#define PIO_ELSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03114"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab7bc7a03f1466d426035d21237f4a8ef">03114</a> <span class="preprocessor">#define PIO_ELSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03115"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac1161de8c4edc02b9109e6657755228f">03115</a> <span class="preprocessor">#define PIO_ELSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03116"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab293699d5017b3962ee7e7c454326cdf">03116</a> <span class="preprocessor">#define PIO_ELSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03117"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf4908b03f08dc4a1e54d83f96b551959">03117</a> <span class="preprocessor">#define PIO_ELSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03118"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab13208135a287ff1f8736b48e56ba805">03118</a> <span class="preprocessor">#define PIO_ELSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03119"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab534ebfdacf95d413e406178c2fd6274">03119</a> <span class="preprocessor">#define PIO_ELSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03120"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9865919484ac17829718854134cf3e67">03120</a> <span class="preprocessor">#define PIO_ELSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03121"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac390094a2382c9a6b67592ac53fef949">03121</a> <span class="preprocessor">#define PIO_ELSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03122"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5f18bee02fa38d8a0c8884f482e86690">03122</a> <span class="preprocessor">#define PIO_ELSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03123"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gade7ed2e696da6962cb0105a5336a3798">03123</a> <span class="preprocessor">#define PIO_ELSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03124"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3e8bedaadbacdece8238aa53beaef97b">03124</a> <span class="preprocessor">#define PIO_ELSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03125"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabb519550df4aed3995738e0c53f5a505">03125</a> <span class="preprocessor">#define PIO_ELSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03126"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga490fe9631a28c73d35974816d1e9a849">03126</a> <span class="preprocessor">#define PIO_ELSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03127"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacd0879260a268408d82cf57c1a0c628f">03127</a> <span class="preprocessor">#define PIO_ELSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03128"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabd729dd73cb13c584f53a26c40c2d509">03128</a> <span class="preprocessor">#define PIO_ELSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03129"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3098a4b90672e8cda832ce6815d7a7a6">03129</a> <span class="preprocessor">#define PIO_ELSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03130"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga084acdfd807d40982ddb71ccc3236e7c">03130</a> <span class="preprocessor">#define PIO_ELSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03131"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7fbb9ed361477282113d1d49e85d1c5d">03131</a> <span class="preprocessor">#define PIO_ELSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03132"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf6511fa112c1301abb1a002230cdd9c6">03132</a> <span class="preprocessor">#define PIO_ELSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03133"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaafd7580e2e481a49974412e25514e41d">03133</a> <span class="preprocessor">#define PIO_ELSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03134"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga19237216e0a288c7b0ffb93c4cdd56bb">03134</a> <span class="preprocessor">#define PIO_ELSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03135"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1ef8605eacfc38ecd19a1ffaaabfebf4">03135</a> <span class="preprocessor">#define PIO_ELSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03136"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa3eeefcca181758b84252d8eb95897de">03136</a> <span class="preprocessor">#define PIO_ELSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03137"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga87c612b08cb1997ddc1637e8dcbc759b">03137</a> <span class="preprocessor">#define PIO_ELSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03138"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6dad5ad911e4862071f180ba0e19cd96">03138</a> <span class="preprocessor">#define PIO_ELSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03139"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab7a1813eba65221142cd985d43fbeae2">03139</a> <span class="preprocessor">#define PIO_ELSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03140"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0b5a541ed59b34e09b1f87cd1fed8d37">03140</a> <span class="preprocessor">#define PIO_ELSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l03141"></a>03141 <span class="comment">/* -------- PIO_FELLSR : (PIO Offset: 0x00D0) Falling Edge/Low Level Select Register -------- */</span>
<a name="l03142"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7d7b0961f1793f923ca3f5c56311a976">03142</a> <span class="preprocessor">#define PIO_FELLSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03143"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabc3f5896fc262f17e5e3ac4adcf70bf7">03143</a> <span class="preprocessor">#define PIO_FELLSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03144"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab1bf659ad0310c9811d67d77686f378c">03144</a> <span class="preprocessor">#define PIO_FELLSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03145"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8adb220a78d68d067af01dcfe2d431aa">03145</a> <span class="preprocessor">#define PIO_FELLSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03146"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga534b6ecc019439e03825c1a77182a3b1">03146</a> <span class="preprocessor">#define PIO_FELLSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03147"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga19ece2624cfca61ba630dfc02258d23b">03147</a> <span class="preprocessor">#define PIO_FELLSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03148"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gada53a23d81fac73a5db59550225de046">03148</a> <span class="preprocessor">#define PIO_FELLSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03149"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gada8d4a6b5d99d46f3efa226a48db0f2a">03149</a> <span class="preprocessor">#define PIO_FELLSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03150"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6faf8829bcc667412732199687626c6b">03150</a> <span class="preprocessor">#define PIO_FELLSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03151"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafdf10891af0a013207c511ba944a648c">03151</a> <span class="preprocessor">#define PIO_FELLSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03152"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac687a333321f676a7211a9508847f4e8">03152</a> <span class="preprocessor">#define PIO_FELLSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03153"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga118ab2667dc428a8ae60c0395028d179">03153</a> <span class="preprocessor">#define PIO_FELLSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03154"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf15e599879f6c220d6cf92b2e336095b">03154</a> <span class="preprocessor">#define PIO_FELLSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03155"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab84e3281e911ea973a29d1f390ca9e86">03155</a> <span class="preprocessor">#define PIO_FELLSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03156"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaffa8e506a3472b0c1721d344fae9afbe">03156</a> <span class="preprocessor">#define PIO_FELLSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03157"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gace3b10930d0fcc9ca9e875e93918171e">03157</a> <span class="preprocessor">#define PIO_FELLSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03158"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0110b6d73a955926657da62d783a7367">03158</a> <span class="preprocessor">#define PIO_FELLSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03159"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga14332b1dab1cfad2fc31717695bb75fe">03159</a> <span class="preprocessor">#define PIO_FELLSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03160"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga02b901915217929a7a1589a1767bb9c2">03160</a> <span class="preprocessor">#define PIO_FELLSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03161"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9049e4153683e11ad431ac14531d9c4f">03161</a> <span class="preprocessor">#define PIO_FELLSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03162"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad1fe7c833f24efa0c6fd82e2d383fee1">03162</a> <span class="preprocessor">#define PIO_FELLSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03163"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2697e53a9626e9cc47f91d9409a58424">03163</a> <span class="preprocessor">#define PIO_FELLSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03164"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9a552283fb1f63288139d8f92ce4abe3">03164</a> <span class="preprocessor">#define PIO_FELLSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03165"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga478e33ffc14f01578f7ceae13d092c43">03165</a> <span class="preprocessor">#define PIO_FELLSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03166"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8baf7a70811bb9089b4ca45d95650b26">03166</a> <span class="preprocessor">#define PIO_FELLSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03167"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0ef7c3975d835540eb68ba05f0028c46">03167</a> <span class="preprocessor">#define PIO_FELLSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03168"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabb7cc70f88e561da80879fce24f040d7">03168</a> <span class="preprocessor">#define PIO_FELLSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03169"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga69ae5761ecb5b5655ab919cf4b5c1667">03169</a> <span class="preprocessor">#define PIO_FELLSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03170"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga25c9e43be1959577bd42b2c3e6203c48">03170</a> <span class="preprocessor">#define PIO_FELLSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03171"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga20862697f795a0e2dd8239bdd0b4194d">03171</a> <span class="preprocessor">#define PIO_FELLSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03172"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1486a2ab2fe0498253ed14f27a1b0113">03172</a> <span class="preprocessor">#define PIO_FELLSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03173"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2eca6ae360f9a5cfb109aa2b615146b5">03173</a> <span class="preprocessor">#define PIO_FELLSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l03174"></a>03174 <span class="comment">/* -------- PIO_REHLSR : (PIO Offset: 0x00D4) Rising Edge/ High Level Select Register -------- */</span>
<a name="l03175"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga49221726726f97761b01add7a4060143">03175</a> <span class="preprocessor">#define PIO_REHLSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03176"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf11c23bd3dc58f5e908ad7439f328ae3">03176</a> <span class="preprocessor">#define PIO_REHLSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03177"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga10412c25b4388bc83f7aadc59bfd8fbe">03177</a> <span class="preprocessor">#define PIO_REHLSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03178"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaba111866380cdb05a692ab11cdad0fa2">03178</a> <span class="preprocessor">#define PIO_REHLSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03179"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga54e14bdb2b3ed49309e63d35774b5d99">03179</a> <span class="preprocessor">#define PIO_REHLSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03180"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8a3842c517e8d233e185772978bc1588">03180</a> <span class="preprocessor">#define PIO_REHLSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03181"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1cf9b6cf6a624939a8660d4d8008c6cf">03181</a> <span class="preprocessor">#define PIO_REHLSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03182"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab2fd6b59e5ea19e06d0f0002163d0f65">03182</a> <span class="preprocessor">#define PIO_REHLSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03183"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9a258e6f06ced81f72057d6c84b1cb30">03183</a> <span class="preprocessor">#define PIO_REHLSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03184"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga518d3c4c34ccdea46e7fb6fc1fc0c8d0">03184</a> <span class="preprocessor">#define PIO_REHLSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03185"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8ac0c028cd29d969f9bd446061b11e0e">03185</a> <span class="preprocessor">#define PIO_REHLSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03186"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga80668b0a448edef6094da0de75703943">03186</a> <span class="preprocessor">#define PIO_REHLSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03187"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga73e064ac895b7f041dcbeecbc1132005">03187</a> <span class="preprocessor">#define PIO_REHLSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03188"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad370644bda80e73dad0c1b05dd2f3bd3">03188</a> <span class="preprocessor">#define PIO_REHLSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03189"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga12767c4f91dcd6f92a07dc9aa5c7f7a1">03189</a> <span class="preprocessor">#define PIO_REHLSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03190"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7928520fac19ffc1f737433f031cb7a0">03190</a> <span class="preprocessor">#define PIO_REHLSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03191"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga63d040b181d15808f271a983f8ddfbc6">03191</a> <span class="preprocessor">#define PIO_REHLSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03192"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga362b6aff8eb650cc6e3e3a1038e1f6dd">03192</a> <span class="preprocessor">#define PIO_REHLSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03193"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga63d6c89a6dc7d0fcab410bbfd1c7b02d">03193</a> <span class="preprocessor">#define PIO_REHLSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03194"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae9fc1c65d5afc2634683dd29ae365a24">03194</a> <span class="preprocessor">#define PIO_REHLSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03195"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab6a6887a603ad3f1b23cf198e651983b">03195</a> <span class="preprocessor">#define PIO_REHLSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03196"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa6c0b0bb04cbb9fd93dd7d4168c2e66e">03196</a> <span class="preprocessor">#define PIO_REHLSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03197"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4e85e4d62f1eb4da9ecef8226da4af03">03197</a> <span class="preprocessor">#define PIO_REHLSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03198"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab9f5e463e7984ba1069c7c777387176b">03198</a> <span class="preprocessor">#define PIO_REHLSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03199"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9e4bf8730a54bfc1e3c6e0c3a2f8e24f">03199</a> <span class="preprocessor">#define PIO_REHLSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03200"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf123db5d7a5ab1748bf13615a51009e0">03200</a> <span class="preprocessor">#define PIO_REHLSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03201"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4a6bae096b3bad0cfe1da2da4ad5ecc8">03201</a> <span class="preprocessor">#define PIO_REHLSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03202"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafc93e6cf8daa41c52874433adbea4c82">03202</a> <span class="preprocessor">#define PIO_REHLSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03203"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga35dba8934189cb71122c163290126a84">03203</a> <span class="preprocessor">#define PIO_REHLSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03204"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga4f71514bdcb0e4be59ac7e5892b154f4">03204</a> <span class="preprocessor">#define PIO_REHLSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03205"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga34dacf74f8a459b54beb3fdb2e5fe48a">03205</a> <span class="preprocessor">#define PIO_REHLSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03206"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga07e3aed95dc181e7e63a9c251b8e513a">03206</a> <span class="preprocessor">#define PIO_REHLSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l03207"></a>03207 <span class="comment">/* -------- PIO_FRLHSR : (PIO Offset: 0x00D8) Fall/Rise - Low/High Status Register -------- */</span>
<a name="l03208"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae4c247f1e557afcd7ca6e0c8d4047eec">03208</a> <span class="preprocessor">#define PIO_FRLHSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03209"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad634a559111446df85f002d85a17eb96">03209</a> <span class="preprocessor">#define PIO_FRLHSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03210"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaddc386f80fea08290ad2658ba3e212e9">03210</a> <span class="preprocessor">#define PIO_FRLHSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03211"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga73b660c9cf8aec37eee1e10535edf771">03211</a> <span class="preprocessor">#define PIO_FRLHSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03212"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5904ae8438ce1031a55b3a6d983f9061">03212</a> <span class="preprocessor">#define PIO_FRLHSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03213"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf577c848f5ccbb9804aadf8a6055b58c">03213</a> <span class="preprocessor">#define PIO_FRLHSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03214"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga142f9225379aa3b9a290e0d5885047d2">03214</a> <span class="preprocessor">#define PIO_FRLHSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03215"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga59939b03cc4045d34f0728a35b07846b">03215</a> <span class="preprocessor">#define PIO_FRLHSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03216"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga668d1e615e25047c3c27aa224cfb9d77">03216</a> <span class="preprocessor">#define PIO_FRLHSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03217"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabd97f0483bf8e29cd3e1bb6558c1c1f2">03217</a> <span class="preprocessor">#define PIO_FRLHSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03218"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga47f8039b71bad736978e9caf6d4b0ef5">03218</a> <span class="preprocessor">#define PIO_FRLHSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03219"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad3b18edc71fc77673487a9c163bb7213">03219</a> <span class="preprocessor">#define PIO_FRLHSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03220"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0279337338ad57ec24cdd6eb9746300e">03220</a> <span class="preprocessor">#define PIO_FRLHSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03221"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf07945167b8ffff9b55ad1140a79cbd9">03221</a> <span class="preprocessor">#define PIO_FRLHSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03222"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8f94c91e67068b185532893fbcb17c91">03222</a> <span class="preprocessor">#define PIO_FRLHSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03223"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9fc569edfbd507dfdff8501559abfb9f">03223</a> <span class="preprocessor">#define PIO_FRLHSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03224"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac19ac26567e6ef9b90d272eed9b4cb36">03224</a> <span class="preprocessor">#define PIO_FRLHSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03225"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6a66049796cba56e98bc2f04e4a10644">03225</a> <span class="preprocessor">#define PIO_FRLHSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03226"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaebb387e2a962a60301db3e62875b3c3b">03226</a> <span class="preprocessor">#define PIO_FRLHSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03227"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaae3a3cf74e456352c9859216a8658012">03227</a> <span class="preprocessor">#define PIO_FRLHSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03228"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae29e52c216a9251a7b43a93e9b6b1d91">03228</a> <span class="preprocessor">#define PIO_FRLHSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03229"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gae84abf6f154aa4081c12034c86d6cbec">03229</a> <span class="preprocessor">#define PIO_FRLHSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03230"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga258500b22a9bbf06729ef11a5b1f7fd9">03230</a> <span class="preprocessor">#define PIO_FRLHSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03231"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga265aa22aa342dffac2c8ad00fe968ec6">03231</a> <span class="preprocessor">#define PIO_FRLHSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03232"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga175c6ac556e683a2e9c3b44fc3e6e27b">03232</a> <span class="preprocessor">#define PIO_FRLHSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03233"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2b4fa5dee849d2c11f91b8505124fd37">03233</a> <span class="preprocessor">#define PIO_FRLHSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03234"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf29057c246f3b30ee508d6c4bf8aaf5e">03234</a> <span class="preprocessor">#define PIO_FRLHSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03235"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5f78ebada9ee76dce984c5c8656c42e2">03235</a> <span class="preprocessor">#define PIO_FRLHSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03236"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac2561f91af54fa947010e6b0bfe3ff8e">03236</a> <span class="preprocessor">#define PIO_FRLHSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03237"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad50281ae5e9047e9f3a52055f7f3cbc2">03237</a> <span class="preprocessor">#define PIO_FRLHSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03238"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga67dd2412217e84c230d83ac048f43647">03238</a> <span class="preprocessor">#define PIO_FRLHSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03239"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0bd21b950c4b3b92f586b9502ee99fc2">03239</a> <span class="preprocessor">#define PIO_FRLHSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l03240"></a>03240 <span class="comment">/* -------- PIO_LOCKSR : (PIO Offset: 0x00E0) Lock Status -------- */</span>
<a name="l03241"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5ffaae9e4c2f7eb3c98c7208a113b76f">03241</a> <span class="preprocessor">#define PIO_LOCKSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03242"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0b4bcbc563ef258b2520cbf90bb71436">03242</a> <span class="preprocessor">#define PIO_LOCKSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03243"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadf4c3ac00f23e7c3de7c3ce4258845df">03243</a> <span class="preprocessor">#define PIO_LOCKSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03244"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gade8450d1d0606178e260b02b58a6af08">03244</a> <span class="preprocessor">#define PIO_LOCKSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03245"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad17f2c2143b3a334ca1a9f0f3a4f4697">03245</a> <span class="preprocessor">#define PIO_LOCKSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03246"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab9803ba0956b089adbdccd862aa64d94">03246</a> <span class="preprocessor">#define PIO_LOCKSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03247"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf14effc50d852c9bef9189f2c6e997f4">03247</a> <span class="preprocessor">#define PIO_LOCKSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03248"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga328992ee93f8905e05e76c00b6edfd8d">03248</a> <span class="preprocessor">#define PIO_LOCKSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03249"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0db68e9897efb060cf8897700a361c69">03249</a> <span class="preprocessor">#define PIO_LOCKSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03250"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga50a8607c933b89d4d40b5fe092771c5c">03250</a> <span class="preprocessor">#define PIO_LOCKSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03251"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7fef2576d9dd1ce43319a72ff36fa6b3">03251</a> <span class="preprocessor">#define PIO_LOCKSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03252"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6af8cf050be48970bb1cf9fbb3093563">03252</a> <span class="preprocessor">#define PIO_LOCKSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03253"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafc5e3fd4dd2131e2617c3671df52a3a1">03253</a> <span class="preprocessor">#define PIO_LOCKSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03254"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaba4e7dba360f940282ccec78f6b60f74">03254</a> <span class="preprocessor">#define PIO_LOCKSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03255"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga241510d3128cf8a2b7fae9ecaa502355">03255</a> <span class="preprocessor">#define PIO_LOCKSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03256"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac3c4de6aed8f56b7865732fef4093eba">03256</a> <span class="preprocessor">#define PIO_LOCKSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03257"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9a6f32d43d841885502e1e080b554746">03257</a> <span class="preprocessor">#define PIO_LOCKSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03258"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga92f57bbc821d7ca3acc8edf7bfd1c78e">03258</a> <span class="preprocessor">#define PIO_LOCKSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03259"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga58d309d0c77034f49ab212cfc9f02a8d">03259</a> <span class="preprocessor">#define PIO_LOCKSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03260"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga86c57dcbd5fef71be0852768a39fb9da">03260</a> <span class="preprocessor">#define PIO_LOCKSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03261"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab96ca2f60f9e6c41d3abfc2017d40868">03261</a> <span class="preprocessor">#define PIO_LOCKSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03262"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3868094bcd15eafa39c60c1d7ea8e24f">03262</a> <span class="preprocessor">#define PIO_LOCKSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03263"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa511a1ae0cec3a6a074e989bad0d3674">03263</a> <span class="preprocessor">#define PIO_LOCKSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03264"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga198f0fdc5df6c9fd83e639380e6a7c86">03264</a> <span class="preprocessor">#define PIO_LOCKSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03265"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga7e093953e689e18431fa6cc0d87673e9">03265</a> <span class="preprocessor">#define PIO_LOCKSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03266"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac0a9eb14c43f7c13fcf88981f137730c">03266</a> <span class="preprocessor">#define PIO_LOCKSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03267"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gabd04de507379fcc35e3796ca2bb579b7">03267</a> <span class="preprocessor">#define PIO_LOCKSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03268"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa8232c92e70162a5bff84ab9ccf6de96">03268</a> <span class="preprocessor">#define PIO_LOCKSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03269"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9a083981bd1511a6efe88bad967e3a2e">03269</a> <span class="preprocessor">#define PIO_LOCKSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03270"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6109e414120b9cbe694f228ba36dd139">03270</a> <span class="preprocessor">#define PIO_LOCKSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03271"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf0ac673ff7550408e77eabc32d2b3e17">03271</a> <span class="preprocessor">#define PIO_LOCKSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03272"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3e45aee69d739e40fdc3b58fc95d5a4f">03272</a> <span class="preprocessor">#define PIO_LOCKSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l03273"></a>03273 <span class="comment">/* -------- PIO_WPMR : (PIO Offset: 0x00E4) Write Protect Mode Register -------- */</span>
<a name="l03274"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga162b4e3a098fc5fd2b624377ec3a3ba1">03274</a> <span class="preprocessor">#define PIO_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_WPMR) Write Protect Enable */</span>
<a name="l03275"></a>03275 <span class="preprocessor">#define PIO_WPMR_WPKEY_Pos 8</span>
<a name="l03276"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1adda00a8f2c7e0be341ea6ea6c93834">03276</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; PIO_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (PIO_WPMR) Write Protect KEY */</span>
<a name="l03277"></a>03277 <span class="preprocessor">#define PIO_WPMR_WPKEY(value) ((PIO_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; PIO_WPMR_WPKEY_Pos)))</span>
<a name="l03278"></a>03278 <span class="preprocessor"></span><span class="comment">/* -------- PIO_WPSR : (PIO Offset: 0x00E8) Write Protect Status Register -------- */</span>
<a name="l03279"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab2743f8c6f0577c266f990cdd41b1c47">03279</a> <span class="preprocessor">#define PIO_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_WPSR) Write Protect Violation Status */</span>
<a name="l03280"></a>03280 <span class="preprocessor">#define PIO_WPSR_WPVSRC_Pos 8</span>
<a name="l03281"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacc9b2ff45ba388215533d56205d5357a">03281</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; PIO_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (PIO_WPSR) Write Protect Violation Source */</span>
<a name="l03282"></a>03282 <span class="comment">/* -------- PIO_SCHMITT : (PIO Offset: 0x0100) Schmitt Trigger Register -------- */</span>
<a name="l03283"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaab5c0e749fba5a69a23b982d0df495a8">03283</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03284"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga801925c1df838dbcd14c6bd6cc2858c3">03284</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03285"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad694f48d35253a97f0130c266a3ef205">03285</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03286"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga053f84ed45ae60fe148f33d85d353b60">03286</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03287"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1cbd90a2be60ddd28c33fd41b310fb03">03287</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03288"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga980ce945c4767dd4b1d1b10c521fff97">03288</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03289"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9cf918b651ea14e01b8ddf8408c44eb0">03289</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03290"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga603f0712ca9cb5554986818f0bbf8c22">03290</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03291"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5537053689e62c10e64c9b9c226076a9">03291</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03292"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad7fb66d59514f1fb6f21316405b450bc">03292</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03293"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga30f673c5d1384890d32ae3ab17aa40f7">03293</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03294"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafbd959bcbb0aee25f77889ed7a41ce9d">03294</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03295"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga72e6308c136721a1fce4c02a21b932e6">03295</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03296"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga37fbc7434be639e20c71808b24d68bbd">03296</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03297"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0711afb394626f9801d9a145f77af2c5">03297</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03298"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga592235d8c45c3a4b59aa0b56a68c8252">03298</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03299"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga5c4cb6edb45581d38eab0468b8905b9c">03299</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03300"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga138be05893f9b96844d973de41e6de55">03300</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03301"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2bca8d372d1159da7b064b5c0681a2de">03301</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03302"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaff116da2e1b27c50e008c0ae9cf4b0c2">03302</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03303"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga71d786a7318afe2c205cf874da861f95">03303</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03304"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga086b5bb562dd90a69287bd199432f5fb">03304</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03305"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga99286856509c81e95e5c8aa67da05a90">03305</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03306"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga3ab1c99271fd2a45cec6273b82aa5f95">03306</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03307"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga317c9d464daf0b5d9824de46a3fa4ccf">03307</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03308"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2892b01219795e6620c7111d0db75a6d">03308</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03309"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad7e0e4914fa8ce1894da65df2a3864c6">03309</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03310"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacc343f84ea60678cb0339b56c6080ad2">03310</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03311"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac9dbaa02497eea3f670437156fd2c916">03311</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03312"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf80e25dab7f7cd63b0539a0e5a012a98">03312</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03313"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaf2bb44849b6f31453b677ff9b6cc8378">03313</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03314"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga6e090e0abaa4744c63b94001aa7f59af">03314</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l03315"></a>03315 <span class="comment">/* -------- PIO_PCMR : (PIO Offset: 0x150) Parallel Capture Mode Register -------- */</span>
<a name="l03316"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga71d58c9bab76cc2366b5982453b0957a">03316</a> <span class="preprocessor">#define PIO_PCMR_PCEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PCMR) Parallel Capture Mode Enable */</span>
<a name="l03317"></a>03317 <span class="preprocessor">#define PIO_PCMR_DSIZE_Pos 4</span>
<a name="l03318"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga2405d9e99652a4ecd89f8aae58936552">03318</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_PCMR_DSIZE_Msk (0x3u &lt;&lt; PIO_PCMR_DSIZE_Pos) </span><span class="comment">/**&lt; \brief (PIO_PCMR) Parallel Capture Mode Data Size */</span>
<a name="l03319"></a>03319 <span class="preprocessor">#define PIO_PCMR_DSIZE(value) ((PIO_PCMR_DSIZE_Msk &amp; ((value) &lt;&lt; PIO_PCMR_DSIZE_Pos)))</span>
<a name="l03320"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0c7ad88977b270dfdc19ee2a8b3fc444">03320</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_PCMR_ALWYS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PCMR) Parallel Capture Mode Always Sampling */</span>
<a name="l03321"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga097749691c0da7ad071b05984ae0a5ca">03321</a> <span class="preprocessor">#define PIO_PCMR_HALFS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PCMR) Parallel Capture Mode Half Sampling */</span>
<a name="l03322"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga20c4b97bfe78c813ebc4bd0f511930ef">03322</a> <span class="preprocessor">#define PIO_PCMR_FRSTS (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PCMR) Parallel Capture Mode First Sample */</span>
<a name="l03323"></a>03323 <span class="comment">/* -------- PIO_PCIER : (PIO Offset: 0x154) Parallel Capture Interrupt Enable Register -------- */</span>
<a name="l03324"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafbbd2a25573010d1aab2945e8c28c7e2">03324</a> <span class="preprocessor">#define PIO_PCIER_DRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PCIER) Parallel Capture Mode Data Ready Interrupt Enable */</span>
<a name="l03325"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga88dbc7c44b5f60a8e4e29d073e6387b3">03325</a> <span class="preprocessor">#define PIO_PCIER_OVRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PCIER) Parallel Capture Mode Overrun Error Interrupt Enable */</span>
<a name="l03326"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gac5e48cdb99a7acdd4e0fc3f526e674b7">03326</a> <span class="preprocessor">#define PIO_PCIER_ENDRX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PCIER) End of Reception Transfer Interrupt Enable */</span>
<a name="l03327"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadbc31fdf1013c23b291e09419f7c195c">03327</a> <span class="preprocessor">#define PIO_PCIER_RXBUFF (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PCIER) Reception Buffer Full Interrupt Enable */</span>
<a name="l03328"></a>03328 <span class="comment">/* -------- PIO_PCIDR : (PIO Offset: 0x158) Parallel Capture Interrupt Disable Register -------- */</span>
<a name="l03329"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga587bc2e85bf34789a484507581645e37">03329</a> <span class="preprocessor">#define PIO_PCIDR_DRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PCIDR) Parallel Capture Mode Data Ready Interrupt Disable */</span>
<a name="l03330"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gadd79e56caf9c1c59a364466206a4d032">03330</a> <span class="preprocessor">#define PIO_PCIDR_OVRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PCIDR) Parallel Capture Mode Overrun Error Interrupt Disable */</span>
<a name="l03331"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad5d0348ece536d02949596cdd018675b">03331</a> <span class="preprocessor">#define PIO_PCIDR_ENDRX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PCIDR) End of Reception Transfer Interrupt Disable */</span>
<a name="l03332"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga994060bd48c7cd20b85a4dd1a624eb4d">03332</a> <span class="preprocessor">#define PIO_PCIDR_RXBUFF (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PCIDR) Reception Buffer Full Interrupt Disable */</span>
<a name="l03333"></a>03333 <span class="comment">/* -------- PIO_PCIMR : (PIO Offset: 0x15C) Parallel Capture Interrupt Mask Register -------- */</span>
<a name="l03334"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga03ee08b548c54753bd2186d6f72f5582">03334</a> <span class="preprocessor">#define PIO_PCIMR_DRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PCIMR) Parallel Capture Mode Data Ready Interrupt Mask */</span>
<a name="l03335"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaad07af8efbc91d85035d14d99941a9c5">03335</a> <span class="preprocessor">#define PIO_PCIMR_OVRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PCIMR) Parallel Capture Mode Overrun Error Interrupt Mask */</span>
<a name="l03336"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8450087847107517a2c11e93fe1f7717">03336</a> <span class="preprocessor">#define PIO_PCIMR_ENDRX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PCIMR) End of Reception Transfer Interrupt Mask */</span>
<a name="l03337"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gace0229eb93a901d24a611808e426cceb">03337</a> <span class="preprocessor">#define PIO_PCIMR_RXBUFF (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PCIMR) Reception Buffer Full Interrupt Mask */</span>
<a name="l03338"></a>03338 <span class="comment">/* -------- PIO_PCISR : (PIO Offset: 0x160) Parallel Capture Interrupt Status Register -------- */</span>
<a name="l03339"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga35485537fe6597c3f95002a695d64831">03339</a> <span class="preprocessor">#define PIO_PCISR_DRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PCISR) Parallel Capture Mode Data Ready */</span>
<a name="l03340"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0808c9547c0eca170ce722d5e15feb03">03340</a> <span class="preprocessor">#define PIO_PCISR_OVRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PCISR) Parallel Capture Mode Overrun Error. */</span>
<a name="l03341"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga0b4ff4f0633c67a7ba4323154ca52e91">03341</a> <span class="preprocessor">#define PIO_PCISR_ENDRX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PCISR) End of Reception Transfer. */</span>
<a name="l03342"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gab0895ea451cfed7088b274b886539bd3">03342</a> <span class="preprocessor">#define PIO_PCISR_RXBUFF (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PCISR) Reception Buffer Full */</span>
<a name="l03343"></a>03343 <span class="comment">/* -------- PIO_PCRHR : (PIO Offset: 0x164) Parallel Capture Reception Holding Register -------- */</span>
<a name="l03344"></a>03344 <span class="preprocessor">#define PIO_PCRHR_RDATA_Pos 0</span>
<a name="l03345"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga98d9be011be6ed70f1a6f73f44f0820c">03345</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_PCRHR_RDATA_Msk (0xffffffffu &lt;&lt; PIO_PCRHR_RDATA_Pos) </span><span class="comment">/**&lt; \brief (PIO_PCRHR) Parallel Capture Mode Reception Data. */</span>
<a name="l03346"></a>03346 <span class="comment">/* -------- PIO_RPR : (PIO Offset: 0x168) Receive Pointer Register -------- */</span>
<a name="l03347"></a>03347 <span class="preprocessor">#define PIO_RPR_RXPTR_Pos 0</span>
<a name="l03348"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gacae8bcc95717606a9cc03b710fec35de">03348</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; PIO_RPR_RXPTR_Pos) </span><span class="comment">/**&lt; \brief (PIO_RPR) Receive Pointer Register */</span>
<a name="l03349"></a>03349 <span class="preprocessor">#define PIO_RPR_RXPTR(value) ((PIO_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; PIO_RPR_RXPTR_Pos)))</span>
<a name="l03350"></a>03350 <span class="preprocessor"></span><span class="comment">/* -------- PIO_RCR : (PIO Offset: 0x16C) Receive Counter Register -------- */</span>
<a name="l03351"></a>03351 <span class="preprocessor">#define PIO_RCR_RXCTR_Pos 0</span>
<a name="l03352"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga9cd2dd99a251155d15dc62827027d989">03352</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_RCR_RXCTR_Msk (0xffffu &lt;&lt; PIO_RCR_RXCTR_Pos) </span><span class="comment">/**&lt; \brief (PIO_RCR) Receive Counter Register */</span>
<a name="l03353"></a>03353 <span class="preprocessor">#define PIO_RCR_RXCTR(value) ((PIO_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; PIO_RCR_RXCTR_Pos)))</span>
<a name="l03354"></a>03354 <span class="preprocessor"></span><span class="comment">/* -------- PIO_TPR : (PIO Offset: 0x170) Transmit Pointer Register -------- */</span>
<a name="l03355"></a>03355 <span class="preprocessor">#define PIO_TPR_TXPTR_Pos 0</span>
<a name="l03356"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga8c759a807ff4c652162b29a3791be71c">03356</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; PIO_TPR_TXPTR_Pos) </span><span class="comment">/**&lt; \brief (PIO_TPR) Transmit Counter Register */</span>
<a name="l03357"></a>03357 <span class="preprocessor">#define PIO_TPR_TXPTR(value) ((PIO_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; PIO_TPR_TXPTR_Pos)))</span>
<a name="l03358"></a>03358 <span class="preprocessor"></span><span class="comment">/* -------- PIO_TCR : (PIO Offset: 0x174) Transmit Counter Register -------- */</span>
<a name="l03359"></a>03359 <span class="preprocessor">#define PIO_TCR_TXCTR_Pos 0</span>
<a name="l03360"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gafe8a991204148e345be834ce98568e9e">03360</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_TCR_TXCTR_Msk (0xffffu &lt;&lt; PIO_TCR_TXCTR_Pos) </span><span class="comment">/**&lt; \brief (PIO_TCR) Transmit Counter Register */</span>
<a name="l03361"></a>03361 <span class="preprocessor">#define PIO_TCR_TXCTR(value) ((PIO_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; PIO_TCR_TXCTR_Pos)))</span>
<a name="l03362"></a>03362 <span class="preprocessor"></span><span class="comment">/* -------- PIO_RNPR : (PIO Offset: 0x178) Receive Next Pointer Register -------- */</span>
<a name="l03363"></a>03363 <span class="preprocessor">#define PIO_RNPR_RXNPTR_Pos 0</span>
<a name="l03364"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga77ecbdd7ee3535f7679d1874edc1a914">03364</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; PIO_RNPR_RXNPTR_Pos) </span><span class="comment">/**&lt; \brief (PIO_RNPR) Receive Next Pointer */</span>
<a name="l03365"></a>03365 <span class="preprocessor">#define PIO_RNPR_RXNPTR(value) ((PIO_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; PIO_RNPR_RXNPTR_Pos)))</span>
<a name="l03366"></a>03366 <span class="preprocessor"></span><span class="comment">/* -------- PIO_RNCR : (PIO Offset: 0x17C) Receive Next Counter Register -------- */</span>
<a name="l03367"></a>03367 <span class="preprocessor">#define PIO_RNCR_RXNCTR_Pos 0</span>
<a name="l03368"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga61ad27baf68d87ad39940b88647326c9">03368</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; PIO_RNCR_RXNCTR_Pos) </span><span class="comment">/**&lt; \brief (PIO_RNCR) Receive Next Counter */</span>
<a name="l03369"></a>03369 <span class="preprocessor">#define PIO_RNCR_RXNCTR(value) ((PIO_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; PIO_RNCR_RXNCTR_Pos)))</span>
<a name="l03370"></a>03370 <span class="preprocessor"></span><span class="comment">/* -------- PIO_TNPR : (PIO Offset: 0x180) Transmit Next Pointer Register -------- */</span>
<a name="l03371"></a>03371 <span class="preprocessor">#define PIO_TNPR_TXNPTR_Pos 0</span>
<a name="l03372"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gaa6c1ecf8ccda5e71c4d877c49be69fe5">03372</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; PIO_TNPR_TXNPTR_Pos) </span><span class="comment">/**&lt; \brief (PIO_TNPR) Transmit Next Pointer */</span>
<a name="l03373"></a>03373 <span class="preprocessor">#define PIO_TNPR_TXNPTR(value) ((PIO_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; PIO_TNPR_TXNPTR_Pos)))</span>
<a name="l03374"></a>03374 <span class="preprocessor"></span><span class="comment">/* -------- PIO_TNCR : (PIO Offset: 0x184) Transmit Next Counter Register -------- */</span>
<a name="l03375"></a>03375 <span class="preprocessor">#define PIO_TNCR_TXNCTR_Pos 0</span>
<a name="l03376"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#gad505b8230f68da6047a06b4db6bccea4">03376</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; PIO_TNCR_TXNCTR_Pos) </span><span class="comment">/**&lt; \brief (PIO_TNCR) Transmit Counter Next */</span>
<a name="l03377"></a>03377 <span class="preprocessor">#define PIO_TNCR_TXNCTR(value) ((PIO_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; PIO_TNCR_TXNCTR_Pos)))</span>
<a name="l03378"></a>03378 <span class="preprocessor"></span><span class="comment">/* -------- PIO_PTCR : (PIO Offset: 0x188) Transfer Control Register -------- */</span>
<a name="l03379"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga489e4c81f022e0b49f1e0e16d8107614">03379</a> <span class="preprocessor">#define PIO_PTCR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PTCR) Receiver Transfer Enable */</span>
<a name="l03380"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga877490103de70140e39b4a3159241ea7">03380</a> <span class="preprocessor">#define PIO_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PTCR) Receiver Transfer Disable */</span>
<a name="l03381"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga239d29069ebbfafe394d0f6cb088192a">03381</a> <span class="preprocessor">#define PIO_PTCR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PTCR) Transmitter Transfer Enable */</span>
<a name="l03382"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga1c6fd133ea4741e701047509d2ddec4b">03382</a> <span class="preprocessor">#define PIO_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PTCR) Transmitter Transfer Disable */</span>
<a name="l03383"></a>03383 <span class="comment">/* -------- PIO_PTSR : (PIO Offset: 0x18C) Transfer Status Register -------- */</span>
<a name="l03384"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga30ff8c0464ed8e4d35590ad5f27d92e6">03384</a> <span class="preprocessor">#define PIO_PTSR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PTSR) Receiver Transfer Enable */</span>
<a name="l03385"></a><a class="code" href="group___s_a_m3_s___p_i_o.html#ga05f87299e1861dd0b60181301880894a">03385</a> <span class="preprocessor">#define PIO_PTSR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PTSR) Transmitter Transfer Enable */</span>
<a name="l03386"></a>03386 <span class="comment"></span>
<a name="l03387"></a>03387 <span class="comment">/*@}*/</span>
<a name="l03388"></a>03388 
<a name="l03389"></a>03389 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l03390"></a>03390 <span class="comment">/**  SOFTWARE API DEFINITION FOR Power Management Controller */</span>
<a name="l03391"></a>03391 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l03392"></a>03392 <span class="comment">/** \addtogroup SAM3S_PMC Power Management Controller */</span><span class="comment"></span>
<a name="l03393"></a>03393 <span class="comment">/*@{*/</span>
<a name="l03394"></a>03394 
<a name="l03395"></a>03395 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l03396"></a>03396 <span class="preprocessor"></span><span class="comment">/** \brief Pmc hardware registers */</span>
<a name="l03397"></a><a class="code" href="struct_pmc.html">03397</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l03398"></a><a class="code" href="struct_pmc.html#af59260b96ef1bf4d4b6cde2aebad46ef">03398</a>   WoReg PMC_SCER;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0000) System Clock Enable Register */</span>
<a name="l03399"></a><a class="code" href="struct_pmc.html#ad17a3e977f9b7951fca8853f4ff69e93">03399</a>   WoReg PMC_SCDR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0004) System Clock Disable Register */</span>
<a name="l03400"></a><a class="code" href="struct_pmc.html#ad59e4c9e5d413923039e51ac00b02c6e">03400</a>   RoReg PMC_SCSR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0008) System Clock Status Register */</span>
<a name="l03401"></a>03401   RwReg Reserved1[1];
<a name="l03402"></a><a class="code" href="struct_pmc.html#ac5452e5756b7410485146cc1cc6b61fa">03402</a>   WoReg PMC_PCER0;     <span class="comment">/**&lt; \brief (Pmc Offset: 0x0010) Peripheral Clock Enable Register 0 */</span>
<a name="l03403"></a><a class="code" href="struct_pmc.html#a0025bdbacfb94a6e8593fa41d3d300c4">03403</a>   WoReg PMC_PCDR0;     <span class="comment">/**&lt; \brief (Pmc Offset: 0x0014) Peripheral Clock Disable Register 0 */</span>
<a name="l03404"></a><a class="code" href="struct_pmc.html#a0c81819a0e814a5b37d871fc8c7eb1d5">03404</a>   RoReg PMC_PCSR0;     <span class="comment">/**&lt; \brief (Pmc Offset: 0x0018) Peripheral Clock Status Register 0 */</span>
<a name="l03405"></a>03405   RwReg Reserved2[1];
<a name="l03406"></a><a class="code" href="struct_pmc.html#ad26aa972eea1fee6c4f472961c7b4460">03406</a>   RwReg CKGR_MOR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0020) Main Oscillator Register */</span>
<a name="l03407"></a><a class="code" href="struct_pmc.html#a409abc2b4f808222bec1f33a7fbc16bb">03407</a>   RoReg CKGR_MCFR;     <span class="comment">/**&lt; \brief (Pmc Offset: 0x0024) Main Clock Frequency Register */</span>
<a name="l03408"></a><a class="code" href="struct_pmc.html#a4b9b3aaa6f96dfafb76bbc4966177f1a">03408</a>   RwReg CKGR_PLLAR;    <span class="comment">/**&lt; \brief (Pmc Offset: 0x0028) PLLA Register */</span>
<a name="l03409"></a><a class="code" href="struct_pmc.html#ac631696c81c7093fcb09db5e7109b1a7">03409</a>   RwReg CKGR_PLLBR;    <span class="comment">/**&lt; \brief (Pmc Offset: 0x002C) PLLB Register */</span>
<a name="l03410"></a><a class="code" href="struct_pmc.html#ab39260cbca9aae44b696c33f60e5265b">03410</a>   RwReg PMC_MCKR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0030) Master Clock Register */</span>
<a name="l03411"></a>03411   RwReg Reserved3[1];
<a name="l03412"></a><a class="code" href="struct_pmc.html#affe588cbde95f756d4a557bdeca3ee28">03412</a>   RwReg PMC_USB;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0038) USB Clock Register */</span>
<a name="l03413"></a>03413   RwReg Reserved4[1];
<a name="l03414"></a><a class="code" href="struct_pmc.html#a09a05183f11ddb1505000fafac9fa623">03414</a>   RwReg PMC_PCK[3];    <span class="comment">/**&lt; \brief (Pmc Offset: 0x0040) Programmable Clock 0 Register */</span>
<a name="l03415"></a>03415   RwReg Reserved5[5];
<a name="l03416"></a><a class="code" href="struct_pmc.html#a910776c2566f6360135951c283d66d72">03416</a>   WoReg PMC_IER;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0060) Interrupt Enable Register */</span>
<a name="l03417"></a><a class="code" href="struct_pmc.html#a9f99d230ad69a8a3f9bb4de2fda3b059">03417</a>   WoReg PMC_IDR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0064) Interrupt Disable Register */</span>
<a name="l03418"></a><a class="code" href="struct_pmc.html#ae1b94da28310af10887a6a9cae3c0d92">03418</a>   RoReg PMC_SR;        <span class="comment">/**&lt; \brief (Pmc Offset: 0x0068) Status Register */</span>
<a name="l03419"></a><a class="code" href="struct_pmc.html#a8c38811246734d833c828fdc6657b013">03419</a>   RoReg PMC_IMR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x006C) Interrupt Mask Register */</span>
<a name="l03420"></a><a class="code" href="struct_pmc.html#a92b427a67d363d1b7fee012928b096b5">03420</a>   RwReg PMC_FSMR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0070) Fast Startup Mode Register */</span>
<a name="l03421"></a><a class="code" href="struct_pmc.html#a3318f9686b8b6feeb22361f446740abc">03421</a>   RwReg PMC_FSPR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0074) Fast Startup Polarity Register */</span>
<a name="l03422"></a><a class="code" href="struct_pmc.html#a2443585c824513b19944df940c7f0710">03422</a>   WoReg PMC_FOCR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0078) Fault Output Clear Register */</span>
<a name="l03423"></a>03423   RwReg Reserved6[26];
<a name="l03424"></a><a class="code" href="struct_pmc.html#a3d02dacfaac1d2f168fbc2ec6489199b">03424</a>   RwReg PMC_WPMR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x00E4) Write Protect Mode Register */</span>
<a name="l03425"></a><a class="code" href="struct_pmc.html#ab2262d223c060a7b6992e5b108e5cbb5">03425</a>   RoReg PMC_WPSR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x00E8) Write Protect Status Register */</span>
<a name="l03426"></a>03426   RwReg Reserved7[5];
<a name="l03427"></a><a class="code" href="struct_pmc.html#a97e40ab32bf57e358ded4ed768697075">03427</a>   WoReg PMC_PCER1;     <span class="comment">/**&lt; \brief (Pmc Offset: 0x0100) Peripheral Clock Enable Register 1 */</span>
<a name="l03428"></a><a class="code" href="struct_pmc.html#a764b8899da834c431dcc18ac739541cd">03428</a>   WoReg PMC_PCDR1;     <span class="comment">/**&lt; \brief (Pmc Offset: 0x0104) Peripheral Clock Disable Register 1 */</span>
<a name="l03429"></a><a class="code" href="struct_pmc.html#afd5d5524ba9035da98b61341510d61e9">03429</a>   RoReg PMC_PCSR1;     <span class="comment">/**&lt; \brief (Pmc Offset: 0x0108) Peripheral Clock Status Register 1 */</span>
<a name="l03430"></a>03430   RwReg Reserved8[1];
<a name="l03431"></a><a class="code" href="struct_pmc.html#a2b79092172b86656be66b6d31f5a674c">03431</a>   RwReg PMC_OCR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0110) Oscillator Calibration Register */</span>
<a name="l03432"></a>03432 } <a class="code" href="struct_pmc.html" title="Pmc hardware registers.">Pmc</a>;
<a name="l03433"></a>03433 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l03434"></a>03434 <span class="comment">/* -------- PMC_SCER : (PMC Offset: 0x0000) System Clock Enable Register -------- */</span>
<a name="l03435"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga8e1346ca6a094e864b093c69bae03121">03435</a> <span class="preprocessor">#define PMC_SCER_UDP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SCER) USB Device Port Clock Enable */</span>
<a name="l03436"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae45b5a1bc47f5ae6c583a28e0abbf008">03436</a> <span class="preprocessor">#define PMC_SCER_PCK0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SCER) Programmable Clock 0 Output Enable */</span>
<a name="l03437"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga7e4fb5bfac14f33c79cd9c544b615a24">03437</a> <span class="preprocessor">#define PMC_SCER_PCK1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SCER) Programmable Clock 1 Output Enable */</span>
<a name="l03438"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga50b5c54beb192dbe558ca65acf0b4302">03438</a> <span class="preprocessor">#define PMC_SCER_PCK2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SCER) Programmable Clock 2 Output Enable */</span>
<a name="l03439"></a>03439 <span class="comment">/* -------- PMC_SCDR : (PMC Offset: 0x0004) System Clock Disable Register -------- */</span>
<a name="l03440"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga5d63e4d42a2f652906f125934c69f9f8">03440</a> <span class="preprocessor">#define PMC_SCDR_UDP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SCDR) USB Device Port Clock Disable */</span>
<a name="l03441"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga9369a0afa9e84879986ef3520e5c336f">03441</a> <span class="preprocessor">#define PMC_SCDR_PCK0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Programmable Clock 0 Output Disable */</span>
<a name="l03442"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga6e56788de94ca08e9da777cc2a1c325d">03442</a> <span class="preprocessor">#define PMC_SCDR_PCK1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Programmable Clock 1 Output Disable */</span>
<a name="l03443"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga83c2dc788d1adb2240ff22467939144a">03443</a> <span class="preprocessor">#define PMC_SCDR_PCK2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Programmable Clock 2 Output Disable */</span>
<a name="l03444"></a>03444 <span class="comment">/* -------- PMC_SCSR : (PMC Offset: 0x0008) System Clock Status Register -------- */</span>
<a name="l03445"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga492b95e403bf37a48315d4d5f23f1d05">03445</a> <span class="preprocessor">#define PMC_SCSR_UDP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SCSR) USB Device Port Clock Status */</span>
<a name="l03446"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga6eabb3e97d15e03c3d972905170d971c">03446</a> <span class="preprocessor">#define PMC_SCSR_PCK0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SCSR) Programmable Clock 0 Output Status */</span>
<a name="l03447"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaeb9d3d3ebc60d5e7c5770b2ff71c6279">03447</a> <span class="preprocessor">#define PMC_SCSR_PCK1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SCSR) Programmable Clock 1 Output Status */</span>
<a name="l03448"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab940ccf3130ecb8a67ca288ac82e6ee6">03448</a> <span class="preprocessor">#define PMC_SCSR_PCK2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SCSR) Programmable Clock 2 Output Status */</span>
<a name="l03449"></a>03449 <span class="comment">/* -------- PMC_PCER0 : (PMC Offset: 0x0010) Peripheral Clock Enable Register 0 -------- */</span>
<a name="l03450"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga50bf870593a8108ce8bcb1cb74a9e648">03450</a> <span class="preprocessor">#define PMC_PCER0_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 2 Enable */</span>
<a name="l03451"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gafc645ee494813beef0cee4210f3bef17">03451</a> <span class="preprocessor">#define PMC_PCER0_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 3 Enable */</span>
<a name="l03452"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gac86c70a489c9aa30a6a9c5eae3826df2">03452</a> <span class="preprocessor">#define PMC_PCER0_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 4 Enable */</span>
<a name="l03453"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gac0bc9a1ec692b78cfd68d939818338f3">03453</a> <span class="preprocessor">#define PMC_PCER0_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 5 Enable */</span>
<a name="l03454"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaab2f3a832cd0498bb6935bce2fa87cdf">03454</a> <span class="preprocessor">#define PMC_PCER0_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 6 Enable */</span>
<a name="l03455"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga65f9177c03d2f671c8eb80a60592defb">03455</a> <span class="preprocessor">#define PMC_PCER0_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 7 Enable */</span>
<a name="l03456"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga7cf79cd20d5b5286d828f43bbea5bdb6">03456</a> <span class="preprocessor">#define PMC_PCER0_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 8 Enable */</span>
<a name="l03457"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gabda1de707ed60eb6cf4989c63f0c834c">03457</a> <span class="preprocessor">#define PMC_PCER0_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 9 Enable */</span>
<a name="l03458"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab8555796956459c17ec1dc31e355b6cd">03458</a> <span class="preprocessor">#define PMC_PCER0_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 10 Enable */</span>
<a name="l03459"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab4a377380f7e755be2648d7654a65a63">03459</a> <span class="preprocessor">#define PMC_PCER0_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 11 Enable */</span>
<a name="l03460"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3232ab38b8975e656d135e27448d81a7">03460</a> <span class="preprocessor">#define PMC_PCER0_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 12 Enable */</span>
<a name="l03461"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gad4d053d7ffc769945e31e107cd6fba9a">03461</a> <span class="preprocessor">#define PMC_PCER0_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 13 Enable */</span>
<a name="l03462"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga303297a5080043b0d08026a64c8bf34e">03462</a> <span class="preprocessor">#define PMC_PCER0_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 14 Enable */</span>
<a name="l03463"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga02bd71144f0f7ad42a84ceb5ca6a8c5b">03463</a> <span class="preprocessor">#define PMC_PCER0_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 15 Enable */</span>
<a name="l03464"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga65f9480e45fe7a869db6702512974aee">03464</a> <span class="preprocessor">#define PMC_PCER0_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 16 Enable */</span>
<a name="l03465"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae1740051655ee2a6807a4d3cb76dfedf">03465</a> <span class="preprocessor">#define PMC_PCER0_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 17 Enable */</span>
<a name="l03466"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga26ffd6621b0af52c4472d3c36e446cd5">03466</a> <span class="preprocessor">#define PMC_PCER0_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 18 Enable */</span>
<a name="l03467"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga5abd1e01358b05a90ad9b9adbe752b8a">03467</a> <span class="preprocessor">#define PMC_PCER0_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 19 Enable */</span>
<a name="l03468"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaa43417148b073c33fb18fd616349c2b5">03468</a> <span class="preprocessor">#define PMC_PCER0_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 20 Enable */</span>
<a name="l03469"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga9218ee3952c7faf08fcf57dcdb048dc4">03469</a> <span class="preprocessor">#define PMC_PCER0_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 21 Enable */</span>
<a name="l03470"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gadd9a53ca98b106c89b2030db798f552a">03470</a> <span class="preprocessor">#define PMC_PCER0_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 22 Enable */</span>
<a name="l03471"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga6074e54836382f35b5c9395216721a99">03471</a> <span class="preprocessor">#define PMC_PCER0_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 23 Enable */</span>
<a name="l03472"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga80fc1f134d2e50a72f6a57051916d292">03472</a> <span class="preprocessor">#define PMC_PCER0_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 24 Enable */</span>
<a name="l03473"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga54a55914b35bcefbd742d2d195680159">03473</a> <span class="preprocessor">#define PMC_PCER0_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 25 Enable */</span>
<a name="l03474"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1a3ea1a1ccd31883a7f21a25ad988deb">03474</a> <span class="preprocessor">#define PMC_PCER0_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 26 Enable */</span>
<a name="l03475"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga8e4d278157b4876dfae3a3219188c267">03475</a> <span class="preprocessor">#define PMC_PCER0_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 27 Enable */</span>
<a name="l03476"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3941f6eb675de75097b0324b62f6f23f">03476</a> <span class="preprocessor">#define PMC_PCER0_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 28 Enable */</span>
<a name="l03477"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga9427ce030d0f8e9f86f64bf9678422e3">03477</a> <span class="preprocessor">#define PMC_PCER0_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 29 Enable */</span>
<a name="l03478"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga6cf8e6dd627939d699ac9d52591d07b1">03478</a> <span class="preprocessor">#define PMC_PCER0_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 30 Enable */</span>
<a name="l03479"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga6610934096cd9e4f8a23008eaf04cd14">03479</a> <span class="preprocessor">#define PMC_PCER0_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_PCER0) Peripheral Clock 31 Enable */</span>
<a name="l03480"></a>03480 <span class="comment">/* -------- PMC_PCDR0 : (PMC Offset: 0x0014) Peripheral Clock Disable Register 0 -------- */</span>
<a name="l03481"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab961244a4fb1bd1cbd70876de331f244">03481</a> <span class="preprocessor">#define PMC_PCDR0_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 2 Disable */</span>
<a name="l03482"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf96e89fe7314006142316ef7bf9469a8">03482</a> <span class="preprocessor">#define PMC_PCDR0_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 3 Disable */</span>
<a name="l03483"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaea87d14d9bae06ab31028983e7b61d4e">03483</a> <span class="preprocessor">#define PMC_PCDR0_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 4 Disable */</span>
<a name="l03484"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga0c6cf3575b61d52c7aa6cd829eb6628d">03484</a> <span class="preprocessor">#define PMC_PCDR0_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 5 Disable */</span>
<a name="l03485"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga12bd7f6d848de7ec76508f87cc87fba5">03485</a> <span class="preprocessor">#define PMC_PCDR0_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 6 Disable */</span>
<a name="l03486"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga007a9be3093ab69525848e66e294a2cb">03486</a> <span class="preprocessor">#define PMC_PCDR0_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 7 Disable */</span>
<a name="l03487"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gad51b57c4777549ebbfdf58083d35ca51">03487</a> <span class="preprocessor">#define PMC_PCDR0_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 8 Disable */</span>
<a name="l03488"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaee7c6613e881c945c7eaf34adfe2d135">03488</a> <span class="preprocessor">#define PMC_PCDR0_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 9 Disable */</span>
<a name="l03489"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf5392fde667e854ed58e3a72a8b19b66">03489</a> <span class="preprocessor">#define PMC_PCDR0_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 10 Disable */</span>
<a name="l03490"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga051069f82e9c06bf6619a7fa8a25cb6e">03490</a> <span class="preprocessor">#define PMC_PCDR0_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 11 Disable */</span>
<a name="l03491"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gad2fcc7f49522909d0106d76a63d1b12f">03491</a> <span class="preprocessor">#define PMC_PCDR0_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 12 Disable */</span>
<a name="l03492"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gac04c996cfaec7ab9e5518f4780882300">03492</a> <span class="preprocessor">#define PMC_PCDR0_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 13 Disable */</span>
<a name="l03493"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga30a0e016edb59302453ffd1fb0ce1960">03493</a> <span class="preprocessor">#define PMC_PCDR0_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 14 Disable */</span>
<a name="l03494"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae7739b10f4ea282433695fdcdcfefd2f">03494</a> <span class="preprocessor">#define PMC_PCDR0_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 15 Disable */</span>
<a name="l03495"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1eed6205a0bc82ecfe67ebd13b87aef6">03495</a> <span class="preprocessor">#define PMC_PCDR0_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 16 Disable */</span>
<a name="l03496"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga974498919696992853b770e0964d67a1">03496</a> <span class="preprocessor">#define PMC_PCDR0_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 17 Disable */</span>
<a name="l03497"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga814f727de74d228f9867629151bed75b">03497</a> <span class="preprocessor">#define PMC_PCDR0_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 18 Disable */</span>
<a name="l03498"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga29a26637a1fdeebb00f4bcfa73b5febd">03498</a> <span class="preprocessor">#define PMC_PCDR0_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 19 Disable */</span>
<a name="l03499"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaba1d7adee6dd0218f0460abe8f92b49d">03499</a> <span class="preprocessor">#define PMC_PCDR0_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 20 Disable */</span>
<a name="l03500"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gada72b4a586589df146915a903e3123c3">03500</a> <span class="preprocessor">#define PMC_PCDR0_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 21 Disable */</span>
<a name="l03501"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga0adbf36c7daec359873b705fb066c366">03501</a> <span class="preprocessor">#define PMC_PCDR0_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 22 Disable */</span>
<a name="l03502"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gad2563764739c10422a7051bee751da88">03502</a> <span class="preprocessor">#define PMC_PCDR0_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 23 Disable */</span>
<a name="l03503"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3e3e3730708d08656a1d6b2c35a96970">03503</a> <span class="preprocessor">#define PMC_PCDR0_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 24 Disable */</span>
<a name="l03504"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga5388a9602d3a894175478b7b06e71d76">03504</a> <span class="preprocessor">#define PMC_PCDR0_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 25 Disable */</span>
<a name="l03505"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gad50968f0a06aa7996f16c45b27677d0f">03505</a> <span class="preprocessor">#define PMC_PCDR0_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 26 Disable */</span>
<a name="l03506"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga4f9c57c50a8ed27f7ef2e66cfc882904">03506</a> <span class="preprocessor">#define PMC_PCDR0_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 27 Disable */</span>
<a name="l03507"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga6077450b98a779a6571f10d81a03c969">03507</a> <span class="preprocessor">#define PMC_PCDR0_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 28 Disable */</span>
<a name="l03508"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga45862a0e2479a91173b9a590d9551ae6">03508</a> <span class="preprocessor">#define PMC_PCDR0_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 29 Disable */</span>
<a name="l03509"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga768994204340beaecd1e260a78f31f89">03509</a> <span class="preprocessor">#define PMC_PCDR0_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 30 Disable */</span>
<a name="l03510"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga402a2d5157dcf2d1aef78715c8e09e1e">03510</a> <span class="preprocessor">#define PMC_PCDR0_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_PCDR0) Peripheral Clock 31 Disable */</span>
<a name="l03511"></a>03511 <span class="comment">/* -------- PMC_PCSR0 : (PMC Offset: 0x0018) Peripheral Clock Status Register 0 -------- */</span>
<a name="l03512"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gacc694e5b26fcb206643e08c6b84a1a35">03512</a> <span class="preprocessor">#define PMC_PCSR0_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 2 Status */</span>
<a name="l03513"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gabc9bd93dd7e6bcd5c352211a80557a4d">03513</a> <span class="preprocessor">#define PMC_PCSR0_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 3 Status */</span>
<a name="l03514"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1d1ff66e0639338b18c4394c027c72bd">03514</a> <span class="preprocessor">#define PMC_PCSR0_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 4 Status */</span>
<a name="l03515"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1c7410903b5099c0b2d2d8a0dbd3dbf6">03515</a> <span class="preprocessor">#define PMC_PCSR0_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 5 Status */</span>
<a name="l03516"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga5d3a6a3147a11c25d85f3c59099c6f53">03516</a> <span class="preprocessor">#define PMC_PCSR0_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 6 Status */</span>
<a name="l03517"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf0489b06cf0cb06ef115099fdf56fc3e">03517</a> <span class="preprocessor">#define PMC_PCSR0_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 7 Status */</span>
<a name="l03518"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaaa314397c89a5ab032c464267b2d99ed">03518</a> <span class="preprocessor">#define PMC_PCSR0_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 8 Status */</span>
<a name="l03519"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga2211d038ad027c64e82e69ff1ee493b1">03519</a> <span class="preprocessor">#define PMC_PCSR0_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 9 Status */</span>
<a name="l03520"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae545f7dc0353b4cf88af68fa9485ef68">03520</a> <span class="preprocessor">#define PMC_PCSR0_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 10 Status */</span>
<a name="l03521"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga50a5281db7e153aba3eb684fa9ed8c08">03521</a> <span class="preprocessor">#define PMC_PCSR0_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 11 Status */</span>
<a name="l03522"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga9aca76ffce362c706493978431ce1106">03522</a> <span class="preprocessor">#define PMC_PCSR0_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 12 Status */</span>
<a name="l03523"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga01eac87ecf73e7ee98d611510a8837f0">03523</a> <span class="preprocessor">#define PMC_PCSR0_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 13 Status */</span>
<a name="l03524"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3d29d6cfbb023335de514a64a26c1ee4">03524</a> <span class="preprocessor">#define PMC_PCSR0_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 14 Status */</span>
<a name="l03525"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gacb793429ed63936101432afe9641d310">03525</a> <span class="preprocessor">#define PMC_PCSR0_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 15 Status */</span>
<a name="l03526"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae1dd25d22f25f8d536fc793f9ba7cacd">03526</a> <span class="preprocessor">#define PMC_PCSR0_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 16 Status */</span>
<a name="l03527"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga5f42d67ad6601e60109af27d2eb91f2f">03527</a> <span class="preprocessor">#define PMC_PCSR0_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 17 Status */</span>
<a name="l03528"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga703eff24f099c4efae05d4a0506798a8">03528</a> <span class="preprocessor">#define PMC_PCSR0_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 18 Status */</span>
<a name="l03529"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaee2fed0a8f85d8b1d61d2f39548705f8">03529</a> <span class="preprocessor">#define PMC_PCSR0_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 19 Status */</span>
<a name="l03530"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga2ac7444ae97845536c9af7cd365c3289">03530</a> <span class="preprocessor">#define PMC_PCSR0_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 20 Status */</span>
<a name="l03531"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga00f250bdc8809d1c713a62a87af554bf">03531</a> <span class="preprocessor">#define PMC_PCSR0_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 21 Status */</span>
<a name="l03532"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga9f9e1312fdc6c1b4306a64364fb85ab1">03532</a> <span class="preprocessor">#define PMC_PCSR0_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 22 Status */</span>
<a name="l03533"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gad403672a67189b08f3b0107c98acf5f9">03533</a> <span class="preprocessor">#define PMC_PCSR0_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 23 Status */</span>
<a name="l03534"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaa120bcc76213cd738ad4554e68551aa7">03534</a> <span class="preprocessor">#define PMC_PCSR0_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 24 Status */</span>
<a name="l03535"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga2f3f0a6002b2c947f21b638d92ba3254">03535</a> <span class="preprocessor">#define PMC_PCSR0_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 25 Status */</span>
<a name="l03536"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga75bd60df10907917a4c8f6d1b8c64bbe">03536</a> <span class="preprocessor">#define PMC_PCSR0_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 26 Status */</span>
<a name="l03537"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf258aa130d9c532be355c183873e67a2">03537</a> <span class="preprocessor">#define PMC_PCSR0_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 27 Status */</span>
<a name="l03538"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3f6889a313e24f63fb6c479534539535">03538</a> <span class="preprocessor">#define PMC_PCSR0_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 28 Status */</span>
<a name="l03539"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gabe1ff287c30c03e44cd9e76ae90bdf02">03539</a> <span class="preprocessor">#define PMC_PCSR0_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 29 Status */</span>
<a name="l03540"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga9fab50748c6e80609be228b4a39a7486">03540</a> <span class="preprocessor">#define PMC_PCSR0_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 30 Status */</span>
<a name="l03541"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga737a1566079f4040ca78725ec7a8c660">03541</a> <span class="preprocessor">#define PMC_PCSR0_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_PCSR0) Peripheral Clock 31 Status */</span>
<a name="l03542"></a>03542 <span class="comment">/* -------- CKGR_MOR : (PMC Offset: 0x0020) Main Oscillator Register -------- */</span>
<a name="l03543"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab26d4c9e71b22e36955d8cf672d2b5ce">03543</a> <span class="preprocessor">#define CKGR_MOR_MOSCXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Main Crystal Oscillator Enable */</span>
<a name="l03544"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae14b847f323d0724a35baa93f5ed7933">03544</a> <span class="preprocessor">#define CKGR_MOR_MOSCXTBY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Main Crystal Oscillator Bypass */</span>
<a name="l03545"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga0d4e91e3f7fa4bb51841ac6d9776a639">03545</a> <span class="preprocessor">#define CKGR_MOR_WAITMODE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Wait Mode Command */</span>
<a name="l03546"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf83c14c0c2fc1939f462489c9e7ff28c">03546</a> <span class="preprocessor">#define CKGR_MOR_MOSCRCEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Main On-Chip RC Oscillator Enable */</span>
<a name="l03547"></a>03547 <span class="preprocessor">#define CKGR_MOR_MOSCRCF_Pos 4</span>
<a name="l03548"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga47c8566caa7fc1d692a8000a5e4c08ad">03548</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCRCF_Msk (0x7u &lt;&lt; CKGR_MOR_MOSCRCF_Pos) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Main On-Chip RC Oscillator Frequency Selection */</span>
<a name="l03549"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaeabe957f8449d2e75a78e61d0522106d">03549</a> <span class="preprocessor">#define   CKGR_MOR_MOSCRCF_4MHZ (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Fast RC Oscillator Frequency is at 4 MHz */</span>
<a name="l03550"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf234690e92f0ac88542d9c98665b0d65">03550</a> <span class="preprocessor">#define   CKGR_MOR_MOSCRCF_8MHZ (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Fast RC Oscillator Frequency is at 8 MHz */</span>
<a name="l03551"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga53dc20223304621a866a80379386318e">03551</a> <span class="preprocessor">#define   CKGR_MOR_MOSCRCF_12MHZ (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Fast RC Oscillator Frequency is at 12 MHz */</span>
<a name="l03552"></a>03552 <span class="preprocessor">#define CKGR_MOR_MOSCXTST_Pos 8</span>
<a name="l03553"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga5ff66bbd6a365c48d29c17698727d42b">03553</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCXTST_Msk (0xffu &lt;&lt; CKGR_MOR_MOSCXTST_Pos) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Main Crystal Oscillator Start-up Time */</span>
<a name="l03554"></a>03554 <span class="preprocessor">#define CKGR_MOR_MOSCXTST(value) ((CKGR_MOR_MOSCXTST_Msk &amp; ((value) &lt;&lt; CKGR_MOR_MOSCXTST_Pos)))</span>
<a name="l03555"></a>03555 <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_KEY_Pos 16</span>
<a name="l03556"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga026bbc782ee33799a044b54036d1cecc">03556</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_KEY_Msk (0xffu &lt;&lt; CKGR_MOR_KEY_Pos) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Password */</span>
<a name="l03557"></a>03557 <span class="preprocessor">#define CKGR_MOR_KEY(value) ((CKGR_MOR_KEY_Msk &amp; ((value) &lt;&lt; CKGR_MOR_KEY_Pos)))</span>
<a name="l03558"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaa1d09a0e1aea4606def1a71287833035">03558</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCSEL (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Main Oscillator Selection */</span>
<a name="l03559"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gadb0661f3af5679f457c07a3a3ace4af4">03559</a> <span class="preprocessor">#define CKGR_MOR_CFDEN (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Clock Failure Detector Enable */</span>
<a name="l03560"></a>03560 <span class="comment">/* -------- CKGR_MCFR : (PMC Offset: 0x0024) Main Clock Frequency Register -------- */</span>
<a name="l03561"></a>03561 <span class="preprocessor">#define CKGR_MCFR_MAINF_Pos 0</span>
<a name="l03562"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga57b367ae43ea4e0e406c54672607eaf8">03562</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MCFR_MAINF_Msk (0xffffu &lt;&lt; CKGR_MCFR_MAINF_Pos) </span><span class="comment">/**&lt; \brief (CKGR_MCFR) Main Clock Frequency */</span>
<a name="l03563"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga7e1266d112bc784de35e25c613f827eb">03563</a> <span class="preprocessor">#define CKGR_MCFR_MAINFRDY (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CKGR_MCFR) Main Clock Ready */</span>
<a name="l03564"></a>03564 <span class="comment">/* -------- CKGR_PLLAR : (PMC Offset: 0x0028) PLLA Register -------- */</span>
<a name="l03565"></a>03565 <span class="preprocessor">#define CKGR_PLLAR_DIVA_Pos 0</span>
<a name="l03566"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab28dc8be7b52a0a8eb5031a21f1991d0">03566</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_DIVA_Msk (0xffu &lt;&lt; CKGR_PLLAR_DIVA_Pos) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR) Divider */</span>
<a name="l03567"></a>03567 <span class="preprocessor">#define CKGR_PLLAR_DIVA(value) ((CKGR_PLLAR_DIVA_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_DIVA_Pos)))</span>
<a name="l03568"></a>03568 <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_PLLACOUNT_Pos 8</span>
<a name="l03569"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1f07433c2360f33bb966516a27e485f1">03569</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_PLLACOUNT_Msk (0x3fu &lt;&lt; CKGR_PLLAR_PLLACOUNT_Pos) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR) PLLA Counter */</span>
<a name="l03570"></a>03570 <span class="preprocessor">#define CKGR_PLLAR_PLLACOUNT(value) ((CKGR_PLLAR_PLLACOUNT_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_PLLACOUNT_Pos)))</span>
<a name="l03571"></a>03571 <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_MULA_Pos 16</span>
<a name="l03572"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gac720bcb52bfadc5d76f43d76acce85c7">03572</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_MULA_Msk (0x7ffu &lt;&lt; CKGR_PLLAR_MULA_Pos) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR) PLLA Multiplier */</span>
<a name="l03573"></a>03573 <span class="preprocessor">#define CKGR_PLLAR_MULA(value) ((CKGR_PLLAR_MULA_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_MULA_Pos)))</span>
<a name="l03574"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga5d9f318c845479a65b3937d54b9a96c3">03574</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_STUCKTO1 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR)  */</span>
<a name="l03575"></a>03575 <span class="comment">/* -------- CKGR_PLLBR : (PMC Offset: 0x002C) PLLB Register -------- */</span>
<a name="l03576"></a>03576 <span class="preprocessor">#define CKGR_PLLBR_DIVB_Pos 0</span>
<a name="l03577"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga79c5fead319a69aba15acb7aa655e5d0">03577</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLBR_DIVB_Msk (0xffu &lt;&lt; CKGR_PLLBR_DIVB_Pos) </span><span class="comment">/**&lt; \brief (CKGR_PLLBR) Divider */</span>
<a name="l03578"></a>03578 <span class="preprocessor">#define CKGR_PLLBR_DIVB(value) ((CKGR_PLLBR_DIVB_Msk &amp; ((value) &lt;&lt; CKGR_PLLBR_DIVB_Pos)))</span>
<a name="l03579"></a>03579 <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLBR_PLLBCOUNT_Pos 8</span>
<a name="l03580"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga9e641a9ae2e4cce03e8dc11d44fe1b85">03580</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLBR_PLLBCOUNT_Msk (0x3fu &lt;&lt; CKGR_PLLBR_PLLBCOUNT_Pos) </span><span class="comment">/**&lt; \brief (CKGR_PLLBR) PLLB Counter */</span>
<a name="l03581"></a>03581 <span class="preprocessor">#define CKGR_PLLBR_PLLBCOUNT(value) ((CKGR_PLLBR_PLLBCOUNT_Msk &amp; ((value) &lt;&lt; CKGR_PLLBR_PLLBCOUNT_Pos)))</span>
<a name="l03582"></a>03582 <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLBR_MULB_Pos 16</span>
<a name="l03583"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga82e6a2aa48b94d8a4f26391c6aa3c8b0">03583</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLBR_MULB_Msk (0x7ffu &lt;&lt; CKGR_PLLBR_MULB_Pos) </span><span class="comment">/**&lt; \brief (CKGR_PLLBR) PLLB Multiplier */</span>
<a name="l03584"></a>03584 <span class="preprocessor">#define CKGR_PLLBR_MULB(value) ((CKGR_PLLBR_MULB_Msk &amp; ((value) &lt;&lt; CKGR_PLLBR_MULB_Pos)))</span>
<a name="l03585"></a>03585 <span class="preprocessor"></span><span class="comment">/* -------- PMC_MCKR : (PMC Offset: 0x0030) Master Clock Register -------- */</span>
<a name="l03586"></a>03586 <span class="preprocessor">#define PMC_MCKR_CSS_Pos 0</span>
<a name="l03587"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf5490e2702410b788902efcf7fc1876c">03587</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MCKR_CSS_Msk (0x3u &lt;&lt; PMC_MCKR_CSS_Pos) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master Clock Source Selection */</span>
<a name="l03588"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gac30f30d82aa0a8e6ffd94e278d561b84">03588</a> <span class="preprocessor">#define   PMC_MCKR_CSS_SLOW_CLK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Slow Clock is selected */</span>
<a name="l03589"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1083253fbc37fcfcc9aa078dbc35f067">03589</a> <span class="preprocessor">#define   PMC_MCKR_CSS_MAIN_CLK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Main Clock is selected */</span>
<a name="l03590"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga87abdef35a28f8c1adc1167682ad875f">03590</a> <span class="preprocessor">#define   PMC_MCKR_CSS_PLLA_CLK (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_MCKR) PLLA Clock is selected */</span>
<a name="l03591"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga9cd5e5a6fe94edc0059eefe09cd0350a">03591</a> <span class="preprocessor">#define   PMC_MCKR_CSS_PLLB_CLK (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_MCKR) PLLB Clock is selected */</span>
<a name="l03592"></a>03592 <span class="preprocessor">#define PMC_MCKR_PRES_Pos 4</span>
<a name="l03593"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gadc14167dbb6ea635a41df3b41c8b9e84">03593</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MCKR_PRES_Msk (0x7u &lt;&lt; PMC_MCKR_PRES_Pos) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Processor Clock Prescaler */</span>
<a name="l03594"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga88f74671cd522397fd786a2ff03bfd6b">03594</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock */</span>
<a name="l03595"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1e304039640aaab4c22e5226c0b21f41">03595</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_2 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 2 */</span>
<a name="l03596"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga0e5f5657a40b36bdb8cf9c194d071b78">03596</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_4 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 4 */</span>
<a name="l03597"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gac6733179b1d3014df5d1a5e39faebf3c">03597</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_8 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 8 */</span>
<a name="l03598"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga0d7ab99a5fd4c91a6b9d73c60cabdb51">03598</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_16 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 16 */</span>
<a name="l03599"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga6fc17a93badac7dbfd366a583312c04f">03599</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_32 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 32 */</span>
<a name="l03600"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gad808a234a1b8256c9849e73ce629c087">03600</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_64 (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 64 */</span>
<a name="l03601"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga8e626b5b53297fc7304e8ca9a74e0778">03601</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLK_3 (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 3 */</span>
<a name="l03602"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaac1ee9749d74badd777b828712e78d81">03602</a> <span class="preprocessor">#define PMC_MCKR_PLLADIV2 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_MCKR) PLLA Divisor by 2 */</span>
<a name="l03603"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gafac0e749b01271d67e17ced1eb2d5381">03603</a> <span class="preprocessor">#define PMC_MCKR_PLLBDIV2 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_MCKR) PLLB Divisor by 2 */</span>
<a name="l03604"></a>03604 <span class="comment">/* -------- PMC_USB : (PMC Offset: 0x0038) USB Clock Register -------- */</span>
<a name="l03605"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga0c8663e766b5d400fbd2e36964217aba">03605</a> <span class="preprocessor">#define PMC_USB_USBS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_USB) USB Input Clock Selection */</span>
<a name="l03606"></a>03606 <span class="preprocessor">#define PMC_USB_USBDIV_Pos 8</span>
<a name="l03607"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gabb062c3f15ab096e8ea86a30d4ba7293">03607</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_USB_USBDIV_Msk (0xfu &lt;&lt; PMC_USB_USBDIV_Pos) </span><span class="comment">/**&lt; \brief (PMC_USB) Divider for USB Clock. */</span>
<a name="l03608"></a>03608 <span class="preprocessor">#define PMC_USB_USBDIV(value) ((PMC_USB_USBDIV_Msk &amp; ((value) &lt;&lt; PMC_USB_USBDIV_Pos)))</span>
<a name="l03609"></a>03609 <span class="preprocessor"></span><span class="comment">/* -------- PMC_PCK[3] : (PMC Offset: 0x0040) Programmable Clock 0 Register -------- */</span>
<a name="l03610"></a>03610 <span class="preprocessor">#define PMC_PCK_CSS_Pos 0</span>
<a name="l03611"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga674cfaca042723467fab0808cc17fa46">03611</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCK_CSS_Msk (0x7u &lt;&lt; PMC_PCK_CSS_Pos) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) Master Clock Source Selection */</span>
<a name="l03612"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga82909c82066c3acdf728698a4136265c">03612</a> <span class="preprocessor">#define   PMC_PCK_CSS_SLOW_CLK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) Slow Clock is selected */</span>
<a name="l03613"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga9d28f7ac2092e8157abf6e51a2b4dd8d">03613</a> <span class="preprocessor">#define   PMC_PCK_CSS_MAIN_CLK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) Main Clock is selected */</span>
<a name="l03614"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gac5e3d2765373040015ea301e7b0fee2b">03614</a> <span class="preprocessor">#define   PMC_PCK_CSS_PLLA_CLK (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) PLLA Clock is selected */</span>
<a name="l03615"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga16519007981b487d5eb7d6a587544e7d">03615</a> <span class="preprocessor">#define   PMC_PCK_CSS_PLLB_CLK (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) PLLB Clock is selected */</span>
<a name="l03616"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga34161a5c27e914a675d3d0d99be23f6c">03616</a> <span class="preprocessor">#define   PMC_PCK_CSS_MCK (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) Master Clock is selected */</span>
<a name="l03617"></a>03617 <span class="preprocessor">#define PMC_PCK_PRES_Pos 4</span>
<a name="l03618"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga439054fdd388062e467306a8eb85f3b4">03618</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCK_PRES_Msk (0x7u &lt;&lt; PMC_PCK_PRES_Pos) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) Programmable Clock Prescaler */</span>
<a name="l03619"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf1df628eaffe57ed5f555ab2a5ec7fbd">03619</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLK (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) Selected clock */</span>
<a name="l03620"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gad05118a343a478e9cf56d7aba682aa16">03620</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLK_2 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) Selected clock divided by 2 */</span>
<a name="l03621"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae89e0e45a8aaeeab1907e7a9eb0f8b9d">03621</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLK_4 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) Selected clock divided by 4 */</span>
<a name="l03622"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga80accd7bdbb4ffd96ce17f1b25312354">03622</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLK_8 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) Selected clock divided by 8 */</span>
<a name="l03623"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga13c7ca8e17d1dc9e2c8b19faa77d1558">03623</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLK_16 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) Selected clock divided by 16 */</span>
<a name="l03624"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab9cbcbb0a3c229364e460b3f8042ec68">03624</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLK_32 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) Selected clock divided by 32 */</span>
<a name="l03625"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga463d8a0aaf69b933e114599799b4fda4">03625</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLK_64 (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[3]) Selected clock divided by 64 */</span>
<a name="l03626"></a>03626 <span class="comment">/* -------- PMC_IER : (PMC Offset: 0x0060) Interrupt Enable Register -------- */</span>
<a name="l03627"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga335fb6de7476031032d6ed677216309a">03627</a> <span class="preprocessor">#define PMC_IER_MOSCXTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_IER) Main Crystal Oscillator Status Interrupt Enable */</span>
<a name="l03628"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1da390828a1550403f3d5e2024d32907">03628</a> <span class="preprocessor">#define PMC_IER_LOCKA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_IER) PLLA Lock Interrupt Enable */</span>
<a name="l03629"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab13bd47af262361e5d4f7774ee23f9a0">03629</a> <span class="preprocessor">#define PMC_IER_LOCKB (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_IER) PLLB Lock Interrupt Enable */</span>
<a name="l03630"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga253504df313ab46d981bfb0658fce97b">03630</a> <span class="preprocessor">#define PMC_IER_MCKRDY (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_IER) Master Clock Ready Interrupt Enable */</span>
<a name="l03631"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf4dc63611af547b0f83ab274c2d4752e">03631</a> <span class="preprocessor">#define PMC_IER_PCKRDY0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_IER) Programmable Clock Ready 0 Interrupt Enable */</span>
<a name="l03632"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaeeab0f98979c5b8f870eeee57982c244">03632</a> <span class="preprocessor">#define PMC_IER_PCKRDY1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_IER) Programmable Clock Ready 1 Interrupt Enable */</span>
<a name="l03633"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga24a074ed0f89ac6b1509943b02659d3b">03633</a> <span class="preprocessor">#define PMC_IER_PCKRDY2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_IER) Programmable Clock Ready 2 Interrupt Enable */</span>
<a name="l03634"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga49fddd4922d096f93940f1315798b2f0">03634</a> <span class="preprocessor">#define PMC_IER_MOSCSELS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_IER) Main Oscillator Selection Status Interrupt Enable */</span>
<a name="l03635"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga7be59432ed75edc559d72c9c76105086">03635</a> <span class="preprocessor">#define PMC_IER_MOSCRCS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_IER) Main On-Chip RC Status Interrupt Enable */</span>
<a name="l03636"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaa104b6a188d4891de1fab952412f6493">03636</a> <span class="preprocessor">#define PMC_IER_CFDEV (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_IER) Clock Failure Detector Event Interrupt Enable */</span>
<a name="l03637"></a>03637 <span class="comment">/* -------- PMC_IDR : (PMC Offset: 0x0064) Interrupt Disable Register -------- */</span>
<a name="l03638"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga091e3936658c1e6f5c29d7b58c956b85">03638</a> <span class="preprocessor">#define PMC_IDR_MOSCXTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_IDR) Main Crystal Oscillator Status Interrupt Disable */</span>
<a name="l03639"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga0379bad346c549e83793fb36f3705cd1">03639</a> <span class="preprocessor">#define PMC_IDR_LOCKA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_IDR) PLLA Lock Interrupt Disable */</span>
<a name="l03640"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga56a5f3f38072d578d337bd0fbde401eb">03640</a> <span class="preprocessor">#define PMC_IDR_LOCKB (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_IDR) PLLB Lock Interrupt Disable */</span>
<a name="l03641"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gad923488932cac3d9d6f156b7ccc78e52">03641</a> <span class="preprocessor">#define PMC_IDR_MCKRDY (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_IDR) Master Clock Ready Interrupt Disable */</span>
<a name="l03642"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gac6c95ab23e8b9ad179d3db96fa6c5d7b">03642</a> <span class="preprocessor">#define PMC_IDR_PCKRDY0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_IDR) Programmable Clock Ready 0 Interrupt Disable */</span>
<a name="l03643"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga41d50baa84ca59665f79584f6c769f54">03643</a> <span class="preprocessor">#define PMC_IDR_PCKRDY1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_IDR) Programmable Clock Ready 1 Interrupt Disable */</span>
<a name="l03644"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3b5f0b5c79321b5b99ab7f2fdeda0ed1">03644</a> <span class="preprocessor">#define PMC_IDR_PCKRDY2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_IDR) Programmable Clock Ready 2 Interrupt Disable */</span>
<a name="l03645"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga4b8f0026fb52e9ef54f6fa9711251a47">03645</a> <span class="preprocessor">#define PMC_IDR_MOSCSELS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_IDR) Main Oscillator Selection Status Interrupt Disable */</span>
<a name="l03646"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga0f474ee8ee020e8615af78dc15a94f4f">03646</a> <span class="preprocessor">#define PMC_IDR_MOSCRCS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_IDR) Main On-Chip RC Status Interrupt Disable */</span>
<a name="l03647"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gad5c4de338e4ef9731b57b234acc8aec2">03647</a> <span class="preprocessor">#define PMC_IDR_CFDEV (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_IDR) Clock Failure Detector Event Interrupt Disable */</span>
<a name="l03648"></a>03648 <span class="comment">/* -------- PMC_SR : (PMC Offset: 0x0068) Status Register -------- */</span>
<a name="l03649"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga8fc9ea4663e676dba2f1ce4025589743">03649</a> <span class="preprocessor">#define PMC_SR_MOSCXTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_SR) Main XTAL Oscillator Status */</span>
<a name="l03650"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga67cebbfa3dfaf290083553d717b48101">03650</a> <span class="preprocessor">#define PMC_SR_LOCKA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_SR) PLLA Lock Status */</span>
<a name="l03651"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf7cffd5e8e96d8a7890befc758a2fbbc">03651</a> <span class="preprocessor">#define PMC_SR_LOCKB (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_SR) PLLB Lock Status */</span>
<a name="l03652"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae742c07d37e3011571a705ca768a5fee">03652</a> <span class="preprocessor">#define PMC_SR_MCKRDY (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_SR) Master Clock Status */</span>
<a name="l03653"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3457d80fc8da68f5e954ab338f49fa22">03653</a> <span class="preprocessor">#define PMC_SR_OSCSELS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SR) Slow Clock Oscillator Selection */</span>
<a name="l03654"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga93e796516593a50d41d0aed02d2f0a27">03654</a> <span class="preprocessor">#define PMC_SR_PCKRDY0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SR) Programmable Clock Ready Status */</span>
<a name="l03655"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga02a40065bfafdb6c76cb8618e00091c1">03655</a> <span class="preprocessor">#define PMC_SR_PCKRDY1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SR) Programmable Clock Ready Status */</span>
<a name="l03656"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga838da836c3f0f5774e9ecae5138efe5c">03656</a> <span class="preprocessor">#define PMC_SR_PCKRDY2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_SR) Programmable Clock Ready Status */</span>
<a name="l03657"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gac975de9eb7b93e8ad0b11e7cd6241c4e">03657</a> <span class="preprocessor">#define PMC_SR_MOSCSELS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_SR) Main Oscillator Selection Status */</span>
<a name="l03658"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae3934311ed8c252aa3a4e4efe277988a">03658</a> <span class="preprocessor">#define PMC_SR_MOSCRCS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_SR) Main On-Chip RC Oscillator Status */</span>
<a name="l03659"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3adcbc5d4ac14b059a8fa1bdc190b0b0">03659</a> <span class="preprocessor">#define PMC_SR_CFDEV (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_SR) Clock Failure Detector Event */</span>
<a name="l03660"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga76baf0ac10e0387d96168f44b4580dff">03660</a> <span class="preprocessor">#define PMC_SR_CFDS (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_SR) Clock Failure Detector Status */</span>
<a name="l03661"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga643598dc51cd165a73738e4de195df0e">03661</a> <span class="preprocessor">#define PMC_SR_FOS (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_SR) Clock Failure Detector Fault Output Status */</span>
<a name="l03662"></a>03662 <span class="comment">/* -------- PMC_IMR : (PMC Offset: 0x006C) Interrupt Mask Register -------- */</span>
<a name="l03663"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gafb541277a0491ee6609499bd2ad386a5">03663</a> <span class="preprocessor">#define PMC_IMR_MOSCXTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_IMR) Main Crystal Oscillator Status Interrupt Mask */</span>
<a name="l03664"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga9e55e86c417c7f7886ba379e13bde6e9">03664</a> <span class="preprocessor">#define PMC_IMR_LOCKA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_IMR) PLLA Lock Interrupt Mask */</span>
<a name="l03665"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab8e5c58af9b35f9e66d8b65fdc6a797e">03665</a> <span class="preprocessor">#define PMC_IMR_LOCKB (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_IMR) PLLB Lock Interrupt Mask */</span>
<a name="l03666"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga10cbc612871c8036495de27989a24a82">03666</a> <span class="preprocessor">#define PMC_IMR_MCKRDY (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_IMR) Master Clock Ready Interrupt Mask */</span>
<a name="l03667"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga31f003d970a773e7eb1649c26aed0a68">03667</a> <span class="preprocessor">#define PMC_IMR_PCKRDY0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_IMR) Programmable Clock Ready 0 Interrupt Mask */</span>
<a name="l03668"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gac34959a795514620271d158871cf835d">03668</a> <span class="preprocessor">#define PMC_IMR_PCKRDY1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_IMR) Programmable Clock Ready 1 Interrupt Mask */</span>
<a name="l03669"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga900f4f1c6b07e3713ce4a4935eea5fee">03669</a> <span class="preprocessor">#define PMC_IMR_PCKRDY2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_IMR) Programmable Clock Ready 2 Interrupt Mask */</span>
<a name="l03670"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga42aecdc82c4cbec841e4d8a23fdc8bcb">03670</a> <span class="preprocessor">#define PMC_IMR_MOSCSELS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_IMR) Main Oscillator Selection Status Interrupt Mask */</span>
<a name="l03671"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3af16d5749c9d5fccbd0a6f736b1b431">03671</a> <span class="preprocessor">#define PMC_IMR_MOSCRCS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_IMR) Main On-Chip RC Status Interrupt Mask */</span>
<a name="l03672"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gabc35a7393eef5393b500fc89a154cafc">03672</a> <span class="preprocessor">#define PMC_IMR_CFDEV (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_IMR) Clock Failure Detector Event Interrupt Mask */</span>
<a name="l03673"></a>03673 <span class="comment">/* -------- PMC_FSMR : (PMC Offset: 0x0070) Fast Startup Mode Register -------- */</span>
<a name="l03674"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga12706f73e66ce05cbb86fcc4a90ffcb2">03674</a> <span class="preprocessor">#define PMC_FSMR_FSTT0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 0 */</span>
<a name="l03675"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga9ea2a7647ca3147fd349b666b3da4a3a">03675</a> <span class="preprocessor">#define PMC_FSMR_FSTT1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 1 */</span>
<a name="l03676"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gabfc48683196af6e41928ef97958820bc">03676</a> <span class="preprocessor">#define PMC_FSMR_FSTT2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 2 */</span>
<a name="l03677"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga209ebf830fe0d38dec72a4157c8c0285">03677</a> <span class="preprocessor">#define PMC_FSMR_FSTT3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 3 */</span>
<a name="l03678"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga6ca1b1aa6cc30dfe611abc2f68c1225f">03678</a> <span class="preprocessor">#define PMC_FSMR_FSTT4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 4 */</span>
<a name="l03679"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga9bac35f07a6ff0faaf033f61b161f936">03679</a> <span class="preprocessor">#define PMC_FSMR_FSTT5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 5 */</span>
<a name="l03680"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3b6da1895ec35cc9df97901ed644ecdb">03680</a> <span class="preprocessor">#define PMC_FSMR_FSTT6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 6 */</span>
<a name="l03681"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf4ff7e1da5eae4aac4516b218b6c82b3">03681</a> <span class="preprocessor">#define PMC_FSMR_FSTT7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 7 */</span>
<a name="l03682"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3fd561c6fba11d73551dafa5258d3f9a">03682</a> <span class="preprocessor">#define PMC_FSMR_FSTT8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 8 */</span>
<a name="l03683"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga2257ec0dcad9ff51bda665ecbb7aea49">03683</a> <span class="preprocessor">#define PMC_FSMR_FSTT9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 9 */</span>
<a name="l03684"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga5003254f665d4a31d5cf8868f3d75d4c">03684</a> <span class="preprocessor">#define PMC_FSMR_FSTT10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 10 */</span>
<a name="l03685"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga56915eed4e2722adbf69dd25a728251e">03685</a> <span class="preprocessor">#define PMC_FSMR_FSTT11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 11 */</span>
<a name="l03686"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf32ce4526f38defc5cf83c0f03befa2e">03686</a> <span class="preprocessor">#define PMC_FSMR_FSTT12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 12 */</span>
<a name="l03687"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga965c157ebdda78a7ed073b5babd25c33">03687</a> <span class="preprocessor">#define PMC_FSMR_FSTT13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 13 */</span>
<a name="l03688"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga105482e512c6b4f25b3f3b94226b173b">03688</a> <span class="preprocessor">#define PMC_FSMR_FSTT14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 14 */</span>
<a name="l03689"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga8a3c7b207ee6621a33cd069df0a57575">03689</a> <span class="preprocessor">#define PMC_FSMR_FSTT15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Fast Startup Input Enable 15 */</span>
<a name="l03690"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3dbc26d096503b7121ca9e3fa7f94174">03690</a> <span class="preprocessor">#define PMC_FSMR_RTTAL (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_FSMR) RTT Alarm Enable */</span>
<a name="l03691"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga369c2d741e5ae3b191e5c7d37c9c6537">03691</a> <span class="preprocessor">#define PMC_FSMR_RTCAL (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_FSMR) RTC Alarm Enable */</span>
<a name="l03692"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga2205d0a70bd2d92ff7c5e0316e132d0d">03692</a> <span class="preprocessor">#define PMC_FSMR_USBAL (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_FSMR) USB Alarm Enable */</span>
<a name="l03693"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gac6c8b1159a9727ccc4ebf3cc2adb7e76">03693</a> <span class="preprocessor">#define PMC_FSMR_LPM (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_FSMR) Low Power Mode */</span>
<a name="l03694"></a>03694 <span class="comment">/* -------- PMC_FSPR : (PMC Offset: 0x0074) Fast Startup Polarity Register -------- */</span>
<a name="l03695"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga813b8b86e05864b604df5c1285ba13da">03695</a> <span class="preprocessor">#define PMC_FSPR_FSTP0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03696"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga8e7974990c3071500c1e5fab42781591">03696</a> <span class="preprocessor">#define PMC_FSPR_FSTP1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03697"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf932ab6bc83c9041e57bf1670f477385">03697</a> <span class="preprocessor">#define PMC_FSPR_FSTP2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03698"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1d8ee2db1a6fdb081cb43a505f13f69e">03698</a> <span class="preprocessor">#define PMC_FSPR_FSTP3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03699"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gace394bf7a6669894004a5686b22314ee">03699</a> <span class="preprocessor">#define PMC_FSPR_FSTP4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03700"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gafe90d4e41210a882dd735eb1805cc6ca">03700</a> <span class="preprocessor">#define PMC_FSPR_FSTP5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03701"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga7ba8d250dfcbbb84f799bcdd3e90e241">03701</a> <span class="preprocessor">#define PMC_FSPR_FSTP6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03702"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gacd1d93773f32f90714a2bbc198389259">03702</a> <span class="preprocessor">#define PMC_FSPR_FSTP7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03703"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga013fa142ef5a0c3688621ff0a61e00cf">03703</a> <span class="preprocessor">#define PMC_FSPR_FSTP8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03704"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gad69238d377d7efe27c2037844a09b1ba">03704</a> <span class="preprocessor">#define PMC_FSPR_FSTP9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03705"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaeb1604c6625a840d69f9b5f00448434a">03705</a> <span class="preprocessor">#define PMC_FSPR_FSTP10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03706"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf2c300cdc4856c2dd7d1e1969886cb9b">03706</a> <span class="preprocessor">#define PMC_FSPR_FSTP11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03707"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga687949a08c29554e21890356c019e2d8">03707</a> <span class="preprocessor">#define PMC_FSPR_FSTP12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03708"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab0cb8b39ace8a891b00b8bc8d961acdd">03708</a> <span class="preprocessor">#define PMC_FSPR_FSTP13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03709"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga4d6fe77d7d37e36ab3e289aaa9b9ab31">03709</a> <span class="preprocessor">#define PMC_FSPR_FSTP14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03710"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaeb71bc909c4ed234066c0acbe8aa2452">03710</a> <span class="preprocessor">#define PMC_FSPR_FSTP15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_FSPR) Fast Startup Input Polarityx */</span>
<a name="l03711"></a>03711 <span class="comment">/* -------- PMC_FOCR : (PMC Offset: 0x0078) Fault Output Clear Register -------- */</span>
<a name="l03712"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga45165c3f02e78973fb1943d7300c05dd">03712</a> <span class="preprocessor">#define PMC_FOCR_FOCLR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_FOCR) Fault Output Clear */</span>
<a name="l03713"></a>03713 <span class="comment">/* -------- PMC_WPMR : (PMC Offset: 0x00E4) Write Protect Mode Register -------- */</span>
<a name="l03714"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga48aab300f7348660f60362ea150d8785">03714</a> <span class="preprocessor">#define PMC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_WPMR) Write Protect Enable */</span>
<a name="l03715"></a>03715 <span class="preprocessor">#define PMC_WPMR_WPKEY_Pos 8</span>
<a name="l03716"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga7993dd58082347fe479bc9f11305dd0d">03716</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; PMC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (PMC_WPMR) Write Protect KEY */</span>
<a name="l03717"></a>03717 <span class="preprocessor">#define PMC_WPMR_WPKEY(value) ((PMC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; PMC_WPMR_WPKEY_Pos)))</span>
<a name="l03718"></a>03718 <span class="preprocessor"></span><span class="comment">/* -------- PMC_WPSR : (PMC Offset: 0x00E8) Write Protect Status Register -------- */</span>
<a name="l03719"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga4eb4746cafdee36e702df0223bb3c640">03719</a> <span class="preprocessor">#define PMC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_WPSR) Write Protect Violation Status */</span>
<a name="l03720"></a>03720 <span class="preprocessor">#define PMC_WPSR_WPVSRC_Pos 8</span>
<a name="l03721"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaa6e7c3d8111b1ec2f9a121a57567cb3d">03721</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; PMC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (PMC_WPSR) Write Protect Violation Source */</span>
<a name="l03722"></a>03722 <span class="comment">/* -------- PMC_PCER1 : (PMC Offset: 0x0100) Peripheral Clock Enable Register 1 -------- */</span>
<a name="l03723"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga66cb47558a79d06f4ccb4b4fbb957092">03723</a> <span class="preprocessor">#define PMC_PCER1_PID32 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 32 Enable */</span>
<a name="l03724"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga2b289cda9d73d1dc89f77652c47d07e3">03724</a> <span class="preprocessor">#define PMC_PCER1_PID33 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 33 Enable */</span>
<a name="l03725"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga667300685def2feb8fc59e4f697b5303">03725</a> <span class="preprocessor">#define PMC_PCER1_PID34 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 34 Enable */</span>
<a name="l03726"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1b948b248ef5e094e651f27189438e31">03726</a> <span class="preprocessor">#define PMC_PCER1_PID35 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 35 Enable */</span>
<a name="l03727"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga2f43ec74e2b620a6075789277fd2451b">03727</a> <span class="preprocessor">#define PMC_PCER1_PID36 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 36 Enable */</span>
<a name="l03728"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga583fd8155a9f5bc35ab5b04dd96e80cf">03728</a> <span class="preprocessor">#define PMC_PCER1_PID37 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 37 Enable */</span>
<a name="l03729"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae69129bbdb8c849cc5ca3acad6371fe9">03729</a> <span class="preprocessor">#define PMC_PCER1_PID38 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 38 Enable */</span>
<a name="l03730"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1c7216243d711d21942db3dc40e13a37">03730</a> <span class="preprocessor">#define PMC_PCER1_PID39 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 39 Enable */</span>
<a name="l03731"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaffc82d0968fe793572be10036edb19ac">03731</a> <span class="preprocessor">#define PMC_PCER1_PID40 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 40 Enable */</span>
<a name="l03732"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1fc7447315dc95102828c4e6e1dd8019">03732</a> <span class="preprocessor">#define PMC_PCER1_PID41 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 41 Enable */</span>
<a name="l03733"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga675b4fb7ad79afa1f77aee029fdf6a8e">03733</a> <span class="preprocessor">#define PMC_PCER1_PID42 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 42 Enable */</span>
<a name="l03734"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga31ba26a0baa8670c5e0d577215519597">03734</a> <span class="preprocessor">#define PMC_PCER1_PID43 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 43 Enable */</span>
<a name="l03735"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3a00699253fb906fe0afed7b8521b7fa">03735</a> <span class="preprocessor">#define PMC_PCER1_PID44 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 44 Enable */</span>
<a name="l03736"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1a86e4b55b50ae5c4581317c9f0e60ee">03736</a> <span class="preprocessor">#define PMC_PCER1_PID45 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 45 Enable */</span>
<a name="l03737"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaec1d90cc6834c57a2b806752e27e1c45">03737</a> <span class="preprocessor">#define PMC_PCER1_PID46 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 46 Enable */</span>
<a name="l03738"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1bee0e58f8d69bf9f29c66c1bdcccfeb">03738</a> <span class="preprocessor">#define PMC_PCER1_PID47 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 47 Enable */</span>
<a name="l03739"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gacc98ea344c1c9adf59a12515da64a412">03739</a> <span class="preprocessor">#define PMC_PCER1_PID48 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 48 Enable */</span>
<a name="l03740"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga5f889f32d57d062c07525a11a062bdc3">03740</a> <span class="preprocessor">#define PMC_PCER1_PID49 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 49 Enable */</span>
<a name="l03741"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga800982648678f1a581f2f930ea1eddf8">03741</a> <span class="preprocessor">#define PMC_PCER1_PID50 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 50 Enable */</span>
<a name="l03742"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae2daae0c6d3921f358e5ff5322e7afc4">03742</a> <span class="preprocessor">#define PMC_PCER1_PID51 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 51 Enable */</span>
<a name="l03743"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaeb901f7df5ece868c18ca3639243d086">03743</a> <span class="preprocessor">#define PMC_PCER1_PID52 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 52 Enable */</span>
<a name="l03744"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga8b8a346dd4009ecfef9c1575ecffd890">03744</a> <span class="preprocessor">#define PMC_PCER1_PID53 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 53 Enable */</span>
<a name="l03745"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga76c5f5fee4e11619485e63030298f82b">03745</a> <span class="preprocessor">#define PMC_PCER1_PID54 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 54 Enable */</span>
<a name="l03746"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga6d9508ba0ba18e96db5cbfd384b705ad">03746</a> <span class="preprocessor">#define PMC_PCER1_PID55 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 55 Enable */</span>
<a name="l03747"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga30b2500985269dae733e4d36b1e725cb">03747</a> <span class="preprocessor">#define PMC_PCER1_PID56 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 56 Enable */</span>
<a name="l03748"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga745b950a0d2ffe63529fc9c9ebed2ac6">03748</a> <span class="preprocessor">#define PMC_PCER1_PID57 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 57 Enable */</span>
<a name="l03749"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga59642f0dc0deae066913275e09f98978">03749</a> <span class="preprocessor">#define PMC_PCER1_PID58 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 58 Enable */</span>
<a name="l03750"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga0289711f5b8d5882c554862dab2c3ade">03750</a> <span class="preprocessor">#define PMC_PCER1_PID59 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 59 Enable */</span>
<a name="l03751"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf6868434897a6b8e2570442654959dab">03751</a> <span class="preprocessor">#define PMC_PCER1_PID60 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 60 Enable */</span>
<a name="l03752"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gabb055a96207584c72636f74902985654">03752</a> <span class="preprocessor">#define PMC_PCER1_PID61 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 61 Enable */</span>
<a name="l03753"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga533e25789889bb797c5aea1728053f81">03753</a> <span class="preprocessor">#define PMC_PCER1_PID62 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 62 Enable */</span>
<a name="l03754"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae6eacbd89d9efd00bb0fcc37999d3250">03754</a> <span class="preprocessor">#define PMC_PCER1_PID63 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_PCER1) Peripheral Clock 63 Enable */</span>
<a name="l03755"></a>03755 <span class="comment">/* -------- PMC_PCDR1 : (PMC Offset: 0x0104) Peripheral Clock Disable Register 1 -------- */</span>
<a name="l03756"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga08dc38fb4008717cfc5b7b7543c4c111">03756</a> <span class="preprocessor">#define PMC_PCDR1_PID32 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 32 Disable */</span>
<a name="l03757"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga2f67bfc10261d8258d34bab378a218c9">03757</a> <span class="preprocessor">#define PMC_PCDR1_PID33 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 33 Disable */</span>
<a name="l03758"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gafc8c916c52c1485f8425208b606399fc">03758</a> <span class="preprocessor">#define PMC_PCDR1_PID34 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 34 Disable */</span>
<a name="l03759"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab1fd1c1d986befa79913baf342cd3e72">03759</a> <span class="preprocessor">#define PMC_PCDR1_PID35 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 35 Disable */</span>
<a name="l03760"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab6d0108dcda3985cd018dbd807a50385">03760</a> <span class="preprocessor">#define PMC_PCDR1_PID36 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 36 Disable */</span>
<a name="l03761"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga710106c0e561196af743f9c85af4b78e">03761</a> <span class="preprocessor">#define PMC_PCDR1_PID37 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 37 Disable */</span>
<a name="l03762"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga6fbbf62c3121247092fb361a0c35d824">03762</a> <span class="preprocessor">#define PMC_PCDR1_PID38 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 38 Disable */</span>
<a name="l03763"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaa857e9321c2268a3cef83b1bb0db20d7">03763</a> <span class="preprocessor">#define PMC_PCDR1_PID39 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 39 Disable */</span>
<a name="l03764"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gadab304c1c9edb8155d57794c47cbd685">03764</a> <span class="preprocessor">#define PMC_PCDR1_PID40 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 40 Disable */</span>
<a name="l03765"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga52fe068b9d6fd474e5f1707b56c7883a">03765</a> <span class="preprocessor">#define PMC_PCDR1_PID41 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 41 Disable */</span>
<a name="l03766"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga6328fea6a1498e418929236d13559ce5">03766</a> <span class="preprocessor">#define PMC_PCDR1_PID42 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 42 Disable */</span>
<a name="l03767"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga8ed300dd920a60d2423d86a29169bdb3">03767</a> <span class="preprocessor">#define PMC_PCDR1_PID43 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 43 Disable */</span>
<a name="l03768"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gac2ab1d5927f0583554980a304862ad5b">03768</a> <span class="preprocessor">#define PMC_PCDR1_PID44 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 44 Disable */</span>
<a name="l03769"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga836ea506c5b2bd2110a515564f989232">03769</a> <span class="preprocessor">#define PMC_PCDR1_PID45 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 45 Disable */</span>
<a name="l03770"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga597041ea11a6404f635cd6ec7ebe3fee">03770</a> <span class="preprocessor">#define PMC_PCDR1_PID46 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 46 Disable */</span>
<a name="l03771"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3cc4b2e7791a7ea64566ff7b440994f1">03771</a> <span class="preprocessor">#define PMC_PCDR1_PID47 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 47 Disable */</span>
<a name="l03772"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga7f62bb05429b3a59e986799ab0e41e35">03772</a> <span class="preprocessor">#define PMC_PCDR1_PID48 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 48 Disable */</span>
<a name="l03773"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gacdeac0f755374592760006417379d589">03773</a> <span class="preprocessor">#define PMC_PCDR1_PID49 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 49 Disable */</span>
<a name="l03774"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae06b0c5224137b0fe2386637f32a2ec1">03774</a> <span class="preprocessor">#define PMC_PCDR1_PID50 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 50 Disable */</span>
<a name="l03775"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga68543bfbfe3db34ff6747473419ef92d">03775</a> <span class="preprocessor">#define PMC_PCDR1_PID51 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 51 Disable */</span>
<a name="l03776"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga941f94c19fb4cec71100e8e6ec9dec73">03776</a> <span class="preprocessor">#define PMC_PCDR1_PID52 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 52 Disable */</span>
<a name="l03777"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga94bb946182ab685e24188d9659ce68e9">03777</a> <span class="preprocessor">#define PMC_PCDR1_PID53 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 53 Disable */</span>
<a name="l03778"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga09d2117998e0df5850bef4070fb57e12">03778</a> <span class="preprocessor">#define PMC_PCDR1_PID54 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 54 Disable */</span>
<a name="l03779"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gad48c6d8dfb88ae1003318a24945485ce">03779</a> <span class="preprocessor">#define PMC_PCDR1_PID55 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 55 Disable */</span>
<a name="l03780"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga1414162da28a66ccdc1aa05f2ab96785">03780</a> <span class="preprocessor">#define PMC_PCDR1_PID56 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 56 Disable */</span>
<a name="l03781"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3397f5f77ce2e10aab46be29842bc052">03781</a> <span class="preprocessor">#define PMC_PCDR1_PID57 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 57 Disable */</span>
<a name="l03782"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga00743b75a6a146d4f3fbec30e4b02d25">03782</a> <span class="preprocessor">#define PMC_PCDR1_PID58 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 58 Disable */</span>
<a name="l03783"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga644853bb7606a41cfa75dabbddd0b322">03783</a> <span class="preprocessor">#define PMC_PCDR1_PID59 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 59 Disable */</span>
<a name="l03784"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gae56a89ab61dd2b17093818fb910ae4cb">03784</a> <span class="preprocessor">#define PMC_PCDR1_PID60 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 60 Disable */</span>
<a name="l03785"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga8d19adff6b513c29f866d47c089a85b8">03785</a> <span class="preprocessor">#define PMC_PCDR1_PID61 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 61 Disable */</span>
<a name="l03786"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf1b0624c52699f6fd4f5cfdae738a4b8">03786</a> <span class="preprocessor">#define PMC_PCDR1_PID62 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 62 Disable */</span>
<a name="l03787"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga8d7d36a77c961ba2d20dabea8e18796a">03787</a> <span class="preprocessor">#define PMC_PCDR1_PID63 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_PCDR1) Peripheral Clock 63 Disable */</span>
<a name="l03788"></a>03788 <span class="comment">/* -------- PMC_PCSR1 : (PMC Offset: 0x0108) Peripheral Clock Status Register 1 -------- */</span>
<a name="l03789"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gac91dd4748028ff9dad647ff84b3acbbc">03789</a> <span class="preprocessor">#define PMC_PCSR1_PID32 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 32 Status */</span>
<a name="l03790"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaeff1666f3a8f372b6af6bc8af62dacc6">03790</a> <span class="preprocessor">#define PMC_PCSR1_PID33 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 33 Status */</span>
<a name="l03791"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga8fe23cc1946583f4a447c6299cc61288">03791</a> <span class="preprocessor">#define PMC_PCSR1_PID34 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 34 Status */</span>
<a name="l03792"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga644183de00f6e592a704fb8a191c4933">03792</a> <span class="preprocessor">#define PMC_PCSR1_PID35 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 35 Status */</span>
<a name="l03793"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga02ddcb8598f5b8356f2bff607c8b7707">03793</a> <span class="preprocessor">#define PMC_PCSR1_PID36 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 36 Status */</span>
<a name="l03794"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga09363ca3d3b19afa460a10b7b1e13519">03794</a> <span class="preprocessor">#define PMC_PCSR1_PID37 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 37 Status */</span>
<a name="l03795"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab9aafed6d59fedbcb74cc0326cac9335">03795</a> <span class="preprocessor">#define PMC_PCSR1_PID38 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 38 Status */</span>
<a name="l03796"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga178ad1f09dcf76d9589ecf5fe4b852cf">03796</a> <span class="preprocessor">#define PMC_PCSR1_PID39 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 39 Status */</span>
<a name="l03797"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gabc733017d6d15847ef4a5923cd440bee">03797</a> <span class="preprocessor">#define PMC_PCSR1_PID40 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 40 Status */</span>
<a name="l03798"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gab818df8c851c2004e980467587acc827">03798</a> <span class="preprocessor">#define PMC_PCSR1_PID41 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 41 Status */</span>
<a name="l03799"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaa9dabc6093c0bf2f44a76f602881e210">03799</a> <span class="preprocessor">#define PMC_PCSR1_PID42 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 42 Status */</span>
<a name="l03800"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga373fe9910cd34f16ddfe94f47b70b156">03800</a> <span class="preprocessor">#define PMC_PCSR1_PID43 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 43 Status */</span>
<a name="l03801"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga39088bffa9395fcc9a36b177be66f004">03801</a> <span class="preprocessor">#define PMC_PCSR1_PID44 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 44 Status */</span>
<a name="l03802"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaa76b2bc1b35ecaa102bf67d62b2b8cc3">03802</a> <span class="preprocessor">#define PMC_PCSR1_PID45 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 45 Status */</span>
<a name="l03803"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga0fefdfeff233dd72261c66e41433fb6d">03803</a> <span class="preprocessor">#define PMC_PCSR1_PID46 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 46 Status */</span>
<a name="l03804"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga209978730341ce903fa77f762577f15e">03804</a> <span class="preprocessor">#define PMC_PCSR1_PID47 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 47 Status */</span>
<a name="l03805"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga8aa5098b04e4fccd48b7f81de0e33303">03805</a> <span class="preprocessor">#define PMC_PCSR1_PID48 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 48 Status */</span>
<a name="l03806"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga5775caea8a6b35a73eff793bfdbf446b">03806</a> <span class="preprocessor">#define PMC_PCSR1_PID49 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 49 Status */</span>
<a name="l03807"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga30d109c9815bd54cb90dbf6ab4042461">03807</a> <span class="preprocessor">#define PMC_PCSR1_PID50 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 50 Status */</span>
<a name="l03808"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga7a19ee5cd6015270f035ec3ed95b306d">03808</a> <span class="preprocessor">#define PMC_PCSR1_PID51 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 51 Status */</span>
<a name="l03809"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga90e469e8c4092e40cf840c357a234820">03809</a> <span class="preprocessor">#define PMC_PCSR1_PID52 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 52 Status */</span>
<a name="l03810"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga428a2719b7cbbd3adf3df7ba2758c588">03810</a> <span class="preprocessor">#define PMC_PCSR1_PID53 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 53 Status */</span>
<a name="l03811"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga3e27225c1c03910a3ea96899b07f2497">03811</a> <span class="preprocessor">#define PMC_PCSR1_PID54 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 54 Status */</span>
<a name="l03812"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaefba12e6b7c6ea59b42650ff564c786c">03812</a> <span class="preprocessor">#define PMC_PCSR1_PID55 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 55 Status */</span>
<a name="l03813"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga69d2ba5a72f50a7184e1c458c346dfc0">03813</a> <span class="preprocessor">#define PMC_PCSR1_PID56 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 56 Status */</span>
<a name="l03814"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga4c7b80912e938e0ce323d8761712eac5">03814</a> <span class="preprocessor">#define PMC_PCSR1_PID57 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 57 Status */</span>
<a name="l03815"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaddd97f663c080afc67880dba2e8fb242">03815</a> <span class="preprocessor">#define PMC_PCSR1_PID58 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 58 Status */</span>
<a name="l03816"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaf0e6d9c06ea21552bbfb23424e3034fb">03816</a> <span class="preprocessor">#define PMC_PCSR1_PID59 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 59 Status */</span>
<a name="l03817"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga7b667d54d768b54c6c1d8a63fe75fb7f">03817</a> <span class="preprocessor">#define PMC_PCSR1_PID60 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 60 Status */</span>
<a name="l03818"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gadbb75ea5e861523c2101d5a4cfb48cb7">03818</a> <span class="preprocessor">#define PMC_PCSR1_PID61 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 61 Status */</span>
<a name="l03819"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga73258cff5b12466ca123d3d01d785643">03819</a> <span class="preprocessor">#define PMC_PCSR1_PID62 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 62 Status */</span>
<a name="l03820"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaba1fa3b3fc4e1d002ab3b36849b31ba8">03820</a> <span class="preprocessor">#define PMC_PCSR1_PID63 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_PCSR1) Peripheral Clock 63 Status */</span>
<a name="l03821"></a>03821 <span class="comment">/* -------- PMC_OCR : (PMC Offset: 0x0110) Oscillator Calibration Register -------- */</span>
<a name="l03822"></a>03822 <span class="preprocessor">#define PMC_OCR_CAL4_Pos 0</span>
<a name="l03823"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga235fcd9ef2280ab09e882e6feab2fcb4">03823</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_CAL4_Msk (0x7fu &lt;&lt; PMC_OCR_CAL4_Pos) </span><span class="comment">/**&lt; \brief (PMC_OCR) RC Oscillator Calibration bits for 4 Mhz */</span>
<a name="l03824"></a>03824 <span class="preprocessor">#define PMC_OCR_CAL4(value) ((PMC_OCR_CAL4_Msk &amp; ((value) &lt;&lt; PMC_OCR_CAL4_Pos)))</span>
<a name="l03825"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga66f57c76dd065ade034713e42feb7f66">03825</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_SEL4 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_OCR) Selection of RC Oscillator Calibration bits for 4 Mhz */</span>
<a name="l03826"></a>03826 <span class="preprocessor">#define PMC_OCR_CAL8_Pos 8</span>
<a name="l03827"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaa11a6b2f86faf3641f789b99e88f3413">03827</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_CAL8_Msk (0x7fu &lt;&lt; PMC_OCR_CAL8_Pos) </span><span class="comment">/**&lt; \brief (PMC_OCR) RC Oscillator Calibration bits for 8 Mhz */</span>
<a name="l03828"></a>03828 <span class="preprocessor">#define PMC_OCR_CAL8(value) ((PMC_OCR_CAL8_Msk &amp; ((value) &lt;&lt; PMC_OCR_CAL8_Pos)))</span>
<a name="l03829"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga78fbc712afb0e5fbacf4cf74ca649d5d">03829</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_SEL8 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_OCR) Selection of RC Oscillator Calibration bits for 8 Mhz */</span>
<a name="l03830"></a>03830 <span class="preprocessor">#define PMC_OCR_CAL12_Pos 16</span>
<a name="l03831"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#gaebcde6b9f684f22e620db9673ab3131a">03831</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_CAL12_Msk (0x7fu &lt;&lt; PMC_OCR_CAL12_Pos) </span><span class="comment">/**&lt; \brief (PMC_OCR) RC Oscillator Calibration bits for 12 Mhz */</span>
<a name="l03832"></a>03832 <span class="preprocessor">#define PMC_OCR_CAL12(value) ((PMC_OCR_CAL12_Msk &amp; ((value) &lt;&lt; PMC_OCR_CAL12_Pos)))</span>
<a name="l03833"></a><a class="code" href="group___s_a_m3_s___p_m_c.html#ga2dd373794cde6eef1c27f9a73d54f470">03833</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_SEL12 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_OCR) Selection of RC Oscillator Calibration bits for 12 Mhz */</span>
<a name="l03834"></a>03834 <span class="comment"></span>
<a name="l03835"></a>03835 <span class="comment">/*@}*/</span>
<a name="l03836"></a>03836 
<a name="l03837"></a>03837 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l03838"></a>03838 <span class="comment">/**  SOFTWARE API DEFINITION FOR Pulse Width Modulation Controller */</span>
<a name="l03839"></a>03839 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l03840"></a>03840 <span class="comment">/** \addtogroup SAM3S_PWM Pulse Width Modulation Controller */</span><span class="comment"></span>
<a name="l03841"></a>03841 <span class="comment">/*@{*/</span>
<a name="l03842"></a>03842 
<a name="l03843"></a>03843 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l03844"></a>03844 <span class="preprocessor"></span><span class="comment">/** \brief PwmCh_num hardware registers */</span>
<a name="l03845"></a><a class="code" href="struct_pwm_ch__num.html">03845</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l03846"></a><a class="code" href="struct_pwm_ch__num.html#a4d35cbac348c8713da4907fa942e64c0">03846</a>   RwReg      PWM_CMR;       <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x0) PWM Channel Mode Register */</span>
<a name="l03847"></a><a class="code" href="struct_pwm_ch__num.html#ac273ec89329d10421df9d24f40330765">03847</a>   RwReg      PWM_CDTY;      <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x4) PWM Channel Duty Cycle Register */</span>
<a name="l03848"></a><a class="code" href="struct_pwm_ch__num.html#ae40bf61add2c8c557b6fccce34e293b7">03848</a>   RwReg      PWM_CDTYUPD;   <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x8) PWM Channel Duty Cycle Update Register */</span>
<a name="l03849"></a><a class="code" href="struct_pwm_ch__num.html#a124fe4384023f1deff04d666fc1b037d">03849</a>   RwReg      PWM_CPRD;      <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0xC) PWM Channel Period Register */</span>
<a name="l03850"></a><a class="code" href="struct_pwm_ch__num.html#a5dd19f08a9e84bdb52e942319253c125">03850</a>   RwReg      PWM_CPRDUPD;   <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x10) PWM Channel Period Update Register */</span>
<a name="l03851"></a><a class="code" href="struct_pwm_ch__num.html#a793a427d248704d770f52640a2fdbce8">03851</a>   RwReg      PWM_CCNT;      <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x14) PWM Channel Counter Register */</span>
<a name="l03852"></a><a class="code" href="struct_pwm_ch__num.html#a19b5dd8e66de17f0d71c6b240d5ab644">03852</a>   RwReg      PWM_DT;        <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x18) PWM Channel Dead Time Register */</span>
<a name="l03853"></a><a class="code" href="struct_pwm_ch__num.html#a6f4629ece3a0f1ba1f9f71a2f0453ca1">03853</a>   RwReg      PWM_DTUPD;     <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x1C) PWM Channel Dead Time Update Register */</span>
<a name="l03854"></a>03854 } <a class="code" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a>;<span class="comment"></span>
<a name="l03855"></a>03855 <span class="comment">/** \brief PwmCmp hardware registers */</span>
<a name="l03856"></a><a class="code" href="struct_pwm_cmp.html">03856</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l03857"></a><a class="code" href="struct_pwm_cmp.html#a47171430657f1b5551b2b2ee0ae202b4">03857</a>   RwReg      PWM_CMPxV;     <span class="comment">/**&lt; \brief (PwmCmp Offset: 0x0) PWM Comparison 0 Value Register */</span>
<a name="l03858"></a><a class="code" href="struct_pwm_cmp.html#a631d9c572dcccc05a02ee878f97e95c0">03858</a>   RwReg      PWM_CMPxVUPD;  <span class="comment">/**&lt; \brief (PwmCmp Offset: 0x4) PWM Comparison 0 Value Update Register */</span>
<a name="l03859"></a><a class="code" href="struct_pwm_cmp.html#a2211d8f14c09cc0498ed2ae083fca317">03859</a>   RwReg      PWM_CMPxM;     <span class="comment">/**&lt; \brief (PwmCmp Offset: 0x8) PWM Comparison 0 Mode Register */</span>
<a name="l03860"></a><a class="code" href="struct_pwm_cmp.html#a23b90507690957c7cb3f985d2b1f1768">03860</a>   RwReg      PWM_CMPxMUPD;  <span class="comment">/**&lt; \brief (PwmCmp Offset: 0xC) PWM Comparison 0 Mode Update Register */</span>
<a name="l03861"></a>03861 } <a class="code" href="struct_pwm_cmp.html" title="PwmCmp hardware registers.">PwmCmp</a>;<span class="comment"></span>
<a name="l03862"></a>03862 <span class="comment">/** \brief Pwm hardware registers */</span>
<a name="l03863"></a><a class="code" href="struct_pwm.html">03863</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l03864"></a><a class="code" href="struct_pwm.html#a3a338b26bb97324b1704d80259b7c408">03864</a>   RwReg      PWM_CLK;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x00) PWM Clock Register */</span>
<a name="l03865"></a><a class="code" href="struct_pwm.html#add5f167e529f9176d58f0c47eded4947">03865</a>   WoReg      PWM_ENA;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x04) PWM Enable Register */</span>
<a name="l03866"></a><a class="code" href="struct_pwm.html#acbd277d492483316e344a42028b9938f">03866</a>   WoReg      PWM_DIS;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x08) PWM Disable Register */</span>
<a name="l03867"></a><a class="code" href="struct_pwm.html#a5d868ac21b9698704e8c73abe32c37a2">03867</a>   RoReg      PWM_SR;        <span class="comment">/**&lt; \brief (Pwm Offset: 0x0C) PWM Status Register */</span>
<a name="l03868"></a><a class="code" href="struct_pwm.html#acf7af5b330628fe1bcb22d2b69c4e969">03868</a>   WoReg      PWM_IER1;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x10) PWM Interrupt Enable Register 1 */</span>
<a name="l03869"></a><a class="code" href="struct_pwm.html#aa1328c7f85206bd79be5823a94991b9a">03869</a>   WoReg      PWM_IDR1;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x14) PWM Interrupt Disable Register 1 */</span>
<a name="l03870"></a><a class="code" href="struct_pwm.html#a34f86217828b23d2ff9d6a70dc974cd5">03870</a>   RoReg      PWM_IMR1;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x18) PWM Interrupt Mask Register 1 */</span>
<a name="l03871"></a><a class="code" href="struct_pwm.html#a84da9d7e548f7b2288d97b0bada11ae0">03871</a>   RoReg      PWM_ISR1;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x1C) PWM Interrupt Status Register 1 */</span>
<a name="l03872"></a><a class="code" href="struct_pwm.html#ac6646243658d57176af4e3dd40b2e3b4">03872</a>   RwReg      PWM_SCM;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x20) PWM Sync Channels Mode Register */</span>
<a name="l03873"></a>03873   RwReg      Reserved1[1];
<a name="l03874"></a><a class="code" href="struct_pwm.html#a3ae9540e175e498b70c618bb4ac5eb3e">03874</a>   RwReg      PWM_SCUC;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x28) PWM Sync Channels Update Control Register */</span>
<a name="l03875"></a><a class="code" href="struct_pwm.html#a19b62c565ccf46c564fe286c638a72c9">03875</a>   RwReg      PWM_SCUP;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x2C) PWM Sync Channels Update Period Register */</span>
<a name="l03876"></a><a class="code" href="struct_pwm.html#aeeeb94de27fe4d394bf94a0bc05d7c75">03876</a>   WoReg      PWM_SCUPUPD;   <span class="comment">/**&lt; \brief (Pwm Offset: 0x30) PWM Sync Channels Update Period Update Register */</span>
<a name="l03877"></a><a class="code" href="struct_pwm.html#a81d58500a600ff633cc1c4f26f8bb24c">03877</a>   WoReg      PWM_IER2;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x34) PWM Interrupt Enable Register 2 */</span>
<a name="l03878"></a><a class="code" href="struct_pwm.html#a624e35691807506bd16b61f21da21fdb">03878</a>   WoReg      PWM_IDR2;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x38) PWM Interrupt Disable Register 2 */</span>
<a name="l03879"></a><a class="code" href="struct_pwm.html#abe09c127db802a9dbbc99f4624b936af">03879</a>   RoReg      PWM_IMR2;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x3C) PWM Interrupt Mask Register 2 */</span>
<a name="l03880"></a><a class="code" href="struct_pwm.html#a7b0718ec71635409bc62a4d8ef609bf9">03880</a>   RoReg      PWM_ISR2;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x40) PWM Interrupt Status Register 2 */</span>
<a name="l03881"></a><a class="code" href="struct_pwm.html#a1154dc84189579d6613cbd7762a647b7">03881</a>   RwReg      PWM_OOV;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x44) PWM Output Override Value Register */</span>
<a name="l03882"></a><a class="code" href="struct_pwm.html#af06d1eeb60c389c2225d049d8f8106db">03882</a>   RwReg      PWM_OS;        <span class="comment">/**&lt; \brief (Pwm Offset: 0x48) PWM Output Selection Register */</span>
<a name="l03883"></a><a class="code" href="struct_pwm.html#a922ee682510a31480e3899f5d600c2e7">03883</a>   WoReg      PWM_OSS;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x4C) PWM Output Selection Set Register */</span>
<a name="l03884"></a><a class="code" href="struct_pwm.html#ac02971d9e880d8433525950aa538f916">03884</a>   WoReg      PWM_OSC;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x50) PWM Output Selection Clear Register */</span>
<a name="l03885"></a><a class="code" href="struct_pwm.html#a9ec85706d9d4cb08e54c624c4c706040">03885</a>   WoReg      PWM_OSSUPD;    <span class="comment">/**&lt; \brief (Pwm Offset: 0x54) PWM Output Selection Set Update Register */</span>
<a name="l03886"></a><a class="code" href="struct_pwm.html#a7f3053c7ed41ab38fd45bd5c7e3aaf8b">03886</a>   WoReg      PWM_OSCUPD;    <span class="comment">/**&lt; \brief (Pwm Offset: 0x58) PWM Output Selection Clear Update Register */</span>
<a name="l03887"></a><a class="code" href="struct_pwm.html#a0ff628d40ad867b4962215294c1a3d46">03887</a>   RwReg      PWM_FMR;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x5C) PWM Fault Mode Register */</span>
<a name="l03888"></a><a class="code" href="struct_pwm.html#a03cb8dc009b1a524df5ffbf576ec4bdc">03888</a>   RoReg      PWM_FSR;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x60) PWM Fault Status Register */</span>
<a name="l03889"></a><a class="code" href="struct_pwm.html#a4e698b03650fd3b5d57a2ac09aa0e6e5">03889</a>   WoReg      PWM_FCR;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x64) PWM Fault Clear Register */</span>
<a name="l03890"></a><a class="code" href="struct_pwm.html#af67749af3d0431f021c6f96b4c34bd49">03890</a>   RwReg      PWM_FPV;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x68) PWM Fault Protection Value Register */</span>
<a name="l03891"></a><a class="code" href="struct_pwm.html#ae1bd64facaef0b971a3202e918901e6c">03891</a>   RwReg      PWM_FPE;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x6C) PWM Fault Protection Enable Register */</span>
<a name="l03892"></a>03892   RwReg      Reserved2[3];
<a name="l03893"></a><a class="code" href="struct_pwm.html#ad994fa65aede1bb6350e4bdbfa11c7f7">03893</a>   RwReg      PWM_ELxMR[2];  <span class="comment">/**&lt; \brief (Pwm Offset: 0x7C) PWM Event Line 0 Mode Register */</span>
<a name="l03894"></a>03894   RwReg      Reserved3[11];
<a name="l03895"></a><a class="code" href="struct_pwm.html#afdf21a410c2d320a08a7cde8b0907582">03895</a>   RwReg      PWM_SMMR;      <span class="comment">/**&lt; \brief (Pwm Offset: 0xB0) PWM Stepper Motor Mode Register */</span>
<a name="l03896"></a>03896   RwReg      Reserved4[12];
<a name="l03897"></a><a class="code" href="struct_pwm.html#a9853eb0e0ba5eb5803acd8326ac8daf7">03897</a>   WoReg      PWM_WPCR;      <span class="comment">/**&lt; \brief (Pwm Offset: 0xE4) PWM Write Protect Control Register */</span>
<a name="l03898"></a><a class="code" href="struct_pwm.html#a801b12ac197e4231efc1d65929a0ef20">03898</a>   RoReg      PWM_WPSR;      <span class="comment">/**&lt; \brief (Pwm Offset: 0xE8) PWM Write Protect Status Register */</span>
<a name="l03899"></a>03899   RwReg      Reserved5[5];
<a name="l03900"></a><a class="code" href="struct_pwm.html#af56881969b231a667aacc464487c2542">03900</a>   RwReg      PWM_RPR;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x100) Receive Pointer Register */</span>
<a name="l03901"></a><a class="code" href="struct_pwm.html#a63691783f92e15dca4d652a72bfc871c">03901</a>   RwReg      PWM_RCR;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x104) Receive Counter Register */</span>
<a name="l03902"></a><a class="code" href="struct_pwm.html#a6323c7c86e31d3a60059ef0c764763f5">03902</a>   RwReg      PWM_TPR;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x108) Transmit Pointer Register */</span>
<a name="l03903"></a><a class="code" href="struct_pwm.html#ac2ead8b0c8cd8b9c624b1b3d041c89ec">03903</a>   RwReg      PWM_TCR;       <span class="comment">/**&lt; \brief (Pwm Offset: 0x10C) Transmit Counter Register */</span>
<a name="l03904"></a><a class="code" href="struct_pwm.html#a64af4c6716f8e081c0545d87eb975973">03904</a>   RwReg      PWM_RNPR;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x110) Receive Next Pointer Register */</span>
<a name="l03905"></a><a class="code" href="struct_pwm.html#ad62e46f4023158a2aa5bcbf6bb780d80">03905</a>   RwReg      PWM_RNCR;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x114) Receive Next Counter Register */</span>
<a name="l03906"></a><a class="code" href="struct_pwm.html#a5143ed70a51df794a1bc4ad4ba348ea6">03906</a>   RwReg      PWM_TNPR;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x118) Transmit Next Pointer Register */</span>
<a name="l03907"></a><a class="code" href="struct_pwm.html#a0ad5fce46f02cb3129f01eb4636c9742">03907</a>   RwReg      PWM_TNCR;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x11C) Transmit Next Counter Register */</span>
<a name="l03908"></a><a class="code" href="struct_pwm.html#acadbaf969b837922a637d38accc63cee">03908</a>   WoReg      PWM_PTCR;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x120) Transfer Control Register */</span>
<a name="l03909"></a><a class="code" href="struct_pwm.html#a277453511bc1c20ffa0e973dbbcd637b">03909</a>   RoReg      PWM_PTSR;      <span class="comment">/**&lt; \brief (Pwm Offset: 0x124) Transfer Status Register */</span>
<a name="l03910"></a>03910   RwReg      Reserved6[2];
<a name="l03911"></a><a class="code" href="struct_pwm.html#a98a185f044b8859072ab02ca97c6e45a">03911</a>   <a class="code" href="struct_pwm_cmp.html" title="PwmCmp hardware registers.">PwmCmp</a>     PWM_CMP[8];    <span class="comment">/**&lt; \brief (Pwm Offset: 0x130) cmp = 0 .. 7 */</span>
<a name="l03912"></a>03912   RwReg      Reserved7[20];
<a name="l03913"></a><a class="code" href="struct_pwm.html#a31089c548c6195bd38f32390727bec12">03913</a>   <a class="code" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a>  PWM_CH_NUM[4]; <span class="comment">/**&lt; \brief (Pwm Offset: 0x200) ch_num = 0 .. 3 */</span>
<a name="l03914"></a>03914 } <a class="code" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a>;
<a name="l03915"></a>03915 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l03916"></a>03916 <span class="comment">/* -------- PWM_CLK : (PWM Offset: 0x00) PWM Clock Register -------- */</span>
<a name="l03917"></a>03917 <span class="preprocessor">#define PWM_CLK_DIVA_Pos 0</span>
<a name="l03918"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga89c8665c750fe9e496bb150cfac30cd6">03918</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CLK_DIVA_Msk (0xffu &lt;&lt; PWM_CLK_DIVA_Pos) </span><span class="comment">/**&lt; \brief (PWM_CLK) CLKA, CLKB Divide Factor */</span>
<a name="l03919"></a>03919 <span class="preprocessor">#define PWM_CLK_DIVA(value) ((PWM_CLK_DIVA_Msk &amp; ((value) &lt;&lt; PWM_CLK_DIVA_Pos)))</span>
<a name="l03920"></a>03920 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CLK_PREA_Pos 8</span>
<a name="l03921"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gadbb35b3639a0d9d55ca300d6d3bca442">03921</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CLK_PREA_Msk (0xfu &lt;&lt; PWM_CLK_PREA_Pos) </span><span class="comment">/**&lt; \brief (PWM_CLK) CLKA, CLKB Source Clock Selection */</span>
<a name="l03922"></a>03922 <span class="preprocessor">#define PWM_CLK_PREA(value) ((PWM_CLK_PREA_Msk &amp; ((value) &lt;&lt; PWM_CLK_PREA_Pos)))</span>
<a name="l03923"></a>03923 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CLK_DIVB_Pos 16</span>
<a name="l03924"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga0f10b800816f89c333627527117fdf61">03924</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CLK_DIVB_Msk (0xffu &lt;&lt; PWM_CLK_DIVB_Pos) </span><span class="comment">/**&lt; \brief (PWM_CLK) CLKA, CLKB Divide Factor */</span>
<a name="l03925"></a>03925 <span class="preprocessor">#define PWM_CLK_DIVB(value) ((PWM_CLK_DIVB_Msk &amp; ((value) &lt;&lt; PWM_CLK_DIVB_Pos)))</span>
<a name="l03926"></a>03926 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CLK_PREB_Pos 24</span>
<a name="l03927"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga018cb44fee3f5be1802a35baf46b8a25">03927</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CLK_PREB_Msk (0xfu &lt;&lt; PWM_CLK_PREB_Pos) </span><span class="comment">/**&lt; \brief (PWM_CLK) CLKA, CLKB Source Clock Selection */</span>
<a name="l03928"></a>03928 <span class="preprocessor">#define PWM_CLK_PREB(value) ((PWM_CLK_PREB_Msk &amp; ((value) &lt;&lt; PWM_CLK_PREB_Pos)))</span>
<a name="l03929"></a>03929 <span class="preprocessor"></span><span class="comment">/* -------- PWM_ENA : (PWM Offset: 0x04) PWM Enable Register -------- */</span>
<a name="l03930"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga77c0afa3572c801d2b6cd0290b28aa4b">03930</a> <span class="preprocessor">#define PWM_ENA_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_ENA) Channel ID */</span>
<a name="l03931"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga0a4948f507b7d676ab5b011710d94d5a">03931</a> <span class="preprocessor">#define PWM_ENA_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_ENA) Channel ID */</span>
<a name="l03932"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga8de33fe21d0568c5af66072ea224b374">03932</a> <span class="preprocessor">#define PWM_ENA_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_ENA) Channel ID */</span>
<a name="l03933"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaa51ecf03f17443c907a60d29f7e63ffb">03933</a> <span class="preprocessor">#define PWM_ENA_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_ENA) Channel ID */</span>
<a name="l03934"></a>03934 <span class="comment">/* -------- PWM_DIS : (PWM Offset: 0x08) PWM Disable Register -------- */</span>
<a name="l03935"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga4091417cf1ab606fbb4763bb93ba4740">03935</a> <span class="preprocessor">#define PWM_DIS_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_DIS) Channel ID */</span>
<a name="l03936"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga018c7471f812f9bbbfb758e7d1d95a35">03936</a> <span class="preprocessor">#define PWM_DIS_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_DIS) Channel ID */</span>
<a name="l03937"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga74c86b68ac70aee9bb151eae80a19190">03937</a> <span class="preprocessor">#define PWM_DIS_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_DIS) Channel ID */</span>
<a name="l03938"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga036f740d5b634027628c0f87918132d1">03938</a> <span class="preprocessor">#define PWM_DIS_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_DIS) Channel ID */</span>
<a name="l03939"></a>03939 <span class="comment">/* -------- PWM_SR : (PWM Offset: 0x0C) PWM Status Register -------- */</span>
<a name="l03940"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga8a0feb323f0888fcc4eb26f8475021e8">03940</a> <span class="preprocessor">#define PWM_SR_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_SR) Channel ID */</span>
<a name="l03941"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga02d055995397c049308dbbbc862d2b3c">03941</a> <span class="preprocessor">#define PWM_SR_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_SR) Channel ID */</span>
<a name="l03942"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gad0340aa3419df5dd39b9cd56c4b98862">03942</a> <span class="preprocessor">#define PWM_SR_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_SR) Channel ID */</span>
<a name="l03943"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gab8c704ff17cd4890571f8794c0ae0ecc">03943</a> <span class="preprocessor">#define PWM_SR_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_SR) Channel ID */</span>
<a name="l03944"></a>03944 <span class="comment">/* -------- PWM_IER1 : (PWM Offset: 0x10) PWM Interrupt Enable Register 1 -------- */</span>
<a name="l03945"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gacec10dad8055a8b5b3c7d901efc11c44">03945</a> <span class="preprocessor">#define PWM_IER1_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IER1) Counter Event on Channel 0 Interrupt Enable */</span>
<a name="l03946"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gadf1bd2e8c79a879b4137063f1c78db41">03946</a> <span class="preprocessor">#define PWM_IER1_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_IER1) Counter Event on Channel 1 Interrupt Enable */</span>
<a name="l03947"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaa396fa0bb6991b994c66401939fdabc8">03947</a> <span class="preprocessor">#define PWM_IER1_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_IER1) Counter Event on Channel 2 Interrupt Enable */</span>
<a name="l03948"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga6a7cf8ae79684535dd2b5461dd9dae96">03948</a> <span class="preprocessor">#define PWM_IER1_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IER1) Counter Event on Channel 3 Interrupt Enable */</span>
<a name="l03949"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gadddf859bc39129c1ea60d629dec93bb4">03949</a> <span class="preprocessor">#define PWM_IER1_FCHID0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_IER1) Fault Protection Trigger on Channel 0 Interrupt Enable */</span>
<a name="l03950"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaba6b66691e3a876e5b8307b16f579550">03950</a> <span class="preprocessor">#define PWM_IER1_FCHID1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_IER1) Fault Protection Trigger on Channel 1 Interrupt Enable */</span>
<a name="l03951"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga9694d6928071c3f4655ebabbcc6dbca3">03951</a> <span class="preprocessor">#define PWM_IER1_FCHID2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_IER1) Fault Protection Trigger on Channel 2 Interrupt Enable */</span>
<a name="l03952"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gab9b0794397320c6bed971ab0a638f6c3">03952</a> <span class="preprocessor">#define PWM_IER1_FCHID3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_IER1) Fault Protection Trigger on Channel 3 Interrupt Enable */</span>
<a name="l03953"></a>03953 <span class="comment">/* -------- PWM_IDR1 : (PWM Offset: 0x14) PWM Interrupt Disable Register 1 -------- */</span>
<a name="l03954"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaac74a9e06fc4dd8a1c2e30bcaaa6dd17">03954</a> <span class="preprocessor">#define PWM_IDR1_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Counter Event on Channel 0 Interrupt Disable */</span>
<a name="l03955"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga80cc87b54b89b298d6bf32700df8cb9a">03955</a> <span class="preprocessor">#define PWM_IDR1_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Counter Event on Channel 1 Interrupt Disable */</span>
<a name="l03956"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga668fe202fa0cdba3d8e740339740a455">03956</a> <span class="preprocessor">#define PWM_IDR1_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Counter Event on Channel 2 Interrupt Disable */</span>
<a name="l03957"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga5436d6d3d46e185a265960da08b61718">03957</a> <span class="preprocessor">#define PWM_IDR1_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Counter Event on Channel 3 Interrupt Disable */</span>
<a name="l03958"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga5d0b864d7c46d711e67f258576bdb695">03958</a> <span class="preprocessor">#define PWM_IDR1_FCHID0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Fault Protection Trigger on Channel 0 Interrupt Disable */</span>
<a name="l03959"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga976e7c6018476e56eb5499fe014ecd91">03959</a> <span class="preprocessor">#define PWM_IDR1_FCHID1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Fault Protection Trigger on Channel 1 Interrupt Disable */</span>
<a name="l03960"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae1441d80727769a23cf3938e11040fe2">03960</a> <span class="preprocessor">#define PWM_IDR1_FCHID2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Fault Protection Trigger on Channel 2 Interrupt Disable */</span>
<a name="l03961"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaba474b42f512547290bc189f1241469a">03961</a> <span class="preprocessor">#define PWM_IDR1_FCHID3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_IDR1) Fault Protection Trigger on Channel 3 Interrupt Disable */</span>
<a name="l03962"></a>03962 <span class="comment">/* -------- PWM_IMR1 : (PWM Offset: 0x18) PWM Interrupt Mask Register 1 -------- */</span>
<a name="l03963"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga9ee97f78b7948e40e46566ffbbcbe47c">03963</a> <span class="preprocessor">#define PWM_IMR1_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Counter Event on Channel 0 Interrupt Mask */</span>
<a name="l03964"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga828ed6030cac5bfa5316be0546d17d94">03964</a> <span class="preprocessor">#define PWM_IMR1_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Counter Event on Channel 1 Interrupt Mask */</span>
<a name="l03965"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga6f1acc4c35ff8edd7f942f7373df293c">03965</a> <span class="preprocessor">#define PWM_IMR1_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Counter Event on Channel 2 Interrupt Mask */</span>
<a name="l03966"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga2e15587fb7becf372540aa69cb05eb80">03966</a> <span class="preprocessor">#define PWM_IMR1_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Counter Event on Channel 3 Interrupt Mask */</span>
<a name="l03967"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaf36c2ed812ff1a0db8cdf19b99a638c5">03967</a> <span class="preprocessor">#define PWM_IMR1_FCHID0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Fault Protection Trigger on Channel 0 Interrupt Mask */</span>
<a name="l03968"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga7b1b162661cc04e05022140e326c28de">03968</a> <span class="preprocessor">#define PWM_IMR1_FCHID1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Fault Protection Trigger on Channel 1 Interrupt Mask */</span>
<a name="l03969"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga6186867169ba180d0a2d5577ffdc7ec9">03969</a> <span class="preprocessor">#define PWM_IMR1_FCHID2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Fault Protection Trigger on Channel 2 Interrupt Mask */</span>
<a name="l03970"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gac76de31d226d65cee7647b5528702f38">03970</a> <span class="preprocessor">#define PWM_IMR1_FCHID3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_IMR1) Fault Protection Trigger on Channel 3 Interrupt Mask */</span>
<a name="l03971"></a>03971 <span class="comment">/* -------- PWM_ISR1 : (PWM Offset: 0x1C) PWM Interrupt Status Register 1 -------- */</span>
<a name="l03972"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga9a88a70dbfc521ccca132513e74e24df">03972</a> <span class="preprocessor">#define PWM_ISR1_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Counter Event on Channel 0 */</span>
<a name="l03973"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga59c811d09679a3521831806584ba9e78">03973</a> <span class="preprocessor">#define PWM_ISR1_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Counter Event on Channel 1 */</span>
<a name="l03974"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga877d53e5a7f56b6fa1a120a152504a75">03974</a> <span class="preprocessor">#define PWM_ISR1_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Counter Event on Channel 2 */</span>
<a name="l03975"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaa9bfd7b941b6dd602ec557c93b048b7c">03975</a> <span class="preprocessor">#define PWM_ISR1_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Counter Event on Channel 3 */</span>
<a name="l03976"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga57d6aa67fe3a37f1fa0ab36d04be164f">03976</a> <span class="preprocessor">#define PWM_ISR1_FCHID0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Fault Protection Trigger on Channel 0 */</span>
<a name="l03977"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga440b312b3cdf88e66ac626741fbc5427">03977</a> <span class="preprocessor">#define PWM_ISR1_FCHID1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Fault Protection Trigger on Channel 1 */</span>
<a name="l03978"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaff4258f3fafae81aa9d871e8bf9d656e">03978</a> <span class="preprocessor">#define PWM_ISR1_FCHID2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Fault Protection Trigger on Channel 2 */</span>
<a name="l03979"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gad44b49b584c2c3f42c4b3ca78d9e86bf">03979</a> <span class="preprocessor">#define PWM_ISR1_FCHID3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_ISR1) Fault Protection Trigger on Channel 3 */</span>
<a name="l03980"></a>03980 <span class="comment">/* -------- PWM_SCM : (PWM Offset: 0x20) PWM Sync Channels Mode Register -------- */</span>
<a name="l03981"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaba5a800dc0108c6efdf60e6e87946071">03981</a> <span class="preprocessor">#define PWM_SCM_SYNC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_SCM) Synchronous Channel 0 */</span>
<a name="l03982"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga8238b59e1eedc70791a3c2ac21b6198c">03982</a> <span class="preprocessor">#define PWM_SCM_SYNC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_SCM) Synchronous Channel 1 */</span>
<a name="l03983"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga10d1db9baeea99e727a31c8968e3a5f7">03983</a> <span class="preprocessor">#define PWM_SCM_SYNC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_SCM) Synchronous Channel 2 */</span>
<a name="l03984"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga58c6cd52a750aa0343f28d6fccc7e077">03984</a> <span class="preprocessor">#define PWM_SCM_SYNC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_SCM) Synchronous Channel 3 */</span>
<a name="l03985"></a>03985 <span class="preprocessor">#define PWM_SCM_UPDM_Pos 16</span>
<a name="l03986"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae3588984289a0472559bc899f4d5d6c0">03986</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SCM_UPDM_Msk (0x3u &lt;&lt; PWM_SCM_UPDM_Pos) </span><span class="comment">/**&lt; \brief (PWM_SCM) Synchronous Channels Update Mode */</span>
<a name="l03987"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga07abbb7fd1bdf195ef742e35afb09eb6">03987</a> <span class="preprocessor">#define   PWM_SCM_UPDM_MODE0 (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_SCM) Manual write of double buffer registers and manual update of synchronous channels. The update occurs at the begin- ning of the next PWM period, when the bit UPDULOCK in &quot;PWM Sync Channels Update Control Register&quot; on page 55 is set. */</span>
<a name="l03988"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga8d1b5e8907d68adc1a06118c8683fe42">03988</a> <span class="preprocessor">#define   PWM_SCM_UPDM_MODE1 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_SCM) Manual write of double buffer registers and automatic update of synchronous channels. The update occurs when the Update Period is elapsed. */</span>
<a name="l03989"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gabbf6218250178d29f413eec64ff66ef1">03989</a> <span class="preprocessor">#define   PWM_SCM_UPDM_MODE2 (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_SCM) Automatic write of duty-cycle update registers by the PDC and automatic update of synchronous channels. The update occurs when the Update Period is elapsed. */</span>
<a name="l03990"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga1264bf08a1e9bccb101711725529f141">03990</a> <span class="preprocessor">#define PWM_SCM_PTRM (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PWM_SCM) PDC Transfer Request Mode */</span>
<a name="l03991"></a>03991 <span class="preprocessor">#define PWM_SCM_PTRCS_Pos 21</span>
<a name="l03992"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae9dd366737be0232f74583c2232b8876">03992</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SCM_PTRCS_Msk (0x7u &lt;&lt; PWM_SCM_PTRCS_Pos) </span><span class="comment">/**&lt; \brief (PWM_SCM) PDC Transfer Request Comparison Selection */</span>
<a name="l03993"></a>03993 <span class="preprocessor">#define PWM_SCM_PTRCS(value) ((PWM_SCM_PTRCS_Msk &amp; ((value) &lt;&lt; PWM_SCM_PTRCS_Pos)))</span>
<a name="l03994"></a>03994 <span class="preprocessor"></span><span class="comment">/* -------- PWM_SCUC : (PWM Offset: 0x28) PWM Sync Channels Update Control Register -------- */</span>
<a name="l03995"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gacad27e1647e1d8274a07c4212e6c63ab">03995</a> <span class="preprocessor">#define PWM_SCUC_UPDULOCK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_SCUC) Synchronous Channels Update Unlock */</span>
<a name="l03996"></a>03996 <span class="comment">/* -------- PWM_SCUP : (PWM Offset: 0x2C) PWM Sync Channels Update Period Register -------- */</span>
<a name="l03997"></a>03997 <span class="preprocessor">#define PWM_SCUP_UPR_Pos 0</span>
<a name="l03998"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga42e79603be90932d4a539f0414c8c027">03998</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SCUP_UPR_Msk (0xfu &lt;&lt; PWM_SCUP_UPR_Pos) </span><span class="comment">/**&lt; \brief (PWM_SCUP) Update Period */</span>
<a name="l03999"></a>03999 <span class="preprocessor">#define PWM_SCUP_UPR(value) ((PWM_SCUP_UPR_Msk &amp; ((value) &lt;&lt; PWM_SCUP_UPR_Pos)))</span>
<a name="l04000"></a>04000 <span class="preprocessor"></span><span class="preprocessor">#define PWM_SCUP_UPRCNT_Pos 4</span>
<a name="l04001"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae5b2ddfd6f0cceb76e954d3879e0af41">04001</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SCUP_UPRCNT_Msk (0xfu &lt;&lt; PWM_SCUP_UPRCNT_Pos) </span><span class="comment">/**&lt; \brief (PWM_SCUP) Update Period Counter */</span>
<a name="l04002"></a>04002 <span class="preprocessor">#define PWM_SCUP_UPRCNT(value) ((PWM_SCUP_UPRCNT_Msk &amp; ((value) &lt;&lt; PWM_SCUP_UPRCNT_Pos)))</span>
<a name="l04003"></a>04003 <span class="preprocessor"></span><span class="comment">/* -------- PWM_SCUPUPD : (PWM Offset: 0x30) PWM Sync Channels Update Period Update Register -------- */</span>
<a name="l04004"></a>04004 <span class="preprocessor">#define PWM_SCUPUPD_UPRUPD_Pos 0</span>
<a name="l04005"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gabccff81cd80055e4a74e218b0b5f0345">04005</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SCUPUPD_UPRUPD_Msk (0xfu &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_SCUPUPD) Update Period Update */</span>
<a name="l04006"></a>04006 <span class="preprocessor">#define PWM_SCUPUPD_UPRUPD(value) ((PWM_SCUPUPD_UPRUPD_Msk &amp; ((value) &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos)))</span>
<a name="l04007"></a>04007 <span class="preprocessor"></span><span class="comment">/* -------- PWM_IER2 : (PWM Offset: 0x34) PWM Interrupt Enable Register 2 -------- */</span>
<a name="l04008"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga80cfa2e47a93ae5d84efefd8bef8bf84">04008</a> <span class="preprocessor">#define PWM_IER2_WRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IER2) Write Ready for Synchronous Channels Update Interrupt Enable */</span>
<a name="l04009"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga4f8b5ca9b23c793b4e1d2108aa1c932a">04009</a> <span class="preprocessor">#define PWM_IER2_ENDTX (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_IER2) PDC End of TX Buffer Interrupt Enable */</span>
<a name="l04010"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gad552f0a929ac5c415fce8a1cb67312e9">04010</a> <span class="preprocessor">#define PWM_IER2_TXBUFE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_IER2) PDC TX Buffer Empty Interrupt Enable */</span>
<a name="l04011"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga953a62894cdd41fbc9ce21d6017efd2d">04011</a> <span class="preprocessor">#define PWM_IER2_UNRE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IER2) Synchronous Channels Update Underrun Error Interrupt Enable */</span>
<a name="l04012"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga0d36911f0ab55b9c3a3c5c74cfe952d0">04012</a> <span class="preprocessor">#define PWM_IER2_CMPM0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 0 Match Interrupt Enable */</span>
<a name="l04013"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaaf86f969f8c5bf773eb2b16c06206b4f">04013</a> <span class="preprocessor">#define PWM_IER2_CMPM1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 1 Match Interrupt Enable */</span>
<a name="l04014"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga18263d30e12ee83892d12a627bd5b2d9">04014</a> <span class="preprocessor">#define PWM_IER2_CMPM2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 2 Match Interrupt Enable */</span>
<a name="l04015"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaf76789bb910bb6be7e33f80e7ab61478">04015</a> <span class="preprocessor">#define PWM_IER2_CMPM3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 3 Match Interrupt Enable */</span>
<a name="l04016"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gad34069cf0d0a952ec93e25ab6e0393f0">04016</a> <span class="preprocessor">#define PWM_IER2_CMPM4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 4 Match Interrupt Enable */</span>
<a name="l04017"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gac85a721c9751d05ea064ca180b45d98a">04017</a> <span class="preprocessor">#define PWM_IER2_CMPM5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 5 Match Interrupt Enable */</span>
<a name="l04018"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga5a109538ada1094ded88aa1e09d0aca6">04018</a> <span class="preprocessor">#define PWM_IER2_CMPM6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 6 Match Interrupt Enable */</span>
<a name="l04019"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaa9a7c0c83f409e3d87e205bc17d3c5e5">04019</a> <span class="preprocessor">#define PWM_IER2_CMPM7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 7 Match Interrupt Enable */</span>
<a name="l04020"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaf396a39569076b54e9a66a796b9d293d">04020</a> <span class="preprocessor">#define PWM_IER2_CMPU0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 0 Update Interrupt Enable */</span>
<a name="l04021"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga9967f725c1d96722b8fad64a5f64aa5f">04021</a> <span class="preprocessor">#define PWM_IER2_CMPU1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 1 Update Interrupt Enable */</span>
<a name="l04022"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae667128f8fa9c5f9bbd69e95e1048d5b">04022</a> <span class="preprocessor">#define PWM_IER2_CMPU2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 2 Update Interrupt Enable */</span>
<a name="l04023"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga8102890a171428ceb327609ef13a6fbe">04023</a> <span class="preprocessor">#define PWM_IER2_CMPU3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 3 Update Interrupt Enable */</span>
<a name="l04024"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga58f7af77460aa19da719827f6fbf8ed8">04024</a> <span class="preprocessor">#define PWM_IER2_CMPU4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 4 Update Interrupt Enable */</span>
<a name="l04025"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaffffa6f11a120f504a27311afad72182">04025</a> <span class="preprocessor">#define PWM_IER2_CMPU5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 5 Update Interrupt Enable */</span>
<a name="l04026"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga4540e6876cf084b0b43a3babddcb6eeb">04026</a> <span class="preprocessor">#define PWM_IER2_CMPU6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 6 Update Interrupt Enable */</span>
<a name="l04027"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga61e0f7f0a72e26960e25d864347fd490">04027</a> <span class="preprocessor">#define PWM_IER2_CMPU7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PWM_IER2) Comparison 7 Update Interrupt Enable */</span>
<a name="l04028"></a>04028 <span class="comment">/* -------- PWM_IDR2 : (PWM Offset: 0x38) PWM Interrupt Disable Register 2 -------- */</span>
<a name="l04029"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga98ee7de3368f975b0eea10fcefb8c2f2">04029</a> <span class="preprocessor">#define PWM_IDR2_WRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Write Ready for Synchronous Channels Update Interrupt Disable */</span>
<a name="l04030"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga0e11b83a4bd515bd2e3e01b29103658c">04030</a> <span class="preprocessor">#define PWM_IDR2_ENDTX (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_IDR2) PDC End of TX Buffer Interrupt Disable */</span>
<a name="l04031"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae5b4dc7bb35420a3a2abc03d061e0365">04031</a> <span class="preprocessor">#define PWM_IDR2_TXBUFE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_IDR2) PDC TX Buffer Empty Interrupt Disable */</span>
<a name="l04032"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga94428564f270df1c0e1605970f49f669">04032</a> <span class="preprocessor">#define PWM_IDR2_UNRE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Synchronous Channels Update Underrun Error Interrupt Disable */</span>
<a name="l04033"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gab45de8d48554f6be73fd3e08949cea86">04033</a> <span class="preprocessor">#define PWM_IDR2_CMPM0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 0 Match Interrupt Disable */</span>
<a name="l04034"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gac6f97bd578e09de48d19582ba4d00e96">04034</a> <span class="preprocessor">#define PWM_IDR2_CMPM1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 1 Match Interrupt Disable */</span>
<a name="l04035"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae7e538a4712ff4289a80c371e32fa69c">04035</a> <span class="preprocessor">#define PWM_IDR2_CMPM2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 2 Match Interrupt Disable */</span>
<a name="l04036"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga5b6201a3eeb9896bdb992a8fe2abdee3">04036</a> <span class="preprocessor">#define PWM_IDR2_CMPM3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 3 Match Interrupt Disable */</span>
<a name="l04037"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaf26d7d76c444b2109535e143c1e18e77">04037</a> <span class="preprocessor">#define PWM_IDR2_CMPM4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 4 Match Interrupt Disable */</span>
<a name="l04038"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaaeddaa7bca051fe5112906cd2c9393cd">04038</a> <span class="preprocessor">#define PWM_IDR2_CMPM5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 5 Match Interrupt Disable */</span>
<a name="l04039"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga8cd11a0634a985265b9aade0459a91e6">04039</a> <span class="preprocessor">#define PWM_IDR2_CMPM6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 6 Match Interrupt Disable */</span>
<a name="l04040"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gabc7b93057992ff6fc2052969a73a7654">04040</a> <span class="preprocessor">#define PWM_IDR2_CMPM7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 7 Match Interrupt Disable */</span>
<a name="l04041"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga127c7d3f21eebb3c2404e5295c373567">04041</a> <span class="preprocessor">#define PWM_IDR2_CMPU0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 0 Update Interrupt Disable */</span>
<a name="l04042"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga5c5a299736bbcce28d62a005a967fd6d">04042</a> <span class="preprocessor">#define PWM_IDR2_CMPU1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 1 Update Interrupt Disable */</span>
<a name="l04043"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga8c4148bf2bb9caba0bcab82cd29f5019">04043</a> <span class="preprocessor">#define PWM_IDR2_CMPU2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 2 Update Interrupt Disable */</span>
<a name="l04044"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga07119f650f026cfc4c411d07c1944889">04044</a> <span class="preprocessor">#define PWM_IDR2_CMPU3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 3 Update Interrupt Disable */</span>
<a name="l04045"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga3342a146f8a948c8f0af9d0c46b05a99">04045</a> <span class="preprocessor">#define PWM_IDR2_CMPU4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 4 Update Interrupt Disable */</span>
<a name="l04046"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gac63645d38973d3aa9467ab216d8cdf5d">04046</a> <span class="preprocessor">#define PWM_IDR2_CMPU5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 5 Update Interrupt Disable */</span>
<a name="l04047"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gad620b71a34180707bcdf2f9da09ee749">04047</a> <span class="preprocessor">#define PWM_IDR2_CMPU6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 6 Update Interrupt Disable */</span>
<a name="l04048"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaeb08f9b69c0bb9eacf4667c27e94549b">04048</a> <span class="preprocessor">#define PWM_IDR2_CMPU7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PWM_IDR2) Comparison 7 Update Interrupt Disable */</span>
<a name="l04049"></a>04049 <span class="comment">/* -------- PWM_IMR2 : (PWM Offset: 0x3C) PWM Interrupt Mask Register 2 -------- */</span>
<a name="l04050"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga81e160d048da79f139239f215faa2ac7">04050</a> <span class="preprocessor">#define PWM_IMR2_WRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Write Ready for Synchronous Channels Update Interrupt Mask */</span>
<a name="l04051"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga1f069ff0b9922805af2523077d02a766">04051</a> <span class="preprocessor">#define PWM_IMR2_ENDTX (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_IMR2) PDC End of TX Buffer Interrupt Mask */</span>
<a name="l04052"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga37580230d5091796bcb9f697016e0cf1">04052</a> <span class="preprocessor">#define PWM_IMR2_TXBUFE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_IMR2) PDC TX Buffer Empty Interrupt Mask */</span>
<a name="l04053"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga85e7cc43a764e203d90db792459a49c7">04053</a> <span class="preprocessor">#define PWM_IMR2_UNRE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Synchronous Channels Update Underrun Error Interrupt Mask */</span>
<a name="l04054"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga37414bfbc6978c6fe9b00fa217792ca5">04054</a> <span class="preprocessor">#define PWM_IMR2_CMPM0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 0 Match Interrupt Mask */</span>
<a name="l04055"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga3ea81ef42b970526d8bbd56cb4b5d423">04055</a> <span class="preprocessor">#define PWM_IMR2_CMPM1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 1 Match Interrupt Mask */</span>
<a name="l04056"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga9c940d51b51456920df0a6a30166023d">04056</a> <span class="preprocessor">#define PWM_IMR2_CMPM2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 2 Match Interrupt Mask */</span>
<a name="l04057"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga2106152052701756a91b5189fb60dcea">04057</a> <span class="preprocessor">#define PWM_IMR2_CMPM3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 3 Match Interrupt Mask */</span>
<a name="l04058"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaaa95dd3bb04cc7fdd7affa78ad408a42">04058</a> <span class="preprocessor">#define PWM_IMR2_CMPM4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 4 Match Interrupt Mask */</span>
<a name="l04059"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga82183a2b2704e9c4c33a9190303c6dbe">04059</a> <span class="preprocessor">#define PWM_IMR2_CMPM5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 5 Match Interrupt Mask */</span>
<a name="l04060"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga99dda52ca8fbf33351bcd40f7613d8fd">04060</a> <span class="preprocessor">#define PWM_IMR2_CMPM6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 6 Match Interrupt Mask */</span>
<a name="l04061"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga17da40db8d060c5b8c549373979ba5d6">04061</a> <span class="preprocessor">#define PWM_IMR2_CMPM7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 7 Match Interrupt Mask */</span>
<a name="l04062"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gadd9fe93ef57317fb571b13fb3f02acce">04062</a> <span class="preprocessor">#define PWM_IMR2_CMPU0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 0 Update Interrupt Mask */</span>
<a name="l04063"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga85320c2964e2273799154cbb6df51f85">04063</a> <span class="preprocessor">#define PWM_IMR2_CMPU1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 1 Update Interrupt Mask */</span>
<a name="l04064"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaabbf03b3890a7cd9119c68c26c5fbb9a">04064</a> <span class="preprocessor">#define PWM_IMR2_CMPU2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 2 Update Interrupt Mask */</span>
<a name="l04065"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga572a55bdb93d2b19940818b363020729">04065</a> <span class="preprocessor">#define PWM_IMR2_CMPU3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 3 Update Interrupt Mask */</span>
<a name="l04066"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga07e94e5f08d7ededb0365897d87afa87">04066</a> <span class="preprocessor">#define PWM_IMR2_CMPU4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 4 Update Interrupt Mask */</span>
<a name="l04067"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga633f24c044b3b8358d110b14aba452f5">04067</a> <span class="preprocessor">#define PWM_IMR2_CMPU5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 5 Update Interrupt Mask */</span>
<a name="l04068"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga7ae09ceed0ec6e5a56c4231c5a36a0fb">04068</a> <span class="preprocessor">#define PWM_IMR2_CMPU6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 6 Update Interrupt Mask */</span>
<a name="l04069"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaef112cbcbce269750a6c549c01becafb">04069</a> <span class="preprocessor">#define PWM_IMR2_CMPU7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PWM_IMR2) Comparison 7 Update Interrupt Mask */</span>
<a name="l04070"></a>04070 <span class="comment">/* -------- PWM_ISR2 : (PWM Offset: 0x40) PWM Interrupt Status Register 2 -------- */</span>
<a name="l04071"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gab0d3d12903c694f9effd628984b7d198">04071</a> <span class="preprocessor">#define PWM_ISR2_WRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Write Ready for Synchronous Channels Update */</span>
<a name="l04072"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga648f693d62d92478abfa646b00f9eb2c">04072</a> <span class="preprocessor">#define PWM_ISR2_ENDTX (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_ISR2) PDC End of TX Buffer */</span>
<a name="l04073"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae16bef3d250f5ace90dc6ad075d1c7d7">04073</a> <span class="preprocessor">#define PWM_ISR2_TXBUFE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_ISR2) PDC TX Buffer Empty */</span>
<a name="l04074"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga4f891ac664df435c654fac36302a55e4">04074</a> <span class="preprocessor">#define PWM_ISR2_UNRE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Synchronous Channels Update Underrun Error */</span>
<a name="l04075"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga5045773e8d5d53f330ed573b419623e4">04075</a> <span class="preprocessor">#define PWM_ISR2_CMPM0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 0 Match */</span>
<a name="l04076"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaf3e6a85fe528741a0a1c32a8a8bb3755">04076</a> <span class="preprocessor">#define PWM_ISR2_CMPM1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 1 Match */</span>
<a name="l04077"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga26aa7d6e543c00c9b4c5e5ba6c89a20e">04077</a> <span class="preprocessor">#define PWM_ISR2_CMPM2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 2 Match */</span>
<a name="l04078"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae70463799be2768ca584ccdb80f89257">04078</a> <span class="preprocessor">#define PWM_ISR2_CMPM3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 3 Match */</span>
<a name="l04079"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga3c9fd7834754a7d163c36dfecb729558">04079</a> <span class="preprocessor">#define PWM_ISR2_CMPM4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 4 Match */</span>
<a name="l04080"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gac8cc637e69f50bd5682836481a62e263">04080</a> <span class="preprocessor">#define PWM_ISR2_CMPM5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 5 Match */</span>
<a name="l04081"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga65a1ca405f983245488c8d2a490ce122">04081</a> <span class="preprocessor">#define PWM_ISR2_CMPM6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 6 Match */</span>
<a name="l04082"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaa9288ab7206493566c1f4823a40906da">04082</a> <span class="preprocessor">#define PWM_ISR2_CMPM7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 7 Match */</span>
<a name="l04083"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga31f013f1f640aef78a30bedbb45bcd7a">04083</a> <span class="preprocessor">#define PWM_ISR2_CMPU0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 0 Update */</span>
<a name="l04084"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga0e3b8371adc4fdd3c09e92b64d7f80bf">04084</a> <span class="preprocessor">#define PWM_ISR2_CMPU1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 1 Update */</span>
<a name="l04085"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gab580d9ce9fe7ad120ddb0ce37af4a032">04085</a> <span class="preprocessor">#define PWM_ISR2_CMPU2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 2 Update */</span>
<a name="l04086"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae36833b4a117c2855f8a1f23aa6b7c21">04086</a> <span class="preprocessor">#define PWM_ISR2_CMPU3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 3 Update */</span>
<a name="l04087"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaba0de560e45856c32c10b0f8999d0638">04087</a> <span class="preprocessor">#define PWM_ISR2_CMPU4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 4 Update */</span>
<a name="l04088"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga569332e5e110b0690938fe2dc211fa3c">04088</a> <span class="preprocessor">#define PWM_ISR2_CMPU5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 5 Update */</span>
<a name="l04089"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga62eebe660ee3605cf6488686a2aed84c">04089</a> <span class="preprocessor">#define PWM_ISR2_CMPU6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 6 Update */</span>
<a name="l04090"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga23f4a640d8df4bcf64a7be7bc7041f9d">04090</a> <span class="preprocessor">#define PWM_ISR2_CMPU7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PWM_ISR2) Comparison 7 Update */</span>
<a name="l04091"></a>04091 <span class="comment">/* -------- PWM_OOV : (PWM Offset: 0x44) PWM Output Override Value Register -------- */</span>
<a name="l04092"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae6ff439e0779f5f91ca132cd943648b4">04092</a> <span class="preprocessor">#define PWM_OOV_OOVH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWMH output of the channel 0 */</span>
<a name="l04093"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga3e6776a2f64781a242093125db11b9dc">04093</a> <span class="preprocessor">#define PWM_OOV_OOVH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWMH output of the channel 1 */</span>
<a name="l04094"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaaa354da8e120d09e39c8917d54dd0d31">04094</a> <span class="preprocessor">#define PWM_OOV_OOVH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWMH output of the channel 2 */</span>
<a name="l04095"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga074772692beb617e0cda4ac7cb69e214">04095</a> <span class="preprocessor">#define PWM_OOV_OOVH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWMH output of the channel 3 */</span>
<a name="l04096"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaa28d79c8662129fb9f656199e0c77ff9">04096</a> <span class="preprocessor">#define PWM_OOV_OOVL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWML output of the channel 0 */</span>
<a name="l04097"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga7fde71f06f7907e95816dc62b79a48e6">04097</a> <span class="preprocessor">#define PWM_OOV_OOVL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWML output of the channel 1 */</span>
<a name="l04098"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae96833b545645028bb8085ee770f712b">04098</a> <span class="preprocessor">#define PWM_OOV_OOVL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWML output of the channel 2 */</span>
<a name="l04099"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga0f9f80a389f9b126dddbe088c413c859">04099</a> <span class="preprocessor">#define PWM_OOV_OOVL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_OOV) Output Override Value for PWML output of the channel 3 */</span>
<a name="l04100"></a>04100 <span class="comment">/* -------- PWM_OS : (PWM Offset: 0x48) PWM Output Selection Register -------- */</span>
<a name="l04101"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga25f8b6e5987a53e6f03c4a28b00fd809">04101</a> <span class="preprocessor">#define PWM_OS_OSH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWMH output of the channel 0 */</span>
<a name="l04102"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaf2d959066b2b74f028b75b4cef458006">04102</a> <span class="preprocessor">#define PWM_OS_OSH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWMH output of the channel 1 */</span>
<a name="l04103"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga6ea1c76332c521897e0888298fa86f28">04103</a> <span class="preprocessor">#define PWM_OS_OSH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWMH output of the channel 2 */</span>
<a name="l04104"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gabb61ef4930de967d5130142686da648a">04104</a> <span class="preprocessor">#define PWM_OS_OSH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWMH output of the channel 3 */</span>
<a name="l04105"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gac5e0b471cd3204dfae585a01b6a1e851">04105</a> <span class="preprocessor">#define PWM_OS_OSL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWML output of the channel 0 */</span>
<a name="l04106"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga115f4e7c105beaee094189329a78b554">04106</a> <span class="preprocessor">#define PWM_OS_OSL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWML output of the channel 1 */</span>
<a name="l04107"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga535f3886f72b58bcbf46a36a96c3c81f">04107</a> <span class="preprocessor">#define PWM_OS_OSL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWML output of the channel 2 */</span>
<a name="l04108"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga5ee0efb0c79c2dc5afdc67fe709ce250">04108</a> <span class="preprocessor">#define PWM_OS_OSL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_OS) Output Selection for PWML output of the channel 3 */</span>
<a name="l04109"></a>04109 <span class="comment">/* -------- PWM_OSS : (PWM Offset: 0x4C) PWM Output Selection Set Register -------- */</span>
<a name="l04110"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga6b23c4f15ea5bb0ec47783c25aa9e237">04110</a> <span class="preprocessor">#define PWM_OSS_OSSH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWMH output of the channel 0 */</span>
<a name="l04111"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga8dace49061f8c9618e0aa69286efaf67">04111</a> <span class="preprocessor">#define PWM_OSS_OSSH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWMH output of the channel 1 */</span>
<a name="l04112"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga45be524b44aa437dd5b450c73453673e">04112</a> <span class="preprocessor">#define PWM_OSS_OSSH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWMH output of the channel 2 */</span>
<a name="l04113"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gac3dd2a5be39e742b7fb03897a7469460">04113</a> <span class="preprocessor">#define PWM_OSS_OSSH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWMH output of the channel 3 */</span>
<a name="l04114"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaaf27227163d1b122a0851ec9e8ca8675">04114</a> <span class="preprocessor">#define PWM_OSS_OSSL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWML output of the channel 0 */</span>
<a name="l04115"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga7d2aa22a2ea9308f31791f9df7d568df">04115</a> <span class="preprocessor">#define PWM_OSS_OSSL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWML output of the channel 1 */</span>
<a name="l04116"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga17b4e9807df91f7e90f0137b1af1b411">04116</a> <span class="preprocessor">#define PWM_OSS_OSSL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWML output of the channel 2 */</span>
<a name="l04117"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga449887747a9e6596f5ae12b16018d485">04117</a> <span class="preprocessor">#define PWM_OSS_OSSL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_OSS) Output Selection Set for PWML output of the channel 3 */</span>
<a name="l04118"></a>04118 <span class="comment">/* -------- PWM_OSC : (PWM Offset: 0x50) PWM Output Selection Clear Register -------- */</span>
<a name="l04119"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga7e8bd8aaa8a760a9801f47dc4eec6303">04119</a> <span class="preprocessor">#define PWM_OSC_OSCH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWMH output of the channel 0 */</span>
<a name="l04120"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga27bd1571e08fa6f9365471735b389044">04120</a> <span class="preprocessor">#define PWM_OSC_OSCH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWMH output of the channel 1 */</span>
<a name="l04121"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga1636c8fa741f023032b2e32029ed7348">04121</a> <span class="preprocessor">#define PWM_OSC_OSCH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWMH output of the channel 2 */</span>
<a name="l04122"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga1655a5d0e0ec43389976542ca2cf1e86">04122</a> <span class="preprocessor">#define PWM_OSC_OSCH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWMH output of the channel 3 */</span>
<a name="l04123"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga806e103e8db2498f0bde225ca98c6c62">04123</a> <span class="preprocessor">#define PWM_OSC_OSCL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWML output of the channel 0 */</span>
<a name="l04124"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gacdf59242655abf415765e59bc22c1e3b">04124</a> <span class="preprocessor">#define PWM_OSC_OSCL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWML output of the channel 1 */</span>
<a name="l04125"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga24f8a22b816cc12034d75e9ad8c36cbd">04125</a> <span class="preprocessor">#define PWM_OSC_OSCL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWML output of the channel 2 */</span>
<a name="l04126"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga705966b35a8986fdd48a787130c95e18">04126</a> <span class="preprocessor">#define PWM_OSC_OSCL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_OSC) Output Selection Clear for PWML output of the channel 3 */</span>
<a name="l04127"></a>04127 <span class="comment">/* -------- PWM_OSSUPD : (PWM Offset: 0x54) PWM Output Selection Set Update Register -------- */</span>
<a name="l04128"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaaf27588b697195288e1645c01de1aa8a">04128</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWMH output of the channel 0 */</span>
<a name="l04129"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga2fb78ee3b72236f21a37dcf5c45f6347">04129</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWMH output of the channel 1 */</span>
<a name="l04130"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gabd9957d849685620c2b1386135c01bfe">04130</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWMH output of the channel 2 */</span>
<a name="l04131"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga205af3b8a9ec5ffab21ef4cb55df79bf">04131</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWMH output of the channel 3 */</span>
<a name="l04132"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gac35e76bcb2b7795022e5117eec690bfc">04132</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWML output of the channel 0 */</span>
<a name="l04133"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga3326e4bb5f84da296e7ac992ac029553">04133</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWML output of the channel 1 */</span>
<a name="l04134"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga3e9d15e834de3bb5db7f1549d86f1a57">04134</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWML output of the channel 2 */</span>
<a name="l04135"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga2e53b31cb8b3a9ce73db36088eb131f1">04135</a> <span class="preprocessor">#define PWM_OSSUPD_OSSUPL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_OSSUPD) Output Selection Set for PWML output of the channel 3 */</span>
<a name="l04136"></a>04136 <span class="comment">/* -------- PWM_OSCUPD : (PWM Offset: 0x58) PWM Output Selection Clear Update Register -------- */</span>
<a name="l04137"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaf19f80cf218be24bc6d033802d46735d">04137</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 0 */</span>
<a name="l04138"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga7520de992c0db573287f89908f651fa7">04138</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 1 */</span>
<a name="l04139"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga09453efb5b8e52407f7e5e822e427272">04139</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 2 */</span>
<a name="l04140"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga775e037072deb539a7e9f50a2b4b35b8">04140</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 3 */</span>
<a name="l04141"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaee4ddd7412fdfc47dfb81c44b81df30f">04141</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWML output of the channel 0 */</span>
<a name="l04142"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaec215d05bca7caec5091a8d90a7e777f">04142</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWML output of the channel 1 */</span>
<a name="l04143"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga193aa5a47d8158d172b4fb8a9d676a7c">04143</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWML output of the channel 2 */</span>
<a name="l04144"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga9a71cf7ec9223cf781b0684f601c4643">04144</a> <span class="preprocessor">#define PWM_OSCUPD_OSCUPL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_OSCUPD) Output Selection Clear for PWML output of the channel 3 */</span>
<a name="l04145"></a>04145 <span class="comment">/* -------- PWM_FMR : (PWM Offset: 0x5C) PWM Fault Mode Register -------- */</span>
<a name="l04146"></a>04146 <span class="preprocessor">#define PWM_FMR_FPOL_Pos 0</span>
<a name="l04147"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga68e0dfb24ebce067ba3f136672da8cbb">04147</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FMR_FPOL_Msk (0xffu &lt;&lt; PWM_FMR_FPOL_Pos) </span><span class="comment">/**&lt; \brief (PWM_FMR) Fault Polarity (fault input bit varies from 0 to 5) */</span>
<a name="l04148"></a>04148 <span class="preprocessor">#define PWM_FMR_FPOL(value) ((PWM_FMR_FPOL_Msk &amp; ((value) &lt;&lt; PWM_FMR_FPOL_Pos)))</span>
<a name="l04149"></a>04149 <span class="preprocessor"></span><span class="preprocessor">#define PWM_FMR_FMOD_Pos 8</span>
<a name="l04150"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga8e8048bcc1d303fea3232cebe782730f">04150</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FMR_FMOD_Msk (0xffu &lt;&lt; PWM_FMR_FMOD_Pos) </span><span class="comment">/**&lt; \brief (PWM_FMR) Fault Activation Mode (fault input bit varies from 0 to 5) */</span>
<a name="l04151"></a>04151 <span class="preprocessor">#define PWM_FMR_FMOD(value) ((PWM_FMR_FMOD_Msk &amp; ((value) &lt;&lt; PWM_FMR_FMOD_Pos)))</span>
<a name="l04152"></a>04152 <span class="preprocessor"></span><span class="preprocessor">#define PWM_FMR_FFIL_Pos 16</span>
<a name="l04153"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga3eb9a9873718d4de4ab8016c38a4fd30">04153</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FMR_FFIL_Msk (0xffu &lt;&lt; PWM_FMR_FFIL_Pos) </span><span class="comment">/**&lt; \brief (PWM_FMR) Fault Filtering (fault input bit varies from 0 to 5) */</span>
<a name="l04154"></a>04154 <span class="preprocessor">#define PWM_FMR_FFIL(value) ((PWM_FMR_FFIL_Msk &amp; ((value) &lt;&lt; PWM_FMR_FFIL_Pos)))</span>
<a name="l04155"></a>04155 <span class="preprocessor"></span><span class="comment">/* -------- PWM_FSR : (PWM Offset: 0x60) PWM Fault Status Register -------- */</span>
<a name="l04156"></a>04156 <span class="preprocessor">#define PWM_FSR_FIV_Pos 0</span>
<a name="l04157"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gab90ff794843da9f1701ae359a063c0e6">04157</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FSR_FIV_Msk (0xffu &lt;&lt; PWM_FSR_FIV_Pos) </span><span class="comment">/**&lt; \brief (PWM_FSR) Fault Input Value (fault input bit varies from 0 to 5) */</span>
<a name="l04158"></a>04158 <span class="preprocessor">#define PWM_FSR_FS_Pos 8</span>
<a name="l04159"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gabca73a5219e79e2cef1417d2085fc37a">04159</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FSR_FS_Msk (0xffu &lt;&lt; PWM_FSR_FS_Pos) </span><span class="comment">/**&lt; \brief (PWM_FSR) Fault Status (fault input bit varies from 0 to 5) */</span>
<a name="l04160"></a>04160 <span class="comment">/* -------- PWM_FCR : (PWM Offset: 0x64) PWM Fault Clear Register -------- */</span>
<a name="l04161"></a>04161 <span class="preprocessor">#define PWM_FCR_FCLR_Pos 0</span>
<a name="l04162"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga18b106c3333dda59d174be43cfa1f1cb">04162</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FCR_FCLR_Msk (0xffu &lt;&lt; PWM_FCR_FCLR_Pos) </span><span class="comment">/**&lt; \brief (PWM_FCR) Fault Clear (fault input bit varies from 0 to 5) */</span>
<a name="l04163"></a>04163 <span class="preprocessor">#define PWM_FCR_FCLR(value) ((PWM_FCR_FCLR_Msk &amp; ((value) &lt;&lt; PWM_FCR_FCLR_Pos)))</span>
<a name="l04164"></a>04164 <span class="preprocessor"></span><span class="comment">/* -------- PWM_FPV : (PWM Offset: 0x68) PWM Fault Protection Value Register -------- */</span>
<a name="l04165"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga52ac452ce064dca4d269fef9e5c7e4e6">04165</a> <span class="preprocessor">#define PWM_FPV_FPVH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_FPV) Fault Protection Value for PWMH output on channel 0 */</span>
<a name="l04166"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaa406ca24fe7babfdb55af840881fcc1f">04166</a> <span class="preprocessor">#define PWM_FPV_FPVH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_FPV) Fault Protection Value for PWMH output on channel 1 */</span>
<a name="l04167"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gad07f5953cf5b5fafac381f55d3ffb0a9">04167</a> <span class="preprocessor">#define PWM_FPV_FPVH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_FPV) Fault Protection Value for PWMH output on channel 2 */</span>
<a name="l04168"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaa720a27e9550c4c44ed1f6521822dcbe">04168</a> <span class="preprocessor">#define PWM_FPV_FPVH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_FPV) Fault Protection Value for PWMH output on channel 3 */</span>
<a name="l04169"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga1b449e705ccae7bf00053d0354e6fe12">04169</a> <span class="preprocessor">#define PWM_FPV_FPVL0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_FPV) Fault Protection Value for PWML output on channel 0 */</span>
<a name="l04170"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga5f83d9e504c1201f5931e351bf30bc5b">04170</a> <span class="preprocessor">#define PWM_FPV_FPVL1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_FPV) Fault Protection Value for PWML output on channel 1 */</span>
<a name="l04171"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga030ea07087e4890e1e41ab6206ed16bf">04171</a> <span class="preprocessor">#define PWM_FPV_FPVL2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_FPV) Fault Protection Value for PWML output on channel 2 */</span>
<a name="l04172"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga67cd2978c481b43ed8107bfea17c567c">04172</a> <span class="preprocessor">#define PWM_FPV_FPVL3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PWM_FPV) Fault Protection Value for PWML output on channel 3 */</span>
<a name="l04173"></a>04173 <span class="comment">/* -------- PWM_FPE : (PWM Offset: 0x6C) PWM Fault Protection Enable Register -------- */</span>
<a name="l04174"></a>04174 <span class="preprocessor">#define PWM_FPE_FPE0_Pos 0</span>
<a name="l04175"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga883b1a6b32d3255fe62e1e584659cb30">04175</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE0_Msk (0xffu &lt;&lt; PWM_FPE_FPE0_Pos) </span><span class="comment">/**&lt; \brief (PWM_FPE) Fault Protection Enable for channel 0 (fault input bit varies from 0 to 5) */</span>
<a name="l04176"></a>04176 <span class="preprocessor">#define PWM_FPE_FPE0(value) ((PWM_FPE_FPE0_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE0_Pos)))</span>
<a name="l04177"></a>04177 <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE1_Pos 8</span>
<a name="l04178"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga41c1d32975b17740532d30eb42912879">04178</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE1_Msk (0xffu &lt;&lt; PWM_FPE_FPE1_Pos) </span><span class="comment">/**&lt; \brief (PWM_FPE) Fault Protection Enable for channel 1 (fault input bit varies from 0 to 5) */</span>
<a name="l04179"></a>04179 <span class="preprocessor">#define PWM_FPE_FPE1(value) ((PWM_FPE_FPE1_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE1_Pos)))</span>
<a name="l04180"></a>04180 <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE2_Pos 16</span>
<a name="l04181"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga3dbe9d68d6f74bdebf54e40585180117">04181</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE2_Msk (0xffu &lt;&lt; PWM_FPE_FPE2_Pos) </span><span class="comment">/**&lt; \brief (PWM_FPE) Fault Protection Enable for channel 2 (fault input bit varies from 0 to 5) */</span>
<a name="l04182"></a>04182 <span class="preprocessor">#define PWM_FPE_FPE2(value) ((PWM_FPE_FPE2_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE2_Pos)))</span>
<a name="l04183"></a>04183 <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE3_Pos 24</span>
<a name="l04184"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaca9a5e5dcb472caf52d3c2c8b0321657">04184</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FPE_FPE3_Msk (0xffu &lt;&lt; PWM_FPE_FPE3_Pos) </span><span class="comment">/**&lt; \brief (PWM_FPE) Fault Protection Enable for channel 3 (fault input bit varies from 0 to 5) */</span>
<a name="l04185"></a>04185 <span class="preprocessor">#define PWM_FPE_FPE3(value) ((PWM_FPE_FPE3_Msk &amp; ((value) &lt;&lt; PWM_FPE_FPE3_Pos)))</span>
<a name="l04186"></a>04186 <span class="preprocessor"></span><span class="comment">/* -------- PWM_EL0MR : (PWM Offset: 0x7C) PWM Event Line 0 Mode Register -------- */</span>
<a name="l04187"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga30ecd36f05f20a0b86aa31c30af0d83a">04187</a> <span class="preprocessor">#define PWM_EL0MR_CSEL0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_EL0MR) Comparison 0 Selection */</span>
<a name="l04188"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga0d4a68993f48467da9ff0fb47e8a255a">04188</a> <span class="preprocessor">#define PWM_EL0MR_CSEL1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_EL0MR) Comparison 1 Selection */</span>
<a name="l04189"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga4edc137e272926afa5b66ec922267902">04189</a> <span class="preprocessor">#define PWM_EL0MR_CSEL2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_EL0MR) Comparison 2 Selection */</span>
<a name="l04190"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaefe356a920af1f5494301021c7e34805">04190</a> <span class="preprocessor">#define PWM_EL0MR_CSEL3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_EL0MR) Comparison 3 Selection */</span>
<a name="l04191"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gadef0f6dc08a6d90045c37d2189c24f6c">04191</a> <span class="preprocessor">#define PWM_EL0MR_CSEL4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PWM_EL0MR) Comparison 4 Selection */</span>
<a name="l04192"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gab308f526722d5d06227da10ee683132d">04192</a> <span class="preprocessor">#define PWM_EL0MR_CSEL5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PWM_EL0MR) Comparison 5 Selection */</span>
<a name="l04193"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gab77505cebb9820b4fe5ccdd29ec9340f">04193</a> <span class="preprocessor">#define PWM_EL0MR_CSEL6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PWM_EL0MR) Comparison 6 Selection */</span>
<a name="l04194"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga8c859b587c281c31872cce571feb3d99">04194</a> <span class="preprocessor">#define PWM_EL0MR_CSEL7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PWM_EL0MR) Comparison 7 Selection */</span>
<a name="l04195"></a>04195 <span class="comment">/* -------- PWM_EL1MR : (PWM Offset: 0x80) PWM Event Line 1 Mode Register -------- */</span>
<a name="l04196"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga366ce97fd324ba6591ed084d2031b0e2">04196</a> <span class="preprocessor">#define PWM_EL1MR_CSEL0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_EL1MR) Comparison 0 Selection */</span>
<a name="l04197"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga249d23269b753979684017f45b5d1805">04197</a> <span class="preprocessor">#define PWM_EL1MR_CSEL1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_EL1MR) Comparison 1 Selection */</span>
<a name="l04198"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga97e8b56a16d844384f5c3b9692a02983">04198</a> <span class="preprocessor">#define PWM_EL1MR_CSEL2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_EL1MR) Comparison 2 Selection */</span>
<a name="l04199"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga49e8737f17bbe50ff4a8453828615227">04199</a> <span class="preprocessor">#define PWM_EL1MR_CSEL3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_EL1MR) Comparison 3 Selection */</span>
<a name="l04200"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gacdcb6dfb9270af3229c34f44516fae28">04200</a> <span class="preprocessor">#define PWM_EL1MR_CSEL4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PWM_EL1MR) Comparison 4 Selection */</span>
<a name="l04201"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga6e716402ce86b3e9e94028ebf7aee4e1">04201</a> <span class="preprocessor">#define PWM_EL1MR_CSEL5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PWM_EL1MR) Comparison 5 Selection */</span>
<a name="l04202"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gab2dc9bff192127330da5834c421ee573">04202</a> <span class="preprocessor">#define PWM_EL1MR_CSEL6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PWM_EL1MR) Comparison 6 Selection */</span>
<a name="l04203"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga89ed9d3dcc3fe475b9e8eee016e95289">04203</a> <span class="preprocessor">#define PWM_EL1MR_CSEL7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PWM_EL1MR) Comparison 7 Selection */</span>
<a name="l04204"></a>04204 <span class="comment">/* -------- PWM_SMMR : (PWM Offset: 0xB0) PWM Stepper Motor Mode Register -------- */</span>
<a name="l04205"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaf1518a1da5a4c1b5d32067575f8a739d">04205</a> <span class="preprocessor">#define PWM_SMMR_GCEN0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_SMMR) Gray Count ENable */</span>
<a name="l04206"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gada70734e4809b9886a051c44ae10bdea">04206</a> <span class="preprocessor">#define PWM_SMMR_GCEN1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_SMMR) Gray Count ENable */</span>
<a name="l04207"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga761056425aa02bd82bc39edfd3c0be2a">04207</a> <span class="preprocessor">#define PWM_SMMR_DOWN0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_SMMR) DOWN Count */</span>
<a name="l04208"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga9fac8e2f4988eb9487755679b524baea">04208</a> <span class="preprocessor">#define PWM_SMMR_DOWN1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_SMMR) DOWN Count */</span>
<a name="l04209"></a>04209 <span class="comment">/* -------- PWM_WPCR : (PWM Offset: 0xE4) PWM Write Protect Control Register -------- */</span>
<a name="l04210"></a>04210 <span class="preprocessor">#define PWM_WPCR_WPCMD_Pos 0</span>
<a name="l04211"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga5808d6cf04c4e5212002b099d4005be7">04211</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_WPCR_WPCMD_Msk (0x3u &lt;&lt; PWM_WPCR_WPCMD_Pos) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protect Command */</span>
<a name="l04212"></a>04212 <span class="preprocessor">#define PWM_WPCR_WPCMD(value) ((PWM_WPCR_WPCMD_Msk &amp; ((value) &lt;&lt; PWM_WPCR_WPCMD_Pos)))</span>
<a name="l04213"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gafa18dd34b9952720314eaac4d894f935">04213</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_WPCR_WPRG0 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protect Register Group 0 */</span>
<a name="l04214"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga22bbd2f5f339ce837464c918b42947e4">04214</a> <span class="preprocessor">#define PWM_WPCR_WPRG1 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protect Register Group 1 */</span>
<a name="l04215"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gac162ea420e73732f2377033303f5513e">04215</a> <span class="preprocessor">#define PWM_WPCR_WPRG2 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protect Register Group 2 */</span>
<a name="l04216"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga2459c32b0e27b05eacfdd943c706fad5">04216</a> <span class="preprocessor">#define PWM_WPCR_WPRG3 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protect Register Group 3 */</span>
<a name="l04217"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga76c582a235a049238238cde31dffd8ed">04217</a> <span class="preprocessor">#define PWM_WPCR_WPRG4 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protect Register Group 4 */</span>
<a name="l04218"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaa3d7f99067043f6c0384045de15cefe2">04218</a> <span class="preprocessor">#define PWM_WPCR_WPRG5 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protect Register Group 5 */</span>
<a name="l04219"></a>04219 <span class="preprocessor">#define PWM_WPCR_WPKEY_Pos 8</span>
<a name="l04220"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gac53d9a5deef4b7978ed39cb2195ceb91">04220</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_WPCR_WPKEY_Msk (0xffffffu &lt;&lt; PWM_WPCR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (PWM_WPCR) Write Protect Key */</span>
<a name="l04221"></a>04221 <span class="preprocessor">#define PWM_WPCR_WPKEY(value) ((PWM_WPCR_WPKEY_Msk &amp; ((value) &lt;&lt; PWM_WPCR_WPKEY_Pos)))</span>
<a name="l04222"></a>04222 <span class="preprocessor"></span><span class="comment">/* -------- PWM_WPSR : (PWM Offset: 0xE8) PWM Write Protect Status Register -------- */</span>
<a name="l04223"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga559d91595e9dc987ce9b85428625ec37">04223</a> <span class="preprocessor">#define PWM_WPSR_WPSWS0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect SW Status */</span>
<a name="l04224"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga46c2d89aefda18e6d8a2fbf9233c8002">04224</a> <span class="preprocessor">#define PWM_WPSR_WPSWS1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect SW Status */</span>
<a name="l04225"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga232173f80b5d95a0dc3f3e3ed98973de">04225</a> <span class="preprocessor">#define PWM_WPSR_WPSWS2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect SW Status */</span>
<a name="l04226"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gab2c27c13adebee1cdd31dfe24d11d747">04226</a> <span class="preprocessor">#define PWM_WPSR_WPSWS3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect SW Status */</span>
<a name="l04227"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga5d1554655175492c6bf1cc86448650ef">04227</a> <span class="preprocessor">#define PWM_WPSR_WPSWS4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect SW Status */</span>
<a name="l04228"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga0768cfcf47672715e0123a7fb345e3c8">04228</a> <span class="preprocessor">#define PWM_WPSR_WPSWS5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect SW Status */</span>
<a name="l04229"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga8d57bf1b1bfac2bf2e2e752c5175df37">04229</a> <span class="preprocessor">#define PWM_WPSR_WPVS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect Violation Status */</span>
<a name="l04230"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga92af4f31403a7b45edfd344b249ff40e">04230</a> <span class="preprocessor">#define PWM_WPSR_WPHWS0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect HW Status */</span>
<a name="l04231"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga0356fdd944bdf6354e5bd9ae32517b67">04231</a> <span class="preprocessor">#define PWM_WPSR_WPHWS1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect HW Status */</span>
<a name="l04232"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga7a12e5a417e07a06c23cba3e64b3ab6e">04232</a> <span class="preprocessor">#define PWM_WPSR_WPHWS2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect HW Status */</span>
<a name="l04233"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae30c95e1f9f0698094737ff0d0148ae0">04233</a> <span class="preprocessor">#define PWM_WPSR_WPHWS3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect HW Status */</span>
<a name="l04234"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga70f5378f620fbaebd02aedb7ef54c5fb">04234</a> <span class="preprocessor">#define PWM_WPSR_WPHWS4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect HW Status */</span>
<a name="l04235"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga3b73f74236c8fefeb78205a385c9a895">04235</a> <span class="preprocessor">#define PWM_WPSR_WPHWS5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect HW Status */</span>
<a name="l04236"></a>04236 <span class="preprocessor">#define PWM_WPSR_WPVSRC_Pos 16</span>
<a name="l04237"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gac48a1ab59a4e311dbdd1abba533a1ef2">04237</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; PWM_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (PWM_WPSR) Write Protect Violation Source */</span>
<a name="l04238"></a>04238 <span class="comment">/* -------- PWM_RPR : (PWM Offset: 0x100) Receive Pointer Register -------- */</span>
<a name="l04239"></a>04239 <span class="preprocessor">#define PWM_RPR_RXPTR_Pos 0</span>
<a name="l04240"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga4b027adba7f2b1f6e661ae6cc1217855">04240</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; PWM_RPR_RXPTR_Pos) </span><span class="comment">/**&lt; \brief (PWM_RPR) Receive Pointer Register */</span>
<a name="l04241"></a>04241 <span class="preprocessor">#define PWM_RPR_RXPTR(value) ((PWM_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; PWM_RPR_RXPTR_Pos)))</span>
<a name="l04242"></a>04242 <span class="preprocessor"></span><span class="comment">/* -------- PWM_RCR : (PWM Offset: 0x104) Receive Counter Register -------- */</span>
<a name="l04243"></a>04243 <span class="preprocessor">#define PWM_RCR_RXCTR_Pos 0</span>
<a name="l04244"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga250b52e3180d473a0bfa3d018d5ae292">04244</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_RCR_RXCTR_Msk (0xffffu &lt;&lt; PWM_RCR_RXCTR_Pos) </span><span class="comment">/**&lt; \brief (PWM_RCR) Receive Counter Register */</span>
<a name="l04245"></a>04245 <span class="preprocessor">#define PWM_RCR_RXCTR(value) ((PWM_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; PWM_RCR_RXCTR_Pos)))</span>
<a name="l04246"></a>04246 <span class="preprocessor"></span><span class="comment">/* -------- PWM_TPR : (PWM Offset: 0x108) Transmit Pointer Register -------- */</span>
<a name="l04247"></a>04247 <span class="preprocessor">#define PWM_TPR_TXPTR_Pos 0</span>
<a name="l04248"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga84a5a6e4249705ac950ffd63cb133bec">04248</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; PWM_TPR_TXPTR_Pos) </span><span class="comment">/**&lt; \brief (PWM_TPR) Transmit Counter Register */</span>
<a name="l04249"></a>04249 <span class="preprocessor">#define PWM_TPR_TXPTR(value) ((PWM_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; PWM_TPR_TXPTR_Pos)))</span>
<a name="l04250"></a>04250 <span class="preprocessor"></span><span class="comment">/* -------- PWM_TCR : (PWM Offset: 0x10C) Transmit Counter Register -------- */</span>
<a name="l04251"></a>04251 <span class="preprocessor">#define PWM_TCR_TXCTR_Pos 0</span>
<a name="l04252"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gafcc1ad1dbc2a00929ea7f339ad0f2e48">04252</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_TCR_TXCTR_Msk (0xffffu &lt;&lt; PWM_TCR_TXCTR_Pos) </span><span class="comment">/**&lt; \brief (PWM_TCR) Transmit Counter Register */</span>
<a name="l04253"></a>04253 <span class="preprocessor">#define PWM_TCR_TXCTR(value) ((PWM_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; PWM_TCR_TXCTR_Pos)))</span>
<a name="l04254"></a>04254 <span class="preprocessor"></span><span class="comment">/* -------- PWM_RNPR : (PWM Offset: 0x110) Receive Next Pointer Register -------- */</span>
<a name="l04255"></a>04255 <span class="preprocessor">#define PWM_RNPR_RXNPTR_Pos 0</span>
<a name="l04256"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaf38639b519544497f431cd77dc428b97">04256</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; PWM_RNPR_RXNPTR_Pos) </span><span class="comment">/**&lt; \brief (PWM_RNPR) Receive Next Pointer */</span>
<a name="l04257"></a>04257 <span class="preprocessor">#define PWM_RNPR_RXNPTR(value) ((PWM_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; PWM_RNPR_RXNPTR_Pos)))</span>
<a name="l04258"></a>04258 <span class="preprocessor"></span><span class="comment">/* -------- PWM_RNCR : (PWM Offset: 0x114) Receive Next Counter Register -------- */</span>
<a name="l04259"></a>04259 <span class="preprocessor">#define PWM_RNCR_RXNCTR_Pos 0</span>
<a name="l04260"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaac9a94c8982c3e461fd590b68dc57c55">04260</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; PWM_RNCR_RXNCTR_Pos) </span><span class="comment">/**&lt; \brief (PWM_RNCR) Receive Next Counter */</span>
<a name="l04261"></a>04261 <span class="preprocessor">#define PWM_RNCR_RXNCTR(value) ((PWM_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; PWM_RNCR_RXNCTR_Pos)))</span>
<a name="l04262"></a>04262 <span class="preprocessor"></span><span class="comment">/* -------- PWM_TNPR : (PWM Offset: 0x118) Transmit Next Pointer Register -------- */</span>
<a name="l04263"></a>04263 <span class="preprocessor">#define PWM_TNPR_TXNPTR_Pos 0</span>
<a name="l04264"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gadbc6f5712ef4476f930551d388988326">04264</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; PWM_TNPR_TXNPTR_Pos) </span><span class="comment">/**&lt; \brief (PWM_TNPR) Transmit Next Pointer */</span>
<a name="l04265"></a>04265 <span class="preprocessor">#define PWM_TNPR_TXNPTR(value) ((PWM_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; PWM_TNPR_TXNPTR_Pos)))</span>
<a name="l04266"></a>04266 <span class="preprocessor"></span><span class="comment">/* -------- PWM_TNCR : (PWM Offset: 0x11C) Transmit Next Counter Register -------- */</span>
<a name="l04267"></a>04267 <span class="preprocessor">#define PWM_TNCR_TXNCTR_Pos 0</span>
<a name="l04268"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaf396cdf840911f597fb39a4709a82e91">04268</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; PWM_TNCR_TXNCTR_Pos) </span><span class="comment">/**&lt; \brief (PWM_TNCR) Transmit Counter Next */</span>
<a name="l04269"></a>04269 <span class="preprocessor">#define PWM_TNCR_TXNCTR(value) ((PWM_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; PWM_TNCR_TXNCTR_Pos)))</span>
<a name="l04270"></a>04270 <span class="preprocessor"></span><span class="comment">/* -------- PWM_PTCR : (PWM Offset: 0x120) Transfer Control Register -------- */</span>
<a name="l04271"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga445115e0d397edff33d41e2510b450fb">04271</a> <span class="preprocessor">#define PWM_PTCR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_PTCR) Receiver Transfer Enable */</span>
<a name="l04272"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaaf79353ee0db9ae2664265b679af8d3b">04272</a> <span class="preprocessor">#define PWM_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_PTCR) Receiver Transfer Disable */</span>
<a name="l04273"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gad69977ee8611b0dd1307082c40e0b3bc">04273</a> <span class="preprocessor">#define PWM_PTCR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_PTCR) Transmitter Transfer Enable */</span>
<a name="l04274"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga70554b6ded2744f8d32269e698bb53d9">04274</a> <span class="preprocessor">#define PWM_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_PTCR) Transmitter Transfer Disable */</span>
<a name="l04275"></a>04275 <span class="comment">/* -------- PWM_PTSR : (PWM Offset: 0x124) Transfer Status Register -------- */</span>
<a name="l04276"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga7ddcd24c37d2d6239c3c7c2a06833c89">04276</a> <span class="preprocessor">#define PWM_PTSR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_PTSR) Receiver Transfer Enable */</span>
<a name="l04277"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gabb10fb15a8e51b25b72e730b4ccf4613">04277</a> <span class="preprocessor">#define PWM_PTSR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_PTSR) Transmitter Transfer Enable */</span>
<a name="l04278"></a>04278 <span class="comment">/* -------- PWM_CMPxV : (PWM Offset: N/A) PWM Comparison 0 Value Register -------- */</span>
<a name="l04279"></a>04279 <span class="preprocessor">#define PWM_CMPxV_CV_Pos 0</span>
<a name="l04280"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga9fa989c40a9578413aceddc6472d6168">04280</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxV_CV_Msk (0xffffffu &lt;&lt; PWM_CMPxV_CV_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPxV) Comparison x Value */</span>
<a name="l04281"></a>04281 <span class="preprocessor">#define PWM_CMPxV_CV(value) ((PWM_CMPxV_CV_Msk &amp; ((value) &lt;&lt; PWM_CMPxV_CV_Pos)))</span>
<a name="l04282"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga0f3894be824816bbef2b917236521ab8">04282</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxV_CVM (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CMPxV) Comparison x Value Mode */</span>
<a name="l04283"></a>04283 <span class="comment">/* -------- PWM_CMPxVUPD : (PWM Offset: N/A) PWM Comparison 0 Value Update Register -------- */</span>
<a name="l04284"></a>04284 <span class="preprocessor">#define PWM_CMPxVUPD_CVUPD_Pos 0</span>
<a name="l04285"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gac66226ce861e27053f405dfb3400fd91">04285</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxVUPD_CVUPD_Msk (0xffffffu &lt;&lt; PWM_CMPxVUPD_CVUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPxVUPD) Comparison x Value Update */</span>
<a name="l04286"></a>04286 <span class="preprocessor">#define PWM_CMPxVUPD_CVUPD(value) ((PWM_CMPxVUPD_CVUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPxVUPD_CVUPD_Pos)))</span>
<a name="l04287"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga055443a3a5a40a50b2ad7cc83112a492">04287</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxVUPD_CVMUPD (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_CMPxVUPD) Comparison x Value Mode Update */</span>
<a name="l04288"></a>04288 <span class="comment">/* -------- PWM_CMPxM : (PWM Offset: N/A) PWM Comparison 0 Mode Register -------- */</span>
<a name="l04289"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae065479561a45d7acfaaa2899ba9d410">04289</a> <span class="preprocessor">#define PWM_CMPxM_CEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMPxM) Comparison x Enable */</span>
<a name="l04290"></a>04290 <span class="preprocessor">#define PWM_CMPxM_CTR_Pos 4</span>
<a name="l04291"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga9adacd051403ba0541bf74cafe9255b8">04291</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxM_CTR_Msk (0xfu &lt;&lt; PWM_CMPxM_CTR_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPxM) Comparison x Trigger */</span>
<a name="l04292"></a>04292 <span class="preprocessor">#define PWM_CMPxM_CTR(value) ((PWM_CMPxM_CTR_Msk &amp; ((value) &lt;&lt; PWM_CMPxM_CTR_Pos)))</span>
<a name="l04293"></a>04293 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxM_CPR_Pos 8</span>
<a name="l04294"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga9ab8a80f1d0d5ece054aad5a9d62ed53">04294</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxM_CPR_Msk (0xfu &lt;&lt; PWM_CMPxM_CPR_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPxM) Comparison x Period */</span>
<a name="l04295"></a>04295 <span class="preprocessor">#define PWM_CMPxM_CPR(value) ((PWM_CMPxM_CPR_Msk &amp; ((value) &lt;&lt; PWM_CMPxM_CPR_Pos)))</span>
<a name="l04296"></a>04296 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxM_CPRCNT_Pos 12</span>
<a name="l04297"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga98a58ae81e795c82e9de32b436e5fa33">04297</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxM_CPRCNT_Msk (0xfu &lt;&lt; PWM_CMPxM_CPRCNT_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPxM) Comparison x Period Counter */</span>
<a name="l04298"></a>04298 <span class="preprocessor">#define PWM_CMPxM_CPRCNT(value) ((PWM_CMPxM_CPRCNT_Msk &amp; ((value) &lt;&lt; PWM_CMPxM_CPRCNT_Pos)))</span>
<a name="l04299"></a>04299 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxM_CUPR_Pos 16</span>
<a name="l04300"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga0edc05c587d5aa2d176544c3bbd42a00">04300</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxM_CUPR_Msk (0xfu &lt;&lt; PWM_CMPxM_CUPR_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPxM) Comparison x Update Period */</span>
<a name="l04301"></a>04301 <span class="preprocessor">#define PWM_CMPxM_CUPR(value) ((PWM_CMPxM_CUPR_Msk &amp; ((value) &lt;&lt; PWM_CMPxM_CUPR_Pos)))</span>
<a name="l04302"></a>04302 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxM_CUPRCNT_Pos 20</span>
<a name="l04303"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gad53c6ac031838d5ba00171af1783d325">04303</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxM_CUPRCNT_Msk (0xfu &lt;&lt; PWM_CMPxM_CUPRCNT_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPxM) Comparison x Update Period Counter */</span>
<a name="l04304"></a>04304 <span class="preprocessor">#define PWM_CMPxM_CUPRCNT(value) ((PWM_CMPxM_CUPRCNT_Msk &amp; ((value) &lt;&lt; PWM_CMPxM_CUPRCNT_Pos)))</span>
<a name="l04305"></a>04305 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CMPxMUPD : (PWM Offset: N/A) PWM Comparison 0 Mode Update Register -------- */</span>
<a name="l04306"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga4e78f5738782a20af2f3db81f12ccc1d">04306</a> <span class="preprocessor">#define PWM_CMPxMUPD_CENUPD (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMPxMUPD) Comparison x Enable Update */</span>
<a name="l04307"></a>04307 <span class="preprocessor">#define PWM_CMPxMUPD_CTRUPD_Pos 4</span>
<a name="l04308"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga1048db34956516ba0d7c975f68c6d609">04308</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxMUPD_CTRUPD_Msk (0xfu &lt;&lt; PWM_CMPxMUPD_CTRUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPxMUPD) Comparison x Trigger Update */</span>
<a name="l04309"></a>04309 <span class="preprocessor">#define PWM_CMPxMUPD_CTRUPD(value) ((PWM_CMPxMUPD_CTRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPxMUPD_CTRUPD_Pos)))</span>
<a name="l04310"></a>04310 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxMUPD_CPRUPD_Pos 8</span>
<a name="l04311"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga0282dfb929729d84e9a9618ec7961481">04311</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxMUPD_CPRUPD_Msk (0xfu &lt;&lt; PWM_CMPxMUPD_CPRUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPxMUPD) Comparison x Period Update */</span>
<a name="l04312"></a>04312 <span class="preprocessor">#define PWM_CMPxMUPD_CPRUPD(value) ((PWM_CMPxMUPD_CPRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPxMUPD_CPRUPD_Pos)))</span>
<a name="l04313"></a>04313 <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxMUPD_CUPRUPD_Pos 16</span>
<a name="l04314"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaae142ff3954c1978d715489450f2a9b7">04314</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMPxMUPD_CUPRUPD_Msk (0xfu &lt;&lt; PWM_CMPxMUPD_CUPRUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMPxMUPD) Comparison x Update Period Update */</span>
<a name="l04315"></a>04315 <span class="preprocessor">#define PWM_CMPxMUPD_CUPRUPD(value) ((PWM_CMPxMUPD_CUPRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPxMUPD_CUPRUPD_Pos)))</span>
<a name="l04316"></a>04316 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CMR : (PWM Offset: N/A) PWM Channel Mode Register -------- */</span>
<a name="l04317"></a>04317 <span class="preprocessor">#define PWM_CMR_CPRE_Pos 0</span>
<a name="l04318"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaa7cd448e4b8d4338768b6d3c01087a35">04318</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMR_CPRE_Msk (0xfu &lt;&lt; PWM_CMR_CPRE_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMR) Channel Pre-scaler */</span>
<a name="l04319"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga5d3f3920d928ba2aa52de186a445d0f4">04319</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) MCK */</span>
<a name="l04320"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga37ce0b9a18a244345e0bfa53ca090dae">04320</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_2 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) MCK/2 */</span>
<a name="l04321"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaa64626b14684edb5448046b2ba3ddcdf">04321</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_4 (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) MCK/4 */</span>
<a name="l04322"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae7938e69e6d1c6f171c8f0cc14c18f61">04322</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_8 (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) MCK/8 */</span>
<a name="l04323"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga891db67f708bac4e03b331dbe2b9b736">04323</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_16 (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) MCK/16 */</span>
<a name="l04324"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gab46686466d77516d464299debf2704d1">04324</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_32 (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) MCK/32 */</span>
<a name="l04325"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gabf069ffac1c8b10527ca0aa9172007f7">04325</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_64 (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) MCK/64 */</span>
<a name="l04326"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga6a10a7bb26e066c5898b0e543488c024">04326</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_128 (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) MCK/128 */</span>
<a name="l04327"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga9225f1847a5fd90ee574dcb2621d1837">04327</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_256 (0x8u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) MCK/256 */</span>
<a name="l04328"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gab1f378d7d346306ac6c6db37fcbf3a4e">04328</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_512 (0x9u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) MCK/512 */</span>
<a name="l04329"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gafaead3bc15fbccd0c23d23c9f357c33e">04329</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_1024 (0xAu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) MCK/1024 */</span>
<a name="l04330"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga4d223c49a018c24d014485f9c51fdceb">04330</a> <span class="preprocessor">#define   PWM_CMR_CPRE_CKA (0xBu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) CLKA */</span>
<a name="l04331"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gadbb1507ec41178ef809d9f468db16175">04331</a> <span class="preprocessor">#define   PWM_CMR_CPRE_CKB (0xCu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) CLKB */</span>
<a name="l04332"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga389acb2fd3cb962a815dc9bebf0d8c3b">04332</a> <span class="preprocessor">#define PWM_CMR_CALG (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CMR) Channel Alignment */</span>
<a name="l04333"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaaf63b55ca5a5fca06ef63e14542b6d80">04333</a> <span class="preprocessor">#define PWM_CMR_CPOL (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_CMR) Channel Polarity */</span>
<a name="l04334"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga0bb07f5754d14efb326e0a4a6d0d275c">04334</a> <span class="preprocessor">#define PWM_CMR_CES (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PWM_CMR) Counter Event Selection */</span>
<a name="l04335"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga10f3a5ee3f69d0a8a1c74b8d439b0383">04335</a> <span class="preprocessor">#define PWM_CMR_DTE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_CMR) Dead-Time Generator Enable */</span>
<a name="l04336"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaab717ec6a8d10c26426079bd5f86e9b2">04336</a> <span class="preprocessor">#define PWM_CMR_DTHI (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PWM_CMR) Dead-Time PWMHx Output Inverted */</span>
<a name="l04337"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaa403af8b6427a80c569435793bc32a30">04337</a> <span class="preprocessor">#define PWM_CMR_DTLI (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PWM_CMR) Dead-Time PWMLx Output Inverted */</span>
<a name="l04338"></a>04338 <span class="comment">/* -------- PWM_CDTY : (PWM Offset: N/A) PWM Channel Duty Cycle Register -------- */</span>
<a name="l04339"></a>04339 <span class="preprocessor">#define PWM_CDTY_CDTY_Pos 0</span>
<a name="l04340"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaed15d16af3f59ccddcf4f629ea3c5852">04340</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CDTY_CDTY_Msk (0xffffffu &lt;&lt; PWM_CDTY_CDTY_Pos) </span><span class="comment">/**&lt; \brief (PWM_CDTY) Channel Duty-Cycle */</span>
<a name="l04341"></a>04341 <span class="preprocessor">#define PWM_CDTY_CDTY(value) ((PWM_CDTY_CDTY_Msk &amp; ((value) &lt;&lt; PWM_CDTY_CDTY_Pos)))</span>
<a name="l04342"></a>04342 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CDTYUPD : (PWM Offset: N/A) PWM Channel Duty Cycle Update Register -------- */</span>
<a name="l04343"></a>04343 <span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD_Pos 0</span>
<a name="l04344"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga4744918a2d9e85d39bfc066b0d9a6e3c">04344</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD_Msk (0xffffffu &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CDTYUPD) Channel Duty-Cycle Update */</span>
<a name="l04345"></a>04345 <span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD(value) ((PWM_CDTYUPD_CDTYUPD_Msk &amp; ((value) &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos)))</span>
<a name="l04346"></a>04346 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CPRD : (PWM Offset: N/A) PWM Channel Period Register -------- */</span>
<a name="l04347"></a>04347 <span class="preprocessor">#define PWM_CPRD_CPRD_Pos 0</span>
<a name="l04348"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gae5af6b617a5d5e4da51ade21024e340d">04348</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRD_CPRD_Msk (0xffffffu &lt;&lt; PWM_CPRD_CPRD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CPRD) Channel Period */</span>
<a name="l04349"></a>04349 <span class="preprocessor">#define PWM_CPRD_CPRD(value) ((PWM_CPRD_CPRD_Msk &amp; ((value) &lt;&lt; PWM_CPRD_CPRD_Pos)))</span>
<a name="l04350"></a>04350 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CPRDUPD : (PWM Offset: N/A) PWM Channel Period Update Register -------- */</span>
<a name="l04351"></a>04351 <span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD_Pos 0</span>
<a name="l04352"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga1fdc0c18ef2194e73b094365eb792fd2">04352</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD_Msk (0xffffffu &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CPRDUPD) Channel Period Update */</span>
<a name="l04353"></a>04353 <span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD(value) ((PWM_CPRDUPD_CPRDUPD_Msk &amp; ((value) &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos)))</span>
<a name="l04354"></a>04354 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CCNT : (PWM Offset: N/A) PWM Channel Counter Register -------- */</span>
<a name="l04355"></a>04355 <span class="preprocessor">#define PWM_CCNT_CNT_Pos 0</span>
<a name="l04356"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga50ad77e55d2813cbaa887a2c3c3dac77">04356</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CCNT_CNT_Msk (0xffffffu &lt;&lt; PWM_CCNT_CNT_Pos) </span><span class="comment">/**&lt; \brief (PWM_CCNT) Channel Counter Register */</span>
<a name="l04357"></a>04357 <span class="comment">/* -------- PWM_DT : (PWM Offset: N/A) PWM Channel Dead Time Register -------- */</span>
<a name="l04358"></a>04358 <span class="preprocessor">#define PWM_DT_DTH_Pos 0</span>
<a name="l04359"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#gaa2d5f3ed5aa973fb64575d526a76d299">04359</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_DT_DTH_Msk (0xffffu &lt;&lt; PWM_DT_DTH_Pos) </span><span class="comment">/**&lt; \brief (PWM_DT) Dead-Time Value for PWMHx Output */</span>
<a name="l04360"></a>04360 <span class="preprocessor">#define PWM_DT_DTH(value) ((PWM_DT_DTH_Msk &amp; ((value) &lt;&lt; PWM_DT_DTH_Pos)))</span>
<a name="l04361"></a>04361 <span class="preprocessor"></span><span class="preprocessor">#define PWM_DT_DTL_Pos 16</span>
<a name="l04362"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga94a24dbb50ac3be38a85033a53f91b65">04362</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_DT_DTL_Msk (0xffffu &lt;&lt; PWM_DT_DTL_Pos) </span><span class="comment">/**&lt; \brief (PWM_DT) Dead-Time Value for PWMLx Output */</span>
<a name="l04363"></a>04363 <span class="preprocessor">#define PWM_DT_DTL(value) ((PWM_DT_DTL_Msk &amp; ((value) &lt;&lt; PWM_DT_DTL_Pos)))</span>
<a name="l04364"></a>04364 <span class="preprocessor"></span><span class="comment">/* -------- PWM_DTUPD : (PWM Offset: N/A) PWM Channel Dead Time Update Register -------- */</span>
<a name="l04365"></a>04365 <span class="preprocessor">#define PWM_DTUPD_DTHUPD_Pos 0</span>
<a name="l04366"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga57ae02641d423c938151d286815103df">04366</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_DTUPD_DTHUPD_Msk (0xffffu &lt;&lt; PWM_DTUPD_DTHUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_DTUPD) Dead-Time Value Update for PWMHx Output */</span>
<a name="l04367"></a>04367 <span class="preprocessor">#define PWM_DTUPD_DTHUPD(value) ((PWM_DTUPD_DTHUPD_Msk &amp; ((value) &lt;&lt; PWM_DTUPD_DTHUPD_Pos)))</span>
<a name="l04368"></a>04368 <span class="preprocessor"></span><span class="preprocessor">#define PWM_DTUPD_DTLUPD_Pos 16</span>
<a name="l04369"></a><a class="code" href="group___s_a_m3_s___p_w_m.html#ga745c5dc8738555fd8ccbdf9340af5af9">04369</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_DTUPD_DTLUPD_Msk (0xffffu &lt;&lt; PWM_DTUPD_DTLUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_DTUPD) Dead-Time Value Update for PWMLx Output */</span>
<a name="l04370"></a>04370 <span class="preprocessor">#define PWM_DTUPD_DTLUPD(value) ((PWM_DTUPD_DTLUPD_Msk &amp; ((value) &lt;&lt; PWM_DTUPD_DTLUPD_Pos)))</span>
<a name="l04371"></a>04371 <span class="preprocessor"></span><span class="comment"></span>
<a name="l04372"></a>04372 <span class="comment">/*@}*/</span>
<a name="l04373"></a>04373 
<a name="l04374"></a>04374 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04375"></a>04375 <span class="comment">/**  SOFTWARE API DEFINITION FOR Reset Controller */</span>
<a name="l04376"></a>04376 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04377"></a>04377 <span class="comment">/** \addtogroup SAM3S_RSTC Reset Controller */</span><span class="comment"></span>
<a name="l04378"></a>04378 <span class="comment">/*@{*/</span>
<a name="l04379"></a>04379 
<a name="l04380"></a>04380 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l04381"></a>04381 <span class="preprocessor"></span><span class="comment">/** \brief Rstc hardware registers */</span>
<a name="l04382"></a><a class="code" href="struct_rstc.html">04382</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l04383"></a><a class="code" href="struct_rstc.html#a4279bfd396337265adfff02f886e890e">04383</a>   WoReg RSTC_CR; <span class="comment">/**&lt; \brief (Rstc Offset: 0x00) Control Register */</span>
<a name="l04384"></a><a class="code" href="struct_rstc.html#acf2e649797009d7c286672e04ece6339">04384</a>   RoReg RSTC_SR; <span class="comment">/**&lt; \brief (Rstc Offset: 0x04) Status Register */</span>
<a name="l04385"></a><a class="code" href="struct_rstc.html#ab8260e67a4954c22ed2b061355d1558c">04385</a>   RwReg RSTC_MR; <span class="comment">/**&lt; \brief (Rstc Offset: 0x08) Mode Register */</span>
<a name="l04386"></a>04386 } <a class="code" href="struct_rstc.html" title="Rstc hardware registers.">Rstc</a>;
<a name="l04387"></a>04387 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l04388"></a>04388 <span class="comment">/* -------- RSTC_CR : (RSTC Offset: 0x00) Control Register -------- */</span>
<a name="l04389"></a><a class="code" href="group___s_a_m3_s___r_s_t_c.html#ga37208a4a7a421db4a5cebb9f256a56af">04389</a> <span class="preprocessor">#define RSTC_CR_PROCRST (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RSTC_CR) Processor Reset */</span>
<a name="l04390"></a><a class="code" href="group___s_a_m3_s___r_s_t_c.html#gaa237b7ffacfcdcbcf46b82cae5e3c725">04390</a> <span class="preprocessor">#define RSTC_CR_PERRST (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RSTC_CR) Peripheral Reset */</span>
<a name="l04391"></a><a class="code" href="group___s_a_m3_s___r_s_t_c.html#gac7bc64228e30520c5fbffc0ad8069c90">04391</a> <span class="preprocessor">#define RSTC_CR_EXTRST (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RSTC_CR) External Reset */</span>
<a name="l04392"></a>04392 <span class="preprocessor">#define RSTC_CR_KEY_Pos 24</span>
<a name="l04393"></a><a class="code" href="group___s_a_m3_s___r_s_t_c.html#gaab608e71c0fb3b4cde64b81355c83013">04393</a> <span class="preprocessor"></span><span class="preprocessor">#define RSTC_CR_KEY_Msk (0xffu &lt;&lt; RSTC_CR_KEY_Pos) </span><span class="comment">/**&lt; \brief (RSTC_CR) Password */</span>
<a name="l04394"></a>04394 <span class="preprocessor">#define RSTC_CR_KEY(value) ((RSTC_CR_KEY_Msk &amp; ((value) &lt;&lt; RSTC_CR_KEY_Pos)))</span>
<a name="l04395"></a>04395 <span class="preprocessor"></span><span class="comment">/* -------- RSTC_SR : (RSTC Offset: 0x04) Status Register -------- */</span>
<a name="l04396"></a><a class="code" href="group___s_a_m3_s___r_s_t_c.html#gaa99d06bb610c2ef78ff8c7fc03c67c20">04396</a> <span class="preprocessor">#define RSTC_SR_URSTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RSTC_SR) User Reset Status */</span>
<a name="l04397"></a>04397 <span class="preprocessor">#define RSTC_SR_RSTTYP_Pos 8</span>
<a name="l04398"></a><a class="code" href="group___s_a_m3_s___r_s_t_c.html#gac180bb18f181de10f0f235c14288d9a5">04398</a> <span class="preprocessor"></span><span class="preprocessor">#define RSTC_SR_RSTTYP_Msk (0x7u &lt;&lt; RSTC_SR_RSTTYP_Pos) </span><span class="comment">/**&lt; \brief (RSTC_SR) Reset Type */</span>
<a name="l04399"></a><a class="code" href="group___s_a_m3_s___r_s_t_c.html#ga791295340c9c371953e8f9536d9e6da5">04399</a> <span class="preprocessor">#define RSTC_SR_NRSTL (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (RSTC_SR) NRST Pin Level */</span>
<a name="l04400"></a><a class="code" href="group___s_a_m3_s___r_s_t_c.html#gaafacff8f3434d699399335e4b6599f2e">04400</a> <span class="preprocessor">#define RSTC_SR_SRCMP (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (RSTC_SR) Software Reset Command in Progress */</span>
<a name="l04401"></a>04401 <span class="comment">/* -------- RSTC_MR : (RSTC Offset: 0x08) Mode Register -------- */</span>
<a name="l04402"></a><a class="code" href="group___s_a_m3_s___r_s_t_c.html#ga6eda59f6793cbb37ce454ac6dd71ca26">04402</a> <span class="preprocessor">#define RSTC_MR_URSTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RSTC_MR) User Reset Enable */</span>
<a name="l04403"></a><a class="code" href="group___s_a_m3_s___r_s_t_c.html#ga33603fff3772d2456da10ab3f4334102">04403</a> <span class="preprocessor">#define RSTC_MR_URSTIEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (RSTC_MR) User Reset Interrupt Enable */</span>
<a name="l04404"></a>04404 <span class="preprocessor">#define RSTC_MR_ERSTL_Pos 8</span>
<a name="l04405"></a><a class="code" href="group___s_a_m3_s___r_s_t_c.html#gad5a3762a7655d1b41170979bb63f4edc">04405</a> <span class="preprocessor"></span><span class="preprocessor">#define RSTC_MR_ERSTL_Msk (0xfu &lt;&lt; RSTC_MR_ERSTL_Pos) </span><span class="comment">/**&lt; \brief (RSTC_MR) External Reset Length */</span>
<a name="l04406"></a>04406 <span class="preprocessor">#define RSTC_MR_ERSTL(value) ((RSTC_MR_ERSTL_Msk &amp; ((value) &lt;&lt; RSTC_MR_ERSTL_Pos)))</span>
<a name="l04407"></a>04407 <span class="preprocessor"></span><span class="preprocessor">#define RSTC_MR_KEY_Pos 24</span>
<a name="l04408"></a><a class="code" href="group___s_a_m3_s___r_s_t_c.html#gac5e5771325516ac6e56378302387b4c0">04408</a> <span class="preprocessor"></span><span class="preprocessor">#define RSTC_MR_KEY_Msk (0xffu &lt;&lt; RSTC_MR_KEY_Pos) </span><span class="comment">/**&lt; \brief (RSTC_MR) Password */</span>
<a name="l04409"></a>04409 <span class="preprocessor">#define RSTC_MR_KEY(value) ((RSTC_MR_KEY_Msk &amp; ((value) &lt;&lt; RSTC_MR_KEY_Pos)))</span>
<a name="l04410"></a>04410 <span class="preprocessor"></span><span class="comment"></span>
<a name="l04411"></a>04411 <span class="comment">/*@}*/</span>
<a name="l04412"></a>04412 
<a name="l04413"></a>04413 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04414"></a>04414 <span class="comment">/**  SOFTWARE API DEFINITION FOR Real-time Clock */</span>
<a name="l04415"></a>04415 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04416"></a>04416 <span class="comment">/** \addtogroup SAM3S_RTC Real-time Clock */</span><span class="comment"></span>
<a name="l04417"></a>04417 <span class="comment">/*@{*/</span>
<a name="l04418"></a>04418 
<a name="l04419"></a>04419 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l04420"></a>04420 <span class="preprocessor"></span><span class="comment">/** \brief Rtc hardware registers */</span>
<a name="l04421"></a><a class="code" href="struct_rtc.html">04421</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l04422"></a><a class="code" href="struct_rtc.html#a3e3b4f296787ca2952d384e2b1c3e8e5">04422</a>   RwReg RTC_CR;     <span class="comment">/**&lt; \brief (Rtc Offset: 0x00) Control Register */</span>
<a name="l04423"></a><a class="code" href="struct_rtc.html#a72cc0f110b4a290b8cda93d6bdf8fa8c">04423</a>   RwReg RTC_MR;     <span class="comment">/**&lt; \brief (Rtc Offset: 0x04) Mode Register */</span>
<a name="l04424"></a><a class="code" href="struct_rtc.html#a9e0e79a6c2e9e68fca519a91452975f0">04424</a>   RwReg RTC_TIMR;   <span class="comment">/**&lt; \brief (Rtc Offset: 0x08) Time Register */</span>
<a name="l04425"></a><a class="code" href="struct_rtc.html#a7c26adcac101eb9c612e678182f83a2d">04425</a>   RwReg RTC_CALR;   <span class="comment">/**&lt; \brief (Rtc Offset: 0x0C) Calendar Register */</span>
<a name="l04426"></a><a class="code" href="struct_rtc.html#af2d524e423564793e185a781f6b399f3">04426</a>   RwReg RTC_TIMALR; <span class="comment">/**&lt; \brief (Rtc Offset: 0x10) Time Alarm Register */</span>
<a name="l04427"></a><a class="code" href="struct_rtc.html#a8d4db3cf7ea2ecbed154e62cc950a7c3">04427</a>   RwReg RTC_CALALR; <span class="comment">/**&lt; \brief (Rtc Offset: 0x14) Calendar Alarm Register */</span>
<a name="l04428"></a><a class="code" href="struct_rtc.html#ab18a4d074a08ebececb4118373bc796b">04428</a>   RoReg RTC_SR;     <span class="comment">/**&lt; \brief (Rtc Offset: 0x18) Status Register */</span>
<a name="l04429"></a><a class="code" href="struct_rtc.html#a4605ec246d51f35caa8663bb44aeb24d">04429</a>   WoReg RTC_SCCR;   <span class="comment">/**&lt; \brief (Rtc Offset: 0x1C) Status Clear Command Register */</span>
<a name="l04430"></a><a class="code" href="struct_rtc.html#adcd76ec1af43b3358f8415986b923590">04430</a>   WoReg RTC_IER;    <span class="comment">/**&lt; \brief (Rtc Offset: 0x20) Interrupt Enable Register */</span>
<a name="l04431"></a><a class="code" href="struct_rtc.html#a6b14fe30cbedd3dd8b9f37ed0c6807f2">04431</a>   WoReg RTC_IDR;    <span class="comment">/**&lt; \brief (Rtc Offset: 0x24) Interrupt Disable Register */</span>
<a name="l04432"></a><a class="code" href="struct_rtc.html#a53201408770ba11b7eb43098508f7289">04432</a>   RoReg RTC_IMR;    <span class="comment">/**&lt; \brief (Rtc Offset: 0x28) Interrupt Mask Register */</span>
<a name="l04433"></a><a class="code" href="struct_rtc.html#aa9787f4e4e9d752e5612ce3d91d147b4">04433</a>   RoReg RTC_VER;    <span class="comment">/**&lt; \brief (Rtc Offset: 0x2C) Valid Entry Register */</span>
<a name="l04434"></a>04434 } <a class="code" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a>;
<a name="l04435"></a>04435 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l04436"></a>04436 <span class="comment">/* -------- RTC_CR : (RTC Offset: 0x00) Control Register -------- */</span>
<a name="l04437"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga12415d9c54194f14fa07603cf93ba86c">04437</a> <span class="preprocessor">#define RTC_CR_UPDTIM (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_CR) Update Request Time Register */</span>
<a name="l04438"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga4c3b8c3f5d87e20d0de1e872598f2ad3">04438</a> <span class="preprocessor">#define RTC_CR_UPDCAL (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_CR) Update Request Calendar Register */</span>
<a name="l04439"></a>04439 <span class="preprocessor">#define RTC_CR_TIMEVSEL_Pos 8</span>
<a name="l04440"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gaf30626f53a17b5514bef340b6de6a467">04440</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_TIMEVSEL_Msk (0x3u &lt;&lt; RTC_CR_TIMEVSEL_Pos) </span><span class="comment">/**&lt; \brief (RTC_CR) Time Event Selection */</span>
<a name="l04441"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga62e89faa032321229280fffefa8d69dd">04441</a> <span class="preprocessor">#define   RTC_CR_TIMEVSEL_MINUTE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (RTC_CR) Minute change */</span>
<a name="l04442"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga4879ac1763a927d9f346d0cc37438e8b">04442</a> <span class="preprocessor">#define   RTC_CR_TIMEVSEL_HOUR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (RTC_CR) Hour change */</span>
<a name="l04443"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga6592b94a06e0ee8fe40042df80787ab6">04443</a> <span class="preprocessor">#define   RTC_CR_TIMEVSEL_MIDNIGHT (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (RTC_CR) Every day at midnight */</span>
<a name="l04444"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga5b39494f964e93e79ba0962cba69f3f3">04444</a> <span class="preprocessor">#define   RTC_CR_TIMEVSEL_NOON (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (RTC_CR) Every day at noon */</span>
<a name="l04445"></a>04445 <span class="preprocessor">#define RTC_CR_CALEVSEL_Pos 16</span>
<a name="l04446"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga121842db54f275664c59bc0e2b2da0f2">04446</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_CALEVSEL_Msk (0x3u &lt;&lt; RTC_CR_CALEVSEL_Pos) </span><span class="comment">/**&lt; \brief (RTC_CR) Calendar Event Selection */</span>
<a name="l04447"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gaa92a90bf66f5413f050eddfc14da56ec">04447</a> <span class="preprocessor">#define   RTC_CR_CALEVSEL_WEEK (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (RTC_CR) Week change (every Monday at time 00:00:00) */</span>
<a name="l04448"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga2cdedf5920ae68202defe61b75a0a042">04448</a> <span class="preprocessor">#define   RTC_CR_CALEVSEL_MONTH (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (RTC_CR) Month change (every 01 of each month at time 00:00:00) */</span>
<a name="l04449"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gaa46283550308d073462ae7b9d376fb9c">04449</a> <span class="preprocessor">#define   RTC_CR_CALEVSEL_YEAR (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (RTC_CR) Year change (every January 1 at time 00:00:00) */</span>
<a name="l04450"></a>04450 <span class="comment">/* -------- RTC_MR : (RTC Offset: 0x04) Mode Register -------- */</span>
<a name="l04451"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga520a55444dbf97ca29aec89e2378f3b6">04451</a> <span class="preprocessor">#define RTC_MR_HRMOD (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_MR) 12-/24-hour Mode */</span>
<a name="l04452"></a>04452 <span class="comment">/* -------- RTC_TIMR : (RTC Offset: 0x08) Time Register -------- */</span>
<a name="l04453"></a>04453 <span class="preprocessor">#define RTC_TIMR_SEC_Pos 0</span>
<a name="l04454"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gae69bb211308a1305800e23d78ed1b34c">04454</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMR_SEC_Msk (0x7fu &lt;&lt; RTC_TIMR_SEC_Pos) </span><span class="comment">/**&lt; \brief (RTC_TIMR) Current Second */</span>
<a name="l04455"></a>04455 <span class="preprocessor">#define RTC_TIMR_SEC(value) ((RTC_TIMR_SEC_Msk &amp; ((value) &lt;&lt; RTC_TIMR_SEC_Pos)))</span>
<a name="l04456"></a>04456 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMR_MIN_Pos 8</span>
<a name="l04457"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga71ae3719bc2e9b4422d34c4f83977b64">04457</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMR_MIN_Msk (0x7fu &lt;&lt; RTC_TIMR_MIN_Pos) </span><span class="comment">/**&lt; \brief (RTC_TIMR) Current Minute */</span>
<a name="l04458"></a>04458 <span class="preprocessor">#define RTC_TIMR_MIN(value) ((RTC_TIMR_MIN_Msk &amp; ((value) &lt;&lt; RTC_TIMR_MIN_Pos)))</span>
<a name="l04459"></a>04459 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMR_HOUR_Pos 16</span>
<a name="l04460"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gab7df6661043d147e8baa6b0a16ec66f5">04460</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMR_HOUR_Msk (0x3fu &lt;&lt; RTC_TIMR_HOUR_Pos) </span><span class="comment">/**&lt; \brief (RTC_TIMR) Current Hour */</span>
<a name="l04461"></a>04461 <span class="preprocessor">#define RTC_TIMR_HOUR(value) ((RTC_TIMR_HOUR_Msk &amp; ((value) &lt;&lt; RTC_TIMR_HOUR_Pos)))</span>
<a name="l04462"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga4706b30b1d4af257f6ea563217f11204">04462</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMR_AMPM (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (RTC_TIMR) Ante Meridiem Post Meridiem Indicator */</span>
<a name="l04463"></a>04463 <span class="comment">/* -------- RTC_CALR : (RTC Offset: 0x0C) Calendar Register -------- */</span>
<a name="l04464"></a>04464 <span class="preprocessor">#define RTC_CALR_CENT_Pos 0</span>
<a name="l04465"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga668e24a2eedc1f8f62e3315de9b46ee4">04465</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CENT_Msk (0x7fu &lt;&lt; RTC_CALR_CENT_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALR) Current Century */</span>
<a name="l04466"></a>04466 <span class="preprocessor">#define RTC_CALR_CENT(value) ((RTC_CALR_CENT_Msk &amp; ((value) &lt;&lt; RTC_CALR_CENT_Pos)))</span>
<a name="l04467"></a>04467 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_YEAR_Pos 8</span>
<a name="l04468"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gad07be116feae1fd3c1b9c446e2302341">04468</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_YEAR_Msk (0xffu &lt;&lt; RTC_CALR_YEAR_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALR) Current Year */</span>
<a name="l04469"></a>04469 <span class="preprocessor">#define RTC_CALR_YEAR(value) ((RTC_CALR_YEAR_Msk &amp; ((value) &lt;&lt; RTC_CALR_YEAR_Pos)))</span>
<a name="l04470"></a>04470 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_MONTH_Pos 16</span>
<a name="l04471"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga210c2afc72777080a611ed9789e98cca">04471</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_MONTH_Msk (0x1fu &lt;&lt; RTC_CALR_MONTH_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALR) Current Month */</span>
<a name="l04472"></a>04472 <span class="preprocessor">#define RTC_CALR_MONTH(value) ((RTC_CALR_MONTH_Msk &amp; ((value) &lt;&lt; RTC_CALR_MONTH_Pos)))</span>
<a name="l04473"></a>04473 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_DAY_Pos 21</span>
<a name="l04474"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga059656d52a04640f48e55cbf1ca3d057">04474</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_DAY_Msk (0x7u &lt;&lt; RTC_CALR_DAY_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALR) Current Day in Current Week */</span>
<a name="l04475"></a>04475 <span class="preprocessor">#define RTC_CALR_DAY(value) ((RTC_CALR_DAY_Msk &amp; ((value) &lt;&lt; RTC_CALR_DAY_Pos)))</span>
<a name="l04476"></a>04476 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_DATE_Pos 24</span>
<a name="l04477"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga71c04754dd77afc67e2fc357b09112c6">04477</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_DATE_Msk (0x3fu &lt;&lt; RTC_CALR_DATE_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALR) Current Day in Current Month */</span>
<a name="l04478"></a>04478 <span class="preprocessor">#define RTC_CALR_DATE(value) ((RTC_CALR_DATE_Msk &amp; ((value) &lt;&lt; RTC_CALR_DATE_Pos)))</span>
<a name="l04479"></a>04479 <span class="preprocessor"></span><span class="comment">/* -------- RTC_TIMALR : (RTC Offset: 0x10) Time Alarm Register -------- */</span>
<a name="l04480"></a>04480 <span class="preprocessor">#define RTC_TIMALR_SEC_Pos 0</span>
<a name="l04481"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gab085ece8cb906bd22fbf85343d99fad3">04481</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMALR_SEC_Msk (0x7fu &lt;&lt; RTC_TIMALR_SEC_Pos) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) Second Alarm */</span>
<a name="l04482"></a>04482 <span class="preprocessor">#define RTC_TIMALR_SEC(value) ((RTC_TIMALR_SEC_Msk &amp; ((value) &lt;&lt; RTC_TIMALR_SEC_Pos)))</span>
<a name="l04483"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gaf38cd20938d0d9e5ab90f2424d0f2d8e">04483</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMALR_SECEN (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) Second Alarm Enable */</span>
<a name="l04484"></a>04484 <span class="preprocessor">#define RTC_TIMALR_MIN_Pos 8</span>
<a name="l04485"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga6158cbda3959c4383ad6b11a88740c68">04485</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMALR_MIN_Msk (0x7fu &lt;&lt; RTC_TIMALR_MIN_Pos) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) Minute Alarm */</span>
<a name="l04486"></a>04486 <span class="preprocessor">#define RTC_TIMALR_MIN(value) ((RTC_TIMALR_MIN_Msk &amp; ((value) &lt;&lt; RTC_TIMALR_MIN_Pos)))</span>
<a name="l04487"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gac3f6c1e591497c303a124eef26a0aff4">04487</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMALR_MINEN (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) Minute Alarm Enable */</span>
<a name="l04488"></a>04488 <span class="preprocessor">#define RTC_TIMALR_HOUR_Pos 16</span>
<a name="l04489"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga41c6c25b686abc7c75ae1b09538bfecb">04489</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMALR_HOUR_Msk (0x3fu &lt;&lt; RTC_TIMALR_HOUR_Pos) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) Hour Alarm */</span>
<a name="l04490"></a>04490 <span class="preprocessor">#define RTC_TIMALR_HOUR(value) ((RTC_TIMALR_HOUR_Msk &amp; ((value) &lt;&lt; RTC_TIMALR_HOUR_Pos)))</span>
<a name="l04491"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gade12a6abb81dd6a32693be560f1acb43">04491</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMALR_AMPM (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) AM/PM Indicator */</span>
<a name="l04492"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga3c250b751512cc6d462b98549b71e398">04492</a> <span class="preprocessor">#define RTC_TIMALR_HOUREN (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) Hour Alarm Enable */</span>
<a name="l04493"></a>04493 <span class="comment">/* -------- RTC_CALALR : (RTC Offset: 0x14) Calendar Alarm Register -------- */</span>
<a name="l04494"></a>04494 <span class="preprocessor">#define RTC_CALALR_MONTH_Pos 16</span>
<a name="l04495"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga1c19fd84333d85e1a8e24fca1d039060">04495</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALALR_MONTH_Msk (0x1fu &lt;&lt; RTC_CALALR_MONTH_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALALR) Month Alarm */</span>
<a name="l04496"></a>04496 <span class="preprocessor">#define RTC_CALALR_MONTH(value) ((RTC_CALALR_MONTH_Msk &amp; ((value) &lt;&lt; RTC_CALALR_MONTH_Pos)))</span>
<a name="l04497"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gac62684d061c03d7be59b61b9e3a6347a">04497</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALALR_MTHEN (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (RTC_CALALR) Month Alarm Enable */</span>
<a name="l04498"></a>04498 <span class="preprocessor">#define RTC_CALALR_DATE_Pos 24</span>
<a name="l04499"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga5e3f08201a982a1f02e3e12537fc76bc">04499</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALALR_DATE_Msk (0x3fu &lt;&lt; RTC_CALALR_DATE_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALALR) Date Alarm */</span>
<a name="l04500"></a>04500 <span class="preprocessor">#define RTC_CALALR_DATE(value) ((RTC_CALALR_DATE_Msk &amp; ((value) &lt;&lt; RTC_CALALR_DATE_Pos)))</span>
<a name="l04501"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga7333d0d14f5bd227931d3f0fef950196">04501</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALALR_DATEEN (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (RTC_CALALR) Date Alarm Enable */</span>
<a name="l04502"></a>04502 <span class="comment">/* -------- RTC_SR : (RTC Offset: 0x18) Status Register -------- */</span>
<a name="l04503"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gab198902c065ea0da172e333a056a485e">04503</a> <span class="preprocessor">#define RTC_SR_ACKUPD (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_SR) Acknowledge for Update */</span>
<a name="l04504"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gab948f660ce8c8a05917509ec7ffb8540">04504</a> <span class="preprocessor">#define RTC_SR_ALARM (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_SR) Alarm Flag */</span>
<a name="l04505"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gaf3bd7ed4c37d01d728ea5ab95a95df79">04505</a> <span class="preprocessor">#define RTC_SR_SEC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RTC_SR) Second Event */</span>
<a name="l04506"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga289be85930483751012a4eac2ba6b70c">04506</a> <span class="preprocessor">#define RTC_SR_TIMEV (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RTC_SR) Time Event */</span>
<a name="l04507"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gab9c906ba367842bb59c120968a8bf2d1">04507</a> <span class="preprocessor">#define RTC_SR_CALEV (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (RTC_SR) Calendar Event */</span>
<a name="l04508"></a>04508 <span class="comment">/* -------- RTC_SCCR : (RTC Offset: 0x1C) Status Clear Command Register -------- */</span>
<a name="l04509"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga279ec87f3ea89689da716d62cbfaa8b5">04509</a> <span class="preprocessor">#define RTC_SCCR_ACKCLR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_SCCR) Acknowledge Clear */</span>
<a name="l04510"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gad8a06c6e4dca965f8b9ab9367da00a57">04510</a> <span class="preprocessor">#define RTC_SCCR_ALRCLR (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_SCCR) Alarm Clear */</span>
<a name="l04511"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga0a260965276eb1c3759c47990030ff44">04511</a> <span class="preprocessor">#define RTC_SCCR_SECCLR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RTC_SCCR) Second Clear */</span>
<a name="l04512"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga3fbb7b17cd37c736358b08a2afbda193">04512</a> <span class="preprocessor">#define RTC_SCCR_TIMCLR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RTC_SCCR) Time Clear */</span>
<a name="l04513"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gae82d3b81c1183c432c0b9705e7eadf4d">04513</a> <span class="preprocessor">#define RTC_SCCR_CALCLR (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (RTC_SCCR) Calendar Clear */</span>
<a name="l04514"></a>04514 <span class="comment">/* -------- RTC_IER : (RTC Offset: 0x20) Interrupt Enable Register -------- */</span>
<a name="l04515"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga86168c9c1979b7e231641814d6b97f24">04515</a> <span class="preprocessor">#define RTC_IER_ACKEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_IER) Acknowledge Update Interrupt Enable */</span>
<a name="l04516"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gab5e79a8e9a47f7307c7fa490bf861916">04516</a> <span class="preprocessor">#define RTC_IER_ALREN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_IER) Alarm Interrupt Enable */</span>
<a name="l04517"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga88a9faa0997c741fb9d180f988ac61f8">04517</a> <span class="preprocessor">#define RTC_IER_SECEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RTC_IER) Second Event Interrupt Enable */</span>
<a name="l04518"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga15d5afdac63669213ed498efee07dc5d">04518</a> <span class="preprocessor">#define RTC_IER_TIMEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RTC_IER) Time Event Interrupt Enable */</span>
<a name="l04519"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga76390e4645e6cb7722d270037eb43882">04519</a> <span class="preprocessor">#define RTC_IER_CALEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (RTC_IER) Calendar Event Interrupt Enable */</span>
<a name="l04520"></a>04520 <span class="comment">/* -------- RTC_IDR : (RTC Offset: 0x24) Interrupt Disable Register -------- */</span>
<a name="l04521"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga48c74c1acebe989b6d870a559f9c0e51">04521</a> <span class="preprocessor">#define RTC_IDR_ACKDIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_IDR) Acknowledge Update Interrupt Disable */</span>
<a name="l04522"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gaee81c1d787a72637aa0c0bc616b00949">04522</a> <span class="preprocessor">#define RTC_IDR_ALRDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_IDR) Alarm Interrupt Disable */</span>
<a name="l04523"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga8bcce27e52e30cc70994e3c12a3e5080">04523</a> <span class="preprocessor">#define RTC_IDR_SECDIS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RTC_IDR) Second Event Interrupt Disable */</span>
<a name="l04524"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga966661422c839d007d53d11ac88a59ec">04524</a> <span class="preprocessor">#define RTC_IDR_TIMDIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RTC_IDR) Time Event Interrupt Disable */</span>
<a name="l04525"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gabd97761ebacd2524fe6a72c3eb8a5a16">04525</a> <span class="preprocessor">#define RTC_IDR_CALDIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (RTC_IDR) Calendar Event Interrupt Disable */</span>
<a name="l04526"></a>04526 <span class="comment">/* -------- RTC_IMR : (RTC Offset: 0x28) Interrupt Mask Register -------- */</span>
<a name="l04527"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gaa52153d9ab99967b471af2d014598e68">04527</a> <span class="preprocessor">#define RTC_IMR_ACK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_IMR) Acknowledge Update Interrupt Mask */</span>
<a name="l04528"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gaf50610689da937fdbc076ddb4315e32f">04528</a> <span class="preprocessor">#define RTC_IMR_ALR (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_IMR) Alarm Interrupt Mask */</span>
<a name="l04529"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga7d28b526c38c8e69d6fc91aa3b5ec1dd">04529</a> <span class="preprocessor">#define RTC_IMR_SEC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RTC_IMR) Second Event Interrupt Mask */</span>
<a name="l04530"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga8c5c649b651d0f45f83dd61c9bcac6b0">04530</a> <span class="preprocessor">#define RTC_IMR_TIM (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RTC_IMR) Time Event Interrupt Mask */</span>
<a name="l04531"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga153b89c96464f728d45aa03ea11098ec">04531</a> <span class="preprocessor">#define RTC_IMR_CAL (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (RTC_IMR) Calendar Event Interrupt Mask */</span>
<a name="l04532"></a>04532 <span class="comment">/* -------- RTC_VER : (RTC Offset: 0x2C) Valid Entry Register -------- */</span>
<a name="l04533"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gacb0c8fee42527edbadd8cd69ae670df3">04533</a> <span class="preprocessor">#define RTC_VER_NVTIM (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_VER) Non-valid Time */</span>
<a name="l04534"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga3122f0145e2280b4335f63ef6ad5e9d0">04534</a> <span class="preprocessor">#define RTC_VER_NVCAL (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_VER) Non-valid Calendar */</span>
<a name="l04535"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#gaa285a002b0fa4323013522d2d9a53ac8">04535</a> <span class="preprocessor">#define RTC_VER_NVTIMALR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RTC_VER) Non-valid Time Alarm */</span>
<a name="l04536"></a><a class="code" href="group___s_a_m3_s___r_t_c.html#ga45f188161416910bd42661a97a8cdecf">04536</a> <span class="preprocessor">#define RTC_VER_NVCALALR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RTC_VER) Non-valid Calendar Alarm */</span>
<a name="l04537"></a>04537 <span class="comment"></span>
<a name="l04538"></a>04538 <span class="comment">/*@}*/</span>
<a name="l04539"></a>04539 
<a name="l04540"></a>04540 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04541"></a>04541 <span class="comment">/**  SOFTWARE API DEFINITION FOR Real-time Timer */</span>
<a name="l04542"></a>04542 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04543"></a>04543 <span class="comment">/** \addtogroup SAM3S_RTT Real-time Timer */</span><span class="comment"></span>
<a name="l04544"></a>04544 <span class="comment">/*@{*/</span>
<a name="l04545"></a>04545 
<a name="l04546"></a>04546 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l04547"></a>04547 <span class="preprocessor"></span><span class="comment">/** \brief Rtt hardware registers */</span>
<a name="l04548"></a><a class="code" href="struct_rtt.html">04548</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l04549"></a><a class="code" href="struct_rtt.html#a7a9f1210794f4872d1fdc3845cd6d010">04549</a>   RwReg RTT_MR; <span class="comment">/**&lt; \brief (Rtt Offset: 0x00) Mode Register */</span>
<a name="l04550"></a><a class="code" href="struct_rtt.html#ab354567ef5981e034d88c211e9a160f1">04550</a>   RwReg RTT_AR; <span class="comment">/**&lt; \brief (Rtt Offset: 0x04) Alarm Register */</span>
<a name="l04551"></a><a class="code" href="struct_rtt.html#a77dd89ee836857f7a49586b024c1cbdc">04551</a>   RoReg RTT_VR; <span class="comment">/**&lt; \brief (Rtt Offset: 0x08) Value Register */</span>
<a name="l04552"></a><a class="code" href="struct_rtt.html#acc9de842dcf861743945dd4b788b2371">04552</a>   RoReg RTT_SR; <span class="comment">/**&lt; \brief (Rtt Offset: 0x0C) Status Register */</span>
<a name="l04553"></a>04553 } <a class="code" href="struct_rtt.html" title="Rtt hardware registers.">Rtt</a>;
<a name="l04554"></a>04554 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l04555"></a>04555 <span class="comment">/* -------- RTT_MR : (RTT Offset: 0x00) Mode Register -------- */</span>
<a name="l04556"></a>04556 <span class="preprocessor">#define RTT_MR_RTPRES_Pos 0</span>
<a name="l04557"></a><a class="code" href="group___s_a_m3_s___r_t_t.html#gacdd4a8c9acdf4343ed2a25240437a1b2">04557</a> <span class="preprocessor"></span><span class="preprocessor">#define RTT_MR_RTPRES_Msk (0xffffu &lt;&lt; RTT_MR_RTPRES_Pos) </span><span class="comment">/**&lt; \brief (RTT_MR) Real-time Timer Prescaler Value */</span>
<a name="l04558"></a>04558 <span class="preprocessor">#define RTT_MR_RTPRES(value) ((RTT_MR_RTPRES_Msk &amp; ((value) &lt;&lt; RTT_MR_RTPRES_Pos)))</span>
<a name="l04559"></a><a class="code" href="group___s_a_m3_s___r_t_t.html#ga67e177c6b2e40adc61fcfe62f8675e52">04559</a> <span class="preprocessor"></span><span class="preprocessor">#define RTT_MR_ALMIEN (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (RTT_MR) Alarm Interrupt Enable */</span>
<a name="l04560"></a><a class="code" href="group___s_a_m3_s___r_t_t.html#gab6afde8057293ffb46379444202a7958">04560</a> <span class="preprocessor">#define RTT_MR_RTTINCIEN (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (RTT_MR) Real-time Timer Increment Interrupt Enable */</span>
<a name="l04561"></a><a class="code" href="group___s_a_m3_s___r_t_t.html#ga482b39172ea03a76dc8b1a6a5c84aa66">04561</a> <span class="preprocessor">#define RTT_MR_RTTRST (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (RTT_MR) Real-time Timer Restart */</span>
<a name="l04562"></a>04562 <span class="comment">/* -------- RTT_AR : (RTT Offset: 0x04) Alarm Register -------- */</span>
<a name="l04563"></a>04563 <span class="preprocessor">#define RTT_AR_ALMV_Pos 0</span>
<a name="l04564"></a><a class="code" href="group___s_a_m3_s___r_t_t.html#ga36b0d183807e73e3aa8c8b330ac66847">04564</a> <span class="preprocessor"></span><span class="preprocessor">#define RTT_AR_ALMV_Msk (0xffffffffu &lt;&lt; RTT_AR_ALMV_Pos) </span><span class="comment">/**&lt; \brief (RTT_AR) Alarm Value */</span>
<a name="l04565"></a>04565 <span class="preprocessor">#define RTT_AR_ALMV(value) ((RTT_AR_ALMV_Msk &amp; ((value) &lt;&lt; RTT_AR_ALMV_Pos)))</span>
<a name="l04566"></a>04566 <span class="preprocessor"></span><span class="comment">/* -------- RTT_VR : (RTT Offset: 0x08) Value Register -------- */</span>
<a name="l04567"></a>04567 <span class="preprocessor">#define RTT_VR_CRTV_Pos 0</span>
<a name="l04568"></a><a class="code" href="group___s_a_m3_s___r_t_t.html#ga22a7ea647f2c864cc966b55fd7243361">04568</a> <span class="preprocessor"></span><span class="preprocessor">#define RTT_VR_CRTV_Msk (0xffffffffu &lt;&lt; RTT_VR_CRTV_Pos) </span><span class="comment">/**&lt; \brief (RTT_VR) Current Real-time Value */</span>
<a name="l04569"></a>04569 <span class="comment">/* -------- RTT_SR : (RTT Offset: 0x0C) Status Register -------- */</span>
<a name="l04570"></a><a class="code" href="group___s_a_m3_s___r_t_t.html#ga720ace86aa6019d471e88e48ab0ebcc2">04570</a> <span class="preprocessor">#define RTT_SR_ALMS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTT_SR) Real-time Alarm Status */</span>
<a name="l04571"></a><a class="code" href="group___s_a_m3_s___r_t_t.html#gaddbba20794cb3d55d82f040aeaac0b09">04571</a> <span class="preprocessor">#define RTT_SR_RTTINC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTT_SR) Real-time Timer Increment */</span>
<a name="l04572"></a>04572 <span class="comment"></span>
<a name="l04573"></a>04573 <span class="comment">/*@}*/</span>
<a name="l04574"></a>04574 
<a name="l04575"></a>04575 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04576"></a>04576 <span class="comment">/**  SOFTWARE API DEFINITION FOR Static Memory Controller */</span>
<a name="l04577"></a>04577 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04578"></a>04578 <span class="comment">/** \addtogroup SAM3S_SMC Static Memory Controller */</span><span class="comment"></span>
<a name="l04579"></a>04579 <span class="comment">/*@{*/</span>
<a name="l04580"></a>04580 
<a name="l04581"></a>04581 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l04582"></a>04582 <span class="preprocessor"></span><span class="comment">/** \brief SmcCs_number hardware registers */</span>
<a name="l04583"></a><a class="code" href="struct_smc_cs__number.html">04583</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l04584"></a><a class="code" href="struct_smc_cs__number.html#a4e7ff3840562573c4f18281c010ac306">04584</a>   RwReg         SMC_SETUP;        <span class="comment">/**&lt; \brief (SmcCs_number Offset: 0x0) SMC Setup Register */</span>
<a name="l04585"></a><a class="code" href="struct_smc_cs__number.html#ad61bbae114f893fedaaafe0d7efc3b2b">04585</a>   RwReg         SMC_PULSE;        <span class="comment">/**&lt; \brief (SmcCs_number Offset: 0x4) SMC Pulse Register */</span>
<a name="l04586"></a><a class="code" href="struct_smc_cs__number.html#af9d5c27bbe663a37bcb6de33d429fb34">04586</a>   RwReg         SMC_CYCLE;        <span class="comment">/**&lt; \brief (SmcCs_number Offset: 0x8) SMC Cycle Register */</span>
<a name="l04587"></a><a class="code" href="struct_smc_cs__number.html#a57d808ef288b440ce827e1be00121e46">04587</a>   RwReg         SMC_MODE;         <span class="comment">/**&lt; \brief (SmcCs_number Offset: 0xC) SMC Mode Register */</span>
<a name="l04588"></a>04588 } <a class="code" href="struct_smc_cs__number.html" title="SmcCs_number hardware registers.">SmcCs_number</a>;<span class="comment"></span>
<a name="l04589"></a>04589 <span class="comment">/** \brief Smc hardware registers */</span>
<a name="l04590"></a><a class="code" href="struct_smc.html">04590</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l04591"></a><a class="code" href="struct_smc.html#a9f3ae635c8b43a84832367cb0b1237bd">04591</a>   <a class="code" href="struct_smc_cs__number.html" title="SmcCs_number hardware registers.">SmcCs_number</a>  SMC_CS_NUMBER[5]; <span class="comment">/**&lt; \brief (Smc Offset: 0x0) CS_number = 0 .. 4 */</span>
<a name="l04592"></a>04592   RwReg         Reserved1[12];
<a name="l04593"></a><a class="code" href="struct_smc.html#a0e91637b491586ace591ebc77b05b70a">04593</a>   RwReg         SMC_OCMS;         <span class="comment">/**&lt; \brief (Smc Offset: 0x80) SMC OCMS MODE Register */</span>
<a name="l04594"></a><a class="code" href="struct_smc.html#a3dfc965dcca5fb26db4036f95b34fa7e">04594</a>   WoReg         SMC_KEY1;         <span class="comment">/**&lt; \brief (Smc Offset: 0x84) SMC OCMS KEY1 Register */</span>
<a name="l04595"></a><a class="code" href="struct_smc.html#a4642aeeee4553820339dbd8243a76f59">04595</a>   WoReg         SMC_KEY2;         <span class="comment">/**&lt; \brief (Smc Offset: 0x88) SMC OCMS KEY2 Register */</span>
<a name="l04596"></a>04596   RwReg         Reserved2[22];
<a name="l04597"></a><a class="code" href="struct_smc.html#afaa544e5b21f76594d11e053859239ab">04597</a>   RwReg         SMC_WPMR;         <span class="comment">/**&lt; \brief (Smc Offset: 0xE4) SMC Write Protect Mode Register */</span>
<a name="l04598"></a><a class="code" href="struct_smc.html#aa1a58fb850872edd13fba02ede3face3">04598</a>   RoReg         SMC_WPSR;         <span class="comment">/**&lt; \brief (Smc Offset: 0xE8) SMC Write Protect Status Register */</span>
<a name="l04599"></a>04599 } <a class="code" href="struct_smc.html" title="Smc hardware registers.">Smc</a>;
<a name="l04600"></a>04600 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l04601"></a>04601 <span class="comment">/* -------- SMC_SETUP : (SMC Offset: N/A) SMC Setup Register -------- */</span>
<a name="l04602"></a>04602 <span class="preprocessor">#define SMC_SETUP_NWE_SETUP_Pos 0</span>
<a name="l04603"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#gac131254167a70e2494337a8b77dc9725">04603</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NWE_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NWE_SETUP_Pos) </span><span class="comment">/**&lt; \brief (SMC_SETUP) NWE Setup Length */</span>
<a name="l04604"></a>04604 <span class="preprocessor">#define SMC_SETUP_NWE_SETUP(value) ((SMC_SETUP_NWE_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NWE_SETUP_Pos)))</span>
<a name="l04605"></a>04605 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP_Pos 8</span>
<a name="l04606"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#gaad063fa0983304b1c2316f2f63cdc9a4">04606</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NCS_WR_SETUP_Pos) </span><span class="comment">/**&lt; \brief (SMC_SETUP) NCS Setup Length in WRITE Access */</span>
<a name="l04607"></a>04607 <span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP(value) ((SMC_SETUP_NCS_WR_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NCS_WR_SETUP_Pos)))</span>
<a name="l04608"></a>04608 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NRD_SETUP_Pos 16</span>
<a name="l04609"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga8e6d741a34c2d745b3d94464d7a5db31">04609</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NRD_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NRD_SETUP_Pos) </span><span class="comment">/**&lt; \brief (SMC_SETUP) NRD Setup Length */</span>
<a name="l04610"></a>04610 <span class="preprocessor">#define SMC_SETUP_NRD_SETUP(value) ((SMC_SETUP_NRD_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NRD_SETUP_Pos)))</span>
<a name="l04611"></a>04611 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP_Pos 24</span>
<a name="l04612"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#gab562506f5d90ea9051fb2dd416aaec9d">04612</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NCS_RD_SETUP_Pos) </span><span class="comment">/**&lt; \brief (SMC_SETUP) NCS Setup Length in READ Access */</span>
<a name="l04613"></a>04613 <span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP(value) ((SMC_SETUP_NCS_RD_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NCS_RD_SETUP_Pos)))</span>
<a name="l04614"></a>04614 <span class="preprocessor"></span><span class="comment">/* -------- SMC_PULSE : (SMC Offset: N/A) SMC Pulse Register -------- */</span>
<a name="l04615"></a>04615 <span class="preprocessor">#define SMC_PULSE_NWE_PULSE_Pos 0</span>
<a name="l04616"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga6caeceb6c5fe819ca5d1cd284d7bb256">04616</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NWE_PULSE_Msk (0x7fu &lt;&lt; SMC_PULSE_NWE_PULSE_Pos) </span><span class="comment">/**&lt; \brief (SMC_PULSE) NWE Pulse Length */</span>
<a name="l04617"></a>04617 <span class="preprocessor">#define SMC_PULSE_NWE_PULSE(value) ((SMC_PULSE_NWE_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NWE_PULSE_Pos)))</span>
<a name="l04618"></a>04618 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE_Pos 8</span>
<a name="l04619"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga189b41152e2517b5004c50dcdfa973c7">04619</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE_Msk (0x7fu &lt;&lt; SMC_PULSE_NCS_WR_PULSE_Pos) </span><span class="comment">/**&lt; \brief (SMC_PULSE) NCS Pulse Length in WRITE Access */</span>
<a name="l04620"></a>04620 <span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE(value) ((SMC_PULSE_NCS_WR_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NCS_WR_PULSE_Pos)))</span>
<a name="l04621"></a>04621 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NRD_PULSE_Pos 16</span>
<a name="l04622"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga5077a6b2ed446d9bd1e525c8dc7392e4">04622</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NRD_PULSE_Msk (0x7fu &lt;&lt; SMC_PULSE_NRD_PULSE_Pos) </span><span class="comment">/**&lt; \brief (SMC_PULSE) NRD Pulse Length */</span>
<a name="l04623"></a>04623 <span class="preprocessor">#define SMC_PULSE_NRD_PULSE(value) ((SMC_PULSE_NRD_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NRD_PULSE_Pos)))</span>
<a name="l04624"></a>04624 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE_Pos 24</span>
<a name="l04625"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga8d696728827a40cabdf29500a713a393">04625</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE_Msk (0x7fu &lt;&lt; SMC_PULSE_NCS_RD_PULSE_Pos) </span><span class="comment">/**&lt; \brief (SMC_PULSE) NCS Pulse Length in READ Access */</span>
<a name="l04626"></a>04626 <span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE(value) ((SMC_PULSE_NCS_RD_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NCS_RD_PULSE_Pos)))</span>
<a name="l04627"></a>04627 <span class="preprocessor"></span><span class="comment">/* -------- SMC_CYCLE : (SMC Offset: N/A) SMC Cycle Register -------- */</span>
<a name="l04628"></a>04628 <span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE_Pos 0</span>
<a name="l04629"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#gac10d9b2c221d21130195d4a9f26d66d9">04629</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE_Msk (0x1ffu &lt;&lt; SMC_CYCLE_NWE_CYCLE_Pos) </span><span class="comment">/**&lt; \brief (SMC_CYCLE) Total Write Cycle Length */</span>
<a name="l04630"></a>04630 <span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE(value) ((SMC_CYCLE_NWE_CYCLE_Msk &amp; ((value) &lt;&lt; SMC_CYCLE_NWE_CYCLE_Pos)))</span>
<a name="l04631"></a>04631 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE_Pos 16</span>
<a name="l04632"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga750023db900bacef984343867f2d29d0">04632</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE_Msk (0x1ffu &lt;&lt; SMC_CYCLE_NRD_CYCLE_Pos) </span><span class="comment">/**&lt; \brief (SMC_CYCLE) Total Read Cycle Length */</span>
<a name="l04633"></a>04633 <span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE(value) ((SMC_CYCLE_NRD_CYCLE_Msk &amp; ((value) &lt;&lt; SMC_CYCLE_NRD_CYCLE_Pos)))</span>
<a name="l04634"></a>04634 <span class="preprocessor"></span><span class="comment">/* -------- SMC_MODE : (SMC Offset: N/A) SMC Mode Register -------- */</span>
<a name="l04635"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga9e8fd115f70eb14517933967763c259f">04635</a> <span class="preprocessor">#define SMC_MODE_READ_MODE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SMC_MODE)  */</span>
<a name="l04636"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#gaa20e11672c3c90ffcc3799675b5b9b31">04636</a> <span class="preprocessor">#define SMC_MODE_WRITE_MODE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SMC_MODE)  */</span>
<a name="l04637"></a>04637 <span class="preprocessor">#define SMC_MODE_EXNW_MODE_Pos 4</span>
<a name="l04638"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga7c7c32b5e19975d3893aef24e38f628f">04638</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_EXNW_MODE_Msk (0x3u &lt;&lt; SMC_MODE_EXNW_MODE_Pos) </span><span class="comment">/**&lt; \brief (SMC_MODE) NWAIT Mode */</span>
<a name="l04639"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#gabf23156dec436ed3db3042df3696e39f">04639</a> <span class="preprocessor">#define   SMC_MODE_EXNW_MODE_DISABLED (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SMC_MODE) Disabled */</span>
<a name="l04640"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga4b500a2b7b62c77450f647591d0f09d2">04640</a> <span class="preprocessor">#define   SMC_MODE_EXNW_MODE_FROZEN (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SMC_MODE) Frozen Mode */</span>
<a name="l04641"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga88871de0d0d43f0e7ccdd150995d1150">04641</a> <span class="preprocessor">#define   SMC_MODE_EXNW_MODE_READY (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SMC_MODE) Ready Mode */</span>
<a name="l04642"></a>04642 <span class="preprocessor">#define SMC_MODE_DBW_Pos 12</span>
<a name="l04643"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga933c7498628dd5b2092507e6729c3fd6">04643</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_DBW_Msk (0x3u &lt;&lt; SMC_MODE_DBW_Pos) </span><span class="comment">/**&lt; \brief (SMC_MODE) Data Bus Width */</span>
<a name="l04644"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga6f6b3fb5190e36aa99ee3692036db1a4">04644</a> <span class="preprocessor">#define   SMC_MODE_DBW_8_BIT (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SMC_MODE) 8-bit bus */</span>
<a name="l04645"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga5b616c9db3b6ca2a273935355142bf19">04645</a> <span class="preprocessor">#define   SMC_MODE_DBW_16_BIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SMC_MODE) 16-bit bus */</span>
<a name="l04646"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga05a755e8cff69d39cf023c94b5ec0371">04646</a> <span class="preprocessor">#define   SMC_MODE_DBW_32_BIT (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SMC_MODE) 32-bit bus */</span>
<a name="l04647"></a>04647 <span class="preprocessor">#define SMC_MODE_TDF_CYCLES_Pos 16</span>
<a name="l04648"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga04c5771bee1a8180e38064aab29e2b38">04648</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_TDF_CYCLES_Msk (0xfu &lt;&lt; SMC_MODE_TDF_CYCLES_Pos) </span><span class="comment">/**&lt; \brief (SMC_MODE) Data Float Time */</span>
<a name="l04649"></a>04649 <span class="preprocessor">#define SMC_MODE_TDF_CYCLES(value) ((SMC_MODE_TDF_CYCLES_Msk &amp; ((value) &lt;&lt; SMC_MODE_TDF_CYCLES_Pos)))</span>
<a name="l04650"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#gaca493ab588f5b120ea493c4f497a91d8">04650</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_TDF_MODE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SMC_MODE) TDF Optimization */</span>
<a name="l04651"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga10f47505f64422dae4842abb6c46a781">04651</a> <span class="preprocessor">#define SMC_MODE_PMEN (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SMC_MODE) Page Mode Enabled */</span>
<a name="l04652"></a>04652 <span class="preprocessor">#define SMC_MODE_PS_Pos 28</span>
<a name="l04653"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga9c9390bf5d82526837feb6d947968a65">04653</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_PS_Msk (0x3u &lt;&lt; SMC_MODE_PS_Pos) </span><span class="comment">/**&lt; \brief (SMC_MODE) Page Size */</span>
<a name="l04654"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#gabff3bb155cbf2a61fcdaf0d718d682ec">04654</a> <span class="preprocessor">#define   SMC_MODE_PS_4_BYTE (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SMC_MODE) 4-byte page */</span>
<a name="l04655"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga0d2f117556952901e4b2437ad5bf4ca8">04655</a> <span class="preprocessor">#define   SMC_MODE_PS_8_BYTE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SMC_MODE) 8-byte page */</span>
<a name="l04656"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#gad66b56336724ed52ae273f9f58977d1b">04656</a> <span class="preprocessor">#define   SMC_MODE_PS_16_BYTE (0x2u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SMC_MODE) 16-byte page */</span>
<a name="l04657"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga095407c26d93636a00652efc1420e8ae">04657</a> <span class="preprocessor">#define   SMC_MODE_PS_32_BYTE (0x3u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SMC_MODE) 32-byte page */</span>
<a name="l04658"></a>04658 <span class="comment">/* -------- SMC_OCMS : (SMC Offset: 0x80) SMC OCMS MODE Register -------- */</span>
<a name="l04659"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga5015b15b7ecd4777feddc68cdc90111c">04659</a> <span class="preprocessor">#define SMC_OCMS_SMSE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SMC_OCMS) Static Memory Controller Scrambling Enable */</span>
<a name="l04660"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga1ec5be96b532f3e20a890dee0a0b3dd8">04660</a> <span class="preprocessor">#define SMC_OCMS_CS0SE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SMC_OCMS) Chip Select (x = 0 to 3) Scrambling Enable */</span>
<a name="l04661"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga17798a1ccf2825d448591fd70c597082">04661</a> <span class="preprocessor">#define SMC_OCMS_CS1SE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SMC_OCMS) Chip Select (x = 0 to 3) Scrambling Enable */</span>
<a name="l04662"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga64f5f6ae7396aa406258b596de51795e">04662</a> <span class="preprocessor">#define SMC_OCMS_CS2SE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (SMC_OCMS) Chip Select (x = 0 to 3) Scrambling Enable */</span>
<a name="l04663"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga2a8ceae2f1cb0fd0bb3e5224a9ca8181">04663</a> <span class="preprocessor">#define SMC_OCMS_CS3SE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (SMC_OCMS) Chip Select (x = 0 to 3) Scrambling Enable */</span>
<a name="l04664"></a>04664 <span class="comment">/* -------- SMC_KEY1 : (SMC Offset: 0x84) SMC OCMS KEY1 Register -------- */</span>
<a name="l04665"></a>04665 <span class="preprocessor">#define SMC_KEY1_KEY1_Pos 0</span>
<a name="l04666"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#gafbc06e0ee124dbabe65bc0b0a43363eb">04666</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_KEY1_KEY1_Msk (0xffffffffu &lt;&lt; SMC_KEY1_KEY1_Pos) </span><span class="comment">/**&lt; \brief (SMC_KEY1) Off Chip Memory Scrambling (OCMS) Key Part 1 */</span>
<a name="l04667"></a>04667 <span class="preprocessor">#define SMC_KEY1_KEY1(value) ((SMC_KEY1_KEY1_Msk &amp; ((value) &lt;&lt; SMC_KEY1_KEY1_Pos)))</span>
<a name="l04668"></a>04668 <span class="preprocessor"></span><span class="comment">/* -------- SMC_KEY2 : (SMC Offset: 0x88) SMC OCMS KEY2 Register -------- */</span>
<a name="l04669"></a>04669 <span class="preprocessor">#define SMC_KEY2_KEY2_Pos 0</span>
<a name="l04670"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#gacdd1234f9d2f15b0fb253f062025fcdd">04670</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_KEY2_KEY2_Msk (0xffffffffu &lt;&lt; SMC_KEY2_KEY2_Pos) </span><span class="comment">/**&lt; \brief (SMC_KEY2) Off Chip Memory Scrambling (OCMS) Key Part 2 */</span>
<a name="l04671"></a>04671 <span class="preprocessor">#define SMC_KEY2_KEY2(value) ((SMC_KEY2_KEY2_Msk &amp; ((value) &lt;&lt; SMC_KEY2_KEY2_Pos)))</span>
<a name="l04672"></a>04672 <span class="preprocessor"></span><span class="comment">/* -------- SMC_WPMR : (SMC Offset: 0xE4) SMC Write Protect Mode Register -------- */</span>
<a name="l04673"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#gaa5cb9c18315267563e952a7cd0cd8b42">04673</a> <span class="preprocessor">#define SMC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SMC_WPMR) Write Protect Enable */</span>
<a name="l04674"></a>04674 <span class="preprocessor">#define SMC_WPMR_WPKEY_Pos 8</span>
<a name="l04675"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga588e57ce3327f3036091fae414adc054">04675</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; SMC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (SMC_WPMR) Write Protect KEY */</span>
<a name="l04676"></a>04676 <span class="preprocessor">#define SMC_WPMR_WPKEY(value) ((SMC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; SMC_WPMR_WPKEY_Pos)))</span>
<a name="l04677"></a>04677 <span class="preprocessor"></span><span class="comment">/* -------- SMC_WPSR : (SMC Offset: 0xE8) SMC Write Protect Status Register -------- */</span>
<a name="l04678"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga03b1d62fbf36357cc008315104a140c4">04678</a> <span class="preprocessor">#define SMC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SMC_WPSR) Write Protect Enable */</span>
<a name="l04679"></a>04679 <span class="preprocessor">#define SMC_WPSR_WPVSRC_Pos 8</span>
<a name="l04680"></a><a class="code" href="group___s_a_m3_s___s_m_c.html#ga48efdac8353b5b525f55005c016e8548">04680</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; SMC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (SMC_WPSR) Write Protect Violation Source */</span>
<a name="l04681"></a>04681 <span class="comment"></span>
<a name="l04682"></a>04682 <span class="comment">/*@}*/</span>
<a name="l04683"></a>04683 
<a name="l04684"></a>04684 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04685"></a>04685 <span class="comment">/**  SOFTWARE API DEFINITION FOR Serial Peripheral Interface */</span>
<a name="l04686"></a>04686 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04687"></a>04687 <span class="comment">/** \addtogroup SAM3S_SPI Serial Peripheral Interface */</span><span class="comment"></span>
<a name="l04688"></a>04688 <span class="comment">/*@{*/</span>
<a name="l04689"></a>04689 
<a name="l04690"></a>04690 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l04691"></a>04691 <span class="preprocessor"></span><span class="comment">/** \brief Spi hardware registers */</span>
<a name="l04692"></a><a class="code" href="struct_spi.html">04692</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l04693"></a><a class="code" href="struct_spi.html#a33afd67999ab9780c43ddc5554f24339">04693</a>   WoReg SPI_CR;        <span class="comment">/**&lt; \brief (Spi Offset: 0x00) Control Register */</span>
<a name="l04694"></a><a class="code" href="struct_spi.html#abbd1f7b8d39b7925c04eb2650643a336">04694</a>   RwReg SPI_MR;        <span class="comment">/**&lt; \brief (Spi Offset: 0x04) Mode Register */</span>
<a name="l04695"></a><a class="code" href="struct_spi.html#ad33d4ea48990c13075466d3a2e7b20ec">04695</a>   RoReg SPI_RDR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x08) Receive Data Register */</span>
<a name="l04696"></a><a class="code" href="struct_spi.html#a5b4d85228f4b448f0f87c05400b498f1">04696</a>   WoReg SPI_TDR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x0C) Transmit Data Register */</span>
<a name="l04697"></a><a class="code" href="struct_spi.html#af82dd3b5169fa132ae6148156091cb50">04697</a>   RoReg SPI_SR;        <span class="comment">/**&lt; \brief (Spi Offset: 0x10) Status Register */</span>
<a name="l04698"></a><a class="code" href="struct_spi.html#ae2dbb8279a678d6f2f3a0e1a0e5deeae">04698</a>   WoReg SPI_IER;       <span class="comment">/**&lt; \brief (Spi Offset: 0x14) Interrupt Enable Register */</span>
<a name="l04699"></a><a class="code" href="struct_spi.html#a95455aa2a1ea3de9b17655ef2ce52d0a">04699</a>   WoReg SPI_IDR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x18) Interrupt Disable Register */</span>
<a name="l04700"></a><a class="code" href="struct_spi.html#aa2ca314316009921c37e12dae6f5fdfe">04700</a>   RoReg SPI_IMR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x1C) Interrupt Mask Register */</span>
<a name="l04701"></a>04701   RwReg Reserved1[4];
<a name="l04702"></a><a class="code" href="struct_spi.html#ad038cd252d146fd7ef7b380e5f248211">04702</a>   RwReg SPI_CSR[4];    <span class="comment">/**&lt; \brief (Spi Offset: 0x30) Chip Select Register */</span>
<a name="l04703"></a>04703   RwReg Reserved2[41];
<a name="l04704"></a><a class="code" href="struct_spi.html#a92bee9e98ca5c06850242f0c9fa3e3e8">04704</a>   RwReg SPI_WPMR;      <span class="comment">/**&lt; \brief (Spi Offset: 0xE4) Write Protection Control Register */</span>
<a name="l04705"></a><a class="code" href="struct_spi.html#a43712c3c1a37a40deaf5c39a3da2a51c">04705</a>   RoReg SPI_WPSR;      <span class="comment">/**&lt; \brief (Spi Offset: 0xE8) Write Protection Status Register */</span>
<a name="l04706"></a>04706   RwReg Reserved3[5];
<a name="l04707"></a><a class="code" href="struct_spi.html#ada5ff278d4315ffdcf5bc4c31d948faa">04707</a>   RwReg SPI_RPR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x100) Receive Pointer Register */</span>
<a name="l04708"></a><a class="code" href="struct_spi.html#a644dd76195db16ad0f249af2d4392d37">04708</a>   RwReg SPI_RCR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x104) Receive Counter Register */</span>
<a name="l04709"></a><a class="code" href="struct_spi.html#ae526ec89736bdd476545e546d9761540">04709</a>   RwReg SPI_TPR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x108) Transmit Pointer Register */</span>
<a name="l04710"></a><a class="code" href="struct_spi.html#a7f582bde806b4a722a446e7c483abcd4">04710</a>   RwReg SPI_TCR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x10C) Transmit Counter Register */</span>
<a name="l04711"></a><a class="code" href="struct_spi.html#a4be1a7117e9e2c1de116f55edeb8b2f9">04711</a>   RwReg SPI_RNPR;      <span class="comment">/**&lt; \brief (Spi Offset: 0x110) Receive Next Pointer Register */</span>
<a name="l04712"></a><a class="code" href="struct_spi.html#a9a6b7987f60e68d7f2f3ec7e7deb8430">04712</a>   RwReg SPI_RNCR;      <span class="comment">/**&lt; \brief (Spi Offset: 0x114) Receive Next Counter Register */</span>
<a name="l04713"></a><a class="code" href="struct_spi.html#a9abceeec2ed6e3f07f6eb809f31e49ab">04713</a>   RwReg SPI_TNPR;      <span class="comment">/**&lt; \brief (Spi Offset: 0x118) Transmit Next Pointer Register */</span>
<a name="l04714"></a><a class="code" href="struct_spi.html#ac8ee8264b170175b9433ef17ec23fd96">04714</a>   RwReg SPI_TNCR;      <span class="comment">/**&lt; \brief (Spi Offset: 0x11C) Transmit Next Counter Register */</span>
<a name="l04715"></a><a class="code" href="struct_spi.html#adb51d773580201990def9857a485175c">04715</a>   WoReg SPI_PTCR;      <span class="comment">/**&lt; \brief (Spi Offset: 0x120) Transfer Control Register */</span>
<a name="l04716"></a><a class="code" href="struct_spi.html#ae4d3f5e4f7d1fb545cf0c291f4099a51">04716</a>   RoReg SPI_PTSR;      <span class="comment">/**&lt; \brief (Spi Offset: 0x124) Transfer Status Register */</span>
<a name="l04717"></a>04717 } <a class="code" href="struct_spi.html" title="Spi hardware registers.">Spi</a>;
<a name="l04718"></a>04718 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l04719"></a>04719 <span class="comment">/* -------- SPI_CR : (SPI Offset: 0x00) Control Register -------- */</span>
<a name="l04720"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga18e49c9e57711f924dfedfd2f0ed649c">04720</a> <span class="preprocessor">#define SPI_CR_SPIEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_CR) SPI Enable */</span>
<a name="l04721"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga6033c504d035c6742001457c4af46117">04721</a> <span class="preprocessor">#define SPI_CR_SPIDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_CR) SPI Disable */</span>
<a name="l04722"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gae38a67df1f3efd301c202f553c2731b3">04722</a> <span class="preprocessor">#define SPI_CR_SWRST (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SPI_CR) SPI Software Reset */</span>
<a name="l04723"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaee7187afaf8a064de2b4386d5ca386b2">04723</a> <span class="preprocessor">#define SPI_CR_LASTXFER (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SPI_CR) Last Transfer */</span>
<a name="l04724"></a>04724 <span class="comment">/* -------- SPI_MR : (SPI Offset: 0x04) Mode Register -------- */</span>
<a name="l04725"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga6cb9df56f1ed31b09bb13f2cb667b7b0">04725</a> <span class="preprocessor">#define SPI_MR_MSTR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_MR) Master/Slave Mode */</span>
<a name="l04726"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga9ca9841edc87c230a7133e73225eace4">04726</a> <span class="preprocessor">#define SPI_MR_PS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_MR) Peripheral Select */</span>
<a name="l04727"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaabed13bbc11a6de9dd4973503c65efb1">04727</a> <span class="preprocessor">#define SPI_MR_PCSDEC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_MR) Chip Select Decode */</span>
<a name="l04728"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gad83d639a5fcafd4e97017d4cc9fb8975">04728</a> <span class="preprocessor">#define SPI_MR_MODFDIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_MR) Mode Fault Detection */</span>
<a name="l04729"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gab353dbc5ae459b9babad4a2b3cc1be97">04729</a> <span class="preprocessor">#define SPI_MR_WDRBT (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SPI_MR) Wait Data Read Before Transfer */</span>
<a name="l04730"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gab385ebbd203f156ff46a39ea17755452">04730</a> <span class="preprocessor">#define SPI_MR_LLB (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SPI_MR) Local Loopback Enable */</span>
<a name="l04731"></a>04731 <span class="preprocessor">#define SPI_MR_PCS_Pos 16</span>
<a name="l04732"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga204505b639ffd30a0b3fe42cdaf5754c">04732</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_MR_PCS_Msk (0xfu &lt;&lt; SPI_MR_PCS_Pos) </span><span class="comment">/**&lt; \brief (SPI_MR) Peripheral Chip Select */</span>
<a name="l04733"></a>04733 <span class="preprocessor">#define SPI_MR_PCS(value) ((SPI_MR_PCS_Msk &amp; ((value) &lt;&lt; SPI_MR_PCS_Pos)))</span>
<a name="l04734"></a>04734 <span class="preprocessor"></span><span class="preprocessor">#define SPI_MR_DLYBCS_Pos 24</span>
<a name="l04735"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga9ba686c6d3aba29bfa363b65ddd16877">04735</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_MR_DLYBCS_Msk (0xffu &lt;&lt; SPI_MR_DLYBCS_Pos) </span><span class="comment">/**&lt; \brief (SPI_MR) Delay Between Chip Selects */</span>
<a name="l04736"></a>04736 <span class="preprocessor">#define SPI_MR_DLYBCS(value) ((SPI_MR_DLYBCS_Msk &amp; ((value) &lt;&lt; SPI_MR_DLYBCS_Pos)))</span>
<a name="l04737"></a>04737 <span class="preprocessor"></span><span class="comment">/* -------- SPI_RDR : (SPI Offset: 0x08) Receive Data Register -------- */</span>
<a name="l04738"></a>04738 <span class="preprocessor">#define SPI_RDR_RD_Pos 0</span>
<a name="l04739"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga09e45fbff420a0436869160ea3e96b4b">04739</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_RDR_RD_Msk (0xffffu &lt;&lt; SPI_RDR_RD_Pos) </span><span class="comment">/**&lt; \brief (SPI_RDR) Receive Data */</span>
<a name="l04740"></a>04740 <span class="preprocessor">#define SPI_RDR_PCS_Pos 16</span>
<a name="l04741"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga2dd5820a581e24546853af787e511dbd">04741</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_RDR_PCS_Msk (0xfu &lt;&lt; SPI_RDR_PCS_Pos) </span><span class="comment">/**&lt; \brief (SPI_RDR) Peripheral Chip Select */</span>
<a name="l04742"></a>04742 <span class="comment">/* -------- SPI_TDR : (SPI Offset: 0x0C) Transmit Data Register -------- */</span>
<a name="l04743"></a>04743 <span class="preprocessor">#define SPI_TDR_TD_Pos 0</span>
<a name="l04744"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gabbaac983bfec5d0d9a48192c549e2581">04744</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TDR_TD_Msk (0xffffu &lt;&lt; SPI_TDR_TD_Pos) </span><span class="comment">/**&lt; \brief (SPI_TDR) Transmit Data */</span>
<a name="l04745"></a>04745 <span class="preprocessor">#define SPI_TDR_TD(value) ((SPI_TDR_TD_Msk &amp; ((value) &lt;&lt; SPI_TDR_TD_Pos)))</span>
<a name="l04746"></a>04746 <span class="preprocessor"></span><span class="preprocessor">#define SPI_TDR_PCS_Pos 16</span>
<a name="l04747"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga0b195ce01bdd06c5f0eb6c892108f1fc">04747</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TDR_PCS_Msk (0xfu &lt;&lt; SPI_TDR_PCS_Pos) </span><span class="comment">/**&lt; \brief (SPI_TDR) Peripheral Chip Select */</span>
<a name="l04748"></a>04748 <span class="preprocessor">#define SPI_TDR_PCS(value) ((SPI_TDR_PCS_Msk &amp; ((value) &lt;&lt; SPI_TDR_PCS_Pos)))</span>
<a name="l04749"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga6cafe9086ebb0a0b39ada838a98528bc">04749</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TDR_LASTXFER (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SPI_TDR) Last Transfer */</span>
<a name="l04750"></a>04750 <span class="comment">/* -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- */</span>
<a name="l04751"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gab1016447bf7e9804ded0679d3acceb6c">04751</a> <span class="preprocessor">#define SPI_SR_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_SR) Receive Data Register Full */</span>
<a name="l04752"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga83c040f5551321ce4d005ed71ae179ad">04752</a> <span class="preprocessor">#define SPI_SR_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_SR) Transmit Data Register Empty */</span>
<a name="l04753"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gabaa043349833dc7b8138969c64f63adf">04753</a> <span class="preprocessor">#define SPI_SR_MODF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_SR) Mode Fault Error */</span>
<a name="l04754"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaf26d14d58b00dde1fc4e9b6ee306f187">04754</a> <span class="preprocessor">#define SPI_SR_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_SR) Overrun Error Status */</span>
<a name="l04755"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga654770e2c8330c34744aad2b68505bf6">04755</a> <span class="preprocessor">#define SPI_SR_ENDRX (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_SR) End of RX buffer */</span>
<a name="l04756"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gafee547f32746973fe83150582a870de0">04756</a> <span class="preprocessor">#define SPI_SR_ENDTX (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SPI_SR) End of TX buffer */</span>
<a name="l04757"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga098a999b437e681d5919676946acf133">04757</a> <span class="preprocessor">#define SPI_SR_RXBUFF (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SPI_SR) RX Buffer Full */</span>
<a name="l04758"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gab1a67d37dd28c3cae3c9e7b1802a3914">04758</a> <span class="preprocessor">#define SPI_SR_TXBUFE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SPI_SR) TX Buffer Empty */</span>
<a name="l04759"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gabeda016ebc9ea6b515755cd56e78a8fe">04759</a> <span class="preprocessor">#define SPI_SR_NSSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_SR) NSS Rising */</span>
<a name="l04760"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga84407cd4d97c87ff79ddf135427ecfe4">04760</a> <span class="preprocessor">#define SPI_SR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SPI_SR) Transmission Registers Empty */</span>
<a name="l04761"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaaa676bbaa36a74be559ee6a5d46eaa9d">04761</a> <span class="preprocessor">#define SPI_SR_UNDES (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SPI_SR) Underrun Error Status (Slave Mode Only) */</span>
<a name="l04762"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gae7580fa93c7e03c5bb5538abc0dfc152">04762</a> <span class="preprocessor">#define SPI_SR_SPIENS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SPI_SR) SPI Enable Status */</span>
<a name="l04763"></a>04763 <span class="comment">/* -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- */</span>
<a name="l04764"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga1105f94156b60c5ee82de84925b30178">04764</a> <span class="preprocessor">#define SPI_IER_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_IER) Receive Data Register Full Interrupt Enable */</span>
<a name="l04765"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga04e042ee66fcf2a93c27921abca640e4">04765</a> <span class="preprocessor">#define SPI_IER_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_IER) SPI Transmit Data Register Empty Interrupt Enable */</span>
<a name="l04766"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga052ed154bfbc9fa3aa97e3a3aa619687">04766</a> <span class="preprocessor">#define SPI_IER_MODF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_IER) Mode Fault Error Interrupt Enable */</span>
<a name="l04767"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga34a22f2529e88361ef639e93eb318659">04767</a> <span class="preprocessor">#define SPI_IER_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_IER) Overrun Error Interrupt Enable */</span>
<a name="l04768"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga4a2f128d82daf1e1c65cd0fbf23988f7">04768</a> <span class="preprocessor">#define SPI_IER_ENDRX (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_IER) End of Receive Buffer Interrupt Enable */</span>
<a name="l04769"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaffdb41307e92eddbed4e3a7a3821b1ff">04769</a> <span class="preprocessor">#define SPI_IER_ENDTX (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SPI_IER) End of Transmit Buffer Interrupt Enable */</span>
<a name="l04770"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga2a1704244b25cb096f78285a3db5d03f">04770</a> <span class="preprocessor">#define SPI_IER_RXBUFF (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SPI_IER) Receive Buffer Full Interrupt Enable */</span>
<a name="l04771"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gad9094778f4b2bc2f5f4987bba9d8a290">04771</a> <span class="preprocessor">#define SPI_IER_TXBUFE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SPI_IER) Transmit Buffer Empty Interrupt Enable */</span>
<a name="l04772"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaccb704204fcb7d07ca807b608c3e19ca">04772</a> <span class="preprocessor">#define SPI_IER_NSSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_IER) NSS Rising Interrupt Enable */</span>
<a name="l04773"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga0113a457347e793c91055a4edb98e5a3">04773</a> <span class="preprocessor">#define SPI_IER_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SPI_IER) Transmission Registers Empty Enable */</span>
<a name="l04774"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga1ff8797fb0a9d82230514cd9d5caac59">04774</a> <span class="preprocessor">#define SPI_IER_UNDES (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SPI_IER) Underrun Error Interrupt Enable */</span>
<a name="l04775"></a>04775 <span class="comment">/* -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- */</span>
<a name="l04776"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gabdb3e78af146a108e460424053a9db92">04776</a> <span class="preprocessor">#define SPI_IDR_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_IDR) Receive Data Register Full Interrupt Disable */</span>
<a name="l04777"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga87757165dbe02f10c128f465eec220ba">04777</a> <span class="preprocessor">#define SPI_IDR_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_IDR) SPI Transmit Data Register Empty Interrupt Disable */</span>
<a name="l04778"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga30165a04bb5f28d0b4868be8474acf1c">04778</a> <span class="preprocessor">#define SPI_IDR_MODF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_IDR) Mode Fault Error Interrupt Disable */</span>
<a name="l04779"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga2d169c1bd619fe85b3387b374f580b09">04779</a> <span class="preprocessor">#define SPI_IDR_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_IDR) Overrun Error Interrupt Disable */</span>
<a name="l04780"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga7d70033502968ce022e6da4d7a4e41cf">04780</a> <span class="preprocessor">#define SPI_IDR_ENDRX (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_IDR) End of Receive Buffer Interrupt Disable */</span>
<a name="l04781"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga16af462d25e294782a53842df3577e89">04781</a> <span class="preprocessor">#define SPI_IDR_ENDTX (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SPI_IDR) End of Transmit Buffer Interrupt Disable */</span>
<a name="l04782"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga98f603f7f6a65fc65bdd86331bc69af0">04782</a> <span class="preprocessor">#define SPI_IDR_RXBUFF (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SPI_IDR) Receive Buffer Full Interrupt Disable */</span>
<a name="l04783"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga1946e479b597da2207871e6e99a571ed">04783</a> <span class="preprocessor">#define SPI_IDR_TXBUFE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SPI_IDR) Transmit Buffer Empty Interrupt Disable */</span>
<a name="l04784"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga728d5a8cad7c29250360f0157b5e8f79">04784</a> <span class="preprocessor">#define SPI_IDR_NSSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_IDR) NSS Rising Interrupt Disable */</span>
<a name="l04785"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaddf4b26c2541629e1997132e50178b4f">04785</a> <span class="preprocessor">#define SPI_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SPI_IDR) Transmission Registers Empty Disable */</span>
<a name="l04786"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga795088b6ea6b89af56c9d5bd3bba66cb">04786</a> <span class="preprocessor">#define SPI_IDR_UNDES (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SPI_IDR) Underrun Error Interrupt Disable */</span>
<a name="l04787"></a>04787 <span class="comment">/* -------- SPI_IMR : (SPI Offset: 0x1C) Interrupt Mask Register -------- */</span>
<a name="l04788"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gacba1530f6c28a001ec4c36c25d391cdf">04788</a> <span class="preprocessor">#define SPI_IMR_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_IMR) Receive Data Register Full Interrupt Mask */</span>
<a name="l04789"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga1ae4f282e180509cbb5e8b19598243b9">04789</a> <span class="preprocessor">#define SPI_IMR_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_IMR) SPI Transmit Data Register Empty Interrupt Mask */</span>
<a name="l04790"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga8a2186d7a3469d20ed526dd3678bcbf2">04790</a> <span class="preprocessor">#define SPI_IMR_MODF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_IMR) Mode Fault Error Interrupt Mask */</span>
<a name="l04791"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gac07260e5ce36c6a0b6911ffe0a8b0a63">04791</a> <span class="preprocessor">#define SPI_IMR_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_IMR) Overrun Error Interrupt Mask */</span>
<a name="l04792"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga028366ccea4bbf9b6bf817fc5c91fd67">04792</a> <span class="preprocessor">#define SPI_IMR_ENDRX (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_IMR) End of Receive Buffer Interrupt Mask */</span>
<a name="l04793"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga29a6b350d6fe16cbc2f0ee3017aed951">04793</a> <span class="preprocessor">#define SPI_IMR_ENDTX (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SPI_IMR) End of Transmit Buffer Interrupt Mask */</span>
<a name="l04794"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga31e1ab447e1c747e821ecc60906825b1">04794</a> <span class="preprocessor">#define SPI_IMR_RXBUFF (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SPI_IMR) Receive Buffer Full Interrupt Mask */</span>
<a name="l04795"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gacba0b97a51e66dc1d7c2036d12d8a6d6">04795</a> <span class="preprocessor">#define SPI_IMR_TXBUFE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SPI_IMR) Transmit Buffer Empty Interrupt Mask */</span>
<a name="l04796"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga19e20161f498a459839b5b2b1e45be4b">04796</a> <span class="preprocessor">#define SPI_IMR_NSSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_IMR) NSS Rising Interrupt Mask */</span>
<a name="l04797"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gad4614e5714a116d626d45bb98fabac74">04797</a> <span class="preprocessor">#define SPI_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SPI_IMR) Transmission Registers Empty Mask */</span>
<a name="l04798"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga4b17e314a7181955c68b713a74d2a386">04798</a> <span class="preprocessor">#define SPI_IMR_UNDES (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SPI_IMR) Underrun Error Interrupt Mask */</span>
<a name="l04799"></a>04799 <span class="comment">/* -------- SPI_CSR[4] : (SPI Offset: 0x30) Chip Select Register -------- */</span>
<a name="l04800"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaa32540a52ce9bec344c733e63578c1e5">04800</a> <span class="preprocessor">#define SPI_CSR_CPOL (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Clock Polarity */</span>
<a name="l04801"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gab1ac2d1468b0bcaf5699b4f7ca338278">04801</a> <span class="preprocessor">#define SPI_CSR_NCPHA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Clock Phase */</span>
<a name="l04802"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaf55a6eabcdcc72e93d8316de76e22f0f">04802</a> <span class="preprocessor">#define SPI_CSR_CSNAAT (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Chip Select Not Active After Transfer (Ignored if CSAAT = 1) */</span>
<a name="l04803"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaa80e81d8dc4efe289e56e31f04896bb1">04803</a> <span class="preprocessor">#define SPI_CSR_CSAAT (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Chip Select Not Active After Transfer (Ignored if CSAAT = 1) */</span>
<a name="l04804"></a>04804 <span class="preprocessor">#define SPI_CSR_BITS_Pos 4</span>
<a name="l04805"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga9f4c680f57d1ded5c34993cffc91bd94">04805</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_BITS_Msk (0xfu &lt;&lt; SPI_CSR_BITS_Pos) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Bits Per Transfer */</span>
<a name="l04806"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga8549c361b375d157602dee315513c150">04806</a> <span class="preprocessor">#define   SPI_CSR_BITS_8_BIT (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 8_bits for transfer */</span>
<a name="l04807"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gab02437662c1d559ea485ac7d39e88dba">04807</a> <span class="preprocessor">#define   SPI_CSR_BITS_9_BIT (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 9_bits for transfer */</span>
<a name="l04808"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga6fc81b52de5354cd3b92615ad1b55496">04808</a> <span class="preprocessor">#define   SPI_CSR_BITS_10_BIT (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 8_bits for transfer */</span>
<a name="l04809"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga0cb17f459512707bd7d1dd718a3abe6e">04809</a> <span class="preprocessor">#define   SPI_CSR_BITS_11_BIT (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 8_bits for transfer */</span>
<a name="l04810"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga4d7b32df6f855f2dddf62b27a61c167f">04810</a> <span class="preprocessor">#define   SPI_CSR_BITS_12_BIT (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 8_bits for transfer */</span>
<a name="l04811"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga73c6f8ce576ea59ae84a0745bde2fcf9">04811</a> <span class="preprocessor">#define   SPI_CSR_BITS_13_BIT (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 8_bits for transfer */</span>
<a name="l04812"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga9f50944da65963d4e710e798eb1b4ffb">04812</a> <span class="preprocessor">#define   SPI_CSR_BITS_14_BIT (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 8_bits for transfer */</span>
<a name="l04813"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga421d68bc73d5065443e29cdd9f3fc2d8">04813</a> <span class="preprocessor">#define   SPI_CSR_BITS_15_BIT (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 8_bits for transfer */</span>
<a name="l04814"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga04ecfd6c12d345ef631c6e8cfc29df6c">04814</a> <span class="preprocessor">#define   SPI_CSR_BITS_16_BIT (0x8u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 8_bits for transfer */</span>
<a name="l04815"></a>04815 <span class="preprocessor">#define SPI_CSR_SCBR_Pos 8</span>
<a name="l04816"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga2f43c4d328adbac6ce40e5cfbf489c3d">04816</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_SCBR_Msk (0xffu &lt;&lt; SPI_CSR_SCBR_Pos) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Serial Clock Baud Rate */</span>
<a name="l04817"></a>04817 <span class="preprocessor">#define SPI_CSR_SCBR(value) ((SPI_CSR_SCBR_Msk &amp; ((value) &lt;&lt; SPI_CSR_SCBR_Pos)))</span>
<a name="l04818"></a>04818 <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_DLYBS_Pos 16</span>
<a name="l04819"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaa09d39f94f35fb03298dc0fd811d86b5">04819</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_DLYBS_Msk (0xffu &lt;&lt; SPI_CSR_DLYBS_Pos) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Delay Before SPCK */</span>
<a name="l04820"></a>04820 <span class="preprocessor">#define SPI_CSR_DLYBS(value) ((SPI_CSR_DLYBS_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBS_Pos)))</span>
<a name="l04821"></a>04821 <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_DLYBCT_Pos 24</span>
<a name="l04822"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gacfa9a89f587873cca6797fb1a3a1f76d">04822</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_DLYBCT_Msk (0xffu &lt;&lt; SPI_CSR_DLYBCT_Pos) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Delay Between Consecutive Transfers */</span>
<a name="l04823"></a>04823 <span class="preprocessor">#define SPI_CSR_DLYBCT(value) ((SPI_CSR_DLYBCT_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBCT_Pos)))</span>
<a name="l04824"></a>04824 <span class="preprocessor"></span><span class="comment">/* -------- SPI_WPMR : (SPI Offset: 0xE4) Write Protection Control Register -------- */</span>
<a name="l04825"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaf3aa09958193ef1e8e4dd06fd39587ef">04825</a> <span class="preprocessor">#define SPI_WPMR_SPIWPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_WPMR) SPI Write Protection Enable */</span>
<a name="l04826"></a>04826 <span class="preprocessor">#define SPI_WPMR_SPIWPKEY_Pos 8</span>
<a name="l04827"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gad17619f462365cd5ad38e4111cc12045">04827</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_WPMR_SPIWPKEY_Msk (0xffffffu &lt;&lt; SPI_WPMR_SPIWPKEY_Pos) </span><span class="comment">/**&lt; \brief (SPI_WPMR) SPI Write Protection Key Password */</span>
<a name="l04828"></a>04828 <span class="preprocessor">#define SPI_WPMR_SPIWPKEY(value) ((SPI_WPMR_SPIWPKEY_Msk &amp; ((value) &lt;&lt; SPI_WPMR_SPIWPKEY_Pos)))</span>
<a name="l04829"></a>04829 <span class="preprocessor"></span><span class="comment">/* -------- SPI_WPSR : (SPI Offset: 0xE8) Write Protection Status Register -------- */</span>
<a name="l04830"></a>04830 <span class="preprocessor">#define SPI_WPSR_SPIWPVS_Pos 0</span>
<a name="l04831"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaa1786f521683257117bdb22f8c836673">04831</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_WPSR_SPIWPVS_Msk (0x7u &lt;&lt; SPI_WPSR_SPIWPVS_Pos) </span><span class="comment">/**&lt; \brief (SPI_WPSR) SPI Write Protection Violation Status */</span>
<a name="l04832"></a>04832 <span class="preprocessor">#define SPI_WPSR_SPIWPVSRC_Pos 8</span>
<a name="l04833"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga2a4c65a3706f0b525f53fb833d5e3d1b">04833</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_WPSR_SPIWPVSRC_Msk (0xffu &lt;&lt; SPI_WPSR_SPIWPVSRC_Pos) </span><span class="comment">/**&lt; \brief (SPI_WPSR) SPI Write Protection Violation Source */</span>
<a name="l04834"></a>04834 <span class="comment">/* -------- SPI_RPR : (SPI Offset: 0x100) Receive Pointer Register -------- */</span>
<a name="l04835"></a>04835 <span class="preprocessor">#define SPI_RPR_RXPTR_Pos 0</span>
<a name="l04836"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga898c9e97c619104423090925b1914b94">04836</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; SPI_RPR_RXPTR_Pos) </span><span class="comment">/**&lt; \brief (SPI_RPR) Receive Pointer Register */</span>
<a name="l04837"></a>04837 <span class="preprocessor">#define SPI_RPR_RXPTR(value) ((SPI_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; SPI_RPR_RXPTR_Pos)))</span>
<a name="l04838"></a>04838 <span class="preprocessor"></span><span class="comment">/* -------- SPI_RCR : (SPI Offset: 0x104) Receive Counter Register -------- */</span>
<a name="l04839"></a>04839 <span class="preprocessor">#define SPI_RCR_RXCTR_Pos 0</span>
<a name="l04840"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga03e600a313aaa011d47c654629ca1cd5">04840</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_RCR_RXCTR_Msk (0xffffu &lt;&lt; SPI_RCR_RXCTR_Pos) </span><span class="comment">/**&lt; \brief (SPI_RCR) Receive Counter Register */</span>
<a name="l04841"></a>04841 <span class="preprocessor">#define SPI_RCR_RXCTR(value) ((SPI_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; SPI_RCR_RXCTR_Pos)))</span>
<a name="l04842"></a>04842 <span class="preprocessor"></span><span class="comment">/* -------- SPI_TPR : (SPI Offset: 0x108) Transmit Pointer Register -------- */</span>
<a name="l04843"></a>04843 <span class="preprocessor">#define SPI_TPR_TXPTR_Pos 0</span>
<a name="l04844"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga4363ad22abbafb00d68dc1f29bf5356c">04844</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; SPI_TPR_TXPTR_Pos) </span><span class="comment">/**&lt; \brief (SPI_TPR) Transmit Counter Register */</span>
<a name="l04845"></a>04845 <span class="preprocessor">#define SPI_TPR_TXPTR(value) ((SPI_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; SPI_TPR_TXPTR_Pos)))</span>
<a name="l04846"></a>04846 <span class="preprocessor"></span><span class="comment">/* -------- SPI_TCR : (SPI Offset: 0x10C) Transmit Counter Register -------- */</span>
<a name="l04847"></a>04847 <span class="preprocessor">#define SPI_TCR_TXCTR_Pos 0</span>
<a name="l04848"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gac33fbab0069d07ea5afebffee150877d">04848</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TCR_TXCTR_Msk (0xffffu &lt;&lt; SPI_TCR_TXCTR_Pos) </span><span class="comment">/**&lt; \brief (SPI_TCR) Transmit Counter Register */</span>
<a name="l04849"></a>04849 <span class="preprocessor">#define SPI_TCR_TXCTR(value) ((SPI_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; SPI_TCR_TXCTR_Pos)))</span>
<a name="l04850"></a>04850 <span class="preprocessor"></span><span class="comment">/* -------- SPI_RNPR : (SPI Offset: 0x110) Receive Next Pointer Register -------- */</span>
<a name="l04851"></a>04851 <span class="preprocessor">#define SPI_RNPR_RXNPTR_Pos 0</span>
<a name="l04852"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gafaccffe583eccb9da751183ae3de486c">04852</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; SPI_RNPR_RXNPTR_Pos) </span><span class="comment">/**&lt; \brief (SPI_RNPR) Receive Next Pointer */</span>
<a name="l04853"></a>04853 <span class="preprocessor">#define SPI_RNPR_RXNPTR(value) ((SPI_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; SPI_RNPR_RXNPTR_Pos)))</span>
<a name="l04854"></a>04854 <span class="preprocessor"></span><span class="comment">/* -------- SPI_RNCR : (SPI Offset: 0x114) Receive Next Counter Register -------- */</span>
<a name="l04855"></a>04855 <span class="preprocessor">#define SPI_RNCR_RXNCTR_Pos 0</span>
<a name="l04856"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaa4a85411b6f19c2b496cb47d176a56ae">04856</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; SPI_RNCR_RXNCTR_Pos) </span><span class="comment">/**&lt; \brief (SPI_RNCR) Receive Next Counter */</span>
<a name="l04857"></a>04857 <span class="preprocessor">#define SPI_RNCR_RXNCTR(value) ((SPI_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; SPI_RNCR_RXNCTR_Pos)))</span>
<a name="l04858"></a>04858 <span class="preprocessor"></span><span class="comment">/* -------- SPI_TNPR : (SPI Offset: 0x118) Transmit Next Pointer Register -------- */</span>
<a name="l04859"></a>04859 <span class="preprocessor">#define SPI_TNPR_TXNPTR_Pos 0</span>
<a name="l04860"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga77164dcb0a8acfdd2bd442cb819cae4a">04860</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; SPI_TNPR_TXNPTR_Pos) </span><span class="comment">/**&lt; \brief (SPI_TNPR) Transmit Next Pointer */</span>
<a name="l04861"></a>04861 <span class="preprocessor">#define SPI_TNPR_TXNPTR(value) ((SPI_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; SPI_TNPR_TXNPTR_Pos)))</span>
<a name="l04862"></a>04862 <span class="preprocessor"></span><span class="comment">/* -------- SPI_TNCR : (SPI Offset: 0x11C) Transmit Next Counter Register -------- */</span>
<a name="l04863"></a>04863 <span class="preprocessor">#define SPI_TNCR_TXNCTR_Pos 0</span>
<a name="l04864"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga1ea9c5b95a991f758fb6e521b3e0f500">04864</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; SPI_TNCR_TXNCTR_Pos) </span><span class="comment">/**&lt; \brief (SPI_TNCR) Transmit Counter Next */</span>
<a name="l04865"></a>04865 <span class="preprocessor">#define SPI_TNCR_TXNCTR(value) ((SPI_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; SPI_TNCR_TXNCTR_Pos)))</span>
<a name="l04866"></a>04866 <span class="preprocessor"></span><span class="comment">/* -------- SPI_PTCR : (SPI Offset: 0x120) Transfer Control Register -------- */</span>
<a name="l04867"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gac528edf357192406a29d82afc63ef33d">04867</a> <span class="preprocessor">#define SPI_PTCR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_PTCR) Receiver Transfer Enable */</span>
<a name="l04868"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga3c49c6e872b364063588461fd4b8088c">04868</a> <span class="preprocessor">#define SPI_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_PTCR) Receiver Transfer Disable */</span>
<a name="l04869"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaf43bb8fed9bb3efc150c1751be2fbcc6">04869</a> <span class="preprocessor">#define SPI_PTCR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_PTCR) Transmitter Transfer Enable */</span>
<a name="l04870"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga36feff24b5dc059f611157f525fe6bb2">04870</a> <span class="preprocessor">#define SPI_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SPI_PTCR) Transmitter Transfer Disable */</span>
<a name="l04871"></a>04871 <span class="comment">/* -------- SPI_PTSR : (SPI Offset: 0x124) Transfer Status Register -------- */</span>
<a name="l04872"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#gaeb03212dff9be998fe52c265683fa99c">04872</a> <span class="preprocessor">#define SPI_PTSR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_PTSR) Receiver Transfer Enable */</span>
<a name="l04873"></a><a class="code" href="group___s_a_m3_s___s_p_i.html#ga207b7f62b571c5d0cd6656a1d870a31b">04873</a> <span class="preprocessor">#define SPI_PTSR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_PTSR) Transmitter Transfer Enable */</span>
<a name="l04874"></a>04874 <span class="comment"></span>
<a name="l04875"></a>04875 <span class="comment">/*@}*/</span>
<a name="l04876"></a>04876 
<a name="l04877"></a>04877 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04878"></a>04878 <span class="comment">/**  SOFTWARE API DEFINITION FOR Synchronous Serial Controller */</span>
<a name="l04879"></a>04879 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04880"></a>04880 <span class="comment">/** \addtogroup SAM3S_SSC Synchronous Serial Controller */</span><span class="comment"></span>
<a name="l04881"></a>04881 <span class="comment">/*@{*/</span>
<a name="l04882"></a>04882 
<a name="l04883"></a>04883 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l04884"></a>04884 <span class="preprocessor"></span><span class="comment">/** \brief Ssc hardware registers */</span>
<a name="l04885"></a><a class="code" href="struct_ssc.html">04885</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l04886"></a><a class="code" href="struct_ssc.html#a174b20793961d33311ace4cdb09c595f">04886</a>   WoReg SSC_CR;        <span class="comment">/**&lt; \brief (Ssc Offset: 0x0) Control Register */</span>
<a name="l04887"></a><a class="code" href="struct_ssc.html#a78bccfe8e563cdb7d5a879a3bc156ef2">04887</a>   RwReg SSC_CMR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x4) Clock Mode Register */</span>
<a name="l04888"></a>04888   RwReg Reserved1[2];
<a name="l04889"></a><a class="code" href="struct_ssc.html#a99482615a87b2f07105144a9fffaa265">04889</a>   RwReg SSC_RCMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x10) Receive Clock Mode Register */</span>
<a name="l04890"></a><a class="code" href="struct_ssc.html#ab70dce6c953955713adf39be8a0286fc">04890</a>   RwReg SSC_RFMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x14) Receive Frame Mode Register */</span>
<a name="l04891"></a><a class="code" href="struct_ssc.html#a37c718b3d18534f6e036651708f7db31">04891</a>   RwReg SSC_TCMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x18) Transmit Clock Mode Register */</span>
<a name="l04892"></a><a class="code" href="struct_ssc.html#afa6017b7a1af60684cb6ff482c81a12f">04892</a>   RwReg SSC_TFMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x1C) Transmit Frame Mode Register */</span>
<a name="l04893"></a><a class="code" href="struct_ssc.html#a3b9af1b4b515fbf97b106a5ede2c11d6">04893</a>   RoReg SSC_RHR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x20) Receive Holding Register */</span>
<a name="l04894"></a><a class="code" href="struct_ssc.html#a97b76eeb03c2bd003776071560632a2f">04894</a>   WoReg SSC_THR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x24) Transmit Holding Register */</span>
<a name="l04895"></a>04895   RwReg Reserved2[2];
<a name="l04896"></a><a class="code" href="struct_ssc.html#a770ff693574aa0a12d378611b7b089e7">04896</a>   RoReg SSC_RSHR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x30) Receive Sync. Holding Register */</span>
<a name="l04897"></a><a class="code" href="struct_ssc.html#a622dee4b5cc63dea055e72fda69297fc">04897</a>   RwReg SSC_TSHR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x34) Transmit Sync. Holding Register */</span>
<a name="l04898"></a><a class="code" href="struct_ssc.html#a42a26ea7e137ebfe1c7b3c4bc598266b">04898</a>   RwReg SSC_RC0R;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x38) Receive Compare 0 Register */</span>
<a name="l04899"></a><a class="code" href="struct_ssc.html#a48a9479104c9c551beec2ebf76d48a11">04899</a>   RwReg SSC_RC1R;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x3C) Receive Compare 1 Register */</span>
<a name="l04900"></a><a class="code" href="struct_ssc.html#ab75f5d2ba3ee448da73735d180b71d92">04900</a>   RoReg SSC_SR;        <span class="comment">/**&lt; \brief (Ssc Offset: 0x40) Status Register */</span>
<a name="l04901"></a><a class="code" href="struct_ssc.html#ac691523da44ca9096ae749418d3548f0">04901</a>   WoReg SSC_IER;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x44) Interrupt Enable Register */</span>
<a name="l04902"></a><a class="code" href="struct_ssc.html#ad47835ec1aeab5dc5e14209764af0553">04902</a>   WoReg SSC_IDR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x48) Interrupt Disable Register */</span>
<a name="l04903"></a><a class="code" href="struct_ssc.html#a771f5111fc1d5d83a3950a920ebf04ec">04903</a>   RoReg SSC_IMR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x4C) Interrupt Mask Register */</span>
<a name="l04904"></a>04904   RwReg Reserved3[37];
<a name="l04905"></a><a class="code" href="struct_ssc.html#af1390946ae2693f50092fce3a73086a2">04905</a>   RwReg SSC_WPMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0xE4) Write Protect Mode Register */</span>
<a name="l04906"></a><a class="code" href="struct_ssc.html#a4c2d233c343a218f1f23e0a6840e1c7c">04906</a>   RoReg SSC_WPSR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0xE8) Write Protect Status Register */</span>
<a name="l04907"></a>04907   RwReg Reserved4[5];
<a name="l04908"></a><a class="code" href="struct_ssc.html#afb96754b0be99943c112ce4ce5f1db74">04908</a>   RwReg SSC_RPR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x100) Receive Pointer Register */</span>
<a name="l04909"></a><a class="code" href="struct_ssc.html#aa8c58d26d5b7eaa6a0ea2ef6cf973354">04909</a>   RwReg SSC_RCR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x104) Receive Counter Register */</span>
<a name="l04910"></a><a class="code" href="struct_ssc.html#a0133fbfa9011f595922b7a3867140407">04910</a>   RwReg SSC_TPR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x108) Transmit Pointer Register */</span>
<a name="l04911"></a><a class="code" href="struct_ssc.html#a9463e149fc952ef58a269d80bcfe9eae">04911</a>   RwReg SSC_TCR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x10C) Transmit Counter Register */</span>
<a name="l04912"></a><a class="code" href="struct_ssc.html#ae2b27ed7b8e436b57ca47e7a91f68d14">04912</a>   RwReg SSC_RNPR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x110) Receive Next Pointer Register */</span>
<a name="l04913"></a><a class="code" href="struct_ssc.html#af4f6632fbf12b2f44c7c7f3e3a5cccbb">04913</a>   RwReg SSC_RNCR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x114) Receive Next Counter Register */</span>
<a name="l04914"></a><a class="code" href="struct_ssc.html#ae28003cb58976ac51134755343e9d1c6">04914</a>   RwReg SSC_TNPR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x118) Transmit Next Pointer Register */</span>
<a name="l04915"></a><a class="code" href="struct_ssc.html#ae2c5e3c7e728d34b521c2885d3a836e8">04915</a>   RwReg SSC_TNCR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x11C) Transmit Next Counter Register */</span>
<a name="l04916"></a><a class="code" href="struct_ssc.html#a971f90457e50888e23d3ddaf18db39d3">04916</a>   WoReg SSC_PTCR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x120) Transfer Control Register */</span>
<a name="l04917"></a><a class="code" href="struct_ssc.html#ae5233e0928a813417c6e887326e79e60">04917</a>   RoReg SSC_PTSR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x124) Transfer Status Register */</span>
<a name="l04918"></a>04918 } <a class="code" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a>;
<a name="l04919"></a>04919 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l04920"></a>04920 <span class="comment">/* -------- SSC_CR : (SSC Offset: 0x0) Control Register -------- */</span>
<a name="l04921"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga7595acb1cdb3449a180ce73a5cad6ae1">04921</a> <span class="preprocessor">#define SSC_CR_RXEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_CR) Receive Enable */</span>
<a name="l04922"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga9ec4d8d9af2fb7f26577a6ab092f0204">04922</a> <span class="preprocessor">#define SSC_CR_RXDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_CR) Receive Disable */</span>
<a name="l04923"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga6a7f20128838dd3df608890cc38606a4">04923</a> <span class="preprocessor">#define SSC_CR_TXEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_CR) Transmit Enable */</span>
<a name="l04924"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga05497659a49b097a3d51cfde04251256">04924</a> <span class="preprocessor">#define SSC_CR_TXDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_CR) Transmit Disable */</span>
<a name="l04925"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga0d1132493efe8596cb3daa6ea549b7d5">04925</a> <span class="preprocessor">#define SSC_CR_SWRST (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (SSC_CR) Software Reset */</span>
<a name="l04926"></a>04926 <span class="comment">/* -------- SSC_CMR : (SSC Offset: 0x4) Clock Mode Register -------- */</span>
<a name="l04927"></a>04927 <span class="preprocessor">#define SSC_CMR_DIV_Pos 0</span>
<a name="l04928"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga8f5ed60052bac141f2a1851fd8824347">04928</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CMR_DIV_Msk (0xfffu &lt;&lt; SSC_CMR_DIV_Pos) </span><span class="comment">/**&lt; \brief (SSC_CMR) Clock Divider */</span>
<a name="l04929"></a>04929 <span class="preprocessor">#define SSC_CMR_DIV(value) ((SSC_CMR_DIV_Msk &amp; ((value) &lt;&lt; SSC_CMR_DIV_Pos)))</span>
<a name="l04930"></a>04930 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RCMR : (SSC Offset: 0x10) Receive Clock Mode Register -------- */</span>
<a name="l04931"></a>04931 <span class="preprocessor">#define SSC_RCMR_CKS_Pos 0</span>
<a name="l04932"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga69d2e07e3536ac3c7135edbbdce044ee">04932</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_CKS_Msk (0x3u &lt;&lt; SSC_RCMR_CKS_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock Selection */</span>
<a name="l04933"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gac8dcd77b8afc60511c8a0b93f949ce4b">04933</a> <span class="preprocessor">#define   SSC_RCMR_CKS_MCK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Divided Clock */</span>
<a name="l04934"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga6a35bb440481e72a4cdb5f258e73f81a">04934</a> <span class="preprocessor">#define   SSC_RCMR_CKS_TK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_RCMR) TK Clock signal */</span>
<a name="l04935"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga6a6a03020179bb03b544e2d00f7fe791">04935</a> <span class="preprocessor">#define   SSC_RCMR_CKS_RK (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_RCMR) RK pin */</span>
<a name="l04936"></a>04936 <span class="preprocessor">#define SSC_RCMR_CKO_Pos 2</span>
<a name="l04937"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga35f3467254bf5f94f0d32fe49ea1ecee">04937</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_CKO_Msk (0x7u &lt;&lt; SSC_RCMR_CKO_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock Output Mode Selection */</span>
<a name="l04938"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaf1af78d764d64d5273c400c732626e6a">04938</a> <span class="preprocessor">#define   SSC_RCMR_CKO_NONE (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_RCMR) None */</span>
<a name="l04939"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaa3136fb5b9bcceacf6762c4bd96d7c17">04939</a> <span class="preprocessor">#define   SSC_RCMR_CKO_CONTINUOUS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Continuous Receive Clock */</span>
<a name="l04940"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga20dc6012a427587bd9f416252e8199bd">04940</a> <span class="preprocessor">#define   SSC_RCMR_CKO_TRANSFER (0x2u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock only during data transfers */</span>
<a name="l04941"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaf195476c7a084158753562b8c7530c13">04941</a> <span class="preprocessor">#define SSC_RCMR_CKI (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock Inversion */</span>
<a name="l04942"></a>04942 <span class="preprocessor">#define SSC_RCMR_CKG_Pos 6</span>
<a name="l04943"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga0eba5966f4847bb3e4f29c36e74ce36c">04943</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_CKG_Msk (0x3u &lt;&lt; SSC_RCMR_CKG_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock Gating Selection */</span>
<a name="l04944"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gab266fb5211685699fbeba572e3125436">04944</a> <span class="preprocessor">#define   SSC_RCMR_CKG_NONE (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_RCMR) None */</span>
<a name="l04945"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga3b2c52c765635833ac74c6d21363faf2">04945</a> <span class="preprocessor">#define   SSC_RCMR_CKG_CONTINUOUS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Continuous Receive Clock */</span>
<a name="l04946"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga99ddc83d5703ae785defd9ae105c524c">04946</a> <span class="preprocessor">#define   SSC_RCMR_CKG_TRANSFER (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock only during data transfers */</span>
<a name="l04947"></a>04947 <span class="preprocessor">#define SSC_RCMR_START_Pos 8</span>
<a name="l04948"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga83543244871dd9ab8b42ede8e4042da9">04948</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_START_Msk (0xfu &lt;&lt; SSC_RCMR_START_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Start Selection */</span>
<a name="l04949"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga024593dd8ba4a9a2356f024a8a40153d">04949</a> <span class="preprocessor">#define   SSC_RCMR_START_CONTINUOUS (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data. */</span>
<a name="l04950"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gae77138b37e3bada4e5964fba65b5b098">04950</a> <span class="preprocessor">#define   SSC_RCMR_START_TRANSMIT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Transmit start */</span>
<a name="l04951"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga75df2e66841b6f684566c25ba0dcb79e">04951</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_LOW (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of a low level on RF signal */</span>
<a name="l04952"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga2197b595919575f3b3e6ca23a6c50619">04952</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_HIGH (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of a high level on RF signal */</span>
<a name="l04953"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga127822d8f0cea0ac4f11f5c2335ffe0d">04953</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_FALLING (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of a falling edge on RF signal */</span>
<a name="l04954"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga56ab9cb07f582301ac0ef5e5376b7c2a">04954</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_RISING (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of a rising edge on RF signal */</span>
<a name="l04955"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga16de2d677f3754151b9b5a7c2f38a4d2">04955</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_LEVEL (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of any level change on RF signal */</span>
<a name="l04956"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaa39c295e25b98a0d1d5fe116bf9d520b">04956</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_EDGE (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of any edge on RF signal */</span>
<a name="l04957"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga77bdaf11b447e8b2b646087a6b882734">04957</a> <span class="preprocessor">#define   SSC_RCMR_START_CMP_0 (0x8u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Compare 0 */</span>
<a name="l04958"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga587fbbb6211fb02a95b11cb8e0b3b9c8">04958</a> <span class="preprocessor">#define SSC_RCMR_STOP (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Stop Selection */</span>
<a name="l04959"></a>04959 <span class="preprocessor">#define SSC_RCMR_STTDLY_Pos 16</span>
<a name="l04960"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gae24b9f6b8fefe1a474d92d0a1f32f03e">04960</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_STTDLY_Msk (0xffu &lt;&lt; SSC_RCMR_STTDLY_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Start Delay */</span>
<a name="l04961"></a>04961 <span class="preprocessor">#define SSC_RCMR_STTDLY(value) ((SSC_RCMR_STTDLY_Msk &amp; ((value) &lt;&lt; SSC_RCMR_STTDLY_Pos)))</span>
<a name="l04962"></a>04962 <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_PERIOD_Pos 24</span>
<a name="l04963"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga4625d0dbb12b0c706acd0dcc46662775">04963</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_PERIOD_Msk (0xffu &lt;&lt; SSC_RCMR_PERIOD_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Period Divider Selection */</span>
<a name="l04964"></a>04964 <span class="preprocessor">#define SSC_RCMR_PERIOD(value) ((SSC_RCMR_PERIOD_Msk &amp; ((value) &lt;&lt; SSC_RCMR_PERIOD_Pos)))</span>
<a name="l04965"></a>04965 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RFMR : (SSC Offset: 0x14) Receive Frame Mode Register -------- */</span>
<a name="l04966"></a>04966 <span class="preprocessor">#define SSC_RFMR_DATLEN_Pos 0</span>
<a name="l04967"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaca434251b9cf5c95de7599b5ba446bbe">04967</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_DATLEN_Msk (0x1fu &lt;&lt; SSC_RFMR_DATLEN_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Data Length */</span>
<a name="l04968"></a>04968 <span class="preprocessor">#define SSC_RFMR_DATLEN(value) ((SSC_RFMR_DATLEN_Msk &amp; ((value) &lt;&lt; SSC_RFMR_DATLEN_Pos)))</span>
<a name="l04969"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga31b89142343ee680b1037f62b463e956">04969</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_LOOP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Loop Mode */</span>
<a name="l04970"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga05ac3810bff08514bdda4a6d1fdb4a88">04970</a> <span class="preprocessor">#define SSC_RFMR_MSBF (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Most Significant Bit First */</span>
<a name="l04971"></a>04971 <span class="preprocessor">#define SSC_RFMR_DATNB_Pos 8</span>
<a name="l04972"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga60d42f9379abbda72d81b4ff83b18db0">04972</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_DATNB_Msk (0xfu &lt;&lt; SSC_RFMR_DATNB_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Data Number per Frame */</span>
<a name="l04973"></a>04973 <span class="preprocessor">#define SSC_RFMR_DATNB(value) ((SSC_RFMR_DATNB_Msk &amp; ((value) &lt;&lt; SSC_RFMR_DATNB_Pos)))</span>
<a name="l04974"></a>04974 <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSLEN_Pos 16</span>
<a name="l04975"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaa95a0040d6a32aa485a1e33acb302226">04975</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSLEN_Msk (0xfu &lt;&lt; SSC_RFMR_FSLEN_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Receive Frame Sync Length */</span>
<a name="l04976"></a>04976 <span class="preprocessor">#define SSC_RFMR_FSLEN(value) ((SSC_RFMR_FSLEN_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSLEN_Pos)))</span>
<a name="l04977"></a>04977 <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSOS_Pos 20</span>
<a name="l04978"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga9ff89e2c177a09e39b66ef0ebaab0910">04978</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSOS_Msk (0x7u &lt;&lt; SSC_RFMR_FSOS_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Receive Frame Sync Output Selection */</span>
<a name="l04979"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gacec7c9fa9f9ec25f1d1b5c7543b7ae6f">04979</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_NONE (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) None */</span>
<a name="l04980"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga1438db9598857f32f171d12c81a9ffe7">04980</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_NEGATIVE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Negative Pulse */</span>
<a name="l04981"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga59bcd626cbbd3e14d7c7959c1db8a7a0">04981</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_POSITIVE (0x2u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Positive Pulse */</span>
<a name="l04982"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga7402d73234db4c6a5b8d0563e9fdd08b">04982</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_LOW (0x3u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Driven Low during data transfer */</span>
<a name="l04983"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga0159c546b9cee5796ec298b4d03518d3">04983</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_HIGH (0x4u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Driven High during data transfer */</span>
<a name="l04984"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga86615ceba54258c4af3b70f6fb4c9482">04984</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_TOGGLING (0x5u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Toggling at each start of data transfer */</span>
<a name="l04985"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gabbcbdd0b91ca49ab447e3eef096011ea">04985</a> <span class="preprocessor">#define SSC_RFMR_FSEDGE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Frame Sync Edge Detection */</span>
<a name="l04986"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga26cfd35fe040177701bc4013792a456c">04986</a> <span class="preprocessor">#define   SSC_RFMR_FSEDGE_POSITIVE (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Positive Edge Detection */</span>
<a name="l04987"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga8f398d082b3c84407ea304185059614f">04987</a> <span class="preprocessor">#define   SSC_RFMR_FSEDGE_NEGATIVE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Negative Edge Detection */</span>
<a name="l04988"></a>04988 <span class="preprocessor">#define SSC_RFMR_FSLEN_EXT_Pos 28</span>
<a name="l04989"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga570b34d865acc703b40380921b776136">04989</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSLEN_EXT_Msk (0xfu &lt;&lt; SSC_RFMR_FSLEN_EXT_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) FSLEN Field Extension */</span>
<a name="l04990"></a>04990 <span class="preprocessor">#define SSC_RFMR_FSLEN_EXT(value) ((SSC_RFMR_FSLEN_EXT_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSLEN_EXT_Pos)))</span>
<a name="l04991"></a>04991 <span class="preprocessor"></span><span class="comment">/* -------- SSC_TCMR : (SSC Offset: 0x18) Transmit Clock Mode Register -------- */</span>
<a name="l04992"></a>04992 <span class="preprocessor">#define SSC_TCMR_CKS_Pos 0</span>
<a name="l04993"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gae089b90796e49eebab2e04ea3e38a7ac">04993</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_CKS_Msk (0x3u &lt;&lt; SSC_TCMR_CKS_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock Selection */</span>
<a name="l04994"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga9fc4c9b6861d3a09197e40b9d9bed722">04994</a> <span class="preprocessor">#define   SSC_TCMR_CKS_MCK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Divided Clock */</span>
<a name="l04995"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaabba655f85505e698732175260a509de">04995</a> <span class="preprocessor">#define   SSC_TCMR_CKS_TK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_TCMR) TK Clock signal */</span>
<a name="l04996"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga591c367f8f47aafe313b9024687ee2bc">04996</a> <span class="preprocessor">#define   SSC_TCMR_CKS_RK (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_TCMR) RK pin */</span>
<a name="l04997"></a>04997 <span class="preprocessor">#define SSC_TCMR_CKO_Pos 2</span>
<a name="l04998"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaf1db19aa9bbf6b92eefc4dc1a94332ef">04998</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_CKO_Msk (0x7u &lt;&lt; SSC_TCMR_CKO_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock Output Mode Selection */</span>
<a name="l04999"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga0e50ef2ad6415badf2fa6092bacfc877">04999</a> <span class="preprocessor">#define   SSC_TCMR_CKO_NONE (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_TCMR) None */</span>
<a name="l05000"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga6fb9e67ed110c6508c752d1141cf0604">05000</a> <span class="preprocessor">#define   SSC_TCMR_CKO_CONTINUOUS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Continuous Receive Clock */</span>
<a name="l05001"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaf4b3bc09db36b00f20543365c665189e">05001</a> <span class="preprocessor">#define   SSC_TCMR_CKO_TRANSFER (0x2u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock only during data transfers */</span>
<a name="l05002"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga4679388624809de4234de3dd62b8314b">05002</a> <span class="preprocessor">#define SSC_TCMR_CKI (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock Inversion */</span>
<a name="l05003"></a>05003 <span class="preprocessor">#define SSC_TCMR_CKG_Pos 6</span>
<a name="l05004"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga264bf18e5a5c5aa262b5de484879d5a5">05004</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_CKG_Msk (0x3u &lt;&lt; SSC_TCMR_CKG_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock Gating Selection */</span>
<a name="l05005"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga9ca6665a2c2e9bb45eab46faa5bbcc7b">05005</a> <span class="preprocessor">#define   SSC_TCMR_CKG_NONE (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_TCMR) None */</span>
<a name="l05006"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga40dee35fdbff46890c1127c8e0f34993">05006</a> <span class="preprocessor">#define   SSC_TCMR_CKG_CONTINUOUS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock enabled only if TF Low */</span>
<a name="l05007"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga3da4c111fdf184b9a24d847005e7f245">05007</a> <span class="preprocessor">#define   SSC_TCMR_CKG_TRANSFER (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock enabled only if TF High */</span>
<a name="l05008"></a>05008 <span class="preprocessor">#define SSC_TCMR_START_Pos 8</span>
<a name="l05009"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga98e970b3c9086ca47652dff2c6617622">05009</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_START_Msk (0xfu &lt;&lt; SSC_TCMR_START_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Start Selection */</span>
<a name="l05010"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gab12d647f18d0f194c02984a30a82f254">05010</a> <span class="preprocessor">#define   SSC_TCMR_START_CONTINUOUS (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Continuous, as soon as a word is written in the SSC_THR Register (if Transmit is enabled), and immediately after the end of transfer of the previous data. */</span>
<a name="l05011"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gac536853e5f98db75be32c91d8d7e1f6c">05011</a> <span class="preprocessor">#define   SSC_TCMR_START_RECEIVE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Receive start */</span>
<a name="l05012"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga9935ddf22e666fea0ed58b7fccfbd7b3">05012</a> <span class="preprocessor">#define   SSC_TCMR_START_RF_LOW (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of a low level on TF signal */</span>
<a name="l05013"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaaad5f5263ea238b669e3e311fd456190">05013</a> <span class="preprocessor">#define   SSC_TCMR_START_RF_HIGH (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of a high level on TF signal */</span>
<a name="l05014"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gab4a4301ff903a36dee078cf8e6604cf2">05014</a> <span class="preprocessor">#define   SSC_TCMR_START_RF_FALLING (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of a falling edge on TF signal */</span>
<a name="l05015"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gad9801f67312d1546d6e2e396bf0f33df">05015</a> <span class="preprocessor">#define   SSC_TCMR_START_RF_RISING (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of a rising edge on TF signal */</span>
<a name="l05016"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gada291bc4f9af2a8ed7231b480b60c953">05016</a> <span class="preprocessor">#define   SSC_TCMR_START_RF_LEVEL (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of any level change on TF signal */</span>
<a name="l05017"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gad34358ab8a764783649d0799812a6860">05017</a> <span class="preprocessor">#define   SSC_TCMR_START_RF_EDGE (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of any edge on TF signal */</span>
<a name="l05018"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gac2a97e86c3fef424debab53b2033d89f">05018</a> <span class="preprocessor">#define   SSC_TCMR_START_CMP_0 (0x8u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Compare 0 */</span>
<a name="l05019"></a>05019 <span class="preprocessor">#define SSC_TCMR_STTDLY_Pos 16</span>
<a name="l05020"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga386d8a3fd0fba70a103f9bf198a9a873">05020</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_STTDLY_Msk (0xffu &lt;&lt; SSC_TCMR_STTDLY_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Start Delay */</span>
<a name="l05021"></a>05021 <span class="preprocessor">#define SSC_TCMR_STTDLY(value) ((SSC_TCMR_STTDLY_Msk &amp; ((value) &lt;&lt; SSC_TCMR_STTDLY_Pos)))</span>
<a name="l05022"></a>05022 <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_PERIOD_Pos 24</span>
<a name="l05023"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga986b8749bbe20060ceabb9d29e2e0b58">05023</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_PERIOD_Msk (0xffu &lt;&lt; SSC_TCMR_PERIOD_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Period Divider Selection */</span>
<a name="l05024"></a>05024 <span class="preprocessor">#define SSC_TCMR_PERIOD(value) ((SSC_TCMR_PERIOD_Msk &amp; ((value) &lt;&lt; SSC_TCMR_PERIOD_Pos)))</span>
<a name="l05025"></a>05025 <span class="preprocessor"></span><span class="comment">/* -------- SSC_TFMR : (SSC Offset: 0x1C) Transmit Frame Mode Register -------- */</span>
<a name="l05026"></a>05026 <span class="preprocessor">#define SSC_TFMR_DATLEN_Pos 0</span>
<a name="l05027"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga1bda5c854310d5ce9d2c6eccdd9f0a0d">05027</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_DATLEN_Msk (0x1fu &lt;&lt; SSC_TFMR_DATLEN_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Data Length */</span>
<a name="l05028"></a>05028 <span class="preprocessor">#define SSC_TFMR_DATLEN(value) ((SSC_TFMR_DATLEN_Msk &amp; ((value) &lt;&lt; SSC_TFMR_DATLEN_Pos)))</span>
<a name="l05029"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga3b2e5a43351537bdeff72b97a187764b">05029</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_DATDEF (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Data Default Value */</span>
<a name="l05030"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga3116a071a03980bd37c37b17638e7e39">05030</a> <span class="preprocessor">#define SSC_TFMR_MSBF (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Most Significant Bit First */</span>
<a name="l05031"></a>05031 <span class="preprocessor">#define SSC_TFMR_DATNB_Pos 8</span>
<a name="l05032"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga4c790138df7ce44ea5f2228cb8d73aa4">05032</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_DATNB_Msk (0xfu &lt;&lt; SSC_TFMR_DATNB_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Data Number per frame */</span>
<a name="l05033"></a>05033 <span class="preprocessor">#define SSC_TFMR_DATNB(value) ((SSC_TFMR_DATNB_Msk &amp; ((value) &lt;&lt; SSC_TFMR_DATNB_Pos)))</span>
<a name="l05034"></a>05034 <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSLEN_Pos 16</span>
<a name="l05035"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga2f1301642ac21f7002625a41bf8afd5e">05035</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSLEN_Msk (0xfu &lt;&lt; SSC_TFMR_FSLEN_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Transmit Frame Sync Length */</span>
<a name="l05036"></a>05036 <span class="preprocessor">#define SSC_TFMR_FSLEN(value) ((SSC_TFMR_FSLEN_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSLEN_Pos)))</span>
<a name="l05037"></a>05037 <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSOS_Pos 20</span>
<a name="l05038"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga006a6f6e3b4d58e7e09b7b0a40bb508b">05038</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSOS_Msk (0x7u &lt;&lt; SSC_TFMR_FSOS_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Transmit Frame Sync Output Selection */</span>
<a name="l05039"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaed68a856afde49933672c19a153af79f">05039</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_NONE (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) None */</span>
<a name="l05040"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga2e3272011e178adc13110c27f3c1aba2">05040</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_NEGATIVE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Negative Pulse */</span>
<a name="l05041"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga29db224088bb339b20c9e2d0dc3de969">05041</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_POSITIVE (0x2u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Positive Pulse */</span>
<a name="l05042"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga06c9b6ae7c4622bac258807c3950ab66">05042</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_LOW (0x3u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Driven Low during data transfer */</span>
<a name="l05043"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga8f5606bcb77d8ee259746f2b7f30fcda">05043</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_HIGH (0x4u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Driven High during data transfer */</span>
<a name="l05044"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaaf74cf512f28da61731c3adbafcff26f">05044</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_TOGGLING (0x5u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Toggling at each start of data transfer */</span>
<a name="l05045"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga3a0ed6a4edcacf98e080e8a8550216ed">05045</a> <span class="preprocessor">#define SSC_TFMR_FSDEN (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Frame Sync Data Enable */</span>
<a name="l05046"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gac769e710998fa8eeb877643ec9afd551">05046</a> <span class="preprocessor">#define SSC_TFMR_FSEDGE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Frame Sync Edge Detection */</span>
<a name="l05047"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga81f00f85f623b0a2791f8c79fa857078">05047</a> <span class="preprocessor">#define   SSC_TFMR_FSEDGE_POSITIVE (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Positive Edge Detection */</span>
<a name="l05048"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga276008f5edffc356e8990a20272c3cbc">05048</a> <span class="preprocessor">#define   SSC_TFMR_FSEDGE_NEGATIVE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Negative Edge Detection */</span>
<a name="l05049"></a>05049 <span class="preprocessor">#define SSC_TFMR_FSLEN_EXT_Pos 28</span>
<a name="l05050"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga2466e43895155ced65596e40c86ea1fc">05050</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSLEN_EXT_Msk (0xfu &lt;&lt; SSC_TFMR_FSLEN_EXT_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) FSLEN Field Extension */</span>
<a name="l05051"></a>05051 <span class="preprocessor">#define SSC_TFMR_FSLEN_EXT(value) ((SSC_TFMR_FSLEN_EXT_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSLEN_EXT_Pos)))</span>
<a name="l05052"></a>05052 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RHR : (SSC Offset: 0x20) Receive Holding Register -------- */</span>
<a name="l05053"></a>05053 <span class="preprocessor">#define SSC_RHR_RDAT_Pos 0</span>
<a name="l05054"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga864ae9935bdca4a85399ff3049a7c37f">05054</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RHR_RDAT_Msk (0xffffffffu &lt;&lt; SSC_RHR_RDAT_Pos) </span><span class="comment">/**&lt; \brief (SSC_RHR) Receive Data */</span>
<a name="l05055"></a>05055 <span class="comment">/* -------- SSC_THR : (SSC Offset: 0x24) Transmit Holding Register -------- */</span>
<a name="l05056"></a>05056 <span class="preprocessor">#define SSC_THR_TDAT_Pos 0</span>
<a name="l05057"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga8a8b999d53d8c64c5c07c4d358e50a72">05057</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_THR_TDAT_Msk (0xffffffffu &lt;&lt; SSC_THR_TDAT_Pos) </span><span class="comment">/**&lt; \brief (SSC_THR) Transmit Data */</span>
<a name="l05058"></a>05058 <span class="preprocessor">#define SSC_THR_TDAT(value) ((SSC_THR_TDAT_Msk &amp; ((value) &lt;&lt; SSC_THR_TDAT_Pos)))</span>
<a name="l05059"></a>05059 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RSHR : (SSC Offset: 0x30) Receive Sync. Holding Register -------- */</span>
<a name="l05060"></a>05060 <span class="preprocessor">#define SSC_RSHR_RSDAT_Pos 0</span>
<a name="l05061"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gab4558ba00369529a19a522bd5c24dfdf">05061</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RSHR_RSDAT_Msk (0xffffu &lt;&lt; SSC_RSHR_RSDAT_Pos) </span><span class="comment">/**&lt; \brief (SSC_RSHR) Receive Synchronization Data */</span>
<a name="l05062"></a>05062 <span class="comment">/* -------- SSC_TSHR : (SSC Offset: 0x34) Transmit Sync. Holding Register -------- */</span>
<a name="l05063"></a>05063 <span class="preprocessor">#define SSC_TSHR_TSDAT_Pos 0</span>
<a name="l05064"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaeb5dd76f4c46359c292c845739e597af">05064</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TSHR_TSDAT_Msk (0xffffu &lt;&lt; SSC_TSHR_TSDAT_Pos) </span><span class="comment">/**&lt; \brief (SSC_TSHR) Transmit Synchronization Data */</span>
<a name="l05065"></a>05065 <span class="preprocessor">#define SSC_TSHR_TSDAT(value) ((SSC_TSHR_TSDAT_Msk &amp; ((value) &lt;&lt; SSC_TSHR_TSDAT_Pos)))</span>
<a name="l05066"></a>05066 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RC0R : (SSC Offset: 0x38) Receive Compare 0 Register -------- */</span>
<a name="l05067"></a>05067 <span class="preprocessor">#define SSC_RC0R_CP0_Pos 0</span>
<a name="l05068"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga64aabafb8ac205832de9b681d0639e57">05068</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RC0R_CP0_Msk (0xffffu &lt;&lt; SSC_RC0R_CP0_Pos) </span><span class="comment">/**&lt; \brief (SSC_RC0R) Receive Compare Data 0 */</span>
<a name="l05069"></a>05069 <span class="preprocessor">#define SSC_RC0R_CP0(value) ((SSC_RC0R_CP0_Msk &amp; ((value) &lt;&lt; SSC_RC0R_CP0_Pos)))</span>
<a name="l05070"></a>05070 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RC1R : (SSC Offset: 0x3C) Receive Compare 1 Register -------- */</span>
<a name="l05071"></a>05071 <span class="preprocessor">#define SSC_RC1R_CP1_Pos 0</span>
<a name="l05072"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga519e1be06b4771463b6ec39a2bb34aa3">05072</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RC1R_CP1_Msk (0xffffu &lt;&lt; SSC_RC1R_CP1_Pos) </span><span class="comment">/**&lt; \brief (SSC_RC1R) Receive Compare Data 1 */</span>
<a name="l05073"></a>05073 <span class="preprocessor">#define SSC_RC1R_CP1(value) ((SSC_RC1R_CP1_Msk &amp; ((value) &lt;&lt; SSC_RC1R_CP1_Pos)))</span>
<a name="l05074"></a>05074 <span class="preprocessor"></span><span class="comment">/* -------- SSC_SR : (SSC Offset: 0x40) Status Register -------- */</span>
<a name="l05075"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga794117122a72c63dbb8c60d46e661ecd">05075</a> <span class="preprocessor">#define SSC_SR_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_SR) Transmit Ready */</span>
<a name="l05076"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga63eb031c1926ba0fd237b26ca3df6827">05076</a> <span class="preprocessor">#define SSC_SR_TXEMPTY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_SR) Transmit Empty */</span>
<a name="l05077"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga5c3c02f11f2aae8f81a87dc98ecda6dd">05077</a> <span class="preprocessor">#define SSC_SR_ENDTX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_SR) End of Transmission */</span>
<a name="l05078"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga8786756ae9c06b4b33ab22731df5fb2e">05078</a> <span class="preprocessor">#define SSC_SR_TXBUFE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SSC_SR) Transmit Buffer Empty */</span>
<a name="l05079"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga4afbe5c8232b909f4f120eeab42e44b0">05079</a> <span class="preprocessor">#define SSC_SR_RXRDY (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SSC_SR) Receive Ready */</span>
<a name="l05080"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga86a15f406f24a01ccb3eac6a1181e57a">05080</a> <span class="preprocessor">#define SSC_SR_OVRUN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_SR) Receive Overrun */</span>
<a name="l05081"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaecb8ac4798428f679e88c75705257d94">05081</a> <span class="preprocessor">#define SSC_SR_ENDRX (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_SR) End of Reception */</span>
<a name="l05082"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga541a2987989672ee23e3d8cc778b1c79">05082</a> <span class="preprocessor">#define SSC_SR_RXBUFF (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SSC_SR) Receive Buffer Full */</span>
<a name="l05083"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga5dbd90c3dc6c1d19f563f5f40907d11b">05083</a> <span class="preprocessor">#define SSC_SR_CP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_SR) Compare 0 */</span>
<a name="l05084"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga480ed11e0f38842d931e8ae048dabbda">05084</a> <span class="preprocessor">#define SSC_SR_CP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_SR) Compare 1 */</span>
<a name="l05085"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga3664f10ee97ffcec4ab5ba6ee3d1ee58">05085</a> <span class="preprocessor">#define SSC_SR_TXSYN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SSC_SR) Transmit Sync */</span>
<a name="l05086"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaf4aded90315eed01d0444ff6c4db20e5">05086</a> <span class="preprocessor">#define SSC_SR_RXSYN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SSC_SR) Receive Sync */</span>
<a name="l05087"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga01655b9556a9ca0d8ae74c1b92fc2883">05087</a> <span class="preprocessor">#define SSC_SR_TXEN (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SSC_SR) Transmit Enable */</span>
<a name="l05088"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gacdc9dc326bc747260c8c8ea35fb2653c">05088</a> <span class="preprocessor">#define SSC_SR_RXEN (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SSC_SR) Receive Enable */</span>
<a name="l05089"></a>05089 <span class="comment">/* -------- SSC_IER : (SSC Offset: 0x44) Interrupt Enable Register -------- */</span>
<a name="l05090"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga9ea2a67733fc84f756a99a37b44c9b4b">05090</a> <span class="preprocessor">#define SSC_IER_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_IER) Transmit Ready Interrupt Enable */</span>
<a name="l05091"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaeb7c8a6fb7ccd67620db9af5b60d4b61">05091</a> <span class="preprocessor">#define SSC_IER_TXEMPTY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_IER) Transmit Empty Interrupt Enable */</span>
<a name="l05092"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga17a55e5e0acc351b01c41193af4b7783">05092</a> <span class="preprocessor">#define SSC_IER_ENDTX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_IER) End of Transmission Interrupt Enable */</span>
<a name="l05093"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga739dc7cbc3341c99e8e791d7aae668d7">05093</a> <span class="preprocessor">#define SSC_IER_TXBUFE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SSC_IER) Transmit Buffer Empty Interrupt Enable */</span>
<a name="l05094"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga74605365152872946dd199bffcf36132">05094</a> <span class="preprocessor">#define SSC_IER_RXRDY (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SSC_IER) Receive Ready Interrupt Enable */</span>
<a name="l05095"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga597c0c2b920b8a7570140904336ad553">05095</a> <span class="preprocessor">#define SSC_IER_OVRUN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_IER) Receive Overrun Interrupt Enable */</span>
<a name="l05096"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga09c51c6fb404253a4091a7b12daec4c0">05096</a> <span class="preprocessor">#define SSC_IER_ENDRX (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_IER) End of Reception Interrupt Enable */</span>
<a name="l05097"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga646c78c8deea5d431a7608ffa8748afd">05097</a> <span class="preprocessor">#define SSC_IER_RXBUFF (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SSC_IER) Receive Buffer Full Interrupt Enable */</span>
<a name="l05098"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga2cd1af90ccc4eba863a22e6d49fc59ea">05098</a> <span class="preprocessor">#define SSC_IER_CP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_IER) Compare 0 Interrupt Enable */</span>
<a name="l05099"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga514cf159e3a3f4d869c39d025a64133c">05099</a> <span class="preprocessor">#define SSC_IER_CP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_IER) Compare 1 Interrupt Enable */</span>
<a name="l05100"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gadad56d3168fa39685836acfe1efcb455">05100</a> <span class="preprocessor">#define SSC_IER_TXSYN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SSC_IER) Tx Sync Interrupt Enable */</span>
<a name="l05101"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gab4e404d443294ff6f5643c498658acf7">05101</a> <span class="preprocessor">#define SSC_IER_RXSYN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SSC_IER) Rx Sync Interrupt Enable */</span>
<a name="l05102"></a>05102 <span class="comment">/* -------- SSC_IDR : (SSC Offset: 0x48) Interrupt Disable Register -------- */</span>
<a name="l05103"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga9b76b95f6e3e699b1cf99e774ab8ac2a">05103</a> <span class="preprocessor">#define SSC_IDR_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_IDR) Transmit Ready Interrupt Disable */</span>
<a name="l05104"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga5288b0edd0ca2738a040748643bb54c2">05104</a> <span class="preprocessor">#define SSC_IDR_TXEMPTY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_IDR) Transmit Empty Interrupt Disable */</span>
<a name="l05105"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga2b53d2941b86384bf5a0c1a61f6e02ef">05105</a> <span class="preprocessor">#define SSC_IDR_ENDTX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_IDR) End of Transmission Interrupt Disable */</span>
<a name="l05106"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gacf3e1b415b7990f8e8f48c895c911ca6">05106</a> <span class="preprocessor">#define SSC_IDR_TXBUFE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SSC_IDR) Transmit Buffer Empty Interrupt Disable */</span>
<a name="l05107"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga299356039a863855c7ad6e021bed4dd7">05107</a> <span class="preprocessor">#define SSC_IDR_RXRDY (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SSC_IDR) Receive Ready Interrupt Disable */</span>
<a name="l05108"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga0a37f2a51c3b766afc8b5e6e10e5bfcc">05108</a> <span class="preprocessor">#define SSC_IDR_OVRUN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_IDR) Receive Overrun Interrupt Disable */</span>
<a name="l05109"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga49419effbd31e6e0847064f5eea4212d">05109</a> <span class="preprocessor">#define SSC_IDR_ENDRX (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_IDR) End of Reception Interrupt Disable */</span>
<a name="l05110"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga8efdc0a21050b41319b905d108f9d198">05110</a> <span class="preprocessor">#define SSC_IDR_RXBUFF (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SSC_IDR) Receive Buffer Full Interrupt Disable */</span>
<a name="l05111"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga812b0dafef18cd516155a29f119fbf16">05111</a> <span class="preprocessor">#define SSC_IDR_CP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_IDR) Compare 0 Interrupt Disable */</span>
<a name="l05112"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gae8d3514143d21b01497b70e82ff92910">05112</a> <span class="preprocessor">#define SSC_IDR_CP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_IDR) Compare 1 Interrupt Disable */</span>
<a name="l05113"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaf7f2c2b638652bc48c3bc6e27928c707">05113</a> <span class="preprocessor">#define SSC_IDR_TXSYN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SSC_IDR) Tx Sync Interrupt Enable */</span>
<a name="l05114"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga6f17f73d70f75d5c1fb5da7a514becd8">05114</a> <span class="preprocessor">#define SSC_IDR_RXSYN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SSC_IDR) Rx Sync Interrupt Enable */</span>
<a name="l05115"></a>05115 <span class="comment">/* -------- SSC_IMR : (SSC Offset: 0x4C) Interrupt Mask Register -------- */</span>
<a name="l05116"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga9657890cef5ac456158d2164b089322e">05116</a> <span class="preprocessor">#define SSC_IMR_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_IMR) Transmit Ready Interrupt Mask */</span>
<a name="l05117"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga5f579fa94af7339bf90e1041b1b257d2">05117</a> <span class="preprocessor">#define SSC_IMR_TXEMPTY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_IMR) Transmit Empty Interrupt Mask */</span>
<a name="l05118"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga61e64283310e15c33d9532219f80002b">05118</a> <span class="preprocessor">#define SSC_IMR_ENDTX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_IMR) End of Transmission Interrupt Mask */</span>
<a name="l05119"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gac0d6001625197be15946b2e553649206">05119</a> <span class="preprocessor">#define SSC_IMR_TXBUFE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SSC_IMR) Transmit Buffer Empty Interrupt Mask */</span>
<a name="l05120"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gabcbf15a70b2dd93442fa113b1a7e972d">05120</a> <span class="preprocessor">#define SSC_IMR_RXRDY (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SSC_IMR) Receive Ready Interrupt Mask */</span>
<a name="l05121"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga14c42e0f5a65ab4e0978525e57379d0b">05121</a> <span class="preprocessor">#define SSC_IMR_OVRUN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_IMR) Receive Overrun Interrupt Mask */</span>
<a name="l05122"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gae43ea6b1db0f7858d5109b05c11ca66e">05122</a> <span class="preprocessor">#define SSC_IMR_ENDRX (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_IMR) End of Reception Interrupt Mask */</span>
<a name="l05123"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga5f612f9daf1ce743a8259963bad999cc">05123</a> <span class="preprocessor">#define SSC_IMR_RXBUFF (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SSC_IMR) Receive Buffer Full Interrupt Mask */</span>
<a name="l05124"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gaf74d990edb2c956b987e236b5d1f0bf9">05124</a> <span class="preprocessor">#define SSC_IMR_CP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_IMR) Compare 0 Interrupt Mask */</span>
<a name="l05125"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga82b039173ca9b44601e8eb45f6818184">05125</a> <span class="preprocessor">#define SSC_IMR_CP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_IMR) Compare 1 Interrupt Mask */</span>
<a name="l05126"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gacd6813a6fc4437c251835addc5885a05">05126</a> <span class="preprocessor">#define SSC_IMR_TXSYN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SSC_IMR) Tx Sync Interrupt Mask */</span>
<a name="l05127"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga758afe23a9b6e09d00cc2adb58cb68d3">05127</a> <span class="preprocessor">#define SSC_IMR_RXSYN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SSC_IMR) Rx Sync Interrupt Mask */</span>
<a name="l05128"></a>05128 <span class="comment">/* -------- SSC_WPMR : (SSC Offset: 0xE4) Write Protect Mode Register -------- */</span>
<a name="l05129"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga7e0e980d697f7407f79c73c9555a1a1a">05129</a> <span class="preprocessor">#define SSC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_WPMR) Write Protect Enable */</span>
<a name="l05130"></a>05130 <span class="preprocessor">#define SSC_WPMR_WPKEY_Pos 8</span>
<a name="l05131"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga7be187a275ddfe23b8a1858da272aacc">05131</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; SSC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (SSC_WPMR) Write Protect KEY */</span>
<a name="l05132"></a>05132 <span class="preprocessor">#define SSC_WPMR_WPKEY(value) ((SSC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; SSC_WPMR_WPKEY_Pos)))</span>
<a name="l05133"></a>05133 <span class="preprocessor"></span><span class="comment">/* -------- SSC_WPSR : (SSC Offset: 0xE8) Write Protect Status Register -------- */</span>
<a name="l05134"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga842b1f6249a5c171786a2ae3881db56c">05134</a> <span class="preprocessor">#define SSC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_WPSR) Write Protect Violation Status */</span>
<a name="l05135"></a>05135 <span class="preprocessor">#define SSC_WPSR_WPVSRC_Pos 8</span>
<a name="l05136"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga6dbf65973e943e7e2653cc10687ae629">05136</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; SSC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (SSC_WPSR) Write Protect Violation Source */</span>
<a name="l05137"></a>05137 <span class="comment">/* -------- SSC_RPR : (SSC Offset: 0x100) Receive Pointer Register -------- */</span>
<a name="l05138"></a>05138 <span class="preprocessor">#define SSC_RPR_RXPTR_Pos 0</span>
<a name="l05139"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gabdc720b134634ee69cb461d8ea96e91d">05139</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; SSC_RPR_RXPTR_Pos) </span><span class="comment">/**&lt; \brief (SSC_RPR) Receive Pointer Register */</span>
<a name="l05140"></a>05140 <span class="preprocessor">#define SSC_RPR_RXPTR(value) ((SSC_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; SSC_RPR_RXPTR_Pos)))</span>
<a name="l05141"></a>05141 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RCR : (SSC Offset: 0x104) Receive Counter Register -------- */</span>
<a name="l05142"></a>05142 <span class="preprocessor">#define SSC_RCR_RXCTR_Pos 0</span>
<a name="l05143"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga7884774f4b4f2bc2bd96de6fc4140477">05143</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCR_RXCTR_Msk (0xffffu &lt;&lt; SSC_RCR_RXCTR_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCR) Receive Counter Register */</span>
<a name="l05144"></a>05144 <span class="preprocessor">#define SSC_RCR_RXCTR(value) ((SSC_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; SSC_RCR_RXCTR_Pos)))</span>
<a name="l05145"></a>05145 <span class="preprocessor"></span><span class="comment">/* -------- SSC_TPR : (SSC Offset: 0x108) Transmit Pointer Register -------- */</span>
<a name="l05146"></a>05146 <span class="preprocessor">#define SSC_TPR_TXPTR_Pos 0</span>
<a name="l05147"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga228c798af14c79ae9976e3af7876b71f">05147</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; SSC_TPR_TXPTR_Pos) </span><span class="comment">/**&lt; \brief (SSC_TPR) Transmit Counter Register */</span>
<a name="l05148"></a>05148 <span class="preprocessor">#define SSC_TPR_TXPTR(value) ((SSC_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; SSC_TPR_TXPTR_Pos)))</span>
<a name="l05149"></a>05149 <span class="preprocessor"></span><span class="comment">/* -------- SSC_TCR : (SSC Offset: 0x10C) Transmit Counter Register -------- */</span>
<a name="l05150"></a>05150 <span class="preprocessor">#define SSC_TCR_TXCTR_Pos 0</span>
<a name="l05151"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gad386d454314a363a86b3fb021ba3d0bd">05151</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCR_TXCTR_Msk (0xffffu &lt;&lt; SSC_TCR_TXCTR_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCR) Transmit Counter Register */</span>
<a name="l05152"></a>05152 <span class="preprocessor">#define SSC_TCR_TXCTR(value) ((SSC_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; SSC_TCR_TXCTR_Pos)))</span>
<a name="l05153"></a>05153 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RNPR : (SSC Offset: 0x110) Receive Next Pointer Register -------- */</span>
<a name="l05154"></a>05154 <span class="preprocessor">#define SSC_RNPR_RXNPTR_Pos 0</span>
<a name="l05155"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga67570a6f5ba280d96c14aa7ce9fc6295">05155</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; SSC_RNPR_RXNPTR_Pos) </span><span class="comment">/**&lt; \brief (SSC_RNPR) Receive Next Pointer */</span>
<a name="l05156"></a>05156 <span class="preprocessor">#define SSC_RNPR_RXNPTR(value) ((SSC_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; SSC_RNPR_RXNPTR_Pos)))</span>
<a name="l05157"></a>05157 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RNCR : (SSC Offset: 0x114) Receive Next Counter Register -------- */</span>
<a name="l05158"></a>05158 <span class="preprocessor">#define SSC_RNCR_RXNCTR_Pos 0</span>
<a name="l05159"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga68bcf61efe8899d90d84812b0d9d3252">05159</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; SSC_RNCR_RXNCTR_Pos) </span><span class="comment">/**&lt; \brief (SSC_RNCR) Receive Next Counter */</span>
<a name="l05160"></a>05160 <span class="preprocessor">#define SSC_RNCR_RXNCTR(value) ((SSC_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; SSC_RNCR_RXNCTR_Pos)))</span>
<a name="l05161"></a>05161 <span class="preprocessor"></span><span class="comment">/* -------- SSC_TNPR : (SSC Offset: 0x118) Transmit Next Pointer Register -------- */</span>
<a name="l05162"></a>05162 <span class="preprocessor">#define SSC_TNPR_TXNPTR_Pos 0</span>
<a name="l05163"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga1acb0140a1ee300804cff611d1334af2">05163</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; SSC_TNPR_TXNPTR_Pos) </span><span class="comment">/**&lt; \brief (SSC_TNPR) Transmit Next Pointer */</span>
<a name="l05164"></a>05164 <span class="preprocessor">#define SSC_TNPR_TXNPTR(value) ((SSC_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; SSC_TNPR_TXNPTR_Pos)))</span>
<a name="l05165"></a>05165 <span class="preprocessor"></span><span class="comment">/* -------- SSC_TNCR : (SSC Offset: 0x11C) Transmit Next Counter Register -------- */</span>
<a name="l05166"></a>05166 <span class="preprocessor">#define SSC_TNCR_TXNCTR_Pos 0</span>
<a name="l05167"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga63abd833d69b9ac2d6596fbdab117335">05167</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; SSC_TNCR_TXNCTR_Pos) </span><span class="comment">/**&lt; \brief (SSC_TNCR) Transmit Counter Next */</span>
<a name="l05168"></a>05168 <span class="preprocessor">#define SSC_TNCR_TXNCTR(value) ((SSC_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; SSC_TNCR_TXNCTR_Pos)))</span>
<a name="l05169"></a>05169 <span class="preprocessor"></span><span class="comment">/* -------- SSC_PTCR : (SSC Offset: 0x120) Transfer Control Register -------- */</span>
<a name="l05170"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga1f77eec1a72a37baca5cc6ec26113705">05170</a> <span class="preprocessor">#define SSC_PTCR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_PTCR) Receiver Transfer Enable */</span>
<a name="l05171"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gab7d7a66497215b7c45d5ef911d65c0c0">05171</a> <span class="preprocessor">#define SSC_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_PTCR) Receiver Transfer Disable */</span>
<a name="l05172"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gad7af9a50250c3f4c0c299c089b1c7ba3">05172</a> <span class="preprocessor">#define SSC_PTCR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_PTCR) Transmitter Transfer Enable */</span>
<a name="l05173"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga595afe70683f0d9fa2252ca417e8ab7c">05173</a> <span class="preprocessor">#define SSC_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_PTCR) Transmitter Transfer Disable */</span>
<a name="l05174"></a>05174 <span class="comment">/* -------- SSC_PTSR : (SSC Offset: 0x124) Transfer Status Register -------- */</span>
<a name="l05175"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#gab7d5a56be7a966f6ef6e4c17a53925b9">05175</a> <span class="preprocessor">#define SSC_PTSR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_PTSR) Receiver Transfer Enable */</span>
<a name="l05176"></a><a class="code" href="group___s_a_m3_s___s_s_c.html#ga423812fbf2f33c798d51d3ede864727e">05176</a> <span class="preprocessor">#define SSC_PTSR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_PTSR) Transmitter Transfer Enable */</span>
<a name="l05177"></a>05177 <span class="comment"></span>
<a name="l05178"></a>05178 <span class="comment">/*@}*/</span>
<a name="l05179"></a>05179 
<a name="l05180"></a>05180 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05181"></a>05181 <span class="comment">/**  SOFTWARE API DEFINITION FOR Supply Controller */</span>
<a name="l05182"></a>05182 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05183"></a>05183 <span class="comment">/** \addtogroup SAM3S_SUPC Supply Controller */</span><span class="comment"></span>
<a name="l05184"></a>05184 <span class="comment">/*@{*/</span>
<a name="l05185"></a>05185 
<a name="l05186"></a>05186 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l05187"></a>05187 <span class="preprocessor"></span><span class="comment">/** \brief Supc hardware registers */</span>
<a name="l05188"></a><a class="code" href="struct_supc.html">05188</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05189"></a><a class="code" href="struct_supc.html#a3358667147dba1efcaad6f197426253f">05189</a>   WoReg SUPC_CR;   <span class="comment">/**&lt; \brief (Supc Offset: 0x00) Supply Controller Control Register */</span>
<a name="l05190"></a><a class="code" href="struct_supc.html#ab67d2ac308d4e153b6d464ea310ec88e">05190</a>   RwReg SUPC_SMMR; <span class="comment">/**&lt; \brief (Supc Offset: 0x04) Supply Controller Supply Monitor Mode Register */</span>
<a name="l05191"></a><a class="code" href="struct_supc.html#afd133e14cafc42db0c6c44b53a97e19a">05191</a>   RwReg SUPC_MR;   <span class="comment">/**&lt; \brief (Supc Offset: 0x08) Supply Controller Mode Register */</span>
<a name="l05192"></a><a class="code" href="struct_supc.html#a006374e3fb89d5214d849173ae873f30">05192</a>   RwReg SUPC_WUMR; <span class="comment">/**&lt; \brief (Supc Offset: 0x0C) Supply Controller Wake Up Mode Register */</span>
<a name="l05193"></a><a class="code" href="struct_supc.html#a03749dabf67b0484ffe6c4869860eb03">05193</a>   RwReg SUPC_WUIR; <span class="comment">/**&lt; \brief (Supc Offset: 0x10) Supply Controller Wake Up Inputs Register */</span>
<a name="l05194"></a><a class="code" href="struct_supc.html#a72f9cd9ac7fd420ce1ca0a85aba25356">05194</a>   RoReg SUPC_SR;   <span class="comment">/**&lt; \brief (Supc Offset: 0x14) Supply Controller Status Register */</span>
<a name="l05195"></a>05195 } <a class="code" href="struct_supc.html" title="Supc hardware registers.">Supc</a>;
<a name="l05196"></a>05196 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l05197"></a>05197 <span class="comment">/* -------- SUPC_CR : (SUPC Offset: 0x00) Supply Controller Control Register -------- */</span>
<a name="l05198"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga91d6cc3df1041f228dd5a7f6efa9a7a0">05198</a> <span class="preprocessor">#define SUPC_CR_VROFF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_CR) Voltage Regulator Off */</span>
<a name="l05199"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga988066d0598337ffb5042ef2aadc05ae">05199</a> <span class="preprocessor">#define   SUPC_CR_VROFF_NO_EFFECT (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_CR) no effect. */</span>
<a name="l05200"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga189ba44b468276136fa168b9eaea192e">05200</a> <span class="preprocessor">#define   SUPC_CR_VROFF_STOP_VREG (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_CR) if KEY is correct, asserts vddcore_nreset and stops the voltage regulator. */</span>
<a name="l05201"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga61ab50e404b9df177bc47d9af0b54dee">05201</a> <span class="preprocessor">#define SUPC_CR_XTALSEL (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_CR) Crystal Oscillator Select */</span>
<a name="l05202"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gab7b141e3e7021aee6d0ffa7428d754af">05202</a> <span class="preprocessor">#define   SUPC_CR_XTALSEL_NO_EFFECT (0x0u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_CR) no effect. */</span>
<a name="l05203"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaa2fdec6729f95cbd512ef7a635ccf55f">05203</a> <span class="preprocessor">#define   SUPC_CR_XTALSEL_CRYSTAL_SEL (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_CR) if KEY is correct, switches the slow clock on the crystal oscillator output. */</span>
<a name="l05204"></a>05204 <span class="preprocessor">#define SUPC_CR_KEY_Pos 24</span>
<a name="l05205"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga15f5e7c4a620a59d7ac626f870b74755">05205</a> <span class="preprocessor"></span><span class="preprocessor">#define SUPC_CR_KEY_Msk (0xffu &lt;&lt; SUPC_CR_KEY_Pos) </span><span class="comment">/**&lt; \brief (SUPC_CR) Password */</span>
<a name="l05206"></a>05206 <span class="preprocessor">#define SUPC_CR_KEY(value) ((uint32_t)(SUPC_CR_KEY_Msk &amp; ((value) &lt;&lt; SUPC_CR_KEY_Pos)))</span>
<a name="l05207"></a>05207 <span class="preprocessor"></span><span class="comment">/* -------- SUPC_SMMR : (SUPC Offset: 0x04) Supply Controller Supply Monitor Mode Register -------- */</span>
<a name="l05208"></a>05208 <span class="preprocessor">#define SUPC_SMMR_SMTH_Pos 0</span>
<a name="l05209"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga1744aeb462c30febddee1337c5412eea">05209</a> <span class="preprocessor"></span><span class="preprocessor">#define SUPC_SMMR_SMTH_Msk (0xfu &lt;&lt; SUPC_SMMR_SMTH_Pos) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor Threshold */</span>
<a name="l05210"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga95b55c1b46504fe5fec21714244d7583">05210</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_1_9V (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 1.9 V */</span>
<a name="l05211"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gafb7be3e62f20f4ccedd7421bb7a757fc">05211</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_2_0V (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 2.0 V */</span>
<a name="l05212"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gabf51ab07393dd2b43d34d747a271c2cc">05212</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_2_1V (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 2.1 V */</span>
<a name="l05213"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaa3039df7982cb08c774065eeea2339f8">05213</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_2_2V (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 2.2 V */</span>
<a name="l05214"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga7491c7a9e159bc089c40313376d04a78">05214</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_2_3V (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 2.3 V */</span>
<a name="l05215"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga59e5ee53666d487670bb3ac174a71407">05215</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_2_4V (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 2.4 V */</span>
<a name="l05216"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga41ffe6f4a2242e253846dd206ee1b530">05216</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_2_5V (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 2.5 V */</span>
<a name="l05217"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga1c1a89f84266d619e6eb384ac0594d62">05217</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_2_6V (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 2.6 V */</span>
<a name="l05218"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gafcc85a055b2229cb3617484062442f71">05218</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_2_7V (0x8u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 2.7 V */</span>
<a name="l05219"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga171ff2328309faa12d674541bf774fa1">05219</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_2_8V (0x9u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 2.8 V */</span>
<a name="l05220"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaa3dddc25a457f09e7027196a268ac3cf">05220</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_2_9V (0xAu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 2.9 V */</span>
<a name="l05221"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga9735d296c246131ba205ccd9bae3cb24">05221</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_3_0V (0xBu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 3.0 V */</span>
<a name="l05222"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaa3ba6ff5fd1ea40c72f3ece917cc6828">05222</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_3_1V (0xCu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 3.1 V */</span>
<a name="l05223"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga47554da01b3bd7d016a132948640c327">05223</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_3_2V (0xDu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 3.2 V */</span>
<a name="l05224"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga7a1d2a7ac22d4acce67fc390bf3abff1">05224</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_3_3V (0xEu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 3.3 V */</span>
<a name="l05225"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga96130a737094cde394c228f622820749">05225</a> <span class="preprocessor">#define   SUPC_SMMR_SMTH_3_4V (0xFu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) 3.4 V */</span>
<a name="l05226"></a>05226 <span class="preprocessor">#define SUPC_SMMR_SMSMPL_Pos 8</span>
<a name="l05227"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga9be0396f5a00090a757d0d84739bddac">05227</a> <span class="preprocessor"></span><span class="preprocessor">#define SUPC_SMMR_SMSMPL_Msk (0x7u &lt;&lt; SUPC_SMMR_SMSMPL_Pos) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor Sampling Period */</span>
<a name="l05228"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga5402b0024eb008ce42cf763c86195437">05228</a> <span class="preprocessor">#define   SUPC_SMMR_SMSMPL_SMD (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor disabled */</span>
<a name="l05229"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gad979303ad767b0f9c79c1c3c4ff9941a">05229</a> <span class="preprocessor">#define   SUPC_SMMR_SMSMPL_CSM (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Continuous Supply Monitor */</span>
<a name="l05230"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaec61f383003750bc3eb06a0e10587af1">05230</a> <span class="preprocessor">#define   SUPC_SMMR_SMSMPL_32SLCK (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor enabled one SLCK period every 32 SLCK periods */</span>
<a name="l05231"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gacfd8e4abaa80bdc210d0eb19eae2299e">05231</a> <span class="preprocessor">#define   SUPC_SMMR_SMSMPL_256SLCK (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor enabled one SLCK period every 256 SLCK periods */</span>
<a name="l05232"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaf5649b21d98718c8c5a3a109c9634d1f">05232</a> <span class="preprocessor">#define   SUPC_SMMR_SMSMPL_2048SLCK (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor enabled one SLCK period every 2,048 SLCK periods */</span>
<a name="l05233"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaaf6f151d4e1023a292d5217b615c3d8e">05233</a> <span class="preprocessor">#define SUPC_SMMR_SMRSTEN (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor Reset Enable */</span>
<a name="l05234"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gac1624fb2f9e29de8d06fb58a44479ae9">05234</a> <span class="preprocessor">#define   SUPC_SMMR_SMRSTEN_NOT_ENABLE (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) the core reset signal &quot;vddcore_nreset&quot; is not affected when a supply monitor detection occurs. */</span>
<a name="l05235"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga6a2017da6ebba59be73537b7968e90f8">05235</a> <span class="preprocessor">#define   SUPC_SMMR_SMRSTEN_ENABLE (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) the core reset signal, vddcore_nreset is asserted when a supply monitor detection occurs. */</span>
<a name="l05236"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaacf68ab926d55134b498d050c9d06998">05236</a> <span class="preprocessor">#define SUPC_SMMR_SMIEN (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor Interrupt Enable */</span>
<a name="l05237"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga1cb6adb230e5922b53341b0988386859">05237</a> <span class="preprocessor">#define   SUPC_SMMR_SMIEN_NOT_ENABLE (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) the SUPC interrupt signal is not affected when a supply monitor detection occurs. */</span>
<a name="l05238"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga54b14a12ff28fbcb142b372204b5b974">05238</a> <span class="preprocessor">#define   SUPC_SMMR_SMIEN_ENABLE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) the SUPC interrupt signal is asserted when a supply monitor detection occurs. */</span>
<a name="l05239"></a>05239 <span class="comment">/* -------- SUPC_MR : (SUPC Offset: 0x08) Supply Controller Mode Register -------- */</span>
<a name="l05240"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga67664342e1fce1b895978fd503843f17">05240</a> <span class="preprocessor">#define SUPC_MR_BODRSTEN (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_MR) Brownout Detector Reset Enable */</span>
<a name="l05241"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga1e352a0404edfe9921372e2bcba4a265">05241</a> <span class="preprocessor">#define   SUPC_MR_BODRSTEN_NOT_ENABLE (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_MR) the core reset signal &quot;vddcore_nreset&quot; is not affected when a brownout detection occurs. */</span>
<a name="l05242"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gac8f017eeb0fd106f0500ea8b2f02cd96">05242</a> <span class="preprocessor">#define   SUPC_MR_BODRSTEN_ENABLE (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_MR) the core reset signal, vddcore_nreset is asserted when a brownout detection occurs. */</span>
<a name="l05243"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga2cdd12b025fab88307ea6d9d48233916">05243</a> <span class="preprocessor">#define SUPC_MR_BODDIS (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_MR) Brownout Detector Disable */</span>
<a name="l05244"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga9fe059d07add915227eebac02a018768">05244</a> <span class="preprocessor">#define   SUPC_MR_BODDIS_ENABLE (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_MR) the core brownout detector is enabled. */</span>
<a name="l05245"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga566b9091bc31e3ea332ab9f2c6d472dd">05245</a> <span class="preprocessor">#define   SUPC_MR_BODDIS_DISABLE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_MR) the core brownout detector is disabled. */</span>
<a name="l05246"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga3571d6c19af32022438c59c56ef53822">05246</a> <span class="preprocessor">#define SUPC_MR_ONREG (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (SUPC_MR) Voltage Regulator enable */</span>
<a name="l05247"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga3cade990bb4ed96df13187825727d5ab">05247</a> <span class="preprocessor">#define   SUPC_MR_ONREG_ONREG_UNUSED (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (SUPC_MR) Voltage Regulator is not used */</span>
<a name="l05248"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga68dafe0d92e18d780448dd9a67fbffd2">05248</a> <span class="preprocessor">#define   SUPC_MR_ONREG_ONREG_USED (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (SUPC_MR) Voltage Regulator is used */</span>
<a name="l05249"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga1ec4d7611027716c6fc8c0cc88d4d58c">05249</a> <span class="preprocessor">#define SUPC_MR_OSCBYPASS (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_MR) Oscillator Bypass */</span>
<a name="l05250"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga82c7dae798dd290723882d2a4239503e">05250</a> <span class="preprocessor">#define   SUPC_MR_OSCBYPASS_NO_EFFECT (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_MR) no effect. Clock selection depends on XTALSEL value. */</span>
<a name="l05251"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga160f8faab25e1c990c821fde0d11751d">05251</a> <span class="preprocessor">#define   SUPC_MR_OSCBYPASS_BYPASS (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_MR) the 32-KHz XTAL oscillator is selected and is put in bypass mode. */</span>
<a name="l05252"></a>05252 <span class="preprocessor">#define SUPC_MR_KEY_Pos 24</span>
<a name="l05253"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gabd65bbb5d401352f6e48ba1c3d0d3cb2">05253</a> <span class="preprocessor"></span><span class="preprocessor">#define SUPC_MR_KEY_Msk (0xffu &lt;&lt; SUPC_MR_KEY_Pos) </span><span class="comment">/**&lt; \brief (SUPC_MR) Password Key */</span>
<a name="l05254"></a>05254 <span class="preprocessor">#define SUPC_MR_KEY(value) ((SUPC_MR_KEY_Msk &amp; ((value) &lt;&lt; SUPC_MR_KEY_Pos)))</span>
<a name="l05255"></a>05255 <span class="preprocessor"></span><span class="comment">/* -------- SUPC_WUMR : (SUPC Offset: 0x0C) Supply Controller Wake Up Mode Register -------- */</span>
<a name="l05256"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga3672dcfd2531a33d0a7dc6388e662f34">05256</a> <span class="preprocessor">#define SUPC_WUMR_SMEN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Supply Monitor Wake Up Enable */</span>
<a name="l05257"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga9cab8565015e65dd347006f06f086666">05257</a> <span class="preprocessor">#define   SUPC_WUMR_SMEN_NOT_ENABLE (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) the supply monitor detection has no wake up effect. */</span>
<a name="l05258"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga764721eab8574029a45eadd6a6991f0e">05258</a> <span class="preprocessor">#define   SUPC_WUMR_SMEN_ENABLE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) the supply monitor detection forces the wake up of the core power supply. */</span>
<a name="l05259"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga07eb80cbf34ca0e828379ba008caba92">05259</a> <span class="preprocessor">#define SUPC_WUMR_RTTEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Real Time Timer Wake Up Enable */</span>
<a name="l05260"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaaacf321d99e7498e4757a9fe2297c143">05260</a> <span class="preprocessor">#define   SUPC_WUMR_RTTEN_NOT_ENABLE (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) the RTT alarm signal has no wake up effect. */</span>
<a name="l05261"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gab0c079da9deeffb4abb01b3eb9eb1901">05261</a> <span class="preprocessor">#define   SUPC_WUMR_RTTEN_ENABLE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) the RTT alarm signal forces the wake up of the core power supply. */</span>
<a name="l05262"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga2724a30af5f28bebc44ac059eeef14c7">05262</a> <span class="preprocessor">#define SUPC_WUMR_RTCEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Real Time Clock Wake Up Enable */</span>
<a name="l05263"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga764b45374cb2472a59ece1e5f7d6fbe3">05263</a> <span class="preprocessor">#define   SUPC_WUMR_RTCEN_NOT_ENABLE (0x0u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) the RTC alarm signal has no wake up effect. */</span>
<a name="l05264"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga2348bcbaaa99cd83a4be737fcc00a9b8">05264</a> <span class="preprocessor">#define   SUPC_WUMR_RTCEN_ENABLE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) the RTC alarm signal forces the wake up of the core power supply. */</span>
<a name="l05265"></a>05265 <span class="preprocessor">#define SUPC_WUMR_WKUPDBC_Pos 12</span>
<a name="l05266"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga37cb073c1203b1d56cc5fc5dab1cd396">05266</a> <span class="preprocessor"></span><span class="preprocessor">#define SUPC_WUMR_WKUPDBC_Msk (0x7u &lt;&lt; SUPC_WUMR_WKUPDBC_Pos) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Wake Up Inputs Debouncer Period */</span>
<a name="l05267"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga84237507d9727d36dbe0f2edab302100">05267</a> <span class="preprocessor">#define   SUPC_WUMR_WKUPDBC_IMMEDIATE (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Immediate, no debouncing, detected active at least on one Slow Clock edge. */</span>
<a name="l05268"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gadcbdd86e31c8077587f98717fa7fcebe">05268</a> <span class="preprocessor">#define   SUPC_WUMR_WKUPDBC_3_SCLK (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 3 SLCK periods */</span>
<a name="l05269"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga77472245e75a7fe00c47c176ee84bd3f">05269</a> <span class="preprocessor">#define   SUPC_WUMR_WKUPDBC_32_SCLK (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 32 SLCK periods */</span>
<a name="l05270"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaa61c34ab745363dd0536f0f562c890b2">05270</a> <span class="preprocessor">#define   SUPC_WUMR_WKUPDBC_512_SCLK (0x3u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 512 SLCK periods */</span>
<a name="l05271"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga4ec14f557affa834b8b1143f934bb20e">05271</a> <span class="preprocessor">#define   SUPC_WUMR_WKUPDBC_4096_SCLK (0x4u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 4,096 SLCK periods */</span>
<a name="l05272"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gad7a70e5096b53148cf7c95ee5bb05970">05272</a> <span class="preprocessor">#define   SUPC_WUMR_WKUPDBC_32768_SCLK (0x5u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 32,768 SLCK periods */</span>
<a name="l05273"></a>05273 <span class="comment">/* -------- SUPC_WUIR : (SUPC Offset: 0x10) Supply Controller Wake Up Inputs Register -------- */</span>
<a name="l05274"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga0f98555dcae38a3e67fa3d22dc807e58">05274</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 0 */</span>
<a name="l05275"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gad36962e1e7ab9d45341b2bab78d46438">05275</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN0_NOT_ENABLE (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05276"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga29494668f688dc2a92c0ec14d067a113">05276</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN0_ENABLE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05277"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga44c5efdb246028d01dffdc5c29d4107f">05277</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 1 */</span>
<a name="l05278"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga8e1f4cb7d41d7ac0f0e2966481eae8c2">05278</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN1_NOT_ENABLE (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05279"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga127c62c37d34f31ddcbe566a5522fdba">05279</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN1_ENABLE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05280"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga7d08cc99acc51234ac245becb3ae30e6">05280</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 2 */</span>
<a name="l05281"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga71126cfb9efa28e2edd151c52da28646">05281</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN2_NOT_ENABLE (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05282"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gac1e46ca4038735090add873a2eea7210">05282</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN2_ENABLE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05283"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga8948deb17380a026ceee6a55183183b5">05283</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 3 */</span>
<a name="l05284"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga899816781d38d9c804f3f1fe68ef6c37">05284</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN3_NOT_ENABLE (0x0u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05285"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gac9f83c87b4d951d8976e32d1161b84d6">05285</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN3_ENABLE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05286"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga1da835c1d1ee52a16123703f228ad833">05286</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 4 */</span>
<a name="l05287"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gafbb4794323581afb28f639c458519f0c">05287</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN4_NOT_ENABLE (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05288"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaa8b5cda82de91043dc04c67e21920795">05288</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN4_ENABLE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05289"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga2ec8453db6f583ef877f384d13ac92ac">05289</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 5 */</span>
<a name="l05290"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaca1a31e56096b880445fd9b5cb390771">05290</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN5_NOT_ENABLE (0x0u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05291"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga87e3625d8f8d70812ba68e48dc49b126">05291</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN5_ENABLE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05292"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga81a8f30eba6e6598ed00c76856618f83">05292</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 6 */</span>
<a name="l05293"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gad27ccdacd2c3ef123210759d1bac9041">05293</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN6_NOT_ENABLE (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05294"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga79695ae85e9e648e005b95ef81d64239">05294</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN6_ENABLE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05295"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga3b89b8f213ffecd3a96c0a8b0a254a34">05295</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 7 */</span>
<a name="l05296"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga12c7b6c8bd66b5e9dcfb0c29acf2d75f">05296</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN7_NOT_ENABLE (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05297"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaf6368309e1045493c86c6c735fddd81f">05297</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN7_ENABLE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05298"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga648ffd0827c2b4633dbbefc48966aca2">05298</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 8 */</span>
<a name="l05299"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga6d710a2eeba594a9f36c133cc8ca6c02">05299</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN8_NOT_ENABLE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05300"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga430861d2259ae64addfd1017eb7a2cf8">05300</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN8_ENABLE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05301"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaeab46b524ab360e59acd791c555c6868">05301</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 9 */</span>
<a name="l05302"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gacc4b212e73ad8ae6c33fd5bd95c9f3f0">05302</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN9_NOT_ENABLE (0x0u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05303"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga5ac91835efaef4b99023eeb0a079e584">05303</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN9_ENABLE (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05304"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga1e4da5003568c69f48d05f9ea820da19">05304</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 10 */</span>
<a name="l05305"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga6f82443ce4c1ca06d93c767952220eb9">05305</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN10_NOT_ENABLE (0x0u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05306"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaf16031535b0397a11664d87c240e749e">05306</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN10_ENABLE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05307"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gac8440563701c393902400f0d63beafc6">05307</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 11 */</span>
<a name="l05308"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaa43ee7a12349acc920d7821ca3623e15">05308</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN11_NOT_ENABLE (0x0u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05309"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gacaea5f31231e5cf154714d8ea5a90722">05309</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN11_ENABLE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05310"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga4433b3132f5df0d20d93ed2050990044">05310</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 12 */</span>
<a name="l05311"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga754c00482e2a5c659758607fa25a215c">05311</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN12_NOT_ENABLE (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05312"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gac1ec81c17969fdc3f080cf23b3cd1775">05312</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN12_ENABLE (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05313"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gad48272b06106fbe276c91910a4841b18">05313</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 13 */</span>
<a name="l05314"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga923bd09c5f78a48d2c80757b18cd7bf1">05314</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN13_NOT_ENABLE (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05315"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga916b8a88af54f9dcdf45b44b356a6db1">05315</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN13_ENABLE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05316"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gab91f0b24658b643c116c7cc26f3aa8d2">05316</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 14 */</span>
<a name="l05317"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga1530765baea1d2b683490e043272f198">05317</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN14_NOT_ENABLE (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05318"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga7a151a21d78588367bb4c19128003768">05318</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN14_ENABLE (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05319"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga42feb56f3a141bb03405e9f4db3a7a52">05319</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Enable 15 */</span>
<a name="l05320"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaddbaa2996a07a9932c0bbf156361703e">05320</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN15_NOT_ENABLE (0x0u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input has no wake up effect. */</span>
<a name="l05321"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga0b011ec43f6a1eeaacf39bca3840fc47">05321</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN15_ENABLE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05322"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga586dbe4e72afcd043f76145c71791bbb">05322</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 0 */</span>
<a name="l05323"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga163eba687591fc7bce5a3abeb49f4d31">05323</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT0_HIGH_TO_LOW (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05324"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga8d3eba8298accb2cb19c5ec6ff26bc5c">05324</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT0_LOW_TO_HIGH (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05325"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gafc529a4aed07d4efb781a93e7722c73a">05325</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 1 */</span>
<a name="l05326"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga15b62a45174946293c8d2d8dfbd4ec89">05326</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT1_HIGH_TO_LOW (0x0u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05327"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gad633f068175e0fae1b0c011ee6501f46">05327</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT1_LOW_TO_HIGH (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05328"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga3d026ad31223f8d04845ef499f87545b">05328</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 2 */</span>
<a name="l05329"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga5cd913b6e47c9a2077d518094c3644b4">05329</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT2_HIGH_TO_LOW (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05330"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gace92805126739bf31e6227648d01e838">05330</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT2_LOW_TO_HIGH (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05331"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gad3804492975b3efe3096f3533eb40b16">05331</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 3 */</span>
<a name="l05332"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga5187dd78a1a7b46301973ac0112bb310">05332</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT3_HIGH_TO_LOW (0x0u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05333"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gad7ab9ee33c50d331062c218d261ce85f">05333</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT3_LOW_TO_HIGH (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05334"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga794528ac0f2495b11d03db55bb60155e">05334</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 4 */</span>
<a name="l05335"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga17c2ab89257eca10cf62f2a690338071">05335</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT4_HIGH_TO_LOW (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05336"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga4a16293faae2052575827d40870fbb97">05336</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT4_LOW_TO_HIGH (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05337"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga1cc718730b2fc5e53faa13d924920474">05337</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 5 */</span>
<a name="l05338"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaa9e8be5ca140b785d58670d72e5c3871">05338</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT5_HIGH_TO_LOW (0x0u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05339"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gabbf150672a128861462713c6f28d7623">05339</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT5_LOW_TO_HIGH (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05340"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga4194e5cebbf16b507b5c81cd96a6363b">05340</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 6 */</span>
<a name="l05341"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaa3023e454411b5efad75065c494c23c2">05341</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT6_HIGH_TO_LOW (0x0u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05342"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga83f542f1a12edd4c32d97ba67b832120">05342</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT6_LOW_TO_HIGH (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05343"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga6906afa371355c0acb8dd98dc9349e17">05343</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 7 */</span>
<a name="l05344"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga3e158e5e83d0f8b141ec09b3ba169ffd">05344</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT7_HIGH_TO_LOW (0x0u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05345"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga9910d203d39abb10333e46a0c699138d">05345</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT7_LOW_TO_HIGH (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05346"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga1e6972f45798fdcf46c882bb214a1660">05346</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT8 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 8 */</span>
<a name="l05347"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga9f5d1add363f1fc98b4c79b2c2edcf21">05347</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT8_HIGH_TO_LOW (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05348"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga8d3cfcb490f1e9634f3190c781308c3a">05348</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT8_LOW_TO_HIGH (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05349"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaecda8de7a24aee7c0caddcb0ac2b553f">05349</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT9 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 9 */</span>
<a name="l05350"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga9bcc9117467ea19d86b7c9f84ac2a953">05350</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT9_HIGH_TO_LOW (0x0u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05351"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gae2fe7430b915bc8527e55a8a5e5cabe1">05351</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT9_LOW_TO_HIGH (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05352"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga13a30fda5d4e9cf7ef393673fb077649">05352</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT10 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 10 */</span>
<a name="l05353"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gafad21c5e00376d0c8bc6286d0dcece7a">05353</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT10_HIGH_TO_LOW (0x0u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05354"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga05db4e963eeb4e55301fe2073a193bda">05354</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT10_LOW_TO_HIGH (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05355"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaa0a1a486878de76e4580a9d930b26741">05355</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT11 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 11 */</span>
<a name="l05356"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga6610ffc558197ae6b87eb5a740f459d3">05356</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT11_HIGH_TO_LOW (0x0u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05357"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gab8e97c3e1e6ac7f5e80c706532b6ec3b">05357</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT11_LOW_TO_HIGH (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05358"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gae8c17df3267c0c41ec4797100cef51d7">05358</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT12 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 12 */</span>
<a name="l05359"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gab12339811b4d0b84928eaeb2a49ad352">05359</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT12_HIGH_TO_LOW (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05360"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga8853490842840747059c99df8d269395">05360</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT12_LOW_TO_HIGH (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05361"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6">05361</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT13 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 13 */</span>
<a name="l05362"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga84ac8c81b9fb24db1e651f8e5c222adb">05362</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT13_HIGH_TO_LOW (0x0u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05363"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaaaa163b8ecac102f787516b47808f8c7">05363</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT13_LOW_TO_HIGH (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05364"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gadec308874cb67edbe40a28fe93958289">05364</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT14 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 14 */</span>
<a name="l05365"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga865b272497d9966e6f2e1555923c1e35">05365</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT14_HIGH_TO_LOW (0x0u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05366"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga1b002abe67661e4d3539bdb63202c9c9">05366</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT14_LOW_TO_HIGH (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05367"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga5433b188640f6399858b4bc9afda174d">05367</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT15 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake Up Input Transition 15 */</span>
<a name="l05368"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gab93e35759be09820a242f9d6533f1240">05368</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT15_HIGH_TO_LOW (0x0u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a high to low level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05369"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gad59de66229a81a45d21b1f90d9fe6167">05369</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT15_LOW_TO_HIGH (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) a low to high level transition on the corresponding wake-up input forces the wake up of the core power supply. */</span>
<a name="l05370"></a>05370 <span class="comment">/* -------- SUPC_SR : (SUPC Offset: 0x14) Supply Controller Status Register -------- */</span>
<a name="l05371"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gac16a71c6dc2309fe3aa16c2c4d5ae264">05371</a> <span class="preprocessor">#define SUPC_SR_WKUPS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Wake Up Status */</span>
<a name="l05372"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaec0745fe651da5f156721ff006623dce">05372</a> <span class="preprocessor">#define   SUPC_SR_WKUPS_NO (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_SR) no wake up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. */</span>
<a name="l05373"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga665c5d05d1f26b9610621e19c586c70c">05373</a> <span class="preprocessor">#define   SUPC_SR_WKUPS_PRESENT (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_SR) at least one wake up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. */</span>
<a name="l05374"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga00c164754e1f40d103b7345bdbc0e772">05374</a> <span class="preprocessor">#define SUPC_SR_SMWS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_SR) Supply Monitor Detection Wake Up Status */</span>
<a name="l05375"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gafee2b13704083b16e6286167fd53d727">05375</a> <span class="preprocessor">#define   SUPC_SR_SMWS_NO (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_SR) no wake up due to a supply monitor detection has occurred since the last read of SUPC_SR. */</span>
<a name="l05376"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaa327ad4514f9ded5c314a6d6b52f8bcc">05376</a> <span class="preprocessor">#define   SUPC_SR_SMWS_PRESENT (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_SR) at least one wake up due to a supply monitor detection has occurred since the last read of SUPC_SR. */</span>
<a name="l05377"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga3c409d9ac5f96fbf9f6d1b8cf6643c9a">05377</a> <span class="preprocessor">#define SUPC_SR_BODRSTS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_SR) Brownout Detector Reset Status */</span>
<a name="l05378"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga640c5de34d13f48f26d92b539a32f3b1">05378</a> <span class="preprocessor">#define   SUPC_SR_BODRSTS_NO (0x0u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_SR) no core brownout rising edge event has been detected since the last read of the SUPC_SR. */</span>
<a name="l05379"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga3116cdf97768c5b49a87912f8ffa318c">05379</a> <span class="preprocessor">#define   SUPC_SR_BODRSTS_PRESENT (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_SR) at least one brownout output rising edge event has been detected since the last read of the SUPC_SR. */</span>
<a name="l05380"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gae48ab1a7fffb981efefdca372d3d7fcb">05380</a> <span class="preprocessor">#define SUPC_SR_SMRSTS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SUPC_SR) Supply Monitor Reset Status */</span>
<a name="l05381"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga22ebf02ead35de24fa472195a6b73144">05381</a> <span class="preprocessor">#define   SUPC_SR_SMRSTS_NO (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SUPC_SR) no supply monitor detection has generated a core reset since the last read of the SUPC_SR. */</span>
<a name="l05382"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga00b6e76fa436337daf3eda2a40dc4f36">05382</a> <span class="preprocessor">#define   SUPC_SR_SMRSTS_PRESENT (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SUPC_SR) at least one supply monitor detection has generated a core reset since the last read of the SUPC_SR. */</span>
<a name="l05383"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga0b740f64b912d2a15b75edeb79f76c65">05383</a> <span class="preprocessor">#define SUPC_SR_SMS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_SR) Supply Monitor Status */</span>
<a name="l05384"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gacdd3383eb45bf512d4907af2a76adbf3">05384</a> <span class="preprocessor">#define   SUPC_SR_SMS_NO (0x0u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_SR) no supply monitor detection since the last read of SUPC_SR. */</span>
<a name="l05385"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gae55b5e0a82b518f322239fffef4c80b5">05385</a> <span class="preprocessor">#define   SUPC_SR_SMS_PRESENT (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_SR) at least one supply monitor detection since the last read of SUPC_SR. */</span>
<a name="l05386"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga94d0ddd037a793670aa82608620768dc">05386</a> <span class="preprocessor">#define SUPC_SR_SMOS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_SR) Supply Monitor Output Status */</span>
<a name="l05387"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga49bad131859338323be85f40b76d2d6c">05387</a> <span class="preprocessor">#define   SUPC_SR_SMOS_HIGH (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_SR) the supply monitor detected VDDIO higher than its threshold at its last measurement. */</span>
<a name="l05388"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gae5e2ca00232d4771caeeff483ec4b003">05388</a> <span class="preprocessor">#define   SUPC_SR_SMOS_LOW (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_SR) the supply monitor detected VDDIO lower than its threshold at its last measurement. */</span>
<a name="l05389"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga72e8a47e09f0269f14872a4844fe1447">05389</a> <span class="preprocessor">#define SUPC_SR_OSCSEL (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_SR) 32-kHz Oscillator Selection Status */</span>
<a name="l05390"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gab2c400a9bac9602e462c67d0f98894da">05390</a> <span class="preprocessor">#define   SUPC_SR_OSCSEL_RC (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_SR) the slow clock, SLCK is generated by the embedded 32-kHz RC oscillator. */</span>
<a name="l05391"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gab28a70a417353f3e8d872bc90d2725c2">05391</a> <span class="preprocessor">#define   SUPC_SR_OSCSEL_CRYST (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_SR) the slow clock, SLCK is generated by the 32-kHz crystal oscillator. */</span>
<a name="l05392"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gafcb0d19725fb9fe71c830620efb31930">05392</a> <span class="preprocessor">#define SUPC_SR_WKUPIS0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 0 */</span>
<a name="l05393"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaf096f6701d1a929722a122dd142d65dc">05393</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS0_DIS (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05394"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga9ab86388e2cf984b269a66160e4bf7d8">05394</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS0_EN (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05395"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga50b5babc92ba6085b025f668eeeabcdc">05395</a> <span class="preprocessor">#define SUPC_SR_WKUPIS1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 1 */</span>
<a name="l05396"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gacec35bfe89b163348e5baff9c33bb248">05396</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS1_DIS (0x0u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05397"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gae0445f532f11063df70b388487eb0e3f">05397</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS1_EN (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05398"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gacb6e56dbd1c8bc1f5c0e706af3e80ad6">05398</a> <span class="preprocessor">#define SUPC_SR_WKUPIS2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 2 */</span>
<a name="l05399"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gada076d83c52e83a7392e1f8f3ac40663">05399</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS2_DIS (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05400"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaeab874ca00d416df9e7ebb4ce7508ea4">05400</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS2_EN (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05401"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaeaf18ea3ed18c20d753e7e0539e037f2">05401</a> <span class="preprocessor">#define SUPC_SR_WKUPIS3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 3 */</span>
<a name="l05402"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gae2b2826f9eafa7d51f33f073f87366f8">05402</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS3_DIS (0x0u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05403"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga18bbff9f29a5feda253aaa9d18d7b90c">05403</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS3_EN (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05404"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gab9c9b5eff9ffd5971ec7f62f0467f47b">05404</a> <span class="preprocessor">#define SUPC_SR_WKUPIS4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 4 */</span>
<a name="l05405"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga2c475d05869d23bcdadd1c8a12f02e0e">05405</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS4_DIS (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05406"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga976c0c5b63651dede2d5be3e172b5b06">05406</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS4_EN (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05407"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga3581fd9ee1d919cd121c4ebecd91c212">05407</a> <span class="preprocessor">#define SUPC_SR_WKUPIS5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 5 */</span>
<a name="l05408"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga261a809563d6a2cbec32b0a7a630caca">05408</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS5_DIS (0x0u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05409"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaddcace562ae21554dfdd0651ac610430">05409</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS5_EN (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05410"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gabb5f54eab4f4dc68e28175cbfcd52654">05410</a> <span class="preprocessor">#define SUPC_SR_WKUPIS6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 6 */</span>
<a name="l05411"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gac7eccbaa18e9a2faba518da0b5d42a0b">05411</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS6_DIS (0x0u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05412"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga760ba6014f4e0f1c5017ff38285691a2">05412</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS6_EN (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05413"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga7319144436fe27ecef61eb32cae3d2e0">05413</a> <span class="preprocessor">#define SUPC_SR_WKUPIS7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 7 */</span>
<a name="l05414"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga40151ea9a6c10431c585a52a9e833649">05414</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS7_DIS (0x0u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05415"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga213ab5ea44988af8372428d86c3de390">05415</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS7_EN (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05416"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga822dfff1691421f943360284ba6d912d">05416</a> <span class="preprocessor">#define SUPC_SR_WKUPIS8 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 8 */</span>
<a name="l05417"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gad10d0b82c95aa9430eb5505088df4cef">05417</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS8_DIS (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05418"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gad32d7ef76b6d42dbd07c55be5d25cb60">05418</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS8_EN (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05419"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaff60b4e21a7abfae4512dbeff068a752">05419</a> <span class="preprocessor">#define SUPC_SR_WKUPIS9 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 9 */</span>
<a name="l05420"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gad53aefaf6a97c6e64d72b6b4b41b9649">05420</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS9_DIS (0x0u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05421"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga89c227b6ce9342b09a2682464273e22d">05421</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS9_EN (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05422"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga0ed0b1280d03475fcadb26102b59e094">05422</a> <span class="preprocessor">#define SUPC_SR_WKUPIS10 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 10 */</span>
<a name="l05423"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gafaab4359d13e6d5dff0d9872ec2c8a58">05423</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS10_DIS (0x0u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05424"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga70edbf5537ce313c390d2ee53b23f8a6">05424</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS10_EN (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05425"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gae4972fa9c6e12b2413cfa176b1372cb7">05425</a> <span class="preprocessor">#define SUPC_SR_WKUPIS11 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 11 */</span>
<a name="l05426"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga80431aeac799e921c07da00d38b9ae95">05426</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS11_DIS (0x0u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05427"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaf7feb9767dd3ec7dcd436ca228ccdb51">05427</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS11_EN (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05428"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gabf523c9091a64fff9807bd6a6fd28287">05428</a> <span class="preprocessor">#define SUPC_SR_WKUPIS12 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 12 */</span>
<a name="l05429"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga8d50ae6062fac5694ae093e8dfc63894">05429</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS12_DIS (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05430"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga88926dd1474bacfe6d4f9d31a5ecd487">05430</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS12_EN (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05431"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gac72338e58315c3ef88f7a9328533328e">05431</a> <span class="preprocessor">#define SUPC_SR_WKUPIS13 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 13 */</span>
<a name="l05432"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaba99fb2dc63dc1fcd2c4a421437a0fbc">05432</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS13_DIS (0x0u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05433"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaec34ff09f82b720754bd86d17b184972">05433</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS13_EN (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05434"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga1f8ee3419a8927e1c6d9bb8c8f3fed45">05434</a> <span class="preprocessor">#define SUPC_SR_WKUPIS14 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 14 */</span>
<a name="l05435"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaac83b5ebf4ed193b4103ad9f17800860">05435</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS14_DIS (0x0u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05436"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#gaa4ecb8ffc28400bcaac8a88ac4a33c2c">05436</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS14_EN (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05437"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga8cce968cb4fb6ea658c4201cd1ab10b7">05437</a> <span class="preprocessor">#define SUPC_SR_WKUPIS15 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Input Status 15 */</span>
<a name="l05438"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga9745de00198d92a19b8b1ebfec63567f">05438</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS15_DIS (0x0u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. */</span>
<a name="l05439"></a><a class="code" href="group___s_a_m3_s___s_u_p_c.html#ga6e8ba9de9e7d78e7da82ab5e2c8b3e2b">05439</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS15_EN (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. */</span>
<a name="l05440"></a>05440 <span class="comment"></span>
<a name="l05441"></a>05441 <span class="comment">/*@}*/</span>
<a name="l05442"></a>05442 
<a name="l05443"></a>05443 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05444"></a>05444 <span class="comment">/**  SOFTWARE API DEFINITION FOR Timer Counter */</span>
<a name="l05445"></a>05445 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05446"></a>05446 <span class="comment">/** \addtogroup SAM3S_TC Timer Counter */</span><span class="comment"></span>
<a name="l05447"></a>05447 <span class="comment">/*@{*/</span>
<a name="l05448"></a>05448 
<a name="l05449"></a>05449 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l05450"></a>05450 <span class="preprocessor"></span><span class="comment">/** \brief TcChannel hardware registers */</span>
<a name="l05451"></a><a class="code" href="struct_tc_channel.html">05451</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05452"></a><a class="code" href="struct_tc_channel.html#ab204fbf4a5553c5ebc48330aaa1d1044">05452</a>   RwReg      TC_CCR;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x0) Channel Control Register */</span>
<a name="l05453"></a><a class="code" href="struct_tc_channel.html#a8bdba8f49692c64c1e384792db4b77f2">05453</a>   RwReg      TC_CMR;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x4) Channel Mode Register */</span>
<a name="l05454"></a><a class="code" href="struct_tc_channel.html#a2fda8bc65cdda33345fe6ecc4aad68b6">05454</a>   RwReg      TC_SMMR;       <span class="comment">/**&lt; \brief (TcChannel Offset: 0x8) Stepper Motor Mode Register */</span>
<a name="l05455"></a>05455   RwReg      Reserved1[1];
<a name="l05456"></a><a class="code" href="struct_tc_channel.html#a8f4d29c1ac1aee6096b0d158797a0c85">05456</a>   RwReg      TC_CV;         <span class="comment">/**&lt; \brief (TcChannel Offset: 0x10) Counter Value */</span>
<a name="l05457"></a><a class="code" href="struct_tc_channel.html#a624ea9d7eebeb63612c18bb498a089eb">05457</a>   RwReg      TC_RA;         <span class="comment">/**&lt; \brief (TcChannel Offset: 0x14) Register A */</span>
<a name="l05458"></a><a class="code" href="struct_tc_channel.html#afdbbfe8409cb5144d4ea6dbd37505c22">05458</a>   RwReg      TC_RB;         <span class="comment">/**&lt; \brief (TcChannel Offset: 0x18) Register B */</span>
<a name="l05459"></a><a class="code" href="struct_tc_channel.html#a0a9b3da4c4541a50d9b80553d74eaa41">05459</a>   RwReg      TC_RC;         <span class="comment">/**&lt; \brief (TcChannel Offset: 0x1C) Register C */</span>
<a name="l05460"></a><a class="code" href="struct_tc_channel.html#a75a4abb44f4981ad0ced45d190850220">05460</a>   RwReg      TC_SR;         <span class="comment">/**&lt; \brief (TcChannel Offset: 0x20) Status Register */</span>
<a name="l05461"></a><a class="code" href="struct_tc_channel.html#a80bd48dde6e68770be7aff357bdb5e43">05461</a>   RwReg      TC_IER;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x24) Interrupt Enable Register */</span>
<a name="l05462"></a><a class="code" href="struct_tc_channel.html#a6eb5a6aa02a39c37759c4d43ccb7367c">05462</a>   RwReg      TC_IDR;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x28) Interrupt Disable Register */</span>
<a name="l05463"></a><a class="code" href="struct_tc_channel.html#a2732aaaa71f487538729959ab677f951">05463</a>   RwReg      TC_IMR;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x2C) Interrupt Mask Register */</span>
<a name="l05464"></a>05464   RwReg      Reserved2[4];
<a name="l05465"></a>05465 } <a class="code" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a>;<span class="comment"></span>
<a name="l05466"></a>05466 <span class="comment">/** \brief Tc hardware registers */</span>
<a name="l05467"></a><a class="code" href="struct_tc.html">05467</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05468"></a><a class="code" href="struct_tc.html#a8320b62fa55c941325959c4710057e1f">05468</a>   <a class="code" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a>  TC_CHANNEL[3]; <span class="comment">/**&lt; \brief (Tc Offset: 0x0) channel = 0 .. 2 */</span>
<a name="l05469"></a><a class="code" href="struct_tc.html#a0acff6637dbf5310870a6caf6f5aa704">05469</a>   WoReg      TC_BCR;        <span class="comment">/**&lt; \brief (Tc Offset: 0xC0) Block Control Register */</span>
<a name="l05470"></a><a class="code" href="struct_tc.html#acf8798bac7cfdf7e5c902eaa5c863ba7">05470</a>   RwReg      TC_BMR;        <span class="comment">/**&lt; \brief (Tc Offset: 0xC4) Block Mode Register */</span>
<a name="l05471"></a><a class="code" href="struct_tc.html#a874c9f84f9a3364e5d4711f4c99d677f">05471</a>   WoReg      TC_QIER;       <span class="comment">/**&lt; \brief (Tc Offset: 0xC8) QDEC Interrupt Enable Register */</span>
<a name="l05472"></a><a class="code" href="struct_tc.html#ad2f9f6f062884a9165a6b0ad26bed279">05472</a>   WoReg      TC_QIDR;       <span class="comment">/**&lt; \brief (Tc Offset: 0xCC) QDEC Interrupt Disable Register */</span>
<a name="l05473"></a><a class="code" href="struct_tc.html#ab75d0ac64f9ba82a691dd325bf0fde17">05473</a>   RoReg      TC_QIMR;       <span class="comment">/**&lt; \brief (Tc Offset: 0xD0) QDEC Interrupt Mask Register */</span>
<a name="l05474"></a><a class="code" href="struct_tc.html#a51b5a2e3e7c136111a3c073b2c855b1b">05474</a>   RoReg      TC_QISR;       <span class="comment">/**&lt; \brief (Tc Offset: 0xD4) QDEC Interrupt Status Register */</span>
<a name="l05475"></a><a class="code" href="struct_tc.html#ad3d3500f1245482c9c1ed99fff445b7b">05475</a>   RwReg      TC_FMR;        <span class="comment">/**&lt; \brief (Tc Offset: 0xD8) Fault Mode Register */</span>
<a name="l05476"></a>05476   RwReg      Reserved1[2];
<a name="l05477"></a><a class="code" href="struct_tc.html#a651e55c3b48c73ef2437ec04526016f0">05477</a>   RwReg      TC_WPMR;       <span class="comment">/**&lt; \brief (Tc Offset: 0xE4) Write Protect Mode Register */</span>
<a name="l05478"></a>05478 } <a class="code" href="struct_tc.html" title="Tc hardware registers.">Tc</a>;
<a name="l05479"></a>05479 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l05480"></a>05480 <span class="comment">/* -------- TC_CCR : (TC Offset: N/A) Channel Control Register -------- */</span>
<a name="l05481"></a><a class="code" href="group___s_a_m3_s___t_c.html#gab20727db0578cb99fdb3b2af243109ab">05481</a> <span class="preprocessor">#define TC_CCR_CLKEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CCR) Counter Clock Enable Command */</span>
<a name="l05482"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaebf4140b1d7e2e4775a7963b772349e4">05482</a> <span class="preprocessor">#define TC_CCR_CLKDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_CCR) Counter Clock Disable Command */</span>
<a name="l05483"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga6d55ead13b821b6678a495bf6b3f5bdf">05483</a> <span class="preprocessor">#define TC_CCR_SWTRG (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_CCR) Software Trigger Command */</span>
<a name="l05484"></a>05484 <span class="comment">/* -------- TC_CMR : (TC Offset: N/A) Channel Mode Register -------- */</span>
<a name="l05485"></a>05485 <span class="preprocessor">#define TC_CMR_TCCLKS_Pos 0</span>
<a name="l05486"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga5c93a07bfad31349d453b82f798f5fd6">05486</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_TCCLKS_Msk (0x7u &lt;&lt; TC_CMR_TCCLKS_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock Selection */</span>
<a name="l05487"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaa20ae12804af3120d803d3269867d561">05487</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK1 (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: TCLK1 */</span>
<a name="l05488"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga058c1de0849964c1d7c13f6c00b25e8c">05488</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK2 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: TCLK2 */</span>
<a name="l05489"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga477fa50d9440f3a5c828fbd28aee3060">05489</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK3 (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: TCLK3 */</span>
<a name="l05490"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga5487b4d5de0bbbad6a0e74ae8ba883fa">05490</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK4 (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: TCLK4 */</span>
<a name="l05491"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga0cf686109f878cd3a8ae5a9146b6663c">05491</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK5 (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: TCLK5 */</span>
<a name="l05492"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga5ed946830e057bcaf72891bc198b3748">05492</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_XC0 (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: XC0 */</span>
<a name="l05493"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga6e145d82344a05367f86ccb866e1222f">05493</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_XC1 (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: XC1 */</span>
<a name="l05494"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga6886aa85bcce9192d21781b498badace">05494</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_XC2 (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: XC2 */</span>
<a name="l05495"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga566fe9c1e1e304d37a49e139af0238d2">05495</a> <span class="preprocessor">#define TC_CMR_CLKI (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock Invert */</span>
<a name="l05496"></a>05496 <span class="preprocessor">#define TC_CMR_BURST_Pos 4</span>
<a name="l05497"></a><a class="code" href="group___s_a_m3_s___t_c.html#gae9f25567c70a297edf3c3085c0566c2a">05497</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BURST_Msk (0x3u &lt;&lt; TC_CMR_BURST_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Burst Signal Selection */</span>
<a name="l05498"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga45ce5ab86640efc53f822357ae1a1acc">05498</a> <span class="preprocessor">#define   TC_CMR_BURST_NONE (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_CMR) The clock is not gated by an external signal. */</span>
<a name="l05499"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga608eefd36fd57274714e03ad34c16b20">05499</a> <span class="preprocessor">#define   TC_CMR_BURST_XC0 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_CMR) XC0 is ANDed with the selected clock. */</span>
<a name="l05500"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga1d5177f3d18b1393922599cae384d2f4">05500</a> <span class="preprocessor">#define   TC_CMR_BURST_XC1 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_CMR) XC1 is ANDed with the selected clock. */</span>
<a name="l05501"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga79728610424236f5d6ab40606fdedefd">05501</a> <span class="preprocessor">#define   TC_CMR_BURST_XC2 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_CMR) XC2 is ANDed with the selected clock. */</span>
<a name="l05502"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga834ac21dd981879ea174a9da8896d1f7">05502</a> <span class="preprocessor">#define TC_CMR_LDBSTOP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_CMR) Counter Clock Stopped with RB Loading */</span>
<a name="l05503"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga9999cb53fab48adde6f28a5bea1911fe">05503</a> <span class="preprocessor">#define TC_CMR_LDBDIS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_CMR) Counter Clock Disable with RB Loading */</span>
<a name="l05504"></a>05504 <span class="preprocessor">#define TC_CMR_ETRGEDG_Pos 8</span>
<a name="l05505"></a><a class="code" href="group___s_a_m3_s___t_c.html#gad0e38906848c6e791acdfc15362a2135">05505</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ETRGEDG_Msk (0x3u &lt;&lt; TC_CMR_ETRGEDG_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Trigger Edge Selection */</span>
<a name="l05506"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaa5168e94f5f277ca14c9a5fa10e9ca8b">05506</a> <span class="preprocessor">#define   TC_CMR_ETRGEDG_NONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) The clock is not gated by an external signal. */</span>
<a name="l05507"></a><a class="code" href="group___s_a_m3_s___t_c.html#gacfe4af403a5b168d7d9c60979e1633d1">05507</a> <span class="preprocessor">#define   TC_CMR_ETRGEDG_RISING (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Rising edge */</span>
<a name="l05508"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga04a2da7b4b06328aa85cb18d98e4f1f8">05508</a> <span class="preprocessor">#define   TC_CMR_ETRGEDG_FALLING (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Falling edge */</span>
<a name="l05509"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga66fc03947cb4daf662c365e32227e846">05509</a> <span class="preprocessor">#define   TC_CMR_ETRGEDG_EDGE (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Each edge */</span>
<a name="l05510"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga27b61c6dc88e6850cb04d38213c2be36">05510</a> <span class="preprocessor">#define TC_CMR_ABETRG (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) TIOA or TIOB External Trigger Selection */</span>
<a name="l05511"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga6eb59260da5394bac8aff6edbcb67341">05511</a> <span class="preprocessor">#define TC_CMR_CPCTRG (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (TC_CMR) RC Compare Trigger Enable */</span>
<a name="l05512"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaeb92866fb982814f6e7afbb19052842a">05512</a> <span class="preprocessor">#define TC_CMR_WAVE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (TC_CMR)  */</span>
<a name="l05513"></a>05513 <span class="preprocessor">#define TC_CMR_LDRA_Pos 16</span>
<a name="l05514"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaa711ed05964f48c157e72aa64f8e2f33">05514</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_LDRA_Msk (0x3u &lt;&lt; TC_CMR_LDRA_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RA Loading Selection */</span>
<a name="l05515"></a><a class="code" href="group___s_a_m3_s___t_c.html#gafa85a3cabbfc01d82ed90958e4c5e6ea">05515</a> <span class="preprocessor">#define   TC_CMR_LDRA_NONE (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l05516"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaa8b20c4fd96e0c68bbbdcea8365d3fd6">05516</a> <span class="preprocessor">#define   TC_CMR_LDRA_RISING (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Rising edge of TIOA */</span>
<a name="l05517"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaf914b342afdc9c88e7c6b91290ffabdd">05517</a> <span class="preprocessor">#define   TC_CMR_LDRA_FALLING (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Falling edge of TIOA */</span>
<a name="l05518"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga4f9aabcd8c29ae931d47b7a4245e8fd0">05518</a> <span class="preprocessor">#define   TC_CMR_LDRA_EDGE (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Each edge of TIOA */</span>
<a name="l05519"></a>05519 <span class="preprocessor">#define TC_CMR_LDRB_Pos 18</span>
<a name="l05520"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga88ad079f140d34117dfd15caf59f7bf8">05520</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_LDRB_Msk (0x3u &lt;&lt; TC_CMR_LDRB_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RB Loading Selection */</span>
<a name="l05521"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga66d0ba44c90ff39a9bb5e15955289a17">05521</a> <span class="preprocessor">#define   TC_CMR_LDRB_NONE (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l05522"></a><a class="code" href="group___s_a_m3_s___t_c.html#gac94821ea3c2fe6b0d11a6cc53ce004aa">05522</a> <span class="preprocessor">#define   TC_CMR_LDRB_RISING (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Rising edge of TIOA */</span>
<a name="l05523"></a><a class="code" href="group___s_a_m3_s___t_c.html#gac7b5415fed6b8c1eca81ac603621867f">05523</a> <span class="preprocessor">#define   TC_CMR_LDRB_FALLING (0x2u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Falling edge of TIOA */</span>
<a name="l05524"></a><a class="code" href="group___s_a_m3_s___t_c.html#gab1498231f3f687a566738cfaad033498">05524</a> <span class="preprocessor">#define   TC_CMR_LDRB_EDGE (0x3u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Each edge of TIOA */</span>
<a name="l05525"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga6afe8de98bbf78cefd198d4118073201">05525</a> <span class="preprocessor">#define TC_CMR_CPCSTOP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_CMR) Counter Clock Stopped with RC Compare */</span>
<a name="l05526"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga9081309b6d3f6fdb863564f10cd7fd11">05526</a> <span class="preprocessor">#define TC_CMR_CPCDIS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_CMR) Counter Clock Disable with RC Compare */</span>
<a name="l05527"></a>05527 <span class="preprocessor">#define TC_CMR_EEVTEDG_Pos 8</span>
<a name="l05528"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga96c76272ca0e4282e71b00fa216fa424">05528</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_EEVTEDG_Msk (0x3u &lt;&lt; TC_CMR_EEVTEDG_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Edge Selection */</span>
<a name="l05529"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga5e25882704e565a062a05cfa2fd0651b">05529</a> <span class="preprocessor">#define   TC_CMR_EEVTEDG_NONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l05530"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaa31b8ac257304cc20c5897e4deae63e6">05530</a> <span class="preprocessor">#define   TC_CMR_EEVTEDG_RISING (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Rising edge */</span>
<a name="l05531"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga732bfa025c1fe58b7a8e908e0f3d556f">05531</a> <span class="preprocessor">#define   TC_CMR_EEVTEDG_FALLING (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Falling edge */</span>
<a name="l05532"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga5ec06efb1d2022e79f495d5fb89d8e2a">05532</a> <span class="preprocessor">#define   TC_CMR_EEVTEDG_EDGE (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Each edge */</span>
<a name="l05533"></a>05533 <span class="preprocessor">#define TC_CMR_EEVT_Pos 10</span>
<a name="l05534"></a><a class="code" href="group___s_a_m3_s___t_c.html#gac71a3a280b86be01ab10dd368710fcac">05534</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_EEVT_Msk (0x3u &lt;&lt; TC_CMR_EEVT_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Selection */</span>
<a name="l05535"></a><a class="code" href="group___s_a_m3_s___t_c.html#gac8946e6dbb448bb71e1a164b077d46c1">05535</a> <span class="preprocessor">#define   TC_CMR_EEVT_TIOB (0x0u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) TIOB */</span>
<a name="l05536"></a><a class="code" href="group___s_a_m3_s___t_c.html#gace3ee404e3346d14cc959a39ff6ebc86">05536</a> <span class="preprocessor">#define   TC_CMR_EEVT_XC0 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) XC0 */</span>
<a name="l05537"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga6feabe21a0a8ca42f39e49fee3f812a0">05537</a> <span class="preprocessor">#define   TC_CMR_EEVT_XC1 (0x2u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) XC1 */</span>
<a name="l05538"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga01d03717c807e7d3b0fa284ed5492440">05538</a> <span class="preprocessor">#define   TC_CMR_EEVT_XC2 (0x3u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) XC2 */</span>
<a name="l05539"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaafd0852edf24d6ca6fb83347155ba3bb">05539</a> <span class="preprocessor">#define TC_CMR_ENETRG (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Trigger Enable */</span>
<a name="l05540"></a>05540 <span class="preprocessor">#define TC_CMR_WAVSEL_Pos 13</span>
<a name="l05541"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga476ec4a77e55ed189b1374f5f4372aa6">05541</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_WAVSEL_Msk (0x3u &lt;&lt; TC_CMR_WAVSEL_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Waveform Selection */</span>
<a name="l05542"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga8178a31417df2948633be06b0769d876">05542</a> <span class="preprocessor">#define   TC_CMR_WAVSEL_UP (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_CMR) UP mode without automatic trigger on RC Compare */</span>
<a name="l05543"></a><a class="code" href="group___s_a_m3_s___t_c.html#gac02b02420f7421491c1576b51c33f31b">05543</a> <span class="preprocessor">#define   TC_CMR_WAVSEL_UPDOWN (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_CMR) UPDOWN mode without automatic trigger on RC Compare */</span>
<a name="l05544"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga9a1a224dcd2cefaccb15c9e9881085e0">05544</a> <span class="preprocessor">#define   TC_CMR_WAVSEL_UP_RC (0x2u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_CMR) UP mode with automatic trigger on RC Compare */</span>
<a name="l05545"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaaa3f08ce3933bf3ebb193e50603ad965">05545</a> <span class="preprocessor">#define   TC_CMR_WAVSEL_UPDOWN_RC (0x3u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_CMR) UPDOWN mode with automatic trigger on RC Compare */</span>
<a name="l05546"></a>05546 <span class="preprocessor">#define TC_CMR_ACPA_Pos 16</span>
<a name="l05547"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga807c9daff8d2ad683e2ce7c377980462">05547</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ACPA_Msk (0x3u &lt;&lt; TC_CMR_ACPA_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RA Compare Effect on TIOA */</span>
<a name="l05548"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaaaf76c0a728d7c7769d2616479a1d603">05548</a> <span class="preprocessor">#define   TC_CMR_ACPA_NONE (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l05549"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaaf831f5e7fec82eed59ff2d98f15fe42">05549</a> <span class="preprocessor">#define   TC_CMR_ACPA_SET (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l05550"></a><a class="code" href="group___s_a_m3_s___t_c.html#gae47a31d50d6009c29e0ddb24c68d09e6">05550</a> <span class="preprocessor">#define   TC_CMR_ACPA_CLEAR (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l05551"></a><a class="code" href="group___s_a_m3_s___t_c.html#gace43ac7e1cec91485ca6af3f2f8dd624">05551</a> <span class="preprocessor">#define   TC_CMR_ACPA_TOGGLE (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l05552"></a>05552 <span class="preprocessor">#define TC_CMR_ACPC_Pos 18</span>
<a name="l05553"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaf037c4c59477c41a4b6cbb48107e245f">05553</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ACPC_Msk (0x3u &lt;&lt; TC_CMR_ACPC_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RC Compare Effect on TIOA */</span>
<a name="l05554"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaa65d96e653812383a08cc934d1a11527">05554</a> <span class="preprocessor">#define   TC_CMR_ACPC_NONE (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l05555"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaef371013758c5e3400fb9eb4aca3ad97">05555</a> <span class="preprocessor">#define   TC_CMR_ACPC_SET (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l05556"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaf00a75a731e29f46379af2acd9bdb592">05556</a> <span class="preprocessor">#define   TC_CMR_ACPC_CLEAR (0x2u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l05557"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga5e3cd053d80c1b5ca6ffd222fb6092fa">05557</a> <span class="preprocessor">#define   TC_CMR_ACPC_TOGGLE (0x3u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l05558"></a>05558 <span class="preprocessor">#define TC_CMR_AEEVT_Pos 20</span>
<a name="l05559"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga559f5db6eb493e1919b14734f5478d45">05559</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_AEEVT_Msk (0x3u &lt;&lt; TC_CMR_AEEVT_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Effect on TIOA */</span>
<a name="l05560"></a><a class="code" href="group___s_a_m3_s___t_c.html#gab5a798975f4258ceb5453e867cd6650d">05560</a> <span class="preprocessor">#define   TC_CMR_AEEVT_NONE (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l05561"></a><a class="code" href="group___s_a_m3_s___t_c.html#gacc31ed1092507fd220056f70b3f1494d">05561</a> <span class="preprocessor">#define   TC_CMR_AEEVT_SET (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l05562"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga468f5862a8b0493776dc268690b2b99f">05562</a> <span class="preprocessor">#define   TC_CMR_AEEVT_CLEAR (0x2u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l05563"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga9405fa091e05084990fbcfed24c20578">05563</a> <span class="preprocessor">#define   TC_CMR_AEEVT_TOGGLE (0x3u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l05564"></a>05564 <span class="preprocessor">#define TC_CMR_ASWTRG_Pos 22</span>
<a name="l05565"></a><a class="code" href="group___s_a_m3_s___t_c.html#gabf5059d23a8c75c2c1be1cac4d5729ed">05565</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ASWTRG_Msk (0x3u &lt;&lt; TC_CMR_ASWTRG_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Software Trigger Effect on TIOA */</span>
<a name="l05566"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga4ca7e002aea13a1e115f763d46d42d02">05566</a> <span class="preprocessor">#define   TC_CMR_ASWTRG_NONE (0x0u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l05567"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga36f7d5cdd760d72c16ab1b0a815d5c1f">05567</a> <span class="preprocessor">#define   TC_CMR_ASWTRG_SET (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l05568"></a><a class="code" href="group___s_a_m3_s___t_c.html#gab0d7085eb8309c3bf73a7ffec0f3c1e3">05568</a> <span class="preprocessor">#define   TC_CMR_ASWTRG_CLEAR (0x2u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l05569"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga6229d28a08794c88f171d9148e10bf1b">05569</a> <span class="preprocessor">#define   TC_CMR_ASWTRG_TOGGLE (0x3u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l05570"></a>05570 <span class="preprocessor">#define TC_CMR_BCPB_Pos 24</span>
<a name="l05571"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga85630009935cadebe9e293732146e536">05571</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BCPB_Msk (0x3u &lt;&lt; TC_CMR_BCPB_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RB Compare Effect on TIOB */</span>
<a name="l05572"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga9c2b62d08ae033f7719522139e410828">05572</a> <span class="preprocessor">#define   TC_CMR_BCPB_NONE (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l05573"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga429569bee903b4e16a7c82c0aea8f670">05573</a> <span class="preprocessor">#define   TC_CMR_BCPB_SET (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l05574"></a><a class="code" href="group___s_a_m3_s___t_c.html#gacbc61824219cedf8f7c3918ff057fc98">05574</a> <span class="preprocessor">#define   TC_CMR_BCPB_CLEAR (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l05575"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaca4bdee52b48e6b85cdba78d73b9e91c">05575</a> <span class="preprocessor">#define   TC_CMR_BCPB_TOGGLE (0x3u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l05576"></a>05576 <span class="preprocessor">#define TC_CMR_BCPC_Pos 26</span>
<a name="l05577"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga628d44d10b35c77f56d78d7185420b9f">05577</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BCPC_Msk (0x3u &lt;&lt; TC_CMR_BCPC_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RC Compare Effect on TIOB */</span>
<a name="l05578"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga82f41a965cd613a41f8a128547181be6">05578</a> <span class="preprocessor">#define   TC_CMR_BCPC_NONE (0x0u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l05579"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga399185b7641d68748be40a4398b7f248">05579</a> <span class="preprocessor">#define   TC_CMR_BCPC_SET (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l05580"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaf6f687f330fe4ce8eb8ad1b1cdf3f570">05580</a> <span class="preprocessor">#define   TC_CMR_BCPC_CLEAR (0x2u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l05581"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga38bc089486a8f1688b9cfb7503f19acb">05581</a> <span class="preprocessor">#define   TC_CMR_BCPC_TOGGLE (0x3u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l05582"></a>05582 <span class="preprocessor">#define TC_CMR_BEEVT_Pos 28</span>
<a name="l05583"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga9e6c61f7a9e5698bafc4f808a8c4b0c2">05583</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BEEVT_Msk (0x3u &lt;&lt; TC_CMR_BEEVT_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Effect on TIOB */</span>
<a name="l05584"></a><a class="code" href="group___s_a_m3_s___t_c.html#gabc892e661a7d6eba31c2037e26a21dc4">05584</a> <span class="preprocessor">#define   TC_CMR_BEEVT_NONE (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l05585"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaab92ac9dfdbf878cc02020917cc6c456">05585</a> <span class="preprocessor">#define   TC_CMR_BEEVT_SET (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l05586"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga8be31b117bebadab9c443c8192334195">05586</a> <span class="preprocessor">#define   TC_CMR_BEEVT_CLEAR (0x2u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l05587"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaa031ce71f4f448f11e5453b501f1ef3f">05587</a> <span class="preprocessor">#define   TC_CMR_BEEVT_TOGGLE (0x3u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l05588"></a>05588 <span class="preprocessor">#define TC_CMR_BSWTRG_Pos 30</span>
<a name="l05589"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga07c73f0785e7a2f99dce331673437d13">05589</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BSWTRG_Msk (0x3u &lt;&lt; TC_CMR_BSWTRG_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Software Trigger Effect on TIOB */</span>
<a name="l05590"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga930d796e90c97c8ffa754fbe41e96f92">05590</a> <span class="preprocessor">#define   TC_CMR_BSWTRG_NONE (0x0u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l05591"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga079787982f83a5dfa9c6597a48ceccee">05591</a> <span class="preprocessor">#define   TC_CMR_BSWTRG_SET (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l05592"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaeaf07cca9a20045d081dadf8375ebea3">05592</a> <span class="preprocessor">#define   TC_CMR_BSWTRG_CLEAR (0x2u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l05593"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga023831ff86ad82a1f5870865421a45a2">05593</a> <span class="preprocessor">#define   TC_CMR_BSWTRG_TOGGLE (0x3u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l05594"></a>05594 <span class="comment">/* -------- TC_SMMR : (TC Offset: N/A) Stepper Motor Mode Register -------- */</span>
<a name="l05595"></a><a class="code" href="group___s_a_m3_s___t_c.html#gad1730fdf901dc08ef9d4b8aa30db55f8">05595</a> <span class="preprocessor">#define TC_SMMR_GCEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_SMMR) Gray Count Enable */</span>
<a name="l05596"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga8ca6056e5505fdfbd952b543acd274a7">05596</a> <span class="preprocessor">#define TC_SMMR_DOWN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_SMMR) DOWN Count */</span>
<a name="l05597"></a>05597 <span class="comment">/* -------- TC_CV : (TC Offset: N/A) Counter Value -------- */</span>
<a name="l05598"></a>05598 <span class="preprocessor">#define TC_CV_CV_Pos 0</span>
<a name="l05599"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaab5ff8c35bbd12e98605d42976ff13de">05599</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CV_CV_Msk (0xffffu &lt;&lt; TC_CV_CV_Pos) </span><span class="comment">/**&lt; \brief (TC_CV) Counter Value */</span>
<a name="l05600"></a>05600 <span class="comment">/* -------- TC_RA : (TC Offset: N/A) Register A -------- */</span>
<a name="l05601"></a>05601 <span class="preprocessor">#define TC_RA_RA_Pos 0</span>
<a name="l05602"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga0dfbc7c0139d4f0032f7998ae5108fe7">05602</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_RA_RA_Msk (0xffffu &lt;&lt; TC_RA_RA_Pos) </span><span class="comment">/**&lt; \brief (TC_RA) Register A */</span>
<a name="l05603"></a>05603 <span class="preprocessor">#define TC_RA_RA(value) ((TC_RA_RA_Msk &amp; ((value) &lt;&lt; TC_RA_RA_Pos)))</span>
<a name="l05604"></a>05604 <span class="preprocessor"></span><span class="comment">/* -------- TC_RB : (TC Offset: N/A) Register B -------- */</span>
<a name="l05605"></a>05605 <span class="preprocessor">#define TC_RB_RB_Pos 0</span>
<a name="l05606"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga7a84de251a30eb169a039fa7f2c681f5">05606</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_RB_RB_Msk (0xffffu &lt;&lt; TC_RB_RB_Pos) </span><span class="comment">/**&lt; \brief (TC_RB) Register B */</span>
<a name="l05607"></a>05607 <span class="preprocessor">#define TC_RB_RB(value) ((TC_RB_RB_Msk &amp; ((value) &lt;&lt; TC_RB_RB_Pos)))</span>
<a name="l05608"></a>05608 <span class="preprocessor"></span><span class="comment">/* -------- TC_RC : (TC Offset: N/A) Register C -------- */</span>
<a name="l05609"></a>05609 <span class="preprocessor">#define TC_RC_RC_Pos 0</span>
<a name="l05610"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaacd93777f7f14af1f74e35c086882396">05610</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_RC_RC_Msk (0xffffu &lt;&lt; TC_RC_RC_Pos) </span><span class="comment">/**&lt; \brief (TC_RC) Register C */</span>
<a name="l05611"></a>05611 <span class="preprocessor">#define TC_RC_RC(value) ((TC_RC_RC_Msk &amp; ((value) &lt;&lt; TC_RC_RC_Pos)))</span>
<a name="l05612"></a>05612 <span class="preprocessor"></span><span class="comment">/* -------- TC_SR : (TC Offset: N/A) Status Register -------- */</span>
<a name="l05613"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga595373c366b63e6ae96ac90a25e64189">05613</a> <span class="preprocessor">#define TC_SR_COVFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_SR) Counter Overflow Status */</span>
<a name="l05614"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga95e4999de3691ac1db52958c3b5bf546">05614</a> <span class="preprocessor">#define TC_SR_LOVRS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_SR) Load Overrun Status */</span>
<a name="l05615"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga77b91c0ea7209805827c525b4e55c0e8">05615</a> <span class="preprocessor">#define TC_SR_CPAS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_SR) RA Compare Status */</span>
<a name="l05616"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga3604aa8fdb7794a0ee6216e935ca9ac1">05616</a> <span class="preprocessor">#define TC_SR_CPBS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_SR) RB Compare Status */</span>
<a name="l05617"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga941e48bbe586a4b1a126790c212e6792">05617</a> <span class="preprocessor">#define TC_SR_CPCS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_SR) RC Compare Status */</span>
<a name="l05618"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaa63acfa051ed6a0082f6f4ff1ca2031c">05618</a> <span class="preprocessor">#define TC_SR_LDRAS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TC_SR) RA Loading Status */</span>
<a name="l05619"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga61a912956de4da77ae6d6c154bc1d27b">05619</a> <span class="preprocessor">#define TC_SR_LDRBS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_SR) RB Loading Status */</span>
<a name="l05620"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga5da7294166967f6c9ac3a00d50830e00">05620</a> <span class="preprocessor">#define TC_SR_ETRGS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_SR) External Trigger Status */</span>
<a name="l05621"></a><a class="code" href="group___s_a_m3_s___t_c.html#gadf3559e378a4a0fe9745038f811aea5b">05621</a> <span class="preprocessor">#define TC_SR_CLKSTA (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_SR) Clock Enabling Status */</span>
<a name="l05622"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga9e21e00d626ca663a12445b1b506adb9">05622</a> <span class="preprocessor">#define TC_SR_MTIOA (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (TC_SR) TIOA Mirror */</span>
<a name="l05623"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga20761ebe7f4325c8b8d10a4930402bfc">05623</a> <span class="preprocessor">#define TC_SR_MTIOB (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_SR) TIOB Mirror */</span>
<a name="l05624"></a>05624 <span class="comment">/* -------- TC_IER : (TC Offset: N/A) Interrupt Enable Register -------- */</span>
<a name="l05625"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga7e1a5b31a964cff48c0c3aef86320ab9">05625</a> <span class="preprocessor">#define TC_IER_COVFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_IER) Counter Overflow */</span>
<a name="l05626"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga9f3791ca8d5fab5d6108905ccac09234">05626</a> <span class="preprocessor">#define TC_IER_LOVRS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_IER) Load Overrun */</span>
<a name="l05627"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaadf49248f793d7ebc0566d1097410ca6">05627</a> <span class="preprocessor">#define TC_IER_CPAS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_IER) RA Compare */</span>
<a name="l05628"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaeb33745d635e727b18d71671139b24cb">05628</a> <span class="preprocessor">#define TC_IER_CPBS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_IER) RB Compare */</span>
<a name="l05629"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga6b0e5b25ddd28d50f17e0091555ae706">05629</a> <span class="preprocessor">#define TC_IER_CPCS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_IER) RC Compare */</span>
<a name="l05630"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga9766afc1f46f9197286a900ce50391b0">05630</a> <span class="preprocessor">#define TC_IER_LDRAS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TC_IER) RA Loading */</span>
<a name="l05631"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga9ee67358235d5c933f801b1509c3d9e2">05631</a> <span class="preprocessor">#define TC_IER_LDRBS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_IER) RB Loading */</span>
<a name="l05632"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaa2b4756e419adce8a3e402aafea949d6">05632</a> <span class="preprocessor">#define TC_IER_ETRGS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_IER) External Trigger */</span>
<a name="l05633"></a>05633 <span class="comment">/* -------- TC_IDR : (TC Offset: N/A) Interrupt Disable Register -------- */</span>
<a name="l05634"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga28a0274445eca660b450247ceb098bfe">05634</a> <span class="preprocessor">#define TC_IDR_COVFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_IDR) Counter Overflow */</span>
<a name="l05635"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga614177266d4b582ea94d2246acdf8604">05635</a> <span class="preprocessor">#define TC_IDR_LOVRS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_IDR) Load Overrun */</span>
<a name="l05636"></a><a class="code" href="group___s_a_m3_s___t_c.html#gac39fafb442ff460faf85154b41e80a62">05636</a> <span class="preprocessor">#define TC_IDR_CPAS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_IDR) RA Compare */</span>
<a name="l05637"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga4143d5ca6d497795208668c5061fdf04">05637</a> <span class="preprocessor">#define TC_IDR_CPBS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_IDR) RB Compare */</span>
<a name="l05638"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga0b1c7a4c94e1d57653779f1beedbc007">05638</a> <span class="preprocessor">#define TC_IDR_CPCS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_IDR) RC Compare */</span>
<a name="l05639"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga6a7b6d5abf091f07b068c12beac5b476">05639</a> <span class="preprocessor">#define TC_IDR_LDRAS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TC_IDR) RA Loading */</span>
<a name="l05640"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga06fbc472268a129c3657961ecbd5010d">05640</a> <span class="preprocessor">#define TC_IDR_LDRBS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_IDR) RB Loading */</span>
<a name="l05641"></a><a class="code" href="group___s_a_m3_s___t_c.html#gabde4f7bc7f912c64cb04e6a42e2d3b70">05641</a> <span class="preprocessor">#define TC_IDR_ETRGS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_IDR) External Trigger */</span>
<a name="l05642"></a>05642 <span class="comment">/* -------- TC_IMR : (TC Offset: N/A) Interrupt Mask Register -------- */</span>
<a name="l05643"></a><a class="code" href="group___s_a_m3_s___t_c.html#gabab742c68eea1b3f7ea52bf95449b64e">05643</a> <span class="preprocessor">#define TC_IMR_COVFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_IMR) Counter Overflow */</span>
<a name="l05644"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga17540460961a2680cd60f9eca711102d">05644</a> <span class="preprocessor">#define TC_IMR_LOVRS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_IMR) Load Overrun */</span>
<a name="l05645"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga7b0228550d8039b92d1a1c35d949fa34">05645</a> <span class="preprocessor">#define TC_IMR_CPAS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_IMR) RA Compare */</span>
<a name="l05646"></a><a class="code" href="group___s_a_m3_s___t_c.html#gae43afe1a70c098ea34f8674ac8e2783e">05646</a> <span class="preprocessor">#define TC_IMR_CPBS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_IMR) RB Compare */</span>
<a name="l05647"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaf28ab62a2e18525c76c03616a7e10f6c">05647</a> <span class="preprocessor">#define TC_IMR_CPCS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_IMR) RC Compare */</span>
<a name="l05648"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga8a8e4498622e5d83b592c0cc3f973333">05648</a> <span class="preprocessor">#define TC_IMR_LDRAS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TC_IMR) RA Loading */</span>
<a name="l05649"></a><a class="code" href="group___s_a_m3_s___t_c.html#gad8c20ca187e7fee05e44df4c5c47c64d">05649</a> <span class="preprocessor">#define TC_IMR_LDRBS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_IMR) RB Loading */</span>
<a name="l05650"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga74568f224b88cb57e35917c2162cd751">05650</a> <span class="preprocessor">#define TC_IMR_ETRGS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_IMR) External Trigger */</span>
<a name="l05651"></a>05651 <span class="comment">/* -------- TC_BCR : (TC Offset: 0xC0) Block Control Register -------- */</span>
<a name="l05652"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga0c28d6cd2d4a6fd70394ff217fbae47c">05652</a> <span class="preprocessor">#define TC_BCR_SYNC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_BCR) Synchro Command */</span>
<a name="l05653"></a>05653 <span class="comment">/* -------- TC_BMR : (TC Offset: 0xC4) Block Mode Register -------- */</span>
<a name="l05654"></a>05654 <span class="preprocessor">#define TC_BMR_TC0XC0S_Pos 0</span>
<a name="l05655"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga0281e7b1ca7116631768dab0b6fe934c">05655</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BMR_TC0XC0S_Msk (0x3u &lt;&lt; TC_BMR_TC0XC0S_Pos) </span><span class="comment">/**&lt; \brief (TC_BMR) External Clock Signal 0 Selection */</span>
<a name="l05656"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga408b658b31224f9ef58c0d395158444d">05656</a> <span class="preprocessor">#define   TC_BMR_TC0XC0S_TCLK0 (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC0: TCLK0 */</span>
<a name="l05657"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga89257bbe18736a3963153214f9d2030e">05657</a> <span class="preprocessor">#define   TC_BMR_TC0XC0S_TIOA1 (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC0: TIOA1 */</span>
<a name="l05658"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaf07b197028dcc26de2dd8ef72b6504df">05658</a> <span class="preprocessor">#define   TC_BMR_TC0XC0S_TIOA2 (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC0: TIOA2 */</span>
<a name="l05659"></a>05659 <span class="preprocessor">#define TC_BMR_TC1XC1S_Pos 2</span>
<a name="l05660"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga2e1b91e8b76dce9f3a8d515f363f53d7">05660</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BMR_TC1XC1S_Msk (0x3u &lt;&lt; TC_BMR_TC1XC1S_Pos) </span><span class="comment">/**&lt; \brief (TC_BMR) External Clock Signal 1 Selection */</span>
<a name="l05661"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaaf0cc25bb918a14a4d8cbfcac63f8eee">05661</a> <span class="preprocessor">#define   TC_BMR_TC1XC1S_TCLK1 (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC1: TCLK1 */</span>
<a name="l05662"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaf2ac309750f5db4c3e48cef5d8b067a9">05662</a> <span class="preprocessor">#define   TC_BMR_TC1XC1S_TIOA0 (0x2u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC1: TIOA0 */</span>
<a name="l05663"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga61759178d717d33562bd7d4ebe582a23">05663</a> <span class="preprocessor">#define   TC_BMR_TC1XC1S_TIOA2 (0x3u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC1: TIOA2 */</span>
<a name="l05664"></a>05664 <span class="preprocessor">#define TC_BMR_TC2XC2S_Pos 4</span>
<a name="l05665"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga0386aecbaee10f0c4319f822757839fa">05665</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BMR_TC2XC2S_Msk (0x3u &lt;&lt; TC_BMR_TC2XC2S_Pos) </span><span class="comment">/**&lt; \brief (TC_BMR) External Clock Signal 2 Selection */</span>
<a name="l05666"></a><a class="code" href="group___s_a_m3_s___t_c.html#gad074f4d31095d48a9c881a63d7a7853b">05666</a> <span class="preprocessor">#define   TC_BMR_TC2XC2S_TCLK2 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC2: TCLK2 */</span>
<a name="l05667"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga8accbedb62b88681355f687685fb1666">05667</a> <span class="preprocessor">#define   TC_BMR_TC2XC2S_TIOA1 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC2: TIOA1 */</span>
<a name="l05668"></a><a class="code" href="group___s_a_m3_s___t_c.html#gab7243e0446eab8ebefbb6b7c181761f7">05668</a> <span class="preprocessor">#define   TC_BMR_TC2XC2S_TIOA2 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC2: TIOA2 */</span>
<a name="l05669"></a><a class="code" href="group___s_a_m3_s___t_c.html#gab12e5ff9cc301c393687c43afd5065a2">05669</a> <span class="preprocessor">#define TC_BMR_QDEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_BMR) Quadrature Decoder ENabled */</span>
<a name="l05670"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga6f0e885c63d122abbdda84990fc7dd61">05670</a> <span class="preprocessor">#define TC_BMR_POSEN (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TC_BMR) POSition ENabled */</span>
<a name="l05671"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga4c58b3066e7f5db2e4eada3649da8385">05671</a> <span class="preprocessor">#define TC_BMR_SPEEDEN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_BMR) SPEED ENabled */</span>
<a name="l05672"></a><a class="code" href="group___s_a_m3_s___t_c.html#gabc09ba3331b9b34baa06f3271fece224">05672</a> <span class="preprocessor">#define TC_BMR_QDTRANS (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TC_BMR) Quadrature Decoding TRANSparent */</span>
<a name="l05673"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga658a543e79720d99fecfe973384a5006">05673</a> <span class="preprocessor">#define TC_BMR_EDGPHA (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (TC_BMR) EDGe on PHA count mode */</span>
<a name="l05674"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga4e62be9fa36ff7e89d4c0bc8befcaad1">05674</a> <span class="preprocessor">#define TC_BMR_INVA (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_BMR) INVerted phA */</span>
<a name="l05675"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga91a1c47754ad322cef62488c1e23f3eb">05675</a> <span class="preprocessor">#define TC_BMR_INVB (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (TC_BMR) INVerted phB */</span>
<a name="l05676"></a><a class="code" href="group___s_a_m3_s___t_c.html#gae7eb2ef40a9c0c2a1be5f78f1edd7f64">05676</a> <span class="preprocessor">#define TC_BMR_INVIDX (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (TC_BMR) INVerted InDeX */</span>
<a name="l05677"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga24240e05d0c9ac3bcb454b3cd91e3313">05677</a> <span class="preprocessor">#define TC_BMR_SWAP (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_BMR) SWAP PHA and PHB */</span>
<a name="l05678"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga4ae52c92ac226da7c1f519b65f216c9e">05678</a> <span class="preprocessor">#define TC_BMR_IDXPHB (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (TC_BMR) InDeX pin is PHB pin */</span>
<a name="l05679"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga673b5f7bdd14aa95417b8040c78d933a">05679</a> <span class="preprocessor">#define TC_BMR_FILTER (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (TC_BMR)  */</span>
<a name="l05680"></a>05680 <span class="preprocessor">#define TC_BMR_MAXFILT_Pos 20</span>
<a name="l05681"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga60bbd106c35b2131727f9f31ea9d95b6">05681</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BMR_MAXFILT_Msk (0x3fu &lt;&lt; TC_BMR_MAXFILT_Pos) </span><span class="comment">/**&lt; \brief (TC_BMR) MAXimum FILTer */</span>
<a name="l05682"></a>05682 <span class="preprocessor">#define TC_BMR_MAXFILT(value) ((TC_BMR_MAXFILT_Msk &amp; ((value) &lt;&lt; TC_BMR_MAXFILT_Pos)))</span>
<a name="l05683"></a>05683 <span class="preprocessor"></span><span class="comment">/* -------- TC_QIER : (TC Offset: 0xC8) QDEC Interrupt Enable Register -------- */</span>
<a name="l05684"></a><a class="code" href="group___s_a_m3_s___t_c.html#gacb50cb32f1497410fd1f68de48306ccf">05684</a> <span class="preprocessor">#define TC_QIER_IDX (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_QIER) InDeX */</span>
<a name="l05685"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga289e57bc21370d5d1886b9080dcca481">05685</a> <span class="preprocessor">#define TC_QIER_DIRCHG (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_QIER) DIRection CHanGe */</span>
<a name="l05686"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga687aa8a4d1ac7dcd563f1a851148b2d9">05686</a> <span class="preprocessor">#define TC_QIER_QERR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_QIER) Quadrature ERRor */</span>
<a name="l05687"></a>05687 <span class="comment">/* -------- TC_QIDR : (TC Offset: 0xCC) QDEC Interrupt Disable Register -------- */</span>
<a name="l05688"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga0c68aa4fa116813be21b591ea6bdd180">05688</a> <span class="preprocessor">#define TC_QIDR_IDX (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_QIDR) InDeX */</span>
<a name="l05689"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga502d8426f9d8075efeb0c0d15bbb4a0f">05689</a> <span class="preprocessor">#define TC_QIDR_DIRCHG (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_QIDR) DIRection CHanGe */</span>
<a name="l05690"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga2c33085a2f98dc4eea428a497a6ce01b">05690</a> <span class="preprocessor">#define TC_QIDR_QERR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_QIDR) Quadrature ERRor */</span>
<a name="l05691"></a>05691 <span class="comment">/* -------- TC_QIMR : (TC Offset: 0xD0) QDEC Interrupt Mask Register -------- */</span>
<a name="l05692"></a><a class="code" href="group___s_a_m3_s___t_c.html#gafbfaf9640c04c205d24fc1d8e666ad86">05692</a> <span class="preprocessor">#define TC_QIMR_IDX (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_QIMR) InDeX */</span>
<a name="l05693"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga5339068586c1d6837d6dbf721c5ebd64">05693</a> <span class="preprocessor">#define TC_QIMR_DIRCHG (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_QIMR) DIRection CHanGe */</span>
<a name="l05694"></a><a class="code" href="group___s_a_m3_s___t_c.html#gabba15bc61cf0e61249c0c6571fc5eaff">05694</a> <span class="preprocessor">#define TC_QIMR_QERR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_QIMR) Quadrature ERRor */</span>
<a name="l05695"></a>05695 <span class="comment">/* -------- TC_QISR : (TC Offset: 0xD4) QDEC Interrupt Status Register -------- */</span>
<a name="l05696"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga0b3d4d84eaf62a8482999e53fdfed53e">05696</a> <span class="preprocessor">#define TC_QISR_IDX (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_QISR) InDeX */</span>
<a name="l05697"></a><a class="code" href="group___s_a_m3_s___t_c.html#gab01260e464a6530dc75d49194a65932c">05697</a> <span class="preprocessor">#define TC_QISR_DIRCHG (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_QISR) DIRection CHanGe */</span>
<a name="l05698"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga2e1e7168b6451087a89eb2ba406a987c">05698</a> <span class="preprocessor">#define TC_QISR_QERR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_QISR) Quadrature ERRor */</span>
<a name="l05699"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga4dab4754092546661ba371e22f7eff72">05699</a> <span class="preprocessor">#define TC_QISR_DIR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_QISR) Direction */</span>
<a name="l05700"></a>05700 <span class="comment">/* -------- TC_FMR : (TC Offset: 0xD8) Fault Mode Register -------- */</span>
<a name="l05701"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga6dff8e9816774a121e0d8c035c49548a">05701</a> <span class="preprocessor">#define TC_FMR_ENCF0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_FMR) ENable Compare Fault Channel 0 */</span>
<a name="l05702"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga61ffdc4e5b94ba5a745652481b0d06ae">05702</a> <span class="preprocessor">#define TC_FMR_ENCF1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_FMR) ENable Compare Fault Channel 1 */</span>
<a name="l05703"></a>05703 <span class="comment">/* -------- TC_WPMR : (TC Offset: 0xE4) Write Protect Mode Register -------- */</span>
<a name="l05704"></a><a class="code" href="group___s_a_m3_s___t_c.html#ga8d7a567f57170fe4ba4277910eba2696">05704</a> <span class="preprocessor">#define TC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_WPMR) Write Protect Enable */</span>
<a name="l05705"></a>05705 <span class="preprocessor">#define TC_WPMR_WPKEY_Pos 8</span>
<a name="l05706"></a><a class="code" href="group___s_a_m3_s___t_c.html#gaa4d7b0a1655bf8ad889ea5eee9918c15">05706</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; TC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (TC_WPMR) Write Protect KEY */</span>
<a name="l05707"></a>05707 <span class="preprocessor">#define TC_WPMR_WPKEY(value) ((TC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; TC_WPMR_WPKEY_Pos)))</span>
<a name="l05708"></a>05708 <span class="preprocessor"></span><span class="comment"></span>
<a name="l05709"></a>05709 <span class="comment">/*@}*/</span>
<a name="l05710"></a>05710 
<a name="l05711"></a>05711 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05712"></a>05712 <span class="comment">/**  SOFTWARE API DEFINITION FOR Two-wire Interface */</span>
<a name="l05713"></a>05713 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05714"></a>05714 <span class="comment">/** \addtogroup SAM3S_TWI Two-wire Interface */</span><span class="comment"></span>
<a name="l05715"></a>05715 <span class="comment">/*@{*/</span>
<a name="l05716"></a>05716 
<a name="l05717"></a>05717 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l05718"></a>05718 <span class="preprocessor"></span><span class="comment">/** \brief Twi hardware registers */</span>
<a name="l05719"></a><a class="code" href="struct_twi.html">05719</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05720"></a><a class="code" href="struct_twi.html#a4ef8e83d4b48d843d1e8e39d79dd1d04">05720</a>   WoReg TWI_CR;        <span class="comment">/**&lt; \brief (Twi Offset: 0x00) Control Register */</span>
<a name="l05721"></a><a class="code" href="struct_twi.html#a53c8c1c75d4a91e999650cfdd6be7366">05721</a>   RwReg TWI_MMR;       <span class="comment">/**&lt; \brief (Twi Offset: 0x04) Master Mode Register */</span>
<a name="l05722"></a><a class="code" href="struct_twi.html#a7e7df8b05687736d316c6431d7f87dd4">05722</a>   RwReg TWI_SMR;       <span class="comment">/**&lt; \brief (Twi Offset: 0x08) Slave Mode Register */</span>
<a name="l05723"></a><a class="code" href="struct_twi.html#a6d93669c648543d5e282c488041533d6">05723</a>   RwReg TWI_IADR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x0C) Internal Address Register */</span>
<a name="l05724"></a><a class="code" href="struct_twi.html#aa6fe18f5c1772ed888db8647258c25be">05724</a>   RwReg TWI_CWGR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x10) Clock Waveform Generator Register */</span>
<a name="l05725"></a>05725   RwReg Reserved1[3];
<a name="l05726"></a><a class="code" href="struct_twi.html#af63138d37114599e65e9fbdcda9a9584">05726</a>   RoReg TWI_SR;        <span class="comment">/**&lt; \brief (Twi Offset: 0x20) Status Register */</span>
<a name="l05727"></a><a class="code" href="struct_twi.html#a255c3885e14854c2f43aeb01b0004f7d">05727</a>   WoReg TWI_IER;       <span class="comment">/**&lt; \brief (Twi Offset: 0x24) Interrupt Enable Register */</span>
<a name="l05728"></a><a class="code" href="struct_twi.html#ad4d348a4c7274b49801f9ebed4a19ea2">05728</a>   WoReg TWI_IDR;       <span class="comment">/**&lt; \brief (Twi Offset: 0x28) Interrupt Disable Register */</span>
<a name="l05729"></a><a class="code" href="struct_twi.html#af1288375de2bbdabc87b9664b435ca98">05729</a>   RoReg TWI_IMR;       <span class="comment">/**&lt; \brief (Twi Offset: 0x2C) Interrupt Mask Register */</span>
<a name="l05730"></a><a class="code" href="struct_twi.html#a150bf26aa1195abd31ef45fb9786aeb1">05730</a>   RoReg TWI_RHR;       <span class="comment">/**&lt; \brief (Twi Offset: 0x30) Receive Holding Register */</span>
<a name="l05731"></a><a class="code" href="struct_twi.html#a5dc8b413154123e605947c2690d8b04f">05731</a>   WoReg TWI_THR;       <span class="comment">/**&lt; \brief (Twi Offset: 0x34) Transmit Holding Register */</span>
<a name="l05732"></a>05732   RwReg Reserved2[50];
<a name="l05733"></a><a class="code" href="struct_twi.html#a7b6b2707b36131c8c930466330257d13">05733</a>   RwReg TWI_RPR;       <span class="comment">/**&lt; \brief (Twi Offset: 0x100) Receive Pointer Register */</span>
<a name="l05734"></a><a class="code" href="struct_twi.html#afe1839f032649a3912bd8ffae548156d">05734</a>   RwReg TWI_RCR;       <span class="comment">/**&lt; \brief (Twi Offset: 0x104) Receive Counter Register */</span>
<a name="l05735"></a><a class="code" href="struct_twi.html#a2061aebea85554808914ed3185476e1c">05735</a>   RwReg TWI_TPR;       <span class="comment">/**&lt; \brief (Twi Offset: 0x108) Transmit Pointer Register */</span>
<a name="l05736"></a><a class="code" href="struct_twi.html#ac1f206b5698c790cbd5f1ac46d6fcea7">05736</a>   RwReg TWI_TCR;       <span class="comment">/**&lt; \brief (Twi Offset: 0x10C) Transmit Counter Register */</span>
<a name="l05737"></a><a class="code" href="struct_twi.html#a4b89eed9b5f94d510808ab982b8d0544">05737</a>   RwReg TWI_RNPR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x110) Receive Next Pointer Register */</span>
<a name="l05738"></a><a class="code" href="struct_twi.html#ac256647a050a94fb8263565f02cc8ff0">05738</a>   RwReg TWI_RNCR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x114) Receive Next Counter Register */</span>
<a name="l05739"></a><a class="code" href="struct_twi.html#aeb12d3ea16b6649c4266424262d9f540">05739</a>   RwReg TWI_TNPR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x118) Transmit Next Pointer Register */</span>
<a name="l05740"></a><a class="code" href="struct_twi.html#a00b333e7b0a315756834282d71eba055">05740</a>   RwReg TWI_TNCR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x11C) Transmit Next Counter Register */</span>
<a name="l05741"></a><a class="code" href="struct_twi.html#ac154a4847482955526cf8ea1d78c6ae4">05741</a>   WoReg TWI_PTCR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x120) Transfer Control Register */</span>
<a name="l05742"></a><a class="code" href="struct_twi.html#af824b5eb4fc8ea75ef13283de7e8d9fe">05742</a>   RoReg TWI_PTSR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x124) Transfer Status Register */</span>
<a name="l05743"></a>05743 } <a class="code" href="struct_twi.html" title="Twi hardware registers.">Twi</a>;
<a name="l05744"></a>05744 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l05745"></a>05745 <span class="comment">/* -------- TWI_CR : (TWI Offset: 0x00) Control Register -------- */</span>
<a name="l05746"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga328d3bc5d5f0e7932b7c032cbfd0e5d7">05746</a> <span class="preprocessor">#define TWI_CR_START (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWI_CR) Send a START Condition */</span>
<a name="l05747"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga7813f2f3303fcc31ea40f2f740e7619c">05747</a> <span class="preprocessor">#define TWI_CR_STOP (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWI_CR) Send a STOP Condition */</span>
<a name="l05748"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gafcd9b4ac6f2a1a947bfef8ee6ed23ec1">05748</a> <span class="preprocessor">#define TWI_CR_MSEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWI_CR) TWI Master Mode Enabled */</span>
<a name="l05749"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga4d1edde727ae2f2fb8af47bb1fa79f29">05749</a> <span class="preprocessor">#define TWI_CR_MSDIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TWI_CR) TWI Master Mode Disabled */</span>
<a name="l05750"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga5e1d0134643e33cbf772c1ea49506844">05750</a> <span class="preprocessor">#define TWI_CR_SVEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWI_CR) TWI Slave Mode Enabled */</span>
<a name="l05751"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gae016ecef7f10bdcac8de258529b7c0e2">05751</a> <span class="preprocessor">#define TWI_CR_SVDIS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWI_CR) TWI Slave Mode Disabled */</span>
<a name="l05752"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gaa1085b452d089e822261beef0a9a7401">05752</a> <span class="preprocessor">#define TWI_CR_QUICK (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWI_CR) SMBUS Quick Command */</span>
<a name="l05753"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga3d30ed9d14e20f72a7c6d48b30a955d7">05753</a> <span class="preprocessor">#define TWI_CR_SWRST (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TWI_CR) Software Reset */</span>
<a name="l05754"></a>05754 <span class="comment">/* -------- TWI_MMR : (TWI Offset: 0x04) Master Mode Register -------- */</span>
<a name="l05755"></a>05755 <span class="preprocessor">#define TWI_MMR_IADRSZ_Pos 8</span>
<a name="l05756"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga6c919fb57f076c83b045d50bab01bd70">05756</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_MMR_IADRSZ_Msk (0x3u &lt;&lt; TWI_MMR_IADRSZ_Pos) </span><span class="comment">/**&lt; \brief (TWI_MMR) Internal Device Address Size */</span>
<a name="l05757"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga6c0250ea7d21a43e241f069064b26956">05757</a> <span class="preprocessor">#define   TWI_MMR_IADRSZ_NONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_MMR) No internal device address */</span>
<a name="l05758"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga6cd79dde0b74cc7032dfc5b70c5f1752">05758</a> <span class="preprocessor">#define   TWI_MMR_IADRSZ_1_BYTE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_MMR) One-byte internal device address */</span>
<a name="l05759"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga77948985298db0560a8e5da8ae253bce">05759</a> <span class="preprocessor">#define   TWI_MMR_IADRSZ_2_BYTE (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_MMR) Two-byte internal device address */</span>
<a name="l05760"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gaae7da5793118e71b189e0c4b5ddc2b64">05760</a> <span class="preprocessor">#define   TWI_MMR_IADRSZ_3_BYTE (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_MMR) Three-byte internal device address */</span>
<a name="l05761"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga152f8f340bea789e835e659e1bc8c40c">05761</a> <span class="preprocessor">#define TWI_MMR_MREAD (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (TWI_MMR) Master Read Direction */</span>
<a name="l05762"></a>05762 <span class="preprocessor">#define TWI_MMR_DADR_Pos 16</span>
<a name="l05763"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga88f13eb71ef9f54331a541243f165107">05763</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_MMR_DADR_Msk (0x7fu &lt;&lt; TWI_MMR_DADR_Pos) </span><span class="comment">/**&lt; \brief (TWI_MMR) Device Address */</span>
<a name="l05764"></a>05764 <span class="preprocessor">#define TWI_MMR_DADR(value) ((TWI_MMR_DADR_Msk &amp; ((value) &lt;&lt; TWI_MMR_DADR_Pos)))</span>
<a name="l05765"></a>05765 <span class="preprocessor"></span><span class="comment">/* -------- TWI_SMR : (TWI Offset: 0x08) Slave Mode Register -------- */</span>
<a name="l05766"></a>05766 <span class="preprocessor">#define TWI_SMR_SADR_Pos 16</span>
<a name="l05767"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gaa4dc3b219e287d8c3599a0cc84ac436a">05767</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SMR_SADR_Msk (0x7fu &lt;&lt; TWI_SMR_SADR_Pos) </span><span class="comment">/**&lt; \brief (TWI_SMR) Slave Address */</span>
<a name="l05768"></a>05768 <span class="preprocessor">#define TWI_SMR_SADR(value) ((TWI_SMR_SADR_Msk &amp; ((value) &lt;&lt; TWI_SMR_SADR_Pos)))</span>
<a name="l05769"></a>05769 <span class="preprocessor"></span><span class="comment">/* -------- TWI_IADR : (TWI Offset: 0x0C) Internal Address Register -------- */</span>
<a name="l05770"></a>05770 <span class="preprocessor">#define TWI_IADR_IADR_Pos 0</span>
<a name="l05771"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga789e6603396f527deb766cde44fdccda">05771</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IADR_IADR_Msk (0xffffffu &lt;&lt; TWI_IADR_IADR_Pos) </span><span class="comment">/**&lt; \brief (TWI_IADR) Internal Address */</span>
<a name="l05772"></a>05772 <span class="preprocessor">#define TWI_IADR_IADR(value) ((TWI_IADR_IADR_Msk &amp; ((value) &lt;&lt; TWI_IADR_IADR_Pos)))</span>
<a name="l05773"></a>05773 <span class="preprocessor"></span><span class="comment">/* -------- TWI_CWGR : (TWI Offset: 0x10) Clock Waveform Generator Register -------- */</span>
<a name="l05774"></a>05774 <span class="preprocessor">#define TWI_CWGR_CLDIV_Pos 0</span>
<a name="l05775"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga3b9ec780afa7fda9fa4034c5a5a37eed">05775</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CLDIV_Msk (0xffu &lt;&lt; TWI_CWGR_CLDIV_Pos) </span><span class="comment">/**&lt; \brief (TWI_CWGR) Clock Low Divider */</span>
<a name="l05776"></a>05776 <span class="preprocessor">#define TWI_CWGR_CLDIV(value) ((TWI_CWGR_CLDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CLDIV_Pos)))</span>
<a name="l05777"></a>05777 <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CHDIV_Pos 8</span>
<a name="l05778"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gad635b7873689729ee3664db3ac3ed6cc">05778</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CHDIV_Msk (0xffu &lt;&lt; TWI_CWGR_CHDIV_Pos) </span><span class="comment">/**&lt; \brief (TWI_CWGR) Clock High Divider */</span>
<a name="l05779"></a>05779 <span class="preprocessor">#define TWI_CWGR_CHDIV(value) ((TWI_CWGR_CHDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CHDIV_Pos)))</span>
<a name="l05780"></a>05780 <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CKDIV_Pos 16</span>
<a name="l05781"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga4788bc8f57fd4de8720e5995622ea6f2">05781</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CKDIV_Msk (0x7u &lt;&lt; TWI_CWGR_CKDIV_Pos) </span><span class="comment">/**&lt; \brief (TWI_CWGR) Clock Divider */</span>
<a name="l05782"></a>05782 <span class="preprocessor">#define TWI_CWGR_CKDIV(value) ((TWI_CWGR_CKDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CKDIV_Pos)))</span>
<a name="l05783"></a>05783 <span class="preprocessor"></span><span class="comment">/* -------- TWI_SR : (TWI Offset: 0x20) Status Register -------- */</span>
<a name="l05784"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga22a19ea7376d60d8e2623b4615446d46">05784</a> <span class="preprocessor">#define TWI_SR_TXCOMP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWI_SR) Transmission Completed (automatically set / reset) */</span>
<a name="l05785"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga24bcf32b00d0cf9a5b599bbb09f30d41">05785</a> <span class="preprocessor">#define TWI_SR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWI_SR) Receive Holding Register Ready (automatically set / reset) */</span>
<a name="l05786"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga4d5780bb4ff0377fe6d248a48059ec1a">05786</a> <span class="preprocessor">#define TWI_SR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWI_SR) Transmit Holding Register Ready (automatically set / reset) */</span>
<a name="l05787"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga900dd1401405038764f92239a17555ed">05787</a> <span class="preprocessor">#define TWI_SR_SVREAD (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TWI_SR) Slave Read (automatically set / reset) */</span>
<a name="l05788"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gab17b163d91a251db9eaad6f382a400bb">05788</a> <span class="preprocessor">#define TWI_SR_SVACC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWI_SR) Slave Access (automatically set / reset) */</span>
<a name="l05789"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga40ea0eb279f1eeb0dc9ee66ea31969a6">05789</a> <span class="preprocessor">#define TWI_SR_GACC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWI_SR) General Call Access (clear on read) */</span>
<a name="l05790"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gae99ccfffb2b606f829047c03928d680d">05790</a> <span class="preprocessor">#define TWI_SR_OVRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWI_SR) Overrun Error (clear on read) */</span>
<a name="l05791"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga52a8fd87b6a50a887672358c1abd5e29">05791</a> <span class="preprocessor">#define TWI_SR_NACK (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_SR) Not Acknowledged (clear on read) */</span>
<a name="l05792"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gad1f7da921bc96eba15f148fe0112742b">05792</a> <span class="preprocessor">#define TWI_SR_ARBLST (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWI_SR) Arbitration Lost (clear on read) */</span>
<a name="l05793"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga6643e03253b90419c10d561ea86b057b">05793</a> <span class="preprocessor">#define TWI_SR_SCLWS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TWI_SR) Clock Wait State (automatically set / reset) */</span>
<a name="l05794"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga6c992458ee07ab39ec7a1e70f5735d30">05794</a> <span class="preprocessor">#define TWI_SR_EOSACC (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TWI_SR) End Of Slave Access (clear on read) */</span>
<a name="l05795"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga526be7eeb1482fe956aef44e3b557bec">05795</a> <span class="preprocessor">#define TWI_SR_ENDRX (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (TWI_SR) End of RX buffer */</span>
<a name="l05796"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga05e5d9ce45a1ca77e012ce77da9b77c3">05796</a> <span class="preprocessor">#define TWI_SR_ENDTX (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TWI_SR) End of TX buffer */</span>
<a name="l05797"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gada39a180222b4f215549c9d8915fcfa7">05797</a> <span class="preprocessor">#define TWI_SR_RXBUFF (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (TWI_SR) RX Buffer Full */</span>
<a name="l05798"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gadc86a40605a425d6febdb7e8b880e098">05798</a> <span class="preprocessor">#define TWI_SR_TXBUFE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (TWI_SR) TX Buffer Empty */</span>
<a name="l05799"></a>05799 <span class="comment">/* -------- TWI_IER : (TWI Offset: 0x24) Interrupt Enable Register -------- */</span>
<a name="l05800"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gabe91bd63eabf3d0442e69b6e278f71cf">05800</a> <span class="preprocessor">#define TWI_IER_TXCOMP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWI_IER) Transmission Completed Interrupt Enable */</span>
<a name="l05801"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga4ff57ed06330643201152f6e004a8f7b">05801</a> <span class="preprocessor">#define TWI_IER_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWI_IER) Receive Holding Register Ready Interrupt Enable */</span>
<a name="l05802"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gac2d04ec4cb7382f83bfed81885e3561c">05802</a> <span class="preprocessor">#define TWI_IER_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWI_IER) Transmit Holding Register Ready Interrupt Enable */</span>
<a name="l05803"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gad2b4f2bb27d0fbce74de17018968b905">05803</a> <span class="preprocessor">#define TWI_IER_SVACC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWI_IER) Slave Access Interrupt Enable */</span>
<a name="l05804"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga1a9167b52a89c9b7799e76bbbf6e9bba">05804</a> <span class="preprocessor">#define TWI_IER_GACC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWI_IER) General Call Access Interrupt Enable */</span>
<a name="l05805"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga84481db6f9940ae8e19212b3e99d28da">05805</a> <span class="preprocessor">#define TWI_IER_OVRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWI_IER) Overrun Error Interrupt Enable */</span>
<a name="l05806"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gafa50ff0480e16b88a9777045297008b3">05806</a> <span class="preprocessor">#define TWI_IER_NACK (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_IER) Not Acknowledge Interrupt Enable */</span>
<a name="l05807"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gab5474b90b502445492351944210a3775">05807</a> <span class="preprocessor">#define TWI_IER_ARBLST (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWI_IER) Arbitration Lost Interrupt Enable */</span>
<a name="l05808"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga38c6e3b71accb584497615f144ed93f1">05808</a> <span class="preprocessor">#define TWI_IER_SCL_WS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TWI_IER) Clock Wait State Interrupt Enable */</span>
<a name="l05809"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga927f7d303ac1be5383f7d9e391e8ab82">05809</a> <span class="preprocessor">#define TWI_IER_EOSACC (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TWI_IER) End Of Slave Access Interrupt Enable */</span>
<a name="l05810"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gaeaab58c0088ea8e9d34b625564adb303">05810</a> <span class="preprocessor">#define TWI_IER_ENDRX (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (TWI_IER) End of Receive Buffer Interrupt Enable */</span>
<a name="l05811"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gac34d8262171be93c480698e2bd27e3a8">05811</a> <span class="preprocessor">#define TWI_IER_ENDTX (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TWI_IER) End of Transmit Buffer Interrupt Enable */</span>
<a name="l05812"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga1bc1e9397f04b171bb1439af74126273">05812</a> <span class="preprocessor">#define TWI_IER_RXBUFF (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (TWI_IER) Receive Buffer Full Interrupt Enable */</span>
<a name="l05813"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga52e0678293eff665c97cbd18a0a7b02b">05813</a> <span class="preprocessor">#define TWI_IER_TXBUFE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (TWI_IER) Transmit Buffer Empty Interrupt Enable */</span>
<a name="l05814"></a>05814 <span class="comment">/* -------- TWI_IDR : (TWI Offset: 0x28) Interrupt Disable Register -------- */</span>
<a name="l05815"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga79586ee38590062cba4857f00f1ad216">05815</a> <span class="preprocessor">#define TWI_IDR_TXCOMP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWI_IDR) Transmission Completed Interrupt Disable */</span>
<a name="l05816"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga33fdfa247ae24f54da97d51279e293d3">05816</a> <span class="preprocessor">#define TWI_IDR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWI_IDR) Receive Holding Register Ready Interrupt Disable */</span>
<a name="l05817"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga4ebf50bae652d149c7b0b544fa73c355">05817</a> <span class="preprocessor">#define TWI_IDR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWI_IDR) Transmit Holding Register Ready Interrupt Disable */</span>
<a name="l05818"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga80ac7874c6815e8356543300efe5c0a5">05818</a> <span class="preprocessor">#define TWI_IDR_SVACC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWI_IDR) Slave Access Interrupt Disable */</span>
<a name="l05819"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gaadce83eba76e1561be28d132aefb99dd">05819</a> <span class="preprocessor">#define TWI_IDR_GACC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWI_IDR) General Call Access Interrupt Disable */</span>
<a name="l05820"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gac6da1ba52ba0e4a19122ef6fcb6b98f6">05820</a> <span class="preprocessor">#define TWI_IDR_OVRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWI_IDR) Overrun Error Interrupt Disable */</span>
<a name="l05821"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gada8fbe2c14f56d7c2853dfa87872bbf3">05821</a> <span class="preprocessor">#define TWI_IDR_NACK (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_IDR) Not Acknowledge Interrupt Disable */</span>
<a name="l05822"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga1628dd81b7f7a5dcc902df6a92805d40">05822</a> <span class="preprocessor">#define TWI_IDR_ARBLST (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWI_IDR) Arbitration Lost Interrupt Disable */</span>
<a name="l05823"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga79792170e450f5e30207153e0b8636aa">05823</a> <span class="preprocessor">#define TWI_IDR_SCL_WS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TWI_IDR) Clock Wait State Interrupt Disable */</span>
<a name="l05824"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga216e1727564bec1dcb9cf1f822b7a424">05824</a> <span class="preprocessor">#define TWI_IDR_EOSACC (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TWI_IDR) End Of Slave Access Interrupt Disable */</span>
<a name="l05825"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga09e575ae33dbbd14c2234e1503389f9b">05825</a> <span class="preprocessor">#define TWI_IDR_ENDRX (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (TWI_IDR) End of Receive Buffer Interrupt Disable */</span>
<a name="l05826"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gaf19437980c74c64f2a548f9be738263d">05826</a> <span class="preprocessor">#define TWI_IDR_ENDTX (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TWI_IDR) End of Transmit Buffer Interrupt Disable */</span>
<a name="l05827"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gab5e45024419ede0627780803764528c7">05827</a> <span class="preprocessor">#define TWI_IDR_RXBUFF (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (TWI_IDR) Receive Buffer Full Interrupt Disable */</span>
<a name="l05828"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gab259a600a0b39ba94a76489f224eefdd">05828</a> <span class="preprocessor">#define TWI_IDR_TXBUFE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (TWI_IDR) Transmit Buffer Empty Interrupt Disable */</span>
<a name="l05829"></a>05829 <span class="comment">/* -------- TWI_IMR : (TWI Offset: 0x2C) Interrupt Mask Register -------- */</span>
<a name="l05830"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga638e11531b0f15082fc105d3fbd84e1f">05830</a> <span class="preprocessor">#define TWI_IMR_TXCOMP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWI_IMR) Transmission Completed Interrupt Mask */</span>
<a name="l05831"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gaace20cc7ecf71d1bc98542cd10a79182">05831</a> <span class="preprocessor">#define TWI_IMR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWI_IMR) Receive Holding Register Ready Interrupt Mask */</span>
<a name="l05832"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga05ec56e70f339d9f36c34ff49396706a">05832</a> <span class="preprocessor">#define TWI_IMR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWI_IMR) Transmit Holding Register Ready Interrupt Mask */</span>
<a name="l05833"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga3e420e622256d29006015a54fc39930d">05833</a> <span class="preprocessor">#define TWI_IMR_SVACC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWI_IMR) Slave Access Interrupt Mask */</span>
<a name="l05834"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga57cff31c9bf6f8803351e75449737f83">05834</a> <span class="preprocessor">#define TWI_IMR_GACC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWI_IMR) General Call Access Interrupt Mask */</span>
<a name="l05835"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga90c16d0fd8417245251cbeb133d9a7f3">05835</a> <span class="preprocessor">#define TWI_IMR_OVRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWI_IMR) Overrun Error Interrupt Mask */</span>
<a name="l05836"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga6feab98a39516f4faeba24399ef23a33">05836</a> <span class="preprocessor">#define TWI_IMR_NACK (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_IMR) Not Acknowledge Interrupt Mask */</span>
<a name="l05837"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga470590d5320c6d9eb130af3f39a91507">05837</a> <span class="preprocessor">#define TWI_IMR_ARBLST (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWI_IMR) Arbitration Lost Interrupt Mask */</span>
<a name="l05838"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga44d90c37d610d9eccf7593c5ac5acad4">05838</a> <span class="preprocessor">#define TWI_IMR_SCL_WS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TWI_IMR) Clock Wait State Interrupt Mask */</span>
<a name="l05839"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gae411ee03985c4ce1bbd0fb33e28d8fc8">05839</a> <span class="preprocessor">#define TWI_IMR_EOSACC (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TWI_IMR) End Of Slave Access Interrupt Mask */</span>
<a name="l05840"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga6255aa5657e8795199da768066c53d4e">05840</a> <span class="preprocessor">#define TWI_IMR_ENDRX (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (TWI_IMR) End of Receive Buffer Interrupt Mask */</span>
<a name="l05841"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gaabfe80df679dcbb44930d56e13161d38">05841</a> <span class="preprocessor">#define TWI_IMR_ENDTX (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TWI_IMR) End of Transmit Buffer Interrupt Mask */</span>
<a name="l05842"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga572346ae56384908ac23ac6c5468e65d">05842</a> <span class="preprocessor">#define TWI_IMR_RXBUFF (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (TWI_IMR) Receive Buffer Full Interrupt Mask */</span>
<a name="l05843"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gacd93e373be24176c9ce4a1bbe5871ed6">05843</a> <span class="preprocessor">#define TWI_IMR_TXBUFE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (TWI_IMR) Transmit Buffer Empty Interrupt Mask */</span>
<a name="l05844"></a>05844 <span class="comment">/* -------- TWI_RHR : (TWI Offset: 0x30) Receive Holding Register -------- */</span>
<a name="l05845"></a>05845 <span class="preprocessor">#define TWI_RHR_RXDATA_Pos 0</span>
<a name="l05846"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga65f25d9a497aa138600ee37bc9ca42be">05846</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RHR_RXDATA_Msk (0xffu &lt;&lt; TWI_RHR_RXDATA_Pos) </span><span class="comment">/**&lt; \brief (TWI_RHR) Master or Slave Receive Holding Data */</span>
<a name="l05847"></a>05847 <span class="comment">/* -------- TWI_THR : (TWI Offset: 0x34) Transmit Holding Register -------- */</span>
<a name="l05848"></a>05848 <span class="preprocessor">#define TWI_THR_TXDATA_Pos 0</span>
<a name="l05849"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga9de59c0aeb870d3d6cfe7e5ceea46289">05849</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_THR_TXDATA_Msk (0xffu &lt;&lt; TWI_THR_TXDATA_Pos) </span><span class="comment">/**&lt; \brief (TWI_THR) Master or Slave Transmit Holding Data */</span>
<a name="l05850"></a>05850 <span class="preprocessor">#define TWI_THR_TXDATA(value) ((TWI_THR_TXDATA_Msk &amp; ((value) &lt;&lt; TWI_THR_TXDATA_Pos)))</span>
<a name="l05851"></a>05851 <span class="preprocessor"></span><span class="comment">/* -------- TWI_RPR : (TWI Offset: 0x100) Receive Pointer Register -------- */</span>
<a name="l05852"></a>05852 <span class="preprocessor">#define TWI_RPR_RXPTR_Pos 0</span>
<a name="l05853"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga4a634ce228b5ca2a8f96fce82a8a3c78">05853</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; TWI_RPR_RXPTR_Pos) </span><span class="comment">/**&lt; \brief (TWI_RPR) Receive Pointer Register */</span>
<a name="l05854"></a>05854 <span class="preprocessor">#define TWI_RPR_RXPTR(value) ((TWI_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; TWI_RPR_RXPTR_Pos)))</span>
<a name="l05855"></a>05855 <span class="preprocessor"></span><span class="comment">/* -------- TWI_RCR : (TWI Offset: 0x104) Receive Counter Register -------- */</span>
<a name="l05856"></a>05856 <span class="preprocessor">#define TWI_RCR_RXCTR_Pos 0</span>
<a name="l05857"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga17f1ab7031d07b9c96ad090b03be4b62">05857</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RCR_RXCTR_Msk (0xffffu &lt;&lt; TWI_RCR_RXCTR_Pos) </span><span class="comment">/**&lt; \brief (TWI_RCR) Receive Counter Register */</span>
<a name="l05858"></a>05858 <span class="preprocessor">#define TWI_RCR_RXCTR(value) ((TWI_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; TWI_RCR_RXCTR_Pos)))</span>
<a name="l05859"></a>05859 <span class="preprocessor"></span><span class="comment">/* -------- TWI_TPR : (TWI Offset: 0x108) Transmit Pointer Register -------- */</span>
<a name="l05860"></a>05860 <span class="preprocessor">#define TWI_TPR_TXPTR_Pos 0</span>
<a name="l05861"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga594c0835208faabd92bfeeae202d90a3">05861</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; TWI_TPR_TXPTR_Pos) </span><span class="comment">/**&lt; \brief (TWI_TPR) Transmit Counter Register */</span>
<a name="l05862"></a>05862 <span class="preprocessor">#define TWI_TPR_TXPTR(value) ((TWI_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; TWI_TPR_TXPTR_Pos)))</span>
<a name="l05863"></a>05863 <span class="preprocessor"></span><span class="comment">/* -------- TWI_TCR : (TWI Offset: 0x10C) Transmit Counter Register -------- */</span>
<a name="l05864"></a>05864 <span class="preprocessor">#define TWI_TCR_TXCTR_Pos 0</span>
<a name="l05865"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga7b37bc7acd2e32d6faa1005551cc51bc">05865</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TCR_TXCTR_Msk (0xffffu &lt;&lt; TWI_TCR_TXCTR_Pos) </span><span class="comment">/**&lt; \brief (TWI_TCR) Transmit Counter Register */</span>
<a name="l05866"></a>05866 <span class="preprocessor">#define TWI_TCR_TXCTR(value) ((TWI_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; TWI_TCR_TXCTR_Pos)))</span>
<a name="l05867"></a>05867 <span class="preprocessor"></span><span class="comment">/* -------- TWI_RNPR : (TWI Offset: 0x110) Receive Next Pointer Register -------- */</span>
<a name="l05868"></a>05868 <span class="preprocessor">#define TWI_RNPR_RXNPTR_Pos 0</span>
<a name="l05869"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gab24c0a1f007ade924f25d72791444264">05869</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; TWI_RNPR_RXNPTR_Pos) </span><span class="comment">/**&lt; \brief (TWI_RNPR) Receive Next Pointer */</span>
<a name="l05870"></a>05870 <span class="preprocessor">#define TWI_RNPR_RXNPTR(value) ((TWI_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; TWI_RNPR_RXNPTR_Pos)))</span>
<a name="l05871"></a>05871 <span class="preprocessor"></span><span class="comment">/* -------- TWI_RNCR : (TWI Offset: 0x114) Receive Next Counter Register -------- */</span>
<a name="l05872"></a>05872 <span class="preprocessor">#define TWI_RNCR_RXNCTR_Pos 0</span>
<a name="l05873"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga584fa4f455d3945f91339b174030a551">05873</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; TWI_RNCR_RXNCTR_Pos) </span><span class="comment">/**&lt; \brief (TWI_RNCR) Receive Next Counter */</span>
<a name="l05874"></a>05874 <span class="preprocessor">#define TWI_RNCR_RXNCTR(value) ((TWI_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; TWI_RNCR_RXNCTR_Pos)))</span>
<a name="l05875"></a>05875 <span class="preprocessor"></span><span class="comment">/* -------- TWI_TNPR : (TWI Offset: 0x118) Transmit Next Pointer Register -------- */</span>
<a name="l05876"></a>05876 <span class="preprocessor">#define TWI_TNPR_TXNPTR_Pos 0</span>
<a name="l05877"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga073a478ce113977f19cfad44a0e9daaf">05877</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; TWI_TNPR_TXNPTR_Pos) </span><span class="comment">/**&lt; \brief (TWI_TNPR) Transmit Next Pointer */</span>
<a name="l05878"></a>05878 <span class="preprocessor">#define TWI_TNPR_TXNPTR(value) ((TWI_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; TWI_TNPR_TXNPTR_Pos)))</span>
<a name="l05879"></a>05879 <span class="preprocessor"></span><span class="comment">/* -------- TWI_TNCR : (TWI Offset: 0x11C) Transmit Next Counter Register -------- */</span>
<a name="l05880"></a>05880 <span class="preprocessor">#define TWI_TNCR_TXNCTR_Pos 0</span>
<a name="l05881"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga7d3fbc8d0c7fbeb73717fd91b225bfc8">05881</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; TWI_TNCR_TXNCTR_Pos) </span><span class="comment">/**&lt; \brief (TWI_TNCR) Transmit Counter Next */</span>
<a name="l05882"></a>05882 <span class="preprocessor">#define TWI_TNCR_TXNCTR(value) ((TWI_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; TWI_TNCR_TXNCTR_Pos)))</span>
<a name="l05883"></a>05883 <span class="preprocessor"></span><span class="comment">/* -------- TWI_PTCR : (TWI Offset: 0x120) Transfer Control Register -------- */</span>
<a name="l05884"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga557b0ebdfceee76135cc67cdc284bf20">05884</a> <span class="preprocessor">#define TWI_PTCR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWI_PTCR) Receiver Transfer Enable */</span>
<a name="l05885"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga8da797c7bae6c45d007c5e0c7c62474b">05885</a> <span class="preprocessor">#define TWI_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWI_PTCR) Receiver Transfer Disable */</span>
<a name="l05886"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga2cb9ad4e52b1e62d2bb89cfbc69333a7">05886</a> <span class="preprocessor">#define TWI_PTCR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_PTCR) Transmitter Transfer Enable */</span>
<a name="l05887"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#ga1f18ac8da479b72f796fa84ce6a35b58">05887</a> <span class="preprocessor">#define TWI_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWI_PTCR) Transmitter Transfer Disable */</span>
<a name="l05888"></a>05888 <span class="comment">/* -------- TWI_PTSR : (TWI Offset: 0x124) Transfer Status Register -------- */</span>
<a name="l05889"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gadb29419def41292adc89a092f6bad11c">05889</a> <span class="preprocessor">#define TWI_PTSR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWI_PTSR) Receiver Transfer Enable */</span>
<a name="l05890"></a><a class="code" href="group___s_a_m3_s___t_w_i.html#gac67dd5b1c94b7c822c8a8744a51c4321">05890</a> <span class="preprocessor">#define TWI_PTSR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_PTSR) Transmitter Transfer Enable */</span>
<a name="l05891"></a>05891 <span class="comment"></span>
<a name="l05892"></a>05892 <span class="comment">/*@}*/</span>
<a name="l05893"></a>05893 
<a name="l05894"></a>05894 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05895"></a>05895 <span class="comment">/**  SOFTWARE API DEFINITION FOR Universal Asynchronous Receiver Transmitter */</span>
<a name="l05896"></a>05896 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05897"></a>05897 <span class="comment">/** \addtogroup SAM3S_UART Universal Asynchronous Receiver Transmitter */</span><span class="comment"></span>
<a name="l05898"></a>05898 <span class="comment">/*@{*/</span>
<a name="l05899"></a>05899 
<a name="l05900"></a>05900 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l05901"></a>05901 <span class="preprocessor"></span><span class="comment">/** \brief Uart hardware registers */</span>
<a name="l05902"></a><a class="code" href="struct_uart.html">05902</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05903"></a><a class="code" href="struct_uart.html#ad59c1e13d82be2c5fed43cf02256b808">05903</a>   WoReg UART_CR;       <span class="comment">/**&lt; \brief (Uart Offset: 0x0000) Control Register */</span>
<a name="l05904"></a><a class="code" href="struct_uart.html#a953f482107f8e513473f571f8e1554e0">05904</a>   RwReg UART_MR;       <span class="comment">/**&lt; \brief (Uart Offset: 0x0004) Mode Register */</span>
<a name="l05905"></a><a class="code" href="struct_uart.html#a110b53fb1fc1f95e9a1747c4e288bab2">05905</a>   WoReg UART_IER;      <span class="comment">/**&lt; \brief (Uart Offset: 0x0008) Interrupt Enable Register */</span>
<a name="l05906"></a><a class="code" href="struct_uart.html#aebecfdd83273f9795222b12747270a82">05906</a>   WoReg UART_IDR;      <span class="comment">/**&lt; \brief (Uart Offset: 0x000C) Interrupt Disable Register */</span>
<a name="l05907"></a><a class="code" href="struct_uart.html#ab6e56a4c853c49f0efec2658c411f129">05907</a>   RoReg UART_IMR;      <span class="comment">/**&lt; \brief (Uart Offset: 0x0010) Interrupt Mask Register */</span>
<a name="l05908"></a><a class="code" href="struct_uart.html#ab095298c1eb9a173b845c4be8b539b38">05908</a>   RoReg UART_SR;       <span class="comment">/**&lt; \brief (Uart Offset: 0x0014) Status Register */</span>
<a name="l05909"></a><a class="code" href="struct_uart.html#a90b6f17ef1d3e9c80373c563a9ff317d">05909</a>   RoReg UART_RHR;      <span class="comment">/**&lt; \brief (Uart Offset: 0x0018) Receive Holding Register */</span>
<a name="l05910"></a><a class="code" href="struct_uart.html#ac057ab87a97718a8744ad5dc639baa75">05910</a>   WoReg UART_THR;      <span class="comment">/**&lt; \brief (Uart Offset: 0x001C) Transmit Holding Register */</span>
<a name="l05911"></a><a class="code" href="struct_uart.html#a12e04abd90cb7eaaecb3450253fcc4f0">05911</a>   RwReg UART_BRGR;     <span class="comment">/**&lt; \brief (Uart Offset: 0x0020) Baud Rate Generator Register */</span>
<a name="l05912"></a>05912   RwReg Reserved1[55];
<a name="l05913"></a><a class="code" href="struct_uart.html#a1fcf99d4da21260203a7a95a61fb5206">05913</a>   RwReg UART_RPR;      <span class="comment">/**&lt; \brief (Uart Offset: 0x100) Receive Pointer Register */</span>
<a name="l05914"></a><a class="code" href="struct_uart.html#a090138a4808e55bb11ae10cde0f93e26">05914</a>   RwReg UART_RCR;      <span class="comment">/**&lt; \brief (Uart Offset: 0x104) Receive Counter Register */</span>
<a name="l05915"></a><a class="code" href="struct_uart.html#a893de6ce840b5d8ea214359f92c1b381">05915</a>   RwReg UART_TPR;      <span class="comment">/**&lt; \brief (Uart Offset: 0x108) Transmit Pointer Register */</span>
<a name="l05916"></a><a class="code" href="struct_uart.html#a982146c13cf7bb6b436a2b09df2c8885">05916</a>   RwReg UART_TCR;      <span class="comment">/**&lt; \brief (Uart Offset: 0x10C) Transmit Counter Register */</span>
<a name="l05917"></a><a class="code" href="struct_uart.html#adc94008ff675dbb10c58afc5dbe1983a">05917</a>   RwReg UART_RNPR;     <span class="comment">/**&lt; \brief (Uart Offset: 0x110) Receive Next Pointer Register */</span>
<a name="l05918"></a><a class="code" href="struct_uart.html#a9b6ab351a60c998fe561c3b5180b8a40">05918</a>   RwReg UART_RNCR;     <span class="comment">/**&lt; \brief (Uart Offset: 0x114) Receive Next Counter Register */</span>
<a name="l05919"></a><a class="code" href="struct_uart.html#a3bca2a388bb90cf90b241b022e52ea29">05919</a>   RwReg UART_TNPR;     <span class="comment">/**&lt; \brief (Uart Offset: 0x118) Transmit Next Pointer Register */</span>
<a name="l05920"></a><a class="code" href="struct_uart.html#a0edf7287f105a835dac5efb23517ad1a">05920</a>   RwReg UART_TNCR;     <span class="comment">/**&lt; \brief (Uart Offset: 0x11C) Transmit Next Counter Register */</span>
<a name="l05921"></a><a class="code" href="struct_uart.html#a78e170b5595a1b2cd99cf46d6b7cf190">05921</a>   WoReg UART_PTCR;     <span class="comment">/**&lt; \brief (Uart Offset: 0x120) Transfer Control Register */</span>
<a name="l05922"></a><a class="code" href="struct_uart.html#a6f730b3cb876f09df6c58d72ce909a26">05922</a>   RoReg UART_PTSR;     <span class="comment">/**&lt; \brief (Uart Offset: 0x124) Transfer Status Register */</span>
<a name="l05923"></a>05923 } <a class="code" href="struct_uart.html" title="Uart hardware registers.">Uart</a>;
<a name="l05924"></a>05924 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l05925"></a>05925 <span class="comment">/* -------- UART_CR : (UART Offset: 0x0000) Control Register -------- */</span>
<a name="l05926"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gab2193c2bb327b5df1c99da7956a07031">05926</a> <span class="preprocessor">#define UART_CR_RSTRX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UART_CR) Reset Receiver */</span>
<a name="l05927"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gadb048d2ffec0172e0845678f564a1b4a">05927</a> <span class="preprocessor">#define UART_CR_RSTTX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UART_CR) Reset Transmitter */</span>
<a name="l05928"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga5c00b17618413c54bda1d45350afb693">05928</a> <span class="preprocessor">#define UART_CR_RXEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UART_CR) Receiver Enable */</span>
<a name="l05929"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga8fc6e9b08440c7c0c79312f16b66b5a8">05929</a> <span class="preprocessor">#define UART_CR_RXDIS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UART_CR) Receiver Disable */</span>
<a name="l05930"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga8a305762b980c740221e6ead8d8aee87">05930</a> <span class="preprocessor">#define UART_CR_TXEN (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UART_CR) Transmitter Enable */</span>
<a name="l05931"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gab822b68f656ad659006963366cd63ce1">05931</a> <span class="preprocessor">#define UART_CR_TXDIS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UART_CR) Transmitter Disable */</span>
<a name="l05932"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gac3208ecbd03dcec5be5637b0b4e117ab">05932</a> <span class="preprocessor">#define UART_CR_RSTSTA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UART_CR) Reset Status Bits */</span>
<a name="l05933"></a>05933 <span class="comment">/* -------- UART_MR : (UART Offset: 0x0004) Mode Register -------- */</span>
<a name="l05934"></a>05934 <span class="preprocessor">#define UART_MR_PAR_Pos 9</span>
<a name="l05935"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga6472604aeb31778a318a83233c4d8608">05935</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_MR_PAR_Msk (0x7u &lt;&lt; UART_MR_PAR_Pos) </span><span class="comment">/**&lt; \brief (UART_MR) Parity Type */</span>
<a name="l05936"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga58e1dbcc23c373c5f04c6ab379358667">05936</a> <span class="preprocessor">#define   UART_MR_PAR_EVEN (0x0u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_MR) Even parity */</span>
<a name="l05937"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga8c07ddf3d0b3b5ff6a5da3deb16305c1">05937</a> <span class="preprocessor">#define   UART_MR_PAR_ODD (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_MR) Odd parity */</span>
<a name="l05938"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga317b78316846e62f55091f9efd658ba7">05938</a> <span class="preprocessor">#define   UART_MR_PAR_SPACE (0x2u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_MR) Space: parity forced to 0 */</span>
<a name="l05939"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gad544c514b6bd05c616ea9d470b96a72f">05939</a> <span class="preprocessor">#define   UART_MR_PAR_MARK (0x3u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_MR) Mark: parity forced to 1 */</span>
<a name="l05940"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gaf355d1f016ec0085bc24f4ad2b31bd30">05940</a> <span class="preprocessor">#define   UART_MR_PAR_NO (0x4u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_MR) No parity */</span>
<a name="l05941"></a>05941 <span class="preprocessor">#define UART_MR_CHMODE_Pos 14</span>
<a name="l05942"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gaae4c24ca9b88ad0fcc45c6525705d23c">05942</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_MR_CHMODE_Msk (0x3u &lt;&lt; UART_MR_CHMODE_Pos) </span><span class="comment">/**&lt; \brief (UART_MR) Channel Mode */</span>
<a name="l05943"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga2761793c6a7ac89444965deb9147b9c7">05943</a> <span class="preprocessor">#define   UART_MR_CHMODE_NORMAL (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UART_MR) Normal Mode */</span>
<a name="l05944"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga3e7e86c1dbd250fe7a0edd0a0bf712d1">05944</a> <span class="preprocessor">#define   UART_MR_CHMODE_AUTOMATIC (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UART_MR) Automatic Echo */</span>
<a name="l05945"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gaccdee7be5b1c4193e9b5db7a4470af3d">05945</a> <span class="preprocessor">#define   UART_MR_CHMODE_LOCAL_LOOPBACK (0x2u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UART_MR) Local Loopback */</span>
<a name="l05946"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga8418adfee235ea37e74a0d9222724c13">05946</a> <span class="preprocessor">#define   UART_MR_CHMODE_REMOTE_LOOPBACK (0x3u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UART_MR) Remote Loopback */</span>
<a name="l05947"></a>05947 <span class="comment">/* -------- UART_IER : (UART Offset: 0x0008) Interrupt Enable Register -------- */</span>
<a name="l05948"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gae91205d0a3bd44a7b29497c1035725f5">05948</a> <span class="preprocessor">#define UART_IER_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UART_IER) Enable RXRDY Interrupt */</span>
<a name="l05949"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga7442c681ca6f58db5bfa79fa74942bc1">05949</a> <span class="preprocessor">#define UART_IER_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UART_IER) Enable TXRDY Interrupt */</span>
<a name="l05950"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gad0035b86bd77cd0773d14164fb030828">05950</a> <span class="preprocessor">#define UART_IER_ENDRX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UART_IER) Enable End of Receive Transfer Interrupt */</span>
<a name="l05951"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga69cf2f4ded77a2f01f0d8fd60931477e">05951</a> <span class="preprocessor">#define UART_IER_ENDTX (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UART_IER) Enable End of Transmit Interrupt */</span>
<a name="l05952"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga173a502ba67a72b18825ac86c9d4ab2d">05952</a> <span class="preprocessor">#define UART_IER_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UART_IER) Enable Overrun Error Interrupt */</span>
<a name="l05953"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga7b48d18e45d9044a4b3f05a4cafa2f47">05953</a> <span class="preprocessor">#define UART_IER_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UART_IER) Enable Framing Error Interrupt */</span>
<a name="l05954"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gacc9ba611c50f7b0bfe1cc1ce07abdbc7">05954</a> <span class="preprocessor">#define UART_IER_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UART_IER) Enable Parity Error Interrupt */</span>
<a name="l05955"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gafb01f4aeae498bfbf583c41acfbd778a">05955</a> <span class="preprocessor">#define UART_IER_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_IER) Enable TXEMPTY Interrupt */</span>
<a name="l05956"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga76d77269c182d6f711a41ba4cdb4358e">05956</a> <span class="preprocessor">#define UART_IER_TXBUFE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UART_IER) Enable Buffer Empty Interrupt */</span>
<a name="l05957"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gaa2a595ad6957b1c916ce5da3a3e74c56">05957</a> <span class="preprocessor">#define UART_IER_RXBUFF (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UART_IER) Enable Buffer Full Interrupt */</span>
<a name="l05958"></a>05958 <span class="comment">/* -------- UART_IDR : (UART Offset: 0x000C) Interrupt Disable Register -------- */</span>
<a name="l05959"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga444de2ead3afe527844d4f09a5f261d7">05959</a> <span class="preprocessor">#define UART_IDR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable RXRDY Interrupt */</span>
<a name="l05960"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gab9d2b444a3c078333a81dc83eb3858fa">05960</a> <span class="preprocessor">#define UART_IDR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable TXRDY Interrupt */</span>
<a name="l05961"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gabefac3374b2ccfce6c16b4b2188225c2">05961</a> <span class="preprocessor">#define UART_IDR_ENDRX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable End of Receive Transfer Interrupt */</span>
<a name="l05962"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga5a66ff73c9177d8997b72f9554c6d51f">05962</a> <span class="preprocessor">#define UART_IDR_ENDTX (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable End of Transmit Interrupt */</span>
<a name="l05963"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga7a2a8e703f4c639df2f6f9dce347f75d">05963</a> <span class="preprocessor">#define UART_IDR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable Overrun Error Interrupt */</span>
<a name="l05964"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gad215eb6408b38155430ac6698bfb52ff">05964</a> <span class="preprocessor">#define UART_IDR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable Framing Error Interrupt */</span>
<a name="l05965"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga57ea9f957abb40e20caf13095c4b76fe">05965</a> <span class="preprocessor">#define UART_IDR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable Parity Error Interrupt */</span>
<a name="l05966"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga94ed1f29d4531264d6986ed673b09445">05966</a> <span class="preprocessor">#define UART_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable TXEMPTY Interrupt */</span>
<a name="l05967"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gafff146cf4c6bf37df6c52a1968fe387f">05967</a> <span class="preprocessor">#define UART_IDR_TXBUFE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable Buffer Empty Interrupt */</span>
<a name="l05968"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga564b4ee1b0ad6a4f131fd88604b0754b">05968</a> <span class="preprocessor">#define UART_IDR_RXBUFF (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable Buffer Full Interrupt */</span>
<a name="l05969"></a>05969 <span class="comment">/* -------- UART_IMR : (UART Offset: 0x0010) Interrupt Mask Register -------- */</span>
<a name="l05970"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gadd034049fe946b9f5c0621371cb3d679">05970</a> <span class="preprocessor">#define UART_IMR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask RXRDY Interrupt */</span>
<a name="l05971"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gaa2e5fea302bac49877aec951e51e9b0c">05971</a> <span class="preprocessor">#define UART_IMR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UART_IMR) Disable TXRDY Interrupt */</span>
<a name="l05972"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga47198ddadf0afd8e33b5348a18811692">05972</a> <span class="preprocessor">#define UART_IMR_ENDRX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask End of Receive Transfer Interrupt */</span>
<a name="l05973"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gae3ad630ad82e95b994e08cd7196df7a3">05973</a> <span class="preprocessor">#define UART_IMR_ENDTX (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask End of Transmit Interrupt */</span>
<a name="l05974"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gaa82ecc6b26ab61b19a3429c3c6e5db9d">05974</a> <span class="preprocessor">#define UART_IMR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask Overrun Error Interrupt */</span>
<a name="l05975"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga8e344ba0f5ba7b6260231fd76e930139">05975</a> <span class="preprocessor">#define UART_IMR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask Framing Error Interrupt */</span>
<a name="l05976"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gaa0e99651b173e6d5068be7926e28f446">05976</a> <span class="preprocessor">#define UART_IMR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask Parity Error Interrupt */</span>
<a name="l05977"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gab691d22dc36d8eb128e61dd8fbc10bd4">05977</a> <span class="preprocessor">#define UART_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask TXEMPTY Interrupt */</span>
<a name="l05978"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga485c739b8d0ae4ecc45f7318e32fd4be">05978</a> <span class="preprocessor">#define UART_IMR_TXBUFE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask TXBUFE Interrupt */</span>
<a name="l05979"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gacf4475be35b13fa457a582185baf7784">05979</a> <span class="preprocessor">#define UART_IMR_RXBUFF (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask RXBUFF Interrupt */</span>
<a name="l05980"></a>05980 <span class="comment">/* -------- UART_SR : (UART Offset: 0x0014) Status Register -------- */</span>
<a name="l05981"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga144517d950871c354322cafadf8a656e">05981</a> <span class="preprocessor">#define UART_SR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UART_SR) Receiver Ready */</span>
<a name="l05982"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga3ce32ca7b40e0f97c1c9893069aeba09">05982</a> <span class="preprocessor">#define UART_SR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UART_SR) Transmitter Ready */</span>
<a name="l05983"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gac7d01c682edb834347d17b048a8560a9">05983</a> <span class="preprocessor">#define UART_SR_ENDRX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UART_SR) End of Receiver Transfer */</span>
<a name="l05984"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga866882a28b167c7836f1dd4891de1348">05984</a> <span class="preprocessor">#define UART_SR_ENDTX (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UART_SR) End of Transmitter Transfer */</span>
<a name="l05985"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga0dea3a99cae075ae43e33867451246f3">05985</a> <span class="preprocessor">#define UART_SR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UART_SR) Overrun Error */</span>
<a name="l05986"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gad41ad9c2fa5c5be16c53b845917b48e0">05986</a> <span class="preprocessor">#define UART_SR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UART_SR) Framing Error */</span>
<a name="l05987"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga937c55851deda799bb2f2ee96e6fd81b">05987</a> <span class="preprocessor">#define UART_SR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UART_SR) Parity Error */</span>
<a name="l05988"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gab3c2d147ce2624a3f11c45d2051828af">05988</a> <span class="preprocessor">#define UART_SR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_SR) Transmitter Empty */</span>
<a name="l05989"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga09c5eb0ac470b0f7f443e73644dfb1ab">05989</a> <span class="preprocessor">#define UART_SR_TXBUFE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UART_SR) Transmission Buffer Empty */</span>
<a name="l05990"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gad1276ea3454fbdd33fcf99436db93506">05990</a> <span class="preprocessor">#define UART_SR_RXBUFF (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UART_SR) Receive Buffer Full */</span>
<a name="l05991"></a>05991 <span class="comment">/* -------- UART_RHR : (UART Offset: 0x0018) Receive Holding Register -------- */</span>
<a name="l05992"></a>05992 <span class="preprocessor">#define UART_RHR_RXCHR_Pos 0</span>
<a name="l05993"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gaba17d1d8d32862be836e832b08b8a269">05993</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RHR_RXCHR_Msk (0xffu &lt;&lt; UART_RHR_RXCHR_Pos) </span><span class="comment">/**&lt; \brief (UART_RHR) Received Character */</span>
<a name="l05994"></a>05994 <span class="comment">/* -------- UART_THR : (UART Offset: 0x001C) Transmit Holding Register -------- */</span>
<a name="l05995"></a>05995 <span class="preprocessor">#define UART_THR_TXCHR_Pos 0</span>
<a name="l05996"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga81879da01aac4e5cf429e9707ab48983">05996</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_THR_TXCHR_Msk (0xffu &lt;&lt; UART_THR_TXCHR_Pos) </span><span class="comment">/**&lt; \brief (UART_THR) Character to be Transmitted */</span>
<a name="l05997"></a>05997 <span class="preprocessor">#define UART_THR_TXCHR(value) ((UART_THR_TXCHR_Msk &amp; ((value) &lt;&lt; UART_THR_TXCHR_Pos)))</span>
<a name="l05998"></a>05998 <span class="preprocessor"></span><span class="comment">/* -------- UART_BRGR : (UART Offset: 0x0020) Baud Rate Generator Register -------- */</span>
<a name="l05999"></a>05999 <span class="preprocessor">#define UART_BRGR_CD_Pos 0</span>
<a name="l06000"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga73b3dd57455736468a4feb1ac356ccf5">06000</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_BRGR_CD_Msk (0xffffu &lt;&lt; UART_BRGR_CD_Pos) </span><span class="comment">/**&lt; \brief (UART_BRGR) Clock Divisor */</span>
<a name="l06001"></a>06001 <span class="preprocessor">#define UART_BRGR_CD(value) ((UART_BRGR_CD_Msk &amp; ((value) &lt;&lt; UART_BRGR_CD_Pos)))</span>
<a name="l06002"></a>06002 <span class="preprocessor"></span><span class="comment">/* -------- UART_RPR : (UART Offset: 0x100) Receive Pointer Register -------- */</span>
<a name="l06003"></a>06003 <span class="preprocessor">#define UART_RPR_RXPTR_Pos 0</span>
<a name="l06004"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga61736cc8caca3ca62cf04b1daf4844e3">06004</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; UART_RPR_RXPTR_Pos) </span><span class="comment">/**&lt; \brief (UART_RPR) Receive Pointer Register */</span>
<a name="l06005"></a>06005 <span class="preprocessor">#define UART_RPR_RXPTR(value) ((UART_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; UART_RPR_RXPTR_Pos)))</span>
<a name="l06006"></a>06006 <span class="preprocessor"></span><span class="comment">/* -------- UART_RCR : (UART Offset: 0x104) Receive Counter Register -------- */</span>
<a name="l06007"></a>06007 <span class="preprocessor">#define UART_RCR_RXCTR_Pos 0</span>
<a name="l06008"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga14117f3fa1e47be3e415cac06ea04faf">06008</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RCR_RXCTR_Msk (0xffffu &lt;&lt; UART_RCR_RXCTR_Pos) </span><span class="comment">/**&lt; \brief (UART_RCR) Receive Counter Register */</span>
<a name="l06009"></a>06009 <span class="preprocessor">#define UART_RCR_RXCTR(value) ((UART_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; UART_RCR_RXCTR_Pos)))</span>
<a name="l06010"></a>06010 <span class="preprocessor"></span><span class="comment">/* -------- UART_TPR : (UART Offset: 0x108) Transmit Pointer Register -------- */</span>
<a name="l06011"></a>06011 <span class="preprocessor">#define UART_TPR_TXPTR_Pos 0</span>
<a name="l06012"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga11efe6a1b83cdf43dfcc8fdd8fd117a3">06012</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; UART_TPR_TXPTR_Pos) </span><span class="comment">/**&lt; \brief (UART_TPR) Transmit Counter Register */</span>
<a name="l06013"></a>06013 <span class="preprocessor">#define UART_TPR_TXPTR(value) ((UART_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; UART_TPR_TXPTR_Pos)))</span>
<a name="l06014"></a>06014 <span class="preprocessor"></span><span class="comment">/* -------- UART_TCR : (UART Offset: 0x10C) Transmit Counter Register -------- */</span>
<a name="l06015"></a>06015 <span class="preprocessor">#define UART_TCR_TXCTR_Pos 0</span>
<a name="l06016"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gac06dbb650815afa9d208190e5e41ed5f">06016</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_TCR_TXCTR_Msk (0xffffu &lt;&lt; UART_TCR_TXCTR_Pos) </span><span class="comment">/**&lt; \brief (UART_TCR) Transmit Counter Register */</span>
<a name="l06017"></a>06017 <span class="preprocessor">#define UART_TCR_TXCTR(value) ((UART_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; UART_TCR_TXCTR_Pos)))</span>
<a name="l06018"></a>06018 <span class="preprocessor"></span><span class="comment">/* -------- UART_RNPR : (UART Offset: 0x110) Receive Next Pointer Register -------- */</span>
<a name="l06019"></a>06019 <span class="preprocessor">#define UART_RNPR_RXNPTR_Pos 0</span>
<a name="l06020"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga1d44378f4c04ddec54733ce9ccc03345">06020</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; UART_RNPR_RXNPTR_Pos) </span><span class="comment">/**&lt; \brief (UART_RNPR) Receive Next Pointer */</span>
<a name="l06021"></a>06021 <span class="preprocessor">#define UART_RNPR_RXNPTR(value) ((UART_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; UART_RNPR_RXNPTR_Pos)))</span>
<a name="l06022"></a>06022 <span class="preprocessor"></span><span class="comment">/* -------- UART_RNCR : (UART Offset: 0x114) Receive Next Counter Register -------- */</span>
<a name="l06023"></a>06023 <span class="preprocessor">#define UART_RNCR_RXNCTR_Pos 0</span>
<a name="l06024"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gae370f2040348b800f11fe8da029773bf">06024</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; UART_RNCR_RXNCTR_Pos) </span><span class="comment">/**&lt; \brief (UART_RNCR) Receive Next Counter */</span>
<a name="l06025"></a>06025 <span class="preprocessor">#define UART_RNCR_RXNCTR(value) ((UART_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; UART_RNCR_RXNCTR_Pos)))</span>
<a name="l06026"></a>06026 <span class="preprocessor"></span><span class="comment">/* -------- UART_TNPR : (UART Offset: 0x118) Transmit Next Pointer Register -------- */</span>
<a name="l06027"></a>06027 <span class="preprocessor">#define UART_TNPR_TXNPTR_Pos 0</span>
<a name="l06028"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga0e196ab1a1fccb34028e5c4824580dcf">06028</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; UART_TNPR_TXNPTR_Pos) </span><span class="comment">/**&lt; \brief (UART_TNPR) Transmit Next Pointer */</span>
<a name="l06029"></a>06029 <span class="preprocessor">#define UART_TNPR_TXNPTR(value) ((UART_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; UART_TNPR_TXNPTR_Pos)))</span>
<a name="l06030"></a>06030 <span class="preprocessor"></span><span class="comment">/* -------- UART_TNCR : (UART Offset: 0x11C) Transmit Next Counter Register -------- */</span>
<a name="l06031"></a>06031 <span class="preprocessor">#define UART_TNCR_TXNCTR_Pos 0</span>
<a name="l06032"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga4a2f8b16148ae4d79e143c64d0daa2fa">06032</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; UART_TNCR_TXNCTR_Pos) </span><span class="comment">/**&lt; \brief (UART_TNCR) Transmit Counter Next */</span>
<a name="l06033"></a>06033 <span class="preprocessor">#define UART_TNCR_TXNCTR(value) ((UART_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; UART_TNCR_TXNCTR_Pos)))</span>
<a name="l06034"></a>06034 <span class="preprocessor"></span><span class="comment">/* -------- UART_PTCR : (UART Offset: 0x120) Transfer Control Register -------- */</span>
<a name="l06035"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gac4e9f41bf67a90347e33909715720986">06035</a> <span class="preprocessor">#define UART_PTCR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UART_PTCR) Receiver Transfer Enable */</span>
<a name="l06036"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gad809d6c8796ff338c61986ffd58c6445">06036</a> <span class="preprocessor">#define UART_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UART_PTCR) Receiver Transfer Disable */</span>
<a name="l06037"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga79b149ffd78a365de3bf2b9a78a10fb2">06037</a> <span class="preprocessor">#define UART_PTCR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UART_PTCR) Transmitter Transfer Enable */</span>
<a name="l06038"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gaa541f12bfd596546020041a1484f8b1e">06038</a> <span class="preprocessor">#define UART_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_PTCR) Transmitter Transfer Disable */</span>
<a name="l06039"></a>06039 <span class="comment">/* -------- UART_PTSR : (UART Offset: 0x124) Transfer Status Register -------- */</span>
<a name="l06040"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#gad18450feaedc7a783b2be2a6e20dbf79">06040</a> <span class="preprocessor">#define UART_PTSR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UART_PTSR) Receiver Transfer Enable */</span>
<a name="l06041"></a><a class="code" href="group___s_a_m3_s___u_a_r_t.html#ga046421319483d432fa5f5d07ced37dc1">06041</a> <span class="preprocessor">#define UART_PTSR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UART_PTSR) Transmitter Transfer Enable */</span>
<a name="l06042"></a>06042 <span class="comment"></span>
<a name="l06043"></a>06043 <span class="comment">/*@}*/</span>
<a name="l06044"></a>06044 
<a name="l06045"></a>06045 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06046"></a>06046 <span class="comment">/**  SOFTWARE API DEFINITION FOR USB Device Port */</span>
<a name="l06047"></a>06047 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06048"></a>06048 <span class="comment">/** \addtogroup SAM3S_UDP USB Device Port */</span><span class="comment"></span>
<a name="l06049"></a>06049 <span class="comment">/*@{*/</span>
<a name="l06050"></a>06050 
<a name="l06051"></a>06051 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l06052"></a>06052 <span class="preprocessor"></span><span class="comment">/** \brief Udp hardware registers */</span>
<a name="l06053"></a><a class="code" href="struct_udp.html">06053</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l06054"></a><a class="code" href="struct_udp.html#a325b255b9d9ff44dddaaa4d786e8a790">06054</a>   RoReg UDP_FRM_NUM;  <span class="comment">/**&lt; \brief (Udp Offset: 0x000) Frame Number Register */</span>
<a name="l06055"></a><a class="code" href="struct_udp.html#accc79806fa8bd64124afceca27481f59">06055</a>   RwReg UDP_GLB_STAT; <span class="comment">/**&lt; \brief (Udp Offset: 0x004) Global State Register */</span>
<a name="l06056"></a><a class="code" href="struct_udp.html#a8835624b655c7b0a5c1eb6c8cec3f8b6">06056</a>   RwReg UDP_FADDR;    <span class="comment">/**&lt; \brief (Udp Offset: 0x008) Function Address Register */</span>
<a name="l06057"></a>06057   RwReg Reserved1[1];
<a name="l06058"></a><a class="code" href="struct_udp.html#ac7108d8d2f84fd1a4bb12da03dac6da2">06058</a>   WoReg UDP_IER;      <span class="comment">/**&lt; \brief (Udp Offset: 0x010) Interrupt Enable Register */</span>
<a name="l06059"></a><a class="code" href="struct_udp.html#ab208ea00e072aea10c9632430af8029a">06059</a>   WoReg UDP_IDR;      <span class="comment">/**&lt; \brief (Udp Offset: 0x014) Interrupt Disable Register */</span>
<a name="l06060"></a><a class="code" href="struct_udp.html#a5dbe0ea57a67533247e508e7ff250f75">06060</a>   RoReg UDP_IMR;      <span class="comment">/**&lt; \brief (Udp Offset: 0x018) Interrupt Mask Register */</span>
<a name="l06061"></a><a class="code" href="struct_udp.html#a2188e8914de943177cf2a73be33b8f25">06061</a>   RoReg UDP_ISR;      <span class="comment">/**&lt; \brief (Udp Offset: 0x01C) Interrupt Status Register */</span>
<a name="l06062"></a><a class="code" href="struct_udp.html#ae7e9806a83f00a8fcb1f02a67b495f7f">06062</a>   WoReg UDP_ICR;      <span class="comment">/**&lt; \brief (Udp Offset: 0x020) Interrupt Clear Register */</span>
<a name="l06063"></a>06063   RwReg Reserved2[1];
<a name="l06064"></a><a class="code" href="struct_udp.html#a8bb864964b3bd3ed6d9b5d4abacf0c38">06064</a>   RwReg UDP_RST_EP;   <span class="comment">/**&lt; \brief (Udp Offset: 0x028) Reset Endpoint Register */</span>
<a name="l06065"></a>06065   RwReg Reserved3[1];
<a name="l06066"></a><a class="code" href="struct_udp.html#a94b6e8420b6e81c7f6169b60f444edb0">06066</a>   RwReg UDP_CSR[8];   <span class="comment">/**&lt; \brief (Udp Offset: 0x030) Endpoint Control and Status Register */</span>
<a name="l06067"></a><a class="code" href="struct_udp.html#a95ada5160e2edb412c2772b0debff7e9">06067</a>   RwReg UDP_FDR[8];   <span class="comment">/**&lt; \brief (Udp Offset: 0x050) Endpoint FIFO Data Register */</span>
<a name="l06068"></a>06068   RwReg Reserved4[1];
<a name="l06069"></a><a class="code" href="struct_udp.html#a5ab3fa9dde0a162d25bee1a7e99f99ab">06069</a>   RwReg UDP_TXVC;     <span class="comment">/**&lt; \brief (Udp Offset: 0x074) Transceiver Control Register */</span>
<a name="l06070"></a>06070 } <a class="code" href="struct_udp.html" title="Udp hardware registers.">Udp</a>;
<a name="l06071"></a>06071 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l06072"></a>06072 <span class="comment">/* -------- UDP_FRM_NUM : (UDP Offset: 0x000) Frame Number Register -------- */</span>
<a name="l06073"></a>06073 <span class="preprocessor">#define UDP_FRM_NUM_FRM_NUM_Pos 0</span>
<a name="l06074"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga21cba6295694dbaaa5c0ab33e83fe9f9">06074</a> <span class="preprocessor"></span><span class="preprocessor">#define UDP_FRM_NUM_FRM_NUM_Msk (0x7ffu &lt;&lt; UDP_FRM_NUM_FRM_NUM_Pos) </span><span class="comment">/**&lt; \brief (UDP_FRM_NUM) Frame Number as Defined in the Packet Field Formats */</span>
<a name="l06075"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga4688bef2939e7e77368f3cba256175ba">06075</a> <span class="preprocessor">#define UDP_FRM_NUM_FRM_ERR (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (UDP_FRM_NUM) Frame Error */</span>
<a name="l06076"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga0d33ec4d147d54ae675e2db7cd8dfb16">06076</a> <span class="preprocessor">#define UDP_FRM_NUM_FRM_OK (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (UDP_FRM_NUM) Frame OK */</span>
<a name="l06077"></a>06077 <span class="comment">/* -------- UDP_GLB_STAT : (UDP Offset: 0x004) Global State Register -------- */</span>
<a name="l06078"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gafa9f7996e54deb189297f1f4317d6970">06078</a> <span class="preprocessor">#define UDP_GLB_STAT_FADDEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDP_GLB_STAT) Function Address Enable */</span>
<a name="l06079"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gad8aaddb0bea160ac55d67baaaf230f81">06079</a> <span class="preprocessor">#define UDP_GLB_STAT_CONFG (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDP_GLB_STAT) Configured */</span>
<a name="l06080"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga6f52daead452f5ac14063e5248b82da5">06080</a> <span class="preprocessor">#define UDP_GLB_STAT_ESR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UDP_GLB_STAT) Enable Send Resume */</span>
<a name="l06081"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga077fa56cfc1bd2dcb86224ee4b994755">06081</a> <span class="preprocessor">#define UDP_GLB_STAT_RSMINPR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDP_GLB_STAT)  */</span>
<a name="l06082"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga57f555edd80b8272e72d9d82c9d39130">06082</a> <span class="preprocessor">#define UDP_GLB_STAT_RMWUPE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDP_GLB_STAT) Remote Wake Up Enable */</span>
<a name="l06083"></a>06083 <span class="comment">/* -------- UDP_FADDR : (UDP Offset: 0x008) Function Address Register -------- */</span>
<a name="l06084"></a>06084 <span class="preprocessor">#define UDP_FADDR_FADD_Pos 0</span>
<a name="l06085"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga32aacc96f99cfd9841da8fba9241194e">06085</a> <span class="preprocessor"></span><span class="preprocessor">#define UDP_FADDR_FADD_Msk (0x7fu &lt;&lt; UDP_FADDR_FADD_Pos) </span><span class="comment">/**&lt; \brief (UDP_FADDR) Function Address Value */</span>
<a name="l06086"></a>06086 <span class="preprocessor">#define UDP_FADDR_FADD(value) ((UDP_FADDR_FADD_Msk &amp; ((value) &lt;&lt; UDP_FADDR_FADD_Pos)))</span>
<a name="l06087"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga54a498794b6d09c34430aca0cf3c3b9b">06087</a> <span class="preprocessor"></span><span class="preprocessor">#define UDP_FADDR_FEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_FADDR) Function Enable */</span>
<a name="l06088"></a>06088 <span class="comment">/* -------- UDP_IER : (UDP Offset: 0x010) Interrupt Enable Register -------- */</span>
<a name="l06089"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gaa46345f829643affcbb4c10913b829af">06089</a> <span class="preprocessor">#define UDP_IER_EP0INT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDP_IER) Enable Endpoint 0 Interrupt */</span>
<a name="l06090"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga890e78e837c5b20a29ec71bfa656d79a">06090</a> <span class="preprocessor">#define UDP_IER_EP1INT (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDP_IER) Enable Endpoint 1 Interrupt */</span>
<a name="l06091"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga038165564ef90549b83d5fa3ca9a4c57">06091</a> <span class="preprocessor">#define UDP_IER_EP2INT (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UDP_IER) Enable Endpoint 2Interrupt */</span>
<a name="l06092"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga370f1981344c6e24b8acadefe18ee90a">06092</a> <span class="preprocessor">#define UDP_IER_EP3INT (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDP_IER) Enable Endpoint 3 Interrupt */</span>
<a name="l06093"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga0ac7d78ebf743cb4cae3e1dcafe5aed3">06093</a> <span class="preprocessor">#define UDP_IER_EP4INT (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDP_IER) Enable Endpoint 4 Interrupt */</span>
<a name="l06094"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga7a61b6cf55cc981ddc870185d66adc26">06094</a> <span class="preprocessor">#define UDP_IER_EP5INT (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDP_IER) Enable Endpoint 5 Interrupt */</span>
<a name="l06095"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga6af7f2cbab8366b9c95fe4535b90cd89">06095</a> <span class="preprocessor">#define UDP_IER_EP6INT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDP_IER) Enable Endpoint 6 Interrupt */</span>
<a name="l06096"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gaf740f1129b8d03875e73e2508d1a9762">06096</a> <span class="preprocessor">#define UDP_IER_EP7INT (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDP_IER) Enable Endpoint 7 Interrupt */</span>
<a name="l06097"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga1ea50b866f6629d75e5e6d004a3776dd">06097</a> <span class="preprocessor">#define UDP_IER_RXSUSP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_IER) Enable UDP Suspend Interrupt */</span>
<a name="l06098"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga1a2a2276fe08a499eda9d573225de9c4">06098</a> <span class="preprocessor">#define UDP_IER_RXRSM (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDP_IER) Enable UDP Resume Interrupt */</span>
<a name="l06099"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga9337117aa6f3ebc66355a22ee2025206">06099</a> <span class="preprocessor">#define UDP_IER_EXTRSM (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (UDP_IER)  */</span>
<a name="l06100"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga7773b9c41a744ba8958d30a1975ccdb1">06100</a> <span class="preprocessor">#define UDP_IER_SOFINT (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDP_IER) Enable Start Of Frame Interrupt */</span>
<a name="l06101"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gaea0b959f46b1af3531634f36146db6cd">06101</a> <span class="preprocessor">#define UDP_IER_WAKEUP (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDP_IER) Enable UDP bus Wakeup Interrupt */</span>
<a name="l06102"></a>06102 <span class="comment">/* -------- UDP_IDR : (UDP Offset: 0x014) Interrupt Disable Register -------- */</span>
<a name="l06103"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga3f7353f6f321cc6db2f682877775f427">06103</a> <span class="preprocessor">#define UDP_IDR_EP0INT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDP_IDR) Disable Endpoint 0 Interrupt */</span>
<a name="l06104"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga006cb65b1a357054733ba21ef76baa84">06104</a> <span class="preprocessor">#define UDP_IDR_EP1INT (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDP_IDR) Disable Endpoint 1 Interrupt */</span>
<a name="l06105"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga9730e74065833803a70609aca4c47d5c">06105</a> <span class="preprocessor">#define UDP_IDR_EP2INT (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UDP_IDR) Disable Endpoint 2 Interrupt */</span>
<a name="l06106"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga36c320737507002f658b029398f806ab">06106</a> <span class="preprocessor">#define UDP_IDR_EP3INT (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDP_IDR) Disable Endpoint 3 Interrupt */</span>
<a name="l06107"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gac34bddebac3dc1c877728a67fbcf7495">06107</a> <span class="preprocessor">#define UDP_IDR_EP4INT (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDP_IDR) Disable Endpoint 4 Interrupt */</span>
<a name="l06108"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga75cf835aa862413fdbf5687d5db26922">06108</a> <span class="preprocessor">#define UDP_IDR_EP5INT (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDP_IDR) Disable Endpoint 5 Interrupt */</span>
<a name="l06109"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga83e86e69dd80ad9f5a007feb542be641">06109</a> <span class="preprocessor">#define UDP_IDR_EP6INT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDP_IDR) Disable Endpoint 6 Interrupt */</span>
<a name="l06110"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga50e1c410c463506cce65858584ff9724">06110</a> <span class="preprocessor">#define UDP_IDR_EP7INT (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDP_IDR) Disable Endpoint 7 Interrupt */</span>
<a name="l06111"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gacab0fb4e9f2db5435c13efd285a6e2a0">06111</a> <span class="preprocessor">#define UDP_IDR_RXSUSP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_IDR) Disable UDP Suspend Interrupt */</span>
<a name="l06112"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gae23a09e41d713fe4696ab19a4d780a66">06112</a> <span class="preprocessor">#define UDP_IDR_RXRSM (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDP_IDR) Disable UDP Resume Interrupt */</span>
<a name="l06113"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gac45fa58a914122183971fd6c8f045ba9">06113</a> <span class="preprocessor">#define UDP_IDR_EXTRSM (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (UDP_IDR)  */</span>
<a name="l06114"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga14d0b5f4bf3c3bf33e1d917f5f70e468">06114</a> <span class="preprocessor">#define UDP_IDR_SOFINT (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDP_IDR) Disable Start Of Frame Interrupt */</span>
<a name="l06115"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga6ae9f29ece3d7df02498927c0901373a">06115</a> <span class="preprocessor">#define UDP_IDR_WAKEUP (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDP_IDR) Disable USB Bus Interrupt */</span>
<a name="l06116"></a>06116 <span class="comment">/* -------- UDP_IMR : (UDP Offset: 0x018) Interrupt Mask Register -------- */</span>
<a name="l06117"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga31212276b752de8e9b28ecbc15fc60aa">06117</a> <span class="preprocessor">#define UDP_IMR_EP0INT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDP_IMR) Mask Endpoint 0 Interrupt */</span>
<a name="l06118"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga078b4007ec147864b36bad2323009269">06118</a> <span class="preprocessor">#define UDP_IMR_EP1INT (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDP_IMR) Mask Endpoint 1 Interrupt */</span>
<a name="l06119"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga57fea458e5b3b56fdf579756ad1319bb">06119</a> <span class="preprocessor">#define UDP_IMR_EP2INT (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UDP_IMR) Mask Endpoint 2 Interrupt */</span>
<a name="l06120"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga5d52d606e62aa1ad0bc99f854a368600">06120</a> <span class="preprocessor">#define UDP_IMR_EP3INT (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDP_IMR) Mask Endpoint 3 Interrupt */</span>
<a name="l06121"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga4758d8f48d3263dd4c2d939668bee1b0">06121</a> <span class="preprocessor">#define UDP_IMR_EP4INT (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDP_IMR) Mask Endpoint 4 Interrupt */</span>
<a name="l06122"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga73561652a34f9baa83baabaec8a3ff8f">06122</a> <span class="preprocessor">#define UDP_IMR_EP5INT (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDP_IMR) Mask Endpoint 5 Interrupt */</span>
<a name="l06123"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gafc71297dcebd7361bd3aaf9025bd5013">06123</a> <span class="preprocessor">#define UDP_IMR_EP6INT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDP_IMR) Mask Endpoint 6 Interrupt */</span>
<a name="l06124"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga097a8c5d21324cd7984625c3ddd2000b">06124</a> <span class="preprocessor">#define UDP_IMR_EP7INT (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDP_IMR) Mask Endpoint 7 Interrupt */</span>
<a name="l06125"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gad2cb8fd90080a63e89e54be0bb426d45">06125</a> <span class="preprocessor">#define UDP_IMR_RXSUSP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_IMR) Mask UDP Suspend Interrupt */</span>
<a name="l06126"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga9c205f1f3fd8797587a2c0e9d0c72e97">06126</a> <span class="preprocessor">#define UDP_IMR_RXRSM (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDP_IMR) Mask UDP Resume Interrupt. */</span>
<a name="l06127"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga87735d6431d0bcad3a1b6fd45cacb4fd">06127</a> <span class="preprocessor">#define UDP_IMR_EXTRSM (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (UDP_IMR)  */</span>
<a name="l06128"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga79459b0abb83b2a95870910b5cdc2059">06128</a> <span class="preprocessor">#define UDP_IMR_SOFINT (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDP_IMR) Mask Start Of Frame Interrupt */</span>
<a name="l06129"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga4221f032f89efcca06e77394b4715c61">06129</a> <span class="preprocessor">#define UDP_IMR_BIT12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDP_IMR) UDP_IMR Bit 12 */</span>
<a name="l06130"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga7fb930cedf305ea0ea02af8103e75fde">06130</a> <span class="preprocessor">#define UDP_IMR_WAKEUP (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDP_IMR) USB Bus WAKEUP Interrupt */</span>
<a name="l06131"></a>06131 <span class="comment">/* -------- UDP_ISR : (UDP Offset: 0x01C) Interrupt Status Register -------- */</span>
<a name="l06132"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gade8684871ef4cc50e616fa8815e243e0">06132</a> <span class="preprocessor">#define UDP_ISR_EP0INT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDP_ISR) Endpoint 0 Interrupt Status */</span>
<a name="l06133"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga749829f09eb162ab0295a63a4b597cc7">06133</a> <span class="preprocessor">#define UDP_ISR_EP1INT (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDP_ISR) Endpoint 1 Interrupt Status */</span>
<a name="l06134"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gac7fdab39497f64f5b93b83286616bc48">06134</a> <span class="preprocessor">#define UDP_ISR_EP2INT (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UDP_ISR) Endpoint 2 Interrupt Status */</span>
<a name="l06135"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga2d20efe0b6989243fab99b46796cf9e2">06135</a> <span class="preprocessor">#define UDP_ISR_EP3INT (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDP_ISR) Endpoint 3 Interrupt Status */</span>
<a name="l06136"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga25fa1a88647dcf3f2505847a3fb08db3">06136</a> <span class="preprocessor">#define UDP_ISR_EP4INT (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDP_ISR) Endpoint 4 Interrupt Status */</span>
<a name="l06137"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gae9d8b30c8cbe7251dfa5e93790e08593">06137</a> <span class="preprocessor">#define UDP_ISR_EP5INT (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDP_ISR) Endpoint 5 Interrupt Status */</span>
<a name="l06138"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga69c4a234062d3d4bd82620e599333b9d">06138</a> <span class="preprocessor">#define UDP_ISR_EP6INT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDP_ISR) Endpoint 6 Interrupt Status */</span>
<a name="l06139"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga352816ffea51316ba4ea841124557b85">06139</a> <span class="preprocessor">#define UDP_ISR_EP7INT (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDP_ISR) Endpoint 7Interrupt Status */</span>
<a name="l06140"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga3e251605b366de61dc037d60067cb92c">06140</a> <span class="preprocessor">#define UDP_ISR_RXSUSP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_ISR) UDP Suspend Interrupt Status */</span>
<a name="l06141"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gac5eb89740a08fa3f468716e1ab377434">06141</a> <span class="preprocessor">#define UDP_ISR_RXRSM (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDP_ISR) UDP Resume Interrupt Status */</span>
<a name="l06142"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga45feb47f8e237f7db805a3b781d85550">06142</a> <span class="preprocessor">#define UDP_ISR_EXTRSM (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (UDP_ISR)  */</span>
<a name="l06143"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga63e6880350f03e384c3d7040225c40bb">06143</a> <span class="preprocessor">#define UDP_ISR_SOFINT (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDP_ISR) Start of Frame Interrupt Status */</span>
<a name="l06144"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga35b2228c35faff1479ae0f7d8d16851f">06144</a> <span class="preprocessor">#define UDP_ISR_ENDBUSRES (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDP_ISR) End of BUS Reset Interrupt Status */</span>
<a name="l06145"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gadacf30167bb6471a4cb0bdc3408ccf43">06145</a> <span class="preprocessor">#define UDP_ISR_WAKEUP (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDP_ISR) UDP Resume Interrupt Status */</span>
<a name="l06146"></a>06146 <span class="comment">/* -------- UDP_ICR : (UDP Offset: 0x020) Interrupt Clear Register -------- */</span>
<a name="l06147"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gad66a3ea4e3e84e9e148cc4f32dda1c6c">06147</a> <span class="preprocessor">#define UDP_ICR_RXSUSP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_ICR) Clear UDP Suspend Interrupt */</span>
<a name="l06148"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga8901fafc7e3874c2cc18f4720a7f0660">06148</a> <span class="preprocessor">#define UDP_ICR_RXRSM (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDP_ICR) Clear UDP Resume Interrupt */</span>
<a name="l06149"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga11a0a22e01fd016673f56e4fa13a3f8d">06149</a> <span class="preprocessor">#define UDP_ICR_EXTRSM (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (UDP_ICR)  */</span>
<a name="l06150"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga530b24d9203054635fea9ce0e8333cf6">06150</a> <span class="preprocessor">#define UDP_ICR_SOFINT (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDP_ICR) Clear Start Of Frame Interrupt */</span>
<a name="l06151"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga0e17ecf5f7e562b3202fd145a5148cf5">06151</a> <span class="preprocessor">#define UDP_ICR_ENDBUSRES (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDP_ICR) Clear End of Bus Reset Interrupt */</span>
<a name="l06152"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gaf645e3505b55b23f2b2c9d3a13888fac">06152</a> <span class="preprocessor">#define UDP_ICR_WAKEUP (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDP_ICR) Clear Wakeup Interrupt */</span>
<a name="l06153"></a>06153 <span class="comment">/* -------- UDP_RST_EP : (UDP Offset: 0x028) Reset Endpoint Register -------- */</span>
<a name="l06154"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga0b2d9f3f9d7afaa2ef9e5eee6df07add">06154</a> <span class="preprocessor">#define UDP_RST_EP_EP0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDP_RST_EP) Reset Endpoint 0 */</span>
<a name="l06155"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga47a7be7881f604088afc4bb3765f2ac3">06155</a> <span class="preprocessor">#define UDP_RST_EP_EP1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDP_RST_EP) Reset Endpoint 1 */</span>
<a name="l06156"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gaffb808f0028b12d2eabef6a8f52aa140">06156</a> <span class="preprocessor">#define UDP_RST_EP_EP2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UDP_RST_EP) Reset Endpoint 2 */</span>
<a name="l06157"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga1e05b5acf0c2b9f9650bc67e45bf164c">06157</a> <span class="preprocessor">#define UDP_RST_EP_EP3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDP_RST_EP) Reset Endpoint 3 */</span>
<a name="l06158"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga68dbecc27e3150c8ff8793b2bd3eee03">06158</a> <span class="preprocessor">#define UDP_RST_EP_EP4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDP_RST_EP) Reset Endpoint 4 */</span>
<a name="l06159"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga3385aa4a196c2ea72bb653b85cc7ae83">06159</a> <span class="preprocessor">#define UDP_RST_EP_EP5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDP_RST_EP) Reset Endpoint 5 */</span>
<a name="l06160"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga97310646ca7af8f332d4f6fd0341ab83">06160</a> <span class="preprocessor">#define UDP_RST_EP_EP6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDP_RST_EP) Reset Endpoint 6 */</span>
<a name="l06161"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gafd6d5c310f18be5cbd9bed0ad8e7936b">06161</a> <span class="preprocessor">#define UDP_RST_EP_EP7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDP_RST_EP) Reset Endpoint 7 */</span>
<a name="l06162"></a>06162 <span class="comment">/* -------- UDP_CSR[8] : (UDP Offset: 0x030) Endpoint Control and Status Register -------- */</span>
<a name="l06163"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gae5bdbe1a764615a1ef703ca0f4bff447">06163</a> <span class="preprocessor">#define UDP_CSR_TXCOMP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Generates an IN Packet with Data Previously Written in the DPR */</span>
<a name="l06164"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gaa15a2bcb89849bff54417d4ed47847f3">06164</a> <span class="preprocessor">#define UDP_CSR_RX_DATA_BK0 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Receive Data Bank 0 */</span>
<a name="l06165"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga787ffa324e604336d96d4d9df5287302">06165</a> <span class="preprocessor">#define UDP_CSR_RXSETUP (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Received Setup */</span>
<a name="l06166"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga9cdb80183e2da99dd42c28bab5b3a998">06166</a> <span class="preprocessor">#define UDP_CSR_STALLSENTISOERROR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDP_CSR[8])  */</span>
<a name="l06167"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga73dd4a306497cf4682f23f2f6a93fd48">06167</a> <span class="preprocessor">#define UDP_CSR_TXPKTRDY (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Transmit Packet Ready */</span>
<a name="l06168"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gaa18e405e82393a788624598f8c757378">06168</a> <span class="preprocessor">#define UDP_CSR_FORCESTALL (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Force Stall (used by Control, Bulk and Isochronous Endpoints) */</span>
<a name="l06169"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gac78e07c00f654ce1fd946c085036efa5">06169</a> <span class="preprocessor">#define UDP_CSR_RX_DATA_BK1 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Receive Data Bank 1 (only used by endpoints with ping-pong attributes) */</span>
<a name="l06170"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga9453300b63d1ac6d7226719c3ac3c45d">06170</a> <span class="preprocessor">#define UDP_CSR_DIR (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Transfer Direction (only available for control endpoints) */</span>
<a name="l06171"></a>06171 <span class="preprocessor">#define UDP_CSR_EPTYPE_Pos 8</span>
<a name="l06172"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga4f03d1ea831e570273a81523ccb9ada1">06172</a> <span class="preprocessor"></span><span class="preprocessor">#define UDP_CSR_EPTYPE_Msk (0x7u &lt;&lt; UDP_CSR_EPTYPE_Pos) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Endpoint Type */</span>
<a name="l06173"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gadcc9c5e71920121a8faf9be0ccbfc58a">06173</a> <span class="preprocessor">#define   UDP_CSR_EPTYPE_CTRL (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Control */</span>
<a name="l06174"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gaca16b29e8cbe4e6a2bf045cc8a809816">06174</a> <span class="preprocessor">#define   UDP_CSR_EPTYPE_ISO_OUT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Isochronous OUT */</span>
<a name="l06175"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga134229d2192a1215313f070ccb111d02">06175</a> <span class="preprocessor">#define   UDP_CSR_EPTYPE_BULK_OUT (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Bulk OUT */</span>
<a name="l06176"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga756510f11b172f7bf3571d1e6400abe2">06176</a> <span class="preprocessor">#define   UDP_CSR_EPTYPE_INT_OUT (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Interrupt OUT */</span>
<a name="l06177"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga6b29f71ea3898f8d1d1a05461996922c">06177</a> <span class="preprocessor">#define   UDP_CSR_EPTYPE_ISO_IN (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Isochronous IN */</span>
<a name="l06178"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga35bf6e3326cc95e259051d2d0fdba892">06178</a> <span class="preprocessor">#define   UDP_CSR_EPTYPE_BULK_IN (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Bulk IN */</span>
<a name="l06179"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gaa6ff464742ecf903556874b66ae03ed3">06179</a> <span class="preprocessor">#define   UDP_CSR_EPTYPE_INT_IN (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Interrupt IN */</span>
<a name="l06180"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gaea3d58d078b5df678c33ee3d1a7f9921">06180</a> <span class="preprocessor">#define UDP_CSR_DTGLE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Data Toggle */</span>
<a name="l06181"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gaf431268fbd612b49819bb41d88888055">06181</a> <span class="preprocessor">#define UDP_CSR_EPEDS (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Endpoint Enable Disable */</span>
<a name="l06182"></a>06182 <span class="preprocessor">#define UDP_CSR_RXBYTECNT_Pos 16</span>
<a name="l06183"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga39a951589fea293997e2ab3824204723">06183</a> <span class="preprocessor"></span><span class="preprocessor">#define UDP_CSR_RXBYTECNT_Msk (0x7ffu &lt;&lt; UDP_CSR_RXBYTECNT_Pos) </span><span class="comment">/**&lt; \brief (UDP_CSR[8]) Number of Bytes Available in the FIFO */</span>
<a name="l06184"></a>06184 <span class="preprocessor">#define UDP_CSR_RXBYTECNT(value) ((UDP_CSR_RXBYTECNT_Msk &amp; ((value) &lt;&lt; UDP_CSR_RXBYTECNT_Pos)))</span>
<a name="l06185"></a>06185 <span class="preprocessor"></span><span class="comment">/* -------- UDP_FDR[8] : (UDP Offset: 0x050) Endpoint FIFO Data Register -------- */</span>
<a name="l06186"></a>06186 <span class="preprocessor">#define UDP_FDR_FIFO_DATA_Pos 0</span>
<a name="l06187"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#ga4488fbf91b91f51e5f57fd58f06e7508">06187</a> <span class="preprocessor"></span><span class="preprocessor">#define UDP_FDR_FIFO_DATA_Msk (0xffu &lt;&lt; UDP_FDR_FIFO_DATA_Pos) </span><span class="comment">/**&lt; \brief (UDP_FDR[8]) FIFO Data Value */</span>
<a name="l06188"></a>06188 <span class="preprocessor">#define UDP_FDR_FIFO_DATA(value) ((UDP_FDR_FIFO_DATA_Msk &amp; ((value) &lt;&lt; UDP_FDR_FIFO_DATA_Pos)))</span>
<a name="l06189"></a>06189 <span class="preprocessor"></span><span class="comment">/* -------- UDP_TXVC : (UDP Offset: 0x074) Transceiver Control Register -------- */</span>
<a name="l06190"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gae88a604f4205bfb0be85a56ec44e943b">06190</a> <span class="preprocessor">#define UDP_TXVC_TXVDIS (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDP_TXVC) Transceiver Disable */</span>
<a name="l06191"></a><a class="code" href="group___s_a_m3_s___u_d_p.html#gabe253d04264ef58895ed61a6b86ab408">06191</a> <span class="preprocessor">#define UDP_TXVC_PUON (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDP_TXVC) Pullup On */</span>
<a name="l06192"></a>06192 <span class="comment"></span>
<a name="l06193"></a>06193 <span class="comment">/*@}*/</span>
<a name="l06194"></a>06194 
<a name="l06195"></a>06195 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06196"></a>06196 <span class="comment">/**  SOFTWARE API DEFINITION FOR Universal Synchronous Asynchronous Receiver Transmitter */</span>
<a name="l06197"></a>06197 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06198"></a>06198 <span class="comment">/** \addtogroup SAM3S_USART Universal Synchronous Asynchronous Receiver Transmitter */</span><span class="comment"></span>
<a name="l06199"></a>06199 <span class="comment">/*@{*/</span>
<a name="l06200"></a>06200 
<a name="l06201"></a>06201 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l06202"></a>06202 <span class="preprocessor"></span><span class="comment">/** \brief Usart hardware registers */</span>
<a name="l06203"></a><a class="code" href="struct_usart.html">06203</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l06204"></a><a class="code" href="struct_usart.html#a534028b2fbd55aaf039cfa1c169aabc8">06204</a>   WoReg US_CR;         <span class="comment">/**&lt; \brief (Usart Offset: 0x0000) Control Register */</span>
<a name="l06205"></a><a class="code" href="struct_usart.html#ab8447c7321412808af27df1026d7bce1">06205</a>   RwReg US_MR;         <span class="comment">/**&lt; \brief (Usart Offset: 0x0004) Mode Register */</span>
<a name="l06206"></a><a class="code" href="struct_usart.html#a7e299d539d1f03f175d1e7362ff2418c">06206</a>   WoReg US_IER;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0008) Interrupt Enable Register */</span>
<a name="l06207"></a><a class="code" href="struct_usart.html#a770815361a78b542dd88542a9cc4e5d8">06207</a>   WoReg US_IDR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x000C) Interrupt Disable Register */</span>
<a name="l06208"></a><a class="code" href="struct_usart.html#a4748ada5905c8b64a624a2c69957a43e">06208</a>   RoReg US_IMR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0010) Interrupt Mask Register */</span>
<a name="l06209"></a><a class="code" href="struct_usart.html#a0dd110bc2de00ec2a73a46f4a9b5b78a">06209</a>   RoReg US_CSR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0014) Channel Status Register */</span>
<a name="l06210"></a><a class="code" href="struct_usart.html#a9c3321a0293a6c459484ca66ba228cc4">06210</a>   RoReg US_RHR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0018) Receiver Holding Register */</span>
<a name="l06211"></a><a class="code" href="struct_usart.html#ad9c54d443ebe5baea80b5c20cb654133">06211</a>   WoReg US_THR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x001C) Transmitter Holding Register */</span>
<a name="l06212"></a><a class="code" href="struct_usart.html#a7b1d08922e3a878861d99d2b112099a3">06212</a>   RwReg US_BRGR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x0020) Baud Rate Generator Register */</span>
<a name="l06213"></a><a class="code" href="struct_usart.html#a0d99f887d7cb4af6db0fc583f9278f70">06213</a>   RwReg US_RTOR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x0024) Receiver Time-out Register */</span>
<a name="l06214"></a><a class="code" href="struct_usart.html#ac85d1daafb66c2b35598149bc00e88af">06214</a>   RwReg US_TTGR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x0028) Transmitter Timeguard Register */</span>
<a name="l06215"></a>06215   RwReg Reserved1[5];
<a name="l06216"></a><a class="code" href="struct_usart.html#a6fc7930abedaac1441e00b8db1e964e4">06216</a>   RwReg US_FIDI;       <span class="comment">/**&lt; \brief (Usart Offset: 0x0040) FI DI Ratio Register */</span>
<a name="l06217"></a><a class="code" href="struct_usart.html#a15f4c0923320b7937f64829abd28102e">06217</a>   RoReg US_NER;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0044) Number of Errors Register */</span>
<a name="l06218"></a>06218   RwReg Reserved2[1];
<a name="l06219"></a><a class="code" href="struct_usart.html#a56d2321476e8018f12962a330ad4f532">06219</a>   RwReg US_IF;         <span class="comment">/**&lt; \brief (Usart Offset: 0x004C) IrDA Filter Register */</span>
<a name="l06220"></a><a class="code" href="struct_usart.html#ae66ede11855cbe5faaf9569a7b71811f">06220</a>   RwReg US_MAN;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0050) Manchester Encoder Decoder Register */</span>
<a name="l06221"></a>06221   RwReg Reserved3[36];
<a name="l06222"></a><a class="code" href="struct_usart.html#a0478dae567029ddf86a90682b4eb795a">06222</a>   RwReg US_WPMR;       <span class="comment">/**&lt; \brief (Usart Offset: 0xE4) Write Protect Mode Register */</span>
<a name="l06223"></a><a class="code" href="struct_usart.html#a6c8d9689c58e2e552af25b50e78e3743">06223</a>   RoReg US_WPSR;       <span class="comment">/**&lt; \brief (Usart Offset: 0xE8) Write Protect Status Register */</span>
<a name="l06224"></a>06224   RwReg Reserved4[5];
<a name="l06225"></a><a class="code" href="struct_usart.html#a9233618175a10ac4e2495fb2210868cd">06225</a>   RwReg US_RPR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x100) Receive Pointer Register */</span>
<a name="l06226"></a><a class="code" href="struct_usart.html#a699765308c831836d99178cf7e5df1af">06226</a>   RwReg US_RCR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x104) Receive Counter Register */</span>
<a name="l06227"></a><a class="code" href="struct_usart.html#a24ec5d8f542d5e05c36a2fe61dd75d6c">06227</a>   RwReg US_TPR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x108) Transmit Pointer Register */</span>
<a name="l06228"></a><a class="code" href="struct_usart.html#afcef5281d284f50e5cf2432c13636d4c">06228</a>   RwReg US_TCR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x10C) Transmit Counter Register */</span>
<a name="l06229"></a><a class="code" href="struct_usart.html#afa018a12664c8ff93b6adc703e5b99fb">06229</a>   RwReg US_RNPR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x110) Receive Next Pointer Register */</span>
<a name="l06230"></a><a class="code" href="struct_usart.html#a77655366d5babb473360422c45f27fce">06230</a>   RwReg US_RNCR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x114) Receive Next Counter Register */</span>
<a name="l06231"></a><a class="code" href="struct_usart.html#ac5e41feb764ffe53ee9c111c73f5159f">06231</a>   RwReg US_TNPR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x118) Transmit Next Pointer Register */</span>
<a name="l06232"></a><a class="code" href="struct_usart.html#a563b569a5f4fab29b3870f616d95f035">06232</a>   RwReg US_TNCR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x11C) Transmit Next Counter Register */</span>
<a name="l06233"></a><a class="code" href="struct_usart.html#af61d567a20a2a7051073b8b8c008affa">06233</a>   WoReg US_PTCR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x120) Transfer Control Register */</span>
<a name="l06234"></a><a class="code" href="struct_usart.html#a4b33242d8ff57f5e1110a3cff7affe92">06234</a>   RoReg US_PTSR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x124) Transfer Status Register */</span>
<a name="l06235"></a>06235 } <a class="code" href="struct_usart.html" title="Usart hardware registers.">Usart</a>;
<a name="l06236"></a>06236 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l06237"></a>06237 <span class="comment">/* -------- US_CR : (USART Offset: 0x0000) Control Register -------- */</span>
<a name="l06238"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga289015c89f844f43f1be6c29833d356e">06238</a> <span class="preprocessor">#define US_CR_RSTRX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_CR) Reset Receiver */</span>
<a name="l06239"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaa07f6e4568ce71892cfb8c1a1a313a04">06239</a> <span class="preprocessor">#define US_CR_RSTTX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (US_CR) Reset Transmitter */</span>
<a name="l06240"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gac12ad99304bacf5e2b8c0da6ec3f4f36">06240</a> <span class="preprocessor">#define US_CR_RXEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_CR) Receiver Enable */</span>
<a name="l06241"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga51a36c4766a595e9d869932ac42abe17">06241</a> <span class="preprocessor">#define US_CR_RXDIS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_CR) Receiver Disable */</span>
<a name="l06242"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga633f8a52c37664add6f179677ed747f8">06242</a> <span class="preprocessor">#define US_CR_TXEN (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_CR) Transmitter Enable */</span>
<a name="l06243"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga6a84fef45605c27ae80196c239337222">06243</a> <span class="preprocessor">#define US_CR_TXDIS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_CR) Transmitter Disable */</span>
<a name="l06244"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga87fef988175697a83a1668452804858a">06244</a> <span class="preprocessor">#define US_CR_RSTSTA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_CR) Reset Status Bits */</span>
<a name="l06245"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga38fd9dd2978d5f71f0a13cd12b54a51b">06245</a> <span class="preprocessor">#define US_CR_STTBRK (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_CR) Start Break */</span>
<a name="l06246"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gab301e4d5c1654197d0bae12f4cbf859d">06246</a> <span class="preprocessor">#define US_CR_STPBRK (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_CR) Stop Break */</span>
<a name="l06247"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga9537e0455ba8c2f60aa564096671bdfa">06247</a> <span class="preprocessor">#define US_CR_STTTO (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (US_CR) Start Time-out */</span>
<a name="l06248"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga7ed059b63de79497dcf0488650540df9">06248</a> <span class="preprocessor">#define US_CR_SENDA (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_CR) Send Address */</span>
<a name="l06249"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga6b36503b13b7a6b0e156ad264b2bd6b2">06249</a> <span class="preprocessor">#define US_CR_RSTIT (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_CR) Reset Iterations */</span>
<a name="l06250"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gab1c6fd111495dbe134b378a7101cd341">06250</a> <span class="preprocessor">#define US_CR_RSTNACK (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_CR) Reset Non Acknowledge */</span>
<a name="l06251"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga2c3ab23df2c3d1c0ac1d1e9aa9bc4a91">06251</a> <span class="preprocessor">#define US_CR_RETTO (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_CR) Rearm Time-out */</span>
<a name="l06252"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaac509707138e79297f5e60d12fb9bc52">06252</a> <span class="preprocessor">#define US_CR_DTREN (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_CR) Data Terminal Ready Enable */</span>
<a name="l06253"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaa21f5f1439d67734e1a18339c69860da">06253</a> <span class="preprocessor">#define US_CR_DTRDIS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_CR) Data Terminal Ready Disable */</span>
<a name="l06254"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga1e0a263a9247861720ed730f23f4fee1">06254</a> <span class="preprocessor">#define US_CR_RTSEN (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_CR) Request to Send Enable */</span>
<a name="l06255"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gae78f80fc64e7dd43cdb8b05ec5c1cfec">06255</a> <span class="preprocessor">#define US_CR_FCS (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_CR) Force SPI Chip Select */</span>
<a name="l06256"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga2942e9a6d89edc090f35e916edabf00a">06256</a> <span class="preprocessor">#define US_CR_RTSDIS (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_CR) Request to Send Disable */</span>
<a name="l06257"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gad3773dfe792a68f513c2e124130cdbdc">06257</a> <span class="preprocessor">#define US_CR_RCS (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_CR) Release SPI Chip Select */</span>
<a name="l06258"></a>06258 <span class="comment">/* -------- US_MR : (USART Offset: 0x0004) Mode Register -------- */</span>
<a name="l06259"></a>06259 <span class="preprocessor">#define US_MR_USART_MODE_Pos 0</span>
<a name="l06260"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga391f9579ecccc9b7443bcd6b97a641f6">06260</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_USART_MODE_Msk (0xfu &lt;&lt; US_MR_USART_MODE_Pos) </span><span class="comment">/**&lt; \brief (US_MR)  */</span>
<a name="l06261"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gadf759179d18a5c09c135067302cb6c49">06261</a> <span class="preprocessor">#define   US_MR_USART_MODE_NORMAL (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) Normal mode */</span>
<a name="l06262"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga0214bd1dae36f06951cd00ea2d7acca4">06262</a> <span class="preprocessor">#define   US_MR_USART_MODE_RS485 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) RS485 */</span>
<a name="l06263"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gad91fe03d2558a3a53282014fec996d0f">06263</a> <span class="preprocessor">#define   US_MR_USART_MODE_HW_HANDSHAKING (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) Hardware Handshaking */</span>
<a name="l06264"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga95c7770dd34cd192dc2b7aab91aa1af4">06264</a> <span class="preprocessor">#define   US_MR_USART_MODE_MODEM (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) Modem */</span>
<a name="l06265"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga8fb6b8259bdeba5c81950a0a6ac640ff">06265</a> <span class="preprocessor">#define   US_MR_USART_MODE_IS07816_T_0 (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) IS07816 Protocol: T = 0 */</span>
<a name="l06266"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga561f83e0e3aa887d206ba3cb0f665283">06266</a> <span class="preprocessor">#define   US_MR_USART_MODE_IS07816_T_1 (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) IS07816 Protocol: T = 1 */</span>
<a name="l06267"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga31a11a75994d88501dc4130e7a86d731">06267</a> <span class="preprocessor">#define   US_MR_USART_MODE_IRDA (0x8u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) IrDA */</span>
<a name="l06268"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga67e5f2a65c10ff49f192f553cdd28c6c">06268</a> <span class="preprocessor">#define   US_MR_USART_MODE_SPI_MASTER (0xEu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) SPI Master */</span>
<a name="l06269"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gae309c5e0f300b7b975794109ee299c06">06269</a> <span class="preprocessor">#define   US_MR_USART_MODE_SPI_SLAVE (0xFu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) SPI Slave */</span>
<a name="l06270"></a>06270 <span class="preprocessor">#define US_MR_USCLKS_Pos 4</span>
<a name="l06271"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaee59364806aa47527898f4224f566c26">06271</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_USCLKS_Msk (0x3u &lt;&lt; US_MR_USCLKS_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Clock Selection */</span>
<a name="l06272"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga7733911b186e511a30653235075fd92e">06272</a> <span class="preprocessor">#define   US_MR_USCLKS_MCK (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_MR) Master Clock MCK is selected */</span>
<a name="l06273"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga004a4afefc5fb8b6d940b1bab06be3d5">06273</a> <span class="preprocessor">#define   US_MR_USCLKS_DIV (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_MR) Internal Clock Divided MCK/DIV (DIV=8) is selected */</span>
<a name="l06274"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gad6d80cc136e170cfd806d62bdcf1f90b">06274</a> <span class="preprocessor">#define   US_MR_USCLKS_SCK (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_MR) Serial Clock SLK is selected */</span>
<a name="l06275"></a>06275 <span class="preprocessor">#define US_MR_CHRL_Pos 6</span>
<a name="l06276"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga43c3d69dae2e65898f6e04255eb569eb">06276</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_CHRL_Msk (0x3u &lt;&lt; US_MR_CHRL_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Character Length. */</span>
<a name="l06277"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga069469109ace33ba48d7fb82131082ac">06277</a> <span class="preprocessor">#define   US_MR_CHRL_5_BIT (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_MR) Character length is 5 bits */</span>
<a name="l06278"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga78cbcdb3e14aeb019b921b935eb5555d">06278</a> <span class="preprocessor">#define   US_MR_CHRL_6_BIT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_MR) Character length is 6 bits */</span>
<a name="l06279"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga91a3ac6e5428ca9f13ba77f6ed65b672">06279</a> <span class="preprocessor">#define   US_MR_CHRL_7_BIT (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_MR) Character length is 7 bits */</span>
<a name="l06280"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga89f742aa35c144273e5dd30e957fd25e">06280</a> <span class="preprocessor">#define   US_MR_CHRL_8_BIT (0x3u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_MR) Character length is 8 bits */</span>
<a name="l06281"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gabaa2196c67d72cd07afe92bb2332d590">06281</a> <span class="preprocessor">#define US_MR_SYNC (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MR) Synchronous Mode Select */</span>
<a name="l06282"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaaaa6a132061fd60383577289dd8382c1">06282</a> <span class="preprocessor">#define US_MR_CPHA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MR) SPI Clock Phase */</span>
<a name="l06283"></a>06283 <span class="preprocessor">#define US_MR_PAR_Pos 9</span>
<a name="l06284"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga747ea04f1cfc173edab9b1437dcb7ce1">06284</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_PAR_Msk (0x7u &lt;&lt; US_MR_PAR_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Parity Type */</span>
<a name="l06285"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gafb5cfcf9f8a7e9993d7c6e79227e47f4">06285</a> <span class="preprocessor">#define   US_MR_PAR_EVEN (0x0u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Even parity */</span>
<a name="l06286"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga3dda7092d66b6ccf31f95b20b1fb7d63">06286</a> <span class="preprocessor">#define   US_MR_PAR_ODD (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Odd parity */</span>
<a name="l06287"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga6c2dfe7ff8193cc373f48a31870f3f7e">06287</a> <span class="preprocessor">#define   US_MR_PAR_SPACE (0x2u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Parity forced to 0 (Space) */</span>
<a name="l06288"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga5f4ac88c5acd2a096733867b9e4ca201">06288</a> <span class="preprocessor">#define   US_MR_PAR_MARK (0x3u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Parity forced to 1 (Mark) */</span>
<a name="l06289"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga46dab6c5f7c5e581d55ee038e2e9de7f">06289</a> <span class="preprocessor">#define   US_MR_PAR_NO (0x4u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) No parity */</span>
<a name="l06290"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gacdc45965ead02f56f2777d984e3e456f">06290</a> <span class="preprocessor">#define   US_MR_PAR_MULTIDROP (0x6u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Multidrop mode */</span>
<a name="l06291"></a>06291 <span class="preprocessor">#define US_MR_NBSTOP_Pos 12</span>
<a name="l06292"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga594dda49a1880663607221e3699c01f0">06292</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_NBSTOP_Msk (0x3u &lt;&lt; US_MR_NBSTOP_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Number of Stop Bits */</span>
<a name="l06293"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga8355916969a4df4881c757a72e2e8f49">06293</a> <span class="preprocessor">#define   US_MR_NBSTOP_1_BIT (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_MR) 1 stop bit */</span>
<a name="l06294"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gabc926898e96d94d605220f5e7d4547bf">06294</a> <span class="preprocessor">#define   US_MR_NBSTOP_1_5_BIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_MR) 1.5 stop bit (SYNC = 0) or reserved (SYNC = 1) */</span>
<a name="l06295"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga9b79484af4f9388a4af6374f355b683c">06295</a> <span class="preprocessor">#define   US_MR_NBSTOP_2_BIT (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_MR) 2 stop bits */</span>
<a name="l06296"></a>06296 <span class="preprocessor">#define US_MR_CHMODE_Pos 14</span>
<a name="l06297"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga2512d10851d28c2088958c74252a95e2">06297</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_CHMODE_Msk (0x3u &lt;&lt; US_MR_CHMODE_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Channel Mode */</span>
<a name="l06298"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga6af970a54b2e8f3a1867c7f216fbe4d3">06298</a> <span class="preprocessor">#define   US_MR_CHMODE_NORMAL (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_MR) Normal Mode */</span>
<a name="l06299"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga057ee9f1e6f3a41375befc125b901b02">06299</a> <span class="preprocessor">#define   US_MR_CHMODE_AUTOMATIC (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_MR) Automatic Echo. Receiver input is connected to the TXD pin. */</span>
<a name="l06300"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga296783db11c3b81ded2ba40aea8ca881">06300</a> <span class="preprocessor">#define   US_MR_CHMODE_LOCAL_LOOPBACK (0x2u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_MR) Local Loopback. Transmitter output is connected to the Receiver Input. */</span>
<a name="l06301"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga14eba40ea16b23ba00883a4c1312a559">06301</a> <span class="preprocessor">#define   US_MR_CHMODE_REMOTE_LOOPBACK (0x3u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_MR) Remote Loopback. RXD pin is internally connected to the TXD pin. */</span>
<a name="l06302"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga469db6fceea00e7836f01e6be31d7d4e">06302</a> <span class="preprocessor">#define US_MR_MSBF (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_MR) Bit Order */</span>
<a name="l06303"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga9371c744be8c58e82876f1c4b9f7fac1">06303</a> <span class="preprocessor">#define US_MR_CPOL (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_MR) SPI Clock Polarity */</span>
<a name="l06304"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gab519a1f3353ca3654d5750a371c59781">06304</a> <span class="preprocessor">#define US_MR_MODE9 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_MR) 9-bit Character Length */</span>
<a name="l06305"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga1add06cd0911361c6ee44a68b35b8e32">06305</a> <span class="preprocessor">#define US_MR_CLKO (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_MR) Clock Output Select */</span>
<a name="l06306"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaedaa2023c626f194078a901f54319391">06306</a> <span class="preprocessor">#define US_MR_OVER (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_MR) Oversampling Mode */</span>
<a name="l06307"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaea75d07588599553140243d921ba9cb8">06307</a> <span class="preprocessor">#define US_MR_INACK (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (US_MR) Inhibit Non Acknowledge */</span>
<a name="l06308"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga23cf4e529dee20b6133714966e3c7849">06308</a> <span class="preprocessor">#define US_MR_DSNACK (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (US_MR) Disable Successive NACK */</span>
<a name="l06309"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaa2a6ab3c4110c938bb6bebb41574e577">06309</a> <span class="preprocessor">#define US_MR_VAR_SYNC (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (US_MR) Variable Synchronization of Command/Data Sync Start Frame Delimiter */</span>
<a name="l06310"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gab629a83ceeb144fe4483aeb5230389de">06310</a> <span class="preprocessor">#define US_MR_INVDATA (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (US_MR) INverted Data */</span>
<a name="l06311"></a>06311 <span class="preprocessor">#define US_MR_MAX_ITERATION_Pos 24</span>
<a name="l06312"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga4680acd338dba9d030568721e575938f">06312</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_MAX_ITERATION_Msk (0x7u &lt;&lt; US_MR_MAX_ITERATION_Pos) </span><span class="comment">/**&lt; \brief (US_MR)  */</span>
<a name="l06313"></a>06313 <span class="preprocessor">#define US_MR_MAX_ITERATION(value) ((US_MR_MAX_ITERATION_Msk &amp; ((value) &lt;&lt; US_MR_MAX_ITERATION_Pos)))</span>
<a name="l06314"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga1b72ab69619b27bc382a63ef45b3ace9">06314</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_FILTER (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_MR) Infrared Receive Line Filter */</span>
<a name="l06315"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga5bae820d4630b71850526c8631b05630">06315</a> <span class="preprocessor">#define US_MR_MAN (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_MR) Manchester Encoder/Decoder Enable */</span>
<a name="l06316"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga737c1c04c0c789958976cd2e7567575b">06316</a> <span class="preprocessor">#define US_MR_MODSYNC (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (US_MR) Manchester Synchronization Mode */</span>
<a name="l06317"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaa3daf73fd54bb938dc60bca32b15b316">06317</a> <span class="preprocessor">#define US_MR_ONEBIT (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (US_MR) Start Frame Delimiter Selector */</span>
<a name="l06318"></a>06318 <span class="comment">/* -------- US_IER : (USART Offset: 0x0008) Interrupt Enable Register -------- */</span>
<a name="l06319"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga69f7e8a9cc096027f7357c97810837f8">06319</a> <span class="preprocessor">#define US_IER_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_IER) RXRDY Interrupt Enable */</span>
<a name="l06320"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga7febb9688526233aa9694685c3e8c76f">06320</a> <span class="preprocessor">#define US_IER_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_IER) TXRDY Interrupt Enable */</span>
<a name="l06321"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaf8788ac377bf4815a9d1e87ac09dddea">06321</a> <span class="preprocessor">#define US_IER_RXBRK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_IER) Receiver Break Interrupt Enable */</span>
<a name="l06322"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaa0192a05ef6682823c311848ecc93735">06322</a> <span class="preprocessor">#define US_IER_ENDRX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (US_IER) End of Receive Transfer Interrupt Enable */</span>
<a name="l06323"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga61e18658b524b2b842ceb49edc02e23e">06323</a> <span class="preprocessor">#define US_IER_ENDTX (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_IER) End of Transmit Interrupt Enable */</span>
<a name="l06324"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga10a7e10c1a09d3c3db88a85fe5d4a6f3">06324</a> <span class="preprocessor">#define US_IER_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_IER) Overrun Error Interrupt Enable */</span>
<a name="l06325"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga783b1334f6b7b22633ff845b918388cb">06325</a> <span class="preprocessor">#define US_IER_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_IER) Framing Error Interrupt Enable */</span>
<a name="l06326"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga4fea2a8cb7efc17f8a1c477ea9e5f824">06326</a> <span class="preprocessor">#define US_IER_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_IER) Parity Error Interrupt Enable */</span>
<a name="l06327"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gae7166a0a562b66d69d270e41b26c8f87">06327</a> <span class="preprocessor">#define US_IER_TIMEOUT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_IER) Time-out Interrupt Enable */</span>
<a name="l06328"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga250eb27df8772dda77f009ee0dda603f">06328</a> <span class="preprocessor">#define US_IER_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_IER) TXEMPTY Interrupt Enable */</span>
<a name="l06329"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga94c1b46fbf6fab653b7e78ed94800bd6">06329</a> <span class="preprocessor">#define US_IER_ITER (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IER) Max number of Repetitions Reached */</span>
<a name="l06330"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga8c123db487d35e3ded13fef368871b63">06330</a> <span class="preprocessor">#define US_IER_UNRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IER) SPI Underrun Error */</span>
<a name="l06331"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gae57d04ee9f30b3f09449b1f9b0cb6290">06331</a> <span class="preprocessor">#define US_IER_TXBUFE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (US_IER) Buffer Empty Interrupt Enable */</span>
<a name="l06332"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaa79b5f589248ceb850c4d5856fbbacd6">06332</a> <span class="preprocessor">#define US_IER_RXBUFF (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_IER) Buffer Full Interrupt Enable */</span>
<a name="l06333"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga576697ae726b020ab568c2eae2b641d3">06333</a> <span class="preprocessor">#define US_IER_NACK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IER) Non AcknowledgeInterrupt Enable */</span>
<a name="l06334"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga767eacf4f6838eae8d837a19885d60e7">06334</a> <span class="preprocessor">#define US_IER_RIIC (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_IER) Ring Indicator Input Change Enable */</span>
<a name="l06335"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga6ac7eb5f322ef836956899ecbd16c23a">06335</a> <span class="preprocessor">#define US_IER_DSRIC (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_IER) Data Set Ready Input Change Enable */</span>
<a name="l06336"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gab27d71074978f267e163864889d596c5">06336</a> <span class="preprocessor">#define US_IER_DCDIC (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_IER) Data Carrier Detect Input Change Interrupt Enable */</span>
<a name="l06337"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga101e48a8626ce087edd6d00eef4bae53">06337</a> <span class="preprocessor">#define US_IER_CTSIC (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_IER) Clear to Send Input Change Interrupt Enable */</span>
<a name="l06338"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga3b48a60f353ccee7317ab3863dbdfc12">06338</a> <span class="preprocessor">#define US_IER_MANE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_IER) Manchester Error Interrupt Enable */</span>
<a name="l06339"></a>06339 <span class="comment">/* -------- US_IDR : (USART Offset: 0x000C) Interrupt Disable Register -------- */</span>
<a name="l06340"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga58bb5dfeb9579c7d06c21438430e4bea">06340</a> <span class="preprocessor">#define US_IDR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_IDR) RXRDY Interrupt Disable */</span>
<a name="l06341"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaef923cfe741e3e0989e9ca0beb1abf53">06341</a> <span class="preprocessor">#define US_IDR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_IDR) TXRDY Interrupt Disable */</span>
<a name="l06342"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaf0f32efb9cf2a1cd92d86c905662f389">06342</a> <span class="preprocessor">#define US_IDR_RXBRK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_IDR) Receiver Break Interrupt Disable */</span>
<a name="l06343"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gad1406ab3bdfcac0dde7f1cda1d6d201a">06343</a> <span class="preprocessor">#define US_IDR_ENDRX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (US_IDR) End of Receive Transfer Interrupt Disable */</span>
<a name="l06344"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gad5eb381da00d742676e77b8697811b1d">06344</a> <span class="preprocessor">#define US_IDR_ENDTX (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_IDR) End of Transmit Interrupt Disable */</span>
<a name="l06345"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga1d7b182c47282447de1a5d0e346ddb85">06345</a> <span class="preprocessor">#define US_IDR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_IDR) Overrun Error Interrupt Disable */</span>
<a name="l06346"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga96dd0f0ad80f2e4b77a0597b6d415e5e">06346</a> <span class="preprocessor">#define US_IDR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_IDR) Framing Error Interrupt Disable */</span>
<a name="l06347"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga8201459971f233b74a5d65b424dfd40a">06347</a> <span class="preprocessor">#define US_IDR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_IDR) Parity Error Interrupt Disable */</span>
<a name="l06348"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga1646fd9bdbcb810a1b3f1538683f5d20">06348</a> <span class="preprocessor">#define US_IDR_TIMEOUT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_IDR) Time-out Interrupt Disable */</span>
<a name="l06349"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaae7da827f74444f5d35f49c17f9a379f">06349</a> <span class="preprocessor">#define US_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_IDR) TXEMPTY Interrupt Disable */</span>
<a name="l06350"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaf4a1beffcea3e9d3c9f48e23935df935">06350</a> <span class="preprocessor">#define US_IDR_ITER (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IDR) Max number of Repetitions Reached Disable */</span>
<a name="l06351"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga8359697b6006ec9a807eb7799e274844">06351</a> <span class="preprocessor">#define US_IDR_UNRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IDR) SPI Underrun Error Disable */</span>
<a name="l06352"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga1ab9f8765a9d4cd72e7b61d169bc552e">06352</a> <span class="preprocessor">#define US_IDR_TXBUFE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (US_IDR) Buffer Empty Interrupt Disable */</span>
<a name="l06353"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga84e17a3f83cd42971671b4b1ff81a663">06353</a> <span class="preprocessor">#define US_IDR_RXBUFF (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_IDR) Buffer Full Interrupt Disable */</span>
<a name="l06354"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga05dd653448acc9f4ad9994fa5c814951">06354</a> <span class="preprocessor">#define US_IDR_NACK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IDR) Non AcknowledgeInterrupt Disable */</span>
<a name="l06355"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga1b03d0afb9dfafcbc2382e9f04228c9d">06355</a> <span class="preprocessor">#define US_IDR_RIIC (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_IDR) Ring Indicator Input Change Disable */</span>
<a name="l06356"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gab7c5d4ac846bfc4f880f7947928648ac">06356</a> <span class="preprocessor">#define US_IDR_DSRIC (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_IDR) Data Set Ready Input Change Disable */</span>
<a name="l06357"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga4f491e89d4fae0bb00f0c92d256fd898">06357</a> <span class="preprocessor">#define US_IDR_DCDIC (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_IDR) Data Carrier Detect Input Change Interrupt Disable */</span>
<a name="l06358"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga70a3bc6e3b8db0e7c2a9f9a446c9060b">06358</a> <span class="preprocessor">#define US_IDR_CTSIC (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_IDR) Clear to Send Input Change Interrupt Disable */</span>
<a name="l06359"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaeff7ea7514fb8a6769028d282830f386">06359</a> <span class="preprocessor">#define US_IDR_MANE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_IDR) Manchester Error Interrupt Disable */</span>
<a name="l06360"></a>06360 <span class="comment">/* -------- US_IMR : (USART Offset: 0x0010) Interrupt Mask Register -------- */</span>
<a name="l06361"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga16219bddb2458da5950d31843045baaf">06361</a> <span class="preprocessor">#define US_IMR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_IMR) RXRDY Interrupt Mask */</span>
<a name="l06362"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga602b2667efb3699cace42e9016315692">06362</a> <span class="preprocessor">#define US_IMR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_IMR) TXRDY Interrupt Mask */</span>
<a name="l06363"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga32f426d52088e2d3de553a02b782f52f">06363</a> <span class="preprocessor">#define US_IMR_RXBRK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_IMR) Receiver Break Interrupt Mask */</span>
<a name="l06364"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gac7ae37ad8d3adddd2db225ceea3761d9">06364</a> <span class="preprocessor">#define US_IMR_ENDRX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (US_IMR) End of Receive Transfer Interrupt Mask */</span>
<a name="l06365"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaec7299574944f11bc82c9601f6e7145b">06365</a> <span class="preprocessor">#define US_IMR_ENDTX (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_IMR) End of Transmit Interrupt Mask */</span>
<a name="l06366"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga1649c088824223149b740643fae6c44a">06366</a> <span class="preprocessor">#define US_IMR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_IMR) Overrun Error Interrupt Mask */</span>
<a name="l06367"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaf33d643a9bb4ba4da69709b5aee8699e">06367</a> <span class="preprocessor">#define US_IMR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_IMR) Framing Error Interrupt Mask */</span>
<a name="l06368"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga37609544c98340a2607180e910166c6d">06368</a> <span class="preprocessor">#define US_IMR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_IMR) Parity Error Interrupt Mask */</span>
<a name="l06369"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga19ed0c724bb8095d45bda1211cecaf08">06369</a> <span class="preprocessor">#define US_IMR_TIMEOUT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_IMR) Time-out Interrupt Mask */</span>
<a name="l06370"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaaf4a2c62f7d904dc8113e746ef55e514">06370</a> <span class="preprocessor">#define US_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_IMR) TXEMPTY Interrupt Mask */</span>
<a name="l06371"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga9120c66961ca8132a21daf3d304e0190">06371</a> <span class="preprocessor">#define US_IMR_ITER (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IMR) Max number of Repetitions Reached Mask */</span>
<a name="l06372"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gacebd5ec83984d6b1d61f754cee5cd6ef">06372</a> <span class="preprocessor">#define US_IMR_UNRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IMR) SPI Underrun Error Mask */</span>
<a name="l06373"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga21788dbc37f7c8b3cfa5aafe80c70307">06373</a> <span class="preprocessor">#define US_IMR_TXBUFE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (US_IMR) Buffer Empty Interrupt Mask */</span>
<a name="l06374"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga4a7ffc0210cf3a10cb9aa4ad69b9d7c6">06374</a> <span class="preprocessor">#define US_IMR_RXBUFF (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_IMR) Buffer Full Interrupt Mask */</span>
<a name="l06375"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gac5ce462de3ae34351bc1da33e5a3a8d3">06375</a> <span class="preprocessor">#define US_IMR_NACK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IMR) Non AcknowledgeInterrupt Mask */</span>
<a name="l06376"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga39e6f4dacfb8199b3c7bbc9aa51d936b">06376</a> <span class="preprocessor">#define US_IMR_RIIC (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_IMR) Ring Indicator Input Change Mask */</span>
<a name="l06377"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga52bcc2205569fe93301d5886eea2cc12">06377</a> <span class="preprocessor">#define US_IMR_DSRIC (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_IMR) Data Set Ready Input Change Mask */</span>
<a name="l06378"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga5daede36d12fd70b9a812c3e35126bcb">06378</a> <span class="preprocessor">#define US_IMR_DCDIC (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_IMR) Data Carrier Detect Input Change Interrupt Mask */</span>
<a name="l06379"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaf6072a01dd41460ed440131f209abce0">06379</a> <span class="preprocessor">#define US_IMR_CTSIC (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_IMR) Clear to Send Input Change Interrupt Mask */</span>
<a name="l06380"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga3608c9957c38751ccd18e7b8d5ba0732">06380</a> <span class="preprocessor">#define US_IMR_MANE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_IMR) Manchester Error Interrupt Mask */</span>
<a name="l06381"></a>06381 <span class="comment">/* -------- US_CSR : (USART Offset: 0x0014) Channel Status Register -------- */</span>
<a name="l06382"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga7621104c8da6f6ed914db2c659fd799b">06382</a> <span class="preprocessor">#define US_CSR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_CSR) Receiver Ready */</span>
<a name="l06383"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga9b5dedc9d37df7ce85a1541463de7adc">06383</a> <span class="preprocessor">#define US_CSR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_CSR) Transmitter Ready */</span>
<a name="l06384"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaaf13a0e45aff03e12076e11c580b595a">06384</a> <span class="preprocessor">#define US_CSR_RXBRK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_CSR) Break Received/End of Break */</span>
<a name="l06385"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gab27030a673a6d1da8eb85a593615d4c4">06385</a> <span class="preprocessor">#define US_CSR_ENDRX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (US_CSR) End of Receiver Transfer */</span>
<a name="l06386"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga590bb439c563b38642b1a0abcfae9216">06386</a> <span class="preprocessor">#define US_CSR_ENDTX (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_CSR) End of Transmitter Transfer */</span>
<a name="l06387"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gad3f3d7b8d7385d2c7d1d8711e3e11e80">06387</a> <span class="preprocessor">#define US_CSR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_CSR) Overrun Error */</span>
<a name="l06388"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga8cf5208403cfa404ed9bdf78d6ba58e6">06388</a> <span class="preprocessor">#define US_CSR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_CSR) Framing Error */</span>
<a name="l06389"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga98a00944d7ef8740735f4f338bf3655e">06389</a> <span class="preprocessor">#define US_CSR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_CSR) Parity Error */</span>
<a name="l06390"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga25bdb22091df2bb86bd19344b7db5111">06390</a> <span class="preprocessor">#define US_CSR_TIMEOUT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_CSR) Receiver Time-out */</span>
<a name="l06391"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga963036529afc1d52a24e2b44a3293fae">06391</a> <span class="preprocessor">#define US_CSR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_CSR) Transmitter Empty */</span>
<a name="l06392"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga77c857302ed051433c00015e142acdef">06392</a> <span class="preprocessor">#define US_CSR_ITER (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_CSR) Max number of Repetitions Reached */</span>
<a name="l06393"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gafcec58a022e7dc1cf53431b547d1aec7">06393</a> <span class="preprocessor">#define US_CSR_UNRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_CSR) SPI Underrun Error */</span>
<a name="l06394"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaf6d59fdc26aed28bb02353ea1bce7213">06394</a> <span class="preprocessor">#define US_CSR_TXBUFE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (US_CSR) Transmission Buffer Empty */</span>
<a name="l06395"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gad407b8529f299b30fd55d9cceaa8d212">06395</a> <span class="preprocessor">#define US_CSR_RXBUFF (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_CSR) Reception Buffer Full */</span>
<a name="l06396"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga7c77bea39fba86fdf890e5716d3f4884">06396</a> <span class="preprocessor">#define US_CSR_NACK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_CSR) Non AcknowledgeInterrupt */</span>
<a name="l06397"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gacd314dc6e0a0f76de454e686a79e6215">06397</a> <span class="preprocessor">#define US_CSR_RIIC (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_CSR) Ring Indicator Input Change Flag */</span>
<a name="l06398"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gab2057ead394c3c1981eef3ec792baf35">06398</a> <span class="preprocessor">#define US_CSR_DSRIC (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_CSR) Data Set Ready Input Change Flag */</span>
<a name="l06399"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga68ca7da6fb49cd4631763c41a15962ec">06399</a> <span class="preprocessor">#define US_CSR_DCDIC (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_CSR) Data Carrier Detect Input Change Flag */</span>
<a name="l06400"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga04e6782273af0cae94739e11d4b092e3">06400</a> <span class="preprocessor">#define US_CSR_CTSIC (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_CSR) Clear to Send Input Change Flag */</span>
<a name="l06401"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga7f55414e2b37fe2d1f1c509489ed3f8b">06401</a> <span class="preprocessor">#define US_CSR_RI (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (US_CSR) Image of RI Input */</span>
<a name="l06402"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gab090615054dfb928bee433755a4fccda">06402</a> <span class="preprocessor">#define US_CSR_DSR (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (US_CSR) Image of DSR Input */</span>
<a name="l06403"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga31347bfe85e8af557950993d11ad1183">06403</a> <span class="preprocessor">#define US_CSR_DCD (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (US_CSR) Image of DCD Input */</span>
<a name="l06404"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gad4107dfc2b86dee4a36b6e0dc41fe73b">06404</a> <span class="preprocessor">#define US_CSR_CTS (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (US_CSR) Image of CTS Input */</span>
<a name="l06405"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gae320c0de2fbc0bb089d222bcfb44c186">06405</a> <span class="preprocessor">#define US_CSR_MANERR (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_CSR) Manchester Error */</span>
<a name="l06406"></a>06406 <span class="comment">/* -------- US_RHR : (USART Offset: 0x0018) Receiver Holding Register -------- */</span>
<a name="l06407"></a>06407 <span class="preprocessor">#define US_RHR_RXCHR_Pos 0</span>
<a name="l06408"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaffa6b5dfcafbc38df8072b70afb43494">06408</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RHR_RXCHR_Msk (0x1ffu &lt;&lt; US_RHR_RXCHR_Pos) </span><span class="comment">/**&lt; \brief (US_RHR) Received Character */</span>
<a name="l06409"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaf5ab8f8994ad8836c2a6b1fd4025ef74">06409</a> <span class="preprocessor">#define US_RHR_RXSYNH (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_RHR) Received Sync */</span>
<a name="l06410"></a>06410 <span class="comment">/* -------- US_THR : (USART Offset: 0x001C) Transmitter Holding Register -------- */</span>
<a name="l06411"></a>06411 <span class="preprocessor">#define US_THR_TXCHR_Pos 0</span>
<a name="l06412"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga576c7f2329de91e8e2489ded0f3cca59">06412</a> <span class="preprocessor"></span><span class="preprocessor">#define US_THR_TXCHR_Msk (0x1ffu &lt;&lt; US_THR_TXCHR_Pos) </span><span class="comment">/**&lt; \brief (US_THR) Character to be Transmitted */</span>
<a name="l06413"></a>06413 <span class="preprocessor">#define US_THR_TXCHR(value) ((US_THR_TXCHR_Msk &amp; ((value) &lt;&lt; US_THR_TXCHR_Pos)))</span>
<a name="l06414"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga26c2a6b7a0c0710beaf41a8ea875df9b">06414</a> <span class="preprocessor"></span><span class="preprocessor">#define US_THR_TXSYNH (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_THR) Sync Field to be transmitted */</span>
<a name="l06415"></a>06415 <span class="comment">/* -------- US_BRGR : (USART Offset: 0x0020) Baud Rate Generator Register -------- */</span>
<a name="l06416"></a>06416 <span class="preprocessor">#define US_BRGR_CD_Pos 0</span>
<a name="l06417"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga0b17f9efd8463ee64487114c44cf06dd">06417</a> <span class="preprocessor"></span><span class="preprocessor">#define US_BRGR_CD_Msk (0xffffu &lt;&lt; US_BRGR_CD_Pos) </span><span class="comment">/**&lt; \brief (US_BRGR) Clock Divider */</span>
<a name="l06418"></a>06418 <span class="preprocessor">#define US_BRGR_CD(value) ((US_BRGR_CD_Msk &amp; ((value) &lt;&lt; US_BRGR_CD_Pos)))</span>
<a name="l06419"></a>06419 <span class="preprocessor"></span><span class="preprocessor">#define US_BRGR_FP_Pos 16</span>
<a name="l06420"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gac5996fae48e9e7a0ccf6dfa18f8cfc21">06420</a> <span class="preprocessor"></span><span class="preprocessor">#define US_BRGR_FP_Msk (0x7u &lt;&lt; US_BRGR_FP_Pos) </span><span class="comment">/**&lt; \brief (US_BRGR) Fractional Part */</span>
<a name="l06421"></a>06421 <span class="preprocessor">#define US_BRGR_FP(value) ((US_BRGR_FP_Msk &amp; ((value) &lt;&lt; US_BRGR_FP_Pos)))</span>
<a name="l06422"></a>06422 <span class="preprocessor"></span><span class="comment">/* -------- US_RTOR : (USART Offset: 0x0024) Receiver Time-out Register -------- */</span>
<a name="l06423"></a>06423 <span class="preprocessor">#define US_RTOR_TO_Pos 0</span>
<a name="l06424"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gab482f9730cf521fcdedc56d3b26dbbb8">06424</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RTOR_TO_Msk (0xffffu &lt;&lt; US_RTOR_TO_Pos) </span><span class="comment">/**&lt; \brief (US_RTOR) Time-out Value */</span>
<a name="l06425"></a>06425 <span class="preprocessor">#define US_RTOR_TO(value) ((US_RTOR_TO_Msk &amp; ((value) &lt;&lt; US_RTOR_TO_Pos)))</span>
<a name="l06426"></a>06426 <span class="preprocessor"></span><span class="comment">/* -------- US_TTGR : (USART Offset: 0x0028) Transmitter Timeguard Register -------- */</span>
<a name="l06427"></a>06427 <span class="preprocessor">#define US_TTGR_TG_Pos 0</span>
<a name="l06428"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaa008f1e11bc961b0f56ca7f6a6def9cf">06428</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TTGR_TG_Msk (0xffu &lt;&lt; US_TTGR_TG_Pos) </span><span class="comment">/**&lt; \brief (US_TTGR) Timeguard Value */</span>
<a name="l06429"></a>06429 <span class="preprocessor">#define US_TTGR_TG(value) ((US_TTGR_TG_Msk &amp; ((value) &lt;&lt; US_TTGR_TG_Pos)))</span>
<a name="l06430"></a>06430 <span class="preprocessor"></span><span class="comment">/* -------- US_FIDI : (USART Offset: 0x0040) FI DI Ratio Register -------- */</span>
<a name="l06431"></a>06431 <span class="preprocessor">#define US_FIDI_FI_DI_RATIO_Pos 0</span>
<a name="l06432"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gae26f1bc9f0944d6085531976862d9026">06432</a> <span class="preprocessor"></span><span class="preprocessor">#define US_FIDI_FI_DI_RATIO_Msk (0x7ffu &lt;&lt; US_FIDI_FI_DI_RATIO_Pos) </span><span class="comment">/**&lt; \brief (US_FIDI) FI Over DI Ratio Value */</span>
<a name="l06433"></a>06433 <span class="preprocessor">#define US_FIDI_FI_DI_RATIO(value) ((US_FIDI_FI_DI_RATIO_Msk &amp; ((value) &lt;&lt; US_FIDI_FI_DI_RATIO_Pos)))</span>
<a name="l06434"></a>06434 <span class="preprocessor"></span><span class="comment">/* -------- US_NER : (USART Offset: 0x0044) Number of Errors Register -------- */</span>
<a name="l06435"></a>06435 <span class="preprocessor">#define US_NER_NB_ERRORS_Pos 0</span>
<a name="l06436"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga4780877d1a0e5f649a7f4adb27f5bb0a">06436</a> <span class="preprocessor"></span><span class="preprocessor">#define US_NER_NB_ERRORS_Msk (0xffu &lt;&lt; US_NER_NB_ERRORS_Pos) </span><span class="comment">/**&lt; \brief (US_NER) Number of Errors */</span>
<a name="l06437"></a>06437 <span class="comment">/* -------- US_IF : (USART Offset: 0x004C) IrDA Filter Register -------- */</span>
<a name="l06438"></a>06438 <span class="preprocessor">#define US_IF_IRDA_FILTER_Pos 0</span>
<a name="l06439"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gae378ad83a08252423e3fff0a6947e516">06439</a> <span class="preprocessor"></span><span class="preprocessor">#define US_IF_IRDA_FILTER_Msk (0xffu &lt;&lt; US_IF_IRDA_FILTER_Pos) </span><span class="comment">/**&lt; \brief (US_IF) IrDA Filter */</span>
<a name="l06440"></a>06440 <span class="preprocessor">#define US_IF_IRDA_FILTER(value) ((US_IF_IRDA_FILTER_Msk &amp; ((value) &lt;&lt; US_IF_IRDA_FILTER_Pos)))</span>
<a name="l06441"></a>06441 <span class="preprocessor"></span><span class="comment">/* -------- US_MAN : (USART Offset: 0x0050) Manchester Encoder Decoder Register -------- */</span>
<a name="l06442"></a>06442 <span class="preprocessor">#define US_MAN_TX_PL_Pos 0</span>
<a name="l06443"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga2886463962c53e2423a526032539fe72">06443</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_TX_PL_Msk (0xfu &lt;&lt; US_MAN_TX_PL_Pos) </span><span class="comment">/**&lt; \brief (US_MAN) Transmitter Preamble Length */</span>
<a name="l06444"></a>06444 <span class="preprocessor">#define US_MAN_TX_PL(value) ((US_MAN_TX_PL_Msk &amp; ((value) &lt;&lt; US_MAN_TX_PL_Pos)))</span>
<a name="l06445"></a>06445 <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_TX_PP_Pos 8</span>
<a name="l06446"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga8f75c922efbdc164583d7c306ebd3597">06446</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_TX_PP_Msk (0x3u &lt;&lt; US_MAN_TX_PP_Pos) </span><span class="comment">/**&lt; \brief (US_MAN) Transmitter Preamble Pattern */</span>
<a name="l06447"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga2061c4d45406bbf130db3779a74cae9a">06447</a> <span class="preprocessor">#define   US_MAN_TX_PP_ALL_ONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;1&#39;s */</span>
<a name="l06448"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gac0b2e5adeea5ff17d642b90c1791e777">06448</a> <span class="preprocessor">#define   US_MAN_TX_PP_ALL_ZERO (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;0&#39;s */</span>
<a name="l06449"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga900f4d32de1a9064102fcb856cdd3afe">06449</a> <span class="preprocessor">#define   US_MAN_TX_PP_ZERO_ONE (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;01&#39;s */</span>
<a name="l06450"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gae15249ab227567cf22469dca61ea15ee">06450</a> <span class="preprocessor">#define   US_MAN_TX_PP_ONE_ZERO (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;10&#39;s */</span>
<a name="l06451"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga9545db2f59fcbb89e74b721d7e984849">06451</a> <span class="preprocessor">#define US_MAN_TX_MPOL (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_MAN) Transmitter Manchester Polarity */</span>
<a name="l06452"></a>06452 <span class="preprocessor">#define US_MAN_RX_PL_Pos 16</span>
<a name="l06453"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga0e71a73f21a408e324dcc9040cc4410c">06453</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_RX_PL_Msk (0xfu &lt;&lt; US_MAN_RX_PL_Pos) </span><span class="comment">/**&lt; \brief (US_MAN) Receiver Preamble Length */</span>
<a name="l06454"></a>06454 <span class="preprocessor">#define US_MAN_RX_PL(value) ((US_MAN_RX_PL_Msk &amp; ((value) &lt;&lt; US_MAN_RX_PL_Pos)))</span>
<a name="l06455"></a>06455 <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_RX_PP_Pos 24</span>
<a name="l06456"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gab5d4bb7462a390a15c2fe6b61ec5f8e2">06456</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_RX_PP_Msk (0x3u &lt;&lt; US_MAN_RX_PP_Pos) </span><span class="comment">/**&lt; \brief (US_MAN) Receiver Preamble Pattern detected */</span>
<a name="l06457"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga3e222f5aef50ece6194eea0f6ead2c9a">06457</a> <span class="preprocessor">#define   US_MAN_RX_PP_ALL_ONE (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;1&#39;s */</span>
<a name="l06458"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gad860d4aa311569818cac083627818511">06458</a> <span class="preprocessor">#define   US_MAN_RX_PP_ALL_ZERO (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;0&#39;s */</span>
<a name="l06459"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga666173cfd8ca665002fc730b28ea60b2">06459</a> <span class="preprocessor">#define   US_MAN_RX_PP_ZERO_ONE (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;01&#39;s */</span>
<a name="l06460"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga32d7fe33a64a17eba00cf73bb318a136">06460</a> <span class="preprocessor">#define   US_MAN_RX_PP_ONE_ZERO (0x3u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;10&#39;s */</span>
<a name="l06461"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaf57138925229331781456483e799baa2">06461</a> <span class="preprocessor">#define US_MAN_RX_MPOL (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_MAN) Receiver Manchester Polarity */</span>
<a name="l06462"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga1a1cd3970748eb9067591e2a2ab2a635">06462</a> <span class="preprocessor">#define US_MAN_STUCKTO1 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_MAN)  */</span>
<a name="l06463"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga5eecdaf6057642b346f5d3afdeeb5124">06463</a> <span class="preprocessor">#define US_MAN_DRIFT (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (US_MAN) Drift compensation */</span>
<a name="l06464"></a>06464 <span class="comment">/* -------- US_WPMR : (USART Offset: 0xE4) Write Protect Mode Register -------- */</span>
<a name="l06465"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaafe843516c5c2b970682b5219b7b03b1">06465</a> <span class="preprocessor">#define US_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_WPMR) Write Protect Enable */</span>
<a name="l06466"></a>06466 <span class="preprocessor">#define US_WPMR_WPKEY_Pos 8</span>
<a name="l06467"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga68e18606d5ce0c902f7078f5e84a95b8">06467</a> <span class="preprocessor"></span><span class="preprocessor">#define US_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; US_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (US_WPMR) Write Protect KEY */</span>
<a name="l06468"></a>06468 <span class="preprocessor">#define US_WPMR_WPKEY(value) ((US_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; US_WPMR_WPKEY_Pos)))</span>
<a name="l06469"></a>06469 <span class="preprocessor"></span><span class="comment">/* -------- US_WPSR : (USART Offset: 0xE8) Write Protect Status Register -------- */</span>
<a name="l06470"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gacf130470a00a755e30a2bf46a9ccbbbd">06470</a> <span class="preprocessor">#define US_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_WPSR) Write Protect Violation Status */</span>
<a name="l06471"></a>06471 <span class="preprocessor">#define US_WPSR_WPVSRC_Pos 8</span>
<a name="l06472"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga4241a13f49c2c191c0080cce67d4aa90">06472</a> <span class="preprocessor"></span><span class="preprocessor">#define US_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; US_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (US_WPSR) Write Protect Violation Source */</span>
<a name="l06473"></a>06473 <span class="comment">/* -------- US_RPR : (USART Offset: 0x100) Receive Pointer Register -------- */</span>
<a name="l06474"></a>06474 <span class="preprocessor">#define US_RPR_RXPTR_Pos 0</span>
<a name="l06475"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga90fcd37face7645d3337acd88ffd97e1">06475</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; US_RPR_RXPTR_Pos) </span><span class="comment">/**&lt; \brief (US_RPR) Receive Pointer Register */</span>
<a name="l06476"></a>06476 <span class="preprocessor">#define US_RPR_RXPTR(value) ((US_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; US_RPR_RXPTR_Pos)))</span>
<a name="l06477"></a>06477 <span class="preprocessor"></span><span class="comment">/* -------- US_RCR : (USART Offset: 0x104) Receive Counter Register -------- */</span>
<a name="l06478"></a>06478 <span class="preprocessor">#define US_RCR_RXCTR_Pos 0</span>
<a name="l06479"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga1f69d3e305b642c4b3a1af2393220d00">06479</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RCR_RXCTR_Msk (0xffffu &lt;&lt; US_RCR_RXCTR_Pos) </span><span class="comment">/**&lt; \brief (US_RCR) Receive Counter Register */</span>
<a name="l06480"></a>06480 <span class="preprocessor">#define US_RCR_RXCTR(value) ((US_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; US_RCR_RXCTR_Pos)))</span>
<a name="l06481"></a>06481 <span class="preprocessor"></span><span class="comment">/* -------- US_TPR : (USART Offset: 0x108) Transmit Pointer Register -------- */</span>
<a name="l06482"></a>06482 <span class="preprocessor">#define US_TPR_TXPTR_Pos 0</span>
<a name="l06483"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga7eec8f1697decf54c2ab0562195bff49">06483</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; US_TPR_TXPTR_Pos) </span><span class="comment">/**&lt; \brief (US_TPR) Transmit Counter Register */</span>
<a name="l06484"></a>06484 <span class="preprocessor">#define US_TPR_TXPTR(value) ((US_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; US_TPR_TXPTR_Pos)))</span>
<a name="l06485"></a>06485 <span class="preprocessor"></span><span class="comment">/* -------- US_TCR : (USART Offset: 0x10C) Transmit Counter Register -------- */</span>
<a name="l06486"></a>06486 <span class="preprocessor">#define US_TCR_TXCTR_Pos 0</span>
<a name="l06487"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga26ead1dd67bdac03e4f74b97142dd8bd">06487</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TCR_TXCTR_Msk (0xffffu &lt;&lt; US_TCR_TXCTR_Pos) </span><span class="comment">/**&lt; \brief (US_TCR) Transmit Counter Register */</span>
<a name="l06488"></a>06488 <span class="preprocessor">#define US_TCR_TXCTR(value) ((US_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; US_TCR_TXCTR_Pos)))</span>
<a name="l06489"></a>06489 <span class="preprocessor"></span><span class="comment">/* -------- US_RNPR : (USART Offset: 0x110) Receive Next Pointer Register -------- */</span>
<a name="l06490"></a>06490 <span class="preprocessor">#define US_RNPR_RXNPTR_Pos 0</span>
<a name="l06491"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga7cb24cbc61704595a2d73fed266357f0">06491</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; US_RNPR_RXNPTR_Pos) </span><span class="comment">/**&lt; \brief (US_RNPR) Receive Next Pointer */</span>
<a name="l06492"></a>06492 <span class="preprocessor">#define US_RNPR_RXNPTR(value) ((US_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; US_RNPR_RXNPTR_Pos)))</span>
<a name="l06493"></a>06493 <span class="preprocessor"></span><span class="comment">/* -------- US_RNCR : (USART Offset: 0x114) Receive Next Counter Register -------- */</span>
<a name="l06494"></a>06494 <span class="preprocessor">#define US_RNCR_RXNCTR_Pos 0</span>
<a name="l06495"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga7ddb6f11d9de7d18fc45b929e26b6969">06495</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; US_RNCR_RXNCTR_Pos) </span><span class="comment">/**&lt; \brief (US_RNCR) Receive Next Counter */</span>
<a name="l06496"></a>06496 <span class="preprocessor">#define US_RNCR_RXNCTR(value) ((US_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; US_RNCR_RXNCTR_Pos)))</span>
<a name="l06497"></a>06497 <span class="preprocessor"></span><span class="comment">/* -------- US_TNPR : (USART Offset: 0x118) Transmit Next Pointer Register -------- */</span>
<a name="l06498"></a>06498 <span class="preprocessor">#define US_TNPR_TXNPTR_Pos 0</span>
<a name="l06499"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga50b4e255ce161e8ab35dab4467376792">06499</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; US_TNPR_TXNPTR_Pos) </span><span class="comment">/**&lt; \brief (US_TNPR) Transmit Next Pointer */</span>
<a name="l06500"></a>06500 <span class="preprocessor">#define US_TNPR_TXNPTR(value) ((US_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; US_TNPR_TXNPTR_Pos)))</span>
<a name="l06501"></a>06501 <span class="preprocessor"></span><span class="comment">/* -------- US_TNCR : (USART Offset: 0x11C) Transmit Next Counter Register -------- */</span>
<a name="l06502"></a>06502 <span class="preprocessor">#define US_TNCR_TXNCTR_Pos 0</span>
<a name="l06503"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gacd5b48a34dd4a90772b50e535aa410ef">06503</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; US_TNCR_TXNCTR_Pos) </span><span class="comment">/**&lt; \brief (US_TNCR) Transmit Counter Next */</span>
<a name="l06504"></a>06504 <span class="preprocessor">#define US_TNCR_TXNCTR(value) ((US_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; US_TNCR_TXNCTR_Pos)))</span>
<a name="l06505"></a>06505 <span class="preprocessor"></span><span class="comment">/* -------- US_PTCR : (USART Offset: 0x120) Transfer Control Register -------- */</span>
<a name="l06506"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#gaee4171b438f4fa34e0b42eb89e374872">06506</a> <span class="preprocessor">#define US_PTCR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_PTCR) Receiver Transfer Enable */</span>
<a name="l06507"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga07fe2b1891be02081a52ba010faede65">06507</a> <span class="preprocessor">#define US_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_PTCR) Receiver Transfer Disable */</span>
<a name="l06508"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga810b32e18951855db64f01d73603509d">06508</a> <span class="preprocessor">#define US_PTCR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_PTCR) Transmitter Transfer Enable */</span>
<a name="l06509"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga1315b53bd2825a7f4afe0abe56a8d93e">06509</a> <span class="preprocessor">#define US_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_PTCR) Transmitter Transfer Disable */</span>
<a name="l06510"></a>06510 <span class="comment">/* -------- US_PTSR : (USART Offset: 0x124) Transfer Status Register -------- */</span>
<a name="l06511"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga4c322b7a10909fd131ab22f0c4be5cad">06511</a> <span class="preprocessor">#define US_PTSR_RXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_PTSR) Receiver Transfer Enable */</span>
<a name="l06512"></a><a class="code" href="group___s_a_m3_s___u_s_a_r_t.html#ga5724518ba976c691a61501a27bf3f50d">06512</a> <span class="preprocessor">#define US_PTSR_TXTEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_PTSR) Transmitter Transfer Enable */</span>
<a name="l06513"></a>06513 <span class="comment"></span>
<a name="l06514"></a>06514 <span class="comment">/*@}*/</span>
<a name="l06515"></a>06515 
<a name="l06516"></a>06516 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06517"></a>06517 <span class="comment">/**  SOFTWARE API DEFINITION FOR Watchdog Timer */</span>
<a name="l06518"></a>06518 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06519"></a>06519 <span class="comment">/** \addtogroup SAM3S_WDT Watchdog Timer */</span><span class="comment"></span>
<a name="l06520"></a>06520 <span class="comment">/*@{*/</span>
<a name="l06521"></a>06521 
<a name="l06522"></a>06522 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l06523"></a>06523 <span class="preprocessor"></span><span class="comment">/** \brief Wdt hardware registers */</span>
<a name="l06524"></a><a class="code" href="struct_wdt.html">06524</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l06525"></a><a class="code" href="struct_wdt.html#a21aaa904d404bcaea72f7638defe4f7e">06525</a>   WoReg WDT_CR; <span class="comment">/**&lt; \brief (Wdt Offset: 0x00) Control Register */</span>
<a name="l06526"></a><a class="code" href="struct_wdt.html#a6f09b4d6f98356923f45c9bb90487c3d">06526</a>   RwReg WDT_MR; <span class="comment">/**&lt; \brief (Wdt Offset: 0x04) Mode Register */</span>
<a name="l06527"></a><a class="code" href="struct_wdt.html#a26ae291f618e8bb6de1d54f772f8859c">06527</a>   RoReg WDT_SR; <span class="comment">/**&lt; \brief (Wdt Offset: 0x08) Status Register */</span>
<a name="l06528"></a>06528 } <a class="code" href="struct_wdt.html" title="Wdt hardware registers.">Wdt</a>;
<a name="l06529"></a>06529 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l06530"></a>06530 <span class="comment">/* -------- WDT_CR : (WDT Offset: 0x00) Control Register -------- */</span>
<a name="l06531"></a><a class="code" href="group___s_a_m3_s___w_d_t.html#gafd3a06ccb932e41cb00e1c5b75e38158">06531</a> <span class="preprocessor">#define WDT_CR_WDRSTT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (WDT_CR) Watchdog Restart */</span>
<a name="l06532"></a>06532 <span class="preprocessor">#define WDT_CR_KEY_Pos 24</span>
<a name="l06533"></a><a class="code" href="group___s_a_m3_s___w_d_t.html#ga00e88b0c550ef295eb815ac0f1526731">06533</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_CR_KEY_Msk (0xffu &lt;&lt; WDT_CR_KEY_Pos) </span><span class="comment">/**&lt; \brief (WDT_CR) Password */</span>
<a name="l06534"></a>06534 <span class="preprocessor">#define WDT_CR_KEY(value) ((WDT_CR_KEY_Msk &amp; ((value) &lt;&lt; WDT_CR_KEY_Pos)))</span>
<a name="l06535"></a>06535 <span class="preprocessor"></span><span class="comment">/* -------- WDT_MR : (WDT Offset: 0x04) Mode Register -------- */</span>
<a name="l06536"></a>06536 <span class="preprocessor">#define WDT_MR_WDV_Pos 0</span>
<a name="l06537"></a><a class="code" href="group___s_a_m3_s___w_d_t.html#gad4cf133e199be11d6b9fbeb5666f7f9d">06537</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_MR_WDV_Msk (0xfffu &lt;&lt; WDT_MR_WDV_Pos) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Counter Value */</span>
<a name="l06538"></a>06538 <span class="preprocessor">#define WDT_MR_WDV(value) ((WDT_MR_WDV_Msk &amp; ((value) &lt;&lt; WDT_MR_WDV_Pos)))</span>
<a name="l06539"></a><a class="code" href="group___s_a_m3_s___w_d_t.html#ga8980676258c1e50fc151bc617183cbdd">06539</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_MR_WDFIEN (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Fault Interrupt Enable */</span>
<a name="l06540"></a><a class="code" href="group___s_a_m3_s___w_d_t.html#ga3f6a499be9a0c911b2125bb4331f5a41">06540</a> <span class="preprocessor">#define WDT_MR_WDRSTEN (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Reset Enable */</span>
<a name="l06541"></a><a class="code" href="group___s_a_m3_s___w_d_t.html#ga013c8e7b13bdcf0724ccd478c202be73">06541</a> <span class="preprocessor">#define WDT_MR_WDRPROC (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Reset Processor */</span>
<a name="l06542"></a><a class="code" href="group___s_a_m3_s___w_d_t.html#ga1a68ee489085428a9e7f7abb596f1966">06542</a> <span class="preprocessor">#define WDT_MR_WDDIS (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Disable */</span>
<a name="l06543"></a>06543 <span class="preprocessor">#define WDT_MR_WDD_Pos 16</span>
<a name="l06544"></a><a class="code" href="group___s_a_m3_s___w_d_t.html#ga56e71ca61c282f06f86ad073d12ed44a">06544</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_MR_WDD_Msk (0xfffu &lt;&lt; WDT_MR_WDD_Pos) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Delta Value */</span>
<a name="l06545"></a>06545 <span class="preprocessor">#define WDT_MR_WDD(value) ((WDT_MR_WDD_Msk &amp; ((value) &lt;&lt; WDT_MR_WDD_Pos)))</span>
<a name="l06546"></a><a class="code" href="group___s_a_m3_s___w_d_t.html#gad01d33e23af100f19f03dc23b0700143">06546</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_MR_WDDBGHLT (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Debug Halt */</span>
<a name="l06547"></a><a class="code" href="group___s_a_m3_s___w_d_t.html#ga6f2c98642c4dde1afd454d6a9587cc2d">06547</a> <span class="preprocessor">#define WDT_MR_WDIDLEHLT (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Idle Halt */</span>
<a name="l06548"></a>06548 <span class="comment">/* -------- WDT_SR : (WDT Offset: 0x08) Status Register -------- */</span>
<a name="l06549"></a><a class="code" href="group___s_a_m3_s___w_d_t.html#ga7cbf9957ee89eb54bed0dc6c2c450281">06549</a> <span class="preprocessor">#define WDT_SR_WDUNF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (WDT_SR) Watchdog Underflow */</span>
<a name="l06550"></a><a class="code" href="group___s_a_m3_s___w_d_t.html#ga6156742fda8581a465861fcef3022e7f">06550</a> <span class="preprocessor">#define WDT_SR_WDERR (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (WDT_SR) Watchdog Error */</span>
<a name="l06551"></a>06551 <span class="comment"></span>
<a name="l06552"></a>06552 <span class="comment">/*@}*/</span>
<a name="l06553"></a>06553 <span class="comment"></span>
<a name="l06554"></a>06554 <span class="comment">/*@}*/</span>
<a name="l06555"></a>06555 
<a name="l06556"></a>06556 <span class="comment">/* ************************************************************************** */</span>
<a name="l06557"></a>06557 <span class="comment">/*   REGISTER ACCESS DEFINITIONS FOR SAM3S */</span>
<a name="l06558"></a>06558 <span class="comment">/* ************************************************************************** */</span><span class="comment"></span>
<a name="l06559"></a>06559 <span class="comment">/** \addtogroup SAM3S_reg Registers Access Definitions */</span><span class="comment"></span>
<a name="l06560"></a>06560 <span class="comment">/*@{*/</span>
<a name="l06561"></a>06561 
<a name="l06562"></a>06562 <span class="comment">/* ========== Register definition for HSMCI peripheral ========== */</span>
<a name="l06563"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3d2f08ea8d1959662e396e6fe3ba737f">06563</a> <span class="preprocessor">#define REG_HSMCI_CR        REG_ACCESS(WoReg, 0x40000000U) </span><span class="comment">/**&lt; \brief (HSMCI) Control Register */</span>
<a name="l06564"></a><a class="code" href="group___s_a_m3_s__reg.html#ga483043ae08f53d0248c886b93ea5061b">06564</a> <span class="preprocessor">#define REG_HSMCI_MR        REG_ACCESS(RwReg, 0x40000004U) </span><span class="comment">/**&lt; \brief (HSMCI) Mode Register */</span>
<a name="l06565"></a><a class="code" href="group___s_a_m3_s__reg.html#ga05aba20efcfc604a1c0dbc4a0ae59fdd">06565</a> <span class="preprocessor">#define REG_HSMCI_DTOR      REG_ACCESS(RwReg, 0x40000008U) </span><span class="comment">/**&lt; \brief (HSMCI) Data Timeout Register */</span>
<a name="l06566"></a><a class="code" href="group___s_a_m3_s__reg.html#ga032fea5b07f17d020ac38fc910cee206">06566</a> <span class="preprocessor">#define REG_HSMCI_SDCR      REG_ACCESS(RwReg, 0x4000000CU) </span><span class="comment">/**&lt; \brief (HSMCI) SD/SDIO Card Register */</span>
<a name="l06567"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf7f7f0125328691422f3ae3c40cf7e38">06567</a> <span class="preprocessor">#define REG_HSMCI_ARGR      REG_ACCESS(RwReg, 0x40000010U) </span><span class="comment">/**&lt; \brief (HSMCI) Argument Register */</span>
<a name="l06568"></a><a class="code" href="group___s_a_m3_s__reg.html#ga124fe5449e72ad30393dac59dc966e04">06568</a> <span class="preprocessor">#define REG_HSMCI_CMDR      REG_ACCESS(WoReg, 0x40000014U) </span><span class="comment">/**&lt; \brief (HSMCI) Command Register */</span>
<a name="l06569"></a><a class="code" href="group___s_a_m3_s__reg.html#gafb8e4559fcea87f8805e76ac7c5d91ba">06569</a> <span class="preprocessor">#define REG_HSMCI_BLKR      REG_ACCESS(RwReg, 0x40000018U) </span><span class="comment">/**&lt; \brief (HSMCI) Block Register */</span>
<a name="l06570"></a><a class="code" href="group___s_a_m3_s__reg.html#gaff044ffb8ae69870626eac4cb486b1d0">06570</a> <span class="preprocessor">#define REG_HSMCI_CSTOR     REG_ACCESS(RwReg, 0x4000001CU) </span><span class="comment">/**&lt; \brief (HSMCI) Completion Signal Timeout Register */</span>
<a name="l06571"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1b310441008a4e8d3783a71003cfb05a">06571</a> <span class="preprocessor">#define REG_HSMCI_RSPR      REG_ACCESS(RoReg, 0x40000020U) </span><span class="comment">/**&lt; \brief (HSMCI) Response Register */</span>
<a name="l06572"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8153dba26c632b4602287c951005322a">06572</a> <span class="preprocessor">#define REG_HSMCI_RDR       REG_ACCESS(RoReg, 0x40000030U) </span><span class="comment">/**&lt; \brief (HSMCI) Receive Data Register */</span>
<a name="l06573"></a><a class="code" href="group___s_a_m3_s__reg.html#gadf5f9cd968a69a81651a2bcbb37abc27">06573</a> <span class="preprocessor">#define REG_HSMCI_TDR       REG_ACCESS(WoReg, 0x40000034U) </span><span class="comment">/**&lt; \brief (HSMCI) Transmit Data Register */</span>
<a name="l06574"></a><a class="code" href="group___s_a_m3_s__reg.html#ga540a4fd3a762293cc2c426ad2c0af21a">06574</a> <span class="preprocessor">#define REG_HSMCI_SR        REG_ACCESS(RoReg, 0x40000040U) </span><span class="comment">/**&lt; \brief (HSMCI) Status Register */</span>
<a name="l06575"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8361b1663c3b97be199c5c42237e436b">06575</a> <span class="preprocessor">#define REG_HSMCI_IER       REG_ACCESS(WoReg, 0x40000044U) </span><span class="comment">/**&lt; \brief (HSMCI) Interrupt Enable Register */</span>
<a name="l06576"></a><a class="code" href="group___s_a_m3_s__reg.html#gab68e039e1d6678576ca094b4797515dc">06576</a> <span class="preprocessor">#define REG_HSMCI_IDR       REG_ACCESS(WoReg, 0x40000048U) </span><span class="comment">/**&lt; \brief (HSMCI) Interrupt Disable Register */</span>
<a name="l06577"></a><a class="code" href="group___s_a_m3_s__reg.html#ga28e006821f3eac27482bb10e043b23ba">06577</a> <span class="preprocessor">#define REG_HSMCI_IMR       REG_ACCESS(RoReg, 0x4000004CU) </span><span class="comment">/**&lt; \brief (HSMCI) Interrupt Mask Register */</span>
<a name="l06578"></a><a class="code" href="group___s_a_m3_s__reg.html#ga80e1236f88feeb3f5fcd91411b9bf2bc">06578</a> <span class="preprocessor">#define REG_HSMCI_CFG       REG_ACCESS(RwReg, 0x40000054U) </span><span class="comment">/**&lt; \brief (HSMCI) Configuration Register */</span>
<a name="l06579"></a><a class="code" href="group___s_a_m3_s__reg.html#ga08ecac36e5b9aded17b3e84d71dbc7f4">06579</a> <span class="preprocessor">#define REG_HSMCI_WPMR      REG_ACCESS(RwReg, 0x400000E4U) </span><span class="comment">/**&lt; \brief (HSMCI) Write Protection Mode Register */</span>
<a name="l06580"></a><a class="code" href="group___s_a_m3_s__reg.html#gac80a2f7840d370d4e36f3f35440eeea3">06580</a> <span class="preprocessor">#define REG_HSMCI_WPSR      REG_ACCESS(RoReg, 0x400000E8U) </span><span class="comment">/**&lt; \brief (HSMCI) Write Protection Status Register */</span>
<a name="l06581"></a><a class="code" href="group___s_a_m3_s__reg.html#ga052807c91af660517e40d1ff871253f0">06581</a> <span class="preprocessor">#define REG_HSMCI_RPR       REG_ACCESS(RwReg, 0x40000100U) </span><span class="comment">/**&lt; \brief (HSMCI) Receive Pointer Register */</span>
<a name="l06582"></a><a class="code" href="group___s_a_m3_s__reg.html#gad55d623db2a76995233154055f9c6119">06582</a> <span class="preprocessor">#define REG_HSMCI_RCR       REG_ACCESS(RwReg, 0x40000104U) </span><span class="comment">/**&lt; \brief (HSMCI) Receive Counter Register */</span>
<a name="l06583"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa516ee9bddce2b51eba1c3e9411af616">06583</a> <span class="preprocessor">#define REG_HSMCI_TPR       REG_ACCESS(RwReg, 0x40000108U) </span><span class="comment">/**&lt; \brief (HSMCI) Transmit Pointer Register */</span>
<a name="l06584"></a><a class="code" href="group___s_a_m3_s__reg.html#ga508079d3d1840ef351f6e2a9a4442711">06584</a> <span class="preprocessor">#define REG_HSMCI_TCR       REG_ACCESS(RwReg, 0x4000010CU) </span><span class="comment">/**&lt; \brief (HSMCI) Transmit Counter Register */</span>
<a name="l06585"></a><a class="code" href="group___s_a_m3_s__reg.html#gab03cc8c81588630667b2543a94159399">06585</a> <span class="preprocessor">#define REG_HSMCI_RNPR      REG_ACCESS(RwReg, 0x40000110U) </span><span class="comment">/**&lt; \brief (HSMCI) Receive Next Pointer Register */</span>
<a name="l06586"></a><a class="code" href="group___s_a_m3_s__reg.html#ga60a232c821f8b813799f1e42e362e57e">06586</a> <span class="preprocessor">#define REG_HSMCI_RNCR      REG_ACCESS(RwReg, 0x40000114U) </span><span class="comment">/**&lt; \brief (HSMCI) Receive Next Counter Register */</span>
<a name="l06587"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8363d2f602022c828ddf1c67ec4f67f0">06587</a> <span class="preprocessor">#define REG_HSMCI_TNPR      REG_ACCESS(RwReg, 0x40000118U) </span><span class="comment">/**&lt; \brief (HSMCI) Transmit Next Pointer Register */</span>
<a name="l06588"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa253ebb0979e41b18536829c45898a70">06588</a> <span class="preprocessor">#define REG_HSMCI_TNCR      REG_ACCESS(RwReg, 0x4000011CU) </span><span class="comment">/**&lt; \brief (HSMCI) Transmit Next Counter Register */</span>
<a name="l06589"></a><a class="code" href="group___s_a_m3_s__reg.html#gad4ed4105edd7e4bf3c4655a5a2819768">06589</a> <span class="preprocessor">#define REG_HSMCI_PTCR      REG_ACCESS(WoReg, 0x40000120U) </span><span class="comment">/**&lt; \brief (HSMCI) Transfer Control Register */</span>
<a name="l06590"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2186595b3a8be1759026e00f5e54783a">06590</a> <span class="preprocessor">#define REG_HSMCI_PTSR      REG_ACCESS(RoReg, 0x40000124U) </span><span class="comment">/**&lt; \brief (HSMCI) Transfer Status Register */</span>
<a name="l06591"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9f40c96669b595052076d1b3d547f5e1">06591</a> <span class="preprocessor">#define REG_HSMCI_FIFO      REG_ACCESS(RwReg, 0x40000200U) </span><span class="comment">/**&lt; \brief (HSMCI) FIFO Memory Aperture0 */</span>
<a name="l06592"></a>06592 <span class="comment">/* ========== Register definition for SSC peripheral ========== */</span>
<a name="l06593"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6b41044069b18dbaece9c26a2651f8f1">06593</a> <span class="preprocessor">#define REG_SSC_CR          REG_ACCESS(WoReg, 0x40004000U) </span><span class="comment">/**&lt; \brief (SSC) Control Register */</span>
<a name="l06594"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1285d7f9962cccdfd5abcd2a995f3164">06594</a> <span class="preprocessor">#define REG_SSC_CMR         REG_ACCESS(RwReg, 0x40004004U) </span><span class="comment">/**&lt; \brief (SSC) Clock Mode Register */</span>
<a name="l06595"></a><a class="code" href="group___s_a_m3_s__reg.html#gadb459d10663171ae24df3af9edae51ab">06595</a> <span class="preprocessor">#define REG_SSC_RCMR        REG_ACCESS(RwReg, 0x40004010U) </span><span class="comment">/**&lt; \brief (SSC) Receive Clock Mode Register */</span>
<a name="l06596"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0785e2f47504baede1a5cc833a4fd695">06596</a> <span class="preprocessor">#define REG_SSC_RFMR        REG_ACCESS(RwReg, 0x40004014U) </span><span class="comment">/**&lt; \brief (SSC) Receive Frame Mode Register */</span>
<a name="l06597"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4b9f2eb9687700c0b0d141e42d5ebe41">06597</a> <span class="preprocessor">#define REG_SSC_TCMR        REG_ACCESS(RwReg, 0x40004018U) </span><span class="comment">/**&lt; \brief (SSC) Transmit Clock Mode Register */</span>
<a name="l06598"></a><a class="code" href="group___s_a_m3_s__reg.html#gab3f4ab406848c1a963a56649ebd0b95b">06598</a> <span class="preprocessor">#define REG_SSC_TFMR        REG_ACCESS(RwReg, 0x4000401CU) </span><span class="comment">/**&lt; \brief (SSC) Transmit Frame Mode Register */</span>
<a name="l06599"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8df5028a8d0c76896683ddee97f1ed51">06599</a> <span class="preprocessor">#define REG_SSC_RHR         REG_ACCESS(RoReg, 0x40004020U) </span><span class="comment">/**&lt; \brief (SSC) Receive Holding Register */</span>
<a name="l06600"></a><a class="code" href="group___s_a_m3_s__reg.html#ga61092875b49382e1625a47e1d4bb8d89">06600</a> <span class="preprocessor">#define REG_SSC_THR         REG_ACCESS(WoReg, 0x40004024U) </span><span class="comment">/**&lt; \brief (SSC) Transmit Holding Register */</span>
<a name="l06601"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7a151c28c382a383e9d39a65eb565482">06601</a> <span class="preprocessor">#define REG_SSC_RSHR        REG_ACCESS(RoReg, 0x40004030U) </span><span class="comment">/**&lt; \brief (SSC) Receive Sync. Holding Register */</span>
<a name="l06602"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6eb4864e34440120d2be1bf0697af0ac">06602</a> <span class="preprocessor">#define REG_SSC_TSHR        REG_ACCESS(RwReg, 0x40004034U) </span><span class="comment">/**&lt; \brief (SSC) Transmit Sync. Holding Register */</span>
<a name="l06603"></a><a class="code" href="group___s_a_m3_s__reg.html#ga74c9599c84ff65f48b28c3e982b6826f">06603</a> <span class="preprocessor">#define REG_SSC_RC0R        REG_ACCESS(RwReg, 0x40004038U) </span><span class="comment">/**&lt; \brief (SSC) Receive Compare 0 Register */</span>
<a name="l06604"></a><a class="code" href="group___s_a_m3_s__reg.html#gab3a10fc72352b60216d2513fe26260f4">06604</a> <span class="preprocessor">#define REG_SSC_RC1R        REG_ACCESS(RwReg, 0x4000403CU) </span><span class="comment">/**&lt; \brief (SSC) Receive Compare 1 Register */</span>
<a name="l06605"></a><a class="code" href="group___s_a_m3_s__reg.html#gadadc1255877d3331f775ad3560fea001">06605</a> <span class="preprocessor">#define REG_SSC_SR          REG_ACCESS(RoReg, 0x40004040U) </span><span class="comment">/**&lt; \brief (SSC) Status Register */</span>
<a name="l06606"></a><a class="code" href="group___s_a_m3_s__reg.html#ga491e34460b474d117bdeaa8cd321137c">06606</a> <span class="preprocessor">#define REG_SSC_IER         REG_ACCESS(WoReg, 0x40004044U) </span><span class="comment">/**&lt; \brief (SSC) Interrupt Enable Register */</span>
<a name="l06607"></a><a class="code" href="group___s_a_m3_s__reg.html#gaad73d6b717fd15bf7ef261e533b6a412">06607</a> <span class="preprocessor">#define REG_SSC_IDR         REG_ACCESS(WoReg, 0x40004048U) </span><span class="comment">/**&lt; \brief (SSC) Interrupt Disable Register */</span>
<a name="l06608"></a><a class="code" href="group___s_a_m3_s__reg.html#gad4297e02770aa47a094f3a55f9a7293f">06608</a> <span class="preprocessor">#define REG_SSC_IMR         REG_ACCESS(RoReg, 0x4000404CU) </span><span class="comment">/**&lt; \brief (SSC) Interrupt Mask Register */</span>
<a name="l06609"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7b2aa2beb4e232b2cdb22c1951d67c29">06609</a> <span class="preprocessor">#define REG_SSC_WPMR        REG_ACCESS(RwReg, 0x400040E4U) </span><span class="comment">/**&lt; \brief (SSC) Write Protect Mode Register */</span>
<a name="l06610"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3ef35aa64df86a3420e8fd9d09ea1c2d">06610</a> <span class="preprocessor">#define REG_SSC_WPSR        REG_ACCESS(RoReg, 0x400040E8U) </span><span class="comment">/**&lt; \brief (SSC) Write Protect Status Register */</span>
<a name="l06611"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0381e7a73a091f7f2783e19805e8025a">06611</a> <span class="preprocessor">#define REG_SSC_RPR         REG_ACCESS(RwReg, 0x40004100U) </span><span class="comment">/**&lt; \brief (SSC) Receive Pointer Register */</span>
<a name="l06612"></a><a class="code" href="group___s_a_m3_s__reg.html#gabeb2ca4c9370188ab5016f802a209e81">06612</a> <span class="preprocessor">#define REG_SSC_RCR         REG_ACCESS(RwReg, 0x40004104U) </span><span class="comment">/**&lt; \brief (SSC) Receive Counter Register */</span>
<a name="l06613"></a><a class="code" href="group___s_a_m3_s__reg.html#ga16538b13c8e5c6330584c21397577685">06613</a> <span class="preprocessor">#define REG_SSC_TPR         REG_ACCESS(RwReg, 0x40004108U) </span><span class="comment">/**&lt; \brief (SSC) Transmit Pointer Register */</span>
<a name="l06614"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0c2153d9406af6a03461c000c545fdb4">06614</a> <span class="preprocessor">#define REG_SSC_TCR         REG_ACCESS(RwReg, 0x4000410CU) </span><span class="comment">/**&lt; \brief (SSC) Transmit Counter Register */</span>
<a name="l06615"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1a04e23a85e8ab9fe252df0713d22d10">06615</a> <span class="preprocessor">#define REG_SSC_RNPR        REG_ACCESS(RwReg, 0x40004110U) </span><span class="comment">/**&lt; \brief (SSC) Receive Next Pointer Register */</span>
<a name="l06616"></a><a class="code" href="group___s_a_m3_s__reg.html#ga250c3d192806911e6dd0e06a39266d68">06616</a> <span class="preprocessor">#define REG_SSC_RNCR        REG_ACCESS(RwReg, 0x40004114U) </span><span class="comment">/**&lt; \brief (SSC) Receive Next Counter Register */</span>
<a name="l06617"></a><a class="code" href="group___s_a_m3_s__reg.html#gad788660c097f40fc798e353ed31be618">06617</a> <span class="preprocessor">#define REG_SSC_TNPR        REG_ACCESS(RwReg, 0x40004118U) </span><span class="comment">/**&lt; \brief (SSC) Transmit Next Pointer Register */</span>
<a name="l06618"></a><a class="code" href="group___s_a_m3_s__reg.html#gab47c739d9047a7fc0d1a5c844f627f82">06618</a> <span class="preprocessor">#define REG_SSC_TNCR        REG_ACCESS(RwReg, 0x4000411CU) </span><span class="comment">/**&lt; \brief (SSC) Transmit Next Counter Register */</span>
<a name="l06619"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7abf72e0779ecd9830904cd8bcfd86e0">06619</a> <span class="preprocessor">#define REG_SSC_PTCR        REG_ACCESS(WoReg, 0x40004120U) </span><span class="comment">/**&lt; \brief (SSC) Transfer Control Register */</span>
<a name="l06620"></a><a class="code" href="group___s_a_m3_s__reg.html#gab09a66187d6a3d27cd1feec5b3565ec4">06620</a> <span class="preprocessor">#define REG_SSC_PTSR        REG_ACCESS(RoReg, 0x40004124U) </span><span class="comment">/**&lt; \brief (SSC) Transfer Status Register */</span>
<a name="l06621"></a>06621 <span class="comment">/* ========== Register definition for SPI peripheral ========== */</span>
<a name="l06622"></a><a class="code" href="group___s_a_m3_s__reg.html#gaff88c0169417bb2368751666d4efb4b3">06622</a> <span class="preprocessor">#define REG_SPI_CR          REG_ACCESS(WoReg, 0x40008000U) </span><span class="comment">/**&lt; \brief (SPI) Control Register */</span>
<a name="l06623"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9955802ba9d778bcf413859a89980011">06623</a> <span class="preprocessor">#define REG_SPI_MR          REG_ACCESS(RwReg, 0x40008004U) </span><span class="comment">/**&lt; \brief (SPI) Mode Register */</span>
<a name="l06624"></a><a class="code" href="group___s_a_m3_s__reg.html#ga369f80d9350a8105eb325586b345d97f">06624</a> <span class="preprocessor">#define REG_SPI_RDR         REG_ACCESS(RoReg, 0x40008008U) </span><span class="comment">/**&lt; \brief (SPI) Receive Data Register */</span>
<a name="l06625"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5fb5471db3bbfcf14627976e962c81c7">06625</a> <span class="preprocessor">#define REG_SPI_TDR         REG_ACCESS(WoReg, 0x4000800CU) </span><span class="comment">/**&lt; \brief (SPI) Transmit Data Register */</span>
<a name="l06626"></a><a class="code" href="group___s_a_m3_s__reg.html#gad5d359c28db44a049eaa0d029832dd20">06626</a> <span class="preprocessor">#define REG_SPI_SR          REG_ACCESS(RoReg, 0x40008010U) </span><span class="comment">/**&lt; \brief (SPI) Status Register */</span>
<a name="l06627"></a><a class="code" href="group___s_a_m3_s__reg.html#ga95245b2f232b7c7bd70b7658cdc134b8">06627</a> <span class="preprocessor">#define REG_SPI_IER         REG_ACCESS(WoReg, 0x40008014U) </span><span class="comment">/**&lt; \brief (SPI) Interrupt Enable Register */</span>
<a name="l06628"></a><a class="code" href="group___s_a_m3_s__reg.html#gab51470000d6e975f8d1bb954af4f8e74">06628</a> <span class="preprocessor">#define REG_SPI_IDR         REG_ACCESS(WoReg, 0x40008018U) </span><span class="comment">/**&lt; \brief (SPI) Interrupt Disable Register */</span>
<a name="l06629"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1c9bd035021421ca5f5b253ae25c5a8a">06629</a> <span class="preprocessor">#define REG_SPI_IMR         REG_ACCESS(RoReg, 0x4000801CU) </span><span class="comment">/**&lt; \brief (SPI) Interrupt Mask Register */</span>
<a name="l06630"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6276c8083eeb1a7ce6b6fe4b7a54243c">06630</a> <span class="preprocessor">#define REG_SPI_CSR         REG_ACCESS(RwReg, 0x40008030U) </span><span class="comment">/**&lt; \brief (SPI) Chip Select Register */</span>
<a name="l06631"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2d74d1b9e3ae65b564bd02e3819a97ac">06631</a> <span class="preprocessor">#define REG_SPI_WPMR        REG_ACCESS(RwReg, 0x400080E4U) </span><span class="comment">/**&lt; \brief (SPI) Write Protection Control Register */</span>
<a name="l06632"></a><a class="code" href="group___s_a_m3_s__reg.html#ga23c4d39f6569b79e053d8fc6f1b31955">06632</a> <span class="preprocessor">#define REG_SPI_WPSR        REG_ACCESS(RoReg, 0x400080E8U) </span><span class="comment">/**&lt; \brief (SPI) Write Protection Status Register */</span>
<a name="l06633"></a><a class="code" href="group___s_a_m3_s__reg.html#ga59ef8b98a2876648e03d6b8274af2ec0">06633</a> <span class="preprocessor">#define REG_SPI_RPR         REG_ACCESS(RwReg, 0x40008100U) </span><span class="comment">/**&lt; \brief (SPI) Receive Pointer Register */</span>
<a name="l06634"></a><a class="code" href="group___s_a_m3_s__reg.html#ga004c7ed56a64c3364f8479a65ce396ba">06634</a> <span class="preprocessor">#define REG_SPI_RCR         REG_ACCESS(RwReg, 0x40008104U) </span><span class="comment">/**&lt; \brief (SPI) Receive Counter Register */</span>
<a name="l06635"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7f156a2bab0b53f27bf99d4bd9b99c88">06635</a> <span class="preprocessor">#define REG_SPI_TPR         REG_ACCESS(RwReg, 0x40008108U) </span><span class="comment">/**&lt; \brief (SPI) Transmit Pointer Register */</span>
<a name="l06636"></a><a class="code" href="group___s_a_m3_s__reg.html#gaebcd8cf66629630104696a021679e0d3">06636</a> <span class="preprocessor">#define REG_SPI_TCR         REG_ACCESS(RwReg, 0x4000810CU) </span><span class="comment">/**&lt; \brief (SPI) Transmit Counter Register */</span>
<a name="l06637"></a><a class="code" href="group___s_a_m3_s__reg.html#gaebc99c03d17bf79871f728f7d4fa5207">06637</a> <span class="preprocessor">#define REG_SPI_RNPR        REG_ACCESS(RwReg, 0x40008110U) </span><span class="comment">/**&lt; \brief (SPI) Receive Next Pointer Register */</span>
<a name="l06638"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2568919f332804869549a0359fbf97a4">06638</a> <span class="preprocessor">#define REG_SPI_RNCR        REG_ACCESS(RwReg, 0x40008114U) </span><span class="comment">/**&lt; \brief (SPI) Receive Next Counter Register */</span>
<a name="l06639"></a><a class="code" href="group___s_a_m3_s__reg.html#ga41758507f1fe65b088c1583d5599618d">06639</a> <span class="preprocessor">#define REG_SPI_TNPR        REG_ACCESS(RwReg, 0x40008118U) </span><span class="comment">/**&lt; \brief (SPI) Transmit Next Pointer Register */</span>
<a name="l06640"></a><a class="code" href="group___s_a_m3_s__reg.html#gaec79281f88cd0d8264aa04bc13c3a0d1">06640</a> <span class="preprocessor">#define REG_SPI_TNCR        REG_ACCESS(RwReg, 0x4000811CU) </span><span class="comment">/**&lt; \brief (SPI) Transmit Next Counter Register */</span>
<a name="l06641"></a><a class="code" href="group___s_a_m3_s__reg.html#ga46a63288f0a129cb8e1c92da7119d10d">06641</a> <span class="preprocessor">#define REG_SPI_PTCR        REG_ACCESS(WoReg, 0x40008120U) </span><span class="comment">/**&lt; \brief (SPI) Transfer Control Register */</span>
<a name="l06642"></a><a class="code" href="group___s_a_m3_s__reg.html#ga50da75c2c7f68a029aba59d8e3481c28">06642</a> <span class="preprocessor">#define REG_SPI_PTSR        REG_ACCESS(RoReg, 0x40008124U) </span><span class="comment">/**&lt; \brief (SPI) Transfer Status Register */</span>
<a name="l06643"></a>06643 <span class="comment">/* ========== Register definition for TC0 peripheral ========== */</span>
<a name="l06644"></a><a class="code" href="group___s_a_m3_s__reg.html#gafd77da2a7fe53873029d604f2bce750f">06644</a> <span class="preprocessor">#define REG_TC0_CCR0        REG_ACCESS(WoReg, 0x40010000U) </span><span class="comment">/**&lt; \brief (TC0) Channel Control Register (channel = 0) */</span>
<a name="l06645"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6097c49c51989e4006fea9db06c77d43">06645</a> <span class="preprocessor">#define REG_TC0_CMR0        REG_ACCESS(RwReg, 0x40010004U) </span><span class="comment">/**&lt; \brief (TC0) Channel Mode Register (channel = 0) */</span>
<a name="l06646"></a><a class="code" href="group___s_a_m3_s__reg.html#gaff547360bdb413f6448c20bb17e29a72">06646</a> <span class="preprocessor">#define REG_TC0_SMMR0       REG_ACCESS(RwReg, 0x40010008U) </span><span class="comment">/**&lt; \brief (TC0) Stepper Motor Mode Register (channel = 0) */</span>
<a name="l06647"></a><a class="code" href="group___s_a_m3_s__reg.html#gaba93fe0a91746d0ec97e6c1679d301ae">06647</a> <span class="preprocessor">#define REG_TC0_CV0         REG_ACCESS(RoReg, 0x40010010U) </span><span class="comment">/**&lt; \brief (TC0) Counter Value (channel = 0) */</span>
<a name="l06648"></a><a class="code" href="group___s_a_m3_s__reg.html#gafd0383e08e1f5bc43aa4552caf14fb6d">06648</a> <span class="preprocessor">#define REG_TC0_RA0         REG_ACCESS(RwReg, 0x40010014U) </span><span class="comment">/**&lt; \brief (TC0) Register A (channel = 0) */</span>
<a name="l06649"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2e91f2a08eeec3c0c50925efb9f36287">06649</a> <span class="preprocessor">#define REG_TC0_RB0         REG_ACCESS(RwReg, 0x40010018U) </span><span class="comment">/**&lt; \brief (TC0) Register B (channel = 0) */</span>
<a name="l06650"></a><a class="code" href="group___s_a_m3_s__reg.html#gad705c1a1bd6a595d6499e018b32d5872">06650</a> <span class="preprocessor">#define REG_TC0_RC0         REG_ACCESS(RwReg, 0x4001001CU) </span><span class="comment">/**&lt; \brief (TC0) Register C (channel = 0) */</span>
<a name="l06651"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3525b72ad9cd473c4ad5284755af937a">06651</a> <span class="preprocessor">#define REG_TC0_SR0         REG_ACCESS(RoReg, 0x40010020U) </span><span class="comment">/**&lt; \brief (TC0) Status Register (channel = 0) */</span>
<a name="l06652"></a><a class="code" href="group___s_a_m3_s__reg.html#ga87df9a1ef7999299d3447e7d47db2840">06652</a> <span class="preprocessor">#define REG_TC0_IER0        REG_ACCESS(WoReg, 0x40010024U) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Enable Register (channel = 0) */</span>
<a name="l06653"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4b658605e9b79b26189054daecf64d34">06653</a> <span class="preprocessor">#define REG_TC0_IDR0        REG_ACCESS(WoReg, 0x40010028U) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Disable Register (channel = 0) */</span>
<a name="l06654"></a><a class="code" href="group___s_a_m3_s__reg.html#ga32c790cdec966a9844b6812eb5e4a70d">06654</a> <span class="preprocessor">#define REG_TC0_IMR0        REG_ACCESS(RoReg, 0x4001002CU) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Mask Register (channel = 0) */</span>
<a name="l06655"></a><a class="code" href="group___s_a_m3_s__reg.html#ga570541fc30f4a018a21c43b635f25aed">06655</a> <span class="preprocessor">#define REG_TC0_CCR1        REG_ACCESS(WoReg, 0x40010040U) </span><span class="comment">/**&lt; \brief (TC0) Channel Control Register (channel = 1) */</span>
<a name="l06656"></a><a class="code" href="group___s_a_m3_s__reg.html#ga90c7936ccd72c85a08b753e5933f7371">06656</a> <span class="preprocessor">#define REG_TC0_CMR1        REG_ACCESS(RwReg, 0x40010044U) </span><span class="comment">/**&lt; \brief (TC0) Channel Mode Register (channel = 1) */</span>
<a name="l06657"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6dba3854aab3e8b393c5fe1eff5a67bd">06657</a> <span class="preprocessor">#define REG_TC0_SMMR1       REG_ACCESS(RwReg, 0x40010048U) </span><span class="comment">/**&lt; \brief (TC0) Stepper Motor Mode Register (channel = 1) */</span>
<a name="l06658"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2ba2a9ac7c0692e915bf376caf4d8df0">06658</a> <span class="preprocessor">#define REG_TC0_CV1         REG_ACCESS(RoReg, 0x40010050U) </span><span class="comment">/**&lt; \brief (TC0) Counter Value (channel = 1) */</span>
<a name="l06659"></a><a class="code" href="group___s_a_m3_s__reg.html#gabd01690a3873f91858f3383753bddd3a">06659</a> <span class="preprocessor">#define REG_TC0_RA1         REG_ACCESS(RwReg, 0x40010054U) </span><span class="comment">/**&lt; \brief (TC0) Register A (channel = 1) */</span>
<a name="l06660"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5074b14e0bb997bb4461cb1af7137137">06660</a> <span class="preprocessor">#define REG_TC0_RB1         REG_ACCESS(RwReg, 0x40010058U) </span><span class="comment">/**&lt; \brief (TC0) Register B (channel = 1) */</span>
<a name="l06661"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1553cce384fdcc7c77807dc08190f3a0">06661</a> <span class="preprocessor">#define REG_TC0_RC1         REG_ACCESS(RwReg, 0x4001005CU) </span><span class="comment">/**&lt; \brief (TC0) Register C (channel = 1) */</span>
<a name="l06662"></a><a class="code" href="group___s_a_m3_s__reg.html#gab30834e48b04d22ce3572c8ffd64ab58">06662</a> <span class="preprocessor">#define REG_TC0_SR1         REG_ACCESS(RoReg, 0x40010060U) </span><span class="comment">/**&lt; \brief (TC0) Status Register (channel = 1) */</span>
<a name="l06663"></a><a class="code" href="group___s_a_m3_s__reg.html#gacbfe2cf8ce8b47ee0878f08c39407d89">06663</a> <span class="preprocessor">#define REG_TC0_IER1        REG_ACCESS(WoReg, 0x40010064U) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Enable Register (channel = 1) */</span>
<a name="l06664"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9ff1121136dbff5ad2183eee1962c59f">06664</a> <span class="preprocessor">#define REG_TC0_IDR1        REG_ACCESS(WoReg, 0x40010068U) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Disable Register (channel = 1) */</span>
<a name="l06665"></a><a class="code" href="group___s_a_m3_s__reg.html#ga10a5a1a6ab961618f78bf6310efebc56">06665</a> <span class="preprocessor">#define REG_TC0_IMR1        REG_ACCESS(RoReg, 0x4001006CU) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Mask Register (channel = 1) */</span>
<a name="l06666"></a><a class="code" href="group___s_a_m3_s__reg.html#ga20ac375d4bbd9ccbd7dfba8b92e8abf3">06666</a> <span class="preprocessor">#define REG_TC0_CCR2        REG_ACCESS(WoReg, 0x40010080U) </span><span class="comment">/**&lt; \brief (TC0) Channel Control Register (channel = 2) */</span>
<a name="l06667"></a><a class="code" href="group___s_a_m3_s__reg.html#ga395faad4889d75ac19567ecbea27b99b">06667</a> <span class="preprocessor">#define REG_TC0_CMR2        REG_ACCESS(RwReg, 0x40010084U) </span><span class="comment">/**&lt; \brief (TC0) Channel Mode Register (channel = 2) */</span>
<a name="l06668"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2cca920e670c39a8cce9cfffacbe4d4b">06668</a> <span class="preprocessor">#define REG_TC0_SMMR2       REG_ACCESS(RwReg, 0x40010088U) </span><span class="comment">/**&lt; \brief (TC0) Stepper Motor Mode Register (channel = 2) */</span>
<a name="l06669"></a><a class="code" href="group___s_a_m3_s__reg.html#ga23bd9b928da08edc64a5525eb350730a">06669</a> <span class="preprocessor">#define REG_TC0_CV2         REG_ACCESS(RoReg, 0x40010090U) </span><span class="comment">/**&lt; \brief (TC0) Counter Value (channel = 2) */</span>
<a name="l06670"></a><a class="code" href="group___s_a_m3_s__reg.html#ga469cbc924a77485694872c178b8c32c3">06670</a> <span class="preprocessor">#define REG_TC0_RA2         REG_ACCESS(RwReg, 0x40010094U) </span><span class="comment">/**&lt; \brief (TC0) Register A (channel = 2) */</span>
<a name="l06671"></a><a class="code" href="group___s_a_m3_s__reg.html#gab78067296969a5d0d7c02cf287873890">06671</a> <span class="preprocessor">#define REG_TC0_RB2         REG_ACCESS(RwReg, 0x40010098U) </span><span class="comment">/**&lt; \brief (TC0) Register B (channel = 2) */</span>
<a name="l06672"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3abfcdfcc1430b84a83dd3b57cb91040">06672</a> <span class="preprocessor">#define REG_TC0_RC2         REG_ACCESS(RwReg, 0x4001009CU) </span><span class="comment">/**&lt; \brief (TC0) Register C (channel = 2) */</span>
<a name="l06673"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1556c20cf09830000cd9efca327850bf">06673</a> <span class="preprocessor">#define REG_TC0_SR2         REG_ACCESS(RoReg, 0x400100A0U) </span><span class="comment">/**&lt; \brief (TC0) Status Register (channel = 2) */</span>
<a name="l06674"></a><a class="code" href="group___s_a_m3_s__reg.html#ga77a933171746e6d262f68b559379619a">06674</a> <span class="preprocessor">#define REG_TC0_IER2        REG_ACCESS(WoReg, 0x400100A4U) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Enable Register (channel = 2) */</span>
<a name="l06675"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2f779a5cd4b66111d5b096438173a3d0">06675</a> <span class="preprocessor">#define REG_TC0_IDR2        REG_ACCESS(WoReg, 0x400100A8U) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Disable Register (channel = 2) */</span>
<a name="l06676"></a><a class="code" href="group___s_a_m3_s__reg.html#ga75f2d365547ede943662ed5a001cede3">06676</a> <span class="preprocessor">#define REG_TC0_IMR2        REG_ACCESS(RoReg, 0x400100ACU) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Mask Register (channel = 2) */</span>
<a name="l06677"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf096caa1d4bec9dbcd766f11cf6c0e8b">06677</a> <span class="preprocessor">#define REG_TC0_BCR         REG_ACCESS(WoReg, 0x400100C0U) </span><span class="comment">/**&lt; \brief (TC0) Block Control Register */</span>
<a name="l06678"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3fb353a6df3727703a168f2dbca0f58a">06678</a> <span class="preprocessor">#define REG_TC0_BMR         REG_ACCESS(RwReg, 0x400100C4U) </span><span class="comment">/**&lt; \brief (TC0) Block Mode Register */</span>
<a name="l06679"></a><a class="code" href="group___s_a_m3_s__reg.html#gab1482a6684e5b8530e81b1499ad1b2af">06679</a> <span class="preprocessor">#define REG_TC0_QIER        REG_ACCESS(WoReg, 0x400100C8U) </span><span class="comment">/**&lt; \brief (TC0) QDEC Interrupt Enable Register */</span>
<a name="l06680"></a><a class="code" href="group___s_a_m3_s__reg.html#gade4323ff3d675a18d5615b89174b9b1c">06680</a> <span class="preprocessor">#define REG_TC0_QIDR        REG_ACCESS(WoReg, 0x400100CCU) </span><span class="comment">/**&lt; \brief (TC0) QDEC Interrupt Disable Register */</span>
<a name="l06681"></a><a class="code" href="group___s_a_m3_s__reg.html#ga17f9786b735b3ff7264846b0e39af535">06681</a> <span class="preprocessor">#define REG_TC0_QIMR        REG_ACCESS(RoReg, 0x400100D0U) </span><span class="comment">/**&lt; \brief (TC0) QDEC Interrupt Mask Register */</span>
<a name="l06682"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0c77fd250529ce211a9fb42e99dcea36">06682</a> <span class="preprocessor">#define REG_TC0_QISR        REG_ACCESS(RoReg, 0x400100D4U) </span><span class="comment">/**&lt; \brief (TC0) QDEC Interrupt Status Register */</span>
<a name="l06683"></a><a class="code" href="group___s_a_m3_s__reg.html#gae4c25a74458622a09c16a172769fd301">06683</a> <span class="preprocessor">#define REG_TC0_FMR         REG_ACCESS(RwReg, 0x400100D8U) </span><span class="comment">/**&lt; \brief (TC0) Fault Mode Register */</span>
<a name="l06684"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6c2c432a4595a3c53a8c8f8003bf50cd">06684</a> <span class="preprocessor">#define REG_TC0_WPMR        REG_ACCESS(RwReg, 0x400100E4U) </span><span class="comment">/**&lt; \brief (TC0) Write Protect Mode Register */</span>
<a name="l06685"></a>06685 <span class="comment">/* ========== Register definition for TC1 peripheral ========== */</span>
<a name="l06686"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1a93729d5a56e338ea1bebb720feec99">06686</a> <span class="preprocessor">#define REG_TC1_CCR0        REG_ACCESS(WoReg, 0x40014000U) </span><span class="comment">/**&lt; \brief (TC1) Channel Control Register (channel = 0) */</span>
<a name="l06687"></a><a class="code" href="group___s_a_m3_s__reg.html#gae1019d4d033bd3ad6de9c0e9b8c2e523">06687</a> <span class="preprocessor">#define REG_TC1_CMR0        REG_ACCESS(RwReg, 0x40014004U) </span><span class="comment">/**&lt; \brief (TC1) Channel Mode Register (channel = 0) */</span>
<a name="l06688"></a><a class="code" href="group___s_a_m3_s__reg.html#gad898f4f94f40c4f1924cbaa4dca4b74a">06688</a> <span class="preprocessor">#define REG_TC1_SMMR0       REG_ACCESS(RwReg, 0x40014008U) </span><span class="comment">/**&lt; \brief (TC1) Stepper Motor Mode Register (channel = 0) */</span>
<a name="l06689"></a><a class="code" href="group___s_a_m3_s__reg.html#gac1ab1cd5289852c841f0722504faacb7">06689</a> <span class="preprocessor">#define REG_TC1_CV0         REG_ACCESS(RoReg, 0x40014010U) </span><span class="comment">/**&lt; \brief (TC1) Counter Value (channel = 0) */</span>
<a name="l06690"></a><a class="code" href="group___s_a_m3_s__reg.html#ga848465d4f679356adb292eb0987e760e">06690</a> <span class="preprocessor">#define REG_TC1_RA0         REG_ACCESS(RwReg, 0x40014014U) </span><span class="comment">/**&lt; \brief (TC1) Register A (channel = 0) */</span>
<a name="l06691"></a><a class="code" href="group___s_a_m3_s__reg.html#ga193b187323c5089397b8ad158f7e4ad8">06691</a> <span class="preprocessor">#define REG_TC1_RB0         REG_ACCESS(RwReg, 0x40014018U) </span><span class="comment">/**&lt; \brief (TC1) Register B (channel = 0) */</span>
<a name="l06692"></a><a class="code" href="group___s_a_m3_s__reg.html#gae0997e0a0c6757a4a7cc9fa37bbea9cf">06692</a> <span class="preprocessor">#define REG_TC1_RC0         REG_ACCESS(RwReg, 0x4001401CU) </span><span class="comment">/**&lt; \brief (TC1) Register C (channel = 0) */</span>
<a name="l06693"></a><a class="code" href="group___s_a_m3_s__reg.html#ga935eb8f87892a1104b47550cd90f869a">06693</a> <span class="preprocessor">#define REG_TC1_SR0         REG_ACCESS(RoReg, 0x40014020U) </span><span class="comment">/**&lt; \brief (TC1) Status Register (channel = 0) */</span>
<a name="l06694"></a><a class="code" href="group___s_a_m3_s__reg.html#ga03dd33773f32104f2e0cf249cb9f5bb2">06694</a> <span class="preprocessor">#define REG_TC1_IER0        REG_ACCESS(WoReg, 0x40014024U) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Enable Register (channel = 0) */</span>
<a name="l06695"></a><a class="code" href="group___s_a_m3_s__reg.html#ga24348251ba37c9dd47c36969895ac2ed">06695</a> <span class="preprocessor">#define REG_TC1_IDR0        REG_ACCESS(WoReg, 0x40014028U) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Disable Register (channel = 0) */</span>
<a name="l06696"></a><a class="code" href="group___s_a_m3_s__reg.html#gac7d093ed8b165524aac10b595fd3f533">06696</a> <span class="preprocessor">#define REG_TC1_IMR0        REG_ACCESS(RoReg, 0x4001402CU) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Mask Register (channel = 0) */</span>
<a name="l06697"></a><a class="code" href="group___s_a_m3_s__reg.html#gab2e8743b8b7da57f9025043100ff759f">06697</a> <span class="preprocessor">#define REG_TC1_CCR1        REG_ACCESS(WoReg, 0x40014040U) </span><span class="comment">/**&lt; \brief (TC1) Channel Control Register (channel = 1) */</span>
<a name="l06698"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9f2d5eff2d32fb28e5698c8317d704dc">06698</a> <span class="preprocessor">#define REG_TC1_CMR1        REG_ACCESS(RwReg, 0x40014044U) </span><span class="comment">/**&lt; \brief (TC1) Channel Mode Register (channel = 1) */</span>
<a name="l06699"></a><a class="code" href="group___s_a_m3_s__reg.html#gafa4d8b8cf0b31aa09b8fa5e4bd9de685">06699</a> <span class="preprocessor">#define REG_TC1_SMMR1       REG_ACCESS(RwReg, 0x40014048U) </span><span class="comment">/**&lt; \brief (TC1) Stepper Motor Mode Register (channel = 1) */</span>
<a name="l06700"></a><a class="code" href="group___s_a_m3_s__reg.html#ga888be47a2921b9f8630354fb70c517d6">06700</a> <span class="preprocessor">#define REG_TC1_CV1         REG_ACCESS(RoReg, 0x40014050U) </span><span class="comment">/**&lt; \brief (TC1) Counter Value (channel = 1) */</span>
<a name="l06701"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1de01fc17117df52d13686240bce5548">06701</a> <span class="preprocessor">#define REG_TC1_RA1         REG_ACCESS(RwReg, 0x40014054U) </span><span class="comment">/**&lt; \brief (TC1) Register A (channel = 1) */</span>
<a name="l06702"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8f79416d7d5c0cbbf227e081f576bd43">06702</a> <span class="preprocessor">#define REG_TC1_RB1         REG_ACCESS(RwReg, 0x40014058U) </span><span class="comment">/**&lt; \brief (TC1) Register B (channel = 1) */</span>
<a name="l06703"></a><a class="code" href="group___s_a_m3_s__reg.html#gaafe30889d4a6bfc70eafd8483e1afe28">06703</a> <span class="preprocessor">#define REG_TC1_RC1         REG_ACCESS(RwReg, 0x4001405CU) </span><span class="comment">/**&lt; \brief (TC1) Register C (channel = 1) */</span>
<a name="l06704"></a><a class="code" href="group___s_a_m3_s__reg.html#gaeca34baaced2078bf2fa0992c76f8d37">06704</a> <span class="preprocessor">#define REG_TC1_SR1         REG_ACCESS(RoReg, 0x40014060U) </span><span class="comment">/**&lt; \brief (TC1) Status Register (channel = 1) */</span>
<a name="l06705"></a><a class="code" href="group___s_a_m3_s__reg.html#gac5f9be56aa41be407aa7a2ce374acd15">06705</a> <span class="preprocessor">#define REG_TC1_IER1        REG_ACCESS(WoReg, 0x40014064U) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Enable Register (channel = 1) */</span>
<a name="l06706"></a><a class="code" href="group___s_a_m3_s__reg.html#gad5a2058863d10887d4a3630c29d3c434">06706</a> <span class="preprocessor">#define REG_TC1_IDR1        REG_ACCESS(WoReg, 0x40014068U) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Disable Register (channel = 1) */</span>
<a name="l06707"></a><a class="code" href="group___s_a_m3_s__reg.html#ga96952d44f697f9d2a9e45595a447f624">06707</a> <span class="preprocessor">#define REG_TC1_IMR1        REG_ACCESS(RoReg, 0x4001406CU) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Mask Register (channel = 1) */</span>
<a name="l06708"></a><a class="code" href="group___s_a_m3_s__reg.html#ga77f89550ca23289c16f20cf1399d0501">06708</a> <span class="preprocessor">#define REG_TC1_CCR2        REG_ACCESS(WoReg, 0x40014080U) </span><span class="comment">/**&lt; \brief (TC1) Channel Control Register (channel = 2) */</span>
<a name="l06709"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa654ced5d4436a03a3c010d42ba35f82">06709</a> <span class="preprocessor">#define REG_TC1_CMR2        REG_ACCESS(RwReg, 0x40014084U) </span><span class="comment">/**&lt; \brief (TC1) Channel Mode Register (channel = 2) */</span>
<a name="l06710"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8434dfe0d7c8993ca4d2f166ff62e28a">06710</a> <span class="preprocessor">#define REG_TC1_SMMR2       REG_ACCESS(RwReg, 0x40014088U) </span><span class="comment">/**&lt; \brief (TC1) Stepper Motor Mode Register (channel = 2) */</span>
<a name="l06711"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4ad2dc55a122e8ee76d5ff1d0f454bac">06711</a> <span class="preprocessor">#define REG_TC1_CV2         REG_ACCESS(RoReg, 0x40014090U) </span><span class="comment">/**&lt; \brief (TC1) Counter Value (channel = 2) */</span>
<a name="l06712"></a><a class="code" href="group___s_a_m3_s__reg.html#ga78f4f20030ee0084744dcfa455bf65dc">06712</a> <span class="preprocessor">#define REG_TC1_RA2         REG_ACCESS(RwReg, 0x40014094U) </span><span class="comment">/**&lt; \brief (TC1) Register A (channel = 2) */</span>
<a name="l06713"></a><a class="code" href="group___s_a_m3_s__reg.html#gad548bb344ae81930954c2ff1dc84e567">06713</a> <span class="preprocessor">#define REG_TC1_RB2         REG_ACCESS(RwReg, 0x40014098U) </span><span class="comment">/**&lt; \brief (TC1) Register B (channel = 2) */</span>
<a name="l06714"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4d375e430df9b27a2ee47c4e70a244a1">06714</a> <span class="preprocessor">#define REG_TC1_RC2         REG_ACCESS(RwReg, 0x4001409CU) </span><span class="comment">/**&lt; \brief (TC1) Register C (channel = 2) */</span>
<a name="l06715"></a><a class="code" href="group___s_a_m3_s__reg.html#ga62a161c34345cbc0e78f040d3c83948a">06715</a> <span class="preprocessor">#define REG_TC1_SR2         REG_ACCESS(RoReg, 0x400140A0U) </span><span class="comment">/**&lt; \brief (TC1) Status Register (channel = 2) */</span>
<a name="l06716"></a><a class="code" href="group___s_a_m3_s__reg.html#ga22a818b2b4f2f72bd6493503bfda7c51">06716</a> <span class="preprocessor">#define REG_TC1_IER2        REG_ACCESS(WoReg, 0x400140A4U) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Enable Register (channel = 2) */</span>
<a name="l06717"></a><a class="code" href="group___s_a_m3_s__reg.html#gaae2f161243b82761caa3188ef33c9a9c">06717</a> <span class="preprocessor">#define REG_TC1_IDR2        REG_ACCESS(WoReg, 0x400140A8U) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Disable Register (channel = 2) */</span>
<a name="l06718"></a><a class="code" href="group___s_a_m3_s__reg.html#ga87b6f07f63b6475d07aa28ea3a743aa6">06718</a> <span class="preprocessor">#define REG_TC1_IMR2        REG_ACCESS(RoReg, 0x400140ACU) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Mask Register (channel = 2) */</span>
<a name="l06719"></a><a class="code" href="group___s_a_m3_s__reg.html#ga92a5a9db00bee43f20f84c1394eb43c8">06719</a> <span class="preprocessor">#define REG_TC1_BCR         REG_ACCESS(WoReg, 0x400140C0U) </span><span class="comment">/**&lt; \brief (TC1) Block Control Register */</span>
<a name="l06720"></a><a class="code" href="group___s_a_m3_s__reg.html#gaadf331041d336e4e8e376ab2ae53a58a">06720</a> <span class="preprocessor">#define REG_TC1_BMR         REG_ACCESS(RwReg, 0x400140C4U) </span><span class="comment">/**&lt; \brief (TC1) Block Mode Register */</span>
<a name="l06721"></a><a class="code" href="group___s_a_m3_s__reg.html#gaafa62c67e6bd198adfd9e95c8d86f0ef">06721</a> <span class="preprocessor">#define REG_TC1_QIER        REG_ACCESS(WoReg, 0x400140C8U) </span><span class="comment">/**&lt; \brief (TC1) QDEC Interrupt Enable Register */</span>
<a name="l06722"></a><a class="code" href="group___s_a_m3_s__reg.html#ga77db5099a17d4506d0c657c0a83fe56c">06722</a> <span class="preprocessor">#define REG_TC1_QIDR        REG_ACCESS(WoReg, 0x400140CCU) </span><span class="comment">/**&lt; \brief (TC1) QDEC Interrupt Disable Register */</span>
<a name="l06723"></a><a class="code" href="group___s_a_m3_s__reg.html#gab6cbfacc3ba7337217381020940e73f4">06723</a> <span class="preprocessor">#define REG_TC1_QIMR        REG_ACCESS(RoReg, 0x400140D0U) </span><span class="comment">/**&lt; \brief (TC1) QDEC Interrupt Mask Register */</span>
<a name="l06724"></a><a class="code" href="group___s_a_m3_s__reg.html#ga566fdbc9928a81b03de9f1b0942d144c">06724</a> <span class="preprocessor">#define REG_TC1_QISR        REG_ACCESS(RoReg, 0x400140D4U) </span><span class="comment">/**&lt; \brief (TC1) QDEC Interrupt Status Register */</span>
<a name="l06725"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1b1d19c2b5e0c5393851b779448d1cb7">06725</a> <span class="preprocessor">#define REG_TC1_FMR         REG_ACCESS(RwReg, 0x400140D8U) </span><span class="comment">/**&lt; \brief (TC1) Fault Mode Register */</span>
<a name="l06726"></a><a class="code" href="group___s_a_m3_s__reg.html#ga60bbd23ce97c1f8fe1a74d749c789783">06726</a> <span class="preprocessor">#define REG_TC1_WPMR        REG_ACCESS(RwReg, 0x400140E4U) </span><span class="comment">/**&lt; \brief (TC1) Write Protect Mode Register */</span>
<a name="l06727"></a>06727 <span class="comment">/* ========== Register definition for TWI0 peripheral ========== */</span>
<a name="l06728"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4a8a36dd894b71eacb7f38dabe11d5da">06728</a> <span class="preprocessor">#define REG_TWI0_CR         REG_ACCESS(WoReg, 0x40018000U) </span><span class="comment">/**&lt; \brief (TWI0) Control Register */</span>
<a name="l06729"></a><a class="code" href="group___s_a_m3_s__reg.html#gae85e9f3548443e6a79a50f15fc4c14b5">06729</a> <span class="preprocessor">#define REG_TWI0_MMR        REG_ACCESS(RwReg, 0x40018004U) </span><span class="comment">/**&lt; \brief (TWI0) Master Mode Register */</span>
<a name="l06730"></a><a class="code" href="group___s_a_m3_s__reg.html#gaef483338ad187e52acfde26325ebaf8e">06730</a> <span class="preprocessor">#define REG_TWI0_SMR        REG_ACCESS(RwReg, 0x40018008U) </span><span class="comment">/**&lt; \brief (TWI0) Slave Mode Register */</span>
<a name="l06731"></a><a class="code" href="group___s_a_m3_s__reg.html#gab165be18221cdd37b629635d1f007098">06731</a> <span class="preprocessor">#define REG_TWI0_IADR       REG_ACCESS(RwReg, 0x4001800CU) </span><span class="comment">/**&lt; \brief (TWI0) Internal Address Register */</span>
<a name="l06732"></a><a class="code" href="group___s_a_m3_s__reg.html#gac6f19258673e46756b64c956704b6f17">06732</a> <span class="preprocessor">#define REG_TWI0_CWGR       REG_ACCESS(RwReg, 0x40018010U) </span><span class="comment">/**&lt; \brief (TWI0) Clock Waveform Generator Register */</span>
<a name="l06733"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1aab1f5188ce55040b5c92f274b47246">06733</a> <span class="preprocessor">#define REG_TWI0_SR         REG_ACCESS(RoReg, 0x40018020U) </span><span class="comment">/**&lt; \brief (TWI0) Status Register */</span>
<a name="l06734"></a><a class="code" href="group___s_a_m3_s__reg.html#ga22e39292e4e71f86d8dbb549d0ff6012">06734</a> <span class="preprocessor">#define REG_TWI0_IER        REG_ACCESS(WoReg, 0x40018024U) </span><span class="comment">/**&lt; \brief (TWI0) Interrupt Enable Register */</span>
<a name="l06735"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5439137e6dfddbe77c0e49c9f08048cb">06735</a> <span class="preprocessor">#define REG_TWI0_IDR        REG_ACCESS(WoReg, 0x40018028U) </span><span class="comment">/**&lt; \brief (TWI0) Interrupt Disable Register */</span>
<a name="l06736"></a><a class="code" href="group___s_a_m3_s__reg.html#ga98147c6587d672dc10d7bd94235bbb9a">06736</a> <span class="preprocessor">#define REG_TWI0_IMR        REG_ACCESS(RoReg, 0x4001802CU) </span><span class="comment">/**&lt; \brief (TWI0) Interrupt Mask Register */</span>
<a name="l06737"></a><a class="code" href="group___s_a_m3_s__reg.html#ga72d2b3048d3cee96e38d48f0b8778ef1">06737</a> <span class="preprocessor">#define REG_TWI0_RHR        REG_ACCESS(RoReg, 0x40018030U) </span><span class="comment">/**&lt; \brief (TWI0) Receive Holding Register */</span>
<a name="l06738"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa5b72380b81f52fb444a2382f7edfa42">06738</a> <span class="preprocessor">#define REG_TWI0_THR        REG_ACCESS(WoReg, 0x40018034U) </span><span class="comment">/**&lt; \brief (TWI0) Transmit Holding Register */</span>
<a name="l06739"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa0a5083b0973b416896327ef4d049c7b">06739</a> <span class="preprocessor">#define REG_TWI0_RPR        REG_ACCESS(RwReg, 0x40018100U) </span><span class="comment">/**&lt; \brief (TWI0) Receive Pointer Register */</span>
<a name="l06740"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf017154d309be7c2e3e0e7033d1ba93d">06740</a> <span class="preprocessor">#define REG_TWI0_RCR        REG_ACCESS(RwReg, 0x40018104U) </span><span class="comment">/**&lt; \brief (TWI0) Receive Counter Register */</span>
<a name="l06741"></a><a class="code" href="group___s_a_m3_s__reg.html#ga21a91abed9169a37c9f5a17b163d78af">06741</a> <span class="preprocessor">#define REG_TWI0_TPR        REG_ACCESS(RwReg, 0x40018108U) </span><span class="comment">/**&lt; \brief (TWI0) Transmit Pointer Register */</span>
<a name="l06742"></a><a class="code" href="group___s_a_m3_s__reg.html#gac35344dc7a551ac6dbac735bcc014e04">06742</a> <span class="preprocessor">#define REG_TWI0_TCR        REG_ACCESS(RwReg, 0x4001810CU) </span><span class="comment">/**&lt; \brief (TWI0) Transmit Counter Register */</span>
<a name="l06743"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2ea8ae488e0622e9c89ae014c51c24cf">06743</a> <span class="preprocessor">#define REG_TWI0_RNPR       REG_ACCESS(RwReg, 0x40018110U) </span><span class="comment">/**&lt; \brief (TWI0) Receive Next Pointer Register */</span>
<a name="l06744"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf9730d4a58f002f699711d690e6b4974">06744</a> <span class="preprocessor">#define REG_TWI0_RNCR       REG_ACCESS(RwReg, 0x40018114U) </span><span class="comment">/**&lt; \brief (TWI0) Receive Next Counter Register */</span>
<a name="l06745"></a><a class="code" href="group___s_a_m3_s__reg.html#ga82c6cf50b72104829c5f1f696f95cb7a">06745</a> <span class="preprocessor">#define REG_TWI0_TNPR       REG_ACCESS(RwReg, 0x40018118U) </span><span class="comment">/**&lt; \brief (TWI0) Transmit Next Pointer Register */</span>
<a name="l06746"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf0acec88709ae867a9b3a94a062f25dd">06746</a> <span class="preprocessor">#define REG_TWI0_TNCR       REG_ACCESS(RwReg, 0x4001811CU) </span><span class="comment">/**&lt; \brief (TWI0) Transmit Next Counter Register */</span>
<a name="l06747"></a><a class="code" href="group___s_a_m3_s__reg.html#gabf8c3cd2dfae59810c57904db7b8deb1">06747</a> <span class="preprocessor">#define REG_TWI0_PTCR       REG_ACCESS(WoReg, 0x40018120U) </span><span class="comment">/**&lt; \brief (TWI0) Transfer Control Register */</span>
<a name="l06748"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3eac3b5cd4cbf2e6c39a4bf74879662b">06748</a> <span class="preprocessor">#define REG_TWI0_PTSR       REG_ACCESS(RoReg, 0x40018124U) </span><span class="comment">/**&lt; \brief (TWI0) Transfer Status Register */</span>
<a name="l06749"></a>06749 <span class="comment">/* ========== Register definition for TWI1 peripheral ========== */</span>
<a name="l06750"></a><a class="code" href="group___s_a_m3_s__reg.html#ga42b84aaceceeff8042d49a1f46806a1b">06750</a> <span class="preprocessor">#define REG_TWI1_CR         REG_ACCESS(WoReg, 0x4001C000U) </span><span class="comment">/**&lt; \brief (TWI1) Control Register */</span>
<a name="l06751"></a><a class="code" href="group___s_a_m3_s__reg.html#ga62534651ce9cafed5c8b54b877a09b82">06751</a> <span class="preprocessor">#define REG_TWI1_MMR        REG_ACCESS(RwReg, 0x4001C004U) </span><span class="comment">/**&lt; \brief (TWI1) Master Mode Register */</span>
<a name="l06752"></a><a class="code" href="group___s_a_m3_s__reg.html#gaae11aa107a517dce0a8525648ef266af">06752</a> <span class="preprocessor">#define REG_TWI1_SMR        REG_ACCESS(RwReg, 0x4001C008U) </span><span class="comment">/**&lt; \brief (TWI1) Slave Mode Register */</span>
<a name="l06753"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9fbb5a1b146444101673bc6f30f23261">06753</a> <span class="preprocessor">#define REG_TWI1_IADR       REG_ACCESS(RwReg, 0x4001C00CU) </span><span class="comment">/**&lt; \brief (TWI1) Internal Address Register */</span>
<a name="l06754"></a><a class="code" href="group___s_a_m3_s__reg.html#gab4880f55806a4cd191afe519deb2e4f1">06754</a> <span class="preprocessor">#define REG_TWI1_CWGR       REG_ACCESS(RwReg, 0x4001C010U) </span><span class="comment">/**&lt; \brief (TWI1) Clock Waveform Generator Register */</span>
<a name="l06755"></a><a class="code" href="group___s_a_m3_s__reg.html#gaaa96e6430df4a8db7b65dd810d2f1668">06755</a> <span class="preprocessor">#define REG_TWI1_SR         REG_ACCESS(RoReg, 0x4001C020U) </span><span class="comment">/**&lt; \brief (TWI1) Status Register */</span>
<a name="l06756"></a><a class="code" href="group___s_a_m3_s__reg.html#ga668b2c8284d862be929546fbad8227c4">06756</a> <span class="preprocessor">#define REG_TWI1_IER        REG_ACCESS(WoReg, 0x4001C024U) </span><span class="comment">/**&lt; \brief (TWI1) Interrupt Enable Register */</span>
<a name="l06757"></a><a class="code" href="group___s_a_m3_s__reg.html#gac844e7f41e25d464af9d07e0d158a73a">06757</a> <span class="preprocessor">#define REG_TWI1_IDR        REG_ACCESS(WoReg, 0x4001C028U) </span><span class="comment">/**&lt; \brief (TWI1) Interrupt Disable Register */</span>
<a name="l06758"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf3f93eab6ba3d9309b23d086da11674f">06758</a> <span class="preprocessor">#define REG_TWI1_IMR        REG_ACCESS(RoReg, 0x4001C02CU) </span><span class="comment">/**&lt; \brief (TWI1) Interrupt Mask Register */</span>
<a name="l06759"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5421293151077ae9b7f70b27fa03a386">06759</a> <span class="preprocessor">#define REG_TWI1_RHR        REG_ACCESS(RoReg, 0x4001C030U) </span><span class="comment">/**&lt; \brief (TWI1) Receive Holding Register */</span>
<a name="l06760"></a><a class="code" href="group___s_a_m3_s__reg.html#gab3d37b092caf36757cb324de80310bd0">06760</a> <span class="preprocessor">#define REG_TWI1_THR        REG_ACCESS(WoReg, 0x4001C034U) </span><span class="comment">/**&lt; \brief (TWI1) Transmit Holding Register */</span>
<a name="l06761"></a><a class="code" href="group___s_a_m3_s__reg.html#ga19de1468ea76d30c441acec016e224e5">06761</a> <span class="preprocessor">#define REG_TWI1_RPR        REG_ACCESS(RwReg, 0x4001C100U) </span><span class="comment">/**&lt; \brief (TWI1) Receive Pointer Register */</span>
<a name="l06762"></a><a class="code" href="group___s_a_m3_s__reg.html#gab9d5b28e790897fa5515be78b76afc8d">06762</a> <span class="preprocessor">#define REG_TWI1_RCR        REG_ACCESS(RwReg, 0x4001C104U) </span><span class="comment">/**&lt; \brief (TWI1) Receive Counter Register */</span>
<a name="l06763"></a><a class="code" href="group___s_a_m3_s__reg.html#gae01a70f9a2dd6d0d27004781a1a3449f">06763</a> <span class="preprocessor">#define REG_TWI1_TPR        REG_ACCESS(RwReg, 0x4001C108U) </span><span class="comment">/**&lt; \brief (TWI1) Transmit Pointer Register */</span>
<a name="l06764"></a><a class="code" href="group___s_a_m3_s__reg.html#gae9213f47f08a5dfc6e7ebc102e0ce9b1">06764</a> <span class="preprocessor">#define REG_TWI1_TCR        REG_ACCESS(RwReg, 0x4001C10CU) </span><span class="comment">/**&lt; \brief (TWI1) Transmit Counter Register */</span>
<a name="l06765"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf7f6972ca7510b34d559c6ad6ac86406">06765</a> <span class="preprocessor">#define REG_TWI1_RNPR       REG_ACCESS(RwReg, 0x4001C110U) </span><span class="comment">/**&lt; \brief (TWI1) Receive Next Pointer Register */</span>
<a name="l06766"></a><a class="code" href="group___s_a_m3_s__reg.html#ga23fc6201bec0d94e194d9783a78ea71a">06766</a> <span class="preprocessor">#define REG_TWI1_RNCR       REG_ACCESS(RwReg, 0x4001C114U) </span><span class="comment">/**&lt; \brief (TWI1) Receive Next Counter Register */</span>
<a name="l06767"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2fbc9258db6b846107dd6014095b41ab">06767</a> <span class="preprocessor">#define REG_TWI1_TNPR       REG_ACCESS(RwReg, 0x4001C118U) </span><span class="comment">/**&lt; \brief (TWI1) Transmit Next Pointer Register */</span>
<a name="l06768"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9dd84a89241a2519bd8e131b7fae405c">06768</a> <span class="preprocessor">#define REG_TWI1_TNCR       REG_ACCESS(RwReg, 0x4001C11CU) </span><span class="comment">/**&lt; \brief (TWI1) Transmit Next Counter Register */</span>
<a name="l06769"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5195f31d54cec1d2085515c4239aff4e">06769</a> <span class="preprocessor">#define REG_TWI1_PTCR       REG_ACCESS(WoReg, 0x4001C120U) </span><span class="comment">/**&lt; \brief (TWI1) Transfer Control Register */</span>
<a name="l06770"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8d701fac1ee8a13a0f3500bd685d8ac3">06770</a> <span class="preprocessor">#define REG_TWI1_PTSR       REG_ACCESS(RoReg, 0x4001C124U) </span><span class="comment">/**&lt; \brief (TWI1) Transfer Status Register */</span>
<a name="l06771"></a>06771 <span class="comment">/* ========== Register definition for PWM peripheral ========== */</span>
<a name="l06772"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6dbcff23eb95f5df5ca4641bde34d115">06772</a> <span class="preprocessor">#define REG_PWM_CLK         REG_ACCESS(RwReg, 0x40020000U) </span><span class="comment">/**&lt; \brief (PWM) PWM Clock Register */</span>
<a name="l06773"></a><a class="code" href="group___s_a_m3_s__reg.html#ga489e33fea31d81ddeb9c85e3e689889b">06773</a> <span class="preprocessor">#define REG_PWM_ENA         REG_ACCESS(WoReg, 0x40020004U) </span><span class="comment">/**&lt; \brief (PWM) PWM Enable Register */</span>
<a name="l06774"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5356507920b8aea9acffe1fdd3af29fd">06774</a> <span class="preprocessor">#define REG_PWM_DIS         REG_ACCESS(WoReg, 0x40020008U) </span><span class="comment">/**&lt; \brief (PWM) PWM Disable Register */</span>
<a name="l06775"></a><a class="code" href="group___s_a_m3_s__reg.html#ga96509d1b92209a9fcbce185dc0000b1a">06775</a> <span class="preprocessor">#define REG_PWM_SR          REG_ACCESS(RoReg, 0x4002000CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Status Register */</span>
<a name="l06776"></a><a class="code" href="group___s_a_m3_s__reg.html#gac82fd4e966f0329ad64bf44141f19736">06776</a> <span class="preprocessor">#define REG_PWM_IER1        REG_ACCESS(WoReg, 0x40020010U) </span><span class="comment">/**&lt; \brief (PWM) PWM Interrupt Enable Register 1 */</span>
<a name="l06777"></a><a class="code" href="group___s_a_m3_s__reg.html#gac024052664f8fd9d24a4661dc8787922">06777</a> <span class="preprocessor">#define REG_PWM_IDR1        REG_ACCESS(WoReg, 0x40020014U) </span><span class="comment">/**&lt; \brief (PWM) PWM Interrupt Disable Register 1 */</span>
<a name="l06778"></a><a class="code" href="group___s_a_m3_s__reg.html#gadfa3a8358097949d6becef5f527f8ea0">06778</a> <span class="preprocessor">#define REG_PWM_IMR1        REG_ACCESS(RoReg, 0x40020018U) </span><span class="comment">/**&lt; \brief (PWM) PWM Interrupt Mask Register 1 */</span>
<a name="l06779"></a><a class="code" href="group___s_a_m3_s__reg.html#gaeb8331de628e866414de191eb8718d9a">06779</a> <span class="preprocessor">#define REG_PWM_ISR1        REG_ACCESS(RoReg, 0x4002001CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Interrupt Status Register 1 */</span>
<a name="l06780"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7aff0c2f8ca62fed210a5dbc58310cf8">06780</a> <span class="preprocessor">#define REG_PWM_SCM         REG_ACCESS(RwReg, 0x40020020U) </span><span class="comment">/**&lt; \brief (PWM) PWM Sync Channels Mode Register */</span>
<a name="l06781"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9079d3d27c53d2dabea963742ab28100">06781</a> <span class="preprocessor">#define REG_PWM_SCUC        REG_ACCESS(RwReg, 0x40020028U) </span><span class="comment">/**&lt; \brief (PWM) PWM Sync Channels Update Control Register */</span>
<a name="l06782"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5f353472a4e648dfdb3981590280a4ba">06782</a> <span class="preprocessor">#define REG_PWM_SCUP        REG_ACCESS(RwReg, 0x4002002CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Sync Channels Update Period Register */</span>
<a name="l06783"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5d63c311f15d2ec7455b3ee52c8c6570">06783</a> <span class="preprocessor">#define REG_PWM_SCUPUPD     REG_ACCESS(WoReg, 0x40020030U) </span><span class="comment">/**&lt; \brief (PWM) PWM Sync Channels Update Period Update Register */</span>
<a name="l06784"></a><a class="code" href="group___s_a_m3_s__reg.html#gacd3060864af3597f534b0ea43bd25423">06784</a> <span class="preprocessor">#define REG_PWM_IER2        REG_ACCESS(WoReg, 0x40020034U) </span><span class="comment">/**&lt; \brief (PWM) PWM Interrupt Enable Register 2 */</span>
<a name="l06785"></a><a class="code" href="group___s_a_m3_s__reg.html#gac166e43cdab5e7e4e81c9e1b5524b577">06785</a> <span class="preprocessor">#define REG_PWM_IDR2        REG_ACCESS(WoReg, 0x40020038U) </span><span class="comment">/**&lt; \brief (PWM) PWM Interrupt Disable Register 2 */</span>
<a name="l06786"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2a6f1633494e37d6f0fe0b991d61a308">06786</a> <span class="preprocessor">#define REG_PWM_IMR2        REG_ACCESS(RoReg, 0x4002003CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Interrupt Mask Register 2 */</span>
<a name="l06787"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5ffa27d517d7c479064c1735809384a6">06787</a> <span class="preprocessor">#define REG_PWM_ISR2        REG_ACCESS(RoReg, 0x40020040U) </span><span class="comment">/**&lt; \brief (PWM) PWM Interrupt Status Register 2 */</span>
<a name="l06788"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4919491678fded0776798cf6646b5a87">06788</a> <span class="preprocessor">#define REG_PWM_OOV         REG_ACCESS(RwReg, 0x40020044U) </span><span class="comment">/**&lt; \brief (PWM) PWM Output Override Value Register */</span>
<a name="l06789"></a><a class="code" href="group___s_a_m3_s__reg.html#ga00a2b93fd31129f1df8b5d334de53ad2">06789</a> <span class="preprocessor">#define REG_PWM_OS          REG_ACCESS(RwReg, 0x40020048U) </span><span class="comment">/**&lt; \brief (PWM) PWM Output Selection Register */</span>
<a name="l06790"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8f6ea09d8cfd5ae1f88b3d6b5a2cddc9">06790</a> <span class="preprocessor">#define REG_PWM_OSS         REG_ACCESS(WoReg, 0x4002004CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Output Selection Set Register */</span>
<a name="l06791"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9b1fbb3e602585e08c598e72bc1b1e1b">06791</a> <span class="preprocessor">#define REG_PWM_OSC         REG_ACCESS(WoReg, 0x40020050U) </span><span class="comment">/**&lt; \brief (PWM) PWM Output Selection Clear Register */</span>
<a name="l06792"></a><a class="code" href="group___s_a_m3_s__reg.html#gafae81f9e20e8f680e44c376c778c7ea1">06792</a> <span class="preprocessor">#define REG_PWM_OSSUPD      REG_ACCESS(WoReg, 0x40020054U) </span><span class="comment">/**&lt; \brief (PWM) PWM Output Selection Set Update Register */</span>
<a name="l06793"></a><a class="code" href="group___s_a_m3_s__reg.html#ga09c3d30ba424510b0478faea18646e6f">06793</a> <span class="preprocessor">#define REG_PWM_OSCUPD      REG_ACCESS(WoReg, 0x40020058U) </span><span class="comment">/**&lt; \brief (PWM) PWM Output Selection Clear Update Register */</span>
<a name="l06794"></a><a class="code" href="group___s_a_m3_s__reg.html#gaef6260ce3b8af77c3bcbc4a009f4eed0">06794</a> <span class="preprocessor">#define REG_PWM_FMR         REG_ACCESS(RwReg, 0x4002005CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Fault Mode Register */</span>
<a name="l06795"></a><a class="code" href="group___s_a_m3_s__reg.html#gaabebd03ca53cc74597e4ad24c2d8e2f3">06795</a> <span class="preprocessor">#define REG_PWM_FSR         REG_ACCESS(RoReg, 0x40020060U) </span><span class="comment">/**&lt; \brief (PWM) PWM Fault Status Register */</span>
<a name="l06796"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa08d3605927a7f8bfdc6e3c982742538">06796</a> <span class="preprocessor">#define REG_PWM_FCR         REG_ACCESS(WoReg, 0x40020064U) </span><span class="comment">/**&lt; \brief (PWM) PWM Fault Clear Register */</span>
<a name="l06797"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa00e5b68c942fec4003b92120d42e1a4">06797</a> <span class="preprocessor">#define REG_PWM_FPV         REG_ACCESS(RwReg, 0x40020068U) </span><span class="comment">/**&lt; \brief (PWM) PWM Fault Protection Value Register */</span>
<a name="l06798"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2acccd0ccfa8f322894c6d9dd49dd342">06798</a> <span class="preprocessor">#define REG_PWM_FPE         REG_ACCESS(RwReg, 0x4002006CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Fault Protection Enable Register */</span>
<a name="l06799"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6a4b25d52f0bd7b7281596aa4326781f">06799</a> <span class="preprocessor">#define REG_PWM_EL0MR       REG_ACCESS(RwReg, 0x4002007CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Event Line 0 Mode Register */</span>
<a name="l06800"></a><a class="code" href="group___s_a_m3_s__reg.html#gabcd285eb1268492fae527a03dff8270a">06800</a> <span class="preprocessor">#define REG_PWM_EL1MR       REG_ACCESS(RwReg, 0x40020080U) </span><span class="comment">/**&lt; \brief (PWM) PWM Event Line 1 Mode Register */</span>
<a name="l06801"></a><a class="code" href="group___s_a_m3_s__reg.html#ga469fbdf1b9aadb901f4f3d18b952cc96">06801</a> <span class="preprocessor">#define REG_PWM_SMMR        REG_ACCESS(RwReg, 0x400200B0U) </span><span class="comment">/**&lt; \brief (PWM) PWM Stepper Motor Mode Register */</span>
<a name="l06802"></a><a class="code" href="group___s_a_m3_s__reg.html#gad5457871b2daab275009b2e8936d919a">06802</a> <span class="preprocessor">#define REG_PWM_WPCR        REG_ACCESS(WoReg, 0x400200E4U) </span><span class="comment">/**&lt; \brief (PWM) PWM Write Protect Control Register */</span>
<a name="l06803"></a><a class="code" href="group___s_a_m3_s__reg.html#ga858a684b91b610463b7b7c2f0df3ada3">06803</a> <span class="preprocessor">#define REG_PWM_WPSR        REG_ACCESS(RoReg, 0x400200E8U) </span><span class="comment">/**&lt; \brief (PWM) PWM Write Protect Status Register */</span>
<a name="l06804"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8c6ddb4872fe4d16ecb64538ba703f01">06804</a> <span class="preprocessor">#define REG_PWM_RPR         REG_ACCESS(RwReg, 0x40020100U) </span><span class="comment">/**&lt; \brief (PWM) Receive Pointer Register */</span>
<a name="l06805"></a><a class="code" href="group___s_a_m3_s__reg.html#ga26377447e986d850bbcf1080f8534d9b">06805</a> <span class="preprocessor">#define REG_PWM_RCR         REG_ACCESS(RwReg, 0x40020104U) </span><span class="comment">/**&lt; \brief (PWM) Receive Counter Register */</span>
<a name="l06806"></a><a class="code" href="group___s_a_m3_s__reg.html#ga824c439221e5e3ca6e4d88a2ac1f278b">06806</a> <span class="preprocessor">#define REG_PWM_TPR         REG_ACCESS(RwReg, 0x40020108U) </span><span class="comment">/**&lt; \brief (PWM) Transmit Pointer Register */</span>
<a name="l06807"></a><a class="code" href="group___s_a_m3_s__reg.html#gabe16230c4c2645e8d501aebd300e8f28">06807</a> <span class="preprocessor">#define REG_PWM_TCR         REG_ACCESS(RwReg, 0x4002010CU) </span><span class="comment">/**&lt; \brief (PWM) Transmit Counter Register */</span>
<a name="l06808"></a><a class="code" href="group___s_a_m3_s__reg.html#gafe79eac99cd7d78c3c07bca251fa2875">06808</a> <span class="preprocessor">#define REG_PWM_RNPR        REG_ACCESS(RwReg, 0x40020110U) </span><span class="comment">/**&lt; \brief (PWM) Receive Next Pointer Register */</span>
<a name="l06809"></a><a class="code" href="group___s_a_m3_s__reg.html#ga14866254926bfa226ce97d97103c09a2">06809</a> <span class="preprocessor">#define REG_PWM_RNCR        REG_ACCESS(RwReg, 0x40020114U) </span><span class="comment">/**&lt; \brief (PWM) Receive Next Counter Register */</span>
<a name="l06810"></a><a class="code" href="group___s_a_m3_s__reg.html#ga326927cbad10e70acc04225485aabbfe">06810</a> <span class="preprocessor">#define REG_PWM_TNPR        REG_ACCESS(RwReg, 0x40020118U) </span><span class="comment">/**&lt; \brief (PWM) Transmit Next Pointer Register */</span>
<a name="l06811"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa7693351a3086af5b255e9272fe4b7de">06811</a> <span class="preprocessor">#define REG_PWM_TNCR        REG_ACCESS(RwReg, 0x4002011CU) </span><span class="comment">/**&lt; \brief (PWM) Transmit Next Counter Register */</span>
<a name="l06812"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2791c10bfb545edb29a524e45dd7bad4">06812</a> <span class="preprocessor">#define REG_PWM_PTCR        REG_ACCESS(WoReg, 0x40020120U) </span><span class="comment">/**&lt; \brief (PWM) Transfer Control Register */</span>
<a name="l06813"></a><a class="code" href="group___s_a_m3_s__reg.html#ga147c69c08a63b13a4740813b8d004e81">06813</a> <span class="preprocessor">#define REG_PWM_PTSR        REG_ACCESS(RoReg, 0x40020124U) </span><span class="comment">/**&lt; \brief (PWM) Transfer Status Register */</span>
<a name="l06814"></a><a class="code" href="group___s_a_m3_s__reg.html#gad57d20127287f7a78c45273a7c73cf5d">06814</a> <span class="preprocessor">#define REG_PWM_CMP0V       REG_ACCESS(RwReg, 0x40020130U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 0 Value Register */</span>
<a name="l06815"></a><a class="code" href="group___s_a_m3_s__reg.html#ga01a24a05a8c776de3beabe9f0432c631">06815</a> <span class="preprocessor">#define REG_PWM_CMP0VUPD    REG_ACCESS(WoReg, 0x40020134U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 0 Value Update Register */</span>
<a name="l06816"></a><a class="code" href="group___s_a_m3_s__reg.html#gad9201a3962eb58a3e4ffff290c6b46eb">06816</a> <span class="preprocessor">#define REG_PWM_CMP0M       REG_ACCESS(RwReg, 0x40020138U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 0 Mode Register */</span>
<a name="l06817"></a><a class="code" href="group___s_a_m3_s__reg.html#ga54fdec569fbc96e93761df466bd60965">06817</a> <span class="preprocessor">#define REG_PWM_CMP0MUPD    REG_ACCESS(WoReg, 0x4002013CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 0 Mode Update Register */</span>
<a name="l06818"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4af0ca79e5f91e8c69c8c4e6a7629ad0">06818</a> <span class="preprocessor">#define REG_PWM_CMP1V       REG_ACCESS(RwReg, 0x40020140U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 1 Value Register */</span>
<a name="l06819"></a><a class="code" href="group___s_a_m3_s__reg.html#ga13cc0a43c72c6acb8ea3c2262cd89849">06819</a> <span class="preprocessor">#define REG_PWM_CMP1VUPD    REG_ACCESS(WoReg, 0x40020144U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 1 Value Update Register */</span>
<a name="l06820"></a><a class="code" href="group___s_a_m3_s__reg.html#gabab40001191f6073a6f997d335bfa9e5">06820</a> <span class="preprocessor">#define REG_PWM_CMP1M       REG_ACCESS(RwReg, 0x40020148U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 1 Mode Register */</span>
<a name="l06821"></a><a class="code" href="group___s_a_m3_s__reg.html#ga857c279c3183b973acc54a056b79b3fc">06821</a> <span class="preprocessor">#define REG_PWM_CMP1MUPD    REG_ACCESS(WoReg, 0x4002014CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 1 Mode Update Register */</span>
<a name="l06822"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7c68ddbd1d4a34f374a9275e402ac19c">06822</a> <span class="preprocessor">#define REG_PWM_CMP2V       REG_ACCESS(RwReg, 0x40020150U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 2 Value Register */</span>
<a name="l06823"></a><a class="code" href="group___s_a_m3_s__reg.html#gafb1d44544b2edd154fe430897dab8bf6">06823</a> <span class="preprocessor">#define REG_PWM_CMP2VUPD    REG_ACCESS(WoReg, 0x40020154U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 2 Value Update Register */</span>
<a name="l06824"></a><a class="code" href="group___s_a_m3_s__reg.html#ga040e1572940cec1f28a32020b2d3116d">06824</a> <span class="preprocessor">#define REG_PWM_CMP2M       REG_ACCESS(RwReg, 0x40020158U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 2 Mode Register */</span>
<a name="l06825"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa0502ced737e4cd196c66637152f3760">06825</a> <span class="preprocessor">#define REG_PWM_CMP2MUPD    REG_ACCESS(WoReg, 0x4002015CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 2 Mode Update Register */</span>
<a name="l06826"></a><a class="code" href="group___s_a_m3_s__reg.html#ga835d999087de69d9f522c57cd3983b5e">06826</a> <span class="preprocessor">#define REG_PWM_CMP3V       REG_ACCESS(RwReg, 0x40020160U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 3 Value Register */</span>
<a name="l06827"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1b1df881f9a94b99c9dc5de3856c5482">06827</a> <span class="preprocessor">#define REG_PWM_CMP3VUPD    REG_ACCESS(WoReg, 0x40020164U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 3 Value Update Register */</span>
<a name="l06828"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa26d313ca3c5331c74113733b4c7eaaf">06828</a> <span class="preprocessor">#define REG_PWM_CMP3M       REG_ACCESS(RwReg, 0x40020168U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 3 Mode Register */</span>
<a name="l06829"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3967e8a5d448190bc10fb50dce15c51a">06829</a> <span class="preprocessor">#define REG_PWM_CMP3MUPD    REG_ACCESS(WoReg, 0x4002016CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 3 Mode Update Register */</span>
<a name="l06830"></a><a class="code" href="group___s_a_m3_s__reg.html#gab9df3eb210d820bbf6edeafb2461259a">06830</a> <span class="preprocessor">#define REG_PWM_CMP4V       REG_ACCESS(RwReg, 0x40020170U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 4 Value Register */</span>
<a name="l06831"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8c50832ecc40f8824e3ffdd6ef160fe0">06831</a> <span class="preprocessor">#define REG_PWM_CMP4VUPD    REG_ACCESS(WoReg, 0x40020174U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 4 Value Update Register */</span>
<a name="l06832"></a><a class="code" href="group___s_a_m3_s__reg.html#ga36a413ccc92f36f2b65bfb7d2d16c06a">06832</a> <span class="preprocessor">#define REG_PWM_CMP4M       REG_ACCESS(RwReg, 0x40020178U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 4 Mode Register */</span>
<a name="l06833"></a><a class="code" href="group___s_a_m3_s__reg.html#ga877f9bd4ff270e001bd602daa045a187">06833</a> <span class="preprocessor">#define REG_PWM_CMP4MUPD    REG_ACCESS(WoReg, 0x4002017CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 4 Mode Update Register */</span>
<a name="l06834"></a><a class="code" href="group___s_a_m3_s__reg.html#ga09560fb22c92e573e013120669bc0e2c">06834</a> <span class="preprocessor">#define REG_PWM_CMP5V       REG_ACCESS(RwReg, 0x40020180U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 5 Value Register */</span>
<a name="l06835"></a><a class="code" href="group___s_a_m3_s__reg.html#gab71b308f51b545d264029eee959e1cd1">06835</a> <span class="preprocessor">#define REG_PWM_CMP5VUPD    REG_ACCESS(WoReg, 0x40020184U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 5 Value Update Register */</span>
<a name="l06836"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8515992ca957d924fd9655859c75fd9a">06836</a> <span class="preprocessor">#define REG_PWM_CMP5M       REG_ACCESS(RwReg, 0x40020188U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 5 Mode Register */</span>
<a name="l06837"></a><a class="code" href="group___s_a_m3_s__reg.html#ga38dfc4686bc943d27d0344cdd07263a6">06837</a> <span class="preprocessor">#define REG_PWM_CMP5MUPD    REG_ACCESS(WoReg, 0x4002018CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 5 Mode Update Register */</span>
<a name="l06838"></a><a class="code" href="group___s_a_m3_s__reg.html#ga891bb01da3ff7af1469bcdae08196618">06838</a> <span class="preprocessor">#define REG_PWM_CMP6V       REG_ACCESS(RwReg, 0x40020190U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 6 Value Register */</span>
<a name="l06839"></a><a class="code" href="group___s_a_m3_s__reg.html#gafccf1080fcdb6a481e3ba62c3c95f0d7">06839</a> <span class="preprocessor">#define REG_PWM_CMP6VUPD    REG_ACCESS(WoReg, 0x40020194U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 6 Value Update Register */</span>
<a name="l06840"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6e791e4cb0a7532690ef574ed6e7f6fa">06840</a> <span class="preprocessor">#define REG_PWM_CMP6M       REG_ACCESS(RwReg, 0x40020198U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 6 Mode Register */</span>
<a name="l06841"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4085529b4053a729605825dbfd9fd2ce">06841</a> <span class="preprocessor">#define REG_PWM_CMP6MUPD    REG_ACCESS(WoReg, 0x4002019CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 6 Mode Update Register */</span>
<a name="l06842"></a><a class="code" href="group___s_a_m3_s__reg.html#gaac6b451f9dd5a901f71d4288d8218b7d">06842</a> <span class="preprocessor">#define REG_PWM_CMP7V       REG_ACCESS(RwReg, 0x400201A0U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 7 Value Register */</span>
<a name="l06843"></a><a class="code" href="group___s_a_m3_s__reg.html#ga173593ba4a34a1b2ad740b88297254a8">06843</a> <span class="preprocessor">#define REG_PWM_CMP7VUPD    REG_ACCESS(WoReg, 0x400201A4U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 7 Value Update Register */</span>
<a name="l06844"></a><a class="code" href="group___s_a_m3_s__reg.html#gacc9d31954380070ddd4e89720e19c9fe">06844</a> <span class="preprocessor">#define REG_PWM_CMP7M       REG_ACCESS(RwReg, 0x400201A8U) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 7 Mode Register */</span>
<a name="l06845"></a><a class="code" href="group___s_a_m3_s__reg.html#ga517de4e13401fac55dd750889e897047">06845</a> <span class="preprocessor">#define REG_PWM_CMP7MUPD    REG_ACCESS(WoReg, 0x400201ACU) </span><span class="comment">/**&lt; \brief (PWM) PWM Comparison 7 Mode Update Register */</span>
<a name="l06846"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7aaa552c64a470947c22322a1597fc34">06846</a> <span class="preprocessor">#define REG_PWM_CMR0        REG_ACCESS(RwReg, 0x40020200U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Mode Register (ch_num = 0) */</span>
<a name="l06847"></a><a class="code" href="group___s_a_m3_s__reg.html#gaef3f5dda35dcfc437e250680fbfa5991">06847</a> <span class="preprocessor">#define REG_PWM_CDTY0       REG_ACCESS(RwReg, 0x40020204U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 0) */</span>
<a name="l06848"></a><a class="code" href="group___s_a_m3_s__reg.html#gae83afd0b16878159cbb0bc1edf949f6f">06848</a> <span class="preprocessor">#define REG_PWM_CDTYUPD0    REG_ACCESS(WoReg, 0x40020208U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Duty Cycle Update Register (ch_num = 0) */</span>
<a name="l06849"></a><a class="code" href="group___s_a_m3_s__reg.html#gad214b38dd1be3d1540b71bf61b5e5ecd">06849</a> <span class="preprocessor">#define REG_PWM_CPRD0       REG_ACCESS(RwReg, 0x4002020CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Period Register (ch_num = 0) */</span>
<a name="l06850"></a><a class="code" href="group___s_a_m3_s__reg.html#gabc513976b4b167c94ca6e0c6b44f13bf">06850</a> <span class="preprocessor">#define REG_PWM_CPRDUPD0    REG_ACCESS(WoReg, 0x40020210U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Period Update Register (ch_num = 0) */</span>
<a name="l06851"></a><a class="code" href="group___s_a_m3_s__reg.html#ga295a485173f14b96fc38d638a35b145f">06851</a> <span class="preprocessor">#define REG_PWM_CCNT0       REG_ACCESS(RoReg, 0x40020214U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Counter Register (ch_num = 0) */</span>
<a name="l06852"></a><a class="code" href="group___s_a_m3_s__reg.html#ga251537f6dc7d8a5462ca6ce2cf098c84">06852</a> <span class="preprocessor">#define REG_PWM_DT0         REG_ACCESS(RwReg, 0x40020218U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Dead Time Register (ch_num = 0) */</span>
<a name="l06853"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7a845df0a995831d9a04b34fa8953585">06853</a> <span class="preprocessor">#define REG_PWM_DTUPD0      REG_ACCESS(WoReg, 0x4002021CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Dead Time Update Register (ch_num = 0) */</span>
<a name="l06854"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5a631749a0ab2532f2994a07d792455c">06854</a> <span class="preprocessor">#define REG_PWM_CMR1        REG_ACCESS(RwReg, 0x40020220U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Mode Register (ch_num = 1) */</span>
<a name="l06855"></a><a class="code" href="group___s_a_m3_s__reg.html#ga29325b797c9f6efa7d8d991a536e60f6">06855</a> <span class="preprocessor">#define REG_PWM_CDTY1       REG_ACCESS(RwReg, 0x40020224U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 1) */</span>
<a name="l06856"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf1f0cc160e6652c5565ed1c0cf32a099">06856</a> <span class="preprocessor">#define REG_PWM_CDTYUPD1    REG_ACCESS(WoReg, 0x40020228U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Duty Cycle Update Register (ch_num = 1) */</span>
<a name="l06857"></a><a class="code" href="group___s_a_m3_s__reg.html#ga71e4cf068ba0800bf7698d298c145690">06857</a> <span class="preprocessor">#define REG_PWM_CPRD1       REG_ACCESS(RwReg, 0x4002022CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Period Register (ch_num = 1) */</span>
<a name="l06858"></a><a class="code" href="group___s_a_m3_s__reg.html#ga062a3c923010c2fbbfb3bd59ccc1d912">06858</a> <span class="preprocessor">#define REG_PWM_CPRDUPD1    REG_ACCESS(WoReg, 0x40020230U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Period Update Register (ch_num = 1) */</span>
<a name="l06859"></a><a class="code" href="group___s_a_m3_s__reg.html#ga283ac3b7795e8b56d1d280be8fe16ffb">06859</a> <span class="preprocessor">#define REG_PWM_CCNT1       REG_ACCESS(RoReg, 0x40020234U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Counter Register (ch_num = 1) */</span>
<a name="l06860"></a><a class="code" href="group___s_a_m3_s__reg.html#ga124cd52d93b88f10980d27d61ab4ec5e">06860</a> <span class="preprocessor">#define REG_PWM_DT1         REG_ACCESS(RwReg, 0x40020238U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Dead Time Register (ch_num = 1) */</span>
<a name="l06861"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6b00d533c30bd2244686d92285a03471">06861</a> <span class="preprocessor">#define REG_PWM_DTUPD1      REG_ACCESS(WoReg, 0x4002023CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Dead Time Update Register (ch_num = 1) */</span>
<a name="l06862"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6c4b25de7f588597245bf3f3288da2f9">06862</a> <span class="preprocessor">#define REG_PWM_CMR2        REG_ACCESS(RwReg, 0x40020240U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Mode Register (ch_num = 2) */</span>
<a name="l06863"></a><a class="code" href="group___s_a_m3_s__reg.html#gafb2e8483d8431d091f02435ba1baab40">06863</a> <span class="preprocessor">#define REG_PWM_CDTY2       REG_ACCESS(RwReg, 0x40020244U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 2) */</span>
<a name="l06864"></a><a class="code" href="group___s_a_m3_s__reg.html#ga98dc5ca97d96db675e4fd79f6e885bfc">06864</a> <span class="preprocessor">#define REG_PWM_CDTYUPD2    REG_ACCESS(WoReg, 0x40020248U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Duty Cycle Update Register (ch_num = 2) */</span>
<a name="l06865"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6012eed5d06bbfc77b469fa8b18f944a">06865</a> <span class="preprocessor">#define REG_PWM_CPRD2       REG_ACCESS(RwReg, 0x4002024CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Period Register (ch_num = 2) */</span>
<a name="l06866"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2a8a96eb0327c889b25094d22c573b5f">06866</a> <span class="preprocessor">#define REG_PWM_CPRDUPD2    REG_ACCESS(WoReg, 0x40020250U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Period Update Register (ch_num = 2) */</span>
<a name="l06867"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7f05970ca555b4875c2bc213cc2b5e65">06867</a> <span class="preprocessor">#define REG_PWM_CCNT2       REG_ACCESS(RoReg, 0x40020254U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Counter Register (ch_num = 2) */</span>
<a name="l06868"></a><a class="code" href="group___s_a_m3_s__reg.html#ga398165ef2fed57dbc426526fd9d376e0">06868</a> <span class="preprocessor">#define REG_PWM_DT2         REG_ACCESS(RwReg, 0x40020258U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Dead Time Register (ch_num = 2) */</span>
<a name="l06869"></a><a class="code" href="group___s_a_m3_s__reg.html#gac85491d7c1cd485b43ab33f23e4ad8ed">06869</a> <span class="preprocessor">#define REG_PWM_DTUPD2      REG_ACCESS(WoReg, 0x4002025CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Dead Time Update Register (ch_num = 2) */</span>
<a name="l06870"></a><a class="code" href="group___s_a_m3_s__reg.html#ga80b2c7fa544ce41a4725922908f52226">06870</a> <span class="preprocessor">#define REG_PWM_CMR3        REG_ACCESS(RwReg, 0x40020260U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Mode Register (ch_num = 3) */</span>
<a name="l06871"></a><a class="code" href="group___s_a_m3_s__reg.html#ga08e319f831c5096eea585e9bc099764d">06871</a> <span class="preprocessor">#define REG_PWM_CDTY3       REG_ACCESS(RwReg, 0x40020264U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 3) */</span>
<a name="l06872"></a><a class="code" href="group___s_a_m3_s__reg.html#gac651578e267b0ee73b38ead403738de3">06872</a> <span class="preprocessor">#define REG_PWM_CDTYUPD3    REG_ACCESS(WoReg, 0x40020268U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Duty Cycle Update Register (ch_num = 3) */</span>
<a name="l06873"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8305b3987b3b505f1ea590490e30c92d">06873</a> <span class="preprocessor">#define REG_PWM_CPRD3       REG_ACCESS(RwReg, 0x4002026CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Period Register (ch_num = 3) */</span>
<a name="l06874"></a><a class="code" href="group___s_a_m3_s__reg.html#ga197c279e620ec8af8e7138e82681ac07">06874</a> <span class="preprocessor">#define REG_PWM_CPRDUPD3    REG_ACCESS(WoReg, 0x40020270U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Period Update Register (ch_num = 3) */</span>
<a name="l06875"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa5aca346e704ef25a251f5dc775b7fc7">06875</a> <span class="preprocessor">#define REG_PWM_CCNT3       REG_ACCESS(RoReg, 0x40020274U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Counter Register (ch_num = 3) */</span>
<a name="l06876"></a><a class="code" href="group___s_a_m3_s__reg.html#ga716538f835e515be21a41ac2511a23c8">06876</a> <span class="preprocessor">#define REG_PWM_DT3         REG_ACCESS(RwReg, 0x40020278U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Dead Time Register (ch_num = 3) */</span>
<a name="l06877"></a><a class="code" href="group___s_a_m3_s__reg.html#gaca1b5f3e7d7f6af8eb161017590aa6c7">06877</a> <span class="preprocessor">#define REG_PWM_DTUPD3      REG_ACCESS(WoReg, 0x4002027CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Dead Time Update Register (ch_num = 3) */</span>
<a name="l06878"></a>06878 <span class="comment">/* ========== Register definition for USART0 peripheral ========== */</span>
<a name="l06879"></a><a class="code" href="group___s_a_m3_s__reg.html#gada147ade37266f9a0fc9f84e6c3b5df5">06879</a> <span class="preprocessor">#define REG_USART0_CR       REG_ACCESS(WoReg, 0x40024000U) </span><span class="comment">/**&lt; \brief (USART0) Control Register */</span>
<a name="l06880"></a><a class="code" href="group___s_a_m3_s__reg.html#gacd12dedbcc2b20a6c17d4eccbcc8b915">06880</a> <span class="preprocessor">#define REG_USART0_MR       REG_ACCESS(RwReg, 0x40024004U) </span><span class="comment">/**&lt; \brief (USART0) Mode Register */</span>
<a name="l06881"></a><a class="code" href="group___s_a_m3_s__reg.html#gab0d103319b8e7cb97109fabf6e74a64d">06881</a> <span class="preprocessor">#define REG_USART0_IER      REG_ACCESS(WoReg, 0x40024008U) </span><span class="comment">/**&lt; \brief (USART0) Interrupt Enable Register */</span>
<a name="l06882"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9a2891d797c3626b5eae492aa34cf07b">06882</a> <span class="preprocessor">#define REG_USART0_IDR      REG_ACCESS(WoReg, 0x4002400CU) </span><span class="comment">/**&lt; \brief (USART0) Interrupt Disable Register */</span>
<a name="l06883"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1281c2157839ae280b1687dd8f3d7924">06883</a> <span class="preprocessor">#define REG_USART0_IMR      REG_ACCESS(RoReg, 0x40024010U) </span><span class="comment">/**&lt; \brief (USART0) Interrupt Mask Register */</span>
<a name="l06884"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3afd1d3c8c37c11e4258ce915e8d5c22">06884</a> <span class="preprocessor">#define REG_USART0_CSR      REG_ACCESS(RoReg, 0x40024014U) </span><span class="comment">/**&lt; \brief (USART0) Channel Status Register */</span>
<a name="l06885"></a><a class="code" href="group___s_a_m3_s__reg.html#gae3074301be31119b62dfd4cb69aa46a3">06885</a> <span class="preprocessor">#define REG_USART0_RHR      REG_ACCESS(RoReg, 0x40024018U) </span><span class="comment">/**&lt; \brief (USART0) Receiver Holding Register */</span>
<a name="l06886"></a><a class="code" href="group___s_a_m3_s__reg.html#gae8ee15e0c2bfef889c6913896aa955c3">06886</a> <span class="preprocessor">#define REG_USART0_THR      REG_ACCESS(WoReg, 0x4002401CU) </span><span class="comment">/**&lt; \brief (USART0) Transmitter Holding Register */</span>
<a name="l06887"></a><a class="code" href="group___s_a_m3_s__reg.html#ga55df9019f1745aff84d2383b186769f3">06887</a> <span class="preprocessor">#define REG_USART0_BRGR     REG_ACCESS(RwReg, 0x40024020U) </span><span class="comment">/**&lt; \brief (USART0) Baud Rate Generator Register */</span>
<a name="l06888"></a><a class="code" href="group___s_a_m3_s__reg.html#ga46a123e8a7713d61aae093502ee0a20e">06888</a> <span class="preprocessor">#define REG_USART0_RTOR     REG_ACCESS(RwReg, 0x40024024U) </span><span class="comment">/**&lt; \brief (USART0) Receiver Time-out Register */</span>
<a name="l06889"></a><a class="code" href="group___s_a_m3_s__reg.html#ga43d4805521b8c4f73fd73ad56466d880">06889</a> <span class="preprocessor">#define REG_USART0_TTGR     REG_ACCESS(RwReg, 0x40024028U) </span><span class="comment">/**&lt; \brief (USART0) Transmitter Timeguard Register */</span>
<a name="l06890"></a><a class="code" href="group___s_a_m3_s__reg.html#gae20a137cd812296cd1e756dd50c5c96c">06890</a> <span class="preprocessor">#define REG_USART0_FIDI     REG_ACCESS(RwReg, 0x40024040U) </span><span class="comment">/**&lt; \brief (USART0) FI DI Ratio Register */</span>
<a name="l06891"></a><a class="code" href="group___s_a_m3_s__reg.html#gab94791baa16bbff4d08c2d2699b04151">06891</a> <span class="preprocessor">#define REG_USART0_NER      REG_ACCESS(RoReg, 0x40024044U) </span><span class="comment">/**&lt; \brief (USART0) Number of Errors Register */</span>
<a name="l06892"></a><a class="code" href="group___s_a_m3_s__reg.html#ga710b6bb7e6130b8dc234c2eda47ccbdd">06892</a> <span class="preprocessor">#define REG_USART0_IF       REG_ACCESS(RwReg, 0x4002404CU) </span><span class="comment">/**&lt; \brief (USART0) IrDA Filter Register */</span>
<a name="l06893"></a><a class="code" href="group___s_a_m3_s__reg.html#ga27a0113a18f5cac55899128b8b21de75">06893</a> <span class="preprocessor">#define REG_USART0_MAN      REG_ACCESS(RwReg, 0x40024050U) </span><span class="comment">/**&lt; \brief (USART0) Manchester Encoder Decoder Register */</span>
<a name="l06894"></a><a class="code" href="group___s_a_m3_s__reg.html#ga33523548f4bce97d9e57df7cd8e8c7da">06894</a> <span class="preprocessor">#define REG_USART0_WPMR     REG_ACCESS(RwReg, 0x400240E4U) </span><span class="comment">/**&lt; \brief (USART0) Write Protect Mode Register */</span>
<a name="l06895"></a><a class="code" href="group___s_a_m3_s__reg.html#gaad2810357a88537d91063a73000efb30">06895</a> <span class="preprocessor">#define REG_USART0_WPSR     REG_ACCESS(RoReg, 0x400240E8U) </span><span class="comment">/**&lt; \brief (USART0) Write Protect Status Register */</span>
<a name="l06896"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2a85cd70686d89505d9e687b28f93476">06896</a> <span class="preprocessor">#define REG_USART0_RPR      REG_ACCESS(RwReg, 0x40024100U) </span><span class="comment">/**&lt; \brief (USART0) Receive Pointer Register */</span>
<a name="l06897"></a><a class="code" href="group___s_a_m3_s__reg.html#ga434ae9dc2d654846e459b6cc944d5078">06897</a> <span class="preprocessor">#define REG_USART0_RCR      REG_ACCESS(RwReg, 0x40024104U) </span><span class="comment">/**&lt; \brief (USART0) Receive Counter Register */</span>
<a name="l06898"></a><a class="code" href="group___s_a_m3_s__reg.html#ga29b77a1b8f913100947fc958136e9b6a">06898</a> <span class="preprocessor">#define REG_USART0_TPR      REG_ACCESS(RwReg, 0x40024108U) </span><span class="comment">/**&lt; \brief (USART0) Transmit Pointer Register */</span>
<a name="l06899"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7aa1dd299522de1c44ca8adec60e7c41">06899</a> <span class="preprocessor">#define REG_USART0_TCR      REG_ACCESS(RwReg, 0x4002410CU) </span><span class="comment">/**&lt; \brief (USART0) Transmit Counter Register */</span>
<a name="l06900"></a><a class="code" href="group___s_a_m3_s__reg.html#gacd250cff595b8db09484529c24945f79">06900</a> <span class="preprocessor">#define REG_USART0_RNPR     REG_ACCESS(RwReg, 0x40024110U) </span><span class="comment">/**&lt; \brief (USART0) Receive Next Pointer Register */</span>
<a name="l06901"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1c8bad3b9efafecbf05b5797977bc37a">06901</a> <span class="preprocessor">#define REG_USART0_RNCR     REG_ACCESS(RwReg, 0x40024114U) </span><span class="comment">/**&lt; \brief (USART0) Receive Next Counter Register */</span>
<a name="l06902"></a><a class="code" href="group___s_a_m3_s__reg.html#ga939d5a59dace820aed80f27a34971835">06902</a> <span class="preprocessor">#define REG_USART0_TNPR     REG_ACCESS(RwReg, 0x40024118U) </span><span class="comment">/**&lt; \brief (USART0) Transmit Next Pointer Register */</span>
<a name="l06903"></a><a class="code" href="group___s_a_m3_s__reg.html#ga920a8643bf855d07ca13801d57b1a7bc">06903</a> <span class="preprocessor">#define REG_USART0_TNCR     REG_ACCESS(RwReg, 0x4002411CU) </span><span class="comment">/**&lt; \brief (USART0) Transmit Next Counter Register */</span>
<a name="l06904"></a><a class="code" href="group___s_a_m3_s__reg.html#gac79297e3d6bb673ac26af75152a9ecd4">06904</a> <span class="preprocessor">#define REG_USART0_PTCR     REG_ACCESS(WoReg, 0x40024120U) </span><span class="comment">/**&lt; \brief (USART0) Transfer Control Register */</span>
<a name="l06905"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5f978474ab115553903fe8d97a3eae52">06905</a> <span class="preprocessor">#define REG_USART0_PTSR     REG_ACCESS(RoReg, 0x40024124U) </span><span class="comment">/**&lt; \brief (USART0) Transfer Status Register */</span>
<a name="l06906"></a>06906 <span class="comment">/* ========== Register definition for USART1 peripheral ========== */</span>
<a name="l06907"></a><a class="code" href="group___s_a_m3_s__reg.html#gad285b4117cba43b601bb3a6f5acb6847">06907</a> <span class="preprocessor">#define REG_USART1_CR       REG_ACCESS(WoReg, 0x40028000U) </span><span class="comment">/**&lt; \brief (USART1) Control Register */</span>
<a name="l06908"></a><a class="code" href="group___s_a_m3_s__reg.html#ga11cf3c4d9367e3dbc4527eb24e0d2627">06908</a> <span class="preprocessor">#define REG_USART1_MR       REG_ACCESS(RwReg, 0x40028004U) </span><span class="comment">/**&lt; \brief (USART1) Mode Register */</span>
<a name="l06909"></a><a class="code" href="group___s_a_m3_s__reg.html#gadce9e0fff7bec58a6574fb559b9b7995">06909</a> <span class="preprocessor">#define REG_USART1_IER      REG_ACCESS(WoReg, 0x40028008U) </span><span class="comment">/**&lt; \brief (USART1) Interrupt Enable Register */</span>
<a name="l06910"></a><a class="code" href="group___s_a_m3_s__reg.html#ga19f162611f7b590c6ff4f6b96f61a044">06910</a> <span class="preprocessor">#define REG_USART1_IDR      REG_ACCESS(WoReg, 0x4002800CU) </span><span class="comment">/**&lt; \brief (USART1) Interrupt Disable Register */</span>
<a name="l06911"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf2f0c27f08424d32da7023c9d0ce3a32">06911</a> <span class="preprocessor">#define REG_USART1_IMR      REG_ACCESS(RoReg, 0x40028010U) </span><span class="comment">/**&lt; \brief (USART1) Interrupt Mask Register */</span>
<a name="l06912"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5346076f114b8cc662433fef7874ed02">06912</a> <span class="preprocessor">#define REG_USART1_CSR      REG_ACCESS(RoReg, 0x40028014U) </span><span class="comment">/**&lt; \brief (USART1) Channel Status Register */</span>
<a name="l06913"></a><a class="code" href="group___s_a_m3_s__reg.html#gabe2995d1f65294acdeffa4f009c435c9">06913</a> <span class="preprocessor">#define REG_USART1_RHR      REG_ACCESS(RoReg, 0x40028018U) </span><span class="comment">/**&lt; \brief (USART1) Receiver Holding Register */</span>
<a name="l06914"></a><a class="code" href="group___s_a_m3_s__reg.html#ga84a1b062b199991247602ad2677abdd4">06914</a> <span class="preprocessor">#define REG_USART1_THR      REG_ACCESS(WoReg, 0x4002801CU) </span><span class="comment">/**&lt; \brief (USART1) Transmitter Holding Register */</span>
<a name="l06915"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0885aca4709a3a630bbd5a88c45ace6f">06915</a> <span class="preprocessor">#define REG_USART1_BRGR     REG_ACCESS(RwReg, 0x40028020U) </span><span class="comment">/**&lt; \brief (USART1) Baud Rate Generator Register */</span>
<a name="l06916"></a><a class="code" href="group___s_a_m3_s__reg.html#ga355bac1d7f9ccc64cc91eeb5045b3068">06916</a> <span class="preprocessor">#define REG_USART1_RTOR     REG_ACCESS(RwReg, 0x40028024U) </span><span class="comment">/**&lt; \brief (USART1) Receiver Time-out Register */</span>
<a name="l06917"></a><a class="code" href="group___s_a_m3_s__reg.html#ga58fe05f4dc068815edf64f8486254694">06917</a> <span class="preprocessor">#define REG_USART1_TTGR     REG_ACCESS(RwReg, 0x40028028U) </span><span class="comment">/**&lt; \brief (USART1) Transmitter Timeguard Register */</span>
<a name="l06918"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5dbd2aef30d4bcd9d3093ff8d4e3bf84">06918</a> <span class="preprocessor">#define REG_USART1_FIDI     REG_ACCESS(RwReg, 0x40028040U) </span><span class="comment">/**&lt; \brief (USART1) FI DI Ratio Register */</span>
<a name="l06919"></a><a class="code" href="group___s_a_m3_s__reg.html#gac1a65cc0273800916de6e7139b04ae66">06919</a> <span class="preprocessor">#define REG_USART1_NER      REG_ACCESS(RoReg, 0x40028044U) </span><span class="comment">/**&lt; \brief (USART1) Number of Errors Register */</span>
<a name="l06920"></a><a class="code" href="group___s_a_m3_s__reg.html#ga60e00cf3ee5a171720d1c7a118c0afa1">06920</a> <span class="preprocessor">#define REG_USART1_IF       REG_ACCESS(RwReg, 0x4002804CU) </span><span class="comment">/**&lt; \brief (USART1) IrDA Filter Register */</span>
<a name="l06921"></a><a class="code" href="group___s_a_m3_s__reg.html#ga190a7ce19c5c92efaf1a0260792c3ff9">06921</a> <span class="preprocessor">#define REG_USART1_MAN      REG_ACCESS(RwReg, 0x40028050U) </span><span class="comment">/**&lt; \brief (USART1) Manchester Encoder Decoder Register */</span>
<a name="l06922"></a><a class="code" href="group___s_a_m3_s__reg.html#gaddb1c5dd3dc1cdfefd14aa585964e216">06922</a> <span class="preprocessor">#define REG_USART1_WPMR     REG_ACCESS(RwReg, 0x400280E4U) </span><span class="comment">/**&lt; \brief (USART1) Write Protect Mode Register */</span>
<a name="l06923"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2e11ef8628ae303ba8a8157c0b614b1b">06923</a> <span class="preprocessor">#define REG_USART1_WPSR     REG_ACCESS(RoReg, 0x400280E8U) </span><span class="comment">/**&lt; \brief (USART1) Write Protect Status Register */</span>
<a name="l06924"></a><a class="code" href="group___s_a_m3_s__reg.html#ga39c191a9ef9c20f9fa3d945f9d26c1ac">06924</a> <span class="preprocessor">#define REG_USART1_RPR      REG_ACCESS(RwReg, 0x40028100U) </span><span class="comment">/**&lt; \brief (USART1) Receive Pointer Register */</span>
<a name="l06925"></a><a class="code" href="group___s_a_m3_s__reg.html#gab53a638a33465971132ed1c841ced738">06925</a> <span class="preprocessor">#define REG_USART1_RCR      REG_ACCESS(RwReg, 0x40028104U) </span><span class="comment">/**&lt; \brief (USART1) Receive Counter Register */</span>
<a name="l06926"></a><a class="code" href="group___s_a_m3_s__reg.html#ga96aa25cc7130cb6903271fda138b9698">06926</a> <span class="preprocessor">#define REG_USART1_TPR      REG_ACCESS(RwReg, 0x40028108U) </span><span class="comment">/**&lt; \brief (USART1) Transmit Pointer Register */</span>
<a name="l06927"></a><a class="code" href="group___s_a_m3_s__reg.html#gafb6a706292e9bfcd45a53a72f2a0fa43">06927</a> <span class="preprocessor">#define REG_USART1_TCR      REG_ACCESS(RwReg, 0x4002810CU) </span><span class="comment">/**&lt; \brief (USART1) Transmit Counter Register */</span>
<a name="l06928"></a><a class="code" href="group___s_a_m3_s__reg.html#ga27a130565d1f7d88cce5073fb1a970a7">06928</a> <span class="preprocessor">#define REG_USART1_RNPR     REG_ACCESS(RwReg, 0x40028110U) </span><span class="comment">/**&lt; \brief (USART1) Receive Next Pointer Register */</span>
<a name="l06929"></a><a class="code" href="group___s_a_m3_s__reg.html#gad5594cf2f75c997919c87f0ada81d169">06929</a> <span class="preprocessor">#define REG_USART1_RNCR     REG_ACCESS(RwReg, 0x40028114U) </span><span class="comment">/**&lt; \brief (USART1) Receive Next Counter Register */</span>
<a name="l06930"></a><a class="code" href="group___s_a_m3_s__reg.html#ga378528d672e36ad1933c25669a3d554f">06930</a> <span class="preprocessor">#define REG_USART1_TNPR     REG_ACCESS(RwReg, 0x40028118U) </span><span class="comment">/**&lt; \brief (USART1) Transmit Next Pointer Register */</span>
<a name="l06931"></a><a class="code" href="group___s_a_m3_s__reg.html#ga793d82b2d2295d0801201d638d34a40a">06931</a> <span class="preprocessor">#define REG_USART1_TNCR     REG_ACCESS(RwReg, 0x4002811CU) </span><span class="comment">/**&lt; \brief (USART1) Transmit Next Counter Register */</span>
<a name="l06932"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2fda6ff34043ddafd6120cd0f5aa625a">06932</a> <span class="preprocessor">#define REG_USART1_PTCR     REG_ACCESS(WoReg, 0x40028120U) </span><span class="comment">/**&lt; \brief (USART1) Transfer Control Register */</span>
<a name="l06933"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa205db943400a7adbba901e044b8d283">06933</a> <span class="preprocessor">#define REG_USART1_PTSR     REG_ACCESS(RoReg, 0x40028124U) </span><span class="comment">/**&lt; \brief (USART1) Transfer Status Register */</span>
<a name="l06934"></a>06934 <span class="comment">/* ========== Register definition for UDP peripheral ========== */</span>
<a name="l06935"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa0bb43ca308f34cb518749ae3923fbd4">06935</a> <span class="preprocessor">#define REG_UDP_FRM_NUM     REG_ACCESS(RoReg, 0x40034000U) </span><span class="comment">/**&lt; \brief (UDP) Frame Number Register */</span>
<a name="l06936"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa4bdf0518ebb64ef65fff66efc99f5fc">06936</a> <span class="preprocessor">#define REG_UDP_GLB_STAT    REG_ACCESS(RwReg, 0x40034004U) </span><span class="comment">/**&lt; \brief (UDP) Global State Register */</span>
<a name="l06937"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3ee30933a46b848b62742747b1ef560e">06937</a> <span class="preprocessor">#define REG_UDP_FADDR       REG_ACCESS(RwReg, 0x40034008U) </span><span class="comment">/**&lt; \brief (UDP) Function Address Register */</span>
<a name="l06938"></a><a class="code" href="group___s_a_m3_s__reg.html#gace586316e202928c571acf92307142cc">06938</a> <span class="preprocessor">#define REG_UDP_IER         REG_ACCESS(WoReg, 0x40034010U) </span><span class="comment">/**&lt; \brief (UDP) Interrupt Enable Register */</span>
<a name="l06939"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa18d4cea6694100d0db5dfbe9c9c4a43">06939</a> <span class="preprocessor">#define REG_UDP_IDR         REG_ACCESS(WoReg, 0x40034014U) </span><span class="comment">/**&lt; \brief (UDP) Interrupt Disable Register */</span>
<a name="l06940"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8bcbcf1c4a041419d48d6ba9ec7b92a1">06940</a> <span class="preprocessor">#define REG_UDP_IMR         REG_ACCESS(RoReg, 0x40034018U) </span><span class="comment">/**&lt; \brief (UDP) Interrupt Mask Register */</span>
<a name="l06941"></a><a class="code" href="group___s_a_m3_s__reg.html#gae4519d235262d961a9713db9b406f463">06941</a> <span class="preprocessor">#define REG_UDP_ISR         REG_ACCESS(RoReg, 0x4003401CU) </span><span class="comment">/**&lt; \brief (UDP) Interrupt Status Register */</span>
<a name="l06942"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9fe37710b230e27ab8dbafac926277a9">06942</a> <span class="preprocessor">#define REG_UDP_ICR         REG_ACCESS(WoReg, 0x40034020U) </span><span class="comment">/**&lt; \brief (UDP) Interrupt Clear Register */</span>
<a name="l06943"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0cb85e088a20d1a19ce11ff0c640a0d8">06943</a> <span class="preprocessor">#define REG_UDP_RST_EP      REG_ACCESS(RwReg, 0x40034028U) </span><span class="comment">/**&lt; \brief (UDP) Reset Endpoint Register */</span>
<a name="l06944"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5bc0cf4adb259ec3dec2dba50ee3b5e5">06944</a> <span class="preprocessor">#define REG_UDP_CSR         REG_ACCESS(RwReg, 0x40034030U) </span><span class="comment">/**&lt; \brief (UDP) Endpoint Control and Status Register */</span>
<a name="l06945"></a><a class="code" href="group___s_a_m3_s__reg.html#ga282d20c2dd982399bedd70c8296ad10b">06945</a> <span class="preprocessor">#define REG_UDP_FDR         REG_ACCESS(RwReg, 0x40034050U) </span><span class="comment">/**&lt; \brief (UDP) Endpoint FIFO Data Register */</span>
<a name="l06946"></a><a class="code" href="group___s_a_m3_s__reg.html#ga24bbf4462a5e4704155d891e27c9d1fe">06946</a> <span class="preprocessor">#define REG_UDP_TXVC        REG_ACCESS(RwReg, 0x40034074U) </span><span class="comment">/**&lt; \brief (UDP) Transceiver Control Register */</span>
<a name="l06947"></a>06947 <span class="comment">/* ========== Register definition for ADC peripheral ========== */</span>
<a name="l06948"></a><a class="code" href="group___s_a_m3_s__reg.html#ga06132fc9629bcf0ac46cec661b73452f">06948</a> <span class="preprocessor">#define REG_ADC_CR          REG_ACCESS(WoReg, 0x40038000U) </span><span class="comment">/**&lt; \brief (ADC) Control Register */</span>
<a name="l06949"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3eda1acb468833b43216b7807d13d002">06949</a> <span class="preprocessor">#define REG_ADC_MR          REG_ACCESS(RwReg, 0x40038004U) </span><span class="comment">/**&lt; \brief (ADC) Mode Register */</span>
<a name="l06950"></a><a class="code" href="group___s_a_m3_s__reg.html#ga30f97cb19ae9d98d1e778c3ba9790b0a">06950</a> <span class="preprocessor">#define REG_ADC_SEQR1       REG_ACCESS(RwReg, 0x40038008U) </span><span class="comment">/**&lt; \brief (ADC) Channel Sequence Register 1 */</span>
<a name="l06951"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa090c56a05ef43e7b02c5461687d493e">06951</a> <span class="preprocessor">#define REG_ADC_SEQR2       REG_ACCESS(RwReg, 0x4003800CU) </span><span class="comment">/**&lt; \brief (ADC) Channel Sequence Register 2 */</span>
<a name="l06952"></a><a class="code" href="group___s_a_m3_s__reg.html#gaea677c7b67347f68f831f073f20a5bb9">06952</a> <span class="preprocessor">#define REG_ADC_CHER        REG_ACCESS(WoReg, 0x40038010U) </span><span class="comment">/**&lt; \brief (ADC) Channel Enable Register */</span>
<a name="l06953"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1e391d8cd7f912683342b25e8046ac2e">06953</a> <span class="preprocessor">#define REG_ADC_CHDR        REG_ACCESS(WoReg, 0x40038014U) </span><span class="comment">/**&lt; \brief (ADC) Channel Disable Register */</span>
<a name="l06954"></a><a class="code" href="group___s_a_m3_s__reg.html#ga82e4f794f9f6e785001fa7c69d014836">06954</a> <span class="preprocessor">#define REG_ADC_CHSR        REG_ACCESS(RoReg, 0x40038018U) </span><span class="comment">/**&lt; \brief (ADC) Channel Status Register */</span>
<a name="l06955"></a><a class="code" href="group___s_a_m3_s__reg.html#gab150e82eb2768a7c68ba9536c578f145">06955</a> <span class="preprocessor">#define REG_ADC_LCDR        REG_ACCESS(RoReg, 0x40038020U) </span><span class="comment">/**&lt; \brief (ADC) Last Converted Data Register */</span>
<a name="l06956"></a><a class="code" href="group___s_a_m3_s__reg.html#gaef0b0b74969367efb94cbab6a80b482d">06956</a> <span class="preprocessor">#define REG_ADC_IER         REG_ACCESS(WoReg, 0x40038024U) </span><span class="comment">/**&lt; \brief (ADC) Interrupt Enable Register */</span>
<a name="l06957"></a><a class="code" href="group___s_a_m3_s__reg.html#ga04c7e6bf1812cbd101b23bc597620563">06957</a> <span class="preprocessor">#define REG_ADC_IDR         REG_ACCESS(WoReg, 0x40038028U) </span><span class="comment">/**&lt; \brief (ADC) Interrupt Disable Register */</span>
<a name="l06958"></a><a class="code" href="group___s_a_m3_s__reg.html#gab190f8e7b96510d26e088e3404ca4bea">06958</a> <span class="preprocessor">#define REG_ADC_IMR         REG_ACCESS(RoReg, 0x4003802CU) </span><span class="comment">/**&lt; \brief (ADC) Interrupt Mask Register */</span>
<a name="l06959"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7d52326ec7d2085a6d8063b30652a9f4">06959</a> <span class="preprocessor">#define REG_ADC_ISR         REG_ACCESS(RoReg, 0x40038030U) </span><span class="comment">/**&lt; \brief (ADC) Interrupt Status Register */</span>
<a name="l06960"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf15f8aec99da3b304f680ccfaf6fff5b">06960</a> <span class="preprocessor">#define REG_ADC_OVER        REG_ACCESS(RoReg, 0x4003803CU) </span><span class="comment">/**&lt; \brief (ADC) Overrun Status Register */</span>
<a name="l06961"></a><a class="code" href="group___s_a_m3_s__reg.html#gaed228f47a47183bd8477145a59fbb96f">06961</a> <span class="preprocessor">#define REG_ADC_EMR         REG_ACCESS(RwReg, 0x40038040U) </span><span class="comment">/**&lt; \brief (ADC) Extended Mode Register */</span>
<a name="l06962"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5259af8c25e4a85dbeea5bd5a187f132">06962</a> <span class="preprocessor">#define REG_ADC_CWR         REG_ACCESS(RwReg, 0x40038044U) </span><span class="comment">/**&lt; \brief (ADC) Compare Window Register */</span>
<a name="l06963"></a><a class="code" href="group___s_a_m3_s__reg.html#gad8c94c3285d9eead92f778c053daa3fc">06963</a> <span class="preprocessor">#define REG_ADC_CGR         REG_ACCESS(RwReg, 0x40038048U) </span><span class="comment">/**&lt; \brief (ADC) Channel Gain Register */</span>
<a name="l06964"></a><a class="code" href="group___s_a_m3_s__reg.html#ga03798ce154fa714b823aff2b4f4eecd5">06964</a> <span class="preprocessor">#define REG_ADC_COR         REG_ACCESS(RwReg, 0x4003804CU) </span><span class="comment">/**&lt; \brief (ADC) Channel Offset Register */</span>
<a name="l06965"></a><a class="code" href="group___s_a_m3_s__reg.html#gabf05d788c19721d4d00c3d11f27fa79c">06965</a> <span class="preprocessor">#define REG_ADC_CDR         REG_ACCESS(RoReg, 0x40038050U) </span><span class="comment">/**&lt; \brief (ADC) Channel Data Register */</span>
<a name="l06966"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2d180865b6ef4814561c2f03f74b1b50">06966</a> <span class="preprocessor">#define REG_ADC_ACR         REG_ACCESS(RwReg, 0x40038094U) </span><span class="comment">/**&lt; \brief (ADC) Analog Control Register */</span>
<a name="l06967"></a><a class="code" href="group___s_a_m3_s__reg.html#ga374fbf1755c652e2c94b8bcdcd401f29">06967</a> <span class="preprocessor">#define REG_ADC_WPMR        REG_ACCESS(RwReg, 0x400380E4U) </span><span class="comment">/**&lt; \brief (ADC) Write Protect Mode Register */</span>
<a name="l06968"></a><a class="code" href="group___s_a_m3_s__reg.html#ga40f1758ed47fa56380250b7acad5c20c">06968</a> <span class="preprocessor">#define REG_ADC_WPSR        REG_ACCESS(RoReg, 0x400380E8U) </span><span class="comment">/**&lt; \brief (ADC) Write Protect Status Register */</span>
<a name="l06969"></a><a class="code" href="group___s_a_m3_s__reg.html#gac93657af816747bd53c3c94c865167db">06969</a> <span class="preprocessor">#define REG_ADC_RPR         REG_ACCESS(RwReg, 0x40038100U) </span><span class="comment">/**&lt; \brief (ADC) Receive Pointer Register */</span>
<a name="l06970"></a><a class="code" href="group___s_a_m3_s__reg.html#gad9906fc83d61a380f48d680813e75d68">06970</a> <span class="preprocessor">#define REG_ADC_RCR         REG_ACCESS(RwReg, 0x40038104U) </span><span class="comment">/**&lt; \brief (ADC) Receive Counter Register */</span>
<a name="l06971"></a><a class="code" href="group___s_a_m3_s__reg.html#gacaafed68f26631556477ec5f33b20e35">06971</a> <span class="preprocessor">#define REG_ADC_TPR         REG_ACCESS(RwReg, 0x40038108U) </span><span class="comment">/**&lt; \brief (ADC) Transmit Pointer Register */</span>
<a name="l06972"></a><a class="code" href="group___s_a_m3_s__reg.html#ga28ef70d454d6cedb9eb420c68a4e7018">06972</a> <span class="preprocessor">#define REG_ADC_TCR         REG_ACCESS(RwReg, 0x4003810CU) </span><span class="comment">/**&lt; \brief (ADC) Transmit Counter Register */</span>
<a name="l06973"></a><a class="code" href="group___s_a_m3_s__reg.html#ga47a94c9424d522341a29a5cd36b939a0">06973</a> <span class="preprocessor">#define REG_ADC_RNPR        REG_ACCESS(RwReg, 0x40038110U) </span><span class="comment">/**&lt; \brief (ADC) Receive Next Pointer Register */</span>
<a name="l06974"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6ab87142a7f1336a6f996ed510428f49">06974</a> <span class="preprocessor">#define REG_ADC_RNCR        REG_ACCESS(RwReg, 0x40038114U) </span><span class="comment">/**&lt; \brief (ADC) Receive Next Counter Register */</span>
<a name="l06975"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9f869d781390f4d706fd987bf5c4599b">06975</a> <span class="preprocessor">#define REG_ADC_TNPR        REG_ACCESS(RwReg, 0x40038118U) </span><span class="comment">/**&lt; \brief (ADC) Transmit Next Pointer Register */</span>
<a name="l06976"></a><a class="code" href="group___s_a_m3_s__reg.html#ga67f838982743ecbf2686c72f20adc6b8">06976</a> <span class="preprocessor">#define REG_ADC_TNCR        REG_ACCESS(RwReg, 0x4003811CU) </span><span class="comment">/**&lt; \brief (ADC) Transmit Next Counter Register */</span>
<a name="l06977"></a><a class="code" href="group___s_a_m3_s__reg.html#ga82c903c675d56b345e541c9b10179682">06977</a> <span class="preprocessor">#define REG_ADC_PTCR        REG_ACCESS(WoReg, 0x40038120U) </span><span class="comment">/**&lt; \brief (ADC) Transfer Control Register */</span>
<a name="l06978"></a><a class="code" href="group___s_a_m3_s__reg.html#ga520aedfae12ee35fe5be541e6e6f116c">06978</a> <span class="preprocessor">#define REG_ADC_PTSR        REG_ACCESS(RoReg, 0x40038124U) </span><span class="comment">/**&lt; \brief (ADC) Transfer Status Register */</span>
<a name="l06979"></a>06979 <span class="comment">/* ========== Register definition for DACC peripheral ========== */</span>
<a name="l06980"></a><a class="code" href="group___s_a_m3_s__reg.html#ga55de928943198b18a2ef335fe9cafa81">06980</a> <span class="preprocessor">#define REG_DACC_CR         REG_ACCESS(WoReg, 0x4003C000U) </span><span class="comment">/**&lt; \brief (DACC) Control Register */</span>
<a name="l06981"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3fce91b37537d1ae5a6c34ad403e7955">06981</a> <span class="preprocessor">#define REG_DACC_MR         REG_ACCESS(RwReg, 0x4003C004U) </span><span class="comment">/**&lt; \brief (DACC) Mode Register */</span>
<a name="l06982"></a><a class="code" href="group___s_a_m3_s__reg.html#ga34a4fd353f0d4a3667be0c4e878edfe0">06982</a> <span class="preprocessor">#define REG_DACC_CHER       REG_ACCESS(WoReg, 0x4003C010U) </span><span class="comment">/**&lt; \brief (DACC) Channel Enable Register */</span>
<a name="l06983"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8268f8b4ffba23db50392fa5b3b5cd5d">06983</a> <span class="preprocessor">#define REG_DACC_CHDR       REG_ACCESS(WoReg, 0x4003C014U) </span><span class="comment">/**&lt; \brief (DACC) Channel Disable Register */</span>
<a name="l06984"></a><a class="code" href="group___s_a_m3_s__reg.html#ga61c0f6afaa6da868235bfdebc195c85c">06984</a> <span class="preprocessor">#define REG_DACC_CHSR       REG_ACCESS(RoReg, 0x4003C018U) </span><span class="comment">/**&lt; \brief (DACC) Channel Status Register */</span>
<a name="l06985"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9c25835b91854a067932b8ae2d385b79">06985</a> <span class="preprocessor">#define REG_DACC_CDR        REG_ACCESS(WoReg, 0x4003C020U) </span><span class="comment">/**&lt; \brief (DACC) Conversion Data Register */</span>
<a name="l06986"></a><a class="code" href="group___s_a_m3_s__reg.html#ga01d35ea834560562b4ca73d04bed20d5">06986</a> <span class="preprocessor">#define REG_DACC_IER        REG_ACCESS(WoReg, 0x4003C024U) </span><span class="comment">/**&lt; \brief (DACC) Interrupt Enable Register */</span>
<a name="l06987"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6238e26c1b91ddf2e7726cfc1d2b7e6a">06987</a> <span class="preprocessor">#define REG_DACC_IDR        REG_ACCESS(WoReg, 0x4003C028U) </span><span class="comment">/**&lt; \brief (DACC) Interrupt Disable Register */</span>
<a name="l06988"></a><a class="code" href="group___s_a_m3_s__reg.html#gab32a1900ccbd7d0ea0ce3a9d96bddcb0">06988</a> <span class="preprocessor">#define REG_DACC_IMR        REG_ACCESS(RoReg, 0x4003C02CU) </span><span class="comment">/**&lt; \brief (DACC) Interrupt Mask Register */</span>
<a name="l06989"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9527715d50c4c52d7044231c9d3d96b1">06989</a> <span class="preprocessor">#define REG_DACC_ISR        REG_ACCESS(RoReg, 0x4003C030U) </span><span class="comment">/**&lt; \brief (DACC) Interrupt Status Register */</span>
<a name="l06990"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6479988100f0cd85e477903b6034156f">06990</a> <span class="preprocessor">#define REG_DACC_ACR        REG_ACCESS(RwReg, 0x4003C094U) </span><span class="comment">/**&lt; \brief (DACC) Analog Current Register */</span>
<a name="l06991"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5bff6dc2451adfd0a93327e8775b5255">06991</a> <span class="preprocessor">#define REG_DACC_WPMR       REG_ACCESS(RwReg, 0x4003C0E4U) </span><span class="comment">/**&lt; \brief (DACC) Write Protect Mode register */</span>
<a name="l06992"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9c60fe2c68ac079e8c7f54216c5e78fe">06992</a> <span class="preprocessor">#define REG_DACC_WPSR       REG_ACCESS(RoReg, 0x4003C0E8U) </span><span class="comment">/**&lt; \brief (DACC) Write Protect Status register */</span>
<a name="l06993"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7ed23e90b153741f4ac6209afe9f5d87">06993</a> <span class="preprocessor">#define REG_DACC_RPR        REG_ACCESS(RwReg, 0x4003C100U) </span><span class="comment">/**&lt; \brief (DACC) Receive Pointer Register */</span>
<a name="l06994"></a><a class="code" href="group___s_a_m3_s__reg.html#ga98d2947034d833acbdcb6ffa4de34705">06994</a> <span class="preprocessor">#define REG_DACC_RCR        REG_ACCESS(RwReg, 0x4003C104U) </span><span class="comment">/**&lt; \brief (DACC) Receive Counter Register */</span>
<a name="l06995"></a><a class="code" href="group___s_a_m3_s__reg.html#ga94ea3e96b7d7cd7c511da342be3ef4c6">06995</a> <span class="preprocessor">#define REG_DACC_TPR        REG_ACCESS(RwReg, 0x4003C108U) </span><span class="comment">/**&lt; \brief (DACC) Transmit Pointer Register */</span>
<a name="l06996"></a><a class="code" href="group___s_a_m3_s__reg.html#gad3df3b6a0fbf23070a6b8b2c112133ec">06996</a> <span class="preprocessor">#define REG_DACC_TCR        REG_ACCESS(RwReg, 0x4003C10CU) </span><span class="comment">/**&lt; \brief (DACC) Transmit Counter Register */</span>
<a name="l06997"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3fa6469ef72c0235f08f95b437222c37">06997</a> <span class="preprocessor">#define REG_DACC_RNPR       REG_ACCESS(RwReg, 0x4003C110U) </span><span class="comment">/**&lt; \brief (DACC) Receive Next Pointer Register */</span>
<a name="l06998"></a><a class="code" href="group___s_a_m3_s__reg.html#ga495b0bf8b112563c635d4eba491bbe48">06998</a> <span class="preprocessor">#define REG_DACC_RNCR       REG_ACCESS(RwReg, 0x4003C114U) </span><span class="comment">/**&lt; \brief (DACC) Receive Next Counter Register */</span>
<a name="l06999"></a><a class="code" href="group___s_a_m3_s__reg.html#gac3d2d2780e2bb2d696e4b805fa691ea9">06999</a> <span class="preprocessor">#define REG_DACC_TNPR       REG_ACCESS(RwReg, 0x4003C118U) </span><span class="comment">/**&lt; \brief (DACC) Transmit Next Pointer Register */</span>
<a name="l07000"></a><a class="code" href="group___s_a_m3_s__reg.html#ga902eeb9d846c9e1e52b9ce20bf48df46">07000</a> <span class="preprocessor">#define REG_DACC_TNCR       REG_ACCESS(RwReg, 0x4003C11CU) </span><span class="comment">/**&lt; \brief (DACC) Transmit Next Counter Register */</span>
<a name="l07001"></a><a class="code" href="group___s_a_m3_s__reg.html#ga053a76460064e4cb5e362aa0c98c246c">07001</a> <span class="preprocessor">#define REG_DACC_PTCR       REG_ACCESS(WoReg, 0x4003C120U) </span><span class="comment">/**&lt; \brief (DACC) Transfer Control Register */</span>
<a name="l07002"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6d921bcdb8ebdfaaf2eea9eb0c07910d">07002</a> <span class="preprocessor">#define REG_DACC_PTSR       REG_ACCESS(RoReg, 0x4003C124U) </span><span class="comment">/**&lt; \brief (DACC) Transfer Status Register */</span>
<a name="l07003"></a>07003 <span class="comment">/* ========== Register definition for ACC peripheral ========== */</span>
<a name="l07004"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa5c053b6b43c36f8ed949fbedec3ec14">07004</a> <span class="preprocessor">#define REG_ACC_CR          REG_ACCESS(WoReg, 0x40040000U) </span><span class="comment">/**&lt; \brief (ACC) Control Register */</span>
<a name="l07005"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6bdc4d997bbc2968e2a7f168d0cad4f4">07005</a> <span class="preprocessor">#define REG_ACC_MR          REG_ACCESS(RwReg, 0x40040004U) </span><span class="comment">/**&lt; \brief (ACC) Mode Register */</span>
<a name="l07006"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9dc74288eb282d430987d3de5e8b304e">07006</a> <span class="preprocessor">#define REG_ACC_IER         REG_ACCESS(WoReg, 0x40040024U) </span><span class="comment">/**&lt; \brief (ACC) Interrupt Enable Register */</span>
<a name="l07007"></a><a class="code" href="group___s_a_m3_s__reg.html#gad04d14af213e25f8b6493a28ef40af08">07007</a> <span class="preprocessor">#define REG_ACC_IDR         REG_ACCESS(WoReg, 0x40040028U) </span><span class="comment">/**&lt; \brief (ACC) Interrupt Disable Register */</span>
<a name="l07008"></a><a class="code" href="group___s_a_m3_s__reg.html#ga96ac82144255b53019bec8c4aa81c248">07008</a> <span class="preprocessor">#define REG_ACC_IMR         REG_ACCESS(RoReg, 0x4004002CU) </span><span class="comment">/**&lt; \brief (ACC) Interrupt Mask Register */</span>
<a name="l07009"></a><a class="code" href="group___s_a_m3_s__reg.html#gac3cf68a93b40536b368f02716b1d514e">07009</a> <span class="preprocessor">#define REG_ACC_ISR         REG_ACCESS(RoReg, 0x40040030U) </span><span class="comment">/**&lt; \brief (ACC) Interrupt Status Register */</span>
<a name="l07010"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf70aedf6a2e889286a4ae7325a064264">07010</a> <span class="preprocessor">#define REG_ACC_ACR         REG_ACCESS(RwReg, 0x40040094U) </span><span class="comment">/**&lt; \brief (ACC) Analog Control Register */</span>
<a name="l07011"></a><a class="code" href="group___s_a_m3_s__reg.html#ga98cbbc083eb44f8eded3dab01b556e65">07011</a> <span class="preprocessor">#define REG_ACC_WPMR        REG_ACCESS(RwReg, 0x400400E4U) </span><span class="comment">/**&lt; \brief (ACC) Write Protect Mode Register */</span>
<a name="l07012"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7a5b564567607810c82ce71ed3ef2238">07012</a> <span class="preprocessor">#define REG_ACC_WPSR        REG_ACCESS(RoReg, 0x400400E8U) </span><span class="comment">/**&lt; \brief (ACC) Write Protect Status Register */</span>
<a name="l07013"></a>07013 <span class="comment">/* ========== Register definition for CRCCU peripheral ========== */</span>
<a name="l07014"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2cb2124890478f355c57c27eea7bd1a4">07014</a> <span class="preprocessor">#define REG_CRCCU_DSCR      REG_ACCESS(RwReg, 0x40044000U) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU Descriptor Base Register */</span>
<a name="l07015"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5bb24ecf64516af4d050ea822d460fa4">07015</a> <span class="preprocessor">#define REG_CRCCU_DMA_EN    REG_ACCESS(WoReg, 0x40044008U) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU DMA Enable Register */</span>
<a name="l07016"></a><a class="code" href="group___s_a_m3_s__reg.html#ga51c1360619566aa73a79af57896671ed">07016</a> <span class="preprocessor">#define REG_CRCCU_DMA_DIS   REG_ACCESS(WoReg, 0x4004400CU) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU DMA Disable Register */</span>
<a name="l07017"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8dd7c513d4788147b0680d7659ef7afc">07017</a> <span class="preprocessor">#define REG_CRCCU_DMA_SR    REG_ACCESS(RoReg, 0x40044010U) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU DMA Status Register */</span>
<a name="l07018"></a><a class="code" href="group___s_a_m3_s__reg.html#ga19672e2f4ce877d0533e3b74185eb4b3">07018</a> <span class="preprocessor">#define REG_CRCCU_DMA_IER   REG_ACCESS(WoReg, 0x40044014U) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU DMA Interrupt Enable Register */</span>
<a name="l07019"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9ad779abff1fb0e3702949f1729cccf6">07019</a> <span class="preprocessor">#define REG_CRCCU_DMA_IDR   REG_ACCESS(WoReg, 0x40044018U) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU DMA Interrupt Disable Register */</span>
<a name="l07020"></a><a class="code" href="group___s_a_m3_s__reg.html#gacc41efd630c0106ebc3a6a622638cbd9">07020</a> <span class="preprocessor">#define REG_CRCCU_DMA_IMR   REG_ACCESS(RoReg, 0x4004401CU) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU DMA Interrupt Mask Register */</span>
<a name="l07021"></a><a class="code" href="group___s_a_m3_s__reg.html#ga817b6e5c30fe73481fe7b98eefe6a54e">07021</a> <span class="preprocessor">#define REG_CRCCU_DMA_ISR   REG_ACCESS(RoReg, 0x40044020U) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU DMA Interrupt Status Register */</span>
<a name="l07022"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa9d8b9258197b2429680bceacddf4bbf">07022</a> <span class="preprocessor">#define REG_CRCCU_CR        REG_ACCESS(WoReg, 0x40044034U) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU Control Register */</span>
<a name="l07023"></a><a class="code" href="group___s_a_m3_s__reg.html#ga17236fde3d7c0f2a45a983c2d765dc81">07023</a> <span class="preprocessor">#define REG_CRCCU_MR        REG_ACCESS(RwReg, 0x40044038U) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU Mode Register */</span>
<a name="l07024"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9291fffdf928ab491c2ad4b2a5550397">07024</a> <span class="preprocessor">#define REG_CRCCU_SR        REG_ACCESS(RoReg, 0x4004403CU) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU Status Register */</span>
<a name="l07025"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0f0cccb0ca4c2deb620bc6259e2e2c8a">07025</a> <span class="preprocessor">#define REG_CRCCU_IER       REG_ACCESS(WoReg, 0x40044040U) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU Interrupt Enable Register */</span>
<a name="l07026"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5407183ed74dc635c516672039ad74d9">07026</a> <span class="preprocessor">#define REG_CRCCU_IDR       REG_ACCESS(WoReg, 0x40044044U) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU Interrupt Disable Register */</span>
<a name="l07027"></a><a class="code" href="group___s_a_m3_s__reg.html#gafdfba802d6f561306b0e07a8ede596f8">07027</a> <span class="preprocessor">#define REG_CRCCU_IMR       REG_ACCESS(RoReg, 0x40044048U) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU Interrupt Mask Register */</span>
<a name="l07028"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5eb8ccbe99aa13c3476df9f79b3aeb87">07028</a> <span class="preprocessor">#define REG_CRCCU_ISR       REG_ACCESS(RoReg, 0x4004404CU) </span><span class="comment">/**&lt; \brief (CRCCU) CRCCU Interrupt Status Register */</span>
<a name="l07029"></a>07029 <span class="comment">/* ========== Register definition for SMC peripheral ========== */</span>
<a name="l07030"></a><a class="code" href="group___s_a_m3_s__reg.html#gaef0fcca631a62c4560459354372b7372">07030</a> <span class="preprocessor">#define REG_SMC_SETUP0      REG_ACCESS(RwReg, 0x400E0000U) </span><span class="comment">/**&lt; \brief (SMC) SMC Setup Register (CS_number = 0) */</span>
<a name="l07031"></a><a class="code" href="group___s_a_m3_s__reg.html#ga14dc5cc49a30611132b53a8b4f7ce856">07031</a> <span class="preprocessor">#define REG_SMC_PULSE0      REG_ACCESS(RwReg, 0x400E0004U) </span><span class="comment">/**&lt; \brief (SMC) SMC Pulse Register (CS_number = 0) */</span>
<a name="l07032"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6dc4cb8414626d53e9363d5173a5011c">07032</a> <span class="preprocessor">#define REG_SMC_CYCLE0      REG_ACCESS(RwReg, 0x400E0008U) </span><span class="comment">/**&lt; \brief (SMC) SMC Cycle Register (CS_number = 0) */</span>
<a name="l07033"></a><a class="code" href="group___s_a_m3_s__reg.html#ga46a0efcddbd445742a22bdea229d9508">07033</a> <span class="preprocessor">#define REG_SMC_MODE0       REG_ACCESS(RwReg, 0x400E000CU) </span><span class="comment">/**&lt; \brief (SMC) SMC Mode Register (CS_number = 0) */</span>
<a name="l07034"></a><a class="code" href="group___s_a_m3_s__reg.html#ga69959d343f602369d297e75e595685c8">07034</a> <span class="preprocessor">#define REG_SMC_SETUP1      REG_ACCESS(RwReg, 0x400E0010U) </span><span class="comment">/**&lt; \brief (SMC) SMC Setup Register (CS_number = 1) */</span>
<a name="l07035"></a><a class="code" href="group___s_a_m3_s__reg.html#ga91479b248880a049fd5fef8259f038f2">07035</a> <span class="preprocessor">#define REG_SMC_PULSE1      REG_ACCESS(RwReg, 0x400E0014U) </span><span class="comment">/**&lt; \brief (SMC) SMC Pulse Register (CS_number = 1) */</span>
<a name="l07036"></a><a class="code" href="group___s_a_m3_s__reg.html#gade93e59127bcc42bb89fa6e155ba67a6">07036</a> <span class="preprocessor">#define REG_SMC_CYCLE1      REG_ACCESS(RwReg, 0x400E0018U) </span><span class="comment">/**&lt; \brief (SMC) SMC Cycle Register (CS_number = 1) */</span>
<a name="l07037"></a><a class="code" href="group___s_a_m3_s__reg.html#gac4f2062d159c92d609d309dedf0ba143">07037</a> <span class="preprocessor">#define REG_SMC_MODE1       REG_ACCESS(RwReg, 0x400E001CU) </span><span class="comment">/**&lt; \brief (SMC) SMC Mode Register (CS_number = 1) */</span>
<a name="l07038"></a><a class="code" href="group___s_a_m3_s__reg.html#gad8e86dbf9e3b9934f151f91dd17195cc">07038</a> <span class="preprocessor">#define REG_SMC_SETUP2      REG_ACCESS(RwReg, 0x400E0020U) </span><span class="comment">/**&lt; \brief (SMC) SMC Setup Register (CS_number = 2) */</span>
<a name="l07039"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4603b3006c6fb4b2eb07092bd1f019d0">07039</a> <span class="preprocessor">#define REG_SMC_PULSE2      REG_ACCESS(RwReg, 0x400E0024U) </span><span class="comment">/**&lt; \brief (SMC) SMC Pulse Register (CS_number = 2) */</span>
<a name="l07040"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4686eb8107a5017cce8050c43a828e28">07040</a> <span class="preprocessor">#define REG_SMC_CYCLE2      REG_ACCESS(RwReg, 0x400E0028U) </span><span class="comment">/**&lt; \brief (SMC) SMC Cycle Register (CS_number = 2) */</span>
<a name="l07041"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7e16a158dccd635797b97e8c182b66e9">07041</a> <span class="preprocessor">#define REG_SMC_MODE2       REG_ACCESS(RwReg, 0x400E002CU) </span><span class="comment">/**&lt; \brief (SMC) SMC Mode Register (CS_number = 2) */</span>
<a name="l07042"></a><a class="code" href="group___s_a_m3_s__reg.html#ga00f31a57dceea892024aa12921088f6a">07042</a> <span class="preprocessor">#define REG_SMC_SETUP3      REG_ACCESS(RwReg, 0x400E0030U) </span><span class="comment">/**&lt; \brief (SMC) SMC Setup Register (CS_number = 3) */</span>
<a name="l07043"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9edf285da417eae7a57d8a15f47d2c92">07043</a> <span class="preprocessor">#define REG_SMC_PULSE3      REG_ACCESS(RwReg, 0x400E0034U) </span><span class="comment">/**&lt; \brief (SMC) SMC Pulse Register (CS_number = 3) */</span>
<a name="l07044"></a><a class="code" href="group___s_a_m3_s__reg.html#ga72bf1f2ba872ccf5fc6b585144b03e87">07044</a> <span class="preprocessor">#define REG_SMC_CYCLE3      REG_ACCESS(RwReg, 0x400E0038U) </span><span class="comment">/**&lt; \brief (SMC) SMC Cycle Register (CS_number = 3) */</span>
<a name="l07045"></a><a class="code" href="group___s_a_m3_s__reg.html#gae5bdf0f49426a7fc69b0e3cd2fc554ae">07045</a> <span class="preprocessor">#define REG_SMC_MODE3       REG_ACCESS(RwReg, 0x400E003CU) </span><span class="comment">/**&lt; \brief (SMC) SMC Mode Register (CS_number = 3) */</span>
<a name="l07046"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2ee230fe243eb7ffdcadf1b679adbf68">07046</a> <span class="preprocessor">#define REG_SMC_SETUP4      REG_ACCESS(RwReg, 0x400E0040U) </span><span class="comment">/**&lt; \brief (SMC) SMC Setup Register (CS_number = 4) */</span>
<a name="l07047"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2a6b45aa5318e24ebc094824736a7562">07047</a> <span class="preprocessor">#define REG_SMC_PULSE4      REG_ACCESS(RwReg, 0x400E0044U) </span><span class="comment">/**&lt; \brief (SMC) SMC Pulse Register (CS_number = 4) */</span>
<a name="l07048"></a><a class="code" href="group___s_a_m3_s__reg.html#gadbd08220a7716f14050c04cd47beb096">07048</a> <span class="preprocessor">#define REG_SMC_CYCLE4      REG_ACCESS(RwReg, 0x400E0048U) </span><span class="comment">/**&lt; \brief (SMC) SMC Cycle Register (CS_number = 4) */</span>
<a name="l07049"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7416c0f6c9d445538418d084d23e90ad">07049</a> <span class="preprocessor">#define REG_SMC_MODE4       REG_ACCESS(RwReg, 0x400E004CU) </span><span class="comment">/**&lt; \brief (SMC) SMC Mode Register (CS_number = 4) */</span>
<a name="l07050"></a><a class="code" href="group___s_a_m3_s__reg.html#gaba3ab0ac87acef540f9e808e232e56d9">07050</a> <span class="preprocessor">#define REG_SMC_OCMS        REG_ACCESS(RwReg, 0x400E0080U) </span><span class="comment">/**&lt; \brief (SMC) SMC OCMS MODE Register */</span>
<a name="l07051"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6abc4bf96663b0fcb7f641b778cfccea">07051</a> <span class="preprocessor">#define REG_SMC_KEY1        REG_ACCESS(WoReg, 0x400E0084U) </span><span class="comment">/**&lt; \brief (SMC) SMC OCMS KEY1 Register */</span>
<a name="l07052"></a><a class="code" href="group___s_a_m3_s__reg.html#gae4f52b7ca43f3bd039e57e317680b28d">07052</a> <span class="preprocessor">#define REG_SMC_KEY2        REG_ACCESS(WoReg, 0x400E0088U) </span><span class="comment">/**&lt; \brief (SMC) SMC OCMS KEY2 Register */</span>
<a name="l07053"></a><a class="code" href="group___s_a_m3_s__reg.html#gab0d9a8ca640bf499938442f657b588f5">07053</a> <span class="preprocessor">#define REG_SMC_WPMR        REG_ACCESS(RwReg, 0x400E00E4U) </span><span class="comment">/**&lt; \brief (SMC) SMC Write Protect Mode Register */</span>
<a name="l07054"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4c2159504e2b295df553873848319206">07054</a> <span class="preprocessor">#define REG_SMC_WPSR        REG_ACCESS(RoReg, 0x400E00E8U) </span><span class="comment">/**&lt; \brief (SMC) SMC Write Protect Status Register */</span>
<a name="l07055"></a>07055 <span class="comment">/* ========== Register definition for MATRIX peripheral ========== */</span>
<a name="l07056"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7977d29b6e71f36c98a85ee1154d7a9e">07056</a> <span class="preprocessor">#define REG_MATRIX_MCFG     REG_ACCESS(RwReg, 0x400E0200U) </span><span class="comment">/**&lt; \brief (MATRIX) Master Configuration Register */</span>
<a name="l07057"></a><a class="code" href="group___s_a_m3_s__reg.html#ga440d3b98390d06df9c5f2ced0d73d2db">07057</a> <span class="preprocessor">#define REG_MATRIX_SCFG     REG_ACCESS(RwReg, 0x400E0240U) </span><span class="comment">/**&lt; \brief (MATRIX) Slave Configuration Register */</span>
<a name="l07058"></a><a class="code" href="group___s_a_m3_s__reg.html#ga71bd6850f2ca692fb04d2c67978aac62">07058</a> <span class="preprocessor">#define REG_MATRIX_PRAS0    REG_ACCESS(RwReg, 0x400E0280U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 0 */</span>
<a name="l07059"></a><a class="code" href="group___s_a_m3_s__reg.html#gadde2fd365885e62ab277d12b33dffe96">07059</a> <span class="preprocessor">#define REG_MATRIX_PRAS1    REG_ACCESS(RwReg, 0x400E0288U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 1 */</span>
<a name="l07060"></a><a class="code" href="group___s_a_m3_s__reg.html#ga942eae58779e2b1117344a2dc78080c2">07060</a> <span class="preprocessor">#define REG_MATRIX_PRAS2    REG_ACCESS(RwReg, 0x400E0290U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 2 */</span>
<a name="l07061"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3d048d1fc7aa9b531bd9e7f9a1612b03">07061</a> <span class="preprocessor">#define REG_MATRIX_PRAS3    REG_ACCESS(RwReg, 0x400E0298U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 3 */</span>
<a name="l07062"></a><a class="code" href="group___s_a_m3_s__reg.html#gab12765c576e368bc63997e84498eee8d">07062</a> <span class="preprocessor">#define REG_MATRIX_PRAS4    REG_ACCESS(RwReg, 0x400E02A0U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 4 */</span>
<a name="l07063"></a><a class="code" href="group___s_a_m3_s__reg.html#ga267ce2f8a00c043815a519174b0ec5bf">07063</a> <span class="preprocessor">#define REG_MATRIX_SYSIO    REG_ACCESS(RwReg, 0x400E0314U) </span><span class="comment">/**&lt; \brief (MATRIX) System I/O Configuration register */</span>
<a name="l07064"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa8e725089f1daeb182acd3c9cc1ad185">07064</a> <span class="preprocessor">#define REG_MATRIX_SMCNFCS  REG_ACCESS(RwReg, 0x400E031CU) </span><span class="comment">/**&lt; \brief (MATRIX) SMC Chip Select NAND Flash Assignment Register */</span>
<a name="l07065"></a><a class="code" href="group___s_a_m3_s__reg.html#ga44a30c0a211fcb06c9c4e198751d2434">07065</a> <span class="preprocessor">#define REG_MATRIX_WPMR     REG_ACCESS(RwReg, 0x400E03E4U) </span><span class="comment">/**&lt; \brief (MATRIX) Write Protect Mode Register */</span>
<a name="l07066"></a><a class="code" href="group___s_a_m3_s__reg.html#ga44109d2990d45960d8cdd7fb93d763a2">07066</a> <span class="preprocessor">#define REG_MATRIX_WPSR     REG_ACCESS(RoReg, 0x400E03E8U) </span><span class="comment">/**&lt; \brief (MATRIX) Write Protect Status Register */</span>
<a name="l07067"></a>07067 <span class="comment">/* ========== Register definition for PMC peripheral ========== */</span>
<a name="l07068"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa0a1dcdc898d1f50f5df247c177b21fe">07068</a> <span class="preprocessor">#define REG_PMC_SCER        REG_ACCESS(WoReg, 0x400E0400U) </span><span class="comment">/**&lt; \brief (PMC) System Clock Enable Register */</span>
<a name="l07069"></a><a class="code" href="group___s_a_m3_s__reg.html#ga42bf5f0dc7e1028a1af789741d00611b">07069</a> <span class="preprocessor">#define REG_PMC_SCDR        REG_ACCESS(WoReg, 0x400E0404U) </span><span class="comment">/**&lt; \brief (PMC) System Clock Disable Register */</span>
<a name="l07070"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3a1f253a89f0e5e66543006b0e5a1a14">07070</a> <span class="preprocessor">#define REG_PMC_SCSR        REG_ACCESS(RoReg, 0x400E0408U) </span><span class="comment">/**&lt; \brief (PMC) System Clock Status Register */</span>
<a name="l07071"></a><a class="code" href="group___s_a_m3_s__reg.html#gae95627a3ddab1b9119ee06de9d43de30">07071</a> <span class="preprocessor">#define REG_PMC_PCER0       REG_ACCESS(WoReg, 0x400E0410U) </span><span class="comment">/**&lt; \brief (PMC) Peripheral Clock Enable Register 0 */</span>
<a name="l07072"></a><a class="code" href="group___s_a_m3_s__reg.html#gaadd7ce1ddef2b80d60a2dc5c6b82fd3f">07072</a> <span class="preprocessor">#define REG_PMC_PCDR0       REG_ACCESS(WoReg, 0x400E0414U) </span><span class="comment">/**&lt; \brief (PMC) Peripheral Clock Disable Register 0 */</span>
<a name="l07073"></a><a class="code" href="group___s_a_m3_s__reg.html#gacefa1dd622267e9e7dc7f35eeec437c3">07073</a> <span class="preprocessor">#define REG_PMC_PCSR0       REG_ACCESS(RoReg, 0x400E0418U) </span><span class="comment">/**&lt; \brief (PMC) Peripheral Clock Status Register 0 */</span>
<a name="l07074"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8789024a0b6ca3e230d4766b70c9d6b5">07074</a> <span class="preprocessor">#define REG_PMC_MOR         REG_ACCESS(RwReg, 0x400E0420U) </span><span class="comment">/**&lt; \brief (PMC) Main Oscillator Register */</span>
<a name="l07075"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa72fdc6a7d739a77ad3ddde68c478c10">07075</a> <span class="preprocessor">#define REG_PMC_MCFR        REG_ACCESS(RoReg, 0x400E0424U) </span><span class="comment">/**&lt; \brief (PMC) Main Clock Frequency Register */</span>
<a name="l07076"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf3aa6ee9a030778d779de42332c7f546">07076</a> <span class="preprocessor">#define REG_PMC_PLLAR       REG_ACCESS(RwReg, 0x400E0428U) </span><span class="comment">/**&lt; \brief (PMC) PLLA Register */</span>
<a name="l07077"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2a5740cb77476aba77d2663039aa1462">07077</a> <span class="preprocessor">#define REG_PMC_PLLBR       REG_ACCESS(RwReg, 0x400E042CU) </span><span class="comment">/**&lt; \brief (PMC) PLLB Register */</span>
<a name="l07078"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf05efed319a2a84bea5a0a57bfea2e69">07078</a> <span class="preprocessor">#define REG_PMC_MCKR        REG_ACCESS(RwReg, 0x400E0430U) </span><span class="comment">/**&lt; \brief (PMC) Master Clock Register */</span>
<a name="l07079"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1dccb339abf256077de56ff94df2290d">07079</a> <span class="preprocessor">#define REG_PMC_USB         REG_ACCESS(RwReg, 0x400E0438U) </span><span class="comment">/**&lt; \brief (PMC) USB Clock Register */</span>
<a name="l07080"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0d51b710f6bf094ef1395dd490d17965">07080</a> <span class="preprocessor">#define REG_PMC_PCK         REG_ACCESS(RwReg, 0x400E0440U) </span><span class="comment">/**&lt; \brief (PMC) Programmable Clock 0 Register */</span>
<a name="l07081"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1d870c6758de876e261b07465c340bac">07081</a> <span class="preprocessor">#define REG_PMC_IER         REG_ACCESS(WoReg, 0x400E0460U) </span><span class="comment">/**&lt; \brief (PMC) Interrupt Enable Register */</span>
<a name="l07082"></a><a class="code" href="group___s_a_m3_s__reg.html#gafa523bcba8136bd726bd850fe5e04e3b">07082</a> <span class="preprocessor">#define REG_PMC_IDR         REG_ACCESS(WoReg, 0x400E0464U) </span><span class="comment">/**&lt; \brief (PMC) Interrupt Disable Register */</span>
<a name="l07083"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9f151dd4ccf7e866a61f963e6bd5bef8">07083</a> <span class="preprocessor">#define REG_PMC_SR          REG_ACCESS(RoReg, 0x400E0468U) </span><span class="comment">/**&lt; \brief (PMC) Status Register */</span>
<a name="l07084"></a><a class="code" href="group___s_a_m3_s__reg.html#gad66bd047d35846ebd6c6589c7dda432d">07084</a> <span class="preprocessor">#define REG_PMC_IMR         REG_ACCESS(RoReg, 0x400E046CU) </span><span class="comment">/**&lt; \brief (PMC) Interrupt Mask Register */</span>
<a name="l07085"></a><a class="code" href="group___s_a_m3_s__reg.html#ga806151fd73cfc3937c6c1d52dfc2f2ad">07085</a> <span class="preprocessor">#define REG_PMC_FSMR        REG_ACCESS(RwReg, 0x400E0470U) </span><span class="comment">/**&lt; \brief (PMC) Fast Startup Mode Register */</span>
<a name="l07086"></a><a class="code" href="group___s_a_m3_s__reg.html#gac2d33c7fbd19f6d0a1efe34d5b369455">07086</a> <span class="preprocessor">#define REG_PMC_FSPR        REG_ACCESS(RwReg, 0x400E0474U) </span><span class="comment">/**&lt; \brief (PMC) Fast Startup Polarity Register */</span>
<a name="l07087"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5b08ce83985c654c8f80effc9cf91ac0">07087</a> <span class="preprocessor">#define REG_PMC_FOCR        REG_ACCESS(WoReg, 0x400E0478U) </span><span class="comment">/**&lt; \brief (PMC) Fault Output Clear Register */</span>
<a name="l07088"></a><a class="code" href="group___s_a_m3_s__reg.html#ga20b43473efe2ea5612bd0d1fc429b9b1">07088</a> <span class="preprocessor">#define REG_PMC_WPMR        REG_ACCESS(RwReg, 0x400E04E4U) </span><span class="comment">/**&lt; \brief (PMC) Write Protect Mode Register */</span>
<a name="l07089"></a><a class="code" href="group___s_a_m3_s__reg.html#ga35c636f1957cde234e5aee236ebcd886">07089</a> <span class="preprocessor">#define REG_PMC_WPSR        REG_ACCESS(RoReg, 0x400E04E8U) </span><span class="comment">/**&lt; \brief (PMC) Write Protect Status Register */</span>
<a name="l07090"></a><a class="code" href="group___s_a_m3_s__reg.html#gac98c5b97092d01187115dc18b40a70c2">07090</a> <span class="preprocessor">#define REG_PMC_PCER1       REG_ACCESS(WoReg, 0x400E0500U) </span><span class="comment">/**&lt; \brief (PMC) Peripheral Clock Enable Register 1 */</span>
<a name="l07091"></a><a class="code" href="group___s_a_m3_s__reg.html#ga58739937e87c258794fd373837cae280">07091</a> <span class="preprocessor">#define REG_PMC_PCDR1       REG_ACCESS(WoReg, 0x400E0504U) </span><span class="comment">/**&lt; \brief (PMC) Peripheral Clock Disable Register 1 */</span>
<a name="l07092"></a><a class="code" href="group___s_a_m3_s__reg.html#ga80acde9e2f560ad695c25e11843639a7">07092</a> <span class="preprocessor">#define REG_PMC_PCSR1       REG_ACCESS(RoReg, 0x400E0508U) </span><span class="comment">/**&lt; \brief (PMC) Peripheral Clock Status Register 1 */</span>
<a name="l07093"></a><a class="code" href="group___s_a_m3_s__reg.html#ga521348072237c830ca8ddc72fee4e28c">07093</a> <span class="preprocessor">#define REG_PMC_OCR         REG_ACCESS(RwReg, 0x400E0510U) </span><span class="comment">/**&lt; \brief (PMC) Oscillator Calibration Register */</span>
<a name="l07094"></a>07094 <span class="comment">/* ========== Register definition for UART0 peripheral ========== */</span>
<a name="l07095"></a><a class="code" href="group___s_a_m3_s__reg.html#ga71e10fa083d51fc0b46758c4238bd19a">07095</a> <span class="preprocessor">#define REG_UART0_CR        REG_ACCESS(WoReg, 0x400E0600U) </span><span class="comment">/**&lt; \brief (UART0) Control Register */</span>
<a name="l07096"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa5b8d2e113232b2248e9b3818a0d4cf4">07096</a> <span class="preprocessor">#define REG_UART0_MR        REG_ACCESS(RwReg, 0x400E0604U) </span><span class="comment">/**&lt; \brief (UART0) Mode Register */</span>
<a name="l07097"></a><a class="code" href="group___s_a_m3_s__reg.html#gae20f576d1cdc68cd1237a29d112d0429">07097</a> <span class="preprocessor">#define REG_UART0_IER       REG_ACCESS(WoReg, 0x400E0608U) </span><span class="comment">/**&lt; \brief (UART0) Interrupt Enable Register */</span>
<a name="l07098"></a><a class="code" href="group___s_a_m3_s__reg.html#gabed421a2cc6012cde64ff5e078504344">07098</a> <span class="preprocessor">#define REG_UART0_IDR       REG_ACCESS(WoReg, 0x400E060CU) </span><span class="comment">/**&lt; \brief (UART0) Interrupt Disable Register */</span>
<a name="l07099"></a><a class="code" href="group___s_a_m3_s__reg.html#gad4472667a40bef2541fff2362a8ef586">07099</a> <span class="preprocessor">#define REG_UART0_IMR       REG_ACCESS(RoReg, 0x400E0610U) </span><span class="comment">/**&lt; \brief (UART0) Interrupt Mask Register */</span>
<a name="l07100"></a><a class="code" href="group___s_a_m3_s__reg.html#gab906cfaf383a08e24d40032282addd9d">07100</a> <span class="preprocessor">#define REG_UART0_SR        REG_ACCESS(RoReg, 0x400E0614U) </span><span class="comment">/**&lt; \brief (UART0) Status Register */</span>
<a name="l07101"></a><a class="code" href="group___s_a_m3_s__reg.html#ga21c9af3ce7efb48026e4ac98220551c3">07101</a> <span class="preprocessor">#define REG_UART0_RHR       REG_ACCESS(RoReg, 0x400E0618U) </span><span class="comment">/**&lt; \brief (UART0) Receive Holding Register */</span>
<a name="l07102"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6f77835e201e8286aca21475f67af17e">07102</a> <span class="preprocessor">#define REG_UART0_THR       REG_ACCESS(WoReg, 0x400E061CU) </span><span class="comment">/**&lt; \brief (UART0) Transmit Holding Register */</span>
<a name="l07103"></a><a class="code" href="group___s_a_m3_s__reg.html#ga61c37295696b5145a1d477a3ea68157c">07103</a> <span class="preprocessor">#define REG_UART0_BRGR      REG_ACCESS(RwReg, 0x400E0620U) </span><span class="comment">/**&lt; \brief (UART0) Baud Rate Generator Register */</span>
<a name="l07104"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1a862af9ffc295318cd9d05f02c4983f">07104</a> <span class="preprocessor">#define REG_UART0_RPR       REG_ACCESS(RwReg, 0x400E0700U) </span><span class="comment">/**&lt; \brief (UART0) Receive Pointer Register */</span>
<a name="l07105"></a><a class="code" href="group___s_a_m3_s__reg.html#gaed5f7814b71ba34144cd4f3ce5d723a1">07105</a> <span class="preprocessor">#define REG_UART0_RCR       REG_ACCESS(RwReg, 0x400E0704U) </span><span class="comment">/**&lt; \brief (UART0) Receive Counter Register */</span>
<a name="l07106"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa5ba1af3d251883b82dbd35535250bb2">07106</a> <span class="preprocessor">#define REG_UART0_TPR       REG_ACCESS(RwReg, 0x400E0708U) </span><span class="comment">/**&lt; \brief (UART0) Transmit Pointer Register */</span>
<a name="l07107"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3ac10a198d5d9f95659b69a3420379dc">07107</a> <span class="preprocessor">#define REG_UART0_TCR       REG_ACCESS(RwReg, 0x400E070CU) </span><span class="comment">/**&lt; \brief (UART0) Transmit Counter Register */</span>
<a name="l07108"></a><a class="code" href="group___s_a_m3_s__reg.html#gae6ba70092e2d11748ba2729787456535">07108</a> <span class="preprocessor">#define REG_UART0_RNPR      REG_ACCESS(RwReg, 0x400E0710U) </span><span class="comment">/**&lt; \brief (UART0) Receive Next Pointer Register */</span>
<a name="l07109"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9bdef2e4c58e1f3c8b2789bc390ea04b">07109</a> <span class="preprocessor">#define REG_UART0_RNCR      REG_ACCESS(RwReg, 0x400E0714U) </span><span class="comment">/**&lt; \brief (UART0) Receive Next Counter Register */</span>
<a name="l07110"></a><a class="code" href="group___s_a_m3_s__reg.html#gaed6c7420c05cdf59c0ec2d1fe93d616e">07110</a> <span class="preprocessor">#define REG_UART0_TNPR      REG_ACCESS(RwReg, 0x400E0718U) </span><span class="comment">/**&lt; \brief (UART0) Transmit Next Pointer Register */</span>
<a name="l07111"></a><a class="code" href="group___s_a_m3_s__reg.html#gadd42d5133bff06ed03a2fbb4b1f483c3">07111</a> <span class="preprocessor">#define REG_UART0_TNCR      REG_ACCESS(RwReg, 0x400E071CU) </span><span class="comment">/**&lt; \brief (UART0) Transmit Next Counter Register */</span>
<a name="l07112"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf113f7f489c379bebe9da9336b16bbe4">07112</a> <span class="preprocessor">#define REG_UART0_PTCR      REG_ACCESS(WoReg, 0x400E0720U) </span><span class="comment">/**&lt; \brief (UART0) Transfer Control Register */</span>
<a name="l07113"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7818ed8fdebb683b5b1c8e14f17553db">07113</a> <span class="preprocessor">#define REG_UART0_PTSR      REG_ACCESS(RoReg, 0x400E0724U) </span><span class="comment">/**&lt; \brief (UART0) Transfer Status Register */</span>
<a name="l07114"></a>07114 <span class="comment">/* ========== Register definition for CHIPID peripheral ========== */</span>
<a name="l07115"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6e1e6512168a6cfff6432c7699cb610a">07115</a> <span class="preprocessor">#define REG_CHIPID_CIDR     REG_ACCESS(RoReg, 0x400E0740U) </span><span class="comment">/**&lt; \brief (CHIPID) Chip ID Register */</span>
<a name="l07116"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9f904cd8196fd9193405e9c779e6cf85">07116</a> <span class="preprocessor">#define REG_CHIPID_EXID     REG_ACCESS(RoReg, 0x400E0744U) </span><span class="comment">/**&lt; \brief (CHIPID) Chip ID Extension Register */</span>
<a name="l07117"></a>07117 <span class="comment">/* ========== Register definition for UART1 peripheral ========== */</span>
<a name="l07118"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2ecd346e3a81d8d023fd85248fe065b8">07118</a> <span class="preprocessor">#define REG_UART1_CR        REG_ACCESS(WoReg, 0x400E0800U) </span><span class="comment">/**&lt; \brief (UART1) Control Register */</span>
<a name="l07119"></a><a class="code" href="group___s_a_m3_s__reg.html#ga989c937631583599cf74ec5459c0a221">07119</a> <span class="preprocessor">#define REG_UART1_MR        REG_ACCESS(RwReg, 0x400E0804U) </span><span class="comment">/**&lt; \brief (UART1) Mode Register */</span>
<a name="l07120"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7e9a596dc3c096cedc93092f4118b4ef">07120</a> <span class="preprocessor">#define REG_UART1_IER       REG_ACCESS(WoReg, 0x400E0808U) </span><span class="comment">/**&lt; \brief (UART1) Interrupt Enable Register */</span>
<a name="l07121"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1170b1012543e53a6c17a552aa2692d4">07121</a> <span class="preprocessor">#define REG_UART1_IDR       REG_ACCESS(WoReg, 0x400E080CU) </span><span class="comment">/**&lt; \brief (UART1) Interrupt Disable Register */</span>
<a name="l07122"></a><a class="code" href="group___s_a_m3_s__reg.html#ga497b50becf052e59f61443a990ece1b6">07122</a> <span class="preprocessor">#define REG_UART1_IMR       REG_ACCESS(RoReg, 0x400E0810U) </span><span class="comment">/**&lt; \brief (UART1) Interrupt Mask Register */</span>
<a name="l07123"></a><a class="code" href="group___s_a_m3_s__reg.html#gabcc8eae986c2f41bddf7417f7a807a70">07123</a> <span class="preprocessor">#define REG_UART1_SR        REG_ACCESS(RoReg, 0x400E0814U) </span><span class="comment">/**&lt; \brief (UART1) Status Register */</span>
<a name="l07124"></a><a class="code" href="group___s_a_m3_s__reg.html#ga734bf64b8edfe0ec0768f09841bd8b48">07124</a> <span class="preprocessor">#define REG_UART1_RHR       REG_ACCESS(RoReg, 0x400E0818U) </span><span class="comment">/**&lt; \brief (UART1) Receive Holding Register */</span>
<a name="l07125"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9e91fb793e33b7c996c0e9ae81612fea">07125</a> <span class="preprocessor">#define REG_UART1_THR       REG_ACCESS(WoReg, 0x400E081CU) </span><span class="comment">/**&lt; \brief (UART1) Transmit Holding Register */</span>
<a name="l07126"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa56cab56ec44777642f596f2c82e331d">07126</a> <span class="preprocessor">#define REG_UART1_BRGR      REG_ACCESS(RwReg, 0x400E0820U) </span><span class="comment">/**&lt; \brief (UART1) Baud Rate Generator Register */</span>
<a name="l07127"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1dde01656c56cd9c8a6a3c8d5fb6e2a1">07127</a> <span class="preprocessor">#define REG_UART1_RPR       REG_ACCESS(RwReg, 0x400E0900U) </span><span class="comment">/**&lt; \brief (UART1) Receive Pointer Register */</span>
<a name="l07128"></a><a class="code" href="group___s_a_m3_s__reg.html#gae4c443724efc81ff09058fd6f72e639f">07128</a> <span class="preprocessor">#define REG_UART1_RCR       REG_ACCESS(RwReg, 0x400E0904U) </span><span class="comment">/**&lt; \brief (UART1) Receive Counter Register */</span>
<a name="l07129"></a><a class="code" href="group___s_a_m3_s__reg.html#gaca6e88f536b25485e0d236ee9007825d">07129</a> <span class="preprocessor">#define REG_UART1_TPR       REG_ACCESS(RwReg, 0x400E0908U) </span><span class="comment">/**&lt; \brief (UART1) Transmit Pointer Register */</span>
<a name="l07130"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa6baaf13222439bda0a31322ebc54165">07130</a> <span class="preprocessor">#define REG_UART1_TCR       REG_ACCESS(RwReg, 0x400E090CU) </span><span class="comment">/**&lt; \brief (UART1) Transmit Counter Register */</span>
<a name="l07131"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9ffcfc682dfe4f2f600404816725a296">07131</a> <span class="preprocessor">#define REG_UART1_RNPR      REG_ACCESS(RwReg, 0x400E0910U) </span><span class="comment">/**&lt; \brief (UART1) Receive Next Pointer Register */</span>
<a name="l07132"></a><a class="code" href="group___s_a_m3_s__reg.html#ga512b0fa3fd43b14067a9d5eaca7fe5a0">07132</a> <span class="preprocessor">#define REG_UART1_RNCR      REG_ACCESS(RwReg, 0x400E0914U) </span><span class="comment">/**&lt; \brief (UART1) Receive Next Counter Register */</span>
<a name="l07133"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7c139118ba58cf6a8f56a9428d4c82dc">07133</a> <span class="preprocessor">#define REG_UART1_TNPR      REG_ACCESS(RwReg, 0x400E0918U) </span><span class="comment">/**&lt; \brief (UART1) Transmit Next Pointer Register */</span>
<a name="l07134"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa0e74d75d16e2737f381222dddd8e7f1">07134</a> <span class="preprocessor">#define REG_UART1_TNCR      REG_ACCESS(RwReg, 0x400E091CU) </span><span class="comment">/**&lt; \brief (UART1) Transmit Next Counter Register */</span>
<a name="l07135"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7b9001b39f7fe28ab6ad037ad41f37b0">07135</a> <span class="preprocessor">#define REG_UART1_PTCR      REG_ACCESS(WoReg, 0x400E0920U) </span><span class="comment">/**&lt; \brief (UART1) Transfer Control Register */</span>
<a name="l07136"></a><a class="code" href="group___s_a_m3_s__reg.html#gafa8327d6190b6d67cbabd3ddb46841f2">07136</a> <span class="preprocessor">#define REG_UART1_PTSR      REG_ACCESS(RoReg, 0x400E0924U) </span><span class="comment">/**&lt; \brief (UART1) Transfer Status Register */</span>
<a name="l07137"></a>07137 <span class="comment">/* ========== Register definition for EFC peripheral ========== */</span>
<a name="l07138"></a><a class="code" href="group___s_a_m3_s__reg.html#gacec26f98e0f82dd8e0278e1c65080ac7">07138</a> <span class="preprocessor">#define REG_EFC_FMR         REG_ACCESS(RwReg, 0x400E0A00U) </span><span class="comment">/**&lt; \brief (EFC) EEFC Flash Mode Register */</span>
<a name="l07139"></a><a class="code" href="group___s_a_m3_s__reg.html#gacda3a7592a5422c18933c8a42c504d8e">07139</a> <span class="preprocessor">#define REG_EFC_FCR         REG_ACCESS(WoReg, 0x400E0A04U) </span><span class="comment">/**&lt; \brief (EFC) EEFC Flash Command Register */</span>
<a name="l07140"></a><a class="code" href="group___s_a_m3_s__reg.html#ga20661b2ad1d549d575e664eb6c345db3">07140</a> <span class="preprocessor">#define REG_EFC_FSR         REG_ACCESS(RoReg, 0x400E0A08U) </span><span class="comment">/**&lt; \brief (EFC) EEFC Flash Status Register */</span>
<a name="l07141"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1fedd1c84913f02e331336e85847b11b">07141</a> <span class="preprocessor">#define REG_EFC_FRR         REG_ACCESS(RoReg, 0x400E0A0CU) </span><span class="comment">/**&lt; \brief (EFC) EEFC Flash Result Register */</span>
<a name="l07142"></a>07142 <span class="comment">/* ========== Register definition for PIOA peripheral ========== */</span>
<a name="l07143"></a><a class="code" href="group___s_a_m3_s__reg.html#ga29df63fac008d6cdb307cc28ed139528">07143</a> <span class="preprocessor">#define REG_PIOA_PER        REG_ACCESS(WoReg, 0x400E0E00U) </span><span class="comment">/**&lt; \brief (PIOA) PIO Enable Register */</span>
<a name="l07144"></a><a class="code" href="group___s_a_m3_s__reg.html#ga66dcd7866ff968a9ab33430466c5cb83">07144</a> <span class="preprocessor">#define REG_PIOA_PDR        REG_ACCESS(WoReg, 0x400E0E04U) </span><span class="comment">/**&lt; \brief (PIOA) PIO Disable Register */</span>
<a name="l07145"></a><a class="code" href="group___s_a_m3_s__reg.html#gad31f5cd07219c34f558e52745a7589a2">07145</a> <span class="preprocessor">#define REG_PIOA_PSR        REG_ACCESS(RoReg, 0x400E0E08U) </span><span class="comment">/**&lt; \brief (PIOA) PIO Status Register */</span>
<a name="l07146"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5b5951cd90c64ae28353b0920713e196">07146</a> <span class="preprocessor">#define REG_PIOA_OER        REG_ACCESS(WoReg, 0x400E0E10U) </span><span class="comment">/**&lt; \brief (PIOA) Output Enable Register */</span>
<a name="l07147"></a><a class="code" href="group___s_a_m3_s__reg.html#gac91aa98d8480fae9f9fe29afb170d66c">07147</a> <span class="preprocessor">#define REG_PIOA_ODR        REG_ACCESS(WoReg, 0x400E0E14U) </span><span class="comment">/**&lt; \brief (PIOA) Output Disable Register */</span>
<a name="l07148"></a><a class="code" href="group___s_a_m3_s__reg.html#ga75e8d5648a4885ac8a564349ac005cff">07148</a> <span class="preprocessor">#define REG_PIOA_OSR        REG_ACCESS(RoReg, 0x400E0E18U) </span><span class="comment">/**&lt; \brief (PIOA) Output Status Register */</span>
<a name="l07149"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7ee51c6b95eac62a2a84ee3e3fce6d27">07149</a> <span class="preprocessor">#define REG_PIOA_IFER       REG_ACCESS(WoReg, 0x400E0E20U) </span><span class="comment">/**&lt; \brief (PIOA) Glitch Input Filter Enable Register */</span>
<a name="l07150"></a><a class="code" href="group___s_a_m3_s__reg.html#ga86f55c6151be9dacd146e2d8f245e4ee">07150</a> <span class="preprocessor">#define REG_PIOA_IFDR       REG_ACCESS(WoReg, 0x400E0E24U) </span><span class="comment">/**&lt; \brief (PIOA) Glitch Input Filter Disable Register */</span>
<a name="l07151"></a><a class="code" href="group___s_a_m3_s__reg.html#gaac700c87311ff554e5b2d2bc064eb91c">07151</a> <span class="preprocessor">#define REG_PIOA_IFSR       REG_ACCESS(RoReg, 0x400E0E28U) </span><span class="comment">/**&lt; \brief (PIOA) Glitch Input Filter Status Register */</span>
<a name="l07152"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1c0a446482ca2af3ef10ca6bdc386bcd">07152</a> <span class="preprocessor">#define REG_PIOA_SODR       REG_ACCESS(WoReg, 0x400E0E30U) </span><span class="comment">/**&lt; \brief (PIOA) Set Output Data Register */</span>
<a name="l07153"></a><a class="code" href="group___s_a_m3_s__reg.html#ga19930949bc77b515e06b47725acc013f">07153</a> <span class="preprocessor">#define REG_PIOA_CODR       REG_ACCESS(WoReg, 0x400E0E34U) </span><span class="comment">/**&lt; \brief (PIOA) Clear Output Data Register */</span>
<a name="l07154"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5bc740572cfad38d3da44869c4a283bd">07154</a> <span class="preprocessor">#define REG_PIOA_ODSR       REG_ACCESS(RwReg, 0x400E0E38U) </span><span class="comment">/**&lt; \brief (PIOA) Output Data Status Register */</span>
<a name="l07155"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5e17ed745a781534f5c1eeda6f66c15c">07155</a> <span class="preprocessor">#define REG_PIOA_PDSR       REG_ACCESS(RoReg, 0x400E0E3CU) </span><span class="comment">/**&lt; \brief (PIOA) Pin Data Status Register */</span>
<a name="l07156"></a><a class="code" href="group___s_a_m3_s__reg.html#ga93fe852122116839c9c042eddc4e27c3">07156</a> <span class="preprocessor">#define REG_PIOA_IER        REG_ACCESS(WoReg, 0x400E0E40U) </span><span class="comment">/**&lt; \brief (PIOA) Interrupt Enable Register */</span>
<a name="l07157"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf2b7d2db7ccf9b599a7291fa9db34c79">07157</a> <span class="preprocessor">#define REG_PIOA_IDR        REG_ACCESS(WoReg, 0x400E0E44U) </span><span class="comment">/**&lt; \brief (PIOA) Interrupt Disable Register */</span>
<a name="l07158"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0cc5c5c106299ca03ccefc81fd84afa3">07158</a> <span class="preprocessor">#define REG_PIOA_IMR        REG_ACCESS(RoReg, 0x400E0E48U) </span><span class="comment">/**&lt; \brief (PIOA) Interrupt Mask Register */</span>
<a name="l07159"></a><a class="code" href="group___s_a_m3_s__reg.html#ga28cd43933d49c4bf14248a8877814519">07159</a> <span class="preprocessor">#define REG_PIOA_ISR        REG_ACCESS(RoReg, 0x400E0E4CU) </span><span class="comment">/**&lt; \brief (PIOA) Interrupt Status Register */</span>
<a name="l07160"></a><a class="code" href="group___s_a_m3_s__reg.html#gac8d7d76986e2248e808310623aa334d7">07160</a> <span class="preprocessor">#define REG_PIOA_MDER       REG_ACCESS(WoReg, 0x400E0E50U) </span><span class="comment">/**&lt; \brief (PIOA) Multi-driver Enable Register */</span>
<a name="l07161"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8e72e08bacc83333c883fa99c255d246">07161</a> <span class="preprocessor">#define REG_PIOA_MDDR       REG_ACCESS(WoReg, 0x400E0E54U) </span><span class="comment">/**&lt; \brief (PIOA) Multi-driver Disable Register */</span>
<a name="l07162"></a><a class="code" href="group___s_a_m3_s__reg.html#gacc6f97ae9d0315969732fade2354cf33">07162</a> <span class="preprocessor">#define REG_PIOA_MDSR       REG_ACCESS(RoReg, 0x400E0E58U) </span><span class="comment">/**&lt; \brief (PIOA) Multi-driver Status Register */</span>
<a name="l07163"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3072b876fdff5a77c1d0a66d985dc510">07163</a> <span class="preprocessor">#define REG_PIOA_PUDR       REG_ACCESS(WoReg, 0x400E0E60U) </span><span class="comment">/**&lt; \brief (PIOA) Pull-up Disable Register */</span>
<a name="l07164"></a><a class="code" href="group___s_a_m3_s__reg.html#gab3ba3478ec8e296589e528ce04b1931b">07164</a> <span class="preprocessor">#define REG_PIOA_PUER       REG_ACCESS(WoReg, 0x400E0E64U) </span><span class="comment">/**&lt; \brief (PIOA) Pull-up Enable Register */</span>
<a name="l07165"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5a29df2592d5c429f13be58837bcead3">07165</a> <span class="preprocessor">#define REG_PIOA_PUSR       REG_ACCESS(RoReg, 0x400E0E68U) </span><span class="comment">/**&lt; \brief (PIOA) Pad Pull-up Status Register */</span>
<a name="l07166"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7a9504706f1b9ee1424458bdf2c8a896">07166</a> <span class="preprocessor">#define REG_PIOA_ABCDSR     REG_ACCESS(RwReg, 0x400E0E70U) </span><span class="comment">/**&lt; \brief (PIOA) Peripheral Select Register */</span>
<a name="l07167"></a><a class="code" href="group___s_a_m3_s__reg.html#ga021abf77f6853c10459d0bdd9766ec9b">07167</a> <span class="preprocessor">#define REG_PIOA_IFSCDR     REG_ACCESS(WoReg, 0x400E0E80U) </span><span class="comment">/**&lt; \brief (PIOA) Input Filter Slow Clock Disable Register */</span>
<a name="l07168"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9859afee8a0c8c14b0a5296e29c067f7">07168</a> <span class="preprocessor">#define REG_PIOA_IFSCER     REG_ACCESS(WoReg, 0x400E0E84U) </span><span class="comment">/**&lt; \brief (PIOA) Input Filter Slow Clock Enable Register */</span>
<a name="l07169"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2ace79592ef7ca795b3bf35929552cf1">07169</a> <span class="preprocessor">#define REG_PIOA_IFSCSR     REG_ACCESS(RoReg, 0x400E0E88U) </span><span class="comment">/**&lt; \brief (PIOA) Input Filter Slow Clock Status Register */</span>
<a name="l07170"></a><a class="code" href="group___s_a_m3_s__reg.html#ga34e050dd5d50837ab98ddb904c77759b">07170</a> <span class="preprocessor">#define REG_PIOA_SCDR       REG_ACCESS(RwReg, 0x400E0E8CU) </span><span class="comment">/**&lt; \brief (PIOA) Slow Clock Divider Debouncing Register */</span>
<a name="l07171"></a><a class="code" href="group___s_a_m3_s__reg.html#ga59147daa6fc700081dbe55f9eb4f82d7">07171</a> <span class="preprocessor">#define REG_PIOA_PPDDR      REG_ACCESS(WoReg, 0x400E0E90U) </span><span class="comment">/**&lt; \brief (PIOA) Pad Pull-down Disable Register */</span>
<a name="l07172"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5550080402814020ff6826913702459b">07172</a> <span class="preprocessor">#define REG_PIOA_PPDER      REG_ACCESS(WoReg, 0x400E0E94U) </span><span class="comment">/**&lt; \brief (PIOA) Pad Pull-down Enable Register */</span>
<a name="l07173"></a><a class="code" href="group___s_a_m3_s__reg.html#ga55fa4be11e905875d78ea980ec2567c9">07173</a> <span class="preprocessor">#define REG_PIOA_PPDSR      REG_ACCESS(RoReg, 0x400E0E98U) </span><span class="comment">/**&lt; \brief (PIOA) Pad Pull-down Status Register */</span>
<a name="l07174"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2607db0912af611727ea85e5992c01a9">07174</a> <span class="preprocessor">#define REG_PIOA_OWER       REG_ACCESS(WoReg, 0x400E0EA0U) </span><span class="comment">/**&lt; \brief (PIOA) Output Write Enable */</span>
<a name="l07175"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2bb21c50445379d98920979839745f5a">07175</a> <span class="preprocessor">#define REG_PIOA_OWDR       REG_ACCESS(WoReg, 0x400E0EA4U) </span><span class="comment">/**&lt; \brief (PIOA) Output Write Disable */</span>
<a name="l07176"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf25cbaea551f8596ebd73e124ac74959">07176</a> <span class="preprocessor">#define REG_PIOA_OWSR       REG_ACCESS(RoReg, 0x400E0EA8U) </span><span class="comment">/**&lt; \brief (PIOA) Output Write Status Register */</span>
<a name="l07177"></a><a class="code" href="group___s_a_m3_s__reg.html#ga91b5d7b5152e3856b821f7599eb6809d">07177</a> <span class="preprocessor">#define REG_PIOA_AIMER      REG_ACCESS(WoReg, 0x400E0EB0U) </span><span class="comment">/**&lt; \brief (PIOA) Additional Interrupt Modes Enable Register */</span>
<a name="l07178"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9abc3f3dea6f8e95ef88913d21687597">07178</a> <span class="preprocessor">#define REG_PIOA_AIMDR      REG_ACCESS(WoReg, 0x400E0EB4U) </span><span class="comment">/**&lt; \brief (PIOA) Additional Interrupt Modes Disables Register */</span>
<a name="l07179"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8d33e18c3adffc9cc4720535402084b9">07179</a> <span class="preprocessor">#define REG_PIOA_AIMMR      REG_ACCESS(RoReg, 0x400E0EB8U) </span><span class="comment">/**&lt; \brief (PIOA) Additional Interrupt Modes Mask Register */</span>
<a name="l07180"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1225463ab180d106f522872806940d7d">07180</a> <span class="preprocessor">#define REG_PIOA_ESR        REG_ACCESS(WoReg, 0x400E0EC0U) </span><span class="comment">/**&lt; \brief (PIOA) Edge Select Register */</span>
<a name="l07181"></a><a class="code" href="group___s_a_m3_s__reg.html#ga09b49b3e419d53b92ad39bbb3db96f49">07181</a> <span class="preprocessor">#define REG_PIOA_LSR        REG_ACCESS(WoReg, 0x400E0EC4U) </span><span class="comment">/**&lt; \brief (PIOA) Level Select Register */</span>
<a name="l07182"></a><a class="code" href="group___s_a_m3_s__reg.html#gad6427b31190fd53f446fc7f5f4ccca31">07182</a> <span class="preprocessor">#define REG_PIOA_ELSR       REG_ACCESS(RoReg, 0x400E0EC8U) </span><span class="comment">/**&lt; \brief (PIOA) Edge/Level Status Register */</span>
<a name="l07183"></a><a class="code" href="group___s_a_m3_s__reg.html#ga44b976917eda8f93bf4bf04c328c76a6">07183</a> <span class="preprocessor">#define REG_PIOA_FELLSR     REG_ACCESS(WoReg, 0x400E0ED0U) </span><span class="comment">/**&lt; \brief (PIOA) Falling Edge/Low Level Select Register */</span>
<a name="l07184"></a><a class="code" href="group___s_a_m3_s__reg.html#ga06202ed035fd662cd9eb1c7644441ae0">07184</a> <span class="preprocessor">#define REG_PIOA_REHLSR     REG_ACCESS(WoReg, 0x400E0ED4U) </span><span class="comment">/**&lt; \brief (PIOA) Rising Edge/ High Level Select Register */</span>
<a name="l07185"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6cacb1272ae7e33a833b754858a17177">07185</a> <span class="preprocessor">#define REG_PIOA_FRLHSR     REG_ACCESS(RoReg, 0x400E0ED8U) </span><span class="comment">/**&lt; \brief (PIOA) Fall/Rise - Low/High Status Register */</span>
<a name="l07186"></a><a class="code" href="group___s_a_m3_s__reg.html#ga442ce5057deac7ff3c36334d93ef94f6">07186</a> <span class="preprocessor">#define REG_PIOA_LOCKSR     REG_ACCESS(RoReg, 0x400E0EE0U) </span><span class="comment">/**&lt; \brief (PIOA) Lock Status */</span>
<a name="l07187"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8144de5fb1de55a19e0f07de4cc5381f">07187</a> <span class="preprocessor">#define REG_PIOA_WPMR       REG_ACCESS(RwReg, 0x400E0EE4U) </span><span class="comment">/**&lt; \brief (PIOA) Write Protect Mode Register */</span>
<a name="l07188"></a><a class="code" href="group___s_a_m3_s__reg.html#gafa1500e348876ad0f2f2f516e9acdf81">07188</a> <span class="preprocessor">#define REG_PIOA_WPSR       REG_ACCESS(RoReg, 0x400E0EE8U) </span><span class="comment">/**&lt; \brief (PIOA) Write Protect Status Register */</span>
<a name="l07189"></a><a class="code" href="group___s_a_m3_s__reg.html#ga6c3654158a7da558062ea1141a2dae2f">07189</a> <span class="preprocessor">#define REG_PIOA_SCHMITT    REG_ACCESS(RwReg, 0x400E0F00U) </span><span class="comment">/**&lt; \brief (PIOA) Schmitt Trigger Register */</span>
<a name="l07190"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa4e2e552952c953136e36df1b33a9692">07190</a> <span class="preprocessor">#define REG_PIOA_PCMR       REG_ACCESS(RwReg, 0x400E0F50U) </span><span class="comment">/**&lt; \brief (PIOA) Parallel Capture Mode Register */</span>
<a name="l07191"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8f528083b0f1404a17a2cb2367edd55b">07191</a> <span class="preprocessor">#define REG_PIOA_PCIER      REG_ACCESS(WoReg, 0x400E0F54U) </span><span class="comment">/**&lt; \brief (PIOA) Parallel Capture Interrupt Enable Register */</span>
<a name="l07192"></a><a class="code" href="group___s_a_m3_s__reg.html#ga113c3fff89cf258246109d012ab30844">07192</a> <span class="preprocessor">#define REG_PIOA_PCIDR      REG_ACCESS(WoReg, 0x400E0F58U) </span><span class="comment">/**&lt; \brief (PIOA) Parallel Capture Interrupt Disable Register */</span>
<a name="l07193"></a><a class="code" href="group___s_a_m3_s__reg.html#ga253da2f74497e16f87835501e5fb360a">07193</a> <span class="preprocessor">#define REG_PIOA_PCIMR      REG_ACCESS(RoReg, 0x400E0F5CU) </span><span class="comment">/**&lt; \brief (PIOA) Parallel Capture Interrupt Mask Register */</span>
<a name="l07194"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7c06eba45fe925595ce31f6494ec3411">07194</a> <span class="preprocessor">#define REG_PIOA_PCISR      REG_ACCESS(RoReg, 0x400E0F60U) </span><span class="comment">/**&lt; \brief (PIOA) Parallel Capture Interrupt Status Register */</span>
<a name="l07195"></a><a class="code" href="group___s_a_m3_s__reg.html#ga539d0f1dac9310b9ab4afc800d3cd69b">07195</a> <span class="preprocessor">#define REG_PIOA_PCRHR      REG_ACCESS(RoReg, 0x400E0F64U) </span><span class="comment">/**&lt; \brief (PIOA) Parallel Capture Reception Holding Register */</span>
<a name="l07196"></a><a class="code" href="group___s_a_m3_s__reg.html#gab26b558b6f93b760ee68b97c4b0ff34e">07196</a> <span class="preprocessor">#define REG_PIOA_RPR        REG_ACCESS(RwReg, 0x400E0F68U) </span><span class="comment">/**&lt; \brief (PIOA) Receive Pointer Register */</span>
<a name="l07197"></a><a class="code" href="group___s_a_m3_s__reg.html#ga53ae5815162cd9453dc378e997d73d83">07197</a> <span class="preprocessor">#define REG_PIOA_RCR        REG_ACCESS(RwReg, 0x400E0F6CU) </span><span class="comment">/**&lt; \brief (PIOA) Receive Counter Register */</span>
<a name="l07198"></a><a class="code" href="group___s_a_m3_s__reg.html#gae21e8c7c16eff3f366d459ff0d6a89ba">07198</a> <span class="preprocessor">#define REG_PIOA_TPR        REG_ACCESS(RwReg, 0x400E0F70U) </span><span class="comment">/**&lt; \brief (PIOA) Transmit Pointer Register */</span>
<a name="l07199"></a><a class="code" href="group___s_a_m3_s__reg.html#gaea44b24671372744b41b53c606368538">07199</a> <span class="preprocessor">#define REG_PIOA_TCR        REG_ACCESS(RwReg, 0x400E0F74U) </span><span class="comment">/**&lt; \brief (PIOA) Transmit Counter Register */</span>
<a name="l07200"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf1cb59d019a2007fbf35f877652a956a">07200</a> <span class="preprocessor">#define REG_PIOA_RNPR       REG_ACCESS(RwReg, 0x400E0F78U) </span><span class="comment">/**&lt; \brief (PIOA) Receive Next Pointer Register */</span>
<a name="l07201"></a><a class="code" href="group___s_a_m3_s__reg.html#ga51b5055a7ec60691cd2a3d1d5c5745dc">07201</a> <span class="preprocessor">#define REG_PIOA_RNCR       REG_ACCESS(RwReg, 0x400E0F7CU) </span><span class="comment">/**&lt; \brief (PIOA) Receive Next Counter Register */</span>
<a name="l07202"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7dd5e9d7e1d946d49cdfc91fc61f01a4">07202</a> <span class="preprocessor">#define REG_PIOA_TNPR       REG_ACCESS(RwReg, 0x400E0F80U) </span><span class="comment">/**&lt; \brief (PIOA) Transmit Next Pointer Register */</span>
<a name="l07203"></a><a class="code" href="group___s_a_m3_s__reg.html#ga74767673bed2ae6f7f1cfc3460f82b8f">07203</a> <span class="preprocessor">#define REG_PIOA_TNCR       REG_ACCESS(RwReg, 0x400E0F84U) </span><span class="comment">/**&lt; \brief (PIOA) Transmit Next Counter Register */</span>
<a name="l07204"></a><a class="code" href="group___s_a_m3_s__reg.html#ga79de166b9f9be5c259e89d6bc09eb0ce">07204</a> <span class="preprocessor">#define REG_PIOA_PTCR       REG_ACCESS(WoReg, 0x400E0F88U) </span><span class="comment">/**&lt; \brief (PIOA) Transfer Control Register */</span>
<a name="l07205"></a><a class="code" href="group___s_a_m3_s__reg.html#ga09882b30dbaea7548ddbc51551e34593">07205</a> <span class="preprocessor">#define REG_PIOA_PTSR       REG_ACCESS(RoReg, 0x400E0F8CU) </span><span class="comment">/**&lt; \brief (PIOA) Transfer Status Register */</span>
<a name="l07206"></a>07206 <span class="comment">/* ========== Register definition for PIOB peripheral ========== */</span>
<a name="l07207"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7d57d2cbb3e647dbd20f5e50cd3f762e">07207</a> <span class="preprocessor">#define REG_PIOB_PER        REG_ACCESS(WoReg, 0x400E1000U) </span><span class="comment">/**&lt; \brief (PIOB) PIO Enable Register */</span>
<a name="l07208"></a><a class="code" href="group___s_a_m3_s__reg.html#gadac717f63b590f3e1e52d857b265eafe">07208</a> <span class="preprocessor">#define REG_PIOB_PDR        REG_ACCESS(WoReg, 0x400E1004U) </span><span class="comment">/**&lt; \brief (PIOB) PIO Disable Register */</span>
<a name="l07209"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4fb64fd011b55d679cbbba77029f4ef9">07209</a> <span class="preprocessor">#define REG_PIOB_PSR        REG_ACCESS(RoReg, 0x400E1008U) </span><span class="comment">/**&lt; \brief (PIOB) PIO Status Register */</span>
<a name="l07210"></a><a class="code" href="group___s_a_m3_s__reg.html#ga91dda095528075b967c200f458d448a1">07210</a> <span class="preprocessor">#define REG_PIOB_OER        REG_ACCESS(WoReg, 0x400E1010U) </span><span class="comment">/**&lt; \brief (PIOB) Output Enable Register */</span>
<a name="l07211"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9e3471a28cbc902fb2136bbce8368a0b">07211</a> <span class="preprocessor">#define REG_PIOB_ODR        REG_ACCESS(WoReg, 0x400E1014U) </span><span class="comment">/**&lt; \brief (PIOB) Output Disable Register */</span>
<a name="l07212"></a><a class="code" href="group___s_a_m3_s__reg.html#ga298e33af749205d97dca0296c3092854">07212</a> <span class="preprocessor">#define REG_PIOB_OSR        REG_ACCESS(RoReg, 0x400E1018U) </span><span class="comment">/**&lt; \brief (PIOB) Output Status Register */</span>
<a name="l07213"></a><a class="code" href="group___s_a_m3_s__reg.html#ga677f0e07eabe6b81224d59b820da7d47">07213</a> <span class="preprocessor">#define REG_PIOB_IFER       REG_ACCESS(WoReg, 0x400E1020U) </span><span class="comment">/**&lt; \brief (PIOB) Glitch Input Filter Enable Register */</span>
<a name="l07214"></a><a class="code" href="group___s_a_m3_s__reg.html#gac325b833920f13678285414db2780ff4">07214</a> <span class="preprocessor">#define REG_PIOB_IFDR       REG_ACCESS(WoReg, 0x400E1024U) </span><span class="comment">/**&lt; \brief (PIOB) Glitch Input Filter Disable Register */</span>
<a name="l07215"></a><a class="code" href="group___s_a_m3_s__reg.html#gaed84ee401d5c38f4a4541d769558a7b6">07215</a> <span class="preprocessor">#define REG_PIOB_IFSR       REG_ACCESS(RoReg, 0x400E1028U) </span><span class="comment">/**&lt; \brief (PIOB) Glitch Input Filter Status Register */</span>
<a name="l07216"></a><a class="code" href="group___s_a_m3_s__reg.html#gabb405c4e2aed48ee487d03f7627af04b">07216</a> <span class="preprocessor">#define REG_PIOB_SODR       REG_ACCESS(WoReg, 0x400E1030U) </span><span class="comment">/**&lt; \brief (PIOB) Set Output Data Register */</span>
<a name="l07217"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf12d1879d87b805c70fd38eecc8f3e0a">07217</a> <span class="preprocessor">#define REG_PIOB_CODR       REG_ACCESS(WoReg, 0x400E1034U) </span><span class="comment">/**&lt; \brief (PIOB) Clear Output Data Register */</span>
<a name="l07218"></a><a class="code" href="group___s_a_m3_s__reg.html#gae85adf61b135f33ae3d812a854ea8b57">07218</a> <span class="preprocessor">#define REG_PIOB_ODSR       REG_ACCESS(RwReg, 0x400E1038U) </span><span class="comment">/**&lt; \brief (PIOB) Output Data Status Register */</span>
<a name="l07219"></a><a class="code" href="group___s_a_m3_s__reg.html#ga77c595f86452ac9c95b93aac6cd47dc6">07219</a> <span class="preprocessor">#define REG_PIOB_PDSR       REG_ACCESS(RoReg, 0x400E103CU) </span><span class="comment">/**&lt; \brief (PIOB) Pin Data Status Register */</span>
<a name="l07220"></a><a class="code" href="group___s_a_m3_s__reg.html#gafd8b4d8839775658da8ab487d1e070a0">07220</a> <span class="preprocessor">#define REG_PIOB_IER        REG_ACCESS(WoReg, 0x400E1040U) </span><span class="comment">/**&lt; \brief (PIOB) Interrupt Enable Register */</span>
<a name="l07221"></a><a class="code" href="group___s_a_m3_s__reg.html#gad22c8170e0ffcf02fd2c439f84126b53">07221</a> <span class="preprocessor">#define REG_PIOB_IDR        REG_ACCESS(WoReg, 0x400E1044U) </span><span class="comment">/**&lt; \brief (PIOB) Interrupt Disable Register */</span>
<a name="l07222"></a><a class="code" href="group___s_a_m3_s__reg.html#gadf29a2b7588831711555bf630f448c8c">07222</a> <span class="preprocessor">#define REG_PIOB_IMR        REG_ACCESS(RoReg, 0x400E1048U) </span><span class="comment">/**&lt; \brief (PIOB) Interrupt Mask Register */</span>
<a name="l07223"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3e532becfdf72f7c052d33bd18c601c2">07223</a> <span class="preprocessor">#define REG_PIOB_ISR        REG_ACCESS(RoReg, 0x400E104CU) </span><span class="comment">/**&lt; \brief (PIOB) Interrupt Status Register */</span>
<a name="l07224"></a><a class="code" href="group___s_a_m3_s__reg.html#gac01e8d7306f06240470580e09dbe12da">07224</a> <span class="preprocessor">#define REG_PIOB_MDER       REG_ACCESS(WoReg, 0x400E1050U) </span><span class="comment">/**&lt; \brief (PIOB) Multi-driver Enable Register */</span>
<a name="l07225"></a><a class="code" href="group___s_a_m3_s__reg.html#gad253e20bcf0b747fcee0b32b156de312">07225</a> <span class="preprocessor">#define REG_PIOB_MDDR       REG_ACCESS(WoReg, 0x400E1054U) </span><span class="comment">/**&lt; \brief (PIOB) Multi-driver Disable Register */</span>
<a name="l07226"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa63dc0ebb690c0b410951baa315e735f">07226</a> <span class="preprocessor">#define REG_PIOB_MDSR       REG_ACCESS(RoReg, 0x400E1058U) </span><span class="comment">/**&lt; \brief (PIOB) Multi-driver Status Register */</span>
<a name="l07227"></a><a class="code" href="group___s_a_m3_s__reg.html#ga23165b73069bce8091b65fba2f11282f">07227</a> <span class="preprocessor">#define REG_PIOB_PUDR       REG_ACCESS(WoReg, 0x400E1060U) </span><span class="comment">/**&lt; \brief (PIOB) Pull-up Disable Register */</span>
<a name="l07228"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7e153843e798be037df83a326bf8f2b4">07228</a> <span class="preprocessor">#define REG_PIOB_PUER       REG_ACCESS(WoReg, 0x400E1064U) </span><span class="comment">/**&lt; \brief (PIOB) Pull-up Enable Register */</span>
<a name="l07229"></a><a class="code" href="group___s_a_m3_s__reg.html#ga39a5f70c9bb70ffe8d9626c905c909a6">07229</a> <span class="preprocessor">#define REG_PIOB_PUSR       REG_ACCESS(RoReg, 0x400E1068U) </span><span class="comment">/**&lt; \brief (PIOB) Pad Pull-up Status Register */</span>
<a name="l07230"></a><a class="code" href="group___s_a_m3_s__reg.html#ga23117704d3d17c42f65053a9f546c72d">07230</a> <span class="preprocessor">#define REG_PIOB_ABCDSR     REG_ACCESS(RwReg, 0x400E1070U) </span><span class="comment">/**&lt; \brief (PIOB) Peripheral Select Register */</span>
<a name="l07231"></a><a class="code" href="group___s_a_m3_s__reg.html#gaaa48cd5f2e3c8554a2aebcda6d4a8ed7">07231</a> <span class="preprocessor">#define REG_PIOB_IFSCDR     REG_ACCESS(WoReg, 0x400E1080U) </span><span class="comment">/**&lt; \brief (PIOB) Input Filter Slow Clock Disable Register */</span>
<a name="l07232"></a><a class="code" href="group___s_a_m3_s__reg.html#gac61982a74e9903041bf3f4a25dfb1cde">07232</a> <span class="preprocessor">#define REG_PIOB_IFSCER     REG_ACCESS(WoReg, 0x400E1084U) </span><span class="comment">/**&lt; \brief (PIOB) Input Filter Slow Clock Enable Register */</span>
<a name="l07233"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1a181a1ae914b534cfe2e88ad7dd33ed">07233</a> <span class="preprocessor">#define REG_PIOB_IFSCSR     REG_ACCESS(RoReg, 0x400E1088U) </span><span class="comment">/**&lt; \brief (PIOB) Input Filter Slow Clock Status Register */</span>
<a name="l07234"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf5e720eb6495373974a1f6b3142afdde">07234</a> <span class="preprocessor">#define REG_PIOB_SCDR       REG_ACCESS(RwReg, 0x400E108CU) </span><span class="comment">/**&lt; \brief (PIOB) Slow Clock Divider Debouncing Register */</span>
<a name="l07235"></a><a class="code" href="group___s_a_m3_s__reg.html#gafc5b44909f9fb2975a3448f6fa7dd59a">07235</a> <span class="preprocessor">#define REG_PIOB_PPDDR      REG_ACCESS(WoReg, 0x400E1090U) </span><span class="comment">/**&lt; \brief (PIOB) Pad Pull-down Disable Register */</span>
<a name="l07236"></a><a class="code" href="group___s_a_m3_s__reg.html#ga955bdb04b8ec81c66ae706d76a39f427">07236</a> <span class="preprocessor">#define REG_PIOB_PPDER      REG_ACCESS(WoReg, 0x400E1094U) </span><span class="comment">/**&lt; \brief (PIOB) Pad Pull-down Enable Register */</span>
<a name="l07237"></a><a class="code" href="group___s_a_m3_s__reg.html#gad6aba267de346c39cff26fe6eac29a13">07237</a> <span class="preprocessor">#define REG_PIOB_PPDSR      REG_ACCESS(RoReg, 0x400E1098U) </span><span class="comment">/**&lt; \brief (PIOB) Pad Pull-down Status Register */</span>
<a name="l07238"></a><a class="code" href="group___s_a_m3_s__reg.html#gac48cb652096be6a4e18388760b3f993f">07238</a> <span class="preprocessor">#define REG_PIOB_OWER       REG_ACCESS(WoReg, 0x400E10A0U) </span><span class="comment">/**&lt; \brief (PIOB) Output Write Enable */</span>
<a name="l07239"></a><a class="code" href="group___s_a_m3_s__reg.html#gabe95bbc2c91c7b2ee38134fe7991e1ce">07239</a> <span class="preprocessor">#define REG_PIOB_OWDR       REG_ACCESS(WoReg, 0x400E10A4U) </span><span class="comment">/**&lt; \brief (PIOB) Output Write Disable */</span>
<a name="l07240"></a><a class="code" href="group___s_a_m3_s__reg.html#ga69153f7ef016e8fe1dc6a55d84d1b894">07240</a> <span class="preprocessor">#define REG_PIOB_OWSR       REG_ACCESS(RoReg, 0x400E10A8U) </span><span class="comment">/**&lt; \brief (PIOB) Output Write Status Register */</span>
<a name="l07241"></a><a class="code" href="group___s_a_m3_s__reg.html#ga92152ebd62b3f0c83258deb7c58a40cd">07241</a> <span class="preprocessor">#define REG_PIOB_AIMER      REG_ACCESS(WoReg, 0x400E10B0U) </span><span class="comment">/**&lt; \brief (PIOB) Additional Interrupt Modes Enable Register */</span>
<a name="l07242"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa84bf996945cf2bd2ffbaa9c569f8ce2">07242</a> <span class="preprocessor">#define REG_PIOB_AIMDR      REG_ACCESS(WoReg, 0x400E10B4U) </span><span class="comment">/**&lt; \brief (PIOB) Additional Interrupt Modes Disables Register */</span>
<a name="l07243"></a><a class="code" href="group___s_a_m3_s__reg.html#gaaa1df744f17f93885112540e1ff66f5a">07243</a> <span class="preprocessor">#define REG_PIOB_AIMMR      REG_ACCESS(RoReg, 0x400E10B8U) </span><span class="comment">/**&lt; \brief (PIOB) Additional Interrupt Modes Mask Register */</span>
<a name="l07244"></a><a class="code" href="group___s_a_m3_s__reg.html#ga074702735630ed26262ccce84423192b">07244</a> <span class="preprocessor">#define REG_PIOB_ESR        REG_ACCESS(WoReg, 0x400E10C0U) </span><span class="comment">/**&lt; \brief (PIOB) Edge Select Register */</span>
<a name="l07245"></a><a class="code" href="group___s_a_m3_s__reg.html#ga7d2365f3278126d19b8e9f4a5f934203">07245</a> <span class="preprocessor">#define REG_PIOB_LSR        REG_ACCESS(WoReg, 0x400E10C4U) </span><span class="comment">/**&lt; \brief (PIOB) Level Select Register */</span>
<a name="l07246"></a><a class="code" href="group___s_a_m3_s__reg.html#ga151f48eb391f06055719bb5502253272">07246</a> <span class="preprocessor">#define REG_PIOB_ELSR       REG_ACCESS(RoReg, 0x400E10C8U) </span><span class="comment">/**&lt; \brief (PIOB) Edge/Level Status Register */</span>
<a name="l07247"></a><a class="code" href="group___s_a_m3_s__reg.html#ga91e2ccd6995bd822abaa391c4ca80340">07247</a> <span class="preprocessor">#define REG_PIOB_FELLSR     REG_ACCESS(WoReg, 0x400E10D0U) </span><span class="comment">/**&lt; \brief (PIOB) Falling Edge/Low Level Select Register */</span>
<a name="l07248"></a><a class="code" href="group___s_a_m3_s__reg.html#gab66df35c0878a4d05b1e957f876dd4f3">07248</a> <span class="preprocessor">#define REG_PIOB_REHLSR     REG_ACCESS(WoReg, 0x400E10D4U) </span><span class="comment">/**&lt; \brief (PIOB) Rising Edge/ High Level Select Register */</span>
<a name="l07249"></a><a class="code" href="group___s_a_m3_s__reg.html#ga55d7b2ff26d8cbaaecc61bd5a63619b9">07249</a> <span class="preprocessor">#define REG_PIOB_FRLHSR     REG_ACCESS(RoReg, 0x400E10D8U) </span><span class="comment">/**&lt; \brief (PIOB) Fall/Rise - Low/High Status Register */</span>
<a name="l07250"></a><a class="code" href="group___s_a_m3_s__reg.html#gab3728163a9e52258fe536bab6dda2716">07250</a> <span class="preprocessor">#define REG_PIOB_LOCKSR     REG_ACCESS(RoReg, 0x400E10E0U) </span><span class="comment">/**&lt; \brief (PIOB) Lock Status */</span>
<a name="l07251"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf54e97eed9decfbbced22bf7cd9d1305">07251</a> <span class="preprocessor">#define REG_PIOB_WPMR       REG_ACCESS(RwReg, 0x400E10E4U) </span><span class="comment">/**&lt; \brief (PIOB) Write Protect Mode Register */</span>
<a name="l07252"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf8798ca42299793280804ce8f2dfe32c">07252</a> <span class="preprocessor">#define REG_PIOB_WPSR       REG_ACCESS(RoReg, 0x400E10E8U) </span><span class="comment">/**&lt; \brief (PIOB) Write Protect Status Register */</span>
<a name="l07253"></a><a class="code" href="group___s_a_m3_s__reg.html#gab47d4f81029261dd2ccc151948562322">07253</a> <span class="preprocessor">#define REG_PIOB_SCHMITT    REG_ACCESS(RwReg, 0x400E1100U) </span><span class="comment">/**&lt; \brief (PIOB) Schmitt Trigger Register */</span>
<a name="l07254"></a><a class="code" href="group___s_a_m3_s__reg.html#ga52d4eb26814d4bc1ec908368a020794c">07254</a> <span class="preprocessor">#define REG_PIOB_PCMR       REG_ACCESS(RwReg, 0x400E1150U) </span><span class="comment">/**&lt; \brief (PIOB) Parallel Capture Mode Register */</span>
<a name="l07255"></a><a class="code" href="group___s_a_m3_s__reg.html#ga35e59649f8fb993cec2dfae7050758bd">07255</a> <span class="preprocessor">#define REG_PIOB_PCIER      REG_ACCESS(WoReg, 0x400E1154U) </span><span class="comment">/**&lt; \brief (PIOB) Parallel Capture Interrupt Enable Register */</span>
<a name="l07256"></a><a class="code" href="group___s_a_m3_s__reg.html#gaac71dc02b3830b98a127af8d01a2814b">07256</a> <span class="preprocessor">#define REG_PIOB_PCIDR      REG_ACCESS(WoReg, 0x400E1158U) </span><span class="comment">/**&lt; \brief (PIOB) Parallel Capture Interrupt Disable Register */</span>
<a name="l07257"></a><a class="code" href="group___s_a_m3_s__reg.html#ga81c40a28a1099f141c0358f23b6fb2d5">07257</a> <span class="preprocessor">#define REG_PIOB_PCIMR      REG_ACCESS(RoReg, 0x400E115CU) </span><span class="comment">/**&lt; \brief (PIOB) Parallel Capture Interrupt Mask Register */</span>
<a name="l07258"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0e87a398fc3eb44a8b6d15d6dee76aba">07258</a> <span class="preprocessor">#define REG_PIOB_PCISR      REG_ACCESS(RoReg, 0x400E1160U) </span><span class="comment">/**&lt; \brief (PIOB) Parallel Capture Interrupt Status Register */</span>
<a name="l07259"></a><a class="code" href="group___s_a_m3_s__reg.html#ga381fd8846287a6c72b6edb59f513cf24">07259</a> <span class="preprocessor">#define REG_PIOB_PCRHR      REG_ACCESS(RoReg, 0x400E1164U) </span><span class="comment">/**&lt; \brief (PIOB) Parallel Capture Reception Holding Register */</span>
<a name="l07260"></a>07260 <span class="comment">/* ========== Register definition for PIOC peripheral ========== */</span>
<a name="l07261"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5e03248d744f70fd258f5e400af8114f">07261</a> <span class="preprocessor">#define REG_PIOC_PER        REG_ACCESS(WoReg, 0x400E1200U) </span><span class="comment">/**&lt; \brief (PIOC) PIO Enable Register */</span>
<a name="l07262"></a><a class="code" href="group___s_a_m3_s__reg.html#ga106aa363d1502ea19fb52f783b37bc2d">07262</a> <span class="preprocessor">#define REG_PIOC_PDR        REG_ACCESS(WoReg, 0x400E1204U) </span><span class="comment">/**&lt; \brief (PIOC) PIO Disable Register */</span>
<a name="l07263"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5353f1ef343fc23335ace86a5b40bfdb">07263</a> <span class="preprocessor">#define REG_PIOC_PSR        REG_ACCESS(RoReg, 0x400E1208U) </span><span class="comment">/**&lt; \brief (PIOC) PIO Status Register */</span>
<a name="l07264"></a><a class="code" href="group___s_a_m3_s__reg.html#gab15ce5a7b3a9bdb1fa2ce5e0c359a521">07264</a> <span class="preprocessor">#define REG_PIOC_OER        REG_ACCESS(WoReg, 0x400E1210U) </span><span class="comment">/**&lt; \brief (PIOC) Output Enable Register */</span>
<a name="l07265"></a><a class="code" href="group___s_a_m3_s__reg.html#ga529953892e8a52f64349378ffc6ca14b">07265</a> <span class="preprocessor">#define REG_PIOC_ODR        REG_ACCESS(WoReg, 0x400E1214U) </span><span class="comment">/**&lt; \brief (PIOC) Output Disable Register */</span>
<a name="l07266"></a><a class="code" href="group___s_a_m3_s__reg.html#gada0a7710746db02bf01e02a233d1f721">07266</a> <span class="preprocessor">#define REG_PIOC_OSR        REG_ACCESS(RoReg, 0x400E1218U) </span><span class="comment">/**&lt; \brief (PIOC) Output Status Register */</span>
<a name="l07267"></a><a class="code" href="group___s_a_m3_s__reg.html#gaee5d14d56b5cb3e570ef5ee5fdab8137">07267</a> <span class="preprocessor">#define REG_PIOC_IFER       REG_ACCESS(WoReg, 0x400E1220U) </span><span class="comment">/**&lt; \brief (PIOC) Glitch Input Filter Enable Register */</span>
<a name="l07268"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9366f7110327f74031369b7e01c796c8">07268</a> <span class="preprocessor">#define REG_PIOC_IFDR       REG_ACCESS(WoReg, 0x400E1224U) </span><span class="comment">/**&lt; \brief (PIOC) Glitch Input Filter Disable Register */</span>
<a name="l07269"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa5ab746dcd90461d9925d26a7a05ee80">07269</a> <span class="preprocessor">#define REG_PIOC_IFSR       REG_ACCESS(RoReg, 0x400E1228U) </span><span class="comment">/**&lt; \brief (PIOC) Glitch Input Filter Status Register */</span>
<a name="l07270"></a><a class="code" href="group___s_a_m3_s__reg.html#ga82bcf64a297ea5a730c84a42e4ad1845">07270</a> <span class="preprocessor">#define REG_PIOC_SODR       REG_ACCESS(WoReg, 0x400E1230U) </span><span class="comment">/**&lt; \brief (PIOC) Set Output Data Register */</span>
<a name="l07271"></a><a class="code" href="group___s_a_m3_s__reg.html#gabd334123b5fee715e62344825356debf">07271</a> <span class="preprocessor">#define REG_PIOC_CODR       REG_ACCESS(WoReg, 0x400E1234U) </span><span class="comment">/**&lt; \brief (PIOC) Clear Output Data Register */</span>
<a name="l07272"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa29ae65141df48fd5f5139c90c182640">07272</a> <span class="preprocessor">#define REG_PIOC_ODSR       REG_ACCESS(RwReg, 0x400E1238U) </span><span class="comment">/**&lt; \brief (PIOC) Output Data Status Register */</span>
<a name="l07273"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8de1ff31f5c725b802821d4e557874f2">07273</a> <span class="preprocessor">#define REG_PIOC_PDSR       REG_ACCESS(RoReg, 0x400E123CU) </span><span class="comment">/**&lt; \brief (PIOC) Pin Data Status Register */</span>
<a name="l07274"></a><a class="code" href="group___s_a_m3_s__reg.html#gada50d93680fe7a784dbedd07cf5fea34">07274</a> <span class="preprocessor">#define REG_PIOC_IER        REG_ACCESS(WoReg, 0x400E1240U) </span><span class="comment">/**&lt; \brief (PIOC) Interrupt Enable Register */</span>
<a name="l07275"></a><a class="code" href="group___s_a_m3_s__reg.html#ga841265b1a13349be829a98482fde2b14">07275</a> <span class="preprocessor">#define REG_PIOC_IDR        REG_ACCESS(WoReg, 0x400E1244U) </span><span class="comment">/**&lt; \brief (PIOC) Interrupt Disable Register */</span>
<a name="l07276"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4c9c06e66665886b1830ac33b7a67aa3">07276</a> <span class="preprocessor">#define REG_PIOC_IMR        REG_ACCESS(RoReg, 0x400E1248U) </span><span class="comment">/**&lt; \brief (PIOC) Interrupt Mask Register */</span>
<a name="l07277"></a><a class="code" href="group___s_a_m3_s__reg.html#ga62e4a6456fd77ef639ca3273ac2289cb">07277</a> <span class="preprocessor">#define REG_PIOC_ISR        REG_ACCESS(RoReg, 0x400E124CU) </span><span class="comment">/**&lt; \brief (PIOC) Interrupt Status Register */</span>
<a name="l07278"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0ec442b232638fe54d6ee7df550e2e5c">07278</a> <span class="preprocessor">#define REG_PIOC_MDER       REG_ACCESS(WoReg, 0x400E1250U) </span><span class="comment">/**&lt; \brief (PIOC) Multi-driver Enable Register */</span>
<a name="l07279"></a><a class="code" href="group___s_a_m3_s__reg.html#gaa524ff4779d97e2f46ff4f2b4e295b9b">07279</a> <span class="preprocessor">#define REG_PIOC_MDDR       REG_ACCESS(WoReg, 0x400E1254U) </span><span class="comment">/**&lt; \brief (PIOC) Multi-driver Disable Register */</span>
<a name="l07280"></a><a class="code" href="group___s_a_m3_s__reg.html#ga31e7f4860896acca839c46d96b1e84ce">07280</a> <span class="preprocessor">#define REG_PIOC_MDSR       REG_ACCESS(RoReg, 0x400E1258U) </span><span class="comment">/**&lt; \brief (PIOC) Multi-driver Status Register */</span>
<a name="l07281"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2652c1b03576a384c17724d7bd6bd2e3">07281</a> <span class="preprocessor">#define REG_PIOC_PUDR       REG_ACCESS(WoReg, 0x400E1260U) </span><span class="comment">/**&lt; \brief (PIOC) Pull-up Disable Register */</span>
<a name="l07282"></a><a class="code" href="group___s_a_m3_s__reg.html#gae61805699bea48dc7a58bc95143666a1">07282</a> <span class="preprocessor">#define REG_PIOC_PUER       REG_ACCESS(WoReg, 0x400E1264U) </span><span class="comment">/**&lt; \brief (PIOC) Pull-up Enable Register */</span>
<a name="l07283"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9e3546151af6c2db8d4d39896dbf4278">07283</a> <span class="preprocessor">#define REG_PIOC_PUSR       REG_ACCESS(RoReg, 0x400E1268U) </span><span class="comment">/**&lt; \brief (PIOC) Pad Pull-up Status Register */</span>
<a name="l07284"></a><a class="code" href="group___s_a_m3_s__reg.html#ga341f89466de3b4fe90da9378374d77de">07284</a> <span class="preprocessor">#define REG_PIOC_ABCDSR     REG_ACCESS(RwReg, 0x400E1270U) </span><span class="comment">/**&lt; \brief (PIOC) Peripheral Select Register */</span>
<a name="l07285"></a><a class="code" href="group___s_a_m3_s__reg.html#ga24a9b79f7dd015a1fe1ed487a1e86d80">07285</a> <span class="preprocessor">#define REG_PIOC_IFSCDR     REG_ACCESS(WoReg, 0x400E1280U) </span><span class="comment">/**&lt; \brief (PIOC) Input Filter Slow Clock Disable Register */</span>
<a name="l07286"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5abea903d5813bc2d05a91a64ce7159a">07286</a> <span class="preprocessor">#define REG_PIOC_IFSCER     REG_ACCESS(WoReg, 0x400E1284U) </span><span class="comment">/**&lt; \brief (PIOC) Input Filter Slow Clock Enable Register */</span>
<a name="l07287"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9821f5494169c5e56c7d4efc10c128ea">07287</a> <span class="preprocessor">#define REG_PIOC_IFSCSR     REG_ACCESS(RoReg, 0x400E1288U) </span><span class="comment">/**&lt; \brief (PIOC) Input Filter Slow Clock Status Register */</span>
<a name="l07288"></a><a class="code" href="group___s_a_m3_s__reg.html#ga59f215bd19a38b1cb9ce71e70885c0ba">07288</a> <span class="preprocessor">#define REG_PIOC_SCDR       REG_ACCESS(RwReg, 0x400E128CU) </span><span class="comment">/**&lt; \brief (PIOC) Slow Clock Divider Debouncing Register */</span>
<a name="l07289"></a><a class="code" href="group___s_a_m3_s__reg.html#ga456bdcb08bd8c71633aef630c89655af">07289</a> <span class="preprocessor">#define REG_PIOC_PPDDR      REG_ACCESS(WoReg, 0x400E1290U) </span><span class="comment">/**&lt; \brief (PIOC) Pad Pull-down Disable Register */</span>
<a name="l07290"></a><a class="code" href="group___s_a_m3_s__reg.html#ga49130cb2b0fd2e1e249ff72783d6438e">07290</a> <span class="preprocessor">#define REG_PIOC_PPDER      REG_ACCESS(WoReg, 0x400E1294U) </span><span class="comment">/**&lt; \brief (PIOC) Pad Pull-down Enable Register */</span>
<a name="l07291"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2143ad3cc140fc0bf5bca89f56182b73">07291</a> <span class="preprocessor">#define REG_PIOC_PPDSR      REG_ACCESS(RoReg, 0x400E1298U) </span><span class="comment">/**&lt; \brief (PIOC) Pad Pull-down Status Register */</span>
<a name="l07292"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4ee065eabe774ee640006db04cd17421">07292</a> <span class="preprocessor">#define REG_PIOC_OWER       REG_ACCESS(WoReg, 0x400E12A0U) </span><span class="comment">/**&lt; \brief (PIOC) Output Write Enable */</span>
<a name="l07293"></a><a class="code" href="group___s_a_m3_s__reg.html#ga39a0715d8034146c26be225c9c755bac">07293</a> <span class="preprocessor">#define REG_PIOC_OWDR       REG_ACCESS(WoReg, 0x400E12A4U) </span><span class="comment">/**&lt; \brief (PIOC) Output Write Disable */</span>
<a name="l07294"></a><a class="code" href="group___s_a_m3_s__reg.html#ga477aa0fc6c24d1d8d597eb8fa272245b">07294</a> <span class="preprocessor">#define REG_PIOC_OWSR       REG_ACCESS(RoReg, 0x400E12A8U) </span><span class="comment">/**&lt; \brief (PIOC) Output Write Status Register */</span>
<a name="l07295"></a><a class="code" href="group___s_a_m3_s__reg.html#gae516a4b22ffe262b01f5fc09f688aad4">07295</a> <span class="preprocessor">#define REG_PIOC_AIMER      REG_ACCESS(WoReg, 0x400E12B0U) </span><span class="comment">/**&lt; \brief (PIOC) Additional Interrupt Modes Enable Register */</span>
<a name="l07296"></a><a class="code" href="group___s_a_m3_s__reg.html#ga732d331101ed7852730002f350701f35">07296</a> <span class="preprocessor">#define REG_PIOC_AIMDR      REG_ACCESS(WoReg, 0x400E12B4U) </span><span class="comment">/**&lt; \brief (PIOC) Additional Interrupt Modes Disables Register */</span>
<a name="l07297"></a><a class="code" href="group___s_a_m3_s__reg.html#gac128989868cfefd6d7ca1ab4171584c1">07297</a> <span class="preprocessor">#define REG_PIOC_AIMMR      REG_ACCESS(RoReg, 0x400E12B8U) </span><span class="comment">/**&lt; \brief (PIOC) Additional Interrupt Modes Mask Register */</span>
<a name="l07298"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4acf3d55e48631bdfac0b134cf7962cf">07298</a> <span class="preprocessor">#define REG_PIOC_ESR        REG_ACCESS(WoReg, 0x400E12C0U) </span><span class="comment">/**&lt; \brief (PIOC) Edge Select Register */</span>
<a name="l07299"></a><a class="code" href="group___s_a_m3_s__reg.html#gacda8e08648e8d4791f6e29b3e9881c81">07299</a> <span class="preprocessor">#define REG_PIOC_LSR        REG_ACCESS(WoReg, 0x400E12C4U) </span><span class="comment">/**&lt; \brief (PIOC) Level Select Register */</span>
<a name="l07300"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5f305243b60fe50604f22b22734c9dab">07300</a> <span class="preprocessor">#define REG_PIOC_ELSR       REG_ACCESS(RoReg, 0x400E12C8U) </span><span class="comment">/**&lt; \brief (PIOC) Edge/Level Status Register */</span>
<a name="l07301"></a><a class="code" href="group___s_a_m3_s__reg.html#ga82159dd9b522dcb883eb3b2c6f57a2b4">07301</a> <span class="preprocessor">#define REG_PIOC_FELLSR     REG_ACCESS(WoReg, 0x400E12D0U) </span><span class="comment">/**&lt; \brief (PIOC) Falling Edge/Low Level Select Register */</span>
<a name="l07302"></a><a class="code" href="group___s_a_m3_s__reg.html#gad255cdf0ec711823521b5b8199b93419">07302</a> <span class="preprocessor">#define REG_PIOC_REHLSR     REG_ACCESS(WoReg, 0x400E12D4U) </span><span class="comment">/**&lt; \brief (PIOC) Rising Edge/ High Level Select Register */</span>
<a name="l07303"></a><a class="code" href="group___s_a_m3_s__reg.html#gab45111f6ebfb1f4f149850019e8ea10a">07303</a> <span class="preprocessor">#define REG_PIOC_FRLHSR     REG_ACCESS(RoReg, 0x400E12D8U) </span><span class="comment">/**&lt; \brief (PIOC) Fall/Rise - Low/High Status Register */</span>
<a name="l07304"></a><a class="code" href="group___s_a_m3_s__reg.html#ga615d15e41a1153512c48fedae5daf010">07304</a> <span class="preprocessor">#define REG_PIOC_LOCKSR     REG_ACCESS(RoReg, 0x400E12E0U) </span><span class="comment">/**&lt; \brief (PIOC) Lock Status */</span>
<a name="l07305"></a><a class="code" href="group___s_a_m3_s__reg.html#ga96f9196378642d70eb0cc11a2a44eff1">07305</a> <span class="preprocessor">#define REG_PIOC_WPMR       REG_ACCESS(RwReg, 0x400E12E4U) </span><span class="comment">/**&lt; \brief (PIOC) Write Protect Mode Register */</span>
<a name="l07306"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4a16225380d6ccf758fab0d661ab577e">07306</a> <span class="preprocessor">#define REG_PIOC_WPSR       REG_ACCESS(RoReg, 0x400E12E8U) </span><span class="comment">/**&lt; \brief (PIOC) Write Protect Status Register */</span>
<a name="l07307"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4c25038b7888cbf18865a2be9098db82">07307</a> <span class="preprocessor">#define REG_PIOC_SCHMITT    REG_ACCESS(RwReg, 0x400E1300U) </span><span class="comment">/**&lt; \brief (PIOC) Schmitt Trigger Register */</span>
<a name="l07308"></a><a class="code" href="group___s_a_m3_s__reg.html#ga1851d5407c70ec64eb7fce390ac10551">07308</a> <span class="preprocessor">#define REG_PIOC_PCMR       REG_ACCESS(RwReg, 0x400E1350U) </span><span class="comment">/**&lt; \brief (PIOC) Parallel Capture Mode Register */</span>
<a name="l07309"></a><a class="code" href="group___s_a_m3_s__reg.html#ga4af897cf6aacf41a93cecd02a232bf1c">07309</a> <span class="preprocessor">#define REG_PIOC_PCIER      REG_ACCESS(WoReg, 0x400E1354U) </span><span class="comment">/**&lt; \brief (PIOC) Parallel Capture Interrupt Enable Register */</span>
<a name="l07310"></a><a class="code" href="group___s_a_m3_s__reg.html#ga5a0802cf1e3b0afeb41f7261720b0782">07310</a> <span class="preprocessor">#define REG_PIOC_PCIDR      REG_ACCESS(WoReg, 0x400E1358U) </span><span class="comment">/**&lt; \brief (PIOC) Parallel Capture Interrupt Disable Register */</span>
<a name="l07311"></a><a class="code" href="group___s_a_m3_s__reg.html#ga88d2fa9450a0980807bde1fa3b409a1f">07311</a> <span class="preprocessor">#define REG_PIOC_PCIMR      REG_ACCESS(RoReg, 0x400E135CU) </span><span class="comment">/**&lt; \brief (PIOC) Parallel Capture Interrupt Mask Register */</span>
<a name="l07312"></a><a class="code" href="group___s_a_m3_s__reg.html#gade19294cd57e89739118f4c897b5c0ed">07312</a> <span class="preprocessor">#define REG_PIOC_PCISR      REG_ACCESS(RoReg, 0x400E1360U) </span><span class="comment">/**&lt; \brief (PIOC) Parallel Capture Interrupt Status Register */</span>
<a name="l07313"></a><a class="code" href="group___s_a_m3_s__reg.html#ga25e6a03a1b5007b43c29bc3ef909b5b9">07313</a> <span class="preprocessor">#define REG_PIOC_PCRHR      REG_ACCESS(RoReg, 0x400E1364U) </span><span class="comment">/**&lt; \brief (PIOC) Parallel Capture Reception Holding Register */</span>
<a name="l07314"></a>07314 <span class="comment">/* ========== Register definition for RSTC peripheral ========== */</span>
<a name="l07315"></a><a class="code" href="group___s_a_m3_s__reg.html#ga66da09ed8ac4fa67884d73ef0cea5aa9">07315</a> <span class="preprocessor">#define REG_RSTC_CR         REG_ACCESS(WoReg, 0x400E1400U) </span><span class="comment">/**&lt; \brief (RSTC) Control Register */</span>
<a name="l07316"></a><a class="code" href="group___s_a_m3_s__reg.html#ga51651e4026644d8ed656dd09a4cae7ad">07316</a> <span class="preprocessor">#define REG_RSTC_SR         REG_ACCESS(RoReg, 0x400E1404U) </span><span class="comment">/**&lt; \brief (RSTC) Status Register */</span>
<a name="l07317"></a><a class="code" href="group___s_a_m3_s__reg.html#ga9aa67bec4bd5499051db9784e84d54fa">07317</a> <span class="preprocessor">#define REG_RSTC_MR         REG_ACCESS(RwReg, 0x400E1408U) </span><span class="comment">/**&lt; \brief (RSTC) Mode Register */</span>
<a name="l07318"></a>07318 <span class="comment">/* ========== Register definition for SUPC peripheral ========== */</span>
<a name="l07319"></a><a class="code" href="group___s_a_m3_s__reg.html#gaafba80e28e037338e7d33bcbfb150930">07319</a> <span class="preprocessor">#define REG_SUPC_CR         REG_ACCESS(WoReg, 0x400E1410U) </span><span class="comment">/**&lt; \brief (SUPC) Supply Controller Control Register */</span>
<a name="l07320"></a><a class="code" href="group___s_a_m3_s__reg.html#gaee11ff7e127eda71f21fcd443e08ba08">07320</a> <span class="preprocessor">#define REG_SUPC_SMMR       REG_ACCESS(RwReg, 0x400E1414U) </span><span class="comment">/**&lt; \brief (SUPC) Supply Controller Supply Monitor Mode Register */</span>
<a name="l07321"></a><a class="code" href="group___s_a_m3_s__reg.html#ga57cc41e977a332f8a90411d136b7817c">07321</a> <span class="preprocessor">#define REG_SUPC_MR         REG_ACCESS(RwReg, 0x400E1418U) </span><span class="comment">/**&lt; \brief (SUPC) Supply Controller Mode Register */</span>
<a name="l07322"></a><a class="code" href="group___s_a_m3_s__reg.html#gab1903b65e975d9df650bf0694f49ade0">07322</a> <span class="preprocessor">#define REG_SUPC_WUMR       REG_ACCESS(RwReg, 0x400E141CU) </span><span class="comment">/**&lt; \brief (SUPC) Supply Controller Wake Up Mode Register */</span>
<a name="l07323"></a><a class="code" href="group___s_a_m3_s__reg.html#gaf5a2eabd2ef28991419c6a1f21b8b9ea">07323</a> <span class="preprocessor">#define REG_SUPC_WUIR       REG_ACCESS(RwReg, 0x400E1420U) </span><span class="comment">/**&lt; \brief (SUPC) Supply Controller Wake Up Inputs Register */</span>
<a name="l07324"></a><a class="code" href="group___s_a_m3_s__reg.html#gabbb86f80e201eef29627a38069c49d62">07324</a> <span class="preprocessor">#define REG_SUPC_SR         REG_ACCESS(RoReg, 0x400E1424U) </span><span class="comment">/**&lt; \brief (SUPC) Supply Controller Status Register */</span>
<a name="l07325"></a>07325 <span class="comment">/* ========== Register definition for RTT peripheral ========== */</span>
<a name="l07326"></a><a class="code" href="group___s_a_m3_s__reg.html#ga467ef904cf71fc2652eb9a91f53bfacb">07326</a> <span class="preprocessor">#define REG_RTT_MR          REG_ACCESS(RwReg, 0x400E1430U) </span><span class="comment">/**&lt; \brief (RTT) Mode Register */</span>
<a name="l07327"></a><a class="code" href="group___s_a_m3_s__reg.html#ga00f8d56b8b4df64f21a611731190742c">07327</a> <span class="preprocessor">#define REG_RTT_AR          REG_ACCESS(RwReg, 0x400E1434U) </span><span class="comment">/**&lt; \brief (RTT) Alarm Register */</span>
<a name="l07328"></a><a class="code" href="group___s_a_m3_s__reg.html#gab2eb57361de439660863ef198e464194">07328</a> <span class="preprocessor">#define REG_RTT_VR          REG_ACCESS(RoReg, 0x400E1438U) </span><span class="comment">/**&lt; \brief (RTT) Value Register */</span>
<a name="l07329"></a><a class="code" href="group___s_a_m3_s__reg.html#gacaf55c131bf44bc24b982e69f8bf8c48">07329</a> <span class="preprocessor">#define REG_RTT_SR          REG_ACCESS(RoReg, 0x400E143CU) </span><span class="comment">/**&lt; \brief (RTT) Status Register */</span>
<a name="l07330"></a>07330 <span class="comment">/* ========== Register definition for WDT peripheral ========== */</span>
<a name="l07331"></a><a class="code" href="group___s_a_m3_s__reg.html#gad19bc71a0887f37359ba3f2dde29a45c">07331</a> <span class="preprocessor">#define REG_WDT_CR          REG_ACCESS(WoReg, 0x400E1450U) </span><span class="comment">/**&lt; \brief (WDT) Control Register */</span>
<a name="l07332"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3c70139e62ee4e8b42a1e303ff90573e">07332</a> <span class="preprocessor">#define REG_WDT_MR          REG_ACCESS(RwReg, 0x400E1454U) </span><span class="comment">/**&lt; \brief (WDT) Mode Register */</span>
<a name="l07333"></a><a class="code" href="group___s_a_m3_s__reg.html#gad54db5db1a04d234ee787c6f36bbc887">07333</a> <span class="preprocessor">#define REG_WDT_SR          REG_ACCESS(RoReg, 0x400E1458U) </span><span class="comment">/**&lt; \brief (WDT) Status Register */</span>
<a name="l07334"></a>07334 <span class="comment">/* ========== Register definition for RTC peripheral ========== */</span>
<a name="l07335"></a><a class="code" href="group___s_a_m3_s__reg.html#gaceb5ff1a3780e4d8bc887a0ea4f7bab0">07335</a> <span class="preprocessor">#define REG_RTC_CR          REG_ACCESS(RwReg, 0x400E1460U) </span><span class="comment">/**&lt; \brief (RTC) Control Register */</span>
<a name="l07336"></a><a class="code" href="group___s_a_m3_s__reg.html#ga855bd55d0acbc50051a73986ddb1e165">07336</a> <span class="preprocessor">#define REG_RTC_MR          REG_ACCESS(RwReg, 0x400E1464U) </span><span class="comment">/**&lt; \brief (RTC) Mode Register */</span>
<a name="l07337"></a><a class="code" href="group___s_a_m3_s__reg.html#ga2b199be6ef1042455336c08f3aa4d3e4">07337</a> <span class="preprocessor">#define REG_RTC_TIMR        REG_ACCESS(RwReg, 0x400E1468U) </span><span class="comment">/**&lt; \brief (RTC) Time Register */</span>
<a name="l07338"></a><a class="code" href="group___s_a_m3_s__reg.html#ga22b1efdf3c8a6eea40caf69024f744ec">07338</a> <span class="preprocessor">#define REG_RTC_CALR        REG_ACCESS(RwReg, 0x400E146CU) </span><span class="comment">/**&lt; \brief (RTC) Calendar Register */</span>
<a name="l07339"></a><a class="code" href="group___s_a_m3_s__reg.html#ga767f1ac344783bc1f3048c25815b9f7a">07339</a> <span class="preprocessor">#define REG_RTC_TIMALR      REG_ACCESS(RwReg, 0x400E1470U) </span><span class="comment">/**&lt; \brief (RTC) Time Alarm Register */</span>
<a name="l07340"></a><a class="code" href="group___s_a_m3_s__reg.html#ga95f9c3770f239cbf110090f91c9006f3">07340</a> <span class="preprocessor">#define REG_RTC_CALALR      REG_ACCESS(RwReg, 0x400E1474U) </span><span class="comment">/**&lt; \brief (RTC) Calendar Alarm Register */</span>
<a name="l07341"></a><a class="code" href="group___s_a_m3_s__reg.html#ga8f9ed85dcf00d0a4ae64c78a2053719c">07341</a> <span class="preprocessor">#define REG_RTC_SR          REG_ACCESS(RoReg, 0x400E1478U) </span><span class="comment">/**&lt; \brief (RTC) Status Register */</span>
<a name="l07342"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0a82cb2152d2786c811b54597ff13f51">07342</a> <span class="preprocessor">#define REG_RTC_SCCR        REG_ACCESS(WoReg, 0x400E147CU) </span><span class="comment">/**&lt; \brief (RTC) Status Clear Command Register */</span>
<a name="l07343"></a><a class="code" href="group___s_a_m3_s__reg.html#gaacd42ca3cfbfe1e72d769bf91c111e14">07343</a> <span class="preprocessor">#define REG_RTC_IER         REG_ACCESS(WoReg, 0x400E1480U) </span><span class="comment">/**&lt; \brief (RTC) Interrupt Enable Register */</span>
<a name="l07344"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3b0a549c53aad80a359e37f5f324fcfa">07344</a> <span class="preprocessor">#define REG_RTC_IDR         REG_ACCESS(WoReg, 0x400E1484U) </span><span class="comment">/**&lt; \brief (RTC) Interrupt Disable Register */</span>
<a name="l07345"></a><a class="code" href="group___s_a_m3_s__reg.html#ga78b16ebd043d64a0847d7e47b5aabea4">07345</a> <span class="preprocessor">#define REG_RTC_IMR         REG_ACCESS(RoReg, 0x400E1488U) </span><span class="comment">/**&lt; \brief (RTC) Interrupt Mask Register */</span>
<a name="l07346"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0bde81532dc401beb2b41df9fdac48e1">07346</a> <span class="preprocessor">#define REG_RTC_VER         REG_ACCESS(RoReg, 0x400E148CU) </span><span class="comment">/**&lt; \brief (RTC) Valid Entry Register */</span>
<a name="l07347"></a>07347 <span class="comment">/* ========== Register definition for GPBR peripheral ========== */</span>
<a name="l07348"></a><a class="code" href="group___s_a_m3_s__reg.html#ga52cfee23b7dd7e3c9a6a36e0f2de0b75">07348</a> <span class="preprocessor">#define REG_GPBR_GPBR0      REG_ACCESS(RwReg, 0x400E1490U) </span><span class="comment">/**&lt; \brief (GPBR) General Purpose Backup Register 0 */</span>
<a name="l07349"></a><a class="code" href="group___s_a_m3_s__reg.html#ga87ad7648b9633078b6155609c4430d47">07349</a> <span class="preprocessor">#define REG_GPBR_GPBR1      REG_ACCESS(RwReg, 0x400E1494U) </span><span class="comment">/**&lt; \brief (GPBR) General Purpose Backup Register 1 */</span>
<a name="l07350"></a><a class="code" href="group___s_a_m3_s__reg.html#gaca78fff463b05f8a6b14ed5e74de6c15">07350</a> <span class="preprocessor">#define REG_GPBR_GPBR2      REG_ACCESS(RwReg, 0x400E1498U) </span><span class="comment">/**&lt; \brief (GPBR) General Purpose Backup Register 2 */</span>
<a name="l07351"></a><a class="code" href="group___s_a_m3_s__reg.html#gad6e4bab2cd2ccf4c54c9b44fdee15519">07351</a> <span class="preprocessor">#define REG_GPBR_GPBR3      REG_ACCESS(RwReg, 0x400E149CU) </span><span class="comment">/**&lt; \brief (GPBR) General Purpose Backup Register 3 */</span>
<a name="l07352"></a><a class="code" href="group___s_a_m3_s__reg.html#ga3dd8d0b17feb30f25ac6f2d4437f8b52">07352</a> <span class="preprocessor">#define REG_GPBR_GPBR4      REG_ACCESS(RwReg, 0x400E14A0U) </span><span class="comment">/**&lt; \brief (GPBR) General Purpose Backup Register 4 */</span>
<a name="l07353"></a><a class="code" href="group___s_a_m3_s__reg.html#gae23c028648d2058cc4fccc80f1992805">07353</a> <span class="preprocessor">#define REG_GPBR_GPBR5      REG_ACCESS(RwReg, 0x400E14A4U) </span><span class="comment">/**&lt; \brief (GPBR) General Purpose Backup Register 5 */</span>
<a name="l07354"></a><a class="code" href="group___s_a_m3_s__reg.html#ga878b53643a2cc98df09e59d5647b293c">07354</a> <span class="preprocessor">#define REG_GPBR_GPBR6      REG_ACCESS(RwReg, 0x400E14A8U) </span><span class="comment">/**&lt; \brief (GPBR) General Purpose Backup Register 6 */</span>
<a name="l07355"></a><a class="code" href="group___s_a_m3_s__reg.html#ga0d96873a22165cbc03de9bd9ad6162e4">07355</a> <span class="preprocessor">#define REG_GPBR_GPBR7      REG_ACCESS(RwReg, 0x400E14ACU) </span><span class="comment">/**&lt; \brief (GPBR) General Purpose Backup Register 7 */</span>
<a name="l07356"></a>07356 <span class="comment">/*@}*/</span>
<a name="l07357"></a>07357 
<a name="l07358"></a>07358 <span class="comment">/* ************************************************************************** */</span>
<a name="l07359"></a>07359 <span class="comment">/*   PERIPHERAL ID DEFINITIONS FOR SAM3S */</span>
<a name="l07360"></a>07360 <span class="comment">/* ************************************************************************** */</span><span class="comment"></span>
<a name="l07361"></a>07361 <span class="comment">/** \addtogroup SAM3S_id Peripheral Ids Definitions */</span><span class="comment"></span>
<a name="l07362"></a>07362 <span class="comment">/*@{*/</span>
<a name="l07363"></a>07363 
<a name="l07364"></a><a class="code" href="group___s_a_m3_s__id.html#ga95381f9960dcd6ec5bcf9c6c3a35d39c">07364</a> <span class="preprocessor">#define ID_SUPC   ( 0) </span><span class="comment">/**&lt; \brief Supply Controller (SUPC) */</span>
<a name="l07365"></a><a class="code" href="group___s_a_m3_s__id.html#gaea51a815457219d1eaac3672d8eeaeef">07365</a> <span class="preprocessor">#define ID_RSTC   ( 1) </span><span class="comment">/**&lt; \brief Reset Controller (RSTC) */</span>
<a name="l07366"></a><a class="code" href="group___s_a_m3_s__id.html#ga29e777dcb28fd328c34ee0a91f6dc532">07366</a> <span class="preprocessor">#define ID_RTC    ( 2) </span><span class="comment">/**&lt; \brief Real Time Clock (RTC) */</span>
<a name="l07367"></a><a class="code" href="group___s_a_m3_s__id.html#ga04de1e67f7d6914101f32d87ab4221ce">07367</a> <span class="preprocessor">#define ID_RTT    ( 3) </span><span class="comment">/**&lt; \brief Real Time Timer (RTT) */</span>
<a name="l07368"></a><a class="code" href="group___s_a_m3_s__id.html#ga06d1da886b605da09fd7cede137498e8">07368</a> <span class="preprocessor">#define ID_WDT    ( 4) </span><span class="comment">/**&lt; \brief Watchdog Timer (WDT) */</span>
<a name="l07369"></a><a class="code" href="group___s_a_m3_s__id.html#gad98899d03b5723552f157108123826b4">07369</a> <span class="preprocessor">#define ID_PMC    ( 5) </span><span class="comment">/**&lt; \brief Power Management Controller (PMC) */</span>
<a name="l07370"></a><a class="code" href="group___s_a_m3_s__id.html#ga2f95fe71f9e3814889af15c10170d9f9">07370</a> <span class="preprocessor">#define ID_EFC    ( 6) </span><span class="comment">/**&lt; \brief Enhanced Embedded Flash Controller (EFC) */</span>
<a name="l07371"></a><a class="code" href="group___s_a_m3_s__id.html#ga7fe7c3bae102fb9b5e7b0f85c6c38efe">07371</a> <span class="preprocessor">#define ID_UART0  ( 8) </span><span class="comment">/**&lt; \brief UART 0 (UART0) */</span>
<a name="l07372"></a><a class="code" href="group___s_a_m3_s__id.html#gad1ee21f680c5d8395361c0f6a717db2e">07372</a> <span class="preprocessor">#define ID_UART1  ( 9) </span><span class="comment">/**&lt; \brief UART 1 (UART1) */</span>
<a name="l07373"></a><a class="code" href="group___s_a_m3_s__id.html#gad0e14070cf11f9fe36ca6984749752a1">07373</a> <span class="preprocessor">#define ID_SMC    (10) </span><span class="comment">/**&lt; \brief Static Memory Controller (SMC) */</span>
<a name="l07374"></a><a class="code" href="group___s_a_m3_s__id.html#ga2981ffe400e0d14c59058b04bbe91860">07374</a> <span class="preprocessor">#define ID_PIOA   (11) </span><span class="comment">/**&lt; \brief Parallel I/O Controller A (PIOA) */</span>
<a name="l07375"></a><a class="code" href="group___s_a_m3_s__id.html#ga3cbfa681738adb66740eed42b28f8bd9">07375</a> <span class="preprocessor">#define ID_PIOB   (12) </span><span class="comment">/**&lt; \brief Parallel I/O Controller B (PIOB) */</span>
<a name="l07376"></a><a class="code" href="group___s_a_m3_s__id.html#gacc45cd654a3563da89d16c5903ad8718">07376</a> <span class="preprocessor">#define ID_PIOC   (13) </span><span class="comment">/**&lt; \brief Parallel I/O Controller C (PIOC) */</span>
<a name="l07377"></a><a class="code" href="group___s_a_m3_s__id.html#ga8ea915e7bb3096b9b5387595e396465b">07377</a> <span class="preprocessor">#define ID_USART0 (14) </span><span class="comment">/**&lt; \brief USART 0 (USART0) */</span>
<a name="l07378"></a><a class="code" href="group___s_a_m3_s__id.html#ga0529c3636c76fd1086c486dd154a5d4d">07378</a> <span class="preprocessor">#define ID_USART1 (15) </span><span class="comment">/**&lt; \brief USART 1 (USART1) */</span>
<a name="l07379"></a><a class="code" href="group___s_a_m3_s__id.html#ga564a9e35fad465c659b35272d5b52362">07379</a> <span class="preprocessor">#define ID_HSMCI  (18) </span><span class="comment">/**&lt; \brief Multimedia Card Interface (HSMCI) */</span>
<a name="l07380"></a><a class="code" href="group___s_a_m3_s__id.html#gaf5d50f84b668ecc034e9b8ac31537f0d">07380</a> <span class="preprocessor">#define ID_TWI0   (19) </span><span class="comment">/**&lt; \brief Two Wire Interface 0 (TWI0) */</span>
<a name="l07381"></a><a class="code" href="group___s_a_m3_s__id.html#ga57adce80a500bc2c126a4b61efb0a94e">07381</a> <span class="preprocessor">#define ID_TWI1   (20) </span><span class="comment">/**&lt; \brief Two Wire Interface 1 (TWI1) */</span>
<a name="l07382"></a><a class="code" href="group___s_a_m3_s__id.html#ga5ad5fb9d33ffad753699030154bc1c91">07382</a> <span class="preprocessor">#define ID_SPI    (21) </span><span class="comment">/**&lt; \brief Serial Peripheral Interface (SPI) */</span>
<a name="l07383"></a><a class="code" href="group___s_a_m3_s__id.html#ga47012aab8286d34c97cf9dd293ef6ecb">07383</a> <span class="preprocessor">#define ID_SSC    (22) </span><span class="comment">/**&lt; \brief Synchronous Serial Controler (SSC) */</span>
<a name="l07384"></a><a class="code" href="group___s_a_m3_s__id.html#ga17a38517c59418d9ed3b113d2d99eb6b">07384</a> <span class="preprocessor">#define ID_TC0    (23) </span><span class="comment">/**&lt; \brief Timer/Counter 0 (TC0) */</span>
<a name="l07385"></a><a class="code" href="group___s_a_m3_s__id.html#gad66f08edf02aeb734534bfd1a8bf1764">07385</a> <span class="preprocessor">#define ID_TC1    (24) </span><span class="comment">/**&lt; \brief Timer/Counter 1 (TC1) */</span>
<a name="l07386"></a><a class="code" href="group___s_a_m3_s__id.html#ga730df769c6326ce690c538f72d53e515">07386</a> <span class="preprocessor">#define ID_TC2    (25) </span><span class="comment">/**&lt; \brief Timer/Counter 2 (TC2) */</span>
<a name="l07387"></a><a class="code" href="group___s_a_m3_s__id.html#gac978ebe37e0ce9dfe2eec2f15ab83015">07387</a> <span class="preprocessor">#define ID_TC3    (26) </span><span class="comment">/**&lt; \brief Timer/Counter 3 (TC3) */</span>
<a name="l07388"></a><a class="code" href="group___s_a_m3_s__id.html#ga59ecaec462139ce30c8ebe1dc25f9f7d">07388</a> <span class="preprocessor">#define ID_TC4    (27) </span><span class="comment">/**&lt; \brief Timer/Counter 4 (TC4) */</span>
<a name="l07389"></a><a class="code" href="group___s_a_m3_s__id.html#ga60408f0e4285fc6e0e837aad86b862f8">07389</a> <span class="preprocessor">#define ID_TC5    (28) </span><span class="comment">/**&lt; \brief Timer/Counter 5 (TC5) */</span>
<a name="l07390"></a><a class="code" href="group___s_a_m3_s__id.html#gafb7efa537d1d64419483b97f642009fd">07390</a> <span class="preprocessor">#define ID_ADC    (29) </span><span class="comment">/**&lt; \brief Analog To Digital Converter (ADC) */</span>
<a name="l07391"></a><a class="code" href="group___s_a_m3_s__id.html#gaf76e891ad6442a6bce808162da7630ae">07391</a> <span class="preprocessor">#define ID_DACC   (30) </span><span class="comment">/**&lt; \brief Digital To Analog Converter (DACC) */</span>
<a name="l07392"></a><a class="code" href="group___s_a_m3_s__id.html#ga639534fca3146483cca5f579c8f836cc">07392</a> <span class="preprocessor">#define ID_PWM    (31) </span><span class="comment">/**&lt; \brief Pulse Width Modulation (PWM) */</span>
<a name="l07393"></a><a class="code" href="group___s_a_m3_s__id.html#gaf52bdc560d684b5d507164d46b359cbe">07393</a> <span class="preprocessor">#define ID_CRCCU  (32) </span><span class="comment">/**&lt; \brief CRC Calculation Unit (CRCCU) */</span>
<a name="l07394"></a><a class="code" href="group___s_a_m3_s__id.html#ga8f930668b234462fdbcc2d55c764353a">07394</a> <span class="preprocessor">#define ID_ACC    (33) </span><span class="comment">/**&lt; \brief Analog Comparator (ACC) */</span>
<a name="l07395"></a><a class="code" href="group___s_a_m3_s__id.html#gab2de3a0724b49485211e584adcadb91a">07395</a> <span class="preprocessor">#define ID_UDP    (34) </span><span class="comment">/**&lt; \brief USB Device Port (UDP) */</span>
<a name="l07396"></a>07396 <span class="comment">/*@}*/</span>
<a name="l07397"></a>07397 
<a name="l07398"></a>07398 <span class="comment">/* ************************************************************************** */</span>
<a name="l07399"></a>07399 <span class="comment">/*   BASE ADDRESS DEFINITIONS FOR SAM3S */</span>
<a name="l07400"></a>07400 <span class="comment">/* ************************************************************************** */</span><span class="comment"></span>
<a name="l07401"></a>07401 <span class="comment">/** \addtogroup SAM3S_base Peripheral Base Address Definitions */</span><span class="comment"></span>
<a name="l07402"></a>07402 <span class="comment">/*@{*/</span>
<a name="l07403"></a>07403 
<a name="l07404"></a><a class="code" href="group___s_a_m3_s__base.html#ga0c6ae8f37f8f91fec17ad4eb1db7aac0">07404</a> <span class="preprocessor">#define HSMCI      CAST(Hsmci     , 0x40000000U) </span><span class="comment">/**&lt; \brief (HSMCI     ) Base Address */</span>
<a name="l07405"></a><a class="code" href="group___s_a_m3_s__base.html#gac95965e04202cf120c589e9027e1ffb0">07405</a> <span class="preprocessor">#define PDC_HSMCI  CAST(Pdc       , 0x40000100U) </span><span class="comment">/**&lt; \brief (PDC_HSMCI ) Base Address */</span>
<a name="l07406"></a><a class="code" href="group___s_a_m3_s__base.html#ga576a041994d29953cdad012ee1b2acc9">07406</a> <span class="preprocessor">#define SSC        CAST(Ssc       , 0x40004000U) </span><span class="comment">/**&lt; \brief (SSC       ) Base Address */</span>
<a name="l07407"></a><a class="code" href="group___s_a_m3_s__base.html#ga220ffd4452e7f814c7202da9a278e2d8">07407</a> <span class="preprocessor">#define PDC_SSC    CAST(Pdc       , 0x40004100U) </span><span class="comment">/**&lt; \brief (PDC_SSC   ) Base Address */</span>
<a name="l07408"></a><a class="code" href="group___s_a_m3_s__base.html#gaadd93900fc87105fa3ef514675d4133b">07408</a> <span class="preprocessor">#define SPI        CAST(Spi       , 0x40008000U) </span><span class="comment">/**&lt; \brief (SPI       ) Base Address */</span>
<a name="l07409"></a><a class="code" href="group___s_a_m3_s__base.html#gae0c65b95d5be523f9afec0945897895b">07409</a> <span class="preprocessor">#define PDC_SPI    CAST(Pdc       , 0x40008100U) </span><span class="comment">/**&lt; \brief (PDC_SPI   ) Base Address */</span>
<a name="l07410"></a><a class="code" href="group___s_a_m3_s__base.html#ga52e2ffca944a6935b5ac85cfa8157f34">07410</a> <span class="preprocessor">#define TC0        CAST(Tc        , 0x40010000U) </span><span class="comment">/**&lt; \brief (TC0       ) Base Address */</span>
<a name="l07411"></a><a class="code" href="group___s_a_m3_s__base.html#ga0fa48608c8838f9d8af52a15c8322186">07411</a> <span class="preprocessor">#define TC1        CAST(Tc        , 0x40014000U) </span><span class="comment">/**&lt; \brief (TC1       ) Base Address */</span>
<a name="l07412"></a><a class="code" href="group___s_a_m3_s__base.html#ga3a5bf6e5e8e4c28dea4c73d08aa4c869">07412</a> <span class="preprocessor">#define TWI0       CAST(Twi       , 0x40018000U) </span><span class="comment">/**&lt; \brief (TWI0      ) Base Address */</span>
<a name="l07413"></a><a class="code" href="group___s_a_m3_s__base.html#ga38b302b25987754e4ba6084823c265ca">07413</a> <span class="preprocessor">#define PDC_TWI0   CAST(Pdc       , 0x40018100U) </span><span class="comment">/**&lt; \brief (PDC_TWI0  ) Base Address */</span>
<a name="l07414"></a><a class="code" href="group___s_a_m3_s__base.html#ga5a44a78ed39c4a031de3f277efbc2891">07414</a> <span class="preprocessor">#define TWI1       CAST(Twi       , 0x4001C000U) </span><span class="comment">/**&lt; \brief (TWI1      ) Base Address */</span>
<a name="l07415"></a><a class="code" href="group___s_a_m3_s__base.html#ga6f2653e984aaa9f02a89bf1164af5f24">07415</a> <span class="preprocessor">#define PDC_TWI1   CAST(Pdc       , 0x4001C100U) </span><span class="comment">/**&lt; \brief (PDC_TWI1  ) Base Address */</span>
<a name="l07416"></a><a class="code" href="group___s_a_m3_s__base.html#ga538e3ec60828cfabae7e3011d73d2093">07416</a> <span class="preprocessor">#define PWM        CAST(Pwm       , 0x40020000U) </span><span class="comment">/**&lt; \brief (PWM       ) Base Address */</span>
<a name="l07417"></a><a class="code" href="group___s_a_m3_s__base.html#gab27f7d57c4e4b45912e8ec2ea7f9c02c">07417</a> <span class="preprocessor">#define PDC_PWM    CAST(Pdc       , 0x40020100U) </span><span class="comment">/**&lt; \brief (PDC_PWM   ) Base Address */</span>
<a name="l07418"></a><a class="code" href="group___s_a_m3_s__base.html#gaff8eb8989518e5d5bc5410d3fcba9138">07418</a> <span class="preprocessor">#define USART0     CAST(Usart     , 0x40024000U) </span><span class="comment">/**&lt; \brief (USART0    ) Base Address */</span>
<a name="l07419"></a><a class="code" href="group___s_a_m3_s__base.html#ga8c1d9d45b6cdae2d38e2343aa2fef2b9">07419</a> <span class="preprocessor">#define PDC_USART0 CAST(Pdc       , 0x40024100U) </span><span class="comment">/**&lt; \brief (PDC_USART0) Base Address */</span>
<a name="l07420"></a><a class="code" href="group___s_a_m3_s__base.html#ga92871691058ff7ccffd7635930cb08da">07420</a> <span class="preprocessor">#define USART1     CAST(Usart     , 0x40028000U) </span><span class="comment">/**&lt; \brief (USART1    ) Base Address */</span>
<a name="l07421"></a><a class="code" href="group___s_a_m3_s__base.html#ga09d0658d03faf50c2ba220bb6903dbaa">07421</a> <span class="preprocessor">#define PDC_USART1 CAST(Pdc       , 0x40028100U) </span><span class="comment">/**&lt; \brief (PDC_USART1) Base Address */</span>
<a name="l07422"></a><a class="code" href="group___s_a_m3_s__base.html#ga1db55153877cfdc729091d3aecdb3bd2">07422</a> <span class="preprocessor">#define UDP        CAST(Udp       , 0x40034000U) </span><span class="comment">/**&lt; \brief (UDP       ) Base Address */</span>
<a name="l07423"></a><a class="code" href="group___s_a_m3_s__base.html#ga54d148b91f3d356713f7e367a2243bea">07423</a> <span class="preprocessor">#define ADC        CAST(Adc       , 0x40038000U) </span><span class="comment">/**&lt; \brief (ADC       ) Base Address */</span>
<a name="l07424"></a><a class="code" href="group___s_a_m3_s__base.html#ga6097bc14f03a2c7d966ddb99b2a21d89">07424</a> <span class="preprocessor">#define PDC_ADC    CAST(Pdc       , 0x40038100U) </span><span class="comment">/**&lt; \brief (PDC_ADC   ) Base Address */</span>
<a name="l07425"></a><a class="code" href="group___s_a_m3_s__base.html#gabe68540af3fd10d3b14fb4b9902cb90e">07425</a> <span class="preprocessor">#define DACC       CAST(Dacc      , 0x4003C000U) </span><span class="comment">/**&lt; \brief (DACC      ) Base Address */</span>
<a name="l07426"></a><a class="code" href="group___s_a_m3_s__base.html#gaf739e2feaf8ee39ba9fadbb735684f7f">07426</a> <span class="preprocessor">#define PDC_DACC   CAST(Pdc       , 0x4003C100U) </span><span class="comment">/**&lt; \brief (PDC_DACC  ) Base Address */</span>
<a name="l07427"></a><a class="code" href="group___s_a_m3_s__base.html#ga09fc148003f20ecc4834d4ea6aefb15c">07427</a> <span class="preprocessor">#define ACC        CAST(Acc       , 0x40040000U) </span><span class="comment">/**&lt; \brief (ACC       ) Base Address */</span>
<a name="l07428"></a><a class="code" href="group___s_a_m3_s__base.html#ga53275ffefd75e5cb0c58df81861d727b">07428</a> <span class="preprocessor">#define CRCCU      CAST(Crccu     , 0x40044000U) </span><span class="comment">/**&lt; \brief (CRCCU     ) Base Address */</span>
<a name="l07429"></a><a class="code" href="group___s_a_m3_s__base.html#ga6667e81e5b32250febd3d46511d9309d">07429</a> <span class="preprocessor">#define SMC        CAST(Smc       , 0x400E0000U) </span><span class="comment">/**&lt; \brief (SMC       ) Base Address */</span>
<a name="l07430"></a><a class="code" href="group___s_a_m3_s__base.html#gaf1d98fb728b5c7300f80dd782702d1dd">07430</a> <span class="preprocessor">#define MATRIX     CAST(Matrix    , 0x400E0200U) </span><span class="comment">/**&lt; \brief (MATRIX    ) Base Address */</span>
<a name="l07431"></a><a class="code" href="group___s_a_m3_s__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69">07431</a> <span class="preprocessor">#define PMC        CAST(Pmc       , 0x400E0400U) </span><span class="comment">/**&lt; \brief (PMC       ) Base Address */</span>
<a name="l07432"></a><a class="code" href="group___s_a_m3_s__base.html#ga0508661f121639ffdee7de2353a0def2">07432</a> <span class="preprocessor">#define UART0      CAST(Uart      , 0x400E0600U) </span><span class="comment">/**&lt; \brief (UART0     ) Base Address */</span>
<a name="l07433"></a><a class="code" href="group___s_a_m3_s__base.html#ga567a6fe8350d35438ddf2ce77b980446">07433</a> <span class="preprocessor">#define PDC_UART0  CAST(Pdc       , 0x400E0700U) </span><span class="comment">/**&lt; \brief (PDC_UART0 ) Base Address */</span>
<a name="l07434"></a><a class="code" href="group___s_a_m3_s__base.html#gaad94298a355e512569f4c8e9bc7d094f">07434</a> <span class="preprocessor">#define CHIPID     CAST(Chipid    , 0x400E0740U) </span><span class="comment">/**&lt; \brief (CHIPID    ) Base Address */</span>
<a name="l07435"></a><a class="code" href="group___s_a_m3_s__base.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">07435</a> <span class="preprocessor">#define UART1      CAST(Uart      , 0x400E0800U) </span><span class="comment">/**&lt; \brief (UART1     ) Base Address */</span>
<a name="l07436"></a><a class="code" href="group___s_a_m3_s__base.html#ga382ae437fd9a0d750069bc66f64bdb08">07436</a> <span class="preprocessor">#define PDC_UART1  CAST(Pdc       , 0x400E0900U) </span><span class="comment">/**&lt; \brief (PDC_UART1 ) Base Address */</span>
<a name="l07437"></a><a class="code" href="group___s_a_m3_s__base.html#gaeec4966f059f5b363188e2629ce94ac2">07437</a> <span class="preprocessor">#define EFC        CAST(Efc       , 0x400E0A00U) </span><span class="comment">/**&lt; \brief (EFC       ) Base Address */</span>
<a name="l07438"></a><a class="code" href="group___s_a_m3_s__base.html#ga1692c0510a8ab56be133b9693ec14267">07438</a> <span class="preprocessor">#define PIOA       CAST(Pio       , 0x400E0E00U) </span><span class="comment">/**&lt; \brief (PIOA      ) Base Address */</span>
<a name="l07439"></a><a class="code" href="group___s_a_m3_s__base.html#ga97960e194a22ee011405a3a2fe3bcfa3">07439</a> <span class="preprocessor">#define PDC_PIOA   CAST(Pdc       , 0x400E0F00U) </span><span class="comment">/**&lt; \brief (PDC_PIOA  ) Base Address */</span>
<a name="l07440"></a><a class="code" href="group___s_a_m3_s__base.html#ga8c30b9a06527ef9a7890c25f24aa3769">07440</a> <span class="preprocessor">#define PIOB       CAST(Pio       , 0x400E1000U) </span><span class="comment">/**&lt; \brief (PIOB      ) Base Address */</span>
<a name="l07441"></a><a class="code" href="group___s_a_m3_s__base.html#gab16c4ae17bae09385cd6c2f6f265d37a">07441</a> <span class="preprocessor">#define PIOC       CAST(Pio       , 0x400E1200U) </span><span class="comment">/**&lt; \brief (PIOC      ) Base Address */</span>
<a name="l07442"></a><a class="code" href="group___s_a_m3_s__base.html#gaaf4420a3f45b147f964b2913313c2ead">07442</a> <span class="preprocessor">#define RSTC       CAST(Rstc      , 0x400E1400U) </span><span class="comment">/**&lt; \brief (RSTC      ) Base Address */</span>
<a name="l07443"></a><a class="code" href="group___s_a_m3_s__base.html#ga7318f2eec4a4b784dc63e9364887faa1">07443</a> <span class="preprocessor">#define SUPC       CAST(Supc      , 0x400E1410U) </span><span class="comment">/**&lt; \brief (SUPC      ) Base Address */</span>
<a name="l07444"></a><a class="code" href="group___s_a_m3_s__base.html#ga1be4b2cc3225f8289eddd77c7a2c5182">07444</a> <span class="preprocessor">#define RTT        CAST(Rtt       , 0x400E1430U) </span><span class="comment">/**&lt; \brief (RTT       ) Base Address */</span>
<a name="l07445"></a><a class="code" href="group___s_a_m3_s__base.html#ga9646f603341e1ee220bf5d9948f05cb0">07445</a> <span class="preprocessor">#define WDT        CAST(Wdt       , 0x400E1450U) </span><span class="comment">/**&lt; \brief (WDT       ) Base Address */</span>
<a name="l07446"></a><a class="code" href="group___s_a_m3_s__base.html#ga5359a088f5d8b20ce74d920e46059304">07446</a> <span class="preprocessor">#define RTC        CAST(Rtc       , 0x400E1460U) </span><span class="comment">/**&lt; \brief (RTC       ) Base Address */</span>
<a name="l07447"></a><a class="code" href="group___s_a_m3_s__base.html#ga5a1a653525bbbba1b545b920802d3169">07447</a> <span class="preprocessor">#define GPBR       CAST(Gpbr      , 0x400E1490U) </span><span class="comment">/**&lt; \brief (GPBR      ) Base Address */</span>
<a name="l07448"></a>07448 <span class="comment">/*@}*/</span>
<a name="l07449"></a>07449 
<a name="l07450"></a>07450 <span class="comment">/* ************************************************************************** */</span>
<a name="l07451"></a>07451 <span class="comment">/*   PIO DEFINITIONS FOR SAM3S */</span>
<a name="l07452"></a>07452 <span class="comment">/* ************************************************************************** */</span><span class="comment"></span>
<a name="l07453"></a>07453 <span class="comment">/** \addtogroup SAM3S_pio Peripheral Pio Definitions */</span><span class="comment"></span>
<a name="l07454"></a>07454 <span class="comment">/*@{*/</span>
<a name="l07455"></a>07455 
<a name="l07456"></a><a class="code" href="group___s_a_m3_s__pio.html#gaae021d29bbea7810c0fd2d7bd5433528">07456</a> <span class="preprocessor">#define PIO_PA0                (1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief Pin Controlled by PA0 */</span>
<a name="l07457"></a><a class="code" href="group___s_a_m3_s__pio.html#ga6ca895376d2aa9c3d7c3950e2ea7aa5a">07457</a> <span class="preprocessor">#define PIO_PA1                (1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief Pin Controlled by PA1 */</span>
<a name="l07458"></a><a class="code" href="group___s_a_m3_s__pio.html#ga5811fe3db7caf8a10094268d9ba61738">07458</a> <span class="preprocessor">#define PIO_PA2                (1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief Pin Controlled by PA2 */</span>
<a name="l07459"></a><a class="code" href="group___s_a_m3_s__pio.html#gae78e53174a027d51107646de44ba6d4d">07459</a> <span class="preprocessor">#define PIO_PA3                (1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief Pin Controlled by PA3 */</span>
<a name="l07460"></a><a class="code" href="group___s_a_m3_s__pio.html#gaec599ff6c9a88338133ee9ca8dc6ee6a">07460</a> <span class="preprocessor">#define PIO_PA4                (1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief Pin Controlled by PA4 */</span>
<a name="l07461"></a><a class="code" href="group___s_a_m3_s__pio.html#gaf1c0b1c295430c3a57fbec62ad25e162">07461</a> <span class="preprocessor">#define PIO_PA5                (1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief Pin Controlled by PA5 */</span>
<a name="l07462"></a><a class="code" href="group___s_a_m3_s__pio.html#gaf297f8f22989c8ef3f863c0730bf8edb">07462</a> <span class="preprocessor">#define PIO_PA6                (1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief Pin Controlled by PA6 */</span>
<a name="l07463"></a><a class="code" href="group___s_a_m3_s__pio.html#ga4fdcf2ec2f85e42fc07b7deacba307ed">07463</a> <span class="preprocessor">#define PIO_PA7                (1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief Pin Controlled by PA7 */</span>
<a name="l07464"></a><a class="code" href="group___s_a_m3_s__pio.html#ga8d3c2bba9a72eb43912988a2f73907fe">07464</a> <span class="preprocessor">#define PIO_PA8                (1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief Pin Controlled by PA8 */</span>
<a name="l07465"></a><a class="code" href="group___s_a_m3_s__pio.html#ga2bb6dd25a1245bbf898d1bf0fff95d82">07465</a> <span class="preprocessor">#define PIO_PA9                (1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief Pin Controlled by PA9 */</span>
<a name="l07466"></a><a class="code" href="group___s_a_m3_s__pio.html#gaa4d0e2337cb10bde4c572bee6e6ec7e3">07466</a> <span class="preprocessor">#define PIO_PA10               (1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief Pin Controlled by PA10 */</span>
<a name="l07467"></a><a class="code" href="group___s_a_m3_s__pio.html#ga8d540eb2153e6dcfd12e603f7a756ba8">07467</a> <span class="preprocessor">#define PIO_PA11               (1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief Pin Controlled by PA11 */</span>
<a name="l07468"></a><a class="code" href="group___s_a_m3_s__pio.html#ga7d775992b8c0674d97742a0ecafbe27f">07468</a> <span class="preprocessor">#define PIO_PA12               (1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief Pin Controlled by PA12 */</span>
<a name="l07469"></a><a class="code" href="group___s_a_m3_s__pio.html#ga282b1546fea2c6d7a26adac48e072c55">07469</a> <span class="preprocessor">#define PIO_PA13               (1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief Pin Controlled by PA13 */</span>
<a name="l07470"></a><a class="code" href="group___s_a_m3_s__pio.html#ga764a752e2f75ef185a07176743be8b27">07470</a> <span class="preprocessor">#define PIO_PA14               (1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief Pin Controlled by PA14 */</span>
<a name="l07471"></a><a class="code" href="group___s_a_m3_s__pio.html#gad8959ea405d0091e3f5acfe90a0d4ede">07471</a> <span class="preprocessor">#define PIO_PA15               (1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief Pin Controlled by PA15 */</span>
<a name="l07472"></a><a class="code" href="group___s_a_m3_s__pio.html#ga83a6bfe124c7cd98c53fb41cd734e39f">07472</a> <span class="preprocessor">#define PIO_PA16               (1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief Pin Controlled by PA16 */</span>
<a name="l07473"></a><a class="code" href="group___s_a_m3_s__pio.html#gaeb58a6e8b1f949b134684df3a71ec371">07473</a> <span class="preprocessor">#define PIO_PA17               (1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief Pin Controlled by PA17 */</span>
<a name="l07474"></a><a class="code" href="group___s_a_m3_s__pio.html#gac1f68c591b10e0b0798f63e6a1f1962f">07474</a> <span class="preprocessor">#define PIO_PA18               (1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief Pin Controlled by PA18 */</span>
<a name="l07475"></a><a class="code" href="group___s_a_m3_s__pio.html#ga8b3acae376a2befb6d252275f52a2cd4">07475</a> <span class="preprocessor">#define PIO_PA19               (1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief Pin Controlled by PA19 */</span>
<a name="l07476"></a><a class="code" href="group___s_a_m3_s__pio.html#ga074e46e2d8e387fd578323ea4f8bfc5f">07476</a> <span class="preprocessor">#define PIO_PA20               (1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief Pin Controlled by PA20 */</span>
<a name="l07477"></a><a class="code" href="group___s_a_m3_s__pio.html#gafbb6583f0311630a42c85b7ab7de0f99">07477</a> <span class="preprocessor">#define PIO_PA21               (1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief Pin Controlled by PA21 */</span>
<a name="l07478"></a><a class="code" href="group___s_a_m3_s__pio.html#gaaa2fe4358ff2bd7c0b09e7fda6feedf3">07478</a> <span class="preprocessor">#define PIO_PA22               (1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief Pin Controlled by PA22 */</span>
<a name="l07479"></a><a class="code" href="group___s_a_m3_s__pio.html#gab18b8a513001ec1fc70e89e3c9c758ed">07479</a> <span class="preprocessor">#define PIO_PA23               (1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief Pin Controlled by PA23 */</span>
<a name="l07480"></a><a class="code" href="group___s_a_m3_s__pio.html#ga04fafc5c4f2e54e45c5714091e5a9867">07480</a> <span class="preprocessor">#define PIO_PA24               (1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief Pin Controlled by PA24 */</span>
<a name="l07481"></a><a class="code" href="group___s_a_m3_s__pio.html#gac7aa1962b32e79bc21ac6eecf842ca61">07481</a> <span class="preprocessor">#define PIO_PA25               (1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief Pin Controlled by PA25 */</span>
<a name="l07482"></a><a class="code" href="group___s_a_m3_s__pio.html#gaf349ccfca9ce0c5a2b465715368ba9df">07482</a> <span class="preprocessor">#define PIO_PA26               (1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief Pin Controlled by PA26 */</span>
<a name="l07483"></a><a class="code" href="group___s_a_m3_s__pio.html#ga606ffe85497a66875e2407de507c23ea">07483</a> <span class="preprocessor">#define PIO_PA27               (1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief Pin Controlled by PA27 */</span>
<a name="l07484"></a><a class="code" href="group___s_a_m3_s__pio.html#ga880d1b1bb80abce04e672ce2dd442cac">07484</a> <span class="preprocessor">#define PIO_PA28               (1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief Pin Controlled by PA28 */</span>
<a name="l07485"></a><a class="code" href="group___s_a_m3_s__pio.html#ga2e3383fd11b43d9af7d4a83b76c2f585">07485</a> <span class="preprocessor">#define PIO_PA29               (1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief Pin Controlled by PA29 */</span>
<a name="l07486"></a><a class="code" href="group___s_a_m3_s__pio.html#gac393cf2ae8819d66a9ef69a2be73ab12">07486</a> <span class="preprocessor">#define PIO_PA30               (1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief Pin Controlled by PA30 */</span>
<a name="l07487"></a><a class="code" href="group___s_a_m3_s__pio.html#ga7dca6fbe1240b422cece9e122d999be9">07487</a> <span class="preprocessor">#define PIO_PA31               (1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief Pin Controlled by PA31 */</span>
<a name="l07488"></a><a class="code" href="group___s_a_m3_s__pio.html#ga84dcc05bb807ffd85fa7dea5136c1f9c">07488</a> <span class="preprocessor">#define PIO_PB0                (1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief Pin Controlled by PB0 */</span>
<a name="l07489"></a><a class="code" href="group___s_a_m3_s__pio.html#ga648f2a69d8fcc467eb800350dfcce17e">07489</a> <span class="preprocessor">#define PIO_PB1                (1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief Pin Controlled by PB1 */</span>
<a name="l07490"></a><a class="code" href="group___s_a_m3_s__pio.html#ga58f31b52edbaf9cff2892017bd6f3687">07490</a> <span class="preprocessor">#define PIO_PB2                (1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief Pin Controlled by PB2 */</span>
<a name="l07491"></a><a class="code" href="group___s_a_m3_s__pio.html#ga65e0ec6d1f2596358fd075134a24f49a">07491</a> <span class="preprocessor">#define PIO_PB3                (1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief Pin Controlled by PB3 */</span>
<a name="l07492"></a><a class="code" href="group___s_a_m3_s__pio.html#gaf7054bf7576c9527d6b6829810f46e13">07492</a> <span class="preprocessor">#define PIO_PB4                (1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief Pin Controlled by PB4 */</span>
<a name="l07493"></a><a class="code" href="group___s_a_m3_s__pio.html#gab193caad89df40c93fc3025eb51199a7">07493</a> <span class="preprocessor">#define PIO_PB5                (1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief Pin Controlled by PB5 */</span>
<a name="l07494"></a><a class="code" href="group___s_a_m3_s__pio.html#ga4a8e2d88d90c8f013d3ee52669a3bc98">07494</a> <span class="preprocessor">#define PIO_PB6                (1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief Pin Controlled by PB6 */</span>
<a name="l07495"></a><a class="code" href="group___s_a_m3_s__pio.html#ga3144e73dcbf5864419354f764eec928b">07495</a> <span class="preprocessor">#define PIO_PB7                (1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief Pin Controlled by PB7 */</span>
<a name="l07496"></a><a class="code" href="group___s_a_m3_s__pio.html#ga8672b3813f484996bcf8b1f4f8f7953c">07496</a> <span class="preprocessor">#define PIO_PB8                (1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief Pin Controlled by PB8 */</span>
<a name="l07497"></a><a class="code" href="group___s_a_m3_s__pio.html#ga417ff8c33e2c49e871cddd7c1204e75b">07497</a> <span class="preprocessor">#define PIO_PB9                (1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief Pin Controlled by PB9 */</span>
<a name="l07498"></a><a class="code" href="group___s_a_m3_s__pio.html#gaefb4ded7e22fb0b4f6f2ae03420ee195">07498</a> <span class="preprocessor">#define PIO_PB10               (1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief Pin Controlled by PB10 */</span>
<a name="l07499"></a><a class="code" href="group___s_a_m3_s__pio.html#ga4735fc9852c2b038a8154c59b2d8dd64">07499</a> <span class="preprocessor">#define PIO_PB11               (1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief Pin Controlled by PB11 */</span>
<a name="l07500"></a><a class="code" href="group___s_a_m3_s__pio.html#ga612f62ae27113a0c98e336f433b8386b">07500</a> <span class="preprocessor">#define PIO_PB12               (1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief Pin Controlled by PB12 */</span>
<a name="l07501"></a><a class="code" href="group___s_a_m3_s__pio.html#ga7be77230260b2b439cc94f100d2cf4c8">07501</a> <span class="preprocessor">#define PIO_PB13               (1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief Pin Controlled by PB13 */</span>
<a name="l07502"></a><a class="code" href="group___s_a_m3_s__pio.html#gab84e7ab27be78033be4e5a075b17ef46">07502</a> <span class="preprocessor">#define PIO_PB14               (1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief Pin Controlled by PB14 */</span>
<a name="l07503"></a><a class="code" href="group___s_a_m3_s__pio.html#ga413b37249f822b3e0f841e43a621341e">07503</a> <span class="preprocessor">#define PIO_PC0                (1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief Pin Controlled by PC0 */</span>
<a name="l07504"></a><a class="code" href="group___s_a_m3_s__pio.html#gad4c379b0a41daab2da5fd1a8f02beb6c">07504</a> <span class="preprocessor">#define PIO_PC1                (1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief Pin Controlled by PC1 */</span>
<a name="l07505"></a><a class="code" href="group___s_a_m3_s__pio.html#gaac4a38da184d7e6bde44d6cb257dcf95">07505</a> <span class="preprocessor">#define PIO_PC2                (1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief Pin Controlled by PC2 */</span>
<a name="l07506"></a><a class="code" href="group___s_a_m3_s__pio.html#gae471ef9ba163dfce57c75ae33565eb4a">07506</a> <span class="preprocessor">#define PIO_PC3                (1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief Pin Controlled by PC3 */</span>
<a name="l07507"></a><a class="code" href="group___s_a_m3_s__pio.html#gae06e9b0a99b1431fb58cb82ac8c6add1">07507</a> <span class="preprocessor">#define PIO_PC4                (1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief Pin Controlled by PC4 */</span>
<a name="l07508"></a><a class="code" href="group___s_a_m3_s__pio.html#gac23c8c6753545fc628aa717384ef9447">07508</a> <span class="preprocessor">#define PIO_PC5                (1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief Pin Controlled by PC5 */</span>
<a name="l07509"></a><a class="code" href="group___s_a_m3_s__pio.html#ga0fa5f879cab94bb79c98eb137125e724">07509</a> <span class="preprocessor">#define PIO_PC6                (1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief Pin Controlled by PC6 */</span>
<a name="l07510"></a><a class="code" href="group___s_a_m3_s__pio.html#gad25d9e29c93735004814cf6ffa1de756">07510</a> <span class="preprocessor">#define PIO_PC7                (1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief Pin Controlled by PC7 */</span>
<a name="l07511"></a><a class="code" href="group___s_a_m3_s__pio.html#ga59e38a052d0730f61a27852c0f5d38fb">07511</a> <span class="preprocessor">#define PIO_PC8                (1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief Pin Controlled by PC8 */</span>
<a name="l07512"></a><a class="code" href="group___s_a_m3_s__pio.html#ga2a49b94f7e81c77edb362ae7301d9f44">07512</a> <span class="preprocessor">#define PIO_PC9                (1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief Pin Controlled by PC9 */</span>
<a name="l07513"></a><a class="code" href="group___s_a_m3_s__pio.html#ga63ee3d085cb8ffded95779fc6ff66f65">07513</a> <span class="preprocessor">#define PIO_PC10               (1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief Pin Controlled by PC10 */</span>
<a name="l07514"></a><a class="code" href="group___s_a_m3_s__pio.html#gae9573cd733e1b3a1686d6a1062f3a1ed">07514</a> <span class="preprocessor">#define PIO_PC11               (1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief Pin Controlled by PC11 */</span>
<a name="l07515"></a><a class="code" href="group___s_a_m3_s__pio.html#gac9adfcb282836328c9cc683cfa4ec269">07515</a> <span class="preprocessor">#define PIO_PC12               (1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief Pin Controlled by PC12 */</span>
<a name="l07516"></a><a class="code" href="group___s_a_m3_s__pio.html#ga5071aedf87ea1c211e76ae77a1f24278">07516</a> <span class="preprocessor">#define PIO_PC13               (1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief Pin Controlled by PC13 */</span>
<a name="l07517"></a><a class="code" href="group___s_a_m3_s__pio.html#ga1c49497be3e454cf9872c02d07c4cd88">07517</a> <span class="preprocessor">#define PIO_PC14               (1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief Pin Controlled by PC14 */</span>
<a name="l07518"></a><a class="code" href="group___s_a_m3_s__pio.html#gaf0df46e46387106dfe0d3e61db9a042a">07518</a> <span class="preprocessor">#define PIO_PC15               (1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief Pin Controlled by PC15 */</span>
<a name="l07519"></a><a class="code" href="group___s_a_m3_s__pio.html#ga2a20585894d8acc6caaca2de88991857">07519</a> <span class="preprocessor">#define PIO_PC16               (1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief Pin Controlled by PC16 */</span>
<a name="l07520"></a><a class="code" href="group___s_a_m3_s__pio.html#ga1f21b82a9e838c0f64d9c38ee027bf7f">07520</a> <span class="preprocessor">#define PIO_PC17               (1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief Pin Controlled by PC17 */</span>
<a name="l07521"></a><a class="code" href="group___s_a_m3_s__pio.html#ga68ef79a89ecec80f69a5f739b0d9904b">07521</a> <span class="preprocessor">#define PIO_PC18               (1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief Pin Controlled by PC18 */</span>
<a name="l07522"></a><a class="code" href="group___s_a_m3_s__pio.html#ga003032983f80e8f68d7eb7513ce7458b">07522</a> <span class="preprocessor">#define PIO_PC19               (1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief Pin Controlled by PC19 */</span>
<a name="l07523"></a><a class="code" href="group___s_a_m3_s__pio.html#gab63a0a01d3916ef637f7b9b2d375c8a3">07523</a> <span class="preprocessor">#define PIO_PC20               (1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief Pin Controlled by PC20 */</span>
<a name="l07524"></a><a class="code" href="group___s_a_m3_s__pio.html#ga3b28f89ba9cebe810ef39d09f97d98f7">07524</a> <span class="preprocessor">#define PIO_PC21               (1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief Pin Controlled by PC21 */</span>
<a name="l07525"></a><a class="code" href="group___s_a_m3_s__pio.html#ga4544126ee0111a158a9d0d6f92fc8bc6">07525</a> <span class="preprocessor">#define PIO_PC22               (1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief Pin Controlled by PC22 */</span>
<a name="l07526"></a><a class="code" href="group___s_a_m3_s__pio.html#ga3a5364ecfc54a5d9f8288b6320c8fd23">07526</a> <span class="preprocessor">#define PIO_PC23               (1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief Pin Controlled by PC23 */</span>
<a name="l07527"></a><a class="code" href="group___s_a_m3_s__pio.html#gac776ac59a54a5d5d80d6f34181d018e4">07527</a> <span class="preprocessor">#define PIO_PC24               (1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief Pin Controlled by PC24 */</span>
<a name="l07528"></a><a class="code" href="group___s_a_m3_s__pio.html#gaf5e556248d283b6a277a701a8071d32d">07528</a> <span class="preprocessor">#define PIO_PC25               (1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief Pin Controlled by PC25 */</span>
<a name="l07529"></a><a class="code" href="group___s_a_m3_s__pio.html#gadb7151b12dc301c5ac70da20c7b3cca4">07529</a> <span class="preprocessor">#define PIO_PC26               (1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief Pin Controlled by PC26 */</span>
<a name="l07530"></a><a class="code" href="group___s_a_m3_s__pio.html#gabe018aafc62483b88b551c98f3e3e1a9">07530</a> <span class="preprocessor">#define PIO_PC27               (1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief Pin Controlled by PC27 */</span>
<a name="l07531"></a><a class="code" href="group___s_a_m3_s__pio.html#ga235f45904b31f11184e98973bff12c79">07531</a> <span class="preprocessor">#define PIO_PC28               (1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief Pin Controlled by PC28 */</span>
<a name="l07532"></a><a class="code" href="group___s_a_m3_s__pio.html#ga19df3d55d42362decbf8068902a34fe5">07532</a> <span class="preprocessor">#define PIO_PC29               (1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief Pin Controlled by PC29 */</span>
<a name="l07533"></a><a class="code" href="group___s_a_m3_s__pio.html#gad062bb378c47c6978359cace4e472ec3">07533</a> <span class="preprocessor">#define PIO_PC30               (1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief Pin Controlled by PC30 */</span>
<a name="l07534"></a><a class="code" href="group___s_a_m3_s__pio.html#gabbf1835239471b189e5c2e19017e4f0b">07534</a> <span class="preprocessor">#define PIO_PC31               (1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief Pin Controlled by PC31 */</span>
<a name="l07535"></a>07535 <span class="comment">/* ========== Pio definition for HSMCI peripheral ========== */</span>
<a name="l07536"></a><a class="code" href="group___s_a_m3_s__pio.html#gafc5b20d4c77c9734346477ed0d1c1826">07536</a> <span class="preprocessor">#define PIO_PA28C_MCCDA      (1u &lt;&lt; 28)  </span><span class="comment">/**&lt; \brief Hsmci signal: MCCDA */</span>
<a name="l07537"></a><a class="code" href="group___s_a_m3_s__pio.html#gaf21f93f26a55806f41986370d6f80a9e">07537</a> <span class="preprocessor">#define PIO_PA29C_MCCK       (1u &lt;&lt; 29)  </span><span class="comment">/**&lt; \brief Hsmci signal: MCCK */</span>
<a name="l07538"></a><a class="code" href="group___s_a_m3_s__pio.html#ga48ef9f6f3beb64b5870d7a71b25b3502">07538</a> <span class="preprocessor">#define PIO_PA30C_MCDA0      (1u &lt;&lt; 30)  </span><span class="comment">/**&lt; \brief Hsmci signal: MCDA0 */</span>
<a name="l07539"></a><a class="code" href="group___s_a_m3_s__pio.html#gad9a2f36e34107fd1ddab7db60fc007cc">07539</a> <span class="preprocessor">#define PIO_PA31C_MCDA1      (1u &lt;&lt; 31)  </span><span class="comment">/**&lt; \brief Hsmci signal: MCDA1 */</span>
<a name="l07540"></a><a class="code" href="group___s_a_m3_s__pio.html#ga7efab614b900808165523641a821ce78">07540</a> <span class="preprocessor">#define PIO_PA26C_MCDA2      (1u &lt;&lt; 26)  </span><span class="comment">/**&lt; \brief Hsmci signal: MCDA2 */</span>
<a name="l07541"></a><a class="code" href="group___s_a_m3_s__pio.html#ga3f3064be08d41625e87d66f989bf1d3b">07541</a> <span class="preprocessor">#define PIO_PA27C_MCDA3      (1u &lt;&lt; 27)  </span><span class="comment">/**&lt; \brief Hsmci signal: MCDA3 */</span>
<a name="l07542"></a>07542 <span class="comment">/* ========== Pio definition for SSC peripheral ========== */</span>
<a name="l07543"></a><a class="code" href="group___s_a_m3_s__pio.html#ga59afbfeec99025e191fc9fb8d0855eca">07543</a> <span class="preprocessor">#define PIO_PA18A_RD         (1u &lt;&lt; 18)  </span><span class="comment">/**&lt; \brief Ssc signal: RD */</span>
<a name="l07544"></a><a class="code" href="group___s_a_m3_s__pio.html#ga82aaed67679ab2e53cdb2f3863a38f78">07544</a> <span class="preprocessor">#define PIO_PA20A_RF         (1u &lt;&lt; 20)  </span><span class="comment">/**&lt; \brief Ssc signal: RF */</span>
<a name="l07545"></a><a class="code" href="group___s_a_m3_s__pio.html#ga277059e8b47ad6639fb1c5c06e21e017">07545</a> <span class="preprocessor">#define PIO_PA19A_RK         (1u &lt;&lt; 19)  </span><span class="comment">/**&lt; \brief Ssc signal: RK */</span>
<a name="l07546"></a><a class="code" href="group___s_a_m3_s__pio.html#ga4198e87a3125454a55652fbda794c739">07546</a> <span class="preprocessor">#define PIO_PA17A_TD         (1u &lt;&lt; 17)  </span><span class="comment">/**&lt; \brief Ssc signal: TD */</span>
<a name="l07547"></a><a class="code" href="group___s_a_m3_s__pio.html#ga98eab8b2a7b0e6327f2265fe30a177b4">07547</a> <span class="preprocessor">#define PIO_PA15A_TF         (1u &lt;&lt; 15)  </span><span class="comment">/**&lt; \brief Ssc signal: TF */</span>
<a name="l07548"></a><a class="code" href="group___s_a_m3_s__pio.html#ga970dd108c2d7cae428530d16fa2677b6">07548</a> <span class="preprocessor">#define PIO_PA16A_TK         (1u &lt;&lt; 16)  </span><span class="comment">/**&lt; \brief Ssc signal: TK */</span>
<a name="l07549"></a>07549 <span class="comment">/* ========== Pio definition for SPI peripheral ========== */</span>
<a name="l07550"></a><a class="code" href="group___s_a_m3_s__pio.html#ga64e5a095bc3b8877ab64093cf8a15d1d">07550</a> <span class="preprocessor">#define PIO_PA12A_MISO       (1u &lt;&lt; 12)  </span><span class="comment">/**&lt; \brief Spi signal: MISO */</span>
<a name="l07551"></a><a class="code" href="group___s_a_m3_s__pio.html#ga5a7a70f830e31528f8361be6fcf54daa">07551</a> <span class="preprocessor">#define PIO_PA13A_MOSI       (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Spi signal: MOSI */</span>
<a name="l07552"></a><a class="code" href="group___s_a_m3_s__pio.html#ga6b1e2cc5258d553912aebbdca9df73d0">07552</a> <span class="preprocessor">#define PIO_PA11A_NPCS0      (1u &lt;&lt; 11)  </span><span class="comment">/**&lt; \brief Spi signal: NPCS0 */</span>
<a name="l07553"></a><a class="code" href="group___s_a_m3_s__pio.html#ga830f3d7b5cf26962d241f5deb92736e1">07553</a> <span class="preprocessor">#define PIO_PA9B_NPCS1       (1u &lt;&lt; 9)   </span><span class="comment">/**&lt; \brief Spi signal: NPCS1 */</span>
<a name="l07554"></a><a class="code" href="group___s_a_m3_s__pio.html#gaa7a2741e6f46c3e15a85ec077a1b8e0a">07554</a> <span class="preprocessor">#define PIO_PA31A_NPCS1      (1u &lt;&lt; 31)  </span><span class="comment">/**&lt; \brief Spi signal: NPCS1 */</span>
<a name="l07555"></a><a class="code" href="group___s_a_m3_s__pio.html#ga0ea24f4abd8870079628242b0c0f1586">07555</a> <span class="preprocessor">#define PIO_PB14A_NPCS1      (1u &lt;&lt; 14)  </span><span class="comment">/**&lt; \brief Spi signal: NPCS1 */</span>
<a name="l07556"></a><a class="code" href="group___s_a_m3_s__pio.html#gac6d6ccde985b2bd74ff8d96173aa3632">07556</a> <span class="preprocessor">#define PIO_PC4B_NPCS1       (1u &lt;&lt; 4)   </span><span class="comment">/**&lt; \brief Spi signal: NPCS1 */</span>
<a name="l07557"></a><a class="code" href="group___s_a_m3_s__pio.html#ga44184a82661969005c8240d600253a2d">07557</a> <span class="preprocessor">#define PIO_PA10B_NPCS2      (1u &lt;&lt; 10)  </span><span class="comment">/**&lt; \brief Spi signal: NPCS2 */</span>
<a name="l07558"></a><a class="code" href="group___s_a_m3_s__pio.html#gabd65baeddbd7b0323e42c5e0bb87d098">07558</a> <span class="preprocessor">#define PIO_PA30B_NPCS2      (1u &lt;&lt; 30)  </span><span class="comment">/**&lt; \brief Spi signal: NPCS2 */</span>
<a name="l07559"></a><a class="code" href="group___s_a_m3_s__pio.html#ga384aec4ccc7fc12b433de8b1da4e9d90">07559</a> <span class="preprocessor">#define PIO_PB2B_NPCS2       (1u &lt;&lt; 2)   </span><span class="comment">/**&lt; \brief Spi signal: NPCS2 */</span>
<a name="l07560"></a><a class="code" href="group___s_a_m3_s__pio.html#gae12242ae29917d53c64562f0a7fad39a">07560</a> <span class="preprocessor">#define PIO_PA3B_NPCS3       (1u &lt;&lt; 3)   </span><span class="comment">/**&lt; \brief Spi signal: NPCS3 */</span>
<a name="l07561"></a><a class="code" href="group___s_a_m3_s__pio.html#ga6a1f349de1b364fa980e550cb8e93e59">07561</a> <span class="preprocessor">#define PIO_PA5B_NPCS3       (1u &lt;&lt; 5)   </span><span class="comment">/**&lt; \brief Spi signal: NPCS3 */</span>
<a name="l07562"></a><a class="code" href="group___s_a_m3_s__pio.html#ga5b0d1728e3e4b38ca85a016e896429be">07562</a> <span class="preprocessor">#define PIO_PA22B_NPCS3      (1u &lt;&lt; 22)  </span><span class="comment">/**&lt; \brief Spi signal: NPCS3 */</span>
<a name="l07563"></a><a class="code" href="group___s_a_m3_s__pio.html#ga634bc7d45c0c21c20228728e0224ab83">07563</a> <span class="preprocessor">#define PIO_PA14A_SPCK       (1u &lt;&lt; 14)  </span><span class="comment">/**&lt; \brief Spi signal: SPCK */</span>
<a name="l07564"></a>07564 <span class="comment">/* ========== Pio definition for TC0 peripheral ========== */</span>
<a name="l07565"></a><a class="code" href="group___s_a_m3_s__pio.html#gac0d389211f017151566dd20d97b1d10a">07565</a> <span class="preprocessor">#define PIO_PA4B_TCLK0       (1u &lt;&lt; 4)   </span><span class="comment">/**&lt; \brief Tc0 signal: TCLK0 */</span>
<a name="l07566"></a><a class="code" href="group___s_a_m3_s__pio.html#ga60db2eac59f77ca6a699f921445df890">07566</a> <span class="preprocessor">#define PIO_PA28B_TCLK1      (1u &lt;&lt; 28)  </span><span class="comment">/**&lt; \brief Tc0 signal: TCLK1 */</span>
<a name="l07567"></a><a class="code" href="group___s_a_m3_s__pio.html#ga10d0036017f26c5f660276f094fc741f">07567</a> <span class="preprocessor">#define PIO_PA29B_TCLK2      (1u &lt;&lt; 29)  </span><span class="comment">/**&lt; \brief Tc0 signal: TCLK2 */</span>
<a name="l07568"></a><a class="code" href="group___s_a_m3_s__pio.html#gaba05139c7762376b2e067e111d8e86df">07568</a> <span class="preprocessor">#define PIO_PA0B_TIOA0       (1u &lt;&lt; 0)   </span><span class="comment">/**&lt; \brief Tc0 signal: TIOA0 */</span>
<a name="l07569"></a><a class="code" href="group___s_a_m3_s__pio.html#ga16f1b2256b3acfdc496eca4f39fee7ea">07569</a> <span class="preprocessor">#define PIO_PA15B_TIOA1      (1u &lt;&lt; 15)  </span><span class="comment">/**&lt; \brief Tc0 signal: TIOA1 */</span>
<a name="l07570"></a><a class="code" href="group___s_a_m3_s__pio.html#ga517a2f0eb806a278a74a76cb89430c95">07570</a> <span class="preprocessor">#define PIO_PA26B_TIOA2      (1u &lt;&lt; 26)  </span><span class="comment">/**&lt; \brief Tc0 signal: TIOA2 */</span>
<a name="l07571"></a><a class="code" href="group___s_a_m3_s__pio.html#ga83c8b090b3f48a618ae3fdd69b1bf939">07571</a> <span class="preprocessor">#define PIO_PA1B_TIOB0       (1u &lt;&lt; 1)   </span><span class="comment">/**&lt; \brief Tc0 signal: TIOB0 */</span>
<a name="l07572"></a><a class="code" href="group___s_a_m3_s__pio.html#gace35a4f73cda7311abcd7cab5dab3dae">07572</a> <span class="preprocessor">#define PIO_PA16B_TIOB1      (1u &lt;&lt; 16)  </span><span class="comment">/**&lt; \brief Tc0 signal: TIOB1 */</span>
<a name="l07573"></a><a class="code" href="group___s_a_m3_s__pio.html#gae26566a60863154e9e1853f45a6a3e9e">07573</a> <span class="preprocessor">#define PIO_PA27B_TIOB2      (1u &lt;&lt; 27)  </span><span class="comment">/**&lt; \brief Tc0 signal: TIOB2 */</span>
<a name="l07574"></a>07574 <span class="comment">/* ========== Pio definition for TC1 peripheral ========== */</span>
<a name="l07575"></a><a class="code" href="group___s_a_m3_s__pio.html#ga7f0a70e57af92f056c9d31fb6b425488">07575</a> <span class="preprocessor">#define PIO_PC25B_TCLK3      (1u &lt;&lt; 25)  </span><span class="comment">/**&lt; \brief Tc1 signal: TCLK3 */</span>
<a name="l07576"></a><a class="code" href="group___s_a_m3_s__pio.html#ga9491c04624e3eeeabf0bb4525f7d2d17">07576</a> <span class="preprocessor">#define PIO_PC28B_TCLK4      (1u &lt;&lt; 28)  </span><span class="comment">/**&lt; \brief Tc1 signal: TCLK4 */</span>
<a name="l07577"></a><a class="code" href="group___s_a_m3_s__pio.html#ga44c853293a2f25ece2287c71000ef1e2">07577</a> <span class="preprocessor">#define PIO_PC31B_TCLK5      (1u &lt;&lt; 31)  </span><span class="comment">/**&lt; \brief Tc1 signal: TCLK5 */</span>
<a name="l07578"></a><a class="code" href="group___s_a_m3_s__pio.html#ga7cac2176ddf0a4961960f0dc772407dd">07578</a> <span class="preprocessor">#define PIO_PC23B_TIOA3      (1u &lt;&lt; 23)  </span><span class="comment">/**&lt; \brief Tc1 signal: TIOA3 */</span>
<a name="l07579"></a><a class="code" href="group___s_a_m3_s__pio.html#gabe33a07f987a3a8461d30a8dbcfe90fc">07579</a> <span class="preprocessor">#define PIO_PC26B_TIOA4      (1u &lt;&lt; 26)  </span><span class="comment">/**&lt; \brief Tc1 signal: TIOA4 */</span>
<a name="l07580"></a><a class="code" href="group___s_a_m3_s__pio.html#gaf7e1cc672266506ce4c7be0a30c4ed71">07580</a> <span class="preprocessor">#define PIO_PC29B_TIOA5      (1u &lt;&lt; 29)  </span><span class="comment">/**&lt; \brief Tc1 signal: TIOA5 */</span>
<a name="l07581"></a><a class="code" href="group___s_a_m3_s__pio.html#ga46905a480fe61c706c33882e74d85c22">07581</a> <span class="preprocessor">#define PIO_PC24B_TIOB3      (1u &lt;&lt; 24)  </span><span class="comment">/**&lt; \brief Tc1 signal: TIOB3 */</span>
<a name="l07582"></a><a class="code" href="group___s_a_m3_s__pio.html#ga3a88f7e62a8a7ef0a324ac82f42e275b">07582</a> <span class="preprocessor">#define PIO_PC27B_TIOB4      (1u &lt;&lt; 27)  </span><span class="comment">/**&lt; \brief Tc1 signal: TIOB4 */</span>
<a name="l07583"></a><a class="code" href="group___s_a_m3_s__pio.html#gadfb28584e454fc7e3ecbd9a64ff9cf5c">07583</a> <span class="preprocessor">#define PIO_PC30B_TIOB5      (1u &lt;&lt; 30)  </span><span class="comment">/**&lt; \brief Tc1 signal: TIOB5 */</span>
<a name="l07584"></a>07584 <span class="comment">/* ========== Pio definition for TWI0 peripheral ========== */</span>
<a name="l07585"></a><a class="code" href="group___s_a_m3_s__pio.html#ga07ababf6435fd457234abc385b765c48">07585</a> <span class="preprocessor">#define PIO_PA4A_TWCK0       (1u &lt;&lt; 4)   </span><span class="comment">/**&lt; \brief Twi0 signal: TWCK0 */</span>
<a name="l07586"></a><a class="code" href="group___s_a_m3_s__pio.html#gacd853a3e0757c38749b4aa5b785bd458">07586</a> <span class="preprocessor">#define PIO_PA3A_TWD0        (1u &lt;&lt; 3)   </span><span class="comment">/**&lt; \brief Twi0 signal: TWD0 */</span>
<a name="l07587"></a>07587 <span class="comment">/* ========== Pio definition for TWI1 peripheral ========== */</span>
<a name="l07588"></a><a class="code" href="group___s_a_m3_s__pio.html#ga63e655a16d2b39a7334289ab578c4b9f">07588</a> <span class="preprocessor">#define PIO_PB5A_TWCK1       (1u &lt;&lt; 5)   </span><span class="comment">/**&lt; \brief Twi1 signal: TWCK1 */</span>
<a name="l07589"></a><a class="code" href="group___s_a_m3_s__pio.html#gaa14525704e72edfac9b1f76f8bc6b6e1">07589</a> <span class="preprocessor">#define PIO_PB4A_TWD1        (1u &lt;&lt; 4)   </span><span class="comment">/**&lt; \brief Twi1 signal: TWD1 */</span>
<a name="l07590"></a>07590 <span class="comment">/* ========== Pio definition for PWM peripheral ========== */</span>
<a name="l07591"></a><a class="code" href="group___s_a_m3_s__pio.html#ga24901993ef038a8c350b9ac7fc7d32cd">07591</a> <span class="preprocessor">#define PIO_PA9C_PWMFI0      (1u &lt;&lt; 9)   </span><span class="comment">/**&lt; \brief Pwm signal: PWMFI0 */</span>
<a name="l07592"></a><a class="code" href="group___s_a_m3_s__pio.html#ga5100be48ef82815ce2d09935147c0b13">07592</a> <span class="preprocessor">#define PIO_PA0A_PWMH0       (1u &lt;&lt; 0)   </span><span class="comment">/**&lt; \brief Pwm signal: PWMH0 */</span>
<a name="l07593"></a><a class="code" href="group___s_a_m3_s__pio.html#ga61cb1813eaa8c65acb3ee92574bd20f8">07593</a> <span class="preprocessor">#define PIO_PA11B_PWMH0      (1u &lt;&lt; 11)  </span><span class="comment">/**&lt; \brief Pwm signal: PWMH0 */</span>
<a name="l07594"></a><a class="code" href="group___s_a_m3_s__pio.html#gade04299208a316cb15e2f69e60e24c44">07594</a> <span class="preprocessor">#define PIO_PA23B_PWMH0      (1u &lt;&lt; 23)  </span><span class="comment">/**&lt; \brief Pwm signal: PWMH0 */</span>
<a name="l07595"></a><a class="code" href="group___s_a_m3_s__pio.html#gafad7a93086580dd4076e87ca25aad5ae">07595</a> <span class="preprocessor">#define PIO_PB0A_PWMH0       (1u &lt;&lt; 0)   </span><span class="comment">/**&lt; \brief Pwm signal: PWMH0 */</span>
<a name="l07596"></a><a class="code" href="group___s_a_m3_s__pio.html#gaf2675ead190653beba602a4800be9cf0">07596</a> <span class="preprocessor">#define PIO_PC18B_PWMH0      (1u &lt;&lt; 18)  </span><span class="comment">/**&lt; \brief Pwm signal: PWMH0 */</span>
<a name="l07597"></a><a class="code" href="group___s_a_m3_s__pio.html#ga6578dc8866f917a649948d3839ef20d7">07597</a> <span class="preprocessor">#define PIO_PA1A_PWMH1       (1u &lt;&lt; 1)   </span><span class="comment">/**&lt; \brief Pwm signal: PWMH1 */</span>
<a name="l07598"></a><a class="code" href="group___s_a_m3_s__pio.html#ga988ff3c86288a6df1d9414de79b85832">07598</a> <span class="preprocessor">#define PIO_PA12B_PWMH1      (1u &lt;&lt; 12)  </span><span class="comment">/**&lt; \brief Pwm signal: PWMH1 */</span>
<a name="l07599"></a><a class="code" href="group___s_a_m3_s__pio.html#gac8ca2fbd95236b52ee5ed71e1c65bbae">07599</a> <span class="preprocessor">#define PIO_PA24B_PWMH1      (1u &lt;&lt; 24)  </span><span class="comment">/**&lt; \brief Pwm signal: PWMH1 */</span>
<a name="l07600"></a><a class="code" href="group___s_a_m3_s__pio.html#ga9ae4e588013fcea94bd4ba128be35b3e">07600</a> <span class="preprocessor">#define PIO_PB1A_PWMH1       (1u &lt;&lt; 1)   </span><span class="comment">/**&lt; \brief Pwm signal: PWMH1 */</span>
<a name="l07601"></a><a class="code" href="group___s_a_m3_s__pio.html#ga7857b4fda2661349cdf13544a553ab06">07601</a> <span class="preprocessor">#define PIO_PC19B_PWMH1      (1u &lt;&lt; 19)  </span><span class="comment">/**&lt; \brief Pwm signal: PWMH1 */</span>
<a name="l07602"></a><a class="code" href="group___s_a_m3_s__pio.html#ga9d1ae16a97756441317b7d587861bf39">07602</a> <span class="preprocessor">#define PIO_PA2A_PWMH2       (1u &lt;&lt; 2)   </span><span class="comment">/**&lt; \brief Pwm signal: PWMH2 */</span>
<a name="l07603"></a><a class="code" href="group___s_a_m3_s__pio.html#gaeace8951a067ba0a7c4e5341f44041df">07603</a> <span class="preprocessor">#define PIO_PA13B_PWMH2      (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Pwm signal: PWMH2 */</span>
<a name="l07604"></a><a class="code" href="group___s_a_m3_s__pio.html#ga9303b8a35a3d3355e452c8917f14e99c">07604</a> <span class="preprocessor">#define PIO_PA25B_PWMH2      (1u &lt;&lt; 25)  </span><span class="comment">/**&lt; \brief Pwm signal: PWMH2 */</span>
<a name="l07605"></a><a class="code" href="group___s_a_m3_s__pio.html#gaa02c3ad5a58a1dde203bd631b0e11bd0">07605</a> <span class="preprocessor">#define PIO_PB4B_PWMH2       (1u &lt;&lt; 4)   </span><span class="comment">/**&lt; \brief Pwm signal: PWMH2 */</span>
<a name="l07606"></a><a class="code" href="group___s_a_m3_s__pio.html#gac40e6d16b3720a7b94e7307f0f651a24">07606</a> <span class="preprocessor">#define PIO_PC20B_PWMH2      (1u &lt;&lt; 20)  </span><span class="comment">/**&lt; \brief Pwm signal: PWMH2 */</span>
<a name="l07607"></a><a class="code" href="group___s_a_m3_s__pio.html#ga55007d84f35d50a661205b2e8779f0e4">07607</a> <span class="preprocessor">#define PIO_PA7B_PWMH3       (1u &lt;&lt; 7)   </span><span class="comment">/**&lt; \brief Pwm signal: PWMH3 */</span>
<a name="l07608"></a><a class="code" href="group___s_a_m3_s__pio.html#ga22516016cece0e160ae385d663d86248">07608</a> <span class="preprocessor">#define PIO_PA14B_PWMH3      (1u &lt;&lt; 14)  </span><span class="comment">/**&lt; \brief Pwm signal: PWMH3 */</span>
<a name="l07609"></a><a class="code" href="group___s_a_m3_s__pio.html#gabb541b126d526827f9d151ceff6cbaee">07609</a> <span class="preprocessor">#define PIO_PA17C_PWMH3      (1u &lt;&lt; 17)  </span><span class="comment">/**&lt; \brief Pwm signal: PWMH3 */</span>
<a name="l07610"></a><a class="code" href="group___s_a_m3_s__pio.html#gad240bfa314cfebeef2cfb7029134dbb9">07610</a> <span class="preprocessor">#define PIO_PB14B_PWMH3      (1u &lt;&lt; 14)  </span><span class="comment">/**&lt; \brief Pwm signal: PWMH3 */</span>
<a name="l07611"></a><a class="code" href="group___s_a_m3_s__pio.html#ga07b5a49231c1be34e84ad8b51a8c6280">07611</a> <span class="preprocessor">#define PIO_PC21B_PWMH3      (1u &lt;&lt; 21)  </span><span class="comment">/**&lt; \brief Pwm signal: PWMH3 */</span>
<a name="l07612"></a><a class="code" href="group___s_a_m3_s__pio.html#ga3c4a4b25d715f22df83be37da9dcfa32">07612</a> <span class="preprocessor">#define PIO_PA19B_PWML0      (1u &lt;&lt; 19)  </span><span class="comment">/**&lt; \brief Pwm signal: PWML0 */</span>
<a name="l07613"></a><a class="code" href="group___s_a_m3_s__pio.html#ga5f85def2d9b84d19748e8b196d5233c5">07613</a> <span class="preprocessor">#define PIO_PB5B_PWML0       (1u &lt;&lt; 5)   </span><span class="comment">/**&lt; \brief Pwm signal: PWML0 */</span>
<a name="l07614"></a><a class="code" href="group___s_a_m3_s__pio.html#ga4b5b3b4b6b81a258e3c8adbbe8085be9">07614</a> <span class="preprocessor">#define PIO_PC0B_PWML0       (1u &lt;&lt; 0)   </span><span class="comment">/**&lt; \brief Pwm signal: PWML0 */</span>
<a name="l07615"></a><a class="code" href="group___s_a_m3_s__pio.html#ga1bab2abc506ec80fdac5d691d1bcccca">07615</a> <span class="preprocessor">#define PIO_PC13B_PWML0      (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Pwm signal: PWML0 */</span>
<a name="l07616"></a><a class="code" href="group___s_a_m3_s__pio.html#ga9a4aa548afa4b57a79563be08d36b285">07616</a> <span class="preprocessor">#define PIO_PA20B_PWML1      (1u &lt;&lt; 20)  </span><span class="comment">/**&lt; \brief Pwm signal: PWML1 */</span>
<a name="l07617"></a><a class="code" href="group___s_a_m3_s__pio.html#gaef00602d0c44145eb69760062be0f70c">07617</a> <span class="preprocessor">#define PIO_PB12A_PWML1      (1u &lt;&lt; 12)  </span><span class="comment">/**&lt; \brief Pwm signal: PWML1 */</span>
<a name="l07618"></a><a class="code" href="group___s_a_m3_s__pio.html#ga4ba0e6369d3894752601903be15199eb">07618</a> <span class="preprocessor">#define PIO_PC1B_PWML1       (1u &lt;&lt; 1)   </span><span class="comment">/**&lt; \brief Pwm signal: PWML1 */</span>
<a name="l07619"></a><a class="code" href="group___s_a_m3_s__pio.html#ga2db7c634aaefcab7c13a9a1c96faeeec">07619</a> <span class="preprocessor">#define PIO_PC15B_PWML1      (1u &lt;&lt; 15)  </span><span class="comment">/**&lt; \brief Pwm signal: PWML1 */</span>
<a name="l07620"></a><a class="code" href="group___s_a_m3_s__pio.html#ga5a3f6220f98e0642dae91b57f7f2967a">07620</a> <span class="preprocessor">#define PIO_PA16C_PWML2      (1u &lt;&lt; 16)  </span><span class="comment">/**&lt; \brief Pwm signal: PWML2 */</span>
<a name="l07621"></a><a class="code" href="group___s_a_m3_s__pio.html#ga5d009f624a8c278d56bafce41ca1d1c9">07621</a> <span class="preprocessor">#define PIO_PA30A_PWML2      (1u &lt;&lt; 30)  </span><span class="comment">/**&lt; \brief Pwm signal: PWML2 */</span>
<a name="l07622"></a><a class="code" href="group___s_a_m3_s__pio.html#ga282ca1baa49575605e2a11fe619cad63">07622</a> <span class="preprocessor">#define PIO_PB13A_PWML2      (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Pwm signal: PWML2 */</span>
<a name="l07623"></a><a class="code" href="group___s_a_m3_s__pio.html#ga5a4e4a7b0f73a0a179e7beb433e1980a">07623</a> <span class="preprocessor">#define PIO_PC2B_PWML2       (1u &lt;&lt; 2)   </span><span class="comment">/**&lt; \brief Pwm signal: PWML2 */</span>
<a name="l07624"></a><a class="code" href="group___s_a_m3_s__pio.html#ga54fdfe37e5fb9a5a63307ecea94f463f">07624</a> <span class="preprocessor">#define PIO_PA15C_PWML3      (1u &lt;&lt; 15)  </span><span class="comment">/**&lt; \brief Pwm signal: PWML3 */</span>
<a name="l07625"></a><a class="code" href="group___s_a_m3_s__pio.html#ga1ce333add780c26f012b0754af69b586">07625</a> <span class="preprocessor">#define PIO_PC3B_PWML3       (1u &lt;&lt; 3)   </span><span class="comment">/**&lt; \brief Pwm signal: PWML3 */</span>
<a name="l07626"></a><a class="code" href="group___s_a_m3_s__pio.html#gac6504494f9e01401dcf8c5615a721f11">07626</a> <span class="preprocessor">#define PIO_PC22B_PWML3      (1u &lt;&lt; 22)  </span><span class="comment">/**&lt; \brief Pwm signal: PWML3 */</span>
<a name="l07627"></a>07627 <span class="comment">/* ========== Pio definition for USART0 peripheral ========== */</span>
<a name="l07628"></a><a class="code" href="group___s_a_m3_s__pio.html#gab2babca26a8bfcfa922d733d23b18863">07628</a> <span class="preprocessor">#define PIO_PA8A_CTS0        (1u &lt;&lt; 8)   </span><span class="comment">/**&lt; \brief Usart0 signal: CTS0 */</span>
<a name="l07629"></a><a class="code" href="group___s_a_m3_s__pio.html#ga331ab7df28dd698d8f97356296da66b9">07629</a> <span class="preprocessor">#define PIO_PA7A_RTS0        (1u &lt;&lt; 7)   </span><span class="comment">/**&lt; \brief Usart0 signal: RTS0 */</span>
<a name="l07630"></a><a class="code" href="group___s_a_m3_s__pio.html#ga1b26c18ea432f61e3ae461adeb72f274">07630</a> <span class="preprocessor">#define PIO_PA5A_RXD0        (1u &lt;&lt; 5)   </span><span class="comment">/**&lt; \brief Usart0 signal: RXD0 */</span>
<a name="l07631"></a><a class="code" href="group___s_a_m3_s__pio.html#gab0a1c7361a0aa382593105f38912b1d0">07631</a> <span class="preprocessor">#define PIO_PA2B_SCK0        (1u &lt;&lt; 2)   </span><span class="comment">/**&lt; \brief Usart0 signal: SCK0 */</span>
<a name="l07632"></a><a class="code" href="group___s_a_m3_s__pio.html#ga91ab38d6a15480ca0da6bc2c6b891007">07632</a> <span class="preprocessor">#define PIO_PA6A_TXD0        (1u &lt;&lt; 6)   </span><span class="comment">/**&lt; \brief Usart0 signal: TXD0 */</span>
<a name="l07633"></a>07633 <span class="comment">/* ========== Pio definition for USART1 peripheral ========== */</span>
<a name="l07634"></a><a class="code" href="group___s_a_m3_s__pio.html#ga71f645f834917eda51a26b416201860f">07634</a> <span class="preprocessor">#define PIO_PA25A_CTS1       (1u &lt;&lt; 25)  </span><span class="comment">/**&lt; \brief Usart1 signal: CTS1 */</span>
<a name="l07635"></a><a class="code" href="group___s_a_m3_s__pio.html#ga96d6132ac82348535938baf149cbfe5f">07635</a> <span class="preprocessor">#define PIO_PA26A_DCD1       (1u &lt;&lt; 26)  </span><span class="comment">/**&lt; \brief Usart1 signal: DCD1 */</span>
<a name="l07636"></a><a class="code" href="group___s_a_m3_s__pio.html#gae0d1104be81cb93cd5520e686a10692f">07636</a> <span class="preprocessor">#define PIO_PA28A_DSR1       (1u &lt;&lt; 28)  </span><span class="comment">/**&lt; \brief Usart1 signal: DSR1 */</span>
<a name="l07637"></a><a class="code" href="group___s_a_m3_s__pio.html#gaeef70e410403a16eaabfb76c33f140ba">07637</a> <span class="preprocessor">#define PIO_PA27A_DTR1       (1u &lt;&lt; 27)  </span><span class="comment">/**&lt; \brief Usart1 signal: DTR1 */</span>
<a name="l07638"></a><a class="code" href="group___s_a_m3_s__pio.html#ga87f3fd8daa006151e6e76ec3f13e884f">07638</a> <span class="preprocessor">#define PIO_PA29A_RI1        (1u &lt;&lt; 29)  </span><span class="comment">/**&lt; \brief Usart1 signal: RI1 */</span>
<a name="l07639"></a><a class="code" href="group___s_a_m3_s__pio.html#ga16032bce513656ea7a8ee985621dcd01">07639</a> <span class="preprocessor">#define PIO_PA24A_RTS1       (1u &lt;&lt; 24)  </span><span class="comment">/**&lt; \brief Usart1 signal: RTS1 */</span>
<a name="l07640"></a><a class="code" href="group___s_a_m3_s__pio.html#gab5e78efd32d634fefd2234f4f71b4935">07640</a> <span class="preprocessor">#define PIO_PA21A_RXD1       (1u &lt;&lt; 21)  </span><span class="comment">/**&lt; \brief Usart1 signal: RXD1 */</span>
<a name="l07641"></a><a class="code" href="group___s_a_m3_s__pio.html#gaa807664a99ec74c882ad640850cbf710">07641</a> <span class="preprocessor">#define PIO_PA23A_SCK1       (1u &lt;&lt; 23)  </span><span class="comment">/**&lt; \brief Usart1 signal: SCK1 */</span>
<a name="l07642"></a><a class="code" href="group___s_a_m3_s__pio.html#gaa162324216e59aae4cf0027a86d576d1">07642</a> <span class="preprocessor">#define PIO_PA22A_TXD1       (1u &lt;&lt; 22)  </span><span class="comment">/**&lt; \brief Usart1 signal: TXD1 */</span>
<a name="l07643"></a>07643 <span class="comment">/* ========== Pio definition for ADC peripheral ========== */</span>
<a name="l07644"></a><a class="code" href="group___s_a_m3_s__pio.html#ga4a16cd464b48fff98f32ae8fd22d6f58">07644</a> <span class="preprocessor">#define PIO_PA17X1_AD0       (1u &lt;&lt; 17)  </span><span class="comment">/**&lt; \brief Adc signal: AD0 */</span>
<a name="l07645"></a><a class="code" href="group___s_a_m3_s__pio.html#ga2981ddc511760171456c6cc54bfc884d">07645</a> <span class="preprocessor">#define PIO_PA18X1_AD1       (1u &lt;&lt; 18)  </span><span class="comment">/**&lt; \brief Adc signal: AD1 */</span>
<a name="l07646"></a><a class="code" href="group___s_a_m3_s__pio.html#ga4a41fbe74758ad44159c22fe8e20c27d">07646</a> <span class="preprocessor">#define PIO_PC13X1_AD10      (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Adc signal: AD10 */</span>
<a name="l07647"></a><a class="code" href="group___s_a_m3_s__pio.html#ga43d8b888ff27678df7cf8f7f2ec9df03">07647</a> <span class="preprocessor">#define PIO_PC15X1_AD11      (1u &lt;&lt; 15)  </span><span class="comment">/**&lt; \brief Adc signal: AD11 */</span>
<a name="l07648"></a><a class="code" href="group___s_a_m3_s__pio.html#gad7c71bdfcd7aa8037c7ca59626c9cbdd">07648</a> <span class="preprocessor">#define PIO_PC12X1_AD12      (1u &lt;&lt; 12)  </span><span class="comment">/**&lt; \brief Adc signal: AD12 */</span>
<a name="l07649"></a><a class="code" href="group___s_a_m3_s__pio.html#ga17a70888ae2608b21c129febc6f074b4">07649</a> <span class="preprocessor">#define PIO_PC29X1_AD13      (1u &lt;&lt; 29)  </span><span class="comment">/**&lt; \brief Adc signal: AD13 */</span>
<a name="l07650"></a><a class="code" href="group___s_a_m3_s__pio.html#gaff581b40d8d46763b5b118aab0a02477">07650</a> <span class="preprocessor">#define PIO_PC30X1_AD14      (1u &lt;&lt; 30)  </span><span class="comment">/**&lt; \brief Adc signal: AD14 */</span>
<a name="l07651"></a><a class="code" href="group___s_a_m3_s__pio.html#gae4b82edcecabad14429c5c1c7471ddb9">07651</a> <span class="preprocessor">#define PIO_PA19X1_AD2_WKUP9 (1u &lt;&lt; 19)  </span><span class="comment">/**&lt; \brief Adc signal: AD2/WKUP9 */</span>
<a name="l07652"></a><a class="code" href="group___s_a_m3_s__pio.html#gab66b263e51f5a50acd05036177898b27">07652</a> <span class="preprocessor">#define PIO_PA20X1_AD3_WKUP10 (1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief Adc signal: AD3/WKUP10 */</span>
<a name="l07653"></a><a class="code" href="group___s_a_m3_s__pio.html#ga230cf2c5c6fd31c7a3d8f9c0aaf1e19d">07653</a> <span class="preprocessor">#define PIO_PB0X1_AD4        (1u &lt;&lt; 0)   </span><span class="comment">/**&lt; \brief Adc signal: AD4 */</span>
<a name="l07654"></a><a class="code" href="group___s_a_m3_s__pio.html#gaa3d950f3f1717aeb59117e641a99388c">07654</a> <span class="preprocessor">#define PIO_PB1X1_AD5        (1u &lt;&lt; 1)   </span><span class="comment">/**&lt; \brief Adc signal: AD5 */</span>
<a name="l07655"></a><a class="code" href="group___s_a_m3_s__pio.html#ga37d9809964dafcd3d37b2bf20e5fd697">07655</a> <span class="preprocessor">#define PIO_PB2X1_AD6_WKUP12 (1u &lt;&lt; 2)   </span><span class="comment">/**&lt; \brief Adc signal: AD6/WKUP12 */</span>
<a name="l07656"></a><a class="code" href="group___s_a_m3_s__pio.html#ga430de87ea336d2fff9ff5c12c12c2fe6">07656</a> <span class="preprocessor">#define PIO_PB3X1_AD7        (1u &lt;&lt; 3)   </span><span class="comment">/**&lt; \brief Adc signal: AD7 */</span>
<a name="l07657"></a><a class="code" href="group___s_a_m3_s__pio.html#gac221639883c0adb6551397e75d1c5927">07657</a> <span class="preprocessor">#define PIO_PA21X1_AD8       (1u &lt;&lt; 21)  </span><span class="comment">/**&lt; \brief Adc signal: AD8 */</span>
<a name="l07658"></a><a class="code" href="group___s_a_m3_s__pio.html#ga7cb2ba833aaa90aaa7a4e1cb4c8a2073">07658</a> <span class="preprocessor">#define PIO_PA22X1_AD9       (1u &lt;&lt; 22)  </span><span class="comment">/**&lt; \brief Adc signal: AD9 */</span>
<a name="l07659"></a><a class="code" href="group___s_a_m3_s__pio.html#ga39045a41d361ddf3a758f38994164a63">07659</a> <span class="preprocessor">#define PIO_PA8B_ADTRG       (1u &lt;&lt; 8)   </span><span class="comment">/**&lt; \brief Adc signal: ADTRG */</span>
<a name="l07660"></a>07660 <span class="comment">/* ========== Pio definition for DACC peripheral ========== */</span>
<a name="l07661"></a><a class="code" href="group___s_a_m3_s__pio.html#ga0fabcd0e65ef0811759c4b1c4bb8c577">07661</a> <span class="preprocessor">#define PIO_PB13X1_DAC0      (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Dacc signal: DAC0 */</span>
<a name="l07662"></a><a class="code" href="group___s_a_m3_s__pio.html#ga1fb6a7619b54919ca32bd01fb721b1c6">07662</a> <span class="preprocessor">#define PIO_PB14X1_DAC1      (1u &lt;&lt; 14)  </span><span class="comment">/**&lt; \brief Dacc signal: DAC1 */</span>
<a name="l07663"></a><a class="code" href="group___s_a_m3_s__pio.html#ga0942e43b6c5bf829f205d78237850e10">07663</a> <span class="preprocessor">#define PIO_PA2C_DATRG       (1u &lt;&lt; 2)   </span><span class="comment">/**&lt; \brief Dacc signal: DATRG */</span>
<a name="l07664"></a>07664 <span class="comment">/* ========== Pio definition for PMC peripheral ========== */</span>
<a name="l07665"></a><a class="code" href="group___s_a_m3_s__pio.html#ga68d7c77c13e88a04675f17904117918f">07665</a> <span class="preprocessor">#define PIO_PA6B_PCK0        (1u &lt;&lt; 6)   </span><span class="comment">/**&lt; \brief Pmc signal: PCK0 */</span>
<a name="l07666"></a><a class="code" href="group___s_a_m3_s__pio.html#ga0c6e66881e2dfe3d07909c1e17fdcbc1">07666</a> <span class="preprocessor">#define PIO_PB13B_PCK0       (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Pmc signal: PCK0 */</span>
<a name="l07667"></a><a class="code" href="group___s_a_m3_s__pio.html#ga2e8669f63792c2b18b7ddbdffb263b66">07667</a> <span class="preprocessor">#define PIO_PA17B_PCK1       (1u &lt;&lt; 17)  </span><span class="comment">/**&lt; \brief Pmc signal: PCK1 */</span>
<a name="l07668"></a><a class="code" href="group___s_a_m3_s__pio.html#gadd327d961c0ca689851395195d6eba97">07668</a> <span class="preprocessor">#define PIO_PA21B_PCK1       (1u &lt;&lt; 21)  </span><span class="comment">/**&lt; \brief Pmc signal: PCK1 */</span>
<a name="l07669"></a><a class="code" href="group___s_a_m3_s__pio.html#ga2c7181fbe43e4812dc235761a8c27de3">07669</a> <span class="preprocessor">#define PIO_PA18B_PCK2       (1u &lt;&lt; 18)  </span><span class="comment">/**&lt; \brief Pmc signal: PCK2 */</span>
<a name="l07670"></a><a class="code" href="group___s_a_m3_s__pio.html#ga952c4000ed519b854a203602cb7a9733">07670</a> <span class="preprocessor">#define PIO_PA31B_PCK2       (1u &lt;&lt; 31)  </span><span class="comment">/**&lt; \brief Pmc signal: PCK2 */</span>
<a name="l07671"></a><a class="code" href="group___s_a_m3_s__pio.html#gaa0576d84498af8433f190c4252242b6f">07671</a> <span class="preprocessor">#define PIO_PB3B_PCK2        (1u &lt;&lt; 3)   </span><span class="comment">/**&lt; \brief Pmc signal: PCK2 */</span>
<a name="l07672"></a>07672 <span class="comment">/* ========== Pio definition for UART0 peripheral ========== */</span>
<a name="l07673"></a><a class="code" href="group___s_a_m3_s__pio.html#ga70bf8842afa242371075d4c0c7a42d4f">07673</a> <span class="preprocessor">#define PIO_PA9A_URXD0       (1u &lt;&lt; 9)   </span><span class="comment">/**&lt; \brief Uart0 signal: URXD0 */</span>
<a name="l07674"></a><a class="code" href="group___s_a_m3_s__pio.html#ga7cccb6738bccb650bddbf210661b538d">07674</a> <span class="preprocessor">#define PIO_PA10A_UTXD0      (1u &lt;&lt; 10)  </span><span class="comment">/**&lt; \brief Uart0 signal: UTXD0 */</span>
<a name="l07675"></a>07675 <span class="comment">/* ========== Pio definition for UART1 peripheral ========== */</span>
<a name="l07676"></a><a class="code" href="group___s_a_m3_s__pio.html#ga09a0beec9c8a50b9f906d3828ec8ca9a">07676</a> <span class="preprocessor">#define PIO_PB2A_URXD1       (1u &lt;&lt; 2)   </span><span class="comment">/**&lt; \brief Uart1 signal: URXD1 */</span>
<a name="l07677"></a><a class="code" href="group___s_a_m3_s__pio.html#ga411d981f46f25f3d792d464035dc6579">07677</a> <span class="preprocessor">#define PIO_PB3A_UTXD1       (1u &lt;&lt; 3)   </span><span class="comment">/**&lt; \brief Uart1 signal: UTXD1 */</span>
<a name="l07678"></a>07678 <span class="comment">/* ========== Pio definition for PIOA peripheral ========== */</span>
<a name="l07679"></a><a class="code" href="group___s_a_m3_s__pio.html#gaa3425e664e38e951ccfacd965cdfecb4">07679</a> <span class="preprocessor">#define PIO_PA24D_PIODC0     (1u &lt;&lt; 24)  </span><span class="comment">/**&lt; \brief Pioa signal: PIODC0 */</span>
<a name="l07680"></a><a class="code" href="group___s_a_m3_s__pio.html#ga9dedde47041a13d240b41bdeb1c3ab39">07680</a> <span class="preprocessor">#define PIO_PA25D_PIODC1     (1u &lt;&lt; 25)  </span><span class="comment">/**&lt; \brief Pioa signal: PIODC1 */</span>
<a name="l07681"></a><a class="code" href="group___s_a_m3_s__pio.html#gaf32d20c8016dc325492b68af3a5fd1fa">07681</a> <span class="preprocessor">#define PIO_PA26D_PIODC2     (1u &lt;&lt; 26)  </span><span class="comment">/**&lt; \brief Pioa signal: PIODC2 */</span>
<a name="l07682"></a><a class="code" href="group___s_a_m3_s__pio.html#ga05014f0716efc858a9c5326f27fd25f0">07682</a> <span class="preprocessor">#define PIO_PA27D_PIODC3     (1u &lt;&lt; 27)  </span><span class="comment">/**&lt; \brief Pioa signal: PIODC3 */</span>
<a name="l07683"></a><a class="code" href="group___s_a_m3_s__pio.html#ga37b34bce6da64473fa6877a13b5e1eef">07683</a> <span class="preprocessor">#define PIO_PA28D_PIODC4     (1u &lt;&lt; 28)  </span><span class="comment">/**&lt; \brief Pioa signal: PIODC4 */</span>
<a name="l07684"></a><a class="code" href="group___s_a_m3_s__pio.html#ga98142dc64262ba369be0fe50e645ce30">07684</a> <span class="preprocessor">#define PIO_PA29D_PIODC5     (1u &lt;&lt; 29)  </span><span class="comment">/**&lt; \brief Pioa signal: PIODC5 */</span>
<a name="l07685"></a><a class="code" href="group___s_a_m3_s__pio.html#gae3520c4291e92c0c42ea6953022c22ed">07685</a> <span class="preprocessor">#define PIO_PA30D_PIODC6     (1u &lt;&lt; 30)  </span><span class="comment">/**&lt; \brief Pioa signal: PIODC6 */</span>
<a name="l07686"></a><a class="code" href="group___s_a_m3_s__pio.html#ga7fd85defa9cfd74b63cf535c76eece11">07686</a> <span class="preprocessor">#define PIO_PA31D_PIODC7     (1u &lt;&lt; 31)  </span><span class="comment">/**&lt; \brief Pioa signal: PIODC7 */</span>
<a name="l07687"></a><a class="code" href="group___s_a_m3_s__pio.html#ga16c93ded1dbde15177d6910d34947adf">07687</a> <span class="preprocessor">#define PIO_PA23D_PIODCCLK   (1u &lt;&lt; 23)  </span><span class="comment">/**&lt; \brief Pioa signal: PIODCCLK */</span>
<a name="l07688"></a><a class="code" href="group___s_a_m3_s__pio.html#gaed67c161d236db6840f97f0c5c953836">07688</a> <span class="preprocessor">#define PIO_PA15D_PIODCEN1   (1u &lt;&lt; 15)  </span><span class="comment">/**&lt; \brief Pioa signal: PIODCEN1 */</span>
<a name="l07689"></a><a class="code" href="group___s_a_m3_s__pio.html#ga2f55fb11d90a1d9186aeedecc5322d28">07689</a> <span class="preprocessor">#define PIO_PA16D_PIODCEN2   (1u &lt;&lt; 16)  </span><span class="comment">/**&lt; \brief Pioa signal: PIODCEN2 */</span>
<a name="l07690"></a>07690 <span class="comment">/*@}*/</span>
<a name="l07691"></a>07691 
<a name="l07692"></a>07692 <span class="comment">/* ************************************************************************** */</span>
<a name="l07693"></a>07693 <span class="comment">/*   MEMORY MAPPING DEFINITIONS FOR SAM3S */</span>
<a name="l07694"></a>07694 <span class="comment">/* ************************************************************************** */</span>
<a name="l07695"></a>07695 
<a name="l07696"></a><a class="code" href="group___s_a_m3_s__definitions.html#ga152118156c60a6889a31eccb521cfe3a">07696</a> <span class="preprocessor">#define IFLASH_ADDR  (0x00400000u) </span><span class="comment">/**&lt; Internal Flash base address */</span>
<a name="l07697"></a><a class="code" href="group___s_a_m3_s__definitions.html#ga694212ffb8c2786bacee3d0ad6020bda">07697</a> <span class="preprocessor">#define IROM_ADDR    (0x00800000u) </span><span class="comment">/**&lt; Internal ROM base address */</span>
<a name="l07698"></a><a class="code" href="group___s_a_m3_s__definitions.html#gaae45ac2ef16942159481c767ac4805cf">07698</a> <span class="preprocessor">#define IRAM_ADDR    (0x20000000u) </span><span class="comment">/**&lt; Internal RAM base address */</span>
<a name="l07699"></a><a class="code" href="group___s_a_m3_s__definitions.html#ga9bcbb97ddae3b2cc5e2c9613d33f66b4">07699</a> <span class="preprocessor">#define EBI_CS0_ADDR (0x60000000u) </span><span class="comment">/**&lt; EBI Chip Select 0 base address */</span>
<a name="l07700"></a><a class="code" href="group___s_a_m3_s__definitions.html#gaaddd9fdbbc77c9aced5308819f502a26">07700</a> <span class="preprocessor">#define EBI_CS1_ADDR (0x61000000u) </span><span class="comment">/**&lt; EBI Chip Select 1 base address */</span>
<a name="l07701"></a><a class="code" href="group___s_a_m3_s__definitions.html#ga058a35f9991487dc2dd12ada792d0730">07701</a> <span class="preprocessor">#define EBI_CS2_ADDR (0x62000000u) </span><span class="comment">/**&lt; EBI Chip Select 2 base address */</span>
<a name="l07702"></a><a class="code" href="group___s_a_m3_s__definitions.html#gad66ebdd0fc33ec3cf85dbaa14bbf05d9">07702</a> <span class="preprocessor">#define EBI_CS3_ADDR (0x63000000u) </span><span class="comment">/**&lt; EBI Chip Select 3 base address */</span>
<a name="l07703"></a>07703 
<a name="l07704"></a>07704 <span class="preprocessor">#if defined sam3s1</span>
<a name="l07705"></a>07705 <span class="preprocessor"></span><span class="preprocessor">#define IFLASH_SIZE 0x10000</span>
<a name="l07706"></a>07706 <span class="preprocessor"></span><span class="preprocessor">#define IFLASH_PAGE_SIZE              (256) </span><span class="comment">/* Internal FLASH 0 Page Size: 256 bytes */</span>
<a name="l07707"></a>07707 <span class="preprocessor">#define IFLASH_LOCK_REGION_SIZE     (16384) </span><span class="comment">/* Internal FLASH 0 Lock Region Size: 16 Kbytes */</span>
<a name="l07708"></a>07708 <span class="preprocessor">#define IFLASH_NB_OF_PAGES            (256) </span><span class="comment">/* Internal FLASH 0 Number of Pages: 256 */</span>
<a name="l07709"></a>07709 <span class="preprocessor">#define IFLASH_NB_OF_LOCK_BITS          (4) </span><span class="comment">/* Internal FLASH 0 Number of Lock Bits: 4 */</span>
<a name="l07710"></a>07710 <span class="preprocessor">#define IRAM_SIZE 0x4000</span>
<a name="l07711"></a>07711 <span class="preprocessor"></span><span class="preprocessor">#elif defined sam3s2</span>
<a name="l07712"></a>07712 <span class="preprocessor"></span><span class="preprocessor">#define IFLASH_SIZE 0x20000</span>
<a name="l07713"></a>07713 <span class="preprocessor"></span><span class="preprocessor">#define IFLASH_PAGE_SIZE              (256) </span><span class="comment">/* Internal FLASH 0 Page Size: 256 bytes */</span>
<a name="l07714"></a>07714 <span class="preprocessor">#define IFLASH_LOCK_REGION_SIZE     (16384) </span><span class="comment">/* Internal FLASH 0 Lock Region Size: 16 Kbytes */</span>
<a name="l07715"></a>07715 <span class="preprocessor">#define IFLASH_NB_OF_PAGES            (512) </span><span class="comment">/* Internal FLASH 0 Number of Pages: 512 */</span>
<a name="l07716"></a>07716 <span class="preprocessor">#define IFLASH_NB_OF_LOCK_BITS          (8) </span><span class="comment">/* Internal FLASH 0 Number of Lock Bits: 8 */</span>
<a name="l07717"></a>07717 <span class="preprocessor">#define IRAM_SIZE 0x8000</span>
<a name="l07718"></a>07718 <span class="preprocessor"></span><span class="preprocessor">#elif defined sam3s4</span>
<a name="l07719"></a>07719 <span class="preprocessor"></span><span class="preprocessor">#define IFLASH_SIZE 0x40000</span>
<a name="l07720"></a>07720 <span class="preprocessor"></span><span class="preprocessor">#define IFLASH_PAGE_SIZE              (256) </span><span class="comment">/* Internal FLASH 0 Page Size: 256 bytes */</span>
<a name="l07721"></a>07721 <span class="preprocessor">#define IFLASH_LOCK_REGION_SIZE     (16384) </span><span class="comment">/* Internal FLASH 0 Lock Region Size: 16 Kbytes */</span>
<a name="l07722"></a>07722 <span class="preprocessor">#define IFLASH_NB_OF_PAGES           (1024) </span><span class="comment">/* Internal FLASH 0 Number of Pages: 1024 */</span>
<a name="l07723"></a>07723 <span class="preprocessor">#define IFLASH_NB_OF_LOCK_BITS         (16) </span><span class="comment">/* Internal FLASH 0 Number of Lock Bits: 16 */</span>
<a name="l07724"></a>07724 <span class="preprocessor">#define IRAM_SIZE 0xC000</span>
<a name="l07725"></a>07725 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l07726"></a>07726 <span class="preprocessor"></span><span class="preprocessor">  #error Library does not support the specified device.</span>
<a name="l07727"></a>07727 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l07728"></a>07728 <span class="preprocessor"></span>
<a name="l07729"></a>07729 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l07730"></a>07730 <span class="preprocessor"></span>}
<a name="l07731"></a>07731 <span class="preprocessor">#endif</span>
<a name="l07732"></a>07732 <span class="preprocessor"></span><span class="comment"></span>
<a name="l07733"></a>07733 <span class="comment">/*@}*/</span>
<a name="l07734"></a>07734 
<a name="l07735"></a>07735 <span class="preprocessor">#endif </span><span class="comment">/* SAM3S_H */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
