------------------------------------------------------------------------------
-- **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
------------------------------------------------------------------------------
-- QUALCOMM Proprietary
-- Copyright QUALCOMM Incorporated.  All rights reserved.
--
-- All data and information contained in or disclosed by this document are
-- confidential and proprietary information of QUALCOMM Incorporated, and
-- all rights therein are expressly reserved. By accepting this material,
-- the recipient agrees that this material and the information contained
-- therein are held in confidence and in trust and will not be used,
-- copied, reproduced in whole or in part, nor its contents revealed in
-- any manner to others without the express written permission of QUALCOMM
-- Incorporated.
--
-- This technology was exported from the United States in accordance with
-- the Export Administration Regulations. Diversion contrary to U.S. law
-- prohibited.
------------------------------------------------------------------------------
-- RCS File        : -USE CVS LOG-
-- Revision        : -USE CVS LOG-
-- Last Check In   : -USE CVS LOG-
------------------------------------------------------------------------------
-- Description     : Top Address File, Flattened
------------------------------------------------------------------------------
-----------------------------------------------------------------
-- Automatically generated by SCALe Autoreg GenAddrFile module.
-----------------------------------------------------------------
-- !! WARNING !! DO NOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-- !! WARNING !! OR JUST DOO'T MANUALLY EDIT THIS FILE AT ALL.
-----------------------------------------------------------------

REVID_BASE BASE 0x00000100 revidaddr 31:0

 revid MODULE OFFSET=REVID_BASE+0x00000000 MAX=REVID_BASE+0x000000FF APRE=REVID_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.REVID_BASE.REVID
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 RFU BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 VARIANT BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 METAL BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ALL_LAYER BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x51
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1A
 SUBTYPE BIT[7:0]

SBL_ID_0 ADDRESS 0x0050 RW
SBL_ID_0 RESET_VALUE 0x00
 VERSION BIT[7:0]

SBL_ID_1 ADDRESS 0x0051 RW
SBL_ID_1 RESET_VALUE 0x00
 VERSION BIT[7:0]

PBS_OTP_ID_0 ADDRESS 0x0054 RW
PBS_OTP_ID_0 RESET_VALUE 0x00
 VERSION BIT[7:0]

REV_ID_SPARE_0 ADDRESS 0x0060 RW
REV_ID_SPARE_0 RESET_VALUE 0x00
 SPARE BIT[7:0]

REV_ID_SPARE_1 ADDRESS 0x0061 RW
REV_ID_SPARE_1 RESET_VALUE 0x00
 SPARE BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0F
 NUM_TRIM BIT[7:0]

TP_REV ADDRESS 0x00F1 RW
TP_REV RESET_VALUE 0xFF
 TP_REV BIT[7:0]

FAB_ID ADDRESS 0x00F2 RW
FAB_ID RESET_VALUE 0xFF
 FAB_ID BIT[7:0]

WAFER_ID ADDRESS 0x00F3 RW
WAFER_ID RESET_VALUE 0xFF
 WAFER_ID BIT[7:0]

X_COORD ADDRESS 0x00F4 RW
X_COORD RESET_VALUE 0xFF
 X_COORD BIT[7:0]

Y_COORD ADDRESS 0x00F5 RW
Y_COORD RESET_VALUE 0xFF
 Y_COORD BIT[7:0]

LOT_ID_11_10 ADDRESS 0x00F6 RW
LOT_ID_11_10 RESET_VALUE 0xFF
 LOT_ID_11_5_0 BIT[7:2]
 LOT_ID_10_5_4 BIT[1:0]

LOT_ID_10_09 ADDRESS 0x00F7 RW
LOT_ID_10_09 RESET_VALUE 0xFF
 LOT_ID_10_3_0 BIT[7:4]
 LOT_ID_09_5_2 BIT[3:0]

LOT_ID_09_08 ADDRESS 0x00F8 RW
LOT_ID_09_08 RESET_VALUE 0xFF
 LOT_ID_09_1_0 BIT[7:6]
 LOT_ID_08_5_0 BIT[5:0]

LOT_ID_07_06 ADDRESS 0x00F9 RW
LOT_ID_07_06 RESET_VALUE 0xFF
 LOT_ID_07_5_0 BIT[7:2]
 LOT_ID_06_5_4 BIT[1:0]

LOT_ID_06_05 ADDRESS 0x00FA RW
LOT_ID_06_05 RESET_VALUE 0xFF
 LOT_ID_06_3_0 BIT[7:4]
 LOT_ID_05_5_2 BIT[3:0]

LOT_ID_05_04 ADDRESS 0x00FB RW
LOT_ID_05_04 RESET_VALUE 0xFF
 LOT_ID_05_1_0 BIT[7:6]
 LOT_ID_04_5_0 BIT[5:0]

LOT_ID_03_02 ADDRESS 0x00FC RW
LOT_ID_03_02 RESET_VALUE 0xFF
 LOT_ID_03_5_0 BIT[7:2]
 LOT_ID_02_5_4 BIT[1:0]

LOT_ID_02_01 ADDRESS 0x00FD RW
LOT_ID_02_01 RESET_VALUE 0xFF
 LOT_ID_02_3_0 BIT[7:4]
 LOT_ID_01_5_2 BIT[3:0]

LOT_ID_01_00 ADDRESS 0x00FE RW
LOT_ID_01_00 RESET_VALUE 0xFF
 LOT_ID_01_1_0 BIT[7:6]
 LOT_ID_00_5_0 BIT[5:0]

MFG_ID_SPARE ADDRESS 0x00FF RW
MFG_ID_SPARE RESET_VALUE 0xFF
 SPARE BIT[7:0]

REVID1_BASE BASE 0x00010100 revid1addr 31:0

 revid1 MODULE OFFSET=REVID1_BASE+0x00000000 MAX=REVID1_BASE+0x000000FF APRE=REVID1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.REVID1_BASE.REVID1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 RFU BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 VARIANT BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 METAL BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ALL_LAYER BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x51
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1A
 SUBTYPE BIT[7:0]

SBL_ID_0 ADDRESS 0x0050 RW
SBL_ID_0 RESET_VALUE 0x00
 VERSION BIT[7:0]

SBL_ID_1 ADDRESS 0x0051 RW
SBL_ID_1 RESET_VALUE 0x00
 VERSION BIT[7:0]

PBS_OTP_ID_0 ADDRESS 0x0054 RW
PBS_OTP_ID_0 RESET_VALUE 0x00
 VERSION BIT[7:0]

REV_ID_SPARE_0 ADDRESS 0x0060 RW
REV_ID_SPARE_0 RESET_VALUE 0x00
 SPARE BIT[7:0]

REV_ID_SPARE_1 ADDRESS 0x0061 RW
REV_ID_SPARE_1 RESET_VALUE 0x00
 SPARE BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0F
 NUM_TRIM BIT[7:0]

TP_REV ADDRESS 0x00F1 RW
TP_REV RESET_VALUE 0xFF
 TP_REV BIT[7:0]

FAB_ID ADDRESS 0x00F2 RW
FAB_ID RESET_VALUE 0xFF
 FAB_ID BIT[7:0]

WAFER_ID ADDRESS 0x00F3 RW
WAFER_ID RESET_VALUE 0xFF
 WAFER_ID BIT[7:0]

X_COORD ADDRESS 0x00F4 RW
X_COORD RESET_VALUE 0xFF
 X_COORD BIT[7:0]

Y_COORD ADDRESS 0x00F5 RW
Y_COORD RESET_VALUE 0xFF
 Y_COORD BIT[7:0]

LOT_ID_11_10 ADDRESS 0x00F6 RW
LOT_ID_11_10 RESET_VALUE 0xFF
 LOT_ID_11_5_0 BIT[7:2]
 LOT_ID_10_5_4 BIT[1:0]

LOT_ID_10_09 ADDRESS 0x00F7 RW
LOT_ID_10_09 RESET_VALUE 0xFF
 LOT_ID_10_3_0 BIT[7:4]
 LOT_ID_09_5_2 BIT[3:0]

LOT_ID_09_08 ADDRESS 0x00F8 RW
LOT_ID_09_08 RESET_VALUE 0xFF
 LOT_ID_09_1_0 BIT[7:6]
 LOT_ID_08_5_0 BIT[5:0]

LOT_ID_07_06 ADDRESS 0x00F9 RW
LOT_ID_07_06 RESET_VALUE 0xFF
 LOT_ID_07_5_0 BIT[7:2]
 LOT_ID_06_5_4 BIT[1:0]

LOT_ID_06_05 ADDRESS 0x00FA RW
LOT_ID_06_05 RESET_VALUE 0xFF
 LOT_ID_06_3_0 BIT[7:4]
 LOT_ID_05_5_2 BIT[3:0]

LOT_ID_05_04 ADDRESS 0x00FB RW
LOT_ID_05_04 RESET_VALUE 0xFF
 LOT_ID_05_1_0 BIT[7:6]
 LOT_ID_04_5_0 BIT[5:0]

LOT_ID_03_02 ADDRESS 0x00FC RW
LOT_ID_03_02 RESET_VALUE 0xFF
 LOT_ID_03_5_0 BIT[7:2]
 LOT_ID_02_5_4 BIT[1:0]

LOT_ID_02_01 ADDRESS 0x00FD RW
LOT_ID_02_01 RESET_VALUE 0xFF
 LOT_ID_02_3_0 BIT[7:4]
 LOT_ID_01_5_2 BIT[3:0]

LOT_ID_01_00 ADDRESS 0x00FE RW
LOT_ID_01_00 RESET_VALUE 0xFF
 LOT_ID_01_1_0 BIT[7:6]
 LOT_ID_00_5_0 BIT[5:0]

MFG_ID_SPARE ADDRESS 0x00FF RW
MFG_ID_SPARE RESET_VALUE 0xFF
 SPARE BIT[7:0]

BUS_BASE BASE 0x00000400 busaddr 31:0

 bus MODULE OFFSET=BUS_BASE+0x00000000 MAX=BUS_BASE+0x000000FF APRE=BUS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.BUS_BASE.BUS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
 TYPE BIT[7:0]
  INTERFACE VALUE 0x0B

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
 SUBTYPE BIT[7:0]
  INTBUS_ARB VALUE 0x02
  INTBUS_ARB_WITH_LOGGER VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 LOGGER_OK BIT[7]
  LOGGER_INACTIVE VALUE 0x0
  LOGGER_ACTIVE VALUE 0x1
 LOGGER_FULL BIT[6]
  LOGGER_NOT_FULL VALUE 0x0
  LOGGER_IS_FULL VALUE 0x1
 HALF_ENTRY BIT[5]
  FULL_ENTRIES VALUE 0x0
  LAST_HALF_ENTRY VALUE 0x1
 INTBUS_ARB_GNT BIT[3:0]

FIFO_SIZE ADDRESS 0x000B R
FIFO_SIZE RESET_VALUE 0x01
 FIFO_SIZE BIT[1:0]
  FIFO64X64 VALUE 0x0
  FIFO128X64 VALUE 0x1
  FIFO256X64 VALUE 0x2

TIMEOUT_EN ADDRESS 0x0043 RW
TIMEOUT_EN RESET_VALUE 0x80
 TIMEOUT_EN BIT[7]

TIMEOUT ADDRESS 0x0044 RW
TIMEOUT RESET_VALUE 0x3F
 TIMEOUT BIT[5:0]

LOGGER_EN ADDRESS 0x0046 RW
LOGGER_EN RESET_VALUE 0x00
 LOGGER_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

LOGGER_CTL ADDRESS 0x0050 RW
LOGGER_CTL RESET_VALUE 0x00
 PERPH_FILTER BIT[3]
  PERPH_FILTER_OFF VALUE 0x0
  PERPH_FILTER_ON VALUE 0x1
 IGNORE_TIMESTAMP BIT[2]
  LOG_TIMESTAMP VALUE 0x0
  IGNORE_TIMESTAMP VALUE 0x1
 IGNORE_READS BIT[1]
  LOG_READS_AND_WRITES VALUE 0x0
  LOG_WRITES_ONLY VALUE 0x1
 WRAP BIT[0]
  NO_WRAP VALUE 0x0
  WRAP VALUE 0x1

LOGGER_PID ADDRESS 0x0052 RW
LOGGER_PID RESET_VALUE 0x00
 LOGGER_PID BIT[7:0]

LOGGER_SID ADDRESS 0x0053 RW
LOGGER_SID RESET_VALUE 0x00
 LOGGER_SID BIT[1:0]

MEM_INTF_ADDR ADDRESS 0x0054 RW
MEM_INTF_ADDR RESET_VALUE 0x00
 MEM_INTF_ADDR BIT[7:0]

CAPTURE_INC ADDRESS 0x0056 W
CAPTURE_INC RESET_VALUE 0x00
 CAPTURE_INC BIT[0]
  CAPTURE_AND_INC VALUE 0x1

MEM_INTF_DATA0 ADDRESS 0x0058 RW
MEM_INTF_DATA0 RESET_VALUE 0x00
 MEM_INTF_DATA0 BIT[7:0]

MEM_INTF_DATA1 ADDRESS 0x0059 RW
MEM_INTF_DATA1 RESET_VALUE 0x00
 MEM_INTF_DATA1 BIT[7:0]

MEM_INTF_DATA2 ADDRESS 0x005A RW
MEM_INTF_DATA2 RESET_VALUE 0x00
 MEM_INTF_DATA2 BIT[7:0]

MEM_INTF_DATA3 ADDRESS 0x005B RW
MEM_INTF_DATA3 RESET_VALUE 0x00
 MEM_INTF_DATA3 BIT[7:0]

MEM_INTF_DATA4 ADDRESS 0x005C RW
MEM_INTF_DATA4 RESET_VALUE 0x00
 MEM_INTF_DATA4 BIT[7:0]

MEM_INTF_DATA5 ADDRESS 0x005D RW
MEM_INTF_DATA5 RESET_VALUE 0x00
 MEM_INTF_DATA5 BIT[7:0]

MEM_INTF_DATA6 ADDRESS 0x005E RW
MEM_INTF_DATA6 RESET_VALUE 0x00
 MEM_INTF_DATA6 BIT[7:0]

MEM_INTF_DATA7 ADDRESS 0x005F RW
MEM_INTF_DATA7 RESET_VALUE 0x00
 MEM_INTF_DATA7 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_EN BIT[7:4]
 DTEST BIT[3:0]

INT_BASE BASE 0x00000500 intaddr 31:0

 int MODULE OFFSET=INT_BASE+0x00000000 MAX=INT_BASE+0x000000FF APRE=INT_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.INT_BASE.INT
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x05
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0A
 TYPE BIT[7:0]
  INTERRUPT VALUE 0x0A

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  PNP_INTERRUPT VALUE 0x01
  PIN_INTERRUPT VALUE 0x02
  PNP_AND_PIN_INTERRUPT VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 IRQ_STATUS BIT[2]
  NO_INT_CLOCK_REQ VALUE 0x0
  INT_CLOCK_REQUESTED VALUE 0x1
 CLK_REQ BIT[1]
  NO_CLOCK_REQ VALUE 0x0
  CLOCK_REQUESTED VALUE 0x1
 SEND_REQ BIT[0]
  NO_SEND_REQ VALUE 0x0
  SEND_REQUESTED VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 LAST_WINNER BIT[7:0]

INT_RESEND_ALL ADDRESS 0x0040 W
INT_RESEND_ALL RESET_VALUE 0x00
 INT_RESEND_ALL BIT[0]
  RESEND_ALL VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 INTR_EN BIT[7]
  PERIPHERAL_DISABLED VALUE 0x0
  PERIPHERAL_ENABLED VALUE 0x1

I2C_INTR_STATUS1 ADDRESS 0x0050 R
I2C_INTR_STATUS1 RESET_VALUE 0x00
 PBS_CLIENT0 BIT[7]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 CLK_DIST BIT[6]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 BCL_COMP_MDM BIT[5]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 TEMP_ALARM BIT[4]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 BCL_D_PLM BIT[3]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 BCL_D BIT[2]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 PON BIT[1]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 SPMI BIT[0]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1

I2C_INTR_STATUS2 ADDRESS 0x0051 R
I2C_INTR_STATUS2 RESET_VALUE 0x00
 GPIO06 BIT[7]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 GPIO05 BIT[6]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 GPIO04 BIT[5]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 GPIO03 BIT[4]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 GPIO02 BIT[3]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 GPIO01 BIT[2]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 PBS_CLIENT2 BIT[1]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 PBS_CLIENT1 BIT[0]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1

I2C_INTR_STATUS3 ADDRESS 0x0052 R
I2C_INTR_STATUS3 RESET_VALUE 0x00
 S2_CTRL BIT[7]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 S1_CTRL BIT[6]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 GPIO12 BIT[5]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 GPIO11 BIT[4]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 GPIO10 BIT[3]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 GPIO09 BIT[2]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 GPIO08 BIT[1]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 GPIO07 BIT[0]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1

I2C_INTR_STATUS4 ADDRESS 0x0053 R
I2C_INTR_STATUS4 RESET_VALUE 0x00
 LDO05 BIT[7]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 LDO04 BIT[6]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 LDO03 BIT[5]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 LDO02 BIT[4]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 LDO01 BIT[3]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 S5_CTRL BIT[2]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 S4_CTRL BIT[1]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 S3_CTRL BIT[0]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1

I2C_INTR_STATUS5 ADDRESS 0x0054 R
I2C_INTR_STATUS5 RESET_VALUE 0x00
 LPG_CHAN1 BIT[7]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 BOB_MONITORING BIT[6]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 BOB_CONFIG BIT[5]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 LDO10 BIT[4]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 LDO09 BIT[3]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 LDO08 BIT[2]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 LDO07 BIT[1]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 LDO06 BIT[0]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1

I2C_INTR_STATUS6 ADDRESS 0x0055 R
I2C_INTR_STATUS6 RESET_VALUE 0x00
 LAB BIT[7]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 IBB BIT[6]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 WLED1_CTRL BIT[5]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 MVFLASH1 BIT[4]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 TRI_LED BIT[3]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 LPG_CHAN4 BIT[2]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 LPG_CHAN3 BIT[1]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 LPG_CHAN2 BIT[0]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1

I2C_INTR_STATUS7 ADDRESS 0x0056 R
I2C_INTR_STATUS7 RESET_VALUE 0x00
 CDC_A BIT[3]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 CDC_D BIT[2]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 LCDB BIT[1]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1
 OLEDB BIT[0]
  IRQ_OFF VALUE 0x0
  IRQ_ON VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E0 RW
TEST1 RESET_VALUE 0x00
 DTEST_EN BIT[7:4]
 DTEST BIT[3:0]
  OFF VALUE 0x0
  SEND_REQ VALUE 0x1
  LEVEL VALUE 0x2
  TWO_BIT_WIN VALUE 0x3
  NEXT_WIN_MSB VALUE 0x4
  NEXT_WIN_LSB VALUE 0x5
  ACK_REQ VALUE 0x6
  STATE VALUE 0x7
  MSTR_PSLV_ID VALUE 0x8
  SSLV_ID VALUE 0x9
  INT_HI VALUE 0xA
  INT_LO VALUE 0xB
  PERIPH_HI VALUE 0xC
  PERIPH_LO VALUE 0xD
  CLK_REQ VALUE 0xE

SPMI_BASE BASE 0x00000600 spmiaddr 31:0

 spmi MODULE OFFSET=SPMI_BASE+0x00000000 MAX=SPMI_BASE+0x000000FF APRE=SPMI_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.SPMI_BASE.SPMI
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x07
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
 TYPE BIT[7:0]
  INTERFACE VALUE 0x0B

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  SPMI_ONLY VALUE 0x01
  SPMI_I2C VALUE 0x05

ERROR_SYNDROME ADDRESS 0x0008 R
ERROR_SYNDROME RESET_VALUE 0x00
 ERROR_SYNDROME BIT[7:0]

ERROR_DATA ADDRESS 0x000B R
ERROR_DATA RESET_VALUE 0x00
 ERROR_DATA BIT[7:0]

ERROR_ADDR_LO ADDRESS 0x000C R
ERROR_ADDR_LO RESET_VALUE 0x00
 ERROR_ADDR_LO BIT[7:0]

ERROR_ADDR_MD ADDRESS 0x000D R
ERROR_ADDR_MD RESET_VALUE 0x00
 ERROR_ADDR_MD BIT[7:0]

ERROR_ADDR_HI ADDRESS 0x000E R
ERROR_ADDR_HI RESET_VALUE 0x00
 ERROR_ADDR_HI BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 SPMI_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x01
 SPMI_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0x01
 SPMI_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 SPMI_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SPMI_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SPMI_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SPMI_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SPMI_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SPMI_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

SPMI_BUF_CFG ADDRESS 0x0040 RW
SPMI_BUF_CFG RESET_VALUE 0x01
 BUFFER_STRENGTH BIT[1:0]
  LOW10PF VALUE 0x0
  MID20PF VALUE 0x1
  HIGH40PF VALUE 0x2
  VERYHIGH50PF VALUE 0x3

SSC_DETECT_CFG ADDRESS 0x0041 RW
SSC_DETECT_CFG RESET_VALUE 0x00
 SSC_DETECT_CFG BIT[2:0]
  WINDOW_DISABLED_Q1_DELAY_ENABLED VALUE 0x0
  WINDOW_DISABLED_Q1_DELAY_DISABLED VALUE 0x1
  WINDOW_ENABLED_Q1_DELAY_ENABLED VALUE 0x2
  WINDOW_ENABLED_Q1_DELAY_DISABLED VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SPMI_INT_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_EN BIT[7:4]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 SPMI_DTEST_BYP BIT[3]
 DTEST_SEL BIT[2:0]

PON_BASE BASE 0x00000800 ponaddr 31:0

 pon MODULE OFFSET=PON_BASE+0x00000000 MAX=PON_BASE+0x000000FF APRE=PON_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.PON_BASE.PON
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x01
 TYPE BIT[7:0]
  PON VALUE 0x01

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
 SUBTYPE BIT[7:0]
  PON_PRIMARY VALUE 0x01
  PON_SECONDARY VALUE 0x02
  PON_1REG VALUE 0x03
  PON_GEN2_PRIMARY VALUE 0x04
  PON_GEN2_SECONDARY VALUE 0x05

PON_PBL_STATUS ADDRESS 0x0007 R
PON_PBL_STATUS RESET_VALUE 0xX0
 DVDD_RB_OCCURRED BIT[7]
  NO_RESET VALUE 0x0
  RESET_OCCURRED VALUE 0x1
 XVDD_RB_OCCURRED BIT[6]
  NO_RESET VALUE 0x0
  RESET_OCCURRED VALUE 0x1

FSM_STATUS ADDRESS 0x0008 R
FSM_STATUS RESET_VALUE 0x0X
 FSM_STATE BIT[2:0]
  OFF VALUE 0x0
  PON VALUE 0x1
  POFF VALUE 0x2
  ON VALUE 0x3
  DVDD_CONFIG VALUE 0x4
  RESERVED VALUE 0x5
  FAULT VALUE 0x6
  WARM_RESET VALUE 0x7

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
 SOFT_RESET_OCCURED BIT[7]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 PMIC_WD_BARK BIT[6]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 K_R_BARK BIT[5]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 RESIN_BARK BIT[4]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 KPDPWR_BARK BIT[3]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 CBLPWR_ON BIT[2]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 RESIN_ON BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 KPDPWR_ON BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 PMIC_WD_BARK BIT[6]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 K_R_BARK BIT[5]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 RESIN_BARK BIT[4]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 KPDPWR_BARK BIT[3]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 CBLPWR_ON BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 RESIN_ON BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 KPDPWR_ON BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 K_R_BARK BIT[5]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 RESIN_BARK BIT[4]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 KPDPWR_BARK BIT[3]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 CBLPWR_ON BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 RESIN_ON BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 KPDPWR_ON BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 K_R_BARK BIT[5]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 RESIN_BARK BIT[4]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 KPDPWR_BARK BIT[3]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 CBLPWR_ON BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 RESIN_ON BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 KPDPWR_ON BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
 PMIC_WD_BARK BIT[6]
 K_R_BARK BIT[5]
 RESIN_BARK BIT[4]
 KPDPWR_BARK BIT[3]
 CBLPWR_ON BIT[2]
 RESIN_ON BIT[1]
 KPDPWR_ON BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 K_R_BARK BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RESIN_BARK BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 KPDPWR_BARK BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 CBLPWR_ON BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RESIN_ON BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 KPDPWR_ON BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 K_R_BARK BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RESIN_BARK BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 KPDPWR_BARK BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 CBLPWR_ON BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RESIN_ON BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 KPDPWR_ON BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
 SOFT_RESET_OCCURED BIT[7]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 K_R_BARK BIT[5]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 RESIN_BARK BIT[4]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 KPDPWR_BARK BIT[3]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 CBLPWR_ON BIT[2]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 RESIN_ON BIT[1]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 KPDPWR_ON BIT[0]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
 SOFT_RESET_OCCURED BIT[7]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 PMIC_WD_BARK BIT[6]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 K_R_BARK BIT[5]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 RESIN_BARK BIT[4]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 KPDPWR_BARK BIT[3]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 CBLPWR_ON BIT[2]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 RESIN_ON BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 KPDPWR_ON BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

KPDPWR_N_RESET_S1_TIMER ADDRESS 0x0040 RW
KPDPWR_N_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

KPDPWR_N_RESET_S2_TIMER ADDRESS 0x0041 RW
KPDPWR_N_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

KPDPWR_N_RESET_S2_CTL ADDRESS 0x0042 RW
KPDPWR_N_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

KPDPWR_N_RESET_S2_CTL2 ADDRESS 0x0043 RW
KPDPWR_N_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

RESIN_N_RESET_S1_TIMER ADDRESS 0x0044 RW
RESIN_N_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

RESIN_N_RESET_S2_TIMER ADDRESS 0x0045 RW
RESIN_N_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

RESIN_N_RESET_S2_CTL ADDRESS 0x0046 RW
RESIN_N_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_N_RESET_S2_CTL2 ADDRESS 0x0047 RW
RESIN_N_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

RESIN_AND_KPDPWR_RESET_S1_TIMER ADDRESS 0x0048 RW
RESIN_AND_KPDPWR_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_TIMER ADDRESS 0x0049 RW
RESIN_AND_KPDPWR_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

RESIN_AND_KPDPWR_RESET_S2_CTL ADDRESS 0x004A RW
RESIN_AND_KPDPWR_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_CTL2 ADDRESS 0x004B RW
RESIN_AND_KPDPWR_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

GP2_RESET_S1_TIMER ADDRESS 0x004C RW
GP2_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

GP2_RESET_S2_TIMER ADDRESS 0x004D RW
GP2_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

GP2_RESET_S2_CTL ADDRESS 0x004E RW
GP2_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP2_RESET_S2_CTL2 ADDRESS 0x004F RW
GP2_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

GP1_RESET_S1_TIMER ADDRESS 0x0050 RW
GP1_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

GP1_RESET_S2_TIMER ADDRESS 0x0051 RW
GP1_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

GP1_RESET_S2_CTL ADDRESS 0x0052 RW
GP1_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP1_RESET_S2_CTL2 ADDRESS 0x0053 RW
GP1_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

PMIC_WD_RESET_S1_TIMER ADDRESS 0x0054 RW
PMIC_WD_RESET_S1_TIMER RESET_VALUE 0x1F
 S1_TIMER BIT[6:0]
  SEC_0 VALUE 0x00
  SEC_1 VALUE 0x01
  SEC_2 VALUE 0x02
  SEC_3 VALUE 0x03
  SEC_4 VALUE 0x04
  SEC_5 VALUE 0x05
  SEC_6 VALUE 0x06
  SEC_7 VALUE 0x07
  SEC_8 VALUE 0x08
  SEC_9 VALUE 0x09
  SEC_10 VALUE 0x0A
  SEC_11 VALUE 0x0B
  SEC_12 VALUE 0x0C
  SEC_13 VALUE 0x0D
  SEC_14 VALUE 0x0E
  SEC_15 VALUE 0x0F
  SEC_16 VALUE 0x10
  SEC_17 VALUE 0x11
  SEC_18 VALUE 0x12
  SEC_19 VALUE 0x13
  SEC_20 VALUE 0x14
  SEC_21 VALUE 0x15
  SEC_22 VALUE 0x16
  SEC_23 VALUE 0x17
  SEC_24 VALUE 0x18
  SEC_25 VALUE 0x19
  SEC_26 VALUE 0x1A
  SEC_27 VALUE 0x1B
  SEC_28 VALUE 0x1C
  SEC_29 VALUE 0x1D
  SEC_30 VALUE 0x1E
  SEC_31 VALUE 0x1F
  SEC_32 VALUE 0x20
  SEC_33 VALUE 0x21
  SEC_34 VALUE 0x22
  SEC_35 VALUE 0x23
  SEC_36 VALUE 0x24
  SEC_37 VALUE 0x25
  SEC_38 VALUE 0x26
  SEC_39 VALUE 0x27
  SEC_40 VALUE 0x28
  SEC_41 VALUE 0x29
  SEC_42 VALUE 0x2A
  SEC_43 VALUE 0x2B
  SEC_44 VALUE 0x2C
  SEC_45 VALUE 0x2D
  SEC_46 VALUE 0x2E
  SEC_47 VALUE 0x2F
  SEC_48 VALUE 0x30
  SEC_49 VALUE 0x31
  SEC_50 VALUE 0x32
  SEC_51 VALUE 0x33
  SEC_52 VALUE 0x34
  SEC_53 VALUE 0x35
  SEC_54 VALUE 0x36
  SEC_55 VALUE 0x37
  SEC_56 VALUE 0x38
  SEC_57 VALUE 0x39
  SEC_58 VALUE 0x3A
  SEC_59 VALUE 0x3B
  SEC_60 VALUE 0x3C
  SEC_61 VALUE 0x3D
  SEC_62 VALUE 0x3E
  SEC_63 VALUE 0x3F
  SEC_64 VALUE 0x40
  SEC_65 VALUE 0x41
  SEC_66 VALUE 0x42
  SEC_67 VALUE 0x43
  SEC_68 VALUE 0x44
  SEC_69 VALUE 0x45
  SEC_70 VALUE 0x46
  SEC_71 VALUE 0x47
  SEC_72 VALUE 0x48
  SEC_73 VALUE 0x49
  SEC_74 VALUE 0x4A
  SEC_75 VALUE 0x4B
  SEC_76 VALUE 0x4C
  SEC_77 VALUE 0x4D
  SEC_78 VALUE 0x4E
  SEC_79 VALUE 0x4F
  SEC_80 VALUE 0x50
  SEC_81 VALUE 0x51
  SEC_82 VALUE 0x52
  SEC_83 VALUE 0x53
  SEC_84 VALUE 0x54
  SEC_85 VALUE 0x55
  SEC_86 VALUE 0x56
  SEC_87 VALUE 0x57
  SEC_88 VALUE 0x58
  SEC_89 VALUE 0x59
  SEC_90 VALUE 0x5A
  SEC_91 VALUE 0x5B
  SEC_92 VALUE 0x5C
  SEC_93 VALUE 0x5D
  SEC_94 VALUE 0x5E
  SEC_95 VALUE 0x5F
  SEC_96 VALUE 0x60
  SEC_97 VALUE 0x61
  SEC_98 VALUE 0x62
  SEC_99 VALUE 0x63
  SEC_100 VALUE 0x64
  SEC_101 VALUE 0x65
  SEC_102 VALUE 0x66
  SEC_103 VALUE 0x67
  SEC_104 VALUE 0x68
  SEC_105 VALUE 0x69
  SEC_106 VALUE 0x6A
  SEC_107 VALUE 0x6B
  SEC_108 VALUE 0x6C
  SEC_109 VALUE 0x6D
  SEC_110 VALUE 0x6E
  SEC_111 VALUE 0x6F
  SEC_112 VALUE 0x70
  SEC_113 VALUE 0x71
  SEC_114 VALUE 0x72
  SEC_115 VALUE 0x73
  SEC_116 VALUE 0x74
  SEC_117 VALUE 0x75
  SEC_118 VALUE 0x76
  SEC_119 VALUE 0x77
  SEC_120 VALUE 0x78
  SEC_121 VALUE 0x79
  SEC_122 VALUE 0x7A
  SEC_123 VALUE 0x7B
  SEC_124 VALUE 0x7C
  SEC_125 VALUE 0x7D
  SEC_126 VALUE 0x7E
  SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_TIMER ADDRESS 0x0055 RW
PMIC_WD_RESET_S2_TIMER RESET_VALUE 0x01
 S2_TIMER BIT[6:0]
  SEC_0 VALUE 0x00
  SEC_1 VALUE 0x01
  SEC_2 VALUE 0x02
  SEC_3 VALUE 0x03
  SEC_4 VALUE 0x04
  SEC_5 VALUE 0x05
  SEC_6 VALUE 0x06
  SEC_7 VALUE 0x07
  SEC_8 VALUE 0x08
  SEC_9 VALUE 0x09
  SEC_10 VALUE 0x0A
  SEC_11 VALUE 0x0B
  SEC_12 VALUE 0x0C
  SEC_13 VALUE 0x0D
  SEC_14 VALUE 0x0E
  SEC_15 VALUE 0x0F
  SEC_16 VALUE 0x10
  SEC_17 VALUE 0x11
  SEC_18 VALUE 0x12
  SEC_19 VALUE 0x13
  SEC_20 VALUE 0x14
  SEC_21 VALUE 0x15
  SEC_22 VALUE 0x16
  SEC_23 VALUE 0x17
  SEC_24 VALUE 0x18
  SEC_25 VALUE 0x19
  SEC_26 VALUE 0x1A
  SEC_27 VALUE 0x1B
  SEC_28 VALUE 0x1C
  SEC_29 VALUE 0x1D
  SEC_30 VALUE 0x1E
  SEC_31 VALUE 0x1F
  SEC_32 VALUE 0x20
  SEC_33 VALUE 0x21
  SEC_34 VALUE 0x22
  SEC_35 VALUE 0x23
  SEC_36 VALUE 0x24
  SEC_37 VALUE 0x25
  SEC_38 VALUE 0x26
  SEC_39 VALUE 0x27
  SEC_40 VALUE 0x28
  SEC_41 VALUE 0x29
  SEC_42 VALUE 0x2A
  SEC_43 VALUE 0x2B
  SEC_44 VALUE 0x2C
  SEC_45 VALUE 0x2D
  SEC_46 VALUE 0x2E
  SEC_47 VALUE 0x2F
  SEC_48 VALUE 0x30
  SEC_49 VALUE 0x31
  SEC_50 VALUE 0x32
  SEC_51 VALUE 0x33
  SEC_52 VALUE 0x34
  SEC_53 VALUE 0x35
  SEC_54 VALUE 0x36
  SEC_55 VALUE 0x37
  SEC_56 VALUE 0x38
  SEC_57 VALUE 0x39
  SEC_58 VALUE 0x3A
  SEC_59 VALUE 0x3B
  SEC_60 VALUE 0x3C
  SEC_61 VALUE 0x3D
  SEC_62 VALUE 0x3E
  SEC_63 VALUE 0x3F
  SEC_64 VALUE 0x40
  SEC_65 VALUE 0x41
  SEC_66 VALUE 0x42
  SEC_67 VALUE 0x43
  SEC_68 VALUE 0x44
  SEC_69 VALUE 0x45
  SEC_70 VALUE 0x46
  SEC_71 VALUE 0x47
  SEC_72 VALUE 0x48
  SEC_73 VALUE 0x49
  SEC_74 VALUE 0x4A
  SEC_75 VALUE 0x4B
  SEC_76 VALUE 0x4C
  SEC_77 VALUE 0x4D
  SEC_78 VALUE 0x4E
  SEC_79 VALUE 0x4F
  SEC_80 VALUE 0x50
  SEC_81 VALUE 0x51
  SEC_82 VALUE 0x52
  SEC_83 VALUE 0x53
  SEC_84 VALUE 0x54
  SEC_85 VALUE 0x55
  SEC_86 VALUE 0x56
  SEC_87 VALUE 0x57
  SEC_88 VALUE 0x58
  SEC_89 VALUE 0x59
  SEC_90 VALUE 0x5A
  SEC_91 VALUE 0x5B
  SEC_92 VALUE 0x5C
  SEC_93 VALUE 0x5D
  SEC_94 VALUE 0x5E
  SEC_95 VALUE 0x5F
  SEC_96 VALUE 0x60
  SEC_97 VALUE 0x61
  SEC_98 VALUE 0x62
  SEC_99 VALUE 0x63
  SEC_100 VALUE 0x64
  SEC_101 VALUE 0x65
  SEC_102 VALUE 0x66
  SEC_103 VALUE 0x67
  SEC_104 VALUE 0x68
  SEC_105 VALUE 0x69
  SEC_106 VALUE 0x6A
  SEC_107 VALUE 0x6B
  SEC_108 VALUE 0x6C
  SEC_109 VALUE 0x6D
  SEC_110 VALUE 0x6E
  SEC_111 VALUE 0x6F
  SEC_112 VALUE 0x70
  SEC_113 VALUE 0x71
  SEC_114 VALUE 0x72
  SEC_115 VALUE 0x73
  SEC_116 VALUE 0x74
  SEC_117 VALUE 0x75
  SEC_118 VALUE 0x76
  SEC_119 VALUE 0x77
  SEC_120 VALUE 0x78
  SEC_121 VALUE 0x79
  SEC_122 VALUE 0x7A
  SEC_123 VALUE 0x7B
  SEC_124 VALUE 0x7C
  SEC_125 VALUE 0x7D
  SEC_126 VALUE 0x7E
  SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_CTL ADDRESS 0x0056 RW
PMIC_WD_RESET_S2_CTL RESET_VALUE 0x06
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  RESERVED10 VALUE 0xA
  RESERVED11 VALUE 0xB
  RESERVED12 VALUE 0xC
  RESERVED13 VALUE 0xD
  RESERVED14 VALUE 0xE
  RESERVED15 VALUE 0xF

PMIC_WD_RESET_S2_CTL2 ADDRESS 0x0057 RW
PMIC_WD_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

PMIC_WD_RESET_PET ADDRESS 0x0058 W
PMIC_WD_RESET_PET RESET_VALUE 0x00
 WATCHDOG_PET BIT[0]
  NOP_WD VALUE 0x0
  PET_WD VALUE 0x1

PS_HOLD_RESET_CTL ADDRESS 0x005A RW
PS_HOLD_RESET_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  RESERVED10 VALUE 0xA
  RESERVED11 VALUE 0xB
  RESERVED12 VALUE 0xC
  RESERVED13 VALUE 0xD
  RESERVED14 VALUE 0xE
  RESERVED15 VALUE 0xF

PS_HOLD_RESET_CTL2 ADDRESS 0x005B RW
PS_HOLD_RESET_CTL2 RESET_VALUE 0x80
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

SW_RESET_S2_CTL ADDRESS 0x0062 RW
SW_RESET_S2_CTL RESET_VALUE 0x00
 RESET_TYPE BIT[3:0]
  SOFT_RESET VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

SW_RESET_S2_CTL2 ADDRESS 0x0063 RW
SW_RESET_S2_CTL2 RESET_VALUE 0x00
 SW_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

SW_RESET_GO ADDRESS 0x0064 W
SW_RESET_GO RESET_VALUE 0x00
 SW_RESET_GO BIT[7:0]

PULL_CTL ADDRESS 0x0070 RW
PULL_CTL RESET_VALUE 0x0F
 PON1_PD_EN BIT[3]
  PD_DISABLED VALUE 0x0
  PD_ENABLED VALUE 0x1
 CBLPWR_N_PU_EN BIT[2]
  PU_DISABLED VALUE 0x0
  PU_ENABLED VALUE 0x1
 KPDPWR_N_PU_EN BIT[1]
  PU_DISABLED VALUE 0x0
  PU_ENABLED VALUE 0x1
 RESIN_N_PU_EN BIT[0]
  PU_DISABLED VALUE 0x0
  PU_ENABLED VALUE 0x1

DEBOUNCE_CTL ADDRESS 0x0071 RW
DEBOUNCE_CTL RESET_VALUE 0x05
 DEBOUNCE BIT[3:0]
  MS_0P06 VALUE 0x0
  MS_0P12 VALUE 0x1
  MS_0P24 VALUE 0x2
  MS_0P49 VALUE 0x3
  MS_0P98 VALUE 0x4
  MS_2P0 VALUE 0x5
  MS_3P9 VALUE 0x6
  MS_7P8 VALUE 0x7
  MS_15P6 VALUE 0x8
  MS_31P2 VALUE 0x9
  MS_62P5 VALUE 0xA
  MS_125 VALUE 0xB
  MS_250 VALUE 0xC
  RESERVED1 VALUE 0xD
  RESERVED2 VALUE 0xE
  RESERVED3 VALUE 0xF

RESET_S3_SRC ADDRESS 0x0074 RW
RESET_S3_SRC RESET_VALUE 0x00
 RESET_S3_SOURCE BIT[1:0]
  KPDPWR_N VALUE 0x0
  RESIN_N VALUE 0x1
  KPDPWR_AND_RESIN VALUE 0x2
  KPDPWR_OR_RESIN VALUE 0x3

RESET_S3_TIMER ADDRESS 0x0075 RW
RESET_S3_TIMER RESET_VALUE 0x04
 S3_TIMER BIT[2:0]
  IMMEDIATE VALUE 0x0
  SEC_2 VALUE 0x1
  SEC_4 VALUE 0x2
  SEC_8 VALUE 0x3
  SEC_16 VALUE 0x4
  SEC_32 VALUE 0x5
  SEC_64 VALUE 0x6
  SEC_128 VALUE 0x7

SMPL_CTL ADDRESS 0x007F RW
SMPL_CTL RESET_VALUE 0x00
 SMPL_EN BIT[7]
  SMPL_DISABLE VALUE 0x0
  SMPL_ENABLED VALUE 0x1

PON_TRIGGER_EN ADDRESS 0x0080 RW
PON_TRIGGER_EN RESET_VALUE 0x20
 KPDPWR_N BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 CBLPWR_N BIT[6]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 PON1 BIT[5]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 USB_CHG BIT[4]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DC_CHG BIT[3]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 RTC BIT[2]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

PON_TRIGGER_EDGE_CONFIG ADDRESS 0x0081 RW
PON_TRIGGER_EDGE_CONFIG RESET_VALUE 0x00
 KPDPWR_FEDGE_PON BIT[5]
  LEVEL VALUE 0x0
  FEDGE VALUE 0x1
 PON1_REDGE_PON BIT[4]
  LEVEL VALUE 0x0
  REDGE VALUE 0x1
 CBLPWR_FEDGE_PON BIT[3]
  LEVEL VALUE 0x0
  FEDGE VALUE 0x1
 USB_CHG_REDGE_PON BIT[2]
  LEVEL VALUE 0x0
  REDGE VALUE 0x1
 DC_CHG_REDGE_PON BIT[1]
  LEVEL VALUE 0x0
  REDGE VALUE 0x1

OPTION_BITS ADDRESS 0x0082 RW
OPTION_BITS RESET_VALUE 0x00
 KPDPWR_FEDGE_PON BIT[5]
  LEVEL VALUE 0x0
  FEDGE VALUE 0x1
 PON1_REDGE_PON BIT[4]
  LEVEL VALUE 0x0
  REDGE VALUE 0x1
 CBLPWR_FEDGE_PON BIT[3]
  LEVEL VALUE 0x0
  FEDGE VALUE 0x1
 USB_CHG_REDGE_PON BIT[2]
  LEVEL VALUE 0x0
  REDGE VALUE 0x1
 DC_CHG_REDGE_PON BIT[1]
  LEVEL VALUE 0x0
  REDGE VALUE 0x1

UVLO_CTL ADDRESS 0x0084 RW
UVLO_CTL RESET_VALUE 0x6D
 UVLO_EN BIT[7]
  UVLO_DISABLED VALUE 0x0
  UVLO_ENABLED VALUE 0x1
 UVLO_HYST BIT[6:5]
  MV_150 VALUE 0x0
  MV_300 VALUE 0x1
  MV_450 VALUE 0x2
  MV_600 VALUE 0x3
 UVLO_THRESH BIT[4:0]
  V_1P50 VALUE 0x00
  V_1P55 VALUE 0x01
  V_1P60 VALUE 0x02
  V_1P65 VALUE 0x03
  V_1P70 VALUE 0x04
  V_1P75 VALUE 0x05
  V_1P80 VALUE 0x06
  V_1P85 VALUE 0x07
  V_1P90 VALUE 0x08
  V_1P95 VALUE 0x09
  V_2P00 VALUE 0x0A
  V_2P05 VALUE 0x0B
  V_2P10 VALUE 0x0C
  V_2P15 VALUE 0x0D
  V_2P20 VALUE 0x0E
  V_2P25 VALUE 0x0F
  V_2P30 VALUE 0x10
  V_2P35 VALUE 0x11
  V_2P40 VALUE 0x12
  V_2P45 VALUE 0x13
  V_2P50 VALUE 0x14
  V_2P55 VALUE 0x15
  V_2P60 VALUE 0x16
  V_2P65 VALUE 0x17
  V_2P70 VALUE 0x18
  V_2P75 VALUE 0x19
  V_2P80 VALUE 0x1A
  V_2P85 VALUE 0x1B
  V_2P90 VALUE 0x1C
  V_2P95 VALUE 0x1D
  V_3P00 VALUE 0x1E
  V_3P05 VALUE 0x1F

UVLO_RB_STATUS ADDRESS 0x0085 R
UVLO_RB_STATUS RESET_VALUE 0xX0
 UVLO_RB BIT[7]
  DEASSERTED VALUE 0x0
  ASSERTED VALUE 0x1

OVLO_CTL ADDRESS 0x0086 RW
OVLO_CTL RESET_VALUE 0x2B
 OVLO_EN BIT[7]
  OVLO_DISABLED VALUE 0x0
  OVLO_ENABLED VALUE 0x1
 OVLO_HYST BIT[6:5]
  MV_250 VALUE 0x0
  MV_500 VALUE 0x1
  MV_1000 VALUE 0x2
  MV_2000 VALUE 0x3
 OVLO_THRESH BIT[4:0]
  V_4P2 VALUE 0x00
  V_4P3 VALUE 0x01
  V_4P4 VALUE 0x02
  V_4P5 VALUE 0x03
  V_4P6 VALUE 0x04
  V_4P7 VALUE 0x05
  V_4P8 VALUE 0x06
  V_4P9 VALUE 0x07
  V_5P0 VALUE 0x08
  V_5P1 VALUE 0x09
  V_5P2 VALUE 0x0A
  V_5P3 VALUE 0x0B
  V_5P4 VALUE 0x0C
  V_5P5 VALUE 0x0D
  V_5P6 VALUE 0x0E
  V_5P7 VALUE 0x0F
  V_5P8 VALUE 0x10
  V_5P9 VALUE 0x11
  V_6P0 VALUE 0x12
  V_6P1 VALUE 0x13
  V_6P2 VALUE 0x14
  V_6P3 VALUE 0x15
  V_6P4 VALUE 0x16
  V_6P5 VALUE 0x17
  V_6P6 VALUE 0x18
  V_6P7 VALUE 0x19
  V_6P8 VALUE 0x1A
  V_6P9 VALUE 0x1B
  V_7P0 VALUE 0x1C
  V_7P1 VALUE 0x1D
  V_7P2 VALUE 0x1E
  V_7P3 VALUE 0x1F

OVLO_RB_STATUS ADDRESS 0x0087 R
OVLO_RB_STATUS RESET_VALUE 0xX0
 OVLO_RB BIT[7]
  DEASSERTED VALUE 0x0
  ASSERTED VALUE 0x1

XVLO ADDRESS 0x0088 RW
XVLO RESET_VALUE 0x03
 XVLO_DLY BIT[2:0]
  IMMEDIATE VALUE 0x0
  MSEC_0P98 VALUE 0x1
  MSEC_1P95 VALUE 0x2
  MSEC_3P91 VALUE 0x3
  MSEC_7P81 VALUE 0x4
  MSEC_15P63 VALUE 0x5
  MSEC_31P25 VALUE 0x6
  MSEC_62P5 VALUE 0x7

PERPH_RB_SPARE ADDRESS 0x008C RW
PERPH_RB_SPARE RESET_VALUE 0x00
 SPARE BIT[7:0]

DVDD_RB_SPARE ADDRESS 0x008D RW
DVDD_RB_SPARE RESET_VALUE 0x00
 SPARE BIT[7:0]

XVDD_RB_SPARE ADDRESS 0x008E RW
XVDD_RB_SPARE RESET_VALUE 0x00
 SPARE BIT[7:0]

SOFT_RB_SPARE ADDRESS 0x008F RW
SOFT_RB_SPARE RESET_VALUE 0x00
 SPARE BIT[7:0]

PBS_INTERFACE ADDRESS 0x0091 RW
PBS_INTERFACE RESET_VALUE 0x00
 ACK_NACK BIT[6]
  NACK VALUE 0x0
  ACK VALUE 0x1

PBS_WDOG_PET ADDRESS 0x0092 W
PBS_WDOG_PET RESET_VALUE 0x00
 PBS_WATCHDOG_PET BIT[7]
  NOP VALUE 0x0
  PET VALUE 0x1

DEBUG_CTL ADDRESS 0x0094 RW
DEBUG_CTL RESET_VALUE 0x45
 DEBUG_CLOCK BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEBUG_CLOCK_SRC BIT[5]
  RESIN_N VALUE 0x0
  CLK_32K_AON VALUE 0x1
 SEL_DEBUG BIT[3:0]

DEBUG_STATUS ADDRESS 0x0095 R
DEBUG_STATUS RESET_VALUE 0xXX
 DEBUG_STATE BIT[7:0]

RESET_CTL ADDRESS 0x0098 W
RESET_CTL RESET_VALUE 0x06
 WARM_RB BIT[2]
  ASSERTED VALUE 0x0
  DEASSERTED VALUE 0x1
 SHUTDOWN1_RB BIT[1]
  ASSERTED VALUE 0x0
  DEASSERTED VALUE 0x1

PON_RESET_N_CTL ADDRESS 0x0099 RW
PON_RESET_N_CTL RESET_VALUE 0x00
 PON_RESET_N BIT[7]
  ASSERTED VALUE 0x0
  DEASSERTED VALUE 0x1

PS_HOLD_STATUS ADDRESS 0x009A R
PS_HOLD_STATUS RESET_VALUE 0xX0
 PS_HOLD BIT[7]
  ASSERTED VALUE 0x0
  DEASSERTED VALUE 0x1

PON_REASON1 ADDRESS 0x00C0 R
PON_REASON1 RESET_VALUE 0xXX
 KPDPWR_N BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 CBLPWR_N BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 PON1 BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 USB_CHG BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 DC_CHG BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 RTC BIT[2]
  TRIGGER_RECEIVED VALUE 0x1
 SMPL BIT[1]
  TRIGGER_RECEIVED VALUE 0x1
 HARD_RESET BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

WARM_RESET_REASON1 ADDRESS 0x00C2 R
WARM_RESET_REASON1 RESET_VALUE 0xXX
 KPDPWR_N BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 RESIN_N BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 KPDPWR_AND_RESIN BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 GP2 BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 GP1 BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 PMIC_WD BIT[2]
  TRIGGER_RECEIVED VALUE 0x1
 PS_HOLD BIT[1]
  TRIGGER_RECEIVED VALUE 0x1
 SOFT BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

ON_REASON ADDRESS 0x00C4 R
ON_REASON RESET_VALUE 0xX0
 PON_SEQ BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 WARM_SEQ BIT[6]
  TRIGGER_RECEIVED VALUE 0x1

POFF_REASON1 ADDRESS 0x00C5 R
POFF_REASON1 RESET_VALUE 0xXX
 KPDPWR_N BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 RESIN_N BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 KPDPWR_AND_RESIN BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 GP2 BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 GP1 BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 PMIC_WD BIT[2]
  TRIGGER_RECEIVED VALUE 0x1
 PS_HOLD BIT[1]
  TRIGGER_RECEIVED VALUE 0x1
 SOFT BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

OFF_REASON ADDRESS 0x00C7 R
OFF_REASON RESET_VALUE 0xXX
 POFF_SEQ BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 FAULT_SEQ BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 S3_RESET BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 IMMEDIATE_XVDD_SHUTDOWN BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 RAW_DVDD_RB_OCCURED BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 RAW_XVDD_RB_OCCURED BIT[2]
  TRIGGER_RECEIVED VALUE 0x1

FAULT_REASON1 ADDRESS 0x00C8 R
FAULT_REASON1 RESET_VALUE 0xXX
 AVDD_RB BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 UVLO BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 OVLO BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 MBG_FAULT BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 GP_FAULT3 BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 GP_FAULT2 BIT[2]
  TRIGGER_RECEIVED VALUE 0x1
 GP_FAULT1 BIT[1]
  TRIGGER_RECEIVED VALUE 0x1
 GP_FAULT0 BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

FAULT_REASON2 ADDRESS 0x00C9 R
FAULT_REASON2 RESET_VALUE 0xXX
 OTST3 BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 RESTART_PON BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 PBS_NACK BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 PBS_WATCHDOG_TO BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 FAULT_N BIT[3]
  TRIGGER_RECEIVED VALUE 0x1

S3_RESET_REASON ADDRESS 0x00CA R
S3_RESET_REASON RESET_VALUE 0xX0
 KPDPWR_ANDOR_RESIN BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 PBS_NACK BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 PBS_WATCHDOG_TO BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 FAULT_N BIT[4]
  TRIGGER_RECEIVED VALUE 0x1

SOFT_RESET_REASON1 ADDRESS 0x00CB R
SOFT_RESET_REASON1 RESET_VALUE 0x0X
 SOFT BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  SOFT_RESET_OCCURED_TEST_FALSE VALUE 0x0
  SOFT_RESET_OCCURED_TEST_TRUE VALUE 0x1
 PMIC_WD_BARK BIT[6]
  PMIC_WD_BARK_TEST_FALSE VALUE 0x0
  PMIC_WD_BARK_TEST_TRUE VALUE 0x1
 K_R_BARK BIT[5]
  K_R_BARK_TEST_FALSE VALUE 0x0
  K_R_BARK_TEST_TRUE VALUE 0x1
 RESIN_BARK BIT[4]
  RESIN_BARK_TEST_FALSE VALUE 0x0
  RESIN_BARK_TEST_TRUE VALUE 0x1
 KPDPWR_BARK BIT[3]
  KPDPWR_BARK_TEST_FALSE VALUE 0x0
  KPDPWR_BARK_TEST_TRUE VALUE 0x1
 CBLPWR_ON BIT[2]
  CBLPWR_ON_TEST_FALSE VALUE 0x0
  CBLPWR_ON_TEST_TRUE VALUE 0x1
 RESIN_ON BIT[1]
  RESIN_ON_TEST_FALSE VALUE 0x0
  RESIN_ON_TEST_TRUE VALUE 0x1
 KPDPWR_ON BIT[0]
  KPDPWR_ON_TEST_FALSE VALUE 0x0
  KPDPWR_ON_TEST_TRUE VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 UVLO_TEST_EN BIT[7]
  UVLO_TEST_DISABLED VALUE 0x0
  UVLO_TEST_ENABLED VALUE 0x1
 OVLO_TEST_EN BIT[6]
  OVLO_TEST_DISABLED VALUE 0x0
  OVLO_TEST_ENABLED VALUE 0x1
 FORCE_ON BIT[3]
  FORCE_ON_DISABLED VALUE 0x0
  FORCE_ON_ENABLED VALUE 0x1

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 DTEST_DEC_SEL BIT[0]

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 DTEST4_SEL BIT[7:4]
 DTEST3_SEL BIT[3:0]

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x00
 DTEST2_SEL BIT[7:4]
 DTEST1_SEL BIT[3:0]

TEST5 ADDRESS 0x00E6 RW
TEST5 RESET_VALUE 0x00
 MASK_DVDD_RB BIT[6]
  FOLLOW_DVDD_RB VALUE 0x0
  MASK_DVDD_RB VALUE 0x1
 MASK_SHUTDOWN1_RB BIT[5]
  FOLLOW_SHUTDOWN1_RB VALUE 0x0
  MASK_SHUTDOWN1_RB VALUE 0x1
 MASK_SHUTDOWN2_RB BIT[4]
  FOLLOW_SHUTDOWN2_RB VALUE 0x0
  MASK_SHUTDOWN2_RB VALUE 0x1
 MASK_WARM_RB BIT[3]
  FOLLOW_WARM_RB VALUE 0x0
  MASK_WARM_RB VALUE 0x1
 MASK_GLOBAL_SOFT_RB BIT[2]
  FOLLOW_GLOBAL_SOFT_RB VALUE 0x0
  MASK_GLOBAL_SOFT_RB VALUE 0x1

TEST6 ADDRESS 0x00E7 RW
TEST6 RESET_VALUE 0x00
 IGNORE_CHG_PORB BIT[0]
  FOLLOW_CHG_PORB VALUE 0x0
  IGNORE_CHG_PORB VALUE 0x1

TEST7 ADDRESS 0x00E8 RW
TEST7 RESET_VALUE 0x00
 FAULT_N_LOOPBACK BIT[2]
  FOLLOW_FAULT_N_BUS VALUE 0x0
  FOLLOW_FAULT_N_LOOPBACK VALUE 0x1
 DISCONNECT_FAULT_N BIT[1]
  CONNECT_FAULT_N VALUE 0x0
  DISCONNECT_FAULT_N VALUE 0x1
 IGNORE_FAULT_N BIT[0]
  FOLLOW_FAULT_N VALUE 0x0
  IGNORE_FAULT_N VALUE 0x1

REG_WRITE_STATUS ADDRESS 0x00EF R
REG_WRITE_STATUS RESET_VALUE 0xXX
 WR_RDY BIT[7]
  WR_WIP VALUE 0x0
  WR_RDY VALUE 0x1
 WR_ILG BIT[0]
  WR_OK VALUE 0x0
  WR_ILG VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x00
 TRIM_NUM BIT[7:0]

MISC_BASE BASE 0x00000900 miscaddr 31:0

 misc MODULE OFFSET=MISC_BASE+0x00000000 MAX=MISC_BASE+0x000000FF APRE=MISC_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.MISC_BASE.MISC
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
 TYPE BIT[7:0]
  MISC VALUE 0x14

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x25
 SUBTYPE BIT[7:0]
  MISC8941 VALUE 0x01
  MISC8841 VALUE 0x02
  VREF_LPDDR3 VALUE 0x03
  VREG_TFT VALUE 0x04
  MISC8019 VALUE 0x05
  VREF_LPDDR2 VALUE 0x06
  MISC8026 VALUE 0x07
  MISC8110 VALUE 0x08
  MISC_LEGOLAS VALUE 0x09
  VREF_LPDDR3_2CH VALUE 0x0A
  MISC_EOWYN VALUE 0x0B
  MISC_PMI8994 VALUE 0x0E
  MISC_PMI8998 VALUE 0x1C

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
 DTEST BIT[3:0]
  DTEST_IS_0 VALUE 0x0
  DTEST_IS_1 VALUE 0x1

DTEST_DRV_CTL ADDRESS 0x0043 RW
DTEST_DRV_CTL RESET_VALUE 0x00
 DTEST_DRV_EN BIT[3:0]
  DRIVE_DTEST_DISABLED VALUE 0x0
  DRIVE_DTEST_ENABLED VALUE 0x1

DTEST_DRV_VAL ADDRESS 0x0044 RW
DTEST_DRV_VAL RESET_VALUE 0x00
 DTEST_VAL BIT[3:0]
  DRIVE_DTEST_0 VALUE 0x0
  DRIVE_DTEST_1 VALUE 0x1

MISC_CTL1 ADDRESS 0x0046 RW
MISC_CTL1 RESET_VALUE 0x00
 MISC_CTL BIT[7:0]

TX_GTR_THRES_CTL ADDRESS 0x004A RW
TX_GTR_THRES_CTL RESET_VALUE 0x00
 TX_GTR_THRES_REG BIT[7]
  TRANSMIT_OVER VALUE 0x0
  GSM_TRANSMIT VALUE 0x1

ANA_BUF1_EN_CTL ADDRESS 0x0080 RW
ANA_BUF1_EN_CTL RESET_VALUE 0x00
 EN_CTL BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

ANA_BUF2_EN_CTL ADDRESS 0x0081 RW
ANA_BUF2_EN_CTL RESET_VALUE 0x00
 EN_CTL BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

ANA_BUF3_EN_CTL ADDRESS 0x0082 RW
ANA_BUF3_EN_CTL RESET_VALUE 0x00
 EN_CTL BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

ANA_BUF4_EN_CTL ADDRESS 0x0083 RW
ANA_BUF4_EN_CTL RESET_VALUE 0x00
 EN_CTL BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

VSET1_LB ADDRESS 0x0084 RW
VSET1_LB RESET_VALUE 0x00
 VSET1_LB BIT[7:0]

VSET1_UB ADDRESS 0x0085 RW
VSET1_UB RESET_VALUE 0x00
 VSET1_UB BIT[7:0]

VSET2_LB ADDRESS 0x0086 RW
VSET2_LB RESET_VALUE 0x00
 VSET2_LB BIT[7:0]

VSET2_UB ADDRESS 0x0087 RW
VSET2_UB RESET_VALUE 0x00
 VSET2_UB BIT[7:0]

VSET3_LB ADDRESS 0x0088 RW
VSET3_LB RESET_VALUE 0x00
 VSET3_LB BIT[7:0]

VSET3_UB ADDRESS 0x0089 RW
VSET3_UB RESET_VALUE 0x00
 VSET3_UB BIT[7:0]

VSET4_LB ADDRESS 0x008A RW
VSET4_LB RESET_VALUE 0x00
 VSET4_LB BIT[7:0]

VSET4_UB ADDRESS 0x008B RW
VSET4_UB RESET_VALUE 0x00
 VSET4_UB BIT[7:0]

VSET5_LB ADDRESS 0x008C RW
VSET5_LB RESET_VALUE 0x00
 VSET5_LB BIT[7:0]

VSET5_UB ADDRESS 0x008D RW
VSET5_UB RESET_VALUE 0x00
 VSET5_UB BIT[7:0]

VSET6_LB ADDRESS 0x008E RW
VSET6_LB RESET_VALUE 0x00
 VSET6_LB BIT[7:0]

VSET6_UB ADDRESS 0x008F RW
VSET6_UB RESET_VALUE 0x00
 VSET6_UB BIT[7:0]

DRAX_OPT_ID ADDRESS 0x0090 RW
DRAX_OPT_ID RESET_VALUE 0x00
 DRAX_OPT_ID BIT[1:0]

UFS_PRESENT ADDRESS 0x0091 RW
UFS_PRESENT RESET_VALUE 0x00
 UFS_PRESENT BIT[1:0]

LP4X_PRESENT ADDRESS 0x0092 RW
LP4X_PRESENT RESET_VALUE 0x00
 LP4X_PRESENT BIT[1:0]

SSC_STATE ADDRESS 0x0093 RW
SSC_STATE RESET_VALUE 0x00
 SSC_STATE BIT[1:0]

SVA_STATE ADDRESS 0x0094 RW
SVA_STATE RESET_VALUE 0x00
 SVA_STATE BIT[3:0]

DRAX_VERSION_ID ADDRESS 0x0095 RW
DRAX_VERSION_ID RESET_VALUE 0x00
 DRAX_VERSION_ID BIT[3:0]

MISC_CTL3 ADDRESS 0x0096 RW
MISC_CTL3 RESET_VALUE 0x80
 V2I_IREF_ENABLE BIT[7]

VPH_PWR_2P5_OK_DEB ADDRESS 0x0097 RW
VPH_PWR_2P5_OK_DEB RESET_VALUE 0x03
 FORCE_DEB_HIGH BIT[2]
 DEB_SEL BIT[1:0]

VPH_PWR_DEB_EN ADDRESS 0x0098 RW
VPH_PWR_DEB_EN RESET_VALUE 0x00
 DEB_EN BIT[7]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST_ACCESS ADDRESS 0x00E0 RW
TEST_ACCESS RESET_VALUE 0x00
 TEST_ACCESS_EN BIT[7]
  TEST_ACCESS_DISABLED VALUE 0x0
  TEST_ACCESS_ENABLED VALUE 0x1

ANA_IN1_SEL ADDRESS 0x00E1 RW
ANA_IN1_SEL RESET_VALUE 0x00
 AIN_SEL BIT[1:0]

ANA_IN2_SEL ADDRESS 0x00E2 RW
ANA_IN2_SEL RESET_VALUE 0x00
 AIN_SEL BIT[1:0]

ANA_IN3_SEL ADDRESS 0x00E3 RW
ANA_IN3_SEL RESET_VALUE 0x00
 AIN_SEL BIT[1:0]

ANA_IN4_SEL ADDRESS 0x00E4 RW
ANA_IN4_SEL RESET_VALUE 0x00
 AIN_SEL BIT[1:0]

VDD_OK_CTL ADDRESS 0x00E6 RW
VDD_OK_CTL RESET_VALUE 0x00
 IGNORE_PRECISE BIT[7]

ANA_OUT1_SEL ADDRESS 0x00E9 RW
ANA_OUT1_SEL RESET_VALUE 0x00
 AOUT_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

ANA_OUT2_SEL ADDRESS 0x00EA RW
ANA_OUT2_SEL RESET_VALUE 0x00
 AOUT_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

ANA_OUT3_SEL ADDRESS 0x00EB RW
ANA_OUT3_SEL RESET_VALUE 0x00
 AOUT_SEL BIT[1:0]
  ATEST5 VALUE 0x0
  ATEST6 VALUE 0x1
  ATEST7 VALUE 0x2
  ATEST8 VALUE 0x3

ANA_OUT4_SEL ADDRESS 0x00EC RW
ANA_OUT4_SEL RESET_VALUE 0x00
 AOUT_SEL BIT[1:0]
  ATEST5 VALUE 0x0
  ATEST6 VALUE 0x1
  ATEST7 VALUE 0x2
  ATEST8 VALUE 0x3

TEST1 ADDRESS 0x00ED RW
TEST1 RESET_VALUE 0x00
 IREF_ATEST_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

BIST_TEST ADDRESS 0x00EE RW
BIST_TEST RESET_VALUE 0x00
 BIST_TEST_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 NUM_TRIM BIT[7:0]

IREF_TRIM ADDRESS 0x00F1 RW
IREF_TRIM RESET_VALUE 0x7F
 IREF_TRIM BIT[6:0]

BCL_D_BASE BASE 0x00002000 bcl_daddr 31:0

 bcl_d MODULE OFFSET=BCL_D_BASE+0x00000000 MAX=BCL_D_BASE+0x000000FF APRE=BCL_D_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.BCL_D_BASE.BCL_D
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x09
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
 SUBTYPE BIT[7:0]

STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0x00
 BA BIT[3]
  BA_FALSE VALUE 0x0
  BA_TRUE VALUE 0x1
 LVL2 BIT[2]
  LVL2_FALSE VALUE 0x0
  LVL2_TRUE VALUE 0x1
 LVL1 BIT[1]
  LVL1_FALSE VALUE 0x0
  LVL1_TRUE VALUE 0x1
 LVL0 BIT[0]
  LVL0_FALSE VALUE 0x0
  LVL0_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 BA_RT_STS BIT[3]
  BA_INT_FALSE VALUE 0x0
  BA_INT_TRUE VALUE 0x1
 LVL2_RT_STS BIT[2]
  LVL2_INT_FALSE VALUE 0x0
  LVL2_INT_TRUE VALUE 0x1
 LVL1_RT_STS BIT[1]
  LVL1_INT_FALSE VALUE 0x0
  LVL1_INT_TRUE VALUE 0x1
 LVL0_RT_STS BIT[0]
  LVL0_INT_FALSE VALUE 0x0
  LVL0_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 BA_TYPE BIT[3]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 LVL2_TYPE BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 LVL1_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 LVL0_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 BA_HIGH BIT[3]
  HIGH_TRIG_DISABLED VALUE 0x0
  HIGH_TRIG_ENABLED VALUE 0x1
 LVL2_HIGH BIT[2]
  HIGH_TRIG_DISABLED VALUE 0x0
  HIGH_TRIG_ENABLED VALUE 0x1
 LVL1_HIGH BIT[1]
  HIGH_TRIG_DISABLED VALUE 0x0
  HIGH_TRIG_ENABLED VALUE 0x1
 LVL0_HIGH BIT[0]
  HIGH_TRIG_DISABLED VALUE 0x0
  HIGH_TRIG_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 BA_LOW BIT[3]
  LOW_TRIG_DISABLED VALUE 0x0
  LOW_TRIG_ENABLED VALUE 0x1
 LVL2_LOW BIT[2]
  LOW_TRIG_DISABLED VALUE 0x0
  LOW_TRIG_ENABLED VALUE 0x1
 LVL1_LOW BIT[1]
  LOW_TRIG_DISABLED VALUE 0x0
  LOW_TRIG_ENABLED VALUE 0x1
 LVL0_LOW BIT[0]
  LOW_TRIG_DISABLED VALUE 0x0
  LOW_TRIG_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 BA_CLR BIT[3]
  CLEAR_DISABLED VALUE 0x0
  CLEAR_ENABLED VALUE 0x1
 LVL2_CLR BIT[2]
  CLEAR_DISABLED VALUE 0x0
  CLEAR_ENABLED VALUE 0x1
 LVL1_CLR BIT[1]
  CLEAR_DISABLED VALUE 0x0
  CLEAR_ENABLED VALUE 0x1
 LVL0_CLR BIT[0]
  CLEAR_DISABLED VALUE 0x0
  CLEAR_ENABLED VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 BA_EN_SET BIT[3]
  INT_SET_DISABLED VALUE 0x0
  INT_SET_ENABLED VALUE 0x1
 LVL2_EN_SET BIT[2]
  INT_SET_DISABLED VALUE 0x0
  INT_SET_ENABLED VALUE 0x1
 LVL1_EN_SET BIT[1]
  INT_SET_DISABLED VALUE 0x0
  INT_SET_ENABLED VALUE 0x1
 LVL0_EN_SET BIT[0]
  INT_SET_DISABLED VALUE 0x0
  INT_SET_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 BA_EN_CLR BIT[3]
  INT_CLEAR_DISABLED VALUE 0x0
  INT_CLEAR_ENABLED VALUE 0x1
 LVL2_EN_CLR BIT[2]
  INT_CLEAR_DISABLED VALUE 0x0
  INT_CLEAR_ENABLED VALUE 0x1
 LVL1_EN_CLR BIT[1]
  INT_CLEAR_DISABLED VALUE 0x0
  INT_CLEAR_ENABLED VALUE 0x1
 LVL0_EN_CLR BIT[0]
  INT_CLEAR_DISABLED VALUE 0x0
  INT_CLEAR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 BA_LATCHED_STS BIT[3]
  LATCHED_INT_CLEAR VALUE 0x0
  LATCHED_INT_SET VALUE 0x1
 LVL2_LATCHED_STS BIT[2]
  LATCHED_INT_CLEAR VALUE 0x0
  LATCHED_INT_SET VALUE 0x1
 LVL1_LATCHED_STS BIT[1]
  LATCHED_INT_CLEAR VALUE 0x0
  LATCHED_INT_SET VALUE 0x1
 LVL0_LATCHED_STS BIT[0]
  LATCHED_INT_CLEAR VALUE 0x0
  LATCHED_INT_SET VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 BA_PENDING_STS BIT[3]
  PENDING_INT_CLEAR VALUE 0x0
  PENDING_INT_SET VALUE 0x1
 LVL2_PENDING_STS BIT[2]
  PENDING_INT_CLEAR VALUE 0x0
  PENDING_INT_SET VALUE 0x1
 LVL1_PENDING_STS BIT[1]
  PENDING_INT_CLEAR VALUE 0x0
  PENDING_INT_SET VALUE 0x1
 LVL0_PENDING_STS BIT[0]
  PENDING_INT_CLEAR VALUE 0x0
  PENDING_INT_SET VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0xFF
 DB2_EN BIT[7]
  DB2_EN_FALSE VALUE 0x0
  DB2_EN_TRUE VALUE 0x1
 DB1_EN BIT[6]
  DB1_EN_FALSE VALUE 0x0
  DB1_EN_TRUE VALUE 0x1
 DB0_EN BIT[5]
  DB0_EN_FALSE VALUE 0x0
  DB0_EN_TRUE VALUE 0x1
 THM_OUT_EN BIT[4]
  THM_OUT_EN_FALSE VALUE 0x0
  THM_OUT_EN_TRUE VALUE 0x1
 BA_EN BIT[3]
  BA_EN_FALSE VALUE 0x0
  BA_EN_TRUE VALUE 0x1
 LVL2_EN BIT[2]
  LVL2_EN_FALSE VALUE 0x0
  LVL2_EN_TRUE VALUE 0x1
 LVL1_EN BIT[1]
  LVL1_EN_FALSE VALUE 0x0
  LVL1_EN_TRUE VALUE 0x1
 LVL0_EN BIT[0]
  LVL0_EN_FALSE VALUE 0x0
  LVL0_EN_TRUE VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 BCL_D_EN BIT[7]
  MISC_DISABLED VALUE 0x0
  MISC_ENABLED VALUE 0x1

BA_MUX_CTL ADDRESS 0x0048 RW
BA_MUX_CTL RESET_VALUE 0x00
 BA_LVL_SEL BIT[1:0]
  BA_DISABLE VALUE 0x0
  BA_LVL0_SEL VALUE 0x1
  BA_LVL1_SEL VALUE 0x2
  BA_LVL2_SEL VALUE 0x3

LVL2_MUX_CTL ADDRESS 0x0049 RW
LVL2_MUX_CTL RESET_VALUE 0x33
 LVL2_MOD2_SEL BIT[5:4]
  MOD2_LVL2_DISABLED VALUE 0x0
  MOD2_0_SEL_LVL2 VALUE 0x1
  MOD2_1_SEL_LVL2 VALUE 0x2
  MOD2_2_SEL_LVL2 VALUE 0x3
 LVL2_MOD1_SEL BIT[1:0]
  MOD1_LVL2_DISABLED VALUE 0x0
  MOD1_0_SEL_LVL2 VALUE 0x1
  MOD1_1_SEL_LVL2 VALUE 0x2
  MOD1_2_SEL_LVL2 VALUE 0x3

LVL1_MUX_CTL ADDRESS 0x004A RW
LVL1_MUX_CTL RESET_VALUE 0x22
 LVL1_MOD2_SEL BIT[5:4]
  MOD2_LVL1_DISABLED VALUE 0x0
  MOD2_0_SEL_LVL1 VALUE 0x1
  MOD2_1_SEL_LVL1 VALUE 0x2
  MOD2_2_SEL_LVL1 VALUE 0x3
 LVL1_MOD1_SEL BIT[1:0]
  MOD1_LVL1_DISABLED VALUE 0x0
  MOD1_0_SEL_LVL1 VALUE 0x1
  MOD1_1_SEL_LVL1 VALUE 0x2
  MOD1_2_SEL_LVL1 VALUE 0x3

LVL0_MUX_CTL ADDRESS 0x004B RW
LVL0_MUX_CTL RESET_VALUE 0x11
 LVL0_MOD2_SEL BIT[5:4]
  MOD2_LVL0_DISABLED VALUE 0x0
  MOD2_0_SEL_LVL0 VALUE 0x1
  MOD2_1_SEL_LVL0 VALUE 0x2
  MOD2_2_SEL_LVL0 VALUE 0x3
 LVL0_MOD1_SEL BIT[1:0]
  MOD1_LVL0_DISABLED VALUE 0x0
  MOD1_0_SEL_LVL0 VALUE 0x1
  MOD1_1_SEL_LVL0 VALUE 0x2
  MOD1_2_SEL_LVL0 VALUE 0x3

PBS_ALARM_CTL ADDRESS 0x004C RW
PBS_ALARM_CTL RESET_VALUE 0x03
 PBS_ALARM_SEL BIT[1:0]
  PBS_ALARM_LVL0_SEL VALUE 0x0
  PBS_ALARM_LVL1_SEL VALUE 0x1
  PBS_ALARM_LVL2_SEL VALUE 0x2
  PBS_ALARM_BA_SEL VALUE 0x3

MOD_ALARM_CTL ADDRESS 0x004D RW
MOD_ALARM_CTL RESET_VALUE 0x03
 MOD_ALARM_SEL BIT[1:0]
  MOD_ALARM_LVL0_SEL VALUE 0x0
  MOD_ALARM_LVL1_SEL VALUE 0x1
  MOD_ALARM_LVL2_SEL VALUE 0x2
  MOD_ALARM_BA_SEL VALUE 0x3

SPMI_LVL_MUX_CTL ADDRESS 0x004E RW
SPMI_LVL_MUX_CTL RESET_VALUE 0x39
 LVL2_SEL BIT[5:4]
  LVL2_DISABLED VALUE 0x0
  SEL_LVL0 VALUE 0x1
  SEL_LVL1 VALUE 0x2
  SEL_LVL2 VALUE 0x3
 LVL1_SEL BIT[3:2]
  LVL1_DISABLED VALUE 0x0
  SEL_LVL0 VALUE 0x1
  SEL_LVL1 VALUE 0x2
  SEL_LVL2 VALUE 0x3
 LVL0_SEL BIT[1:0]
  LVL0_DISABLED VALUE 0x0
  SEL_LVL0 VALUE 0x1
  SEL_LVL1 VALUE 0x2
  SEL_LVL2 VALUE 0x3

LVL2_SET_DGL ADDRESS 0x0052 RW
LVL2_SET_DGL RESET_VALUE 0x04
 LVL2_SET_DGL BIT[7:0]

LVL2_CLR_DGL ADDRESS 0x0053 RW
LVL2_CLR_DGL RESET_VALUE 0x02
 LVL2_CLR_DGL BIT[7:0]

LVL1_SET_DGL ADDRESS 0x0054 RW
LVL1_SET_DGL RESET_VALUE 0x08
 LVL1_SET_DGL BIT[7:0]

LVL1_CLR_DGL ADDRESS 0x0055 RW
LVL1_CLR_DGL RESET_VALUE 0x08
 LVL1_CLR_DGL BIT[7:0]

LVL0_SET_DGL ADDRESS 0x0056 RW
LVL0_SET_DGL RESET_VALUE 0x7F
 LVL0_SET_DGL BIT[7:0]

LVL0_CLR_DGL ADDRESS 0x0057 RW
LVL0_CLR_DGL RESET_VALUE 0x7F
 LVL0_CLR_DGL BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  MODULE_DIS_AFTER_WARM_SOFT_RESET VALUE 0x0
  MODULE_EN_AFTER_WARM_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_FALSE VALUE 0x0
  INT_TEST_MODE_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 BA_INT_TEST_VAL BIT[3]
  BA_TEST_FALSE VALUE 0x0
  BA_TEST_TRUE VALUE 0x1
 LVL2_INT_TEST_VAL BIT[2]
  LVL2_TEST_FALSE VALUE 0x0
  LVL2_TEST_TRUE VALUE 0x1
 LVL1_INT_TEST_VAL BIT[1]
  LVL1_TEST_FALSE VALUE 0x0
  LVL1_TEST_TRUE VALUE 0x1
 LVL0_INT_TEST_VAL BIT[0]
  LVL0_TEST_FALSE VALUE 0x0
  LVL0_TEST_TRUE VALUE 0x1

DTEST_CTL1 ADDRESS 0x00E2 RW
DTEST_CTL1 RESET_VALUE 0x00
 DTEST1_CTL BIT[6:4]
 DTEST2_CTL BIT[2:0]

DTEST_CTL2 ADDRESS 0x00E3 RW
DTEST_CTL2 RESET_VALUE 0x00
 DTEST3_CTL BIT[6:4]
 DTEST4_CTL BIT[2:0]

BCL_D_PLM_BASE BASE 0x00002100 bcl_d_plmaddr 31:0

 bcl_d_plm MODULE OFFSET=BCL_D_PLM_BASE+0x00000000 MAX=BCL_D_PLM_BASE+0x000000FF APRE=BCL_D_PLM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.BCL_D_PLM_BASE.BCL_D_PLM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x09
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
 SUBTYPE BIT[7:0]

STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0x00
 BA BIT[3]
  BA_TRUE VALUE 0x0
  BA_FALSE VALUE 0x1
 LVL2_PLM BIT[2]
  LVL2_PLM_FALSE VALUE 0x0
  LVL2_PLM_TRUE VALUE 0x1
 LVL1_PLM BIT[1]
  LVL1_PLM_FALSE VALUE 0x0
  LVL1_PLM_TRUE VALUE 0x1
 LVL0_PLM BIT[0]
  LVL0_PLM_FALSE VALUE 0x0
  LVL0_PLM_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 BA_INT_RT_STS BIT[3]
  BA_INT_TRUE VALUE 0x0
  BA_INT_FALSE VALUE 0x1
 LVL2_PLM_INT_RT_STS BIT[2]
  LVL2_PLM_INT_FALSE VALUE 0x0
  LVL2_PLM_INT_TRUE VALUE 0x1
 LVL1_PLM_INT_RT_STS BIT[1]
  LVL1_PLM_INT_FALSE VALUE 0x0
  LVL1_PLM_INT_TRUE VALUE 0x1
 LVL0_PLM_INT_RT_STS BIT[0]
  LVL0_PLM_INT_FALSE VALUE 0x0
  LVL0_PLM_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x0F
 BA_INT_SET_TYPE BIT[3]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 LVL2_PLM_INT_SET_TYPE BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 LVL1_PLM_INT_SET_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 LVL0_PLM_INT_SET_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0x0F
 BA_INT_HIGH BIT[3]
  HIGH_TRIG_DISABLED VALUE 0x0
  HIGH_TRIG_ENABLED VALUE 0x1
 LVL2_PLM_INT_HIGH BIT[2]
  HIGH_TRIG_DISABLED VALUE 0x0
  HIGH_TRIG_ENABLED VALUE 0x1
 LVL1_PLM_INT_HIGH BIT[1]
  HIGH_TRIG_DISABLED VALUE 0x0
  HIGH_TRIG_ENABLED VALUE 0x1
 LVL0_PLM_INT_HIGH BIT[0]
  HIGH_TRIG_DISABLED VALUE 0x0
  HIGH_TRIG_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x0F
 BA_INT_LOW BIT[3]
  LOW_TRIG_DISABLED VALUE 0x0
  LOW_TRIG_ENABLED VALUE 0x1
 LVL2_PLM_INT_LOW BIT[2]
  LOW_TRIG_DISABLED VALUE 0x0
  LOW_TRIG_ENABLED VALUE 0x1
 LVL1_PLM_INT_LOW BIT[1]
  LOW_TRIG_DISABLED VALUE 0x0
  LOW_TRIG_ENABLED VALUE 0x1
 LVL0_PLM_INT_LOW BIT[0]
  LOW_TRIG_DISABLED VALUE 0x0
  LOW_TRIG_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 BA_INT_LATCHED_CLR BIT[3]
  CLEAR_DISABLED VALUE 0x0
  CLEAR_ENABLED VALUE 0x1
 LVL2_PLM_INT_LATCHED_CLR BIT[2]
  CLEAR_DISABLED VALUE 0x0
  CLEAR_ENABLED VALUE 0x1
 LVL1_PLM_INT_LATCHED_CLR BIT[1]
  CLEAR_DISABLED VALUE 0x0
  CLEAR_ENABLED VALUE 0x1
 LVL0_PLM_INT_LATCHED_CLR BIT[0]
  CLEAR_DISABLED VALUE 0x0
  CLEAR_ENABLED VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 BA_INT_EN_SET BIT[3]
  INT_SET_DISABLED VALUE 0x0
  INT_SET_ENABLED VALUE 0x1
 LVL2_PLM_INT_EN_SET BIT[2]
  INT_SET_DISABLED VALUE 0x0
  INT_SET_ENABLED VALUE 0x1
 LVL1_PLM_INT_EN_SET BIT[1]
  INT_SET_DISABLED VALUE 0x0
  INT_SET_ENABLED VALUE 0x1
 LVL0_PLM_INT_EN_SET BIT[0]
  INT_SET_DISABLED VALUE 0x0
  INT_SET_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 BA_INT_EN_CLR BIT[3]
  INT_CLEAR_DISABLED VALUE 0x0
  INT_CLEAR_ENABLED VALUE 0x1
 LVL2_PLM_INT_EN_CLR BIT[2]
  INT_CLEAR_DISABLED VALUE 0x0
  INT_CLEAR_ENABLED VALUE 0x1
 LVL1_PLM_INT_EN_CLR BIT[1]
  INT_CLEAR_DISABLED VALUE 0x0
  INT_CLEAR_ENABLED VALUE 0x1
 LVL0_PLM_INT_EN_CLR BIT[0]
  INT_CLEAR_DISABLED VALUE 0x0
  INT_CLEAR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 BA_INT_LATCHED_STS BIT[3]
  LATCHED_INT_CLEAR VALUE 0x0
  LATCHED_INT_SET VALUE 0x1
 LVL2_PLM_INT_LATCHED_STS BIT[2]
  LATCHED_INT_CLEAR VALUE 0x0
  LATCHED_INT_SET VALUE 0x1
 LVL1_PLM_INT_LATCHED_STS BIT[1]
  LATCHED_INT_CLEAR VALUE 0x0
  LATCHED_INT_SET VALUE 0x1
 LVL0_PLM_INT_LATCHED_STS BIT[0]
  LATCHED_INT_CLEAR VALUE 0x0
  LATCHED_INT_SET VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 BA_INT_PENDING_STS BIT[3]
  PENDING_INT_CLEAR VALUE 0x0
  PENDING_INT_SET VALUE 0x1
 LVL2_PLM_INT_PENDING_STS BIT[2]
  PENDING_INT_CLEAR VALUE 0x0
  PENDING_INT_SET VALUE 0x1
 LVL1_PLM_INT_PENDING_STS BIT[1]
  PENDING_INT_CLEAR VALUE 0x0
  PENDING_INT_SET VALUE 0x1
 LVL0_PLM_INT_PENDING_STS BIT[0]
  PENDING_INT_CLEAR VALUE 0x0
  PENDING_INT_SET VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

INT_VIRTUAL_IO ADDRESS 0x001C R
INT_VIRTUAL_IO RESET_VALUE 0x01
 INT_VIRTUAL_IO BIT[0]
  NORMAL VALUE 0x0
  VIRTUAL_IO VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x0F
 BA_EN BIT[3]
  BA_EN_FALSE VALUE 0x0
  BA_EN_TRUE VALUE 0x1
 LVL2_PLM_EN BIT[2]
  LVL2_PLM_EN_FALSE VALUE 0x0
  LVL2_PLM_EN_TRUE VALUE 0x1
 LVL1_PLM_EN BIT[1]
  LVL1_PLM_EN_FALSE VALUE 0x0
  LVL1_PLM_EN_TRUE VALUE 0x1
 LVL0_PLM_EN BIT[0]
  LVL0_PLM_EN_FALSE VALUE 0x0
  LVL0_PLM_EN_TRUE VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 BCL_D_PLM_EN BIT[7]
  BCL_D_PLM_DISABLED VALUE 0x0
  BCL_D_PLM_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  MODULE_DIS_AFTER_WARM_SOFT_RESET VALUE 0x0
  MODULE_EN_AFTER_WARM_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_FALSE VALUE 0x0
  INT_TEST_MODE_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 BA_INT_TEST_VAL BIT[3]
  BA_TEST_FALSE VALUE 0x0
  BA_TEST_TRUE VALUE 0x1
 LVL2_PLM_INT_TEST_VAL BIT[2]
  LVL2_PLM_TEST_FALSE VALUE 0x0
  LVL2_PLM_TEST_TRUE VALUE 0x1
 LVL1_PLM_INT_TEST_VAL BIT[1]
  LVL1_PLM_TEST_FALSE VALUE 0x0
  LVL1_PLM_TEST_TRUE VALUE 0x1
 LVL0_PLM_INT_TEST_VAL BIT[0]
  LVL0_PLM_TEST_FALSE VALUE 0x0
  LVL0_PLM_TEST_TRUE VALUE 0x1

TEMP_ALARM_BASE BASE 0x00002400 temp_alarmaddr 31:0

 temp_alarm MODULE OFFSET=TEMP_ALARM_BASE+0x00000000 MAX=TEMP_ALARM_BASE+0x000000FF APRE=TEMP_ALARM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.TEMP_ALARM_BASE.TEMP_ALARM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x09
 TYPE BIT[7:0]
  ALARM VALUE 0x09

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]
  TEMP_GEN2 VALUE 0x09

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 TEMP_ALARM_OK BIT[7]
  TEMP_ALARM_DISABLED VALUE 0x0
  TEMP_ALARM_ENABLED VALUE 0x1
 TEMP_ALARM_FSM_STATE BIT[6:4]
  STATE_0 VALUE 0x0
  STATE_1A VALUE 0x1
  STATE_1B VALUE 0x2
  STATE_2A VALUE 0x3
  STATE_2B VALUE 0x4
  STATE_3 VALUE 0x5
 ST3_SHUTDOWN_STS BIT[3]
  NO_EVENT VALUE 0x0
  ST3_EVENT_OCCURRED VALUE 0x1
 ST2_SHUTDOWN_STS BIT[2]
  NO_EVENT VALUE 0x0
  ST2_EVENT_OCCURRED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 TEMP_ALARM_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 TEMP_ALARM_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 TEMP_ALARM_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 TEMP_ALARM_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 TEMP_ALARM_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 TEMP_ALARM_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 TEMP_ALARM_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 TEMP_ALARM_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 TEMP_ALARM_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

SHUTDOWN_CTL1 ADDRESS 0x0040 RW
SHUTDOWN_CTL1 RESET_VALUE 0x09
 OVRD_ST3_EN BIT[7]
  NO_ST3_OVERRIDE VALUE 0x0
  OVERTEMP_ST3_SHUTDOWN_BLOCKED VALUE 0x1
 OVRD_ST2_EN BIT[6]
  NO_ST2_OVERRIDE VALUE 0x0
  OVERTEMP_ST2_SHUTDOWN_BLOCKED VALUE 0x1
 TEMP_ALARM_CLK_RATE BIT[3:2]
  TEMP_ALARM_CLK_RATE_0 VALUE 0x0
  TEMP_ALARM_CLK_RATE_1 VALUE 0x1
  TEMP_ALARM_CLK_RATE_2 VALUE 0x2
  TEMP_ALARM_CLK_RATE_3 VALUE 0x3
 TEMP_THRESH_CNTRL BIT[1:0]
  THRESH_105C_125C_145C VALUE 0x0
  THRESH_110C_130C_150C VALUE 0x1
  THRESH_115C_135C_155C VALUE 0x2
  THRESH_120C_140C_160C VALUE 0x3

SHUTDOWN_CTL2 ADDRESS 0x0042 W
SHUTDOWN_CTL2 RESET_VALUE 0x00
 ST3_SHUTDOWN_CLR BIT[7]
 ST2_SHUTDOWN_CLR BIT[6]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x01
 TEMP_ALARM_EN BIT[7]
  TEMP_ALARM_DISABLED VALUE 0x0
  TEMP_ALARM_FORCED_ON VALUE 0x1
 FOLLOW_TEMP_ALARM_HW_EN BIT[0]
  FOLLOW_HW_TEMP_ALARM_DISABLED VALUE 0x0
  TEMP_ALARM_FOLLOWS_HW_EN VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x00
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 TEMP_ALARM_STS_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x00
 TRIM_NUM BIT[7:0]

MBG1_BASE BASE 0x00002C00 mbg1addr 31:0

 mbg1 MODULE OFFSET=MBG1_BASE+0x00000000 MAX=MBG1_BASE+0x000000FF APRE=MBG1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.MBG1_BASE.MBG1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0E
 TYPE BIT[7:0]
  MBG VALUE 0x0E

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
 SUBTYPE BIT[7:0]
  MBG_GEN2 VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xX0
 MBG_OK BIT[7]
  MBG_NOT_OK VALUE 0x0
  MBG_IS_OK VALUE 0x1

MODE_CTRL ADDRESS 0x0044 RW
MODE_CTRL RESET_VALUE 0xE0
 STARTUP_EN BIT[7]
 AVDD_FILTER_EN BIT[6]
  AVDD_FILTER_DISABLED VALUE 0x0
  AVDD_FILTER_ENABLED VALUE 0x1
 TEMP_COMP_OFFSET_EN BIT[5]
 MBG_OK_DELAY BIT[4]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 MBG_EN BIT[7]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E0 RW
TEST1 RESET_VALUE 0x00
 ATEST BIT[7:5]
 DTEST BIT[4:2]
 MANUAL_CAL_MODE BIT[1]

TEST2 ADDRESS 0x00E1 RW
TEST2 RESET_VALUE 0x00
 FORCE_VREF_0P625_OFF BIT[7]
 FORCE_VREF_0P3125_OFF BIT[6]
 FORCE_MBG_OK BIT[4]
 FORCE_STARTUP_EN BIT[3:2]
 CC_CAL_HI_EN BIT[1]
 CC_CAL_LO_EN BIT[0]

AUTOCAL_CTRL ADDRESS 0x00E4 RW
AUTOCAL_CTRL RESET_VALUE 0x04
 MBG_TEMP_CAL_CTRL BIT[7:4]
  CAL_CTRL0 VALUE 0x0
  CAL_CTRL1 VALUE 0x1
  CAL_CTRL2 VALUE 0x2
  CAL_CTRL3 VALUE 0x3
  CAL_CTRL4 VALUE 0x4
  CAL_CTRL5 VALUE 0x5
  CAL_CTRL6 VALUE 0x6
  CAL_CTRL7 VALUE 0x7
  CAL_CTRL8 VALUE 0x8
  CAL_CTRL9 VALUE 0x9
  CAL_CTRL10 VALUE 0xA
  CAL_CTRL11 VALUE 0xB
  CAL_CTRL12 VALUE 0xC
  CAL_CTRL13 VALUE 0xD
  CAL_CTRL14 VALUE 0xE
  CAL_CTRL15 VALUE 0xF
 AUTO_CAL_CLK_CTRL BIT[3:2]
  CAL_CLK_CTRL0 VALUE 0x0
  CAL_CLK_CTRL1 VALUE 0x1
  CAL_CLK_CTRL2 VALUE 0x2
  CAL_CLK_CTRL3 VALUE 0x3
 AUTOCAL_CAL_EN BIT[1]

AUTOCAL_RD1 ADDRESS 0x00E5 R
AUTOCAL_RD1 RESET_VALUE 0x00
 AUTOCAL_DONE BIT[7]
 AUTOCAL_FAULT BIT[6]

AUTOCAL_RD2 ADDRESS 0x00E6 R
AUTOCAL_RD2 RESET_VALUE 0x00
 AUTOCAL_CODE BIT[7:0]

TEST_MBG_OK_OFFSET ADDRESS 0x00E7 RW
TEST_MBG_OK_OFFSET RESET_VALUE 0x00
 MBG_OK_OFFSET_CTRL BIT[6:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0E
 TRIM_NUM BIT[7:0]

MBG_TRIM1 ADDRESS 0x00F1 RW
MBG_TRIM1 RESET_VALUE 0x00
 VREF_1P25_TRIM BIT[7:0]

MBG_TRIM2 ADDRESS 0x00F2 RW
MBG_TRIM2 RESET_VALUE 0x00
 TEMP_COMP_OFFSET_TRIM BIT[5:0]

MBG_TRIM3 ADDRESS 0x00F3 RW
MBG_TRIM3 RESET_VALUE 0x00
 VREF_0P625_TRIM BIT[4:0]

MBG_TRIM4 ADDRESS 0x00F4 RW
MBG_TRIM4 RESET_VALUE 0x00
 VREF_0P3125_TRIM BIT[4:0]

MBG_TRIM5 ADDRESS 0x00F5 RW
MBG_TRIM5 RESET_VALUE 0x00
 IREF_GEN_TRIM BIT[5:0]

MBG_TRIM6 ADDRESS 0x00F6 RW
MBG_TRIM6 RESET_VALUE 0x00
 IPTAT_GEN_TRIM BIT[3:0]

MBG_TRIM7 ADDRESS 0x00F7 RW
MBG_TRIM7 RESET_VALUE 0x00
 VTEMP_TRIM BIT[6:0]

MBG_TRIM8 ADDRESS 0x00F8 RW
MBG_TRIM8 RESET_VALUE 0x00
 VTEMP_REF_TRIM BIT[4:0]

MBG_TRIM9 ADDRESS 0x00F9 RW
MBG_TRIM9 RESET_VALUE 0x00
 VTEMP_BUF_TRIM BIT[6:0]

MBG_TRIM10 ADDRESS 0x00FA RW
MBG_TRIM10 RESET_VALUE 0x00
 IREF_TEMP_TRIM BIT[2:0]

MBG_TRIM11 ADDRESS 0x00FB RW
MBG_TRIM11 RESET_VALUE 0x00
 VBG_TEMP_TRIM BIT[3:0]

MBG_TRIM12 ADDRESS 0x00FC RW
MBG_TRIM12 RESET_VALUE 0x00
 CC_GAIN_TRIM BIT[2:0]

MBG_TRIM13 ADDRESS 0x00FD RW
MBG_TRIM13 RESET_VALUE 0x00
 CC_HI_TRIM BIT[3:0]

MBG_TRIM14 ADDRESS 0x00FE RW
MBG_TRIM14 RESET_VALUE 0x00
 CC_LO_TRIM BIT[3:0]

VDDGEN_BASE BASE 0x00003C00 vddgenaddr 31:0

 vddgen MODULE OFFSET=VDDGEN_BASE+0x00000000 MAX=VDDGEN_BASE+0x000000FF APRE=VDDGEN_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.VDDGEN_BASE.VDDGEN
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x28
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
 SUBTYPE BIT[7:0]
  TWO_REG_THREE_VMAX VALUE 0x01
  ONE_REG_THREE_VMAX VALUE 0x02
  ONE_REG_SIX_VMAX VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 AVDD_RB BIT[7]
 AVDD_ENABLE BIT[6]
 PVDD_RB BIT[4]
 HPM_OK BIT[3]

AUTO_TRIM_STATUS ADDRESS 0x000A R
AUTO_TRIM_STATUS RESET_VALUE 0x00
 TRIM_COMP BIT[7]

ONE_REG_CTL ADDRESS 0x0042 RW
ONE_REG_CTL RESET_VALUE 0x60
 MODE_CTRL BIT[7:6]
  LPM VALUE 0x0
  AUTOM VALUE 0x1
  HPM1 VALUE 0x2
  HPM2 VALUE 0x3
 REF_OVR BIT[5]
  AUTO VALUE 0x0
  FORCE_MINI_BG VALUE 0x1
 CORE_LEVEL_DVDD_SRC_CTRL BIT[4:3]
  DVDD_SRC_FROM_LDO VALUE 0x0
  DVDD_SRC_FROM_SMPS VALUE 0x1
  DVDD_SRC_FROM_DVDDREG VALUE 0x2
  DVDD_SRC_FROM_DVDDREG1 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x20
 RAW_AVDD_RB_SEL BIT[6:5]

ATEST_SEL_TEST ADDRESS 0x00E3 RW
ATEST_SEL_TEST RESET_VALUE 0x00
 ATEST2_AVDD BIT[7]
 NOT_USED BIT[6]
 ATEST2_DVDD_INT BIT[4]
 ATEST1_AVDD BIT[3]
 ATEST2_VBG_BUFF BIT[2]
 ATEST1_VBOB_SW_EN BIT[1]
 ATEST2_VPH_SW_EN BIT[0]

VMAX_SEL_TEST ADDRESS 0x00E4 RW
VMAX_SEL_TEST RESET_VALUE 0x00
 VMAX_SEL BIT[4:0]

AVDD_RB_CTL ADDRESS 0x00E5 RW
AVDD_RB_CTL RESET_VALUE 0x42
 AVDD_RB_THRESH BIT[7:5]
 AVDD_RB_GLITCH_FILT BIT[4:3]
 FORCE_AVDD_RB_OK BIT[2]
 FOLLOW_SLEEP_B BIT[1]

AVDD_DVDD_STABILITY_CTL ADDRESS 0x00E6 RW
AVDD_DVDD_STABILITY_CTL RESET_VALUE 0xEC
 RZ_HPM BIT[7:5]
 RZ_LPM BIT[4:2]

AUTO_TRIM_CNTL ADDRESS 0x00E7 RW
AUTO_TRIM_CNTL RESET_VALUE 0x00
 AUTO_TRIM_MODE BIT[1:0]
  NON_AUTOTRIM VALUE 0x1
  MINIBG_AUTOTRIM VALUE 0x2
  AVDD_AUTOTRIM VALUE 0x3

DTEST_SEL ADDRESS 0x00E8 RW
DTEST_SEL RESET_VALUE 0x00
 DTEST_SEL BIT[3:0]

ONE_REG_FB_CTL ADDRESS 0x00E9 RW
ONE_REG_FB_CTL RESET_VALUE 0x00
 FEEDBACK_CTRL BIT[1:0]
  AUTO VALUE 0x0
  LPM VALUE 0x1
  HPM1 VALUE 0x2
  HPM2 VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

MINI_BG_TRIM ADDRESS 0x00F1 RW
MINI_BG_TRIM RESET_VALUE 0x07
 MINI_BG_TRIM BIT[3:0]

AVDD_REG_TRIM ADDRESS 0x00F2 RW
AVDD_REG_TRIM RESET_VALUE 0x07
 AVDD_REG_TRIM BIT[3:0]

BCL_COMP_MDM_BASE BASE 0x00003F00 bcl_comp_mdmaddr 31:0

 bcl_comp_mdm MODULE OFFSET=BCL_COMP_MDM_BASE+0x00000000 MAX=BCL_COMP_MDM_BASE+0x000000FF APRE=BCL_COMP_MDM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.BCL_COMP_MDM_BASE.BCL_COMP_MDM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x09
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x04
 SUBTYPE BIT[7:0]

STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0x00
 SYS_OK BIT[2]
  SYS_OK_FALSE VALUE 0x0
  SYS_OK_TRUE VALUE 0x1
 VCOMP_LOW2 BIT[1]
  VCOMP_LOW2_FALSE VALUE 0x0
  VCOMP_LOW2_TRUE VALUE 0x1
 VCOMP_LOW1 BIT[0]
  VCOMP_LOW1_FALSE VALUE 0x0
  VCOMP_LOW1_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 SYS_OK_INT_RT_STS BIT[2]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 VCOMP_LOW2_INT_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 VCOMP_LOW1_INT_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SYS_OK_INT_SET_TYPE BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 VCOMP_LOW2_INT_SET_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 VCOMP_LOW1_INT_SET_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SYS_OK BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VCOMP_LOW2_INT_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VCOMP_LOW1_INT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SYS_OK BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VCOMP_LOW2_INT_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VCOMP_LOW1_INT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SYS_OK BIT[2]
 VCOMP_LOW2_INT_LATCHED_CLR BIT[1]
 VCOMP_LOW1_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SYS_OK BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VCOMP_LOW2_INT_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VCOMP_LOW1_INT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SYS_OK BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VCOMP_LOW2_INT_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VCOMP_LOW1_INT_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SYS_OK BIT[2]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 VCOMP_LOW2_INT_LATCHED_STS BIT[1]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 VCOMP_LOW1_INT_LATCHED_STS BIT[0]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SYS_OK BIT[2]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 VCOMP_LOW2_INT_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 VCOMP_LOW1_INT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x0B
 BCL_EN_MODE BIT[3]
  IGNORE_SLEEP_B VALUE 0x0
  FOLLOW_SLEEP_B VALUE 0x1
 THM_OUT_EN BIT[2]
  THM_OUT_EN_FALSE VALUE 0x0
  THM_OUT_EN_TRUE VALUE 0x1
 VCOMP_LOW2_EN BIT[1]
  VCOMP_LOW2_EN_FALSE VALUE 0x0
  VCOMP_LOW2_EN_TRUE VALUE 0x1
 VCOMP_LOW1_EN BIT[0]
  VCOMP_LOW1_EN_FALSE VALUE 0x0
  VCOMP_LOW1_EN_TRUE VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 BCL_EN BIT[7]
  BCL_DISABLED VALUE 0x0
  BCL_ENABLED VALUE 0x1

VCOMP_LOW2_THR ADDRESS 0x0049 RW
VCOMP_LOW2_THR RESET_VALUE 0x00
 VCOMP_LOW2_THR BIT[6:0]
  V_LOW2_COMP_THR_2250MV VALUE 0x00
  V_LOW2_COMP_THR_2275MV VALUE 0x01
  V_LOW2_COMP_THR_2300MV VALUE 0x02
  V_LOW2_COMP_THR_2325MV VALUE 0x03
  V_LOW2_COMP_THR_2350MV VALUE 0x04
  V_LOW2_COMP_THR_2375MV VALUE 0x05
  V_LOW2_COMP_THR_2400MV VALUE 0x06
  V_LOW2_COMP_THR_2425MV VALUE 0x07
  V_LOW2_COMP_THR_2450MV VALUE 0x08
  V_LOW2_COMP_THR_2475MV VALUE 0x09
  V_LOW2_COMP_THR_2500MV VALUE 0x0A
  V_LOW2_COMP_THR_2525MV VALUE 0x0B
  V_LOW2_COMP_THR_2550MV VALUE 0x0C
  V_LOW2_COMP_THR_2575MV VALUE 0x0D
  V_LOW2_COMP_THR_2600MV VALUE 0x0E
  V_LOW2_COMP_THR_2625MV VALUE 0x0F
  V_LOW2_COMP_THR_2650MV VALUE 0x10
  V_LOW2_COMP_THR_2675MV VALUE 0x11
  V_LOW2_COMP_THR_2700MV VALUE 0x12
  V_LOW2_COMP_THR_2725MV VALUE 0x13
  V_LOW2_COMP_THR_2750MV VALUE 0x14
  V_LOW2_COMP_THR_2775MV VALUE 0x15
  V_LOW2_COMP_THR_2800MV VALUE 0x16
  V_LOW2_COMP_THR_2825MV VALUE 0x17
  V_LOW2_COMP_THR_2850MV VALUE 0x18
  V_LOW2_COMP_THR_2875MV VALUE 0x19
  V_LOW2_COMP_THR_2900MV VALUE 0x1A
  V_LOW2_COMP_THR_2925MV VALUE 0x1B
  V_LOW2_COMP_THR_2950MV VALUE 0x1C
  V_LOW2_COMP_THR_2975MV VALUE 0x1D
  V_LOW2_COMP_THR_3000MV VALUE 0x1E
  V_LOW2_COMP_THR_3025MV VALUE 0x1F
  V_LOW2_COMP_THR_3050MV VALUE 0x20
  V_LOW2_COMP_THR_3075MV VALUE 0x21
  V_LOW2_COMP_THR_3100MV VALUE 0x22
  V_LOW2_COMP_THR_3125MV VALUE 0x23
  V_LOW2_COMP_THR_3150MV VALUE 0x24
  V_LOW2_COMP_THR_3175MV VALUE 0x25
  V_LOW2_COMP_THR_3200MV VALUE 0x26
  V_LOW2_COMP_THR_3225MV VALUE 0x27
  V_LOW2_COMP_THR_3250MV VALUE 0x28
  V_LOW2_COMP_THR_3275MV VALUE 0x29
  V_LOW2_COMP_THR_3300MV VALUE 0x2A
  V_LOW2_COMP_THR_3325MV VALUE 0x2B
  V_LOW2_COMP_THR_3350MV VALUE 0x2C
  V_LOW2_COMP_THR_3375MV VALUE 0x2D
  V_LOW2_COMP_THR_3400MV VALUE 0x2E
  V_LOW2_COMP_THR_3425MV VALUE 0x2F
  V_LOW2_COMP_THR_3450MV VALUE 0x30
  V_LOW2_COMP_THR_3475MV VALUE 0x31
  V_LOW2_COMP_THR_3500MV VALUE 0x32
  V_LOW2_COMP_THR_3525MV VALUE 0x33
  V_LOW2_COMP_THR_3550MV VALUE 0x34
  V_LOW2_COMP_THR_3575MV VALUE 0x35
  V_LOW2_COMP_THR_3600MV VALUE 0x36
  V_LOW2_COMP_THR_3625MV VALUE 0x37
  V_LOW2_COMP_THR_3650MV VALUE 0x38
  V_LOW2_COMP_THR_3675MV VALUE 0x39
  V_LOW2_COMP_THR_3700MV VALUE 0x3A
  V_LOW2_COMP_THR_3725MV VALUE 0x3B
  V_LOW2_COMP_THR_3750MV VALUE 0x3C
  V_LOW2_COMP_THR_3775MV VALUE 0x3D
  V_LOW2_COMP_THR_3800MV VALUE 0x3E
  V_LOW2_COMP_THR_3825MV VALUE 0x3F
  V_LOW2_COMP_THR_3850MV VALUE 0x40
  V_LOW2_COMP_THR_3875MV VALUE 0x41
  V_LOW2_COMP_THR_3900MV VALUE 0x42
  V_LOW2_COMP_THR_3925MV VALUE 0x43
  V_LOW2_COMP_THR_3950MV VALUE 0x44
  V_LOW2_COMP_THR_3975MV VALUE 0x45
  V_LOW2_COMP_THR_4000MV VALUE 0x46
  V_LOW2_COMP_THR_4025MV VALUE 0x47
  V_LOW2_COMP_THR_4050MV VALUE 0x48
  V_LOW2_COMP_THR_4075MV VALUE 0x49
  V_LOW2_COMP_THR_4100MV VALUE 0x4A
  V_LOW2_COMP_THR_4125MV VALUE 0x4B
  V_LOW2_COMP_THR_4150MV VALUE 0x4C
  V_LOW2_COMP_THR_4175MV VALUE 0x4D
  V_LOW2_COMP_THR_4200MV VALUE 0x4E
  V_LOW2_COMP_THR_4225MV VALUE 0x4F
  V_LOW2_COMP_THR_4250MV VALUE 0x50
  V_LOW2_COMP_THR_4275MV VALUE 0x51
  V_LOW2_COMP_THR_4300MV VALUE 0x52
  V_LOW2_COMP_THR_4325MV VALUE 0x53
  V_LOW2_COMP_THR_4350MV VALUE 0x54
  V_LOW2_COMP_THR_4375MV VALUE 0x55
  V_LOW2_COMP_THR_4400MV VALUE 0x56
  V_LOW2_COMP_THR_4425MV VALUE 0x57
  V_LOW2_COMP_THR_4450MV VALUE 0x58
  V_LOW2_COMP_THR_4475MV VALUE 0x59
  V_LOW2_COMP_THR_4500MV VALUE 0x5A
  V_LOW2_COMP_THR_4525MV VALUE 0x5B
  V_LOW2_COMP_THR_4550MV VALUE 0x5C
  V_LOW2_COMP_THR_4575MV VALUE 0x5D
  V_LOW2_COMP_THR_4600MV VALUE 0x5E
  V_LOW2_COMP_THR_4625MV VALUE 0x5F
  V_LOW2_COMP_THR_4650MV VALUE 0x60
  V_LOW2_COMP_THR_4675MV VALUE 0x61
  V_LOW2_COMP_THR_4700MV VALUE 0x62
  V_LOW2_COMP_THR_4725MV VALUE 0x63
  V_LOW2_COMP_THR_4750MV VALUE 0x64
  V_LOW2_COMP_THR_4775MV VALUE 0x65
  V_LOW2_COMP_THR_4800MV VALUE 0x66
  V_LOW2_COMP_THR_4825MV VALUE 0x67
  V_LOW2_COMP_THR_4850MV VALUE 0x68
  V_LOW2_COMP_THR_4875MV VALUE 0x69
  V_LOW2_COMP_THR_4900MV VALUE 0x6A
  V_LOW2_COMP_THR_4925MV VALUE 0x6B
  V_LOW2_COMP_THR_4950MV VALUE 0x6C
  V_LOW2_COMP_THR_4975MV VALUE 0x6D
  V_LOW2_COMP_THR_5000MV VALUE 0x6E
  V_LOW2_COMP_THR_5025MV VALUE 0x6F
  V_LOW2_COMP_THR_5050MV VALUE 0x70
  V_LOW2_COMP_THR_5075MV VALUE 0x71
  V_LOW2_COMP_THR_5100MV VALUE 0x72
  V_LOW2_COMP_THR_5125MV VALUE 0x73
  V_LOW2_COMP_THR_5150MV VALUE 0x74
  V_LOW2_COMP_THR_5175MV VALUE 0x75
  V_LOW2_COMP_THR_5200MV VALUE 0x76
  V_LOW2_COMP_THR_5225MV VALUE 0x77
  V_LOW2_COMP_THR_5250MV VALUE 0x78
  V_LOW2_COMP_THR_5275MV VALUE 0x79
  V_LOW2_COMP_THR_5300MV VALUE 0x7A
  V_LOW2_COMP_THR_5325MV VALUE 0x7B
  V_LOW2_COMP_THR_5350MV VALUE 0x7C
  V_LOW2_COMP_THR_5375MV VALUE 0x7D
  V_LOW2_COMP_THR_5400MV VALUE 0x7E
  V_LOW2_COMP_THR_5425MV VALUE 0x7F

VCOMP_LOW1_THR ADDRESS 0x004A RW
VCOMP_LOW1_THR RESET_VALUE 0x00
 VCOMP_LOW1_THR BIT[6:0]
  V_LOW1_COMP_THR_2250MV VALUE 0x00
  V_LOW1_COMP_THR_2275MV VALUE 0x01
  V_LOW1_COMP_THR_2300MV VALUE 0x02
  V_LOW1_COMP_THR_2325MV VALUE 0x03
  V_LOW1_COMP_THR_2350MV VALUE 0x04
  V_LOW1_COMP_THR_2375MV VALUE 0x05
  V_LOW1_COMP_THR_2400MV VALUE 0x06
  V_LOW1_COMP_THR_2425MV VALUE 0x07
  V_LOW1_COMP_THR_2450MV VALUE 0x08
  V_LOW1_COMP_THR_2475MV VALUE 0x09
  V_LOW1_COMP_THR_2500MV VALUE 0x0A
  V_LOW1_COMP_THR_2525MV VALUE 0x0B
  V_LOW1_COMP_THR_2550MV VALUE 0x0C
  V_LOW1_COMP_THR_2575MV VALUE 0x0D
  V_LOW1_COMP_THR_2600MV VALUE 0x0E
  V_LOW1_COMP_THR_2625MV VALUE 0x0F
  V_LOW1_COMP_THR_2650MV VALUE 0x10
  V_LOW1_COMP_THR_2675MV VALUE 0x11
  V_LOW1_COMP_THR_2700MV VALUE 0x12
  V_LOW1_COMP_THR_2725MV VALUE 0x13
  V_LOW1_COMP_THR_2750MV VALUE 0x14
  V_LOW1_COMP_THR_2775MV VALUE 0x15
  V_LOW1_COMP_THR_2800MV VALUE 0x16
  V_LOW1_COMP_THR_2825MV VALUE 0x17
  V_LOW1_COMP_THR_2850MV VALUE 0x18
  V_LOW1_COMP_THR_2875MV VALUE 0x19
  V_LOW1_COMP_THR_2900MV VALUE 0x1A
  V_LOW1_COMP_THR_2925MV VALUE 0x1B
  V_LOW1_COMP_THR_2950MV VALUE 0x1C
  V_LOW1_COMP_THR_2975MV VALUE 0x1D
  V_LOW1_COMP_THR_3000MV VALUE 0x1E
  V_LOW1_COMP_THR_3025MV VALUE 0x1F
  V_LOW1_COMP_THR_3050MV VALUE 0x20
  V_LOW1_COMP_THR_3075MV VALUE 0x21
  V_LOW1_COMP_THR_3100MV VALUE 0x22
  V_LOW1_COMP_THR_3125MV VALUE 0x23
  V_LOW1_COMP_THR_3150MV VALUE 0x24
  V_LOW1_COMP_THR_3175MV VALUE 0x25
  V_LOW1_COMP_THR_3200MV VALUE 0x26
  V_LOW1_COMP_THR_3225MV VALUE 0x27
  V_LOW1_COMP_THR_3250MV VALUE 0x28
  V_LOW1_COMP_THR_3275MV VALUE 0x29
  V_LOW1_COMP_THR_3300MV VALUE 0x2A
  V_LOW1_COMP_THR_3325MV VALUE 0x2B
  V_LOW1_COMP_THR_3350MV VALUE 0x2C
  V_LOW1_COMP_THR_3375MV VALUE 0x2D
  V_LOW1_COMP_THR_3400MV VALUE 0x2E
  V_LOW1_COMP_THR_3425MV VALUE 0x2F
  V_LOW1_COMP_THR_3450MV VALUE 0x30
  V_LOW1_COMP_THR_3475MV VALUE 0x31
  V_LOW1_COMP_THR_3500MV VALUE 0x32
  V_LOW1_COMP_THR_3525MV VALUE 0x33
  V_LOW1_COMP_THR_3550MV VALUE 0x34
  V_LOW1_COMP_THR_3575MV VALUE 0x35
  V_LOW1_COMP_THR_3600MV VALUE 0x36
  V_LOW1_COMP_THR_3625MV VALUE 0x37
  V_LOW1_COMP_THR_3650MV VALUE 0x38
  V_LOW1_COMP_THR_3675MV VALUE 0x39
  V_LOW1_COMP_THR_3700MV VALUE 0x3A
  V_LOW1_COMP_THR_3725MV VALUE 0x3B
  V_LOW1_COMP_THR_3750MV VALUE 0x3C
  V_LOW1_COMP_THR_3775MV VALUE 0x3D
  V_LOW1_COMP_THR_3800MV VALUE 0x3E
  V_LOW1_COMP_THR_3825MV VALUE 0x3F
  V_LOW1_COMP_THR_3850MV VALUE 0x40
  V_LOW1_COMP_THR_3875MV VALUE 0x41
  V_LOW1_COMP_THR_3900MV VALUE 0x42
  V_LOW1_COMP_THR_3925MV VALUE 0x43
  V_LOW1_COMP_THR_3950MV VALUE 0x44
  V_LOW1_COMP_THR_3975MV VALUE 0x45
  V_LOW1_COMP_THR_4000MV VALUE 0x46
  V_LOW1_COMP_THR_4025MV VALUE 0x47
  V_LOW1_COMP_THR_4050MV VALUE 0x48
  V_LOW1_COMP_THR_4075MV VALUE 0x49
  V_LOW1_COMP_THR_4100MV VALUE 0x4A
  V_LOW1_COMP_THR_4125MV VALUE 0x4B
  V_LOW1_COMP_THR_4150MV VALUE 0x4C
  V_LOW1_COMP_THR_4175MV VALUE 0x4D
  V_LOW1_COMP_THR_4200MV VALUE 0x4E
  V_LOW1_COMP_THR_4225MV VALUE 0x4F
  V_LOW1_COMP_THR_4250MV VALUE 0x50
  V_LOW1_COMP_THR_4275MV VALUE 0x51
  V_LOW1_COMP_THR_4300MV VALUE 0x52
  V_LOW1_COMP_THR_4325MV VALUE 0x53
  V_LOW1_COMP_THR_4350MV VALUE 0x54
  V_LOW1_COMP_THR_4375MV VALUE 0x55
  V_LOW1_COMP_THR_4400MV VALUE 0x56
  V_LOW1_COMP_THR_4425MV VALUE 0x57
  V_LOW1_COMP_THR_4450MV VALUE 0x58
  V_LOW1_COMP_THR_4475MV VALUE 0x59
  V_LOW1_COMP_THR_4500MV VALUE 0x5A
  V_LOW1_COMP_THR_4525MV VALUE 0x5B
  V_LOW1_COMP_THR_4550MV VALUE 0x5C
  V_LOW1_COMP_THR_4575MV VALUE 0x5D
  V_LOW1_COMP_THR_4600MV VALUE 0x5E
  V_LOW1_COMP_THR_4625MV VALUE 0x5F
  V_LOW1_COMP_THR_4650MV VALUE 0x60
  V_LOW1_COMP_THR_4675MV VALUE 0x61
  V_LOW1_COMP_THR_4700MV VALUE 0x62
  V_LOW1_COMP_THR_4725MV VALUE 0x63
  V_LOW1_COMP_THR_4750MV VALUE 0x64
  V_LOW1_COMP_THR_4775MV VALUE 0x65
  V_LOW1_COMP_THR_4800MV VALUE 0x66
  V_LOW1_COMP_THR_4825MV VALUE 0x67
  V_LOW1_COMP_THR_4850MV VALUE 0x68
  V_LOW1_COMP_THR_4875MV VALUE 0x69
  V_LOW1_COMP_THR_4900MV VALUE 0x6A
  V_LOW1_COMP_THR_4925MV VALUE 0x6B
  V_LOW1_COMP_THR_4950MV VALUE 0x6C
  V_LOW1_COMP_THR_4975MV VALUE 0x6D
  V_LOW1_COMP_THR_5000MV VALUE 0x6E
  V_LOW1_COMP_THR_5025MV VALUE 0x6F
  V_LOW1_COMP_THR_5050MV VALUE 0x70
  V_LOW1_COMP_THR_5075MV VALUE 0x71
  V_LOW1_COMP_THR_5100MV VALUE 0x72
  V_LOW1_COMP_THR_5125MV VALUE 0x73
  V_LOW1_COMP_THR_5150MV VALUE 0x74
  V_LOW1_COMP_THR_5175MV VALUE 0x75
  V_LOW1_COMP_THR_5200MV VALUE 0x76
  V_LOW1_COMP_THR_5225MV VALUE 0x77
  V_LOW1_COMP_THR_5250MV VALUE 0x78
  V_LOW1_COMP_THR_5275MV VALUE 0x79
  V_LOW1_COMP_THR_5300MV VALUE 0x7A
  V_LOW1_COMP_THR_5325MV VALUE 0x7B
  V_LOW1_COMP_THR_5350MV VALUE 0x7C
  V_LOW1_COMP_THR_5375MV VALUE 0x7D
  V_LOW1_COMP_THR_5400MV VALUE 0x7E
  V_LOW1_COMP_THR_5425MV VALUE 0x7F

LOW2_SET_DGL ADDRESS 0x0052 RW
LOW2_SET_DGL RESET_VALUE 0x03
 LOW2_SET_DGL BIT[7:0]
  LOW2_SET_DGL_1US VALUE 0x00
  LOW2_SET_DGL_2US VALUE 0x01
  LOW2_SET_DGL_3US VALUE 0x02
  LOW2_SET_DGL_4US VALUE 0x03
  LOW2_SET_DGL_5US VALUE 0x04
  LOW2_SET_DGL_6US VALUE 0x05
  LOW2_SET_DGL_7US VALUE 0x06
  LOW2_SET_DGL_8US VALUE 0x07
  LOW2_SET_DGL_9US VALUE 0x08
  LOW2_SET_DGL_10US VALUE 0x09
  LOW2_SET_DGL_11US VALUE 0x0A
  LOW2_SET_DGL_12US VALUE 0x0B
  LOW2_SET_DGL_13US VALUE 0x0C
  LOW2_SET_DGL_14US VALUE 0x0D
  LOW2_SET_DGL_15US VALUE 0x0E
  LOW2_SET_DGL_16US VALUE 0x0F
  LOW2_SET_DGL_17US VALUE 0x10
  LOW2_SET_DGL_18US VALUE 0x11
  LOW2_SET_DGL_19US VALUE 0x12
  LOW2_SET_DGL_20US VALUE 0x13
  LOW2_SET_DGL_21US VALUE 0x14
  LOW2_SET_DGL_22US VALUE 0x15
  LOW2_SET_DGL_23US VALUE 0x16
  LOW2_SET_DGL_24US VALUE 0x17
  LOW2_SET_DGL_25US VALUE 0x18
  LOW2_SET_DGL_26US VALUE 0x19
  LOW2_SET_DGL_27US VALUE 0x1A
  LOW2_SET_DGL_28US VALUE 0x1B
  LOW2_SET_DGL_29US VALUE 0x1C
  LOW2_SET_DGL_30US VALUE 0x1D
  LOW2_SET_DGL_31US VALUE 0x1E
  LOW2_SET_DGL_32US VALUE 0x1F
  LOW2_SET_DGL_33US VALUE 0x20
  LOW2_SET_DGL_34US VALUE 0x21
  LOW2_SET_DGL_35US VALUE 0x22
  LOW2_SET_DGL_36US VALUE 0x23
  LOW2_SET_DGL_37US VALUE 0x24
  LOW2_SET_DGL_38US VALUE 0x25
  LOW2_SET_DGL_39US VALUE 0x26
  LOW2_SET_DGL_40US VALUE 0x27
  LOW2_SET_DGL_41US VALUE 0x28
  LOW2_SET_DGL_42US VALUE 0x29
  LOW2_SET_DGL_43US VALUE 0x2A
  LOW2_SET_DGL_44US VALUE 0x2B
  LOW2_SET_DGL_45US VALUE 0x2C
  LOW2_SET_DGL_46US VALUE 0x2D
  LOW2_SET_DGL_47US VALUE 0x2E
  LOW2_SET_DGL_48US VALUE 0x2F
  LOW2_SET_DGL_49US VALUE 0x30
  LOW2_SET_DGL_50US VALUE 0x31
  LOW2_SET_DGL_51US VALUE 0x32
  LOW2_SET_DGL_52US VALUE 0x33
  LOW2_SET_DGL_53US VALUE 0x34
  LOW2_SET_DGL_54US VALUE 0x35
  LOW2_SET_DGL_55US VALUE 0x36
  LOW2_SET_DGL_56US VALUE 0x37
  LOW2_SET_DGL_57US VALUE 0x38
  LOW2_SET_DGL_58US VALUE 0x39
  LOW2_SET_DGL_59US VALUE 0x3A
  LOW2_SET_DGL_60US VALUE 0x3B
  LOW2_SET_DGL_61US VALUE 0x3C
  LOW2_SET_DGL_62US VALUE 0x3D
  LOW2_SET_DGL_63US VALUE 0x3E
  LOW2_SET_DGL_64US VALUE 0x3F
  LOW2_SET_DGL_65US VALUE 0x40
  LOW2_SET_DGL_66US VALUE 0x41
  LOW2_SET_DGL_67US VALUE 0x42
  LOW2_SET_DGL_68US VALUE 0x43
  LOW2_SET_DGL_69US VALUE 0x44
  LOW2_SET_DGL_70US VALUE 0x45
  LOW2_SET_DGL_71US VALUE 0x46
  LOW2_SET_DGL_72US VALUE 0x47
  LOW2_SET_DGL_73US VALUE 0x48
  LOW2_SET_DGL_74US VALUE 0x49
  LOW2_SET_DGL_75US VALUE 0x4A
  LOW2_SET_DGL_76US VALUE 0x4B
  LOW2_SET_DGL_77US VALUE 0x4C
  LOW2_SET_DGL_78US VALUE 0x4D
  LOW2_SET_DGL_79US VALUE 0x4E
  LOW2_SET_DGL_80US VALUE 0x4F
  LOW2_SET_DGL_81US VALUE 0x50
  LOW2_SET_DGL_82US VALUE 0x51
  LOW2_SET_DGL_83US VALUE 0x52
  LOW2_SET_DGL_84US VALUE 0x53
  LOW2_SET_DGL_85US VALUE 0x54
  LOW2_SET_DGL_86US VALUE 0x55
  LOW2_SET_DGL_87US VALUE 0x56
  LOW2_SET_DGL_88US VALUE 0x57
  LOW2_SET_DGL_89US VALUE 0x58
  LOW2_SET_DGL_90US VALUE 0x59
  LOW2_SET_DGL_91US VALUE 0x5A
  LOW2_SET_DGL_92US VALUE 0x5B
  LOW2_SET_DGL_93US VALUE 0x5C
  LOW2_SET_DGL_94US VALUE 0x5D
  LOW2_SET_DGL_95US VALUE 0x5E
  LOW2_SET_DGL_96US VALUE 0x5F
  LOW2_SET_DGL_97US VALUE 0x60
  LOW2_SET_DGL_98US VALUE 0x61
  LOW2_SET_DGL_99US VALUE 0x62
  LOW2_SET_DGL_100US VALUE 0x63
  LOW2_SET_DGL_101US VALUE 0x64
  LOW2_SET_DGL_102US VALUE 0x65
  LOW2_SET_DGL_103US VALUE 0x66
  LOW2_SET_DGL_104US VALUE 0x67
  LOW2_SET_DGL_105US VALUE 0x68
  LOW2_SET_DGL_106US VALUE 0x69
  LOW2_SET_DGL_107US VALUE 0x6A
  LOW2_SET_DGL_108US VALUE 0x6B
  LOW2_SET_DGL_109US VALUE 0x6C
  LOW2_SET_DGL_110US VALUE 0x6D
  LOW2_SET_DGL_111US VALUE 0x6E
  LOW2_SET_DGL_112US VALUE 0x6F
  LOW2_SET_DGL_113US VALUE 0x70
  LOW2_SET_DGL_114US VALUE 0x71
  LOW2_SET_DGL_115US VALUE 0x72
  LOW2_SET_DGL_116US VALUE 0x73
  LOW2_SET_DGL_117US VALUE 0x74
  LOW2_SET_DGL_118US VALUE 0x75
  LOW2_SET_DGL_119US VALUE 0x76
  LOW2_SET_DGL_120US VALUE 0x77
  LOW2_SET_DGL_121US VALUE 0x78
  LOW2_SET_DGL_122US VALUE 0x79
  LOW2_SET_DGL_123US VALUE 0x7A
  LOW2_SET_DGL_124US VALUE 0x7B
  LOW2_SET_DGL_125US VALUE 0x7C
  LOW2_SET_DGL_126US VALUE 0x7D
  LOW2_SET_DGL_127US VALUE 0x7E
  LOW2_SET_DGL_128US VALUE 0x7F
  LOW2_SET_DGL_129US VALUE 0x80
  LOW2_SET_DGL_130US VALUE 0x81
  LOW2_SET_DGL_131US VALUE 0x82
  LOW2_SET_DGL_132US VALUE 0x83
  LOW2_SET_DGL_133US VALUE 0x84
  LOW2_SET_DGL_134US VALUE 0x85
  LOW2_SET_DGL_135US VALUE 0x86
  LOW2_SET_DGL_136US VALUE 0x87
  LOW2_SET_DGL_137US VALUE 0x88
  LOW2_SET_DGL_138US VALUE 0x89
  LOW2_SET_DGL_139US VALUE 0x8A
  LOW2_SET_DGL_140US VALUE 0x8B
  LOW2_SET_DGL_141US VALUE 0x8C
  LOW2_SET_DGL_142US VALUE 0x8D
  LOW2_SET_DGL_143US VALUE 0x8E
  LOW2_SET_DGL_144US VALUE 0x8F
  LOW2_SET_DGL_145US VALUE 0x90
  LOW2_SET_DGL_146US VALUE 0x91
  LOW2_SET_DGL_147US VALUE 0x92
  LOW2_SET_DGL_148US VALUE 0x93
  LOW2_SET_DGL_149US VALUE 0x94
  LOW2_SET_DGL_150US VALUE 0x95
  LOW2_SET_DGL_151US VALUE 0x96
  LOW2_SET_DGL_152US VALUE 0x97
  LOW2_SET_DGL_153US VALUE 0x98
  LOW2_SET_DGL_154US VALUE 0x99
  LOW2_SET_DGL_155US VALUE 0x9A
  LOW2_SET_DGL_156US VALUE 0x9B
  LOW2_SET_DGL_157US VALUE 0x9C
  LOW2_SET_DGL_158US VALUE 0x9D
  LOW2_SET_DGL_159US VALUE 0x9E
  LOW2_SET_DGL_160US VALUE 0x9F
  LOW2_SET_DGL_161US VALUE 0xA0
  LOW2_SET_DGL_162US VALUE 0xA1
  LOW2_SET_DGL_163US VALUE 0xA2
  LOW2_SET_DGL_164US VALUE 0xA3
  LOW2_SET_DGL_165US VALUE 0xA4
  LOW2_SET_DGL_166US VALUE 0xA5
  LOW2_SET_DGL_167US VALUE 0xA6
  LOW2_SET_DGL_168US VALUE 0xA7
  LOW2_SET_DGL_169US VALUE 0xA8
  LOW2_SET_DGL_170US VALUE 0xA9
  LOW2_SET_DGL_171US VALUE 0xAA
  LOW2_SET_DGL_172US VALUE 0xAB
  LOW2_SET_DGL_173US VALUE 0xAC
  LOW2_SET_DGL_174US VALUE 0xAD
  LOW2_SET_DGL_175US VALUE 0xAE
  LOW2_SET_DGL_176US VALUE 0xAF
  LOW2_SET_DGL_177US VALUE 0xB0
  LOW2_SET_DGL_178US VALUE 0xB1
  LOW2_SET_DGL_179US VALUE 0xB2
  LOW2_SET_DGL_180US VALUE 0xB3
  LOW2_SET_DGL_181US VALUE 0xB4
  LOW2_SET_DGL_182US VALUE 0xB5
  LOW2_SET_DGL_183US VALUE 0xB6
  LOW2_SET_DGL_184US VALUE 0xB7
  LOW2_SET_DGL_185US VALUE 0xB8
  LOW2_SET_DGL_186US VALUE 0xB9
  LOW2_SET_DGL_187US VALUE 0xBA
  LOW2_SET_DGL_188US VALUE 0xBB
  LOW2_SET_DGL_189US VALUE 0xBC
  LOW2_SET_DGL_190US VALUE 0xBD
  LOW2_SET_DGL_191US VALUE 0xBE
  LOW2_SET_DGL_192US VALUE 0xBF
  LOW2_SET_DGL_193US VALUE 0xC0
  LOW2_SET_DGL_194US VALUE 0xC1
  LOW2_SET_DGL_195US VALUE 0xC2
  LOW2_SET_DGL_196US VALUE 0xC3
  LOW2_SET_DGL_197US VALUE 0xC4
  LOW2_SET_DGL_198US VALUE 0xC5
  LOW2_SET_DGL_199US VALUE 0xC6
  LOW2_SET_DGL_200US VALUE 0xC7
  LOW2_SET_DGL_201US VALUE 0xC8
  LOW2_SET_DGL_202US VALUE 0xC9
  LOW2_SET_DGL_203US VALUE 0xCA
  LOW2_SET_DGL_204US VALUE 0xCB
  LOW2_SET_DGL_205US VALUE 0xCC
  LOW2_SET_DGL_206US VALUE 0xCD
  LOW2_SET_DGL_207US VALUE 0xCE
  LOW2_SET_DGL_208US VALUE 0xCF
  LOW2_SET_DGL_209US VALUE 0xD0
  LOW2_SET_DGL_210US VALUE 0xD1
  LOW2_SET_DGL_211US VALUE 0xD2
  LOW2_SET_DGL_212US VALUE 0xD3
  LOW2_SET_DGL_213US VALUE 0xD4
  LOW2_SET_DGL_214US VALUE 0xD5
  LOW2_SET_DGL_215US VALUE 0xD6
  LOW2_SET_DGL_216US VALUE 0xD7
  LOW2_SET_DGL_217US VALUE 0xD8
  LOW2_SET_DGL_218US VALUE 0xD9
  LOW2_SET_DGL_219US VALUE 0xDA
  LOW2_SET_DGL_220US VALUE 0xDB
  LOW2_SET_DGL_221US VALUE 0xDC
  LOW2_SET_DGL_222US VALUE 0xDD
  LOW2_SET_DGL_223US VALUE 0xDE
  LOW2_SET_DGL_224US VALUE 0xDF
  LOW2_SET_DGL_225US VALUE 0xE0
  LOW2_SET_DGL_226US VALUE 0xE1
  LOW2_SET_DGL_227US VALUE 0xE2
  LOW2_SET_DGL_228US VALUE 0xE3
  LOW2_SET_DGL_229US VALUE 0xE4
  LOW2_SET_DGL_230US VALUE 0xE5
  LOW2_SET_DGL_231US VALUE 0xE6
  LOW2_SET_DGL_232US VALUE 0xE7
  LOW2_SET_DGL_233US VALUE 0xE8
  LOW2_SET_DGL_234US VALUE 0xE9
  LOW2_SET_DGL_235US VALUE 0xEA
  LOW2_SET_DGL_236US VALUE 0xEB
  LOW2_SET_DGL_237US VALUE 0xEC
  LOW2_SET_DGL_238US VALUE 0xED
  LOW2_SET_DGL_239US VALUE 0xEE
  LOW2_SET_DGL_240US VALUE 0xEF
  LOW2_SET_DGL_241US VALUE 0xF0
  LOW2_SET_DGL_242US VALUE 0xF1
  LOW2_SET_DGL_243US VALUE 0xF2
  LOW2_SET_DGL_244US VALUE 0xF3
  LOW2_SET_DGL_245US VALUE 0xF4
  LOW2_SET_DGL_246US VALUE 0xF5
  LOW2_SET_DGL_247US VALUE 0xF6
  LOW2_SET_DGL_248US VALUE 0xF7
  LOW2_SET_DGL_249US VALUE 0xF8
  LOW2_SET_DGL_250US VALUE 0xF9
  LOW2_SET_DGL_251US VALUE 0xFA
  LOW2_SET_DGL_252US VALUE 0xFB
  LOW2_SET_DGL_253US VALUE 0xFC
  LOW2_SET_DGL_254US VALUE 0xFD
  LOW2_SET_DGL_255US VALUE 0xFE
  LOW2_SET_DGL_256US VALUE 0xFF

LOW2_CLR_DGL ADDRESS 0x0053 RW
LOW2_CLR_DGL RESET_VALUE 0x01
 LOW2_CLR_DGL BIT[7:0]
  LOW2_CLR_DGL_1MS VALUE 0x00
  LOW2_CLR_DGL_2MS VALUE 0x01
  LOW2_CLR_DGL_3MS VALUE 0x02
  LOW2_CLR_DGL_4MS VALUE 0x03
  LOW2_CLR_DGL_5MS VALUE 0x04
  LOW2_CLR_DGL_6MS VALUE 0x05
  LOW2_CLR_DGL_7MS VALUE 0x06
  LOW2_CLR_DGL_8MS VALUE 0x07
  LOW2_CLR_DGL_9MS VALUE 0x08
  LOW2_CLR_DGL_10MS VALUE 0x09
  LOW2_CLR_DGL_11MS VALUE 0x0A
  LOW2_CLR_DGL_12MS VALUE 0x0B
  LOW2_CLR_DGL_13MS VALUE 0x0C
  LOW2_CLR_DGL_14MS VALUE 0x0D
  LOW2_CLR_DGL_15MS VALUE 0x0E
  LOW2_CLR_DGL_16MS VALUE 0x0F
  LOW2_CLR_DGL_17MS VALUE 0x10
  LOW2_CLR_DGL_18MS VALUE 0x11
  LOW2_CLR_DGL_19MS VALUE 0x12
  LOW2_CLR_DGL_20MS VALUE 0x13
  LOW2_CLR_DGL_21MS VALUE 0x14
  LOW2_CLR_DGL_22MS VALUE 0x15
  LOW2_CLR_DGL_23MS VALUE 0x16
  LOW2_CLR_DGL_24MS VALUE 0x17
  LOW2_CLR_DGL_25MS VALUE 0x18
  LOW2_CLR_DGL_26MS VALUE 0x19
  LOW2_CLR_DGL_27MS VALUE 0x1A
  LOW2_CLR_DGL_28MS VALUE 0x1B
  LOW2_CLR_DGL_29MS VALUE 0x1C
  LOW2_CLR_DGL_30MS VALUE 0x1D
  LOW2_CLR_DGL_31MS VALUE 0x1E
  LOW2_CLR_DGL_32MS VALUE 0x1F
  LOW2_CLR_DGL_33MS VALUE 0x20
  LOW2_CLR_DGL_34MS VALUE 0x21
  LOW2_CLR_DGL_35MS VALUE 0x22
  LOW2_CLR_DGL_36MS VALUE 0x23
  LOW2_CLR_DGL_37MS VALUE 0x24
  LOW2_CLR_DGL_38MS VALUE 0x25
  LOW2_CLR_DGL_39MS VALUE 0x26
  LOW2_CLR_DGL_40MS VALUE 0x27
  LOW2_CLR_DGL_41MS VALUE 0x28
  LOW2_CLR_DGL_42MS VALUE 0x29
  LOW2_CLR_DGL_43MS VALUE 0x2A
  LOW2_CLR_DGL_44MS VALUE 0x2B
  LOW2_CLR_DGL_45MS VALUE 0x2C
  LOW2_CLR_DGL_46MS VALUE 0x2D
  LOW2_CLR_DGL_47MS VALUE 0x2E
  LOW2_CLR_DGL_48MS VALUE 0x2F
  LOW2_CLR_DGL_49MS VALUE 0x30
  LOW2_CLR_DGL_50MS VALUE 0x31
  LOW2_CLR_DGL_51MS VALUE 0x32
  LOW2_CLR_DGL_52MS VALUE 0x33
  LOW2_CLR_DGL_53MS VALUE 0x34
  LOW2_CLR_DGL_54MS VALUE 0x35
  LOW2_CLR_DGL_55MS VALUE 0x36
  LOW2_CLR_DGL_56MS VALUE 0x37
  LOW2_CLR_DGL_57MS VALUE 0x38
  LOW2_CLR_DGL_58MS VALUE 0x39
  LOW2_CLR_DGL_59MS VALUE 0x3A
  LOW2_CLR_DGL_60MS VALUE 0x3B
  LOW2_CLR_DGL_61MS VALUE 0x3C
  LOW2_CLR_DGL_62MS VALUE 0x3D
  LOW2_CLR_DGL_63MS VALUE 0x3E
  LOW2_CLR_DGL_64MS VALUE 0x3F
  LOW2_CLR_DGL_65MS VALUE 0x40
  LOW2_CLR_DGL_66MS VALUE 0x41
  LOW2_CLR_DGL_67MS VALUE 0x42
  LOW2_CLR_DGL_68MS VALUE 0x43
  LOW2_CLR_DGL_69MS VALUE 0x44
  LOW2_CLR_DGL_70MS VALUE 0x45
  LOW2_CLR_DGL_71MS VALUE 0x46
  LOW2_CLR_DGL_72MS VALUE 0x47
  LOW2_CLR_DGL_73MS VALUE 0x48
  LOW2_CLR_DGL_74MS VALUE 0x49
  LOW2_CLR_DGL_75MS VALUE 0x4A
  LOW2_CLR_DGL_76MS VALUE 0x4B
  LOW2_CLR_DGL_77MS VALUE 0x4C
  LOW2_CLR_DGL_78MS VALUE 0x4D
  LOW2_CLR_DGL_79MS VALUE 0x4E
  LOW2_CLR_DGL_80MS VALUE 0x4F
  LOW2_CLR_DGL_81MS VALUE 0x50
  LOW2_CLR_DGL_82MS VALUE 0x51
  LOW2_CLR_DGL_83MS VALUE 0x52
  LOW2_CLR_DGL_84MS VALUE 0x53
  LOW2_CLR_DGL_85MS VALUE 0x54
  LOW2_CLR_DGL_86MS VALUE 0x55
  LOW2_CLR_DGL_87MS VALUE 0x56
  LOW2_CLR_DGL_88MS VALUE 0x57
  LOW2_CLR_DGL_89MS VALUE 0x58
  LOW2_CLR_DGL_90MS VALUE 0x59
  LOW2_CLR_DGL_91MS VALUE 0x5A
  LOW2_CLR_DGL_92MS VALUE 0x5B
  LOW2_CLR_DGL_93MS VALUE 0x5C
  LOW2_CLR_DGL_94MS VALUE 0x5D
  LOW2_CLR_DGL_95MS VALUE 0x5E
  LOW2_CLR_DGL_96MS VALUE 0x5F
  LOW2_CLR_DGL_97MS VALUE 0x60
  LOW2_CLR_DGL_98MS VALUE 0x61
  LOW2_CLR_DGL_99MS VALUE 0x62
  LOW2_CLR_DGL_100MS VALUE 0x63
  LOW2_CLR_DGL_101MS VALUE 0x64
  LOW2_CLR_DGL_102MS VALUE 0x65
  LOW2_CLR_DGL_103MS VALUE 0x66
  LOW2_CLR_DGL_104MS VALUE 0x67
  LOW2_CLR_DGL_105MS VALUE 0x68
  LOW2_CLR_DGL_106MS VALUE 0x69
  LOW2_CLR_DGL_107MS VALUE 0x6A
  LOW2_CLR_DGL_108MS VALUE 0x6B
  LOW2_CLR_DGL_109MS VALUE 0x6C
  LOW2_CLR_DGL_110MS VALUE 0x6D
  LOW2_CLR_DGL_111MS VALUE 0x6E
  LOW2_CLR_DGL_112MS VALUE 0x6F
  LOW2_CLR_DGL_113MS VALUE 0x70
  LOW2_CLR_DGL_114MS VALUE 0x71
  LOW2_CLR_DGL_115MS VALUE 0x72
  LOW2_CLR_DGL_116MS VALUE 0x73
  LOW2_CLR_DGL_117MS VALUE 0x74
  LOW2_CLR_DGL_118MS VALUE 0x75
  LOW2_CLR_DGL_119MS VALUE 0x76
  LOW2_CLR_DGL_120MS VALUE 0x77
  LOW2_CLR_DGL_121MS VALUE 0x78
  LOW2_CLR_DGL_122MS VALUE 0x79
  LOW2_CLR_DGL_123MS VALUE 0x7A
  LOW2_CLR_DGL_124MS VALUE 0x7B
  LOW2_CLR_DGL_125MS VALUE 0x7C
  LOW2_CLR_DGL_126MS VALUE 0x7D
  LOW2_CLR_DGL_127MS VALUE 0x7E
  LOW2_CLR_DGL_128MS VALUE 0x7F
  LOW2_CLR_DGL_129MS VALUE 0x80
  LOW2_CLR_DGL_130MS VALUE 0x81
  LOW2_CLR_DGL_131MS VALUE 0x82
  LOW2_CLR_DGL_132MS VALUE 0x83
  LOW2_CLR_DGL_133MS VALUE 0x84
  LOW2_CLR_DGL_134MS VALUE 0x85
  LOW2_CLR_DGL_135MS VALUE 0x86
  LOW2_CLR_DGL_136MS VALUE 0x87
  LOW2_CLR_DGL_137MS VALUE 0x88
  LOW2_CLR_DGL_138MS VALUE 0x89
  LOW2_CLR_DGL_139MS VALUE 0x8A
  LOW2_CLR_DGL_140MS VALUE 0x8B
  LOW2_CLR_DGL_141MS VALUE 0x8C
  LOW2_CLR_DGL_142MS VALUE 0x8D
  LOW2_CLR_DGL_143MS VALUE 0x8E
  LOW2_CLR_DGL_144MS VALUE 0x8F
  LOW2_CLR_DGL_145MS VALUE 0x90
  LOW2_CLR_DGL_146MS VALUE 0x91
  LOW2_CLR_DGL_147MS VALUE 0x92
  LOW2_CLR_DGL_148MS VALUE 0x93
  LOW2_CLR_DGL_149MS VALUE 0x94
  LOW2_CLR_DGL_150MS VALUE 0x95
  LOW2_CLR_DGL_151MS VALUE 0x96
  LOW2_CLR_DGL_152MS VALUE 0x97
  LOW2_CLR_DGL_153MS VALUE 0x98
  LOW2_CLR_DGL_154MS VALUE 0x99
  LOW2_CLR_DGL_155MS VALUE 0x9A
  LOW2_CLR_DGL_156MS VALUE 0x9B
  LOW2_CLR_DGL_157MS VALUE 0x9C
  LOW2_CLR_DGL_158MS VALUE 0x9D
  LOW2_CLR_DGL_159MS VALUE 0x9E
  LOW2_CLR_DGL_160MS VALUE 0x9F
  LOW2_CLR_DGL_161MS VALUE 0xA0
  LOW2_CLR_DGL_162MS VALUE 0xA1
  LOW2_CLR_DGL_163MS VALUE 0xA2
  LOW2_CLR_DGL_164MS VALUE 0xA3
  LOW2_CLR_DGL_165MS VALUE 0xA4
  LOW2_CLR_DGL_166MS VALUE 0xA5
  LOW2_CLR_DGL_167MS VALUE 0xA6
  LOW2_CLR_DGL_168MS VALUE 0xA7
  LOW2_CLR_DGL_169MS VALUE 0xA8
  LOW2_CLR_DGL_170MS VALUE 0xA9
  LOW2_CLR_DGL_171MS VALUE 0xAA
  LOW2_CLR_DGL_172MS VALUE 0xAB
  LOW2_CLR_DGL_173MS VALUE 0xAC
  LOW2_CLR_DGL_174MS VALUE 0xAD
  LOW2_CLR_DGL_175MS VALUE 0xAE
  LOW2_CLR_DGL_176MS VALUE 0xAF
  LOW2_CLR_DGL_177MS VALUE 0xB0
  LOW2_CLR_DGL_178MS VALUE 0xB1
  LOW2_CLR_DGL_179MS VALUE 0xB2
  LOW2_CLR_DGL_180MS VALUE 0xB3
  LOW2_CLR_DGL_181MS VALUE 0xB4
  LOW2_CLR_DGL_182MS VALUE 0xB5
  LOW2_CLR_DGL_183MS VALUE 0xB6
  LOW2_CLR_DGL_184MS VALUE 0xB7
  LOW2_CLR_DGL_185MS VALUE 0xB8
  LOW2_CLR_DGL_186MS VALUE 0xB9
  LOW2_CLR_DGL_187MS VALUE 0xBA
  LOW2_CLR_DGL_188MS VALUE 0xBB
  LOW2_CLR_DGL_189MS VALUE 0xBC
  LOW2_CLR_DGL_190MS VALUE 0xBD
  LOW2_CLR_DGL_191MS VALUE 0xBE
  LOW2_CLR_DGL_192MS VALUE 0xBF
  LOW2_CLR_DGL_193MS VALUE 0xC0
  LOW2_CLR_DGL_194MS VALUE 0xC1
  LOW2_CLR_DGL_195MS VALUE 0xC2
  LOW2_CLR_DGL_196MS VALUE 0xC3
  LOW2_CLR_DGL_197MS VALUE 0xC4
  LOW2_CLR_DGL_198MS VALUE 0xC5
  LOW2_CLR_DGL_199MS VALUE 0xC6
  LOW2_CLR_DGL_200MS VALUE 0xC7
  LOW2_CLR_DGL_201MS VALUE 0xC8
  LOW2_CLR_DGL_202MS VALUE 0xC9
  LOW2_CLR_DGL_203MS VALUE 0xCA
  LOW2_CLR_DGL_204MS VALUE 0xCB
  LOW2_CLR_DGL_205MS VALUE 0xCC
  LOW2_CLR_DGL_206MS VALUE 0xCD
  LOW2_CLR_DGL_207MS VALUE 0xCE
  LOW2_CLR_DGL_208MS VALUE 0xCF
  LOW2_CLR_DGL_209MS VALUE 0xD0
  LOW2_CLR_DGL_210MS VALUE 0xD1
  LOW2_CLR_DGL_211MS VALUE 0xD2
  LOW2_CLR_DGL_212MS VALUE 0xD3
  LOW2_CLR_DGL_213MS VALUE 0xD4
  LOW2_CLR_DGL_214MS VALUE 0xD5
  LOW2_CLR_DGL_215MS VALUE 0xD6
  LOW2_CLR_DGL_216MS VALUE 0xD7
  LOW2_CLR_DGL_217MS VALUE 0xD8
  LOW2_CLR_DGL_218MS VALUE 0xD9
  LOW2_CLR_DGL_219MS VALUE 0xDA
  LOW2_CLR_DGL_220MS VALUE 0xDB
  LOW2_CLR_DGL_221MS VALUE 0xDC
  LOW2_CLR_DGL_222MS VALUE 0xDD
  LOW2_CLR_DGL_223MS VALUE 0xDE
  LOW2_CLR_DGL_224MS VALUE 0xDF
  LOW2_CLR_DGL_225MS VALUE 0xE0
  LOW2_CLR_DGL_226MS VALUE 0xE1
  LOW2_CLR_DGL_227MS VALUE 0xE2
  LOW2_CLR_DGL_228MS VALUE 0xE3
  LOW2_CLR_DGL_229MS VALUE 0xE4
  LOW2_CLR_DGL_230MS VALUE 0xE5
  LOW2_CLR_DGL_231MS VALUE 0xE6
  LOW2_CLR_DGL_232MS VALUE 0xE7
  LOW2_CLR_DGL_233MS VALUE 0xE8
  LOW2_CLR_DGL_234MS VALUE 0xE9
  LOW2_CLR_DGL_235MS VALUE 0xEA
  LOW2_CLR_DGL_236MS VALUE 0xEB
  LOW2_CLR_DGL_237MS VALUE 0xEC
  LOW2_CLR_DGL_238MS VALUE 0xED
  LOW2_CLR_DGL_239MS VALUE 0xEE
  LOW2_CLR_DGL_240MS VALUE 0xEF
  LOW2_CLR_DGL_241MS VALUE 0xF0
  LOW2_CLR_DGL_242MS VALUE 0xF1
  LOW2_CLR_DGL_243MS VALUE 0xF2
  LOW2_CLR_DGL_244MS VALUE 0xF3
  LOW2_CLR_DGL_245MS VALUE 0xF4
  LOW2_CLR_DGL_246MS VALUE 0xF5
  LOW2_CLR_DGL_247MS VALUE 0xF6
  LOW2_CLR_DGL_248MS VALUE 0xF7
  LOW2_CLR_DGL_249MS VALUE 0xF8
  LOW2_CLR_DGL_250MS VALUE 0xF9
  LOW2_CLR_DGL_251MS VALUE 0xFA
  LOW2_CLR_DGL_252MS VALUE 0xFB
  LOW2_CLR_DGL_253MS VALUE 0xFC
  LOW2_CLR_DGL_254MS VALUE 0xFD
  LOW2_CLR_DGL_255MS VALUE 0xFE
  LOW2_CLR_DGL_256MS VALUE 0xFF

LOW1_SET_DGL ADDRESS 0x0054 RW
LOW1_SET_DGL RESET_VALUE 0x07
 LOW1_SET_DGL BIT[7:0]
  LOW1_SET_DGL_1US VALUE 0x00
  LOW1_SET_DGL_2US VALUE 0x01
  LOW1_SET_DGL_3US VALUE 0x02
  LOW1_SET_DGL_4US VALUE 0x03
  LOW1_SET_DGL_5US VALUE 0x04
  LOW1_SET_DGL_6US VALUE 0x05
  LOW1_SET_DGL_7US VALUE 0x06
  LOW1_SET_DGL_8US VALUE 0x07
  LOW1_SET_DGL_9US VALUE 0x08
  LOW1_SET_DGL_10US VALUE 0x09
  LOW1_SET_DGL_11US VALUE 0x0A
  LOW1_SET_DGL_12US VALUE 0x0B
  LOW1_SET_DGL_13US VALUE 0x0C
  LOW1_SET_DGL_14US VALUE 0x0D
  LOW1_SET_DGL_15US VALUE 0x0E
  LOW1_SET_DGL_16US VALUE 0x0F
  LOW1_SET_DGL_17US VALUE 0x10
  LOW1_SET_DGL_18US VALUE 0x11
  LOW1_SET_DGL_19US VALUE 0x12
  LOW1_SET_DGL_20US VALUE 0x13
  LOW1_SET_DGL_21US VALUE 0x14
  LOW1_SET_DGL_22US VALUE 0x15
  LOW1_SET_DGL_23US VALUE 0x16
  LOW1_SET_DGL_24US VALUE 0x17
  LOW1_SET_DGL_25US VALUE 0x18
  LOW1_SET_DGL_26US VALUE 0x19
  LOW1_SET_DGL_27US VALUE 0x1A
  LOW1_SET_DGL_28US VALUE 0x1B
  LOW1_SET_DGL_29US VALUE 0x1C
  LOW1_SET_DGL_30US VALUE 0x1D
  LOW1_SET_DGL_31US VALUE 0x1E
  LOW1_SET_DGL_32US VALUE 0x1F
  LOW1_SET_DGL_33US VALUE 0x20
  LOW1_SET_DGL_34US VALUE 0x21
  LOW1_SET_DGL_35US VALUE 0x22
  LOW1_SET_DGL_36US VALUE 0x23
  LOW1_SET_DGL_37US VALUE 0x24
  LOW1_SET_DGL_38US VALUE 0x25
  LOW1_SET_DGL_39US VALUE 0x26
  LOW1_SET_DGL_40US VALUE 0x27
  LOW1_SET_DGL_41US VALUE 0x28
  LOW1_SET_DGL_42US VALUE 0x29
  LOW1_SET_DGL_43US VALUE 0x2A
  LOW1_SET_DGL_44US VALUE 0x2B
  LOW1_SET_DGL_45US VALUE 0x2C
  LOW1_SET_DGL_46US VALUE 0x2D
  LOW1_SET_DGL_47US VALUE 0x2E
  LOW1_SET_DGL_48US VALUE 0x2F
  LOW1_SET_DGL_49US VALUE 0x30
  LOW1_SET_DGL_50US VALUE 0x31
  LOW1_SET_DGL_51US VALUE 0x32
  LOW1_SET_DGL_52US VALUE 0x33
  LOW1_SET_DGL_53US VALUE 0x34
  LOW1_SET_DGL_54US VALUE 0x35
  LOW1_SET_DGL_55US VALUE 0x36
  LOW1_SET_DGL_56US VALUE 0x37
  LOW1_SET_DGL_57US VALUE 0x38
  LOW1_SET_DGL_58US VALUE 0x39
  LOW1_SET_DGL_59US VALUE 0x3A
  LOW1_SET_DGL_60US VALUE 0x3B
  LOW1_SET_DGL_61US VALUE 0x3C
  LOW1_SET_DGL_62US VALUE 0x3D
  LOW1_SET_DGL_63US VALUE 0x3E
  LOW1_SET_DGL_64US VALUE 0x3F
  LOW1_SET_DGL_65US VALUE 0x40
  LOW1_SET_DGL_66US VALUE 0x41
  LOW1_SET_DGL_67US VALUE 0x42
  LOW1_SET_DGL_68US VALUE 0x43
  LOW1_SET_DGL_69US VALUE 0x44
  LOW1_SET_DGL_70US VALUE 0x45
  LOW1_SET_DGL_71US VALUE 0x46
  LOW1_SET_DGL_72US VALUE 0x47
  LOW1_SET_DGL_73US VALUE 0x48
  LOW1_SET_DGL_74US VALUE 0x49
  LOW1_SET_DGL_75US VALUE 0x4A
  LOW1_SET_DGL_76US VALUE 0x4B
  LOW1_SET_DGL_77US VALUE 0x4C
  LOW1_SET_DGL_78US VALUE 0x4D
  LOW1_SET_DGL_79US VALUE 0x4E
  LOW1_SET_DGL_80US VALUE 0x4F
  LOW1_SET_DGL_81US VALUE 0x50
  LOW1_SET_DGL_82US VALUE 0x51
  LOW1_SET_DGL_83US VALUE 0x52
  LOW1_SET_DGL_84US VALUE 0x53
  LOW1_SET_DGL_85US VALUE 0x54
  LOW1_SET_DGL_86US VALUE 0x55
  LOW1_SET_DGL_87US VALUE 0x56
  LOW1_SET_DGL_88US VALUE 0x57
  LOW1_SET_DGL_89US VALUE 0x58
  LOW1_SET_DGL_90US VALUE 0x59
  LOW1_SET_DGL_91US VALUE 0x5A
  LOW1_SET_DGL_92US VALUE 0x5B
  LOW1_SET_DGL_93US VALUE 0x5C
  LOW1_SET_DGL_94US VALUE 0x5D
  LOW1_SET_DGL_95US VALUE 0x5E
  LOW1_SET_DGL_96US VALUE 0x5F
  LOW1_SET_DGL_97US VALUE 0x60
  LOW1_SET_DGL_98US VALUE 0x61
  LOW1_SET_DGL_99US VALUE 0x62
  LOW1_SET_DGL_100US VALUE 0x63
  LOW1_SET_DGL_101US VALUE 0x64
  LOW1_SET_DGL_102US VALUE 0x65
  LOW1_SET_DGL_103US VALUE 0x66
  LOW1_SET_DGL_104US VALUE 0x67
  LOW1_SET_DGL_105US VALUE 0x68
  LOW1_SET_DGL_106US VALUE 0x69
  LOW1_SET_DGL_107US VALUE 0x6A
  LOW1_SET_DGL_108US VALUE 0x6B
  LOW1_SET_DGL_109US VALUE 0x6C
  LOW1_SET_DGL_110US VALUE 0x6D
  LOW1_SET_DGL_111US VALUE 0x6E
  LOW1_SET_DGL_112US VALUE 0x6F
  LOW1_SET_DGL_113US VALUE 0x70
  LOW1_SET_DGL_114US VALUE 0x71
  LOW1_SET_DGL_115US VALUE 0x72
  LOW1_SET_DGL_116US VALUE 0x73
  LOW1_SET_DGL_117US VALUE 0x74
  LOW1_SET_DGL_118US VALUE 0x75
  LOW1_SET_DGL_119US VALUE 0x76
  LOW1_SET_DGL_120US VALUE 0x77
  LOW1_SET_DGL_121US VALUE 0x78
  LOW1_SET_DGL_122US VALUE 0x79
  LOW1_SET_DGL_123US VALUE 0x7A
  LOW1_SET_DGL_124US VALUE 0x7B
  LOW1_SET_DGL_125US VALUE 0x7C
  LOW1_SET_DGL_126US VALUE 0x7D
  LOW1_SET_DGL_127US VALUE 0x7E
  LOW1_SET_DGL_128US VALUE 0x7F
  LOW1_SET_DGL_129US VALUE 0x80
  LOW1_SET_DGL_130US VALUE 0x81
  LOW1_SET_DGL_131US VALUE 0x82
  LOW1_SET_DGL_132US VALUE 0x83
  LOW1_SET_DGL_133US VALUE 0x84
  LOW1_SET_DGL_134US VALUE 0x85
  LOW1_SET_DGL_135US VALUE 0x86
  LOW1_SET_DGL_136US VALUE 0x87
  LOW1_SET_DGL_137US VALUE 0x88
  LOW1_SET_DGL_138US VALUE 0x89
  LOW1_SET_DGL_139US VALUE 0x8A
  LOW1_SET_DGL_140US VALUE 0x8B
  LOW1_SET_DGL_141US VALUE 0x8C
  LOW1_SET_DGL_142US VALUE 0x8D
  LOW1_SET_DGL_143US VALUE 0x8E
  LOW1_SET_DGL_144US VALUE 0x8F
  LOW1_SET_DGL_145US VALUE 0x90
  LOW1_SET_DGL_146US VALUE 0x91
  LOW1_SET_DGL_147US VALUE 0x92
  LOW1_SET_DGL_148US VALUE 0x93
  LOW1_SET_DGL_149US VALUE 0x94
  LOW1_SET_DGL_150US VALUE 0x95
  LOW1_SET_DGL_151US VALUE 0x96
  LOW1_SET_DGL_152US VALUE 0x97
  LOW1_SET_DGL_153US VALUE 0x98
  LOW1_SET_DGL_154US VALUE 0x99
  LOW1_SET_DGL_155US VALUE 0x9A
  LOW1_SET_DGL_156US VALUE 0x9B
  LOW1_SET_DGL_157US VALUE 0x9C
  LOW1_SET_DGL_158US VALUE 0x9D
  LOW1_SET_DGL_159US VALUE 0x9E
  LOW1_SET_DGL_160US VALUE 0x9F
  LOW1_SET_DGL_161US VALUE 0xA0
  LOW1_SET_DGL_162US VALUE 0xA1
  LOW1_SET_DGL_163US VALUE 0xA2
  LOW1_SET_DGL_164US VALUE 0xA3
  LOW1_SET_DGL_165US VALUE 0xA4
  LOW1_SET_DGL_166US VALUE 0xA5
  LOW1_SET_DGL_167US VALUE 0xA6
  LOW1_SET_DGL_168US VALUE 0xA7
  LOW1_SET_DGL_169US VALUE 0xA8
  LOW1_SET_DGL_170US VALUE 0xA9
  LOW1_SET_DGL_171US VALUE 0xAA
  LOW1_SET_DGL_172US VALUE 0xAB
  LOW1_SET_DGL_173US VALUE 0xAC
  LOW1_SET_DGL_174US VALUE 0xAD
  LOW1_SET_DGL_175US VALUE 0xAE
  LOW1_SET_DGL_176US VALUE 0xAF
  LOW1_SET_DGL_177US VALUE 0xB0
  LOW1_SET_DGL_178US VALUE 0xB1
  LOW1_SET_DGL_179US VALUE 0xB2
  LOW1_SET_DGL_180US VALUE 0xB3
  LOW1_SET_DGL_181US VALUE 0xB4
  LOW1_SET_DGL_182US VALUE 0xB5
  LOW1_SET_DGL_183US VALUE 0xB6
  LOW1_SET_DGL_184US VALUE 0xB7
  LOW1_SET_DGL_185US VALUE 0xB8
  LOW1_SET_DGL_186US VALUE 0xB9
  LOW1_SET_DGL_187US VALUE 0xBA
  LOW1_SET_DGL_188US VALUE 0xBB
  LOW1_SET_DGL_189US VALUE 0xBC
  LOW1_SET_DGL_190US VALUE 0xBD
  LOW1_SET_DGL_191US VALUE 0xBE
  LOW1_SET_DGL_192US VALUE 0xBF
  LOW1_SET_DGL_193US VALUE 0xC0
  LOW1_SET_DGL_194US VALUE 0xC1
  LOW1_SET_DGL_195US VALUE 0xC2
  LOW1_SET_DGL_196US VALUE 0xC3
  LOW1_SET_DGL_197US VALUE 0xC4
  LOW1_SET_DGL_198US VALUE 0xC5
  LOW1_SET_DGL_199US VALUE 0xC6
  LOW1_SET_DGL_200US VALUE 0xC7
  LOW1_SET_DGL_201US VALUE 0xC8
  LOW1_SET_DGL_202US VALUE 0xC9
  LOW1_SET_DGL_203US VALUE 0xCA
  LOW1_SET_DGL_204US VALUE 0xCB
  LOW1_SET_DGL_205US VALUE 0xCC
  LOW1_SET_DGL_206US VALUE 0xCD
  LOW1_SET_DGL_207US VALUE 0xCE
  LOW1_SET_DGL_208US VALUE 0xCF
  LOW1_SET_DGL_209US VALUE 0xD0
  LOW1_SET_DGL_210US VALUE 0xD1
  LOW1_SET_DGL_211US VALUE 0xD2
  LOW1_SET_DGL_212US VALUE 0xD3
  LOW1_SET_DGL_213US VALUE 0xD4
  LOW1_SET_DGL_214US VALUE 0xD5
  LOW1_SET_DGL_215US VALUE 0xD6
  LOW1_SET_DGL_216US VALUE 0xD7
  LOW1_SET_DGL_217US VALUE 0xD8
  LOW1_SET_DGL_218US VALUE 0xD9
  LOW1_SET_DGL_219US VALUE 0xDA
  LOW1_SET_DGL_220US VALUE 0xDB
  LOW1_SET_DGL_221US VALUE 0xDC
  LOW1_SET_DGL_222US VALUE 0xDD
  LOW1_SET_DGL_223US VALUE 0xDE
  LOW1_SET_DGL_224US VALUE 0xDF
  LOW1_SET_DGL_225US VALUE 0xE0
  LOW1_SET_DGL_226US VALUE 0xE1
  LOW1_SET_DGL_227US VALUE 0xE2
  LOW1_SET_DGL_228US VALUE 0xE3
  LOW1_SET_DGL_229US VALUE 0xE4
  LOW1_SET_DGL_230US VALUE 0xE5
  LOW1_SET_DGL_231US VALUE 0xE6
  LOW1_SET_DGL_232US VALUE 0xE7
  LOW1_SET_DGL_233US VALUE 0xE8
  LOW1_SET_DGL_234US VALUE 0xE9
  LOW1_SET_DGL_235US VALUE 0xEA
  LOW1_SET_DGL_236US VALUE 0xEB
  LOW1_SET_DGL_237US VALUE 0xEC
  LOW1_SET_DGL_238US VALUE 0xED
  LOW1_SET_DGL_239US VALUE 0xEE
  LOW1_SET_DGL_240US VALUE 0xEF
  LOW1_SET_DGL_241US VALUE 0xF0
  LOW1_SET_DGL_242US VALUE 0xF1
  LOW1_SET_DGL_243US VALUE 0xF2
  LOW1_SET_DGL_244US VALUE 0xF3
  LOW1_SET_DGL_245US VALUE 0xF4
  LOW1_SET_DGL_246US VALUE 0xF5
  LOW1_SET_DGL_247US VALUE 0xF6
  LOW1_SET_DGL_248US VALUE 0xF7
  LOW1_SET_DGL_249US VALUE 0xF8
  LOW1_SET_DGL_250US VALUE 0xF9
  LOW1_SET_DGL_251US VALUE 0xFA
  LOW1_SET_DGL_252US VALUE 0xFB
  LOW1_SET_DGL_253US VALUE 0xFC
  LOW1_SET_DGL_254US VALUE 0xFD
  LOW1_SET_DGL_255US VALUE 0xFE
  LOW1_SET_DGL_256US VALUE 0xFF

LOW1_CLR_DGL ADDRESS 0x0055 RW
LOW1_CLR_DGL RESET_VALUE 0x07
 LOW1_CLR_DGL BIT[7:0]
  LOW1_CLR_DGL_1MS VALUE 0x00
  LOW1_CLR_DGL_2MS VALUE 0x01
  LOW1_CLR_DGL_3MS VALUE 0x02
  LOW1_CLR_DGL_4MS VALUE 0x03
  LOW1_CLR_DGL_5MS VALUE 0x04
  LOW1_CLR_DGL_6MS VALUE 0x05
  LOW1_CLR_DGL_7MS VALUE 0x06
  LOW1_CLR_DGL_8MS VALUE 0x07
  LOW1_CLR_DGL_9MS VALUE 0x08
  LOW1_CLR_DGL_10MS VALUE 0x09
  LOW1_CLR_DGL_11MS VALUE 0x0A
  LOW1_CLR_DGL_12MS VALUE 0x0B
  LOW1_CLR_DGL_13MS VALUE 0x0C
  LOW1_CLR_DGL_14MS VALUE 0x0D
  LOW1_CLR_DGL_15MS VALUE 0x0E
  LOW1_CLR_DGL_16MS VALUE 0x0F
  LOW1_CLR_DGL_17MS VALUE 0x10
  LOW1_CLR_DGL_18MS VALUE 0x11
  LOW1_CLR_DGL_19MS VALUE 0x12
  LOW1_CLR_DGL_20MS VALUE 0x13
  LOW1_CLR_DGL_21MS VALUE 0x14
  LOW1_CLR_DGL_22MS VALUE 0x15
  LOW1_CLR_DGL_23MS VALUE 0x16
  LOW1_CLR_DGL_24MS VALUE 0x17
  LOW1_CLR_DGL_25MS VALUE 0x18
  LOW1_CLR_DGL_26MS VALUE 0x19
  LOW1_CLR_DGL_27MS VALUE 0x1A
  LOW1_CLR_DGL_28MS VALUE 0x1B
  LOW1_CLR_DGL_29MS VALUE 0x1C
  LOW1_CLR_DGL_30MS VALUE 0x1D
  LOW1_CLR_DGL_31MS VALUE 0x1E
  LOW1_CLR_DGL_32MS VALUE 0x1F
  LOW1_CLR_DGL_33MS VALUE 0x20
  LOW1_CLR_DGL_34MS VALUE 0x21
  LOW1_CLR_DGL_35MS VALUE 0x22
  LOW1_CLR_DGL_36MS VALUE 0x23
  LOW1_CLR_DGL_37MS VALUE 0x24
  LOW1_CLR_DGL_38MS VALUE 0x25
  LOW1_CLR_DGL_39MS VALUE 0x26
  LOW1_CLR_DGL_40MS VALUE 0x27
  LOW1_CLR_DGL_41MS VALUE 0x28
  LOW1_CLR_DGL_42MS VALUE 0x29
  LOW1_CLR_DGL_43MS VALUE 0x2A
  LOW1_CLR_DGL_44MS VALUE 0x2B
  LOW1_CLR_DGL_45MS VALUE 0x2C
  LOW1_CLR_DGL_46MS VALUE 0x2D
  LOW1_CLR_DGL_47MS VALUE 0x2E
  LOW1_CLR_DGL_48MS VALUE 0x2F
  LOW1_CLR_DGL_49MS VALUE 0x30
  LOW1_CLR_DGL_50MS VALUE 0x31
  LOW1_CLR_DGL_51MS VALUE 0x32
  LOW1_CLR_DGL_52MS VALUE 0x33
  LOW1_CLR_DGL_53MS VALUE 0x34
  LOW1_CLR_DGL_54MS VALUE 0x35
  LOW1_CLR_DGL_55MS VALUE 0x36
  LOW1_CLR_DGL_56MS VALUE 0x37
  LOW1_CLR_DGL_57MS VALUE 0x38
  LOW1_CLR_DGL_58MS VALUE 0x39
  LOW1_CLR_DGL_59MS VALUE 0x3A
  LOW1_CLR_DGL_60MS VALUE 0x3B
  LOW1_CLR_DGL_61MS VALUE 0x3C
  LOW1_CLR_DGL_62MS VALUE 0x3D
  LOW1_CLR_DGL_63MS VALUE 0x3E
  LOW1_CLR_DGL_64MS VALUE 0x3F
  LOW1_CLR_DGL_65MS VALUE 0x40
  LOW1_CLR_DGL_66MS VALUE 0x41
  LOW1_CLR_DGL_67MS VALUE 0x42
  LOW1_CLR_DGL_68MS VALUE 0x43
  LOW1_CLR_DGL_69MS VALUE 0x44
  LOW1_CLR_DGL_70MS VALUE 0x45
  LOW1_CLR_DGL_71MS VALUE 0x46
  LOW1_CLR_DGL_72MS VALUE 0x47
  LOW1_CLR_DGL_73MS VALUE 0x48
  LOW1_CLR_DGL_74MS VALUE 0x49
  LOW1_CLR_DGL_75MS VALUE 0x4A
  LOW1_CLR_DGL_76MS VALUE 0x4B
  LOW1_CLR_DGL_77MS VALUE 0x4C
  LOW1_CLR_DGL_78MS VALUE 0x4D
  LOW1_CLR_DGL_79MS VALUE 0x4E
  LOW1_CLR_DGL_80MS VALUE 0x4F
  LOW1_CLR_DGL_81MS VALUE 0x50
  LOW1_CLR_DGL_82MS VALUE 0x51
  LOW1_CLR_DGL_83MS VALUE 0x52
  LOW1_CLR_DGL_84MS VALUE 0x53
  LOW1_CLR_DGL_85MS VALUE 0x54
  LOW1_CLR_DGL_86MS VALUE 0x55
  LOW1_CLR_DGL_87MS VALUE 0x56
  LOW1_CLR_DGL_88MS VALUE 0x57
  LOW1_CLR_DGL_89MS VALUE 0x58
  LOW1_CLR_DGL_90MS VALUE 0x59
  LOW1_CLR_DGL_91MS VALUE 0x5A
  LOW1_CLR_DGL_92MS VALUE 0x5B
  LOW1_CLR_DGL_93MS VALUE 0x5C
  LOW1_CLR_DGL_94MS VALUE 0x5D
  LOW1_CLR_DGL_95MS VALUE 0x5E
  LOW1_CLR_DGL_96MS VALUE 0x5F
  LOW1_CLR_DGL_97MS VALUE 0x60
  LOW1_CLR_DGL_98MS VALUE 0x61
  LOW1_CLR_DGL_99MS VALUE 0x62
  LOW1_CLR_DGL_100MS VALUE 0x63
  LOW1_CLR_DGL_101MS VALUE 0x64
  LOW1_CLR_DGL_102MS VALUE 0x65
  LOW1_CLR_DGL_103MS VALUE 0x66
  LOW1_CLR_DGL_104MS VALUE 0x67
  LOW1_CLR_DGL_105MS VALUE 0x68
  LOW1_CLR_DGL_106MS VALUE 0x69
  LOW1_CLR_DGL_107MS VALUE 0x6A
  LOW1_CLR_DGL_108MS VALUE 0x6B
  LOW1_CLR_DGL_109MS VALUE 0x6C
  LOW1_CLR_DGL_110MS VALUE 0x6D
  LOW1_CLR_DGL_111MS VALUE 0x6E
  LOW1_CLR_DGL_112MS VALUE 0x6F
  LOW1_CLR_DGL_113MS VALUE 0x70
  LOW1_CLR_DGL_114MS VALUE 0x71
  LOW1_CLR_DGL_115MS VALUE 0x72
  LOW1_CLR_DGL_116MS VALUE 0x73
  LOW1_CLR_DGL_117MS VALUE 0x74
  LOW1_CLR_DGL_118MS VALUE 0x75
  LOW1_CLR_DGL_119MS VALUE 0x76
  LOW1_CLR_DGL_120MS VALUE 0x77
  LOW1_CLR_DGL_121MS VALUE 0x78
  LOW1_CLR_DGL_122MS VALUE 0x79
  LOW1_CLR_DGL_123MS VALUE 0x7A
  LOW1_CLR_DGL_124MS VALUE 0x7B
  LOW1_CLR_DGL_125MS VALUE 0x7C
  LOW1_CLR_DGL_126MS VALUE 0x7D
  LOW1_CLR_DGL_127MS VALUE 0x7E
  LOW1_CLR_DGL_128MS VALUE 0x7F
  LOW1_CLR_DGL_129MS VALUE 0x80
  LOW1_CLR_DGL_130MS VALUE 0x81
  LOW1_CLR_DGL_131MS VALUE 0x82
  LOW1_CLR_DGL_132MS VALUE 0x83
  LOW1_CLR_DGL_133MS VALUE 0x84
  LOW1_CLR_DGL_134MS VALUE 0x85
  LOW1_CLR_DGL_135MS VALUE 0x86
  LOW1_CLR_DGL_136MS VALUE 0x87
  LOW1_CLR_DGL_137MS VALUE 0x88
  LOW1_CLR_DGL_138MS VALUE 0x89
  LOW1_CLR_DGL_139MS VALUE 0x8A
  LOW1_CLR_DGL_140MS VALUE 0x8B
  LOW1_CLR_DGL_141MS VALUE 0x8C
  LOW1_CLR_DGL_142MS VALUE 0x8D
  LOW1_CLR_DGL_143MS VALUE 0x8E
  LOW1_CLR_DGL_144MS VALUE 0x8F
  LOW1_CLR_DGL_145MS VALUE 0x90
  LOW1_CLR_DGL_146MS VALUE 0x91
  LOW1_CLR_DGL_147MS VALUE 0x92
  LOW1_CLR_DGL_148MS VALUE 0x93
  LOW1_CLR_DGL_149MS VALUE 0x94
  LOW1_CLR_DGL_150MS VALUE 0x95
  LOW1_CLR_DGL_151MS VALUE 0x96
  LOW1_CLR_DGL_152MS VALUE 0x97
  LOW1_CLR_DGL_153MS VALUE 0x98
  LOW1_CLR_DGL_154MS VALUE 0x99
  LOW1_CLR_DGL_155MS VALUE 0x9A
  LOW1_CLR_DGL_156MS VALUE 0x9B
  LOW1_CLR_DGL_157MS VALUE 0x9C
  LOW1_CLR_DGL_158MS VALUE 0x9D
  LOW1_CLR_DGL_159MS VALUE 0x9E
  LOW1_CLR_DGL_160MS VALUE 0x9F
  LOW1_CLR_DGL_161MS VALUE 0xA0
  LOW1_CLR_DGL_162MS VALUE 0xA1
  LOW1_CLR_DGL_163MS VALUE 0xA2
  LOW1_CLR_DGL_164MS VALUE 0xA3
  LOW1_CLR_DGL_165MS VALUE 0xA4
  LOW1_CLR_DGL_166MS VALUE 0xA5
  LOW1_CLR_DGL_167MS VALUE 0xA6
  LOW1_CLR_DGL_168MS VALUE 0xA7
  LOW1_CLR_DGL_169MS VALUE 0xA8
  LOW1_CLR_DGL_170MS VALUE 0xA9
  LOW1_CLR_DGL_171MS VALUE 0xAA
  LOW1_CLR_DGL_172MS VALUE 0xAB
  LOW1_CLR_DGL_173MS VALUE 0xAC
  LOW1_CLR_DGL_174MS VALUE 0xAD
  LOW1_CLR_DGL_175MS VALUE 0xAE
  LOW1_CLR_DGL_176MS VALUE 0xAF
  LOW1_CLR_DGL_177MS VALUE 0xB0
  LOW1_CLR_DGL_178MS VALUE 0xB1
  LOW1_CLR_DGL_179MS VALUE 0xB2
  LOW1_CLR_DGL_180MS VALUE 0xB3
  LOW1_CLR_DGL_181MS VALUE 0xB4
  LOW1_CLR_DGL_182MS VALUE 0xB5
  LOW1_CLR_DGL_183MS VALUE 0xB6
  LOW1_CLR_DGL_184MS VALUE 0xB7
  LOW1_CLR_DGL_185MS VALUE 0xB8
  LOW1_CLR_DGL_186MS VALUE 0xB9
  LOW1_CLR_DGL_187MS VALUE 0xBA
  LOW1_CLR_DGL_188MS VALUE 0xBB
  LOW1_CLR_DGL_189MS VALUE 0xBC
  LOW1_CLR_DGL_190MS VALUE 0xBD
  LOW1_CLR_DGL_191MS VALUE 0xBE
  LOW1_CLR_DGL_192MS VALUE 0xBF
  LOW1_CLR_DGL_193MS VALUE 0xC0
  LOW1_CLR_DGL_194MS VALUE 0xC1
  LOW1_CLR_DGL_195MS VALUE 0xC2
  LOW1_CLR_DGL_196MS VALUE 0xC3
  LOW1_CLR_DGL_197MS VALUE 0xC4
  LOW1_CLR_DGL_198MS VALUE 0xC5
  LOW1_CLR_DGL_199MS VALUE 0xC6
  LOW1_CLR_DGL_200MS VALUE 0xC7
  LOW1_CLR_DGL_201MS VALUE 0xC8
  LOW1_CLR_DGL_202MS VALUE 0xC9
  LOW1_CLR_DGL_203MS VALUE 0xCA
  LOW1_CLR_DGL_204MS VALUE 0xCB
  LOW1_CLR_DGL_205MS VALUE 0xCC
  LOW1_CLR_DGL_206MS VALUE 0xCD
  LOW1_CLR_DGL_207MS VALUE 0xCE
  LOW1_CLR_DGL_208MS VALUE 0xCF
  LOW1_CLR_DGL_209MS VALUE 0xD0
  LOW1_CLR_DGL_210MS VALUE 0xD1
  LOW1_CLR_DGL_211MS VALUE 0xD2
  LOW1_CLR_DGL_212MS VALUE 0xD3
  LOW1_CLR_DGL_213MS VALUE 0xD4
  LOW1_CLR_DGL_214MS VALUE 0xD5
  LOW1_CLR_DGL_215MS VALUE 0xD6
  LOW1_CLR_DGL_216MS VALUE 0xD7
  LOW1_CLR_DGL_217MS VALUE 0xD8
  LOW1_CLR_DGL_218MS VALUE 0xD9
  LOW1_CLR_DGL_219MS VALUE 0xDA
  LOW1_CLR_DGL_220MS VALUE 0xDB
  LOW1_CLR_DGL_221MS VALUE 0xDC
  LOW1_CLR_DGL_222MS VALUE 0xDD
  LOW1_CLR_DGL_223MS VALUE 0xDE
  LOW1_CLR_DGL_224MS VALUE 0xDF
  LOW1_CLR_DGL_225MS VALUE 0xE0
  LOW1_CLR_DGL_226MS VALUE 0xE1
  LOW1_CLR_DGL_227MS VALUE 0xE2
  LOW1_CLR_DGL_228MS VALUE 0xE3
  LOW1_CLR_DGL_229MS VALUE 0xE4
  LOW1_CLR_DGL_230MS VALUE 0xE5
  LOW1_CLR_DGL_231MS VALUE 0xE6
  LOW1_CLR_DGL_232MS VALUE 0xE7
  LOW1_CLR_DGL_233MS VALUE 0xE8
  LOW1_CLR_DGL_234MS VALUE 0xE9
  LOW1_CLR_DGL_235MS VALUE 0xEA
  LOW1_CLR_DGL_236MS VALUE 0xEB
  LOW1_CLR_DGL_237MS VALUE 0xEC
  LOW1_CLR_DGL_238MS VALUE 0xED
  LOW1_CLR_DGL_239MS VALUE 0xEE
  LOW1_CLR_DGL_240MS VALUE 0xEF
  LOW1_CLR_DGL_241MS VALUE 0xF0
  LOW1_CLR_DGL_242MS VALUE 0xF1
  LOW1_CLR_DGL_243MS VALUE 0xF2
  LOW1_CLR_DGL_244MS VALUE 0xF3
  LOW1_CLR_DGL_245MS VALUE 0xF4
  LOW1_CLR_DGL_246MS VALUE 0xF5
  LOW1_CLR_DGL_247MS VALUE 0xF6
  LOW1_CLR_DGL_248MS VALUE 0xF7
  LOW1_CLR_DGL_249MS VALUE 0xF8
  LOW1_CLR_DGL_250MS VALUE 0xF9
  LOW1_CLR_DGL_251MS VALUE 0xFA
  LOW1_CLR_DGL_252MS VALUE 0xFB
  LOW1_CLR_DGL_253MS VALUE 0xFC
  LOW1_CLR_DGL_254MS VALUE 0xFD
  LOW1_CLR_DGL_255MS VALUE 0xFE
  LOW1_CLR_DGL_256MS VALUE 0xFF

SPARE_CTL ADDRESS 0x0060 RW
SPARE_CTL RESET_VALUE 0x00
 SPARE BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  MODULE_DIS_AFTER_WARM_SOFT_RESET VALUE 0x0
  MODULE_EN_AFTER_WARM_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_FALSE VALUE 0x0
  INT_TEST_MODE_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SYS_OK BIT[2]
  SYS_OK_TEST_FALSE VALUE 0x0
  SYS_OK_TEST_TRUE VALUE 0x1
 VCOMP_LOW2_INT_TEST_VAL BIT[1]
  VCOMP_LOW2_TEST_FALSE VALUE 0x0
  VCOMP_LOW2_TEST_TRUE VALUE 0x1
 VCOMP_LOW1_INT_TEST_VAL BIT[0]
  VCOMP_LOW1_TEST_FALSE VALUE 0x0
  VCOMP_LOW1_TEST_TRUE VALUE 0x1

TEST_CTL1 ADDRESS 0x00E2 RW
TEST_CTL1 RESET_VALUE 0x01
 CLK_GATE_EN BIT[0]
  CLK_GATE_DIS VALUE 0x0
  CLK_GATE_EN VALUE 0x1

ATEST_CTL ADDRESS 0x00ED RW
ATEST_CTL RESET_VALUE 0x00
 ATEST_CTL BIT[2:0]

DTEST_CTL1 ADDRESS 0x00EE RW
DTEST_CTL1 RESET_VALUE 0x00
 DTEST1_CTL BIT[5:4]
 DTEST2_CTL BIT[1:0]

DTEST_CTL2 ADDRESS 0x00EF RW
DTEST_CTL2 RESET_VALUE 0x00
 DTEST3_CTL BIT[5:4]
 DTEST4_CTL BIT[1:0]

CLK_DIST_BASE BASE 0x00005900 clk_distaddr 31:0

 clk_dist MODULE OFFSET=CLK_DIST_BASE+0x00000000 MAX=CLK_DIST_BASE+0x000000FF APRE=CLK_DIST_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.CLK_DIST_BASE.CLK_DIST
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x05
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
 SUBTYPE BIT[7:0]
  CLK_DIST VALUE 0x02

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x07
 HFRC_OK BIT[7]
  HFRC_OFF VALUE 0x0
  HFRC_ON VALUE 0x1
 IDSS_REQ_XO BIT[6]
  NOT_REQUEST_XO VALUE 0x0
  REQUEST_XO VALUE 0x1
 HF_GP_SEL_STATUS BIT[5]
  SEL_HFRC VALUE 0x0
  SEL_XO VALUE 0x1
 HF_SMPS_SEL_STATUS BIT[4]
  SEL_HFRC VALUE 0x0
  SEL_XO VALUE 0x1
 SLP_CLK_PAD_VREG_OK BIT[3]
  SLP_CLK_PAD_VREG_NOT_OK VALUE 0x0
  SLP_CLK_PAD_VREG_OK VALUE 0x1
 SLP_CLK_SOURCE BIT[2:0]
  RESERVED_0 VALUE 0x0
  EXT_32K VALUE 0x1
  CALRC1 VALUE 0x2
  LFRC_DIV2 VALUE 0x3
  RESERVED_4 VALUE 0x4
  XO_DIV VALUE 0x5
  RESERVED_6 VALUE 0x6
  AON_32K VALUE 0x7

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 SMPS_GP_REQ BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 CLK32K_HALT_DET_RT_STS BIT[1]
  SLP_CLK_NOT_HALT VALUE 0x0
  SLP_CLK_HALT VALUE 0x1
 XO_HALT_DET_RT_STS BIT[0]
  XO_NOT_HALT VALUE 0x0
  XO_HALT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 CLK32K_HALT_DET_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 XO_HALT_DET_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 CLK32K_HALT_DET_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 XO_HALT_DET_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 CLK32K_HALT_DET_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 XO_HALT_DET_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 CLK32K_HALT_DET_LATCHED_CLR BIT[1]
 XO_HALT_DET_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 CLK32K_HALT_DET_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 XO_HALT_DET_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 CLK32K_HALT_DET_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 XO_HALT_DET_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 CLK32K_HALT_DET_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 XO_HALT_DET_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 CLK32K_HALT_DET_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 XO_HALT_DET_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

CLK_CTL1 ADDRESS 0x0040 RW
CLK_CTL1 RESET_VALUE 0x14
 SMPS_CLK_SEL BIT[5:4]
  SMPS_CLK_BASE_ON_WARM_SLEEP_B_AND_HF_HALT_B VALUE 0x0
  SMPS_CLK_HFRC VALUE 0x1
  SMPS_CLK_XO VALUE 0x2
  SMPS_CLK_BASE_ON_HALT_B VALUE 0x3
 GPCLK_SEL BIT[3:2]
  GP_CLK_BASE_ON_WARM_SLEEP_B_AND_HF_HALT_B VALUE 0x0
  GP_CLK_HFRC VALUE 0x1
  GP_CLK_XO VALUE 0x2
  GP_CLK_BASE_ON_HALT_B VALUE 0x3

CLK_CTL2 ADDRESS 0x0041 RW
CLK_CTL2 RESET_VALUE 0x00
 EN_ALT_SC BIT[7]
  ALT_SC_DIVIDER_DIS VALUE 0x0
  ALT_SC_DIVIDER_EN VALUE 0x1
 SEL_ALT_SC BIT[0]
  ALT_SC_OFF VALUE 0x0
  ALT_SC_ON VALUE 0x1

CLK_CTL3 ADDRESS 0x0042 RW
CLK_CTL3 RESET_VALUE 0x00
 SEL_ALT_RTC BIT[0]
  ALT_RTC_OFF VALUE 0x0
  ALT_RTC_ON VALUE 0x1

CLK_CTL4 ADDRESS 0x0043 RW
CLK_CTL4 RESET_VALUE 0x00
 EXT32K_DIV_SEL BIT[1]
  DIV32768 VALUE 0x0
  DIV32764 VALUE 0x1
 EXT32K_CLK_SEL BIT[0]
  CALRC VALUE 0x0
  EXT32K VALUE 0x1

CLK_CTL5 ADDRESS 0x0044 RW
CLK_CTL5 RESET_VALUE 0x01
 CLK_32K_SEL BIT[1:0]
  FOLLOW_32K_HALT VALUE 0x0
  LFRC_AON VALUE 0x1
  CLK_32K_SOURCE VALUE 0x2

XO_HALT_CTL ADDRESS 0x0045 RW
XO_HALT_CTL RESET_VALUE 0x80
 FOLLOW_HW_XO_HALT BIT[7]
  NOT_FOLLOW_HW_XO_HALT VALUE 0x0
  FOLLOW_HW_XO_HALT VALUE 0x1
 FORCE_XO_HALT BIT[6]
  XO_HALT_NOT_FORCED VALUE 0x0
  XO_HALT_FORCED VALUE 0x1
 HOLD_XO_HALT BIT[0]
  DONT_HOLD_HALT_COND VALUE 0x0
  HOLD_HALT_COND VALUE 0x1

HFRC_CTL ADDRESS 0x0046 RW
HFRC_CTL RESET_VALUE 0x01
 FORCE_HFRC_OSC_ON BIT[7]
  HFRC_NOT_FORCED VALUE 0x0
  HFRC_FORCED_ON VALUE 0x1
 HFRC_OSC_HW_CTL BIT[0]
  HFRC_NOT_FOLLOW_HW_DEMAND VALUE 0x0
  HFRC_FOLLOW_HW_DEMAND VALUE 0x1

CLK32K_HALT_CTL ADDRESS 0x0047 RW
CLK32K_HALT_CTL RESET_VALUE 0x80
 FOLLOW_HW_CLK32K_HALT BIT[7]
  NOT_FOLLOW_HW_CLK32K_HALT VALUE 0x0
  FOLLOW_HW_CLK32K_HALT VALUE 0x1
 FORCE_CLK32K_HALT BIT[6]
  CLK32K_HALT_NOT_FORCED VALUE 0x0
  CLK32K_HALT_FORCED VALUE 0x1
 HOLD_CLK32K_HALT BIT[0]
  DONT_HOLD_HALT_COND VALUE 0x0
  HOLD_HALT_COND VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PD_EN BIT[7]
  HIZ_INPUT VALUE 0x0
  PULLDOWN_INPUT VALUE 0x1

CLK98K_CTL ADDRESS 0x0049 RW
CLK98K_CTL RESET_VALUE 0x01
 FORCE_CLK98K BIT[7]
  CLK98K_NOT_FORCED VALUE 0x0
  CLK98K_FORCED VALUE 0x1
 FOLLOW_HW_CLK98K BIT[0]
  NOT_FOLLOW_HW_CLK98K_ENA VALUE 0x0
  FOLLOW_HW_CLK98K_ENA VALUE 0x1

PMIC_SLEEP_CTL ADDRESS 0x004A RW
PMIC_SLEEP_CTL RESET_VALUE 0x01
 FORCE_AWAKE_EN BIT[7]
  NOT_FORCE_AWAKE VALUE 0x0
  FORCE_PMIC_AWAKE VALUE 0x1
 FOLLOW_HW_EN BIT[0]
  PMIC_AWAKE_NOT_FOLLOW_HW VALUE 0x0
  PMIC_AWAKE_FOLLOW_HW VALUE 0x1

SMPS_GP_STATUS_SEL ADDRESS 0x004B RW
SMPS_GP_STATUS_SEL RESET_VALUE 0x00
 STATUS_REQ_SEL BIT[4:0]
  SMPS19M2_REQ_1TO8 VALUE 0x00
  SMPS19M2_REQ_9TO16 VALUE 0x01
  SMPS19M2_REQ_24TO17 VALUE 0x02
  SMPS19M2_REQ_32TO25 VALUE 0x03
  SMPS4M8_REQ_1TO8 VALUE 0x04
  SMPS4M8_REQ_9TO16 VALUE 0x05
  SMPS4M8_REQ_24TO17 VALUE 0x06
  SMPS4M8_REQ_32TO25 VALUE 0x07
  SMPS2M4_REQ_1TO8 VALUE 0x08
  SMPS2M4_REQ_9TO16 VALUE 0x09
  SMPS2M4_REQ_24TO17 VALUE 0x0A
  SMPS2M4_REQ_32TO25 VALUE 0x0B
  GP19M2_REQ_1TO8 VALUE 0x0C
  GP19M2_REQ_9TO16 VALUE 0x0D
  GP19M2_REQ_24TO17 VALUE 0x0E
  GP19M2_REQ_32TO25 VALUE 0x0F
  GP4M8_REQ_1TO8 VALUE 0x10
  GP4M8_REQ_9TO16 VALUE 0x11
  GP4M8_REQ_24TO17 VALUE 0x12
  GP4M8_REQ_32TO25 VALUE 0x13
  GP2M4_REQ_1TO8 VALUE 0x14
  GP2M4_REQ_9TO16 VALUE 0x15
  GP2M4_REQ_24TO17 VALUE 0x16
  GP2M4_REQ_32TO25 VALUE 0x17

SPARE1 ADDRESS 0x0051 RW
SPARE1 RESET_VALUE 0x00
 RFU BIT[7:0]

SPARE2 ADDRESS 0x0052 RW
SPARE2 RESET_VALUE 0x00
 RFU BIT[7:0]

SPARE3 ADDRESS 0x0053 RW
SPARE3 RESET_VALUE 0x00
 RFU BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_DIS VALUE 0x0
  INT_TEST_EN VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 CLK32K_HALT_DET_TEST_VAL BIT[1]
  INT_TEST_OUT_0 VALUE 0x0
  INT_TEST_OUT_1 VALUE 0x1
 XO_HALT_DET_TEST_VAL BIT[0]
  INT_TEST_OUT_0 VALUE 0x0
  INT_TEST_OUT_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_SEL BIT[3:0]
  HIZ VALUE 0x0
  CLK_32K VALUE 0x1
  CLK_1K VALUE 0x2
  HALT_DET_32K VALUE 0x3
  EXT_32K VALUE 0x4
  ZERO_5 VALUE 0x5
  LFRC_AON_98K VALUE 0x6
  ZERO_7 VALUE 0x7
  HFRC VALUE 0x8
  SMPS_CLK VALUE 0x9
  GP_CLK VALUE 0xA
  ZERO_11 VALUE 0xB
  ALT_32K_CLK VALUE 0xC
  HALT_DET_XO VALUE 0xD
  ZERO_14 VALUE 0xE
  ZERO_15 VALUE 0xF

TEST2 ADDRESS 0x00E4 RW
TEST2 RESET_VALUE 0x00
 TESTCLK_SEL BIT[7:6]
  HIZ VALUE 0x0
  HF_CLK VALUE 0x1
  DTEST1 VALUE 0x2
  DIV_CLK1 VALUE 0x3
 CLK_32KHZ_SEL BIT[3]
  NORMAL VALUE 0x0
  TEST_CLK_ON_32K VALUE 0x1
 CLK_1KHZ_SEL BIT[2]
  NORMAL VALUE 0x0
  TEST_CLK_ON_1K VALUE 0x1
 SMPS_CLK_SEL BIT[0]
  NORMAL VALUE 0x0
  DTEST1_ON_SMPL VALUE 0x1

TEST3 ADDRESS 0x00E5 RW
TEST3 RESET_VALUE 0x00
 XO_BCKBLNK_SEL1 BIT[7:4]
 XO_BCKBLNK_SEL0 BIT[3:0]

TEST4 ADDRESS 0x00E6 RW
TEST4 RESET_VALUE 0x00
 HFRC_TEST_EN BIT[0]
  HFRC_TEST_DISENA VALUE 0x0
  HFRC_TEST_ENA VALUE 0x1

TEST5 ADDRESS 0x00E7 RW
TEST5 RESET_VALUE 0x00
 XO_BCKBLNK_CLK_EN1 BIT[1]
  XO_BCKBLNK_DISENA VALUE 0x0
  XO_BCKBLNK_ENA VALUE 0x1
 XO_BCKBLNK_CLK_EN0 BIT[0]
  XO_BCKBLNK_DISENA VALUE 0x0
  XO_BCKBLNK_ENA VALUE 0x1

TEST6 ADDRESS 0x00E8 RW
TEST6 RESET_VALUE 0x00
 DTEST_SEL BIT[1:0]
  HIZ VALUE 0x0
  BCKBLNK_CLK0 VALUE 0x1
  BCKBLNK_CLK1 VALUE 0x2
  ZERO_3 VALUE 0x3

TEST7 ADDRESS 0x00E9 RW
TEST7 RESET_VALUE 0x11
 FORCE_GP_ENA BIT[7]
  NOT_FORCE VALUE 0x0
  FORCE_ENA VALUE 0x1
 FOLLOW_GP_ENA BIT[4]
  NOT_FOLLOW_HW VALUE 0x0
  FOLLOW_HW VALUE 0x1
 FORCE_SMPS_ENA BIT[3]
  NOT_FORCE VALUE 0x0
  FORCE_ENA VALUE 0x1
 FOLLOW_SMPS_ENA BIT[0]
  NOT_FOLLOW_HW VALUE 0x0
  FOLLOW_HW VALUE 0x1

TEST8 ADDRESS 0x00EA RW
TEST8 RESET_VALUE 0x00
 TS_ENABLE BIT[0]
  TS_DISABLE VALUE 0x0
  TS_ENABLE VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[3:0]

HFRC_TRIM ADDRESS 0x00F1 RW
HFRC_TRIM RESET_VALUE 0x1F
 HFRC_TRIM BIT[6:0]

LFRC_AON_TRIM ADDRESS 0x00F2 RW
LFRC_AON_TRIM RESET_VALUE 0x1F
 LFRC_AON_TRIM BIT[4:0]

SPMI_MONITOR_BASE BASE 0x00006600 spmi_monitoraddr 31:0

 spmi_monitor MODULE OFFSET=SPMI_MONITOR_BASE+0x00000000 MAX=SPMI_MONITOR_BASE+0x000000FF APRE=SPMI_MONITOR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.SPMI_MONITOR_BASE.SPMI_MONITOR
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
 SUBTYPE BIT[7:0]
  PBS_CORE VALUE 0x01

NUM_MWC ADDRESS 0x0008 R
NUM_MWC RESET_VALUE 0x01
 NUM_MWC BIT[3:0]

SLAVE_ID_0 ADDRESS 0x0040 RW
SLAVE_ID_0 RESET_VALUE 0x00
 SID BIT[3:0]

MASTER_ID_0 ADDRESS 0x0041 RW
MASTER_ID_0 RESET_VALUE 0x00
 MID BIT[1:0]

PERPH_ID_0 ADDRESS 0x0042 RW
PERPH_ID_0 RESET_VALUE 0x43
 PID BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

PBS_CORE_BASE BASE 0x00007000 pbs_coreaddr 31:0

 pbs_core MODULE OFFSET=PBS_CORE_BASE+0x00000000 MAX=PBS_CORE_BASE+0x000000FF APRE=PBS_CORE_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.PBS_CORE_BASE.PBS_CORE
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  PBS_CORE VALUE 0x01

NUM_CLIENTS ADDRESS 0x0007 R
NUM_CLIENTS RESET_VALUE 0x03
 NUM_CLIENTS BIT[7:0]

SEQ_STATUS0 ADDRESS 0x0008 R
SEQ_STATUS0 RESET_VALUE 0x0F
 LAST_SEQ_COMP_STATUS BIT[5:4]
  RESERVED VALUE 0x0
  NORMAL VALUE 0x1
  ERROR VALUE 0x2
  ABORT VALUE 0x3
 LAST_SEQ_COMP BIT[3:0]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF

NUM_TRIGCL ADDRESS 0x0009 R
NUM_TRIGCL RESET_VALUE 0x07
 NUM_TRIGCL BIT[7:0]

SEQ_PC_STATUS0 ADDRESS 0x000A R
SEQ_PC_STATUS0 RESET_VALUE 0xXX
 PC_LSB BIT[7:0]

SEQ_PC_STATUS1 ADDRESS 0x000B R
SEQ_PC_STATUS1 RESET_VALUE 0xXX
 PC_MSB BIT[7:0]

SEQ_IR_STATUS0 ADDRESS 0x000C R
SEQ_IR_STATUS0 RESET_VALUE 0xXX
 IR_BYTE0 BIT[7:0]

SEQ_IR_STATUS1 ADDRESS 0x000D R
SEQ_IR_STATUS1 RESET_VALUE 0xXX
 IR_BYTE1 BIT[7:0]

SEQ_IR_STATUS2 ADDRESS 0x000E R
SEQ_IR_STATUS2 RESET_VALUE 0xXX
 IR_BYTE2 BIT[7:0]

SEQ_IR_STATUS3 ADDRESS 0x000F R
SEQ_IR_STATUS3 RESET_VALUE 0xXX
 IR_BYTE3 BIT[7:0]

MEM_INTF_CFG ADDRESS 0x0040 RW
MEM_INTF_CFG RESET_VALUE 0x00
 RIF_MEM_ACCESS_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

MEM_INTF_CTL ADDRESS 0x0041 RW
MEM_INTF_CTL RESET_VALUE 0x00
 BURST BIT[7]
  SINGLE_MODE VALUE 0x0
  BURST_MODE VALUE 0x1
 WR_EN BIT[6]
  READ_ACCESS VALUE 0x0
  WRITE_ACCESS VALUE 0x1

MEM_INTF_ADDR_LSB ADDRESS 0x0042 RW
MEM_INTF_ADDR_LSB RESET_VALUE 0x00
 MEM_INTF_ADDR_LSB BIT[7:0]

MEM_INTF_ADDR_MSB ADDRESS 0x0043 RW
MEM_INTF_ADDR_MSB RESET_VALUE 0x00
 MEM_INTF_ADDR_MSB BIT[7:0]

MEM_INTF_WR_DATA0 ADDRESS 0x0048 RW
MEM_INTF_WR_DATA0 RESET_VALUE 0x00
 MEM_INTF_WR_DATA_0 BIT[7:0]

MEM_INTF_WR_DATA1 ADDRESS 0x0049 RW
MEM_INTF_WR_DATA1 RESET_VALUE 0x00
 MEM_INTF_WR_DATA_1 BIT[7:0]

MEM_INTF_WR_DATA2 ADDRESS 0x004A RW
MEM_INTF_WR_DATA2 RESET_VALUE 0x00
 MEM_INTF_WR_DATA_2 BIT[7:0]

MEM_INTF_WR_DATA3 ADDRESS 0x004B RW
MEM_INTF_WR_DATA3 RESET_VALUE 0x00
 MEM_INTF_WR_DATA_3 BIT[7:0]

MEM_INTF_RD_DATA0 ADDRESS 0x004C R
MEM_INTF_RD_DATA0 RESET_VALUE 0xXX
 MEM_INTF_RD_DATA_0 BIT[7:0]

MEM_INTF_RD_DATA1 ADDRESS 0x004D R
MEM_INTF_RD_DATA1 RESET_VALUE 0xXX
 MEM_INTF_RD_DATA_1 BIT[7:0]

MEM_INTF_RD_DATA2 ADDRESS 0x004E R
MEM_INTF_RD_DATA2 RESET_VALUE 0xXX
 MEM_INTF_RD_DATA_2 BIT[7:0]

MEM_INTF_RD_DATA3 ADDRESS 0x004F R
MEM_INTF_RD_DATA3 RESET_VALUE 0xXX
 MEM_INTF_RD_DATA_3 BIT[7:0]

TRIG_START_ADDR_LSB_0 ADDRESS 0x0050 RW
TRIG_START_ADDR_LSB_0 RESET_VALUE 0x00
 SEQ_ADDR_LSB BIT[7:0]

TRIG_START_ADDR_LSB_1 ADDRESS 0x0054 RW
TRIG_START_ADDR_LSB_1 RESET_VALUE 0x04
 SEQ_ADDR_LSB BIT[7:0]

TRIG_START_ADDR_LSB_2 ADDRESS 0x0058 RW
TRIG_START_ADDR_LSB_2 RESET_VALUE 0x08
 SEQ_ADDR_LSB BIT[7:0]

TRIG_START_ADDR_MSB_0 ADDRESS 0x0051 RW
TRIG_START_ADDR_MSB_0 RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG_START_ADDR_MSB_1 ADDRESS 0x0055 RW
TRIG_START_ADDR_MSB_1 RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG_START_ADDR_MSB_2 ADDRESS 0x0059 RW
TRIG_START_ADDR_MSB_2 RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

SEQ_STATUS1 ADDRESS 0x0090 R
SEQ_STATUS1 RESET_VALUE 0xFF
 SEQ_IN_SERVICE BIT[7:4]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF
 LAST_SEQ_NORMAL BIT[3:0]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF

SEQ_STATUS2 ADDRESS 0x0091 R
SEQ_STATUS2 RESET_VALUE 0xFF
 LAST_SEQ_ABORTED BIT[7:4]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF
 LAST_SEQ_ERROR BIT[3:0]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF

SEQ_ERR_PC_STATUS0 ADDRESS 0x0092 R
SEQ_ERR_PC_STATUS0 RESET_VALUE 0xXX
 ERR_PC_LSB BIT[7:0]

SEQ_ERR_PC_STATUS1 ADDRESS 0x0093 R
SEQ_ERR_PC_STATUS1 RESET_VALUE 0xXX
 ERR_PC_MSB BIT[7:0]

SEQ_ERR_IR_STATUS0 ADDRESS 0x0094 R
SEQ_ERR_IR_STATUS0 RESET_VALUE 0xXX
 ERR_IR_BYTE0 BIT[7:0]

SEQ_ERR_IR_STATUS1 ADDRESS 0x0095 R
SEQ_ERR_IR_STATUS1 RESET_VALUE 0xXX
 ERR_IR_BYTE1 BIT[7:0]

SEQ_ERR_IR_STATUS2 ADDRESS 0x0096 R
SEQ_ERR_IR_STATUS2 RESET_VALUE 0xXX
 ERR_IR_BYTE2 BIT[7:0]

SEQ_ERR_IR_STATUS3 ADDRESS 0x0097 R
SEQ_ERR_IR_STATUS3 RESET_VALUE 0xXX
 ERR_IR_BYTE3 BIT[7:0]

TRIG_STATUS0 ADDRESS 0x0098 R
TRIG_STATUS0 RESET_VALUE 0xXX
 LAST_TRIG_COMP BIT[6:0]

TRIG_STATUS1 ADDRESS 0x0099 R
TRIG_STATUS1 RESET_VALUE 0xXX
 LAST_TRIG_NORMAL BIT[6:0]

TRIG_STATUS2 ADDRESS 0x009A R
TRIG_STATUS2 RESET_VALUE 0xXX
 TRIG_IN_SERVICE BIT[6:0]

TRIG_STATUS3 ADDRESS 0x009B R
TRIG_STATUS3 RESET_VALUE 0xXX
 LAST_TRIG_ERROR BIT[6:0]

TRIG_STATUS4 ADDRESS 0x009C R
TRIG_STATUS4 RESET_VALUE 0xXX
 LAST_TRIG_ABORTED BIT[6:0]

RAM_CFG1 ADDRESS 0x00A0 R
RAM_CFG1 RESET_VALUE 0x10
 SIZE BIT[7:0]
  NO_RAM VALUE 0x00
  SIZE_32X32 VALUE 0x01
  SIZE_64X32 VALUE 0x02
  SIZE_96X32 VALUE 0x03
  SIZE_128X32 VALUE 0x04
  SIZE_160X32 VALUE 0x05
  SIZE_192X32 VALUE 0x06
  SIZE_224X32 VALUE 0x07
  SIZE_256X32 VALUE 0x08
  SIZE_512X32 VALUE 0x10
  SIZE_1024X32 VALUE 0x20

RAM_CFG2 ADDRESS 0x00A1 R
RAM_CFG2 RESET_VALUE 0x00
 MTYPE BIT[5]
  RAM18U VALUE 0x0
  RAM65N VALUE 0x1

NVM_CFG1 ADDRESS 0x00A2 R
NVM_CFG1 RESET_VALUE 0x18
 SIZE BIT[7:0]
  NO_OTP VALUE 0x00
  ADDRESSES_32 VALUE 0x01
  ADDRESSES_64 VALUE 0x02
  ADDRESSES_96 VALUE 0x03
  ADDRESSES_128 VALUE 0x04
  ADDRESSES_160 VALUE 0x05
  ADDRESSES_192 VALUE 0x06
  ADDRESSES_224 VALUE 0x07
  ADDRESSES_256 VALUE 0x08
  ADDRESSES_288 VALUE 0x09
  ADDRESSES_320 VALUE 0x0A
  ADDRESSES_352 VALUE 0x0B
  ADDRESSES_384 VALUE 0x0C
  ADDRESSES_416 VALUE 0x0D
  ADDRESSES_448 VALUE 0x0E
  ADDRESSES_480 VALUE 0x0F
  ADDRESSES_512 VALUE 0x10
  ADDRESSES_544 VALUE 0x11
  ADDRESSES_576 VALUE 0x12
  ADDRESSES_608 VALUE 0x13
  ADDRESSES_640 VALUE 0x14
  ADDRESSES_672 VALUE 0x15
  ADDRESSES_704 VALUE 0x16
  ADDRESSES_736 VALUE 0x17
  ADDRESSES_768 VALUE 0x18
  ADDRESSES_800 VALUE 0x19
  ADDRESSES_832 VALUE 0x1A
  ADDRESSES_864 VALUE 0x1B
  ADDRESSES_896 VALUE 0x1C
  ADDRESSES_928 VALUE 0x1D
  ADDRESSES_960 VALUE 0x1E
  ADDRESSES_992 VALUE 0x1F
  ADDRESSES_1024 VALUE 0x20

NVM_CFG2 ADDRESS 0x00A3 R
NVM_CFG2 RESET_VALUE 0x01
 MTYPE BIT[5]
  EMEMORY VALUE 0x0
  KILOPASS VALUE 0x1
 TYPE BIT[4]
  OTP VALUE 0x0
  ROM VALUE 0x1
 ACCESS BIT[1:0]
  WRITE_1200US_READ_800NS_INSTR_PR_1510NS VALUE 0x0
  WRITE_600US_READ_400NS_INSTR_PR_940NS VALUE 0x1
  WRITE_300US_READ_200NS_INSTR_PR_730NS VALUE 0x2

PARAM_SETTINGS ADDRESS 0x00A4 R
PARAM_SETTINGS RESET_VALUE 0x0E
 FAST_PBS BIT[7]
  REGULAR_PBS VALUE 0x0
  FAST_PBS_ON VALUE 0x1
 NUM_MACHINE_REGS BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

SEQ_DEBUG_CFG ADDRESS 0x00E0 RW
SEQ_DEBUG_CFG RESET_VALUE 0x00
 DEBUG_DTEST BIT[1]
  DEBUG_NEXT_CMD VALUE 0x0
  DEBUG_NEXT_DTEST VALUE 0x1
 DEBUG_EN BIT[0]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

SEQ_DEBUG_NEXT ADDRESS 0x00E1 W
SEQ_DEBUG_NEXT RESET_VALUE 0x00
 NEXT_CMD BIT[0]
  DEBUG_NEXT_NOP VALUE 0x0
  DEBUG_NEXT_TRIGGER VALUE 0x1

OTP_CFG1 ADDRESS 0x00E2 RW
OTP_CFG1 RESET_VALUE 0x00
 VPP_SEL BIT[3]
  DVDD VALUE 0x0
  VPP_EXT VALUE 0x1
 PPROG BIT[2]
  OTP_PROGRAMMING_DISABLED VALUE 0x0
  OTP_PROGRAMMING_ENABLED VALUE 0x1
 PTM BIT[1:0]
  REGULAR_MODES VALUE 0x0
  RESERVED VALUE 0x1
  MARGIN_1_READ_MODE VALUE 0x2
  MARGIN_2_READ_MODE VALUE 0x3

OTP_CFG2 ADDRESS 0x00E3 RW
OTP_CFG2 RESET_VALUE 0x07
 MARGIN_RD_WS BIT[4:0]

TEST1 ADDRESS 0x00E4 RW
TEST1 RESET_VALUE 0x00
 DTEST4_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DTEST3_EN BIT[6]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DTEST2_EN BIT[5]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DTEST1_EN BIT[4]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DTEST_SEL BIT[3:0]

SEQ_DEBUG_DTEST ADDRESS 0x00E5 RW
SEQ_DEBUG_DTEST RESET_VALUE 0x00
 DEBUG_DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  DTEST5 VALUE 0x4
  DTEST6 VALUE 0x5
  DTEST7 VALUE 0x6
  DTEST8 VALUE 0x7

PBS_CLIENT0_BASE BASE 0x00007100 pbs_client0addr 31:0

 pbs_client0 MODULE OFFSET=PBS_CLIENT0_BASE+0x00000000 MAX=PBS_CLIENT0_BASE+0x000000FF APRE=PBS_CLIENT0_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.PBS_CLIENT0_BASE.PBS_CLIENT0
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]
  PON_CLIENT VALUE 0x09
  REGULAR_CLIENT VALUE 0x0A

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xXX
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[0]
  HW_CLIENT_DISABLED VALUE 0x0
  HW_CLIENT_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

TRIG_LATCHED ADDRESS 0x000A R
TRIG_LATCHED RESET_VALUE 0x00
 SW_TRIGGER_LAT BIT[7]
  NOT_LATCHED VALUE 0x0
  LATCHED VALUE 0x1
 TRIGGER_LAT BIT[0]

NUM_TRIGGERS ADDRESS 0x000F R
NUM_TRIGGERS RESET_VALUE 0x01
 NUM_TRIGGERS BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

HW_TRIG_RE_EN ADDRESS 0x0040 RW
HW_TRIG_RE_EN RESET_VALUE 0x01
 TRIGGER_EN BIT[0]

HW_TRIG_FE_EN ADDRESS 0x0041 RW
HW_TRIG_FE_EN RESET_VALUE 0x00
 TRIGGER_EN BIT[0]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[7]
 TRIGGER_LAT_SET BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

TRIG_LATCHED_CLR ADDRESS 0x0048 W
TRIG_LATCHED_CLR RESET_VALUE 0x00
 SW_TRIGGER_LAT_CLR BIT[7]
  NO_OPERATION VALUE 0x0
  CLR_LATCH VALUE 0x1
 TRIGGER_LAT_CLR BIT[0]

SCRATCH1 ADDRESS 0x0050 RW
SCRATCH1 RESET_VALUE 0x00
 SPARE BIT[7:0]

SCRATCH2 ADDRESS 0x0051 RW
SCRATCH2 RESET_VALUE 0x00
 SPARE BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

PBS_CLIENT1_BASE BASE 0x00007200 pbs_client1addr 31:0

 pbs_client1 MODULE OFFSET=PBS_CLIENT1_BASE+0x00000000 MAX=PBS_CLIENT1_BASE+0x000000FF APRE=PBS_CLIENT1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.PBS_CLIENT1_BASE.PBS_CLIENT1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]
  PON_CLIENT VALUE 0x09
  REGULAR_CLIENT VALUE 0x0A

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xXX
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[0]
  HW_CLIENT_DISABLED VALUE 0x0
  HW_CLIENT_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

TRIG_LATCHED ADDRESS 0x000A R
TRIG_LATCHED RESET_VALUE 0x00
 SW_TRIGGER_LAT BIT[7]
  NOT_LATCHED VALUE 0x0
  LATCHED VALUE 0x1
 TRIGGER_LAT BIT[6:0]

NUM_TRIGGERS ADDRESS 0x000F R
NUM_TRIGGERS RESET_VALUE 0x07
 NUM_TRIGGERS BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

HW_TRIG_RE_EN ADDRESS 0x0040 RW
HW_TRIG_RE_EN RESET_VALUE 0x00
 TRIGGER_EN BIT[6:0]

HW_TRIG_FE_EN ADDRESS 0x0041 RW
HW_TRIG_FE_EN RESET_VALUE 0x00
 TRIGGER_EN BIT[6:0]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[7]
 TRIGGER_LAT_SET BIT[6:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

TRIG_LATCHED_CLR ADDRESS 0x0048 W
TRIG_LATCHED_CLR RESET_VALUE 0x00
 SW_TRIGGER_LAT_CLR BIT[7]
  NO_OPERATION VALUE 0x0
  CLR_LATCH VALUE 0x1
 TRIGGER_LAT_CLR BIT[6:0]

SCRATCH1 ADDRESS 0x0050 RW
SCRATCH1 RESET_VALUE 0x00
 SPARE BIT[7:0]

SCRATCH2 ADDRESS 0x0051 RW
SCRATCH2 RESET_VALUE 0x00
 SPARE BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

CHAN_SEL_0 ADDRESS 0x00E2 RW
CHAN_SEL_0 RESET_VALUE 0x00
 DTEST_TRIG_EN BIT[3]
  DTEST_TRIGGER_OFF VALUE 0x0
  DTEST_TRIGGER_ON VALUE 0x1
 DTEST_TRIG_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  DTEST5 VALUE 0x4
  DTEST6 VALUE 0x5
  DTEST7 VALUE 0x6
  DTEST8 VALUE 0x7

PBS_CLIENT2_BASE BASE 0x00007300 pbs_client2addr 31:0

 pbs_client2 MODULE OFFSET=PBS_CLIENT2_BASE+0x00000000 MAX=PBS_CLIENT2_BASE+0x000000FF APRE=PBS_CLIENT2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.PBS_CLIENT2_BASE.PBS_CLIENT2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]
  PON_CLIENT VALUE 0x09
  REGULAR_CLIENT VALUE 0x0A

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xXX
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[0]
  HW_CLIENT_DISABLED VALUE 0x0
  HW_CLIENT_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

TRIG_LATCHED ADDRESS 0x000A R
TRIG_LATCHED RESET_VALUE 0x00
 SW_TRIGGER_LAT BIT[7]
  NOT_LATCHED VALUE 0x0
  LATCHED VALUE 0x1
 TRIGGER_LAT BIT[6:0]

NUM_TRIGGERS ADDRESS 0x000F R
NUM_TRIGGERS RESET_VALUE 0x07
 NUM_TRIGGERS BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

HW_TRIG_RE_EN ADDRESS 0x0040 RW
HW_TRIG_RE_EN RESET_VALUE 0x00
 TRIGGER_EN BIT[6:0]

HW_TRIG_FE_EN ADDRESS 0x0041 RW
HW_TRIG_FE_EN RESET_VALUE 0x00
 TRIGGER_EN BIT[6:0]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[7]
 TRIGGER_LAT_SET BIT[6:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

TRIG_LATCHED_CLR ADDRESS 0x0048 W
TRIG_LATCHED_CLR RESET_VALUE 0x00
 SW_TRIGGER_LAT_CLR BIT[7]
  NO_OPERATION VALUE 0x0
  CLR_LATCH VALUE 0x1
 TRIGGER_LAT_CLR BIT[6:0]

SCRATCH1 ADDRESS 0x0050 RW
SCRATCH1 RESET_VALUE 0x00
 SPARE BIT[7:0]

SCRATCH2 ADDRESS 0x0051 RW
SCRATCH2 RESET_VALUE 0x00
 SPARE BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

CHAN_SEL_0 ADDRESS 0x00E2 RW
CHAN_SEL_0 RESET_VALUE 0x00
 DTEST_TRIG_EN BIT[3]
  DTEST_TRIGGER_OFF VALUE 0x0
  DTEST_TRIGGER_ON VALUE 0x1
 DTEST_TRIG_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  DTEST5 VALUE 0x4
  DTEST6 VALUE 0x5
  DTEST7 VALUE 0x6
  DTEST8 VALUE 0x7

GPIO01_BASE BASE 0x0000C000 gpio01addr 31:0

 gpio01 MODULE OFFSET=GPIO01_BASE+0x00000000 MAX=GPIO01_BASE+0x000000FF APRE=GPIO01_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.GPIO01_BASE.GPIO01
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO02_BASE BASE 0x0000C100 gpio02addr 31:0

 gpio02 MODULE OFFSET=GPIO02_BASE+0x00000000 MAX=GPIO02_BASE+0x000000FF APRE=GPIO02_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.GPIO02_BASE.GPIO02
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO03_BASE BASE 0x0000C200 gpio03addr 31:0

 gpio03 MODULE OFFSET=GPIO03_BASE+0x00000000 MAX=GPIO03_BASE+0x000000FF APRE=GPIO03_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.GPIO03_BASE.GPIO03
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO04_BASE BASE 0x0000C300 gpio04addr 31:0

 gpio04 MODULE OFFSET=GPIO04_BASE+0x00000000 MAX=GPIO04_BASE+0x000000FF APRE=GPIO04_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.GPIO04_BASE.GPIO04
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO05_BASE BASE 0x0000C400 gpio05addr 31:0

 gpio05 MODULE OFFSET=GPIO05_BASE+0x00000000 MAX=GPIO05_BASE+0x000000FF APRE=GPIO05_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.GPIO05_BASE.GPIO05
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO06_BASE BASE 0x0000C500 gpio06addr 31:0

 gpio06 MODULE OFFSET=GPIO06_BASE+0x00000000 MAX=GPIO06_BASE+0x000000FF APRE=GPIO06_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.GPIO06_BASE.GPIO06
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO07_BASE BASE 0x0000C600 gpio07addr 31:0

 gpio07 MODULE OFFSET=GPIO07_BASE+0x00000000 MAX=GPIO07_BASE+0x000000FF APRE=GPIO07_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.GPIO07_BASE.GPIO07
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO08_BASE BASE 0x0000C700 gpio08addr 31:0

 gpio08 MODULE OFFSET=GPIO08_BASE+0x00000000 MAX=GPIO08_BASE+0x000000FF APRE=GPIO08_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.GPIO08_BASE.GPIO08
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO09_BASE BASE 0x0000C800 gpio09addr 31:0

 gpio09 MODULE OFFSET=GPIO09_BASE+0x00000000 MAX=GPIO09_BASE+0x000000FF APRE=GPIO09_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.GPIO09_BASE.GPIO09
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO10_BASE BASE 0x0000C900 gpio10addr 31:0

 gpio10 MODULE OFFSET=GPIO10_BASE+0x00000000 MAX=GPIO10_BASE+0x000000FF APRE=GPIO10_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.GPIO10_BASE.GPIO10
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO11_BASE BASE 0x0000CA00 gpio11addr 31:0

 gpio11 MODULE OFFSET=GPIO11_BASE+0x00000000 MAX=GPIO11_BASE+0x000000FF APRE=GPIO11_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.GPIO11_BASE.GPIO11
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO12_BASE BASE 0x0000CB00 gpio12addr 31:0

 gpio12 MODULE OFFSET=GPIO12_BASE+0x00000000 MAX=GPIO12_BASE+0x000000FF APRE=GPIO12_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.GPIO12_BASE.GPIO12
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

BUCK_CMN_MOD_BASE BASE 0x00011000 buck_cmn_modaddr 31:0

 buck_cmn_mod MODULE OFFSET=BUCK_CMN_MOD_BASE+0x00000000 MAX=BUCK_CMN_MOD_BASE+0x000000FF APRE=BUCK_CMN_MOD_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.BUCK_CMN_MOD_BASE.BUCK_CMN_MOD
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]

STATUS_BUF_TRIM ADDRESS 0x000A R
STATUS_BUF_TRIM RESET_VALUE 0x00
 BUFFER_TRIM_OUT BIT[7]

STATUS_AHM ADDRESS 0x000B R
STATUS_AHM RESET_VALUE 0x00
 HFS_AHM BIT[7]
 FTS_AHM BIT[6]
 ECM_AHM BIT[5]

BUCK_CMN_ENABLE ADDRESS 0x0046 RW
BUCK_CMN_ENABLE RESET_VALUE 0x01
 EN_BUCK_CMN BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_REQ BIT[0]
  FOLLOW_CLK_REQ_DISABLED VALUE 0x0
  FOLLOW_CLK_REQ_ENABLED VALUE 0x1

HFS_QM_MODE ADDRESS 0x0051 RW
HFS_QM_MODE RESET_VALUE 0x00
 HFS_QM_EN BIT[7]
  QUIET_MODE_DISABLED VALUE 0x0
  QUIET_MODE_ENABLED VALUE 0x1
 FOLLOW_QM_EXT_EN BIT[0]
  IGNORE_QM_EXT VALUE 0x0
  FOLLOW_QM_EXT VALUE 0x1

ECM_VREF_PROG_n(n):(0)-(0) ARRAY 0x00000052+0x1*n
ECM_VREF_PROG_0 ADDRESS 0x0052 RW
ECM_VREF_PROG_0 RESET_VALUE 0x00
 ECM_VREF_PROG BIT[1:0]

HFS_SPARE_CTL_n(n):(0)-(0) ARRAY 0x00000060+0x1*n
HFS_SPARE_CTL_0 ADDRESS 0x0060 RW
HFS_SPARE_CTL_0 RESET_VALUE 0x00
 HFS_SPARE_REG_BITS BIT[3:0]

FTS_SPARE_CTL_n(n):(0)-(0) ARRAY 0x00000061+0x1*n
FTS_SPARE_CTL_0 ADDRESS 0x0061 RW
FTS_SPARE_CTL_0 RESET_VALUE 0x00
 FTS_SPARE_REG_BITS BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST1_SEL BIT[6:4]
 DTEST2_SEL BIT[2:0]

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 DTEST3_SEL BIT[6:4]
 DTEST4_SEL BIT[2:0]

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 TEST_CLK_EN BIT[7]
  USE_MAIN_CLK VALUE 0x0
  USE_ALT_CLK VALUE 0x1
 TEST_CLK_SEL BIT[6:5]
  ALT_CLK_DTEST1 VALUE 0x0
  ALT_CLK_DTEST2 VALUE 0x1
  ALT_CLK_DTEST3 VALUE 0x2
  ALT_CLK_DTEST4 VALUE 0x3

TEST4_HFS_ATEST_n(n):(0)-(0) ARRAY 0x000000E5+0x1*n
TEST4_HFS_ATEST_0 ADDRESS 0x00E5 RW
TEST4_HFS_ATEST_0 RESET_VALUE 0x00
 HFS_ATEST4_SEL BIT[7:6]
 HFS_ATEST3_SEL BIT[5:4]

TEST5_FTS_ATEST_n(n):(0)-(0) ARRAY 0x000000E6+0x1*n
TEST5_FTS_ATEST_0 ADDRESS 0x00E6 RW
TEST5_FTS_ATEST_0 RESET_VALUE 0x00
 FTS_ATEST4_SEL BIT[7:6]
 FTS_ATEST3_SEL BIT[5:4]

TEST6_ECM_ATEST_n(n):(0)-(0) ARRAY 0x000000E7+0x1*n
TEST6_ECM_ATEST_0 ADDRESS 0x00E7 RW
TEST6_ECM_ATEST_0 RESET_VALUE 0x00
 ECM_ATEST4_SEL BIT[7:6]
 ECM_ATEST3_SEL BIT[5:4]

TEST7_HFS_REFDAC_VREF_n(n):(0)-(0) ARRAY 0x000000E9+0x1*n
TEST7_HFS_REFDAC_VREF_0 ADDRESS 0x00E9 RW
TEST7_HFS_REFDAC_VREF_0 RESET_VALUE 0x00
 OPEN_LOOP_TEST_EN BIT[0]
  BUFFER_MODE VALUE 0x0
  OFFSET_TRIM_MODE VALUE 0x1

TEST8_FTS_REFDAC_VREF_n(n):(0)-(0) ARRAY 0x000000EA+0x1*n
TEST8_FTS_REFDAC_VREF_0 ADDRESS 0x00EA RW
TEST8_FTS_REFDAC_VREF_0 RESET_VALUE 0x00
 OPEN_LOOP_TEST_EN BIT[0]
  BUFFER_MODE VALUE 0x0
  OFFSET_TRIM_MODE VALUE 0x1

TEST9_ECM_REFDAC_VREF_n(n):(0)-(0) ARRAY 0x000000EB+0x1*n
TEST9_ECM_REFDAC_VREF_0 ADDRESS 0x00EB RW
TEST9_ECM_REFDAC_VREF_0 RESET_VALUE 0x00
 OPEN_LOOP_TEST_EN BIT[0]
  BUFFER_MODE VALUE 0x0
  OFFSET_TRIM_MODE VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 NUM_TRIM BIT[7:0]

HFS_REFDAC_VREF_TRIM_n(n):(0)-(0) ARRAY 0x000000F1+0x1*n
HFS_REFDAC_VREF_TRIM_0 ADDRESS 0x00F1 RW
HFS_REFDAC_VREF_TRIM_0 RESET_VALUE 0x00
 HFS_REFDAC_VREF_TRIM BIT[5:0]

FTS_REFDAC_VREF_TRIM_n(n):(0)-(0) ARRAY 0x000000F2+0x1*n
FTS_REFDAC_VREF_TRIM_0 ADDRESS 0x00F2 RW
FTS_REFDAC_VREF_TRIM_0 RESET_VALUE 0x00
 FTS_REFDAC_VREF_TRIM BIT[5:0]

ECM_REFDAC_VREF_TRIM_n(n):(0)-(0) ARRAY 0x000000F3+0x1*n
ECM_REFDAC_VREF_TRIM_0 ADDRESS 0x00F3 RW
ECM_REFDAC_VREF_TRIM_0 RESET_VALUE 0x00
 ECM_REFDAC_VREF_TRIM BIT[4:0]

S1_CTRL_BASE BASE 0x00011400 s1_ctrladdr 31:0

 s1_ctrl MODULE OFFSET=S1_CTRL_BASE+0x00000000 MAX=S1_CTRL_BASE+0x000000FF APRE=S1_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S1_CTRL_BASE.S1_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0x00
 VREG_READY BIT[7]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_ERROR BIT[6]
  VREG_ERR_FALSE VALUE 0x0
  VREG_ERR_TRUE VALUE 0x1
 VREG_OCP BIT[5]
  VREG_OCP_FALSE VALUE 0x0
  VREG_OCP_TRUE VALUE 0x1
 NPM_TRUE BIT[4]
  NPM_VREGOK_FALSE VALUE 0x0
  NPM_VREGOK_TRUE VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0x00
 DACMID_BUF_CAL_FAULT BIT[7]
  DACMID_BUF_CAL_FAULT_FALSE VALUE 0x0
  DACMID_BUF_CAL_FAULT_TRUE VALUE 0x1
 SAMPLE_OFFSET_CAL_FAULT BIT[6]
  SAMPLE_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  SAMPLE_OFFSET_CAL_FAULT_TRUE VALUE 0x1
 REPLICA_CAL_FAULT BIT[5]
  REPLICA_CAL_FAULT_FALSE VALUE 0x0
  REPLICA_CAL_FAULT_TRUE VALUE 0x1
 ZX_CAL_FAULT BIT[4]
  ZX_CAL_FAULT_FALSE VALUE 0x0
  ZX_CAL_FAULT_TRUE VALUE 0x1
 CL_GAIN_CAL_FAULT BIT[3]
  CL_GAIN_CAL_FAULT_FALSE VALUE 0x0
  CL_GAIN_CAL_FAULT_TRUE VALUE 0x1
 CL_OFFSET_CAL_FAULT BIT[2]
  CL_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  CL_OFFSET_CAL_FAULT_TRUE VALUE 0x1

STATUS_3 ADDRESS 0x000A R
STATUS_3 RESET_VALUE 0x00
 IDAC_CAL_FAULT BIT[7]
  IDAC_CAL_FAULT_FALSE VALUE 0x0
  IDAC_CAL_FAULT_TRUE VALUE 0x1
 CORR_CAL_FAULT BIT[6]
  CORR_CAL_FAULT_FALSE VALUE 0x0
  CORR_CAL_FAULT_TRUE VALUE 0x1
 PWM_CAL_FAULT BIT[5]
  PWM_CAL_FAULT_FALSE VALUE 0x0
  PWM_CAL_FAULT_TRUE VALUE 0x1
 PFM_CAL_FAULT BIT[4]
  PFM_CAL_FAULT_FALSE VALUE 0x0
  PFM_CAL_FAULT_TRUE VALUE 0x1
 VDIP_CAL_FAULT BIT[3]
  VDIP_CAL_FAULT_FALSE VALUE 0x0
  VDIP_CAL_FAULT_TRUE VALUE 0x1
 RAMP_CAL_FAULT BIT[2]
  RAMP_CAL_FAULT_FALSE VALUE 0x0
  RAMP_CAL_FAULT_TRUE VALUE 0x1
 COMP_STATE BIT[1]
  COMP_STATE_FALSE VALUE 0x0
  COMP_STATE_TRUE VALUE 0x1
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

STATUS_4 ADDRESS 0x000B R
STATUS_4 RESET_VALUE 0x00
 MODE_FSM_3 BIT[3]
  MODE_FSM_3_IS_0 VALUE 0x0
  MODE_FSM_3_IS_1 VALUE 0x1
 MODE_FSM_2 BIT[2]
  MODE_FSM_2_IS_0 VALUE 0x0
  MODE_FSM_2_IS_1 VALUE 0x1
 MODE_FSM_1 BIT[1]
  MODE_FSM_1_IS_0 VALUE 0x0
  MODE_FSM_1_IS_1 VALUE 0x1
 MODE_FSM_0 BIT[0]
  MODE_FSM_0_IS_0 VALUE 0x0
  MODE_FSM_0_IS_1 VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  VREG_FAULT_FALSE VALUE 0x0
  VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x68
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x04
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MPPFM_VOFFSET ADDRESS 0x0044 RW
MPPFM_VOFFSET RESET_VALUE 0x02
 MPPFM_VOFFSET BIT[2:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  MP_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MP_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MP_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MP_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MP_FORCED_RETENTION VALUE 0x4
  MP_FORCED_LPM VALUE 0x5
  MP_AUTO_MODE VALUE 0x6
  MP_FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  FTS_DISABL VALUE 0x0
  FTS_ENABL VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 FOLLOW_AWAKE_CFG BIT[7]
  FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
  FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN2_CFG BIT[6]
  FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN1_CFG BIT[5]
  FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN0_CFG BIT[4]
  FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HWEN2 BIT[2]
  EN_FOLLOW_HWEN2_FALSE VALUE 0x0
  EN_FOLLOW_HWEN2_TRUE VALUE 0x1
 EN_FOLLOW_HWEN1 BIT[1]
  EN_FOLLOW_HWEN1_FALSE VALUE 0x0
  EN_FOLLOW_HWEN1_TRUE VALUE 0x1
 EN_FOLLOW_HWEN0 BIT[0]
  EN_FOLLOW_HWEN0_FALSE VALUE 0x0
  EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
  SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
 WEAK_PD_PFM BIT[5]
  WEAK_PD_DISABL_IN_PFM VALUE 0x0
  WEAK_PD_ENABL_IN_PFM VALUE 0x1
 WEAK_PD_PWM BIT[4]
  WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
  WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  MS_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MS_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MS_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MS_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MS_FORCED_RETENTION VALUE 0x4
  MS_FORCED_LPM VALUE 0x5
  MS_AUTO_MODE VALUE 0x6
  MS_FORCED_NPM_7 VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x54
 SLP_CYCLES_P1 BIT[7:4]
  SLP_CYCLES_P1_0 VALUE 0x0
  SLP_CYCLES_P1_1 VALUE 0x1
  SLP_CYCLES_P1_2 VALUE 0x2
  SLP_CYCLES_P1_3 VALUE 0x3
  SLP_CYCLES_P1_4 VALUE 0x4
  SLP_CYCLES_P1_5 VALUE 0x5
  SLP_CYCLES_P1_6 VALUE 0x6
  SLP_CYCLES_P1_7 VALUE 0x7
  SLP_CYCLES_P1_8 VALUE 0x8
  SLP_CYCLES_P1_9 VALUE 0x9
  SLP_CYCLES_P1_10 VALUE 0xA
  SLP_CYCLES_P1_11 VALUE 0xB
  SLP_CYCLES_P1_12 VALUE 0xC
  SLP_CYCLES_P1_13 VALUE 0xD
  SLP_CYCLES_P1_14 VALUE 0xE
  SLP_CYCLES_P1_15 VALUE 0xF
 SLP_CYCLES_M1 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_CTL2 ADDRESS 0x004B RW
RETENTION_CTL2 RESET_VALUE 0x82
 SLP_CYCLES_X2 BIT[7:4]
  SLP_CYCLES_X2_0 VALUE 0x0
  SLP_CYCLES_X2_1 VALUE 0x1
  SLP_CYCLES_X2_2 VALUE 0x2
  SLP_CYCLES_X2_3 VALUE 0x3
  SLP_CYCLES_X2_4 VALUE 0x4
  SLP_CYCLES_X2_5 VALUE 0x5
  SLP_CYCLES_X2_6 VALUE 0x6
  SLP_CYCLES_X2_7 VALUE 0x7
  SLP_CYCLES_X2_8 VALUE 0x8
  SLP_CYCLES_X2_9 VALUE 0x9
  SLP_CYCLES_X2_10 VALUE 0xA
  SLP_CYCLES_X2_11 VALUE 0xB
  SLP_CYCLES_X2_12 VALUE 0xC
  SLP_CYCLES_X2_13 VALUE 0xD
  SLP_CYCLES_X2_14 VALUE 0xE
  SLP_CYCLES_X2_15 VALUE 0xF
 SLP_CYCLES_DIV2 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_STS1 ADDRESS 0x004C R
RETENTION_STS1 RESET_VALUE 0x01
 SLP_PERIOD BIT[7:0]

RETENTION_STS2 ADDRESS 0x004D R
RETENTION_STS2 RESET_VALUE 0x00
 SLP_COUNT BIT[7:0]

RETENTION_STS3 ADDRESS 0x004E R
RETENTION_STS3 RESET_VALUE 0x00
 SLP_CYCLES BIT[3:0]

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x00
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x81
 SS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 SS_STEPPER_DELAY BIT[1:0]
  STEPPER_SS_2_CLK_CYCLES VALUE 0x0
  STEPPER_SS_4_CLK_CYCLES VALUE 0x1
  STEPPER_SS_8_CLK_CYCLES VALUE 0x2
  STEPPER_SS_16_CLK_CYCLES VALUE 0x3

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x81
 VS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 VS_STEPPER_DELAY BIT[1:0]
  STEPPER_VS_2_CLK_CYCLES VALUE 0x0
  STEPPER_VS_4_CLK_CYCLES VALUE 0x1
  STEPPER_VS_8_CLK_CYCLES VALUE 0x2
  STEPPER_VS_16_CLK_CYCLES VALUE 0x3

CORR_CFG ADDRESS 0x0062 RW
CORR_CFG RESET_VALUE 0x60
 CORR_MAG_CFG BIT[6:4]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7
 CORR_FILT_CFG BIT[3:0]
  DC_ERROR_CORR_LPF_60KHZ VALUE 0x0
  DC_ERROR_CORR_LPF_75KHZ VALUE 0x1
  DC_ERROR_CORR_LPF_95KHZ VALUE 0x3
  DC_ERROR_CORR_LPF_115KHZ VALUE 0x7
  DC_ERROR_CORR_LPF_130KHZ VALUE 0xF

RAMP_CFG ADDRESS 0x0063 RW
RAMP_CFG RESET_VALUE 0x09
 BPLP2_EN BIT[3]
  BPLP2_DISABL VALUE 0x0
  BPLP2_ENABL_SECOND_ORDER_COMPENS VALUE 0x1
 RAMP_CFG BIT[2:0]
  RAMP_CFG_20MV VALUE 0x0
  RAMP_CFG_30MV VALUE 0x1
  RAMP_CFG_40MV VALUE 0x2
  RAMP_CFG_50MV VALUE 0x3
  RAMP_CFG_60MV VALUE 0x4
  RAMP_CFG_70MV VALUE 0x5
  RAMP_CFG_80MV VALUE 0x6
  RAMP_CFG_90MV VALUE 0x7

COMPENS_CFG ADDRESS 0x0064 RW
COMPENS_CFG RESET_VALUE 0xC0
 BPHP_CFG BIT[7:6]
  BP_HPF_10KHZ VALUE 0x0
  BP_HPF_20KHZ VALUE 0x1
  BP_HPF_40KHZ VALUE 0x2
  BP_HPF_80KHZ VALUE 0x3
 BPLP_CFG BIT[5:3]
  BP_LPF_100KHZ VALUE 0x0
  BP_LPF_280KHZ VALUE 0x1
  BP_LPF_460KHZ VALUE 0x2
  BP_LPF_640KHZ VALUE 0x3
  BP_LPF_780KHZ VALUE 0x4
  BP_LPF_990KHZ VALUE 0x5
  BP_LPF_1130KHZ VALUE 0x6
  BP_LPF_1340KHZ VALUE 0x7
 BPLP2_CFG BIT[2:0]
  BP_LPF2_100KHZ VALUE 0x0
  BP_LPF2_280KHZ VALUE 0x1
  BP_LPF2_460KHZ VALUE 0x2
  BP_LPF2_640KHZ VALUE 0x3
  BP_LPF2_780KHZ VALUE 0x4
  BP_LPF2_990KHZ VALUE 0x5
  BP_LPF2_1130KHZ VALUE 0x6
  BP_LPF2_1340KHZ VALUE 0x7

CFG_VREG_MON ADDRESS 0x0065 RW
CFG_VREG_MON RESET_VALUE 0x00
 VREG_MON_CFG BIT[0]
  VREG_MON_BURST_ENABL VALUE 0x0
  VREG_MON_ALWAYS_ENABL VALUE 0x1

CFG_VREG_OCP ADDRESS 0x0066 RW
CFG_VREG_OCP RESET_VALUE 0x48
 OCP_LATCH_EN BIT[6]
  OCP_LATCH_EN_FALSE VALUE 0x0
  OCP_LATCH_EN_TRUE VALUE 0x1
 WAIT_OCP_TIMER BIT[4:3]
  WAIT_OCP_TIMER_320US VALUE 0x0
  WAIT_OCP_TIMER_640US VALUE 0x1
  WAIT_OCP_TIMER_1280_US VALUE 0x2
  WAIT_OCP_TIMER_1280US VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
  OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
 OCP_STATUS_CLEAR BIT[1]
  OCP_STATUS_CLEAR_FALSE VALUE 0x0
  OCP_STATUS_CLEAR_TRUE VALUE 0x1

CFG_PFM_COMP ADDRESS 0x0067 RW
CFG_PFM_COMP RESET_VALUE 0x06
 HCPFM_HYS BIT[3:2]
  HCPFM_COMPARATOR_HYSTERESIS_0MV VALUE 0x0
  HCPFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x1
  HCPFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x2
  HCPFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x3
 PFM_HYS BIT[1:0]
  PFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x0
  PFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x1
  PFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x2
  PFM_COMPARATOR_HYSTERESIS_40MV VALUE 0x3

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x74
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
 ULS_VSET_UB BIT[3:0]

FB_FILT_CFG ADDRESS 0x006F RW
FB_FILT_CFG RESET_VALUE 0x3B
 FB_GAIN BIT[5]
  FB_GAIN_X2 VALUE 0x0
  FB_GAIN_X1 VALUE 0x1
 IDAC_RANGE BIT[4:3]
  IDAC_RANGE_08MV_1P00UA VALUE 0x0
  IDAC_RANGE_12MV_1P50UA VALUE 0x1
  IDAC_RANGE_14MV_1P75UA VALUE 0x2
  IDAC_RANGE_16MV_2P00UA VALUE 0x3
 FB_RANGE BIT[2]
  FB_RANGE_NORMAL_OP_NO_FDBK_DIV VALUE 0x0
  FB_RANGE_PROTECT_OP_RES_FDBK_DIV VALUE 0x1
 PWM_ITAIL_CFG BIT[1:0]
  PWM_COMP_TAIL_CURRENT_2UA VALUE 0x0
  PWM_COMP_TAIL_CURRENT_4UA VALUE 0x1
  PWM_COMP_TAIL_CURRENT_10UA VALUE 0x2
  PWM_COMP_TAIL_CURRENT_20UA VALUE 0x3

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_0_LFRC_DIV2 VALUE 0x0
  READY_DEB_1_LFRC_DIV4 VALUE 0x1
  READY_DEB_2_LFRC_DIV8 VALUE 0x2
  READY_DEB_3_LFRC_DIV16 VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
  ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
  ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
  ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

VDIP_CFG ADDRESS 0x0071 RW
VDIP_CFG RESET_VALUE 0x05
 VDIP_CFG BIT[3:2]
  VDIP_DISABLED VALUE 0x0
  VDIP_BURST_ENABLED VALUE 0x1
  VDIP_ENABLED1 VALUE 0x2
  VDIP_ENABLED2 VALUE 0x3
 VDIP_THRESH BIT[1:0]
  VDIP_THRESH_5MV VALUE 0x0
  VDIP_THRESH_10MV VALUE 0x1
  VDIP_THRESH_15MV VALUE 0x2
  VDIP_THRESH_20MV VALUE 0x3

MPH_STROBE_SHADOW ADDRESS 0x0079 W
MPH_STROBE_SHADOW RESET_VALUE 0x00
 MPH_STROBE BIT[0]

MODE_FSM_MASK ADDRESS 0x00A0 RW
MODE_FSM_MASK RESET_VALUE 0x00
 MODE_FSM_MASK_EN BIT[7]
  MODE_FSM_MASK_EN_0 VALUE 0x0
  MODE_FSM_MASK_EN_1 VALUE 0x1
 MODE_FSM_MASK_VALUE BIT[3:0]
  MODE_FSM_FORCE_OFF VALUE 0x0
  MODE_FSM_FORCE_SS1 VALUE 0x1
  MODE_FSM_FORCE_INITWARM1 VALUE 0x2
  MODE_FSM_FORCE_INITWARM2 VALUE 0x3
  MODE_FSM_FORCE_SS2 VALUE 0x4
  MODE_FSM_FORCE_PWM VALUE 0x5
  MODE_FSM_FORCE_PFM VALUE 0x6
  MODE_FSM_FORCE_HCPFM1 VALUE 0x7
  MODE_FSM_FORCE_HCPFM2 VALUE 0x8
  MODE_FSM_FORCE_MPOFF VALUE 0x9
  MODE_FSM_FORCE_MPWARM1 VALUE 0xA
  MODE_FSM_FORCE_MPWARM2 VALUE 0xB
  MODE_FSM_FORCE_PWMWAIT VALUE 0xC
  MODE_FSM_FORCE_MPPFM VALUE 0xD
  MODE_FSM_FORCE_RPM VALUE 0xE
  MODE_FSM_FORCE_RPMWAIT VALUE 0xF

MODE_FSM_WAITS_1 ADDRESS 0x00A1 RW
MODE_FSM_WAITS_1 RESET_VALUE 0x8D
 TIMER_T3 BIT[7:6]
  TIMER_T3_5US VALUE 0x0
  TIMER_T3_10US VALUE 0x1
  TIMER_T3_20US VALUE 0x2
  TIMER_T3_30US VALUE 0x3
 TIMER_T2 BIT[5:4]
  TIMER_T2_5US VALUE 0x0
  TIMER_T2_10US VALUE 0x1
  TIMER_T2_20US VALUE 0x2
  TIMER_T2_30US VALUE 0x3
 TIMER_T1 BIT[3:2]
  TIMER_T1_5US VALUE 0x0
  TIMER_T1_10US VALUE 0x1
  TIMER_T1_20US VALUE 0x2
  TIMER_T1_30US VALUE 0x3
 TIMER_T0 BIT[1:0]
  TIMER_T0_5US VALUE 0x0
  TIMER_T0_10US VALUE 0x1
  TIMER_T0_20US VALUE 0x2
  TIMER_T0_30US VALUE 0x3

MODE_FSM_WAIT_2 ADDRESS 0x00A2 RW
MODE_FSM_WAIT_2 RESET_VALUE 0x85
 SS_CL_THRESH BIT[7:6]
  SS_CL_THRESH_0MV VALUE 0x0
  SS_CL_THRESH_32MV VALUE 0x1
  SS_CL_THRESH_64MV VALUE 0x2
  SS_CL_THRESH_96MV VALUE 0x3
 TIMER_T5 BIT[3:2]
  TIMER_T5_5US VALUE 0x0
  TIMER_T5_10US VALUE 0x1
  TIMER_T5_20US VALUE 0x2
  TIMER_T5_30US VALUE 0x3
 TIMER_T4 BIT[1:0]
  TIMER_T4_20US VALUE 0x0
  TIMER_T4_40US VALUE 0x1
  TIMER_T4_80US VALUE 0x2
  TIMER_T4_160US VALUE 0x3

GATE_DRV_MUX ADDRESS 0x00A3 RW
GATE_DRV_MUX RESET_VALUE 0x00
 GATE_DRV_MUX1 BIT[3]
  GATE_DRV_MUX1_NORMAL_MODE VALUE 0x0
  GATE_DRV_MUX1_DET_BY_MUX2 VALUE 0x1
 GATE_DRV_MUX2 BIT[2]
  GATE_DRV_MUX2_PFM_COMP VALUE 0x0
  GATE_DRV_MUX2_DET_BY_MUX3 VALUE 0x1
 GATE_DRV_MUX3 BIT[1:0]
  GATE_DRV_MUX3_FORCED_TO_1 VALUE 0x0
  GATE_DRV_MUX3_SMPS_CLK VALUE 0x1
  GATE_DRV_MUX3_DTEST1 VALUE 0x2
  GATE_DRV_MUX3_FORCED_TO_0 VALUE 0x3

CORR_DUTY_MUX ADDRESS 0x00A4 RW
CORR_DUTY_MUX RESET_VALUE 0x00
 CORR_DUTY_MUX BIT[1:0]
  CORR_DUTY_MUX_NORMAL_MODE VALUE 0x0
  CORR_DUTY_MUX_FORCED_TO_1 VALUE 0x1
  CORR_DUTY_MUX_FORCED_TO_0 VALUE 0x2
  CORR_DUTY_MUX_DTEST2 VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A5 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x6F
 CORR_SHIFT_EN BIT[6]
  CORR_SHIFT_DISABL VALUE 0x0
  CORR_SHIFT_ENABL_NORMAL_MODE VALUE 0x1
 SAMPLE_CLK_EN BIT[5]
  SAMPLE_CLK_DISABL VALUE 0x0
  SAMPLE_CLK_NORMAL_MODE VALUE 0x1
 SAMPLE_AMP_TRI BIT[4]
  SAMPLE_AMP_NORMAL_MODE VALUE 0x0
  SAMPLE_AMP_TRI_STATE VALUE 0x1
 RAMP_EN BIT[3]
  RAMP_EN_FALSE VALUE 0x0
  RAMP_EN_TRUE VALUE 0x1
 COMPENS_EN BIT[2]
  COMPENS_EN_FALSE VALUE 0x0
  COMPENS_EN_TRUE VALUE 0x1
 SAMPLE_PREBIAS_EN BIT[1]
  SAMPLE_PREBIAS_EN_FALSE VALUE 0x0
  SAMPLE_PREBIAS_EN_TRUE VALUE 0x1
 GDRV_EN BIT[0]
  GDRV_EN_FALSE VALUE 0x0
  GDRV_EN_TRUE VALUE 0x1

EN_OPTIONS_DFT_2 ADDRESS 0x00A6 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xD0
 PFM_EXIT_DIP_EN BIT[7]
  PFM_EXIT_DIP_DISABL VALUE 0x0
  PFM_EXIT_DIP_ENABL VALUE 0x1
 DIP_LAT_BYPASS BIT[6]
  DIP_LAT_BYP_DISABL VALUE 0x0
  DIP_LAT_BYP_ENABL VALUE 0x1
 SPARE_OUT BIT[5]
  SPARE_OUT_FALSE VALUE 0x0
  SPARE_OUT_TRUE VALUE 0x1
 SS1_FOLDBACK_FRC BIT[4]
  SS1_FOLDBACK_FRC_FALSE VALUE 0x0
  SS1_FOLDBACK_FRC_TRUE VALUE 0x1
 SS2_FOLDBACK_FRC BIT[3]
  SS2_FOLDBACK_FRC_FALSE VALUE 0x0
  SS2_FOLDBACK_FRC_TRUE VALUE 0x1
 EN5_GLUE_LOGIC_CFG BIT[2]
  EN5_GLUE_LOGIC_CFG_FALSE VALUE 0x0
  EN5_GLUE_LOGIC_CFG_TRUE VALUE 0x1

MPHASE_IDAC ADDRESS 0x00A7 RW
MPHASE_IDAC RESET_VALUE 0x00
 OVR_EN BIT[7]
  MPHASE_IDAC_OVERRIDE_FALSE VALUE 0x0
  MPHASE_IDAC_OVERRIDE_TRUE VALUE 0x1
 DATA BIT[5:0]

EN_OPTIONS_DFT_1_SHADOW ADDRESS 0x00A8 W
EN_OPTIONS_DFT_1_SHADOW RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
 FRC_CLL BIT[6]
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
 ADAPT_ZX_EN BIT[4]
 CL_CFG BIT[3:2]
 ZX_CFG BIT[1:0]

EN_OPTIONS_DFT_2_SHADOW ADDRESS 0x00A9 W
EN_OPTIONS_DFT_2_SHADOW RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
 PFM_ENTRY_DCM_EN BIT[6]
 PFM_EXIT_CL_EN BIT[5]
 ADC_DACTOP_ISRC_CFG BIT[4]
 ADC_DACMID_BUF_TRI BIT[3]
 ADC_SAMPLE_BUF_TRI BIT[2]
 ADC_DAC2COMP_SW_EN BIT[1]

EN_OPTIONS_DFT_3_SHADOW ADDRESS 0x00AA W
EN_OPTIONS_DFT_3_SHADOW RESET_VALUE 0x20
 SPARE_OUT BIT[7]
 EN7_MPPFM_STATE_CFG BIT[6]
 FOLDBACK_CFG BIT[5:4]

ZX_ADAPT_CTL_SHADOW ADDRESS 0x00AB W
ZX_ADAPT_CTL_SHADOW RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
 ZX_UP_CYCLES BIT[3:2]
 ZX_DOWN_CYCLES BIT[1:0]

ANTI_ESL_CFG_1 ADDRESS 0x00AC RW
ANTI_ESL_CFG_1 RESET_VALUE 0x00
 DUTY_FB_SEL_CORR BIT[7]
  DUTY_FB_CORR_PWM VALUE 0x0
  DUTY_FB_CORR_AFSM VALUE 0x1
 DUTY_FB_SEL_COMPENS BIT[6]
  DUTY_FB_COMPENS_PWM VALUE 0x0
  DUTY_FB_COMPENS_AFSM VALUE 0x1
 DUTY_FB_SEL_ANTI_ESL BIT[5]
  DUTY_FB_ANTIESL_PWM VALUE 0x0
  DUTY_FB_ANTIESL_AFSM VALUE 0x1
 GATE_DRV_LAT BIT[4:3]
  GDRV_PASSTHRU_0X00 VALUE 0x0
  GDRV_PASSTHRU_0X01 VALUE 0x1
  GRDV_LATCH_LOW_TO_HIGH_TRAN_DUR_MOD_PERIOD VALUE 0x2
  GDRV_LATCH_LOW_TO_HIGH_TRAN_DUR_RISE_SLOPE_MOD_RAMP VALUE 0x3
 ESL_PULSE_MAG BIT[2:0]

ANTI_ESL_CFG_2 ADDRESS 0x00AD RW
ANTI_ESL_CFG_2 RESET_VALUE 0x00
 SPARE_2 BIT[7]
  SPARE_2_LO VALUE 0x0
  SPARE_2_HI VALUE 0x1
 IDAC_LPM_EN BIT[6]
  LPM_IDAC_REF_DISABL VALUE 0x0
  LPM_IDAC_REF_ENABL VALUE 0x1
 DUTY_FB_SEL_LAT BIT[5]
  SPARE_0_LO VALUE 0x0
  SPARE_0_HI VALUE 0x1
 ESL_PULSE_RESET_EN BIT[4]
  ESL_PULSE_RST_DISABL VALUE 0x0
  ESL_PULSE_RST_ENABL VALUE 0x1
 ESL_PULSE_RC_SEL BIT[3:0]
  ESL_PULSE_RC_SEL_DISABLE VALUE 0x0
  ESL_PULSE_RC_SEL_ENABLE VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AE RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x00
 DIV_CORR_MAG_CFG BIT[1:0]
  DIV_CORR_MAG_CFG_DISABLE VALUE 0x0
  DIV_CORR_MAG_CFG_DIVIDE VALUE 0x1
  DIV_CORR_MAG_CFG_USE_REG VALUE 0x2
  DIV_CORR_MAG_CFG_RESERVED VALUE 0x3

EN_OPTIONS_DFT_4 ADDRESS 0x00AF RW
EN_OPTIONS_DFT_4 RESET_VALUE 0x02
 PSKIP_CORR_MAG_CFG BIT[2:0]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7

CFG_ATEST1 ADDRESS 0x00B0 RW
CFG_ATEST1 RESET_VALUE 0x00
 CFG_ATEST1 BIT[2:0]
  ATEST1_UNCONNECTED VALUE 0x0
  ATEST1_REFLO VALUE 0x1
  ATEST1_REFMID VALUE 0x2
  ATEST1_REFHI VALUE 0x3
  ATEST1_RBUFF_TERM VALUE 0x4
  ATEST1_IDACREF VALUE 0x5
  ATEST1_DACREF VALUE 0x6
  ATEST1_IZTC_1U VALUE 0x7

CFG_ATEST2 ADDRESS 0x00B1 RW
CFG_ATEST2 RESET_VALUE 0x00
 CFG_ATEST2 BIT[2:0]
  ATEST2_UNCONNECTED VALUE 0x0
  ATEST2_VREG VALUE 0x1
  ATEST2_RMT_GND VALUE 0x2
  ATEST2_REF_GND VALUE 0x3
  ATEST2_REFVALL VALUE 0x4
  ATEST2_HOLDVALL VALUE 0x5
  ATEST2_VREF_IN VALUE 0x6
  ATEST2_RVDD VALUE 0x7

CFG_ATEST3 ADDRESS 0x00B2 RW
CFG_ATEST3 RESET_VALUE 0x00
 CFG_ATEST3 BIT[1:0]
  ATEST3_UNCONNECTED VALUE 0x0
  ATEST3_RVDD VALUE 0x1
  ATEST3_REFPK VALUE 0x2
  ATEST3_HOLDPK VALUE 0x3

CFG_ATEST4 ADDRESS 0x00B3 RW
CFG_ATEST4 RESET_VALUE 0x00
 CFG_ATEST4 BIT[1:0]
  ATEST4_UNCONNECTED VALUE 0x0
  ATEST4_AVDD VALUE 0x1
  ATEST4_1B1U_UNTRIM_DFT VALUE 0x2
  ATEST4_REFCOMM VALUE 0x3

CFG_DTEST1 ADDRESS 0x00B4 RW
CFG_DTEST1 RESET_VALUE 0x00
 CFG_DTEST1 BIT[3:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_PWMOUT_DFT VALUE 0x1
  DTEST1_PFMOUT_DFT VALUE 0x2
  DTEST1_DUTY_FB VALUE 0x3
  DTEST1_SMPS_CLK VALUE 0x4
  DTEST1_BIAS_REQ_FROM_PS VALUE 0x5
  DTEST1_VREG_READY_INT VALUE 0x6
  DTEST1_MODE_FSM_0 VALUE 0x7
  DTEST1_CAL_FB_FLAG_FILT VALUE 0x8
  DTEST1_RPM_WAKE_CTRL VALUE 0x9
  DTEST1_CLK_19P2_REQ_FROM_PS VALUE 0xA
  DTEST1_MP_ACTIVE_PHASE_CNT_FROM_PS_0 VALUE 0xB
  DTEST1_RIF_AND_OCP_PERPH_EN VALUE 0xC
  DTEST1_RPM_CHRG_TO_PS VALUE 0xD
  DTEST1_NPM_LPM_EN VALUE 0xE
  DTEST1_REF_EN VALUE 0xF

CFG_DTEST2 ADDRESS 0x00B5 RW
CFG_DTEST2 RESET_VALUE 0x00
 CFG_DTEST2 BIT[2:0]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_VREG_FAULT_INT VALUE 0x1
  DTEST2_MODE_FSM_1 VALUE 0x2
  DTEST2_NPM_FLAG_PRE VALUE 0x3
  DTEST2_PFM_EXIT_TRIG_FROM_PS VALUE 0x4
  DTEST2_CLK_REQ_STEPPER VALUE 0x5
  DTEST2_MP_ACTIVE_PHASE_CNT_FROM_PS_1 VALUE 0x6
  DTEST2_LOGIC_RB_AND_AVDD_OK VALUE 0x7

CFG_DTEST3 ADDRESS 0x00B6 RW
CFG_DTEST3 RESET_VALUE 0x00
 CFG_DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_VREG_OK_COMP VALUE 0x1
  DTEST3_MODE_FSM_2 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL_ANA VALUE 0x3
  DTEST3_CAL_FB_FLAG_UNFILT VALUE 0x4
  DTEST3_FOLDBACK_FLAG VALUE 0x5
  DTEST3_MP_ACTIVE_PHASE_CNT_FROM_PS_2 VALUE 0x6
  DTEST3_MP_OCP_PERPH_EN_IN VALUE 0x7

CFG_DTEST4 ADDRESS 0x00B7 RW
CFG_DTEST4 RESET_VALUE 0x00
 CFG_DTEST4 BIT[2:0]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_SOFTSTART_DONE VALUE 0x1
  DTEST4_STEPPER_DONE_FLAG VALUE 0x2
  DTEST4_MODE_FSM_3 VALUE 0x3
  DTEST4_MP_NPM_OUT VALUE 0x4
  DTEST4_CLK_19P2_REQ_FSM VALUE 0x5
  DTEST4_MP_ACTIVE_PHASE_CNT_FROM_PS_3 VALUE 0x6
  DTEST4_MP_OCP_PERPH_EN_OUT VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x14
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABL_PRESET_FALSE VALUE 0x0
  ENABL_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_INT_TEST_VAL BIT[1]
  VREG_READY_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_READY_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_FAULT_INT_TEST_VAL BIT[0]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1

CAL_REQUEST ADDRESS 0x00E2 W
CAL_REQUEST RESET_VALUE 0x00
 CAL_REQUEST BIT[7]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1

CAL_EN ADDRESS 0x00E3 W
CAL_EN RESET_VALUE 0x80
 CAL_EN BIT[7]
  CAL_EN_FALSE VALUE 0x0
  CAL_EN_TRUE VALUE 0x1

CAL_CTL_1 ADDRESS 0x00E4 RW
CAL_CTL_1 RESET_VALUE 0xF0
 IDAC_BUF_CAL_EN BIT[7:6]
  IDAC_BUF_CAL_CENTER_CODE VALUE 0x0
  IDAC_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  IDAC_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  IDAC_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 CORR_BUF_CAL_EN BIT[5:4]
  CORR_BUF_CAL_CENTER_CODE VALUE 0x0
  CORR_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  CORR_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  CORR_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 PWM_CAL_EN BIT[3]
  PWM_CAL_CENTER_CODE VALUE 0x0
  PWM_CAL_DIRECTCAL_ENABL VALUE 0x1
 PFM_CAL_EN BIT[2]
  PFM_CAL_CENTER_CODE VALUE 0x0
  PFM_CAL_DIRECTCAL_ENABL VALUE 0x1
 VDIP_CAL_EN BIT[1]
  VDIP_CAL_CENTER_CODE VALUE 0x0
  VDIP_CAL_DIRECTCAL_ENABL VALUE 0x1
 RAMP_CAL_EN BIT[0]
  RAMP_CAL_CENTER_CODE VALUE 0x0
  RAMP_CAL_DIRECTCAL_ENABL VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

MAN_CAL_VAL ADDRESS 0x00E7 RW
MAN_CAL_VAL RESET_VALUE 0x00
 MAN_CAL_VAL BIT[5:0]

IDAC_CAL_VAL ADDRESS 0x00E8 R
IDAC_CAL_VAL RESET_VALUE 0x10
 IDAC_CAL_VAL BIT[4:0]

CORR_CAL_VAL ADDRESS 0x00E9 R
CORR_CAL_VAL RESET_VALUE 0x10
 CORR_CAL_VAL BIT[4:0]

PWM_CAL_VAL ADDRESS 0x00EA R
PWM_CAL_VAL RESET_VALUE 0x10
 PWM_CAL_VAL BIT[4:0]

PFM_CAL_VAL ADDRESS 0x00EB R
PFM_CAL_VAL RESET_VALUE 0x00
 PFM_CAL_VAL BIT[4:0]

VDIP_CAL_VAL ADDRESS 0x00EC R
VDIP_CAL_VAL RESET_VALUE 0x00
 VDIP_CAL_VAL BIT[4:0]

RAMP_CAL_VAL ADDRESS 0x00ED R
RAMP_CAL_VAL RESET_VALUE 0x08
 RAMP_CAL_VAL BIT[3:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 NUM_TRIM BIT[7:0]

PWM_TRIM ADDRESS 0x00F1 RW
PWM_TRIM RESET_VALUE 0x10
 PWM_TRIM BIT[4:0]

PFM_TRIM ADDRESS 0x00F2 RW
PFM_TRIM RESET_VALUE 0x00
 PFM_TRIM BIT[4:0]

VDIP_TRIM ADDRESS 0x00F3 RW
VDIP_TRIM RESET_VALUE 0x00
 VDIP_TRIM BIT[4:0]

RAMP_TRIM ADDRESS 0x00F4 RW
RAMP_TRIM RESET_VALUE 0x08
 RAMP_TRIM BIT[3:0]

S1_PS_BASE BASE 0x00011500 s1_psaddr 31:0

 s1_ps MODULE OFFSET=S1_PS_BASE+0x00000000 MAX=S1_PS_BASE+0x000000FF APRE=S1_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S1_PS_BASE.S1_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x40
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x04
 VSET_UB BIT[3:0]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
 LUT_EN BIT[6]
  LUT_DISABL VALUE 0x0
  LUT_ENABL VALUE 0x1

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x00
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

CL_CTL_1 ADDRESS 0x0060 RW
CL_CTL_1 RESET_VALUE 0x1D
 PWM_CL BIT[4:0]

CL_CTL_2 ADDRESS 0x0061 RW
CL_CTL_2 RESET_VALUE 0x00
 HCPFM_CL BIT[4:0]

CL_CTL_3 ADDRESS 0x0062 RW
CL_CTL_3 RESET_VALUE 0x03
 LPM_CL BIT[4:0]

AUTO_CTL_1 ADDRESS 0x0063 RW
AUTO_CTL_1 RESET_VALUE 0x8A
 LPM_EXIT_CL_CNT BIT[7:5]
  LPM_EXIT_CL_CNT_2 VALUE 0x0
  LPM_EXIT_CL_CNT_4 VALUE 0x1
  LPM_EXIT_CL_CNT_6 VALUE 0x2
  LPM_EXIT_CL_CNT_8 VALUE 0x3
  LPM_EXIT_CL_CNT_12 VALUE 0x4
  LPM_EXIT_CL_CNT_16 VALUE 0x5
  LPM_EXIT_CL_CNT_24 VALUE 0x6
  LPM_EXIT_CL_CNT_32 VALUE 0x7
 LPM_ENTRY_DCM_CNT BIT[4:2]
  LPM_ENTRY_CYCLES_1 VALUE 0x0
  LPM_ENTRY_CYCLES_5 VALUE 0x1
  LPM_ENTRY_CYCLES_9 VALUE 0x2
  LPM_ENTRY_CYCLES_13 VALUE 0x3
  LPM_ENTRY_CYCLES_17 VALUE 0x4
  LPM_ENTRY_CYCLES_21 VALUE 0x5
  LPM_ENTRY_CYCLES_25 VALUE 0x6
  LPM_ENTRY_CYCLES_29 VALUE 0x7
 LPM_ENTRY_DCM_RST BIT[1:0]
  LPM_ENTRY_CYCLES_RST_IN_1 VALUE 0x0
  LPM_ENTRY_CYCLES_RST_IN_2 VALUE 0x1
  LPM_ENTRY_CYCLES_RST_IN_4 VALUE 0x2
  LPM_ENTRY_CYCLES_RST_IN_8 VALUE 0x3

AUTO_CTL_2 ADDRESS 0x0064 RW
AUTO_CTL_2 RESET_VALUE 0x00
 LPM_ENTRY_CL_VAL BIT[7:3]
 LPM_ENTRY_CL_FILT BIT[2:0]
  LPM_ENTRY_CL_FILT_4OF4_WITH_RST VALUE 0x0
  LPM_ENTRY_CL_FILT_8OF8_WITH_RST VALUE 0x1
  LPM_ENTRY_CL_FILT_16OF16_WITH_RST VALUE 0x2
  LPM_ENTRY_CL_FILT_32OF32_WITH_RST VALUE 0x3
  LPM_ENTRY_CL_FILT_4OF4_NO_RST VALUE 0x4
  LPM_ENTRY_CL_FILT_7OF8_NO_RST VALUE 0x5
  LPM_ENTRY_CL_FILT_14OF16_NO_RST VALUE 0x6
  LPM_ENTRY_CL_FILT_28OF32_NO_RST VALUE 0x7

ACTIVITY_DETECT ADDRESS 0x0065 RW
ACTIVITY_DETECT RESET_VALUE 0x09
 ACT_LOW_TIMER BIT[3:2]
  ACT_LO_2_CYC VALUE 0x0
  ACT_LO_4_CYC VALUE 0x1
  ACT_LO_8_CYC VALUE 0x2
  ACT_LO_16_CYC VALUE 0x3
 ACT_HIGH_TIMER BIT[1:0]
  ACT_HI_1_CYC VALUE 0x0
  ACT_HI_2_CYC VALUE 0x1
  ACT_HI_3_CYC VALUE 0x2
  ACT_HI_4_CYC VALUE 0x3

LPM_ADC_VAL ADDRESS 0x0066 RW
LPM_ADC_VAL RESET_VALUE 0x07
 LPM_ENTRY_ADC_VAL BIT[5:0]

LPM_ADC_CTL ADDRESS 0x0067 RW
LPM_ADC_CTL RESET_VALUE 0x02
 LPM_ENTRY_ADC_DIV BIT[1:0]
  LPM_REC_FILT_2 VALUE 0x0
  LPM_REC_FILT_4 VALUE 0x1
  LPM_REC_FILT_8 VALUE 0x2
  LPM_REC_FILT_16 VALUE 0x3

LPM_CFG ADDRESS 0x0068 RW
LPM_CFG RESET_VALUE 0x09
 MPPFM_CL_CFG BIT[4]
  MPPFM_CL_CFG_PFM_CL VALUE 0x0
  MPPFM_CL_CFG_HCPFM_CL VALUE 0x1
 PFM_BIAS_CFG BIT[3]
  PFM_BIAS_LO VALUE 0x0
  PFM_BIAS_HI VALUE 0x1
 LEGACY BIT[2]
  LEGACY_PFM_DISABL VALUE 0x0
  LEGACY_PFM_ENABL VALUE 0x1
 TOFF BIT[1:0]
  TOFF_1X VALUE 0x0
  TOFF_1P5X VALUE 0x1
  TOFF_2X VALUE 0x2
  TOFF_3X VALUE 0x3

FSM_MINON_CFG ADDRESS 0x0070 RW
FSM_MINON_CFG RESET_VALUE 0x1A
 CL_EXTEND_BLANK BIT[4]
  CL_EXTEND_BLANK_DISABLED VALUE 0x0
  CL_EXTEND_BLANK_ENABLED VALUE 0x1
 N_MIN_ON_TIME BIT[3:2]
  NMOS_MIN_ON_TIME_10NS VALUE 0x0
  NMOS_MIN_ON_TIME_20NS VALUE 0x1
  NMOS_MIN_ON_TIME_30NS VALUE 0x2
  NMOS_MIN_ON_TIME_40NS VALUE 0x3
 P_MIN_ON_TIME BIT[1:0]
  PMOS_MIN_ON_TIME_10NS VALUE 0x0
  PMOS_MIN_ON_TIME_20NS VALUE 0x1
  PMOS_MIN_ON_TIME_30NS VALUE 0x2
  PMOS_MIN_ON_TIME_40NS VALUE 0x3

ZX_CAL_CFG ADDRESS 0x0073 RW
ZX_CAL_CFG RESET_VALUE 0x00
 ZX_VOS_NOM BIT[5:0]

NONOVLAP_CFG ADDRESS 0x0074 RW
NONOVLAP_CFG RESET_VALUE 0x15
 ADC_PEAK_SAMPLE BIT[4]
  SAMPLE_AVG_SEL VALUE 0x0
  SAMPLE_PEAK_SEL VALUE 0x1
 NDRV_ON_DEL BIT[3:2]
  NDRV_ON_DEL_0NS VALUE 0x0
  NDRV_ON_DEL_0P5NS VALUE 0x1
  NDRV_ON_DEL_1NS VALUE 0x2
  NDRV_ON_DEL_2NS VALUE 0x3
 PDRV_ON_DEL BIT[1:0]
  PDRV_ON_DEL_0NS VALUE 0x0
  PDRV_ON_DEL_0P5NS VALUE 0x1
  PDRV_ON_DEL_1NS VALUE 0x2
  PDRV_ON_DEL_2NS VALUE 0x3

ADC_FRONT_CFG ADDRESS 0x0075 RW
ADC_FRONT_CFG RESET_VALUE 0x3F
 REP_FILT_CFG BIT[5:3]
 ADC_FILT_CFG BIT[2:0]

P0_LUT_IN ADDRESS 0x0078 R
P0_LUT_IN RESET_VALUE 0xXX
 P0_LUT_IN BIT[5:0]

MPH_STROBE ADDRESS 0x0079 RW
MPH_STROBE RESET_VALUE 0x00
 MPH_STROBE BIT[0]

LUT_OUT ADDRESS 0x007A R
LUT_OUT RESET_VALUE 0xXX
 LUT_OUT BIT[5:0]

ADC_OUT ADDRESS 0x007B R
ADC_OUT RESET_VALUE 0xXX
 ADC_OUT BIT[6:0]

ADC_FRC ADDRESS 0x007C RW
ADC_FRC RESET_VALUE 0x00
 ADC_FRC_EN BIT[7]
  DAC_FRC_DISABL VALUE 0x0
  DAC_FRC_ENABL VALUE 0x1
 ADC_FRC_DATA BIT[5:0]

MP_CORR_DFT ADDRESS 0x007D RW
MP_CORR_DFT RESET_VALUE 0x00
 CORR_FRC BIT[1:0]
  CORR_FRC_NORMAL VALUE 0x0
  CORR_FRC_CHECKER1 VALUE 0x1
  CORR_FRC_CHECKER2 VALUE 0x2

DAC_DATA ADDRESS 0x007E R
DAC_DATA RESET_VALUE 0xXX
 DAC_DATA BIT[5:0]

DAC_FRC ADDRESS 0x007F RW
DAC_FRC RESET_VALUE 0x00
 DAC_FRC_EN BIT[7]
  ADC_FRC_DISABL VALUE 0x0
  ADC_FRC_ENABL VALUE 0x1
 DAC_FRC_DATA BIT[6:0]

LUT_DAC_PT_0 ADDRESS 0x0080 RW
LUT_DAC_PT_0 RESET_VALUE 0x12
 DAC_PT_0 BIT[5:0]

LUT_DAC_PT_1 ADDRESS 0x0081 RW
LUT_DAC_PT_1 RESET_VALUE 0x12
 DAC_PT_1 BIT[5:0]

LUT_DAC_PT_2 ADDRESS 0x0082 RW
LUT_DAC_PT_2 RESET_VALUE 0x0C
 DAC_PT_2 BIT[5:0]

LUT_DAC_PT_3 ADDRESS 0x0083 RW
LUT_DAC_PT_3 RESET_VALUE 0x3F
 DAC_PT_3 BIT[5:0]

LUT_ADC_PT_1 ADDRESS 0x0087 RW
LUT_ADC_PT_1 RESET_VALUE 0x09
 ADC_PT_1 BIT[5:0]

LUT_ADC_PT_2 ADDRESS 0x0088 RW
LUT_ADC_PT_2 RESET_VALUE 0x0A
 ADC_PT_2 BIT[5:0]

LUT_ADC_PT_3 ADDRESS 0x0089 RW
LUT_ADC_PT_3 RESET_VALUE 0x3F
 ADC_PT_3 BIT[5:0]

LUT_SLOPE_HI_0 ADDRESS 0x008C RW
LUT_SLOPE_HI_0 RESET_VALUE 0x00
 SLOPE_HI_0 BIT[6:0]

LUT_SLOPE_LO_0 ADDRESS 0x008D RW
LUT_SLOPE_LO_0 RESET_VALUE 0x00
 SLOPE_LO_0 BIT[5:0]

LUT_SLOPE_HI_1 ADDRESS 0x008E RW
LUT_SLOPE_HI_1 RESET_VALUE 0x46
 SLOPE_HI_1 BIT[6:0]

LUT_SLOPE_LO_1 ADDRESS 0x008F RW
LUT_SLOPE_LO_1 RESET_VALUE 0x00
 SLOPE_LO_1 BIT[5:0]

LUT_SLOPE_HI_2 ADDRESS 0x0090 RW
LUT_SLOPE_HI_2 RESET_VALUE 0x00
 SLOPE_HI_2 BIT[6:0]

LUT_SLOPE_LO_2 ADDRESS 0x0091 RW
LUT_SLOPE_LO_2 RESET_VALUE 0x3D
 SLOPE_LO_2 BIT[5:0]

MPHASE_PI_CFG1 ADDRESS 0x0096 RW
MPHASE_PI_CFG1 RESET_VALUE 0x67
 A_COEFFICIENT BIT[7:0]

MPHASE_PI_CFG4 ADDRESS 0x0097 RW
MPHASE_PI_CFG4 RESET_VALUE 0x64
 B_COEFFICIENT BIT[7:0]

MPHASE_PHASE_CNT ADDRESS 0x0098 RW
MPHASE_PHASE_CNT RESET_VALUE 0x06
 PHASE_CNT_FILT_NPM BIT[3:2]
  PH_CNT_FILT_NPM_2P5US VALUE 0x0
  PH_CNT_FILT_NPM_10US VALUE 0x1
  PH_CNT_FILT_NPM_40US VALUE 0x2
  PH_CNT_FILT_NPM_160US VALUE 0x3
 PHASE_CNT_FILT_LPM BIT[1:0]
  PH_CNT_FILT_LPM_2P5US VALUE 0x0
  PH_CNT_FILT_LPM_10US VALUE 0x1
  PH_CNT_FILT_LPM_40US VALUE 0x2
  PH_CNT_FILT_LPM_160US VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A8 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 FRC_CLL BIT[6]
  FRC_CLL_FALSE VALUE 0x0
  FRC_CLL_TRUE VALUE 0x1
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
  NLIM_TIMER_MASK_PULSE_EN_DO_NOT_MASK_TOFF_TIMER VALUE 0x0
  NLIM_TIMER_MASK_PULSE_EN_MASK_TOFF_TIMER_UPON_LPM_EXIT_TRIGGER VALUE 0x1
 ADAPT_ZX_EN BIT[4]
  ADAPT_ZX_DISABL VALUE 0x0
  ADAPT_ZX_ENABL VALUE 0x1
 CL_CFG BIT[3:2]
  CL_COMP_DISABL VALUE 0x0
  CL_COMP_ENABL VALUE 0x1
  CL_COMP_ENABL_FRC_LO VALUE 0x2
  CL_COMP_ENABL_FRC_HI VALUE 0x3
 ZX_CFG BIT[1:0]
  ZX_COMP_ENABL_ONLY_FOR_PWM_LPM_BURSTS_WARMUP VALUE 0x0
  ZX_COMP_ENABL VALUE 0x1
  ZX_COMP_ENABL_FRC_LO VALUE 0x2
  ZX_COMP_ENABL_FRC_HI VALUE 0x3

EN_OPTIONS_DFT_2 ADDRESS 0x00A9 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 PFM_ENTRY_DCM_EN BIT[6]
  PFM_ENTRY_DCM_DISABL VALUE 0x0
  PFM_ENTRY_DCM_ENABL VALUE 0x1
 PFM_EXIT_CL_EN BIT[5]
  PFM_EXIT_CL_DISABL VALUE 0x0
  PFM_EXIT_CL_ENABL VALUE 0x1
 ADC_DACTOP_ISRC_CFG BIT[4]
  DACTOP_ISRC_DISABL VALUE 0x0
  DACTOP_ISRC_ENABL VALUE 0x1
 ADC_DACMID_BUF_TRI BIT[3]
  DACMID_BUF_NORM VALUE 0x0
  DACMID_BUF_TRI VALUE 0x1
 ADC_SAMPLE_BUF_TRI BIT[2]
  SAMPLE_BUF_NORM VALUE 0x0
  SAMPLE_BUF_TRI VALUE 0x1
 ADC_DAC2COMP_SW_EN BIT[1]
  DAC2COMP_SW_OPEN VALUE 0x0
  DAC2COMP_SW_NORM VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AA RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x20
 SPARE_OUT BIT[7]
  SPARE_OUT_UNSYNCED_VERSION VALUE 0x0
  SPARE_OUT_SYNCED_VERSION VALUE 0x1
 EN7_MPPFM_STATE_CFG BIT[6]
  EN7_MPPFM_STATE_CFG_FALSE VALUE 0x0
  EN7_MPPFM_STATE_CFG_TRUE VALUE 0x1
 FOLDBACK_CFG BIT[5:4]
  FOLDBACK_CFG_FORCE_0 VALUE 0x0
  FOLDBACK_CFG_FORCE_ONE VALUE 0x1
  FOLDBACK_CFG_NORMAL VALUE 0x2
  FOLDBACK_CFG_FORCE_1 VALUE 0x3

ZX_ADAPT_CTL ADDRESS 0x00AB RW
ZX_ADAPT_CTL RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
  ZX_SAMPLE_DELAY_TIME_UNIT_ILLEGAL VALUE 0x0
  ZX_SAMPLE_DELAY_TIME_UNIT_10NS VALUE 0x1
  ZX_SAMPLE_DELAY_TIME_UNIT_20NS VALUE 0x2
  ZX_SAMPLE_DELAY_TIME_UNIT_30NS VALUE 0x3
 ZX_UP_CYCLES BIT[3:2]
  ZX_UP_CYCLES_4 VALUE 0x0
  ZX_UP_CYCLES_12 VALUE 0x1
  ZX_UP_CYCLES_20 VALUE 0x2
  ZX_UP_CYCLES_28 VALUE 0x3
 ZX_DOWN_CYCLES BIT[1:0]
  ZX_DOWN_CYCLES_4 VALUE 0x0
  ZX_DOWN_CYCLES_12 VALUE 0x1
  ZX_DOWN_CYCLES_20 VALUE 0x2
  ZX_DOWN_CYCLES_28 VALUE 0x3

ZX_ADAPT_VAL ADDRESS 0x00AC R
ZX_ADAPT_VAL RESET_VALUE 0x00
 ZX_ADAPT_VAL BIT[5:0]

ADC_CLK_CTL ADDRESS 0x00AD RW
ADC_CLK_CTL RESET_VALUE 0x03
 ADC_PULSE_SKIP_CLK_EN BIT[1]
  ADC_PULS_SKIP_CLK_DISABL VALUE 0x0
  ADC_PULS_SKIP_CLK_ENABL VALUE 0x1
 ADC_CLK_SEL BIT[0]
  ADC_SEL_19P2 VALUE 0x0
  ADC_SEL_38P4 VALUE 0x1

ATEST12 ADDRESS 0x00B0 RW
ATEST12 RESET_VALUE 0x00
 ATEST2 BIT[3:2]
  ATEST2_NORMAL_OP VALUE 0x0
  ATEST2_ADC_DACTOP VALUE 0x1
  ATEST2_REPL_CL_SNS VALUE 0x2
  ATEST2_VSW_CL_SNS VALUE 0x3
 ATEST1 BIT[1:0]
  ATEST1_NORMAL_OP VALUE 0x0
  ATEST1_ADC_DACOUT VALUE 0x1
  ATEST1_REPL_CL_FRC VALUE 0x2
  ATEST1_VDDIN_CL_SNS VALUE 0x3

ATEST34 ADDRESS 0x00B1 RW
ATEST34 RESET_VALUE 0x00
 ATEST4 BIT[3:2]
  ATEST4_NORMAL_OP VALUE 0x0
  ATEST4_PGND VALUE 0x1
  ATEST4_VDDIN VALUE 0x2
  ATEST4_REP2_CL_SNS VALUE 0x3
 ATEST3 BIT[1:0]
  ATEST3_NORMAL_OP VALUE 0x0
  ATEST3_REP2_CL_FRC VALUE 0x1
  ATEST3_ADC_COMP_PLUS VALUE 0x2
  ATEST3_VSW VALUE 0x3

DTEST12 ADDRESS 0x00B2 RW
DTEST12 RESET_VALUE 0x00
 DTEST2 BIT[6:4]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_DTEST_ADC_2 VALUE 0x1
  DTEST2_ZX_COMP_OUTPUT VALUE 0x2
  DTEST2_CLK_19P2_DTEST VALUE 0x3
  DTEST2_MP_ACTIVE_PHASE_CNT_OUT_1 VALUE 0x4
  DTEST2_MP_NPM_REQ_TO_CTRL VALUE 0x5
  DTEST2_ADC_DATA_VALID VALUE 0x6
  DTEST2_LUT_DATA_STREAM VALUE 0x7
 DTEST1 BIT[2:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_DTEST_ADC_1 VALUE 0x1
  DTEST1_CL_COMP_OUTPUT VALUE 0x2
  DTEST1_PFM_ENTRY_TRIG_TO_CTRL VALUE 0x3
  DTEST1_MP_ACTIVE_PHASE_CNT_OUT_0 VALUE 0x4
  DTEST1_LUT_DATA_VALID VALUE 0x5
  DTEST1_ADC_DATA_STREAM VALUE 0x6
  DTEST1_ACTIVITY_FLAG VALUE 0x7

DTEST43 ADDRESS 0x00B3 RW
DTEST43 RESET_VALUE 0x00
 DTEST4 BIT[6:4]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_ADC_DTEST_SELECT_0 VALUE 0x1
  DTEST4_ADC_DTEST_SELECT_1 VALUE 0x2
  DTEST4_ADC_DTEST_SELECT_2 VALUE 0x3
  DTEST4_MP_ACTIVE_PHASE_CNT_OUT_3 VALUE 0x4
  DTEST4_CLL_FLAG VALUE 0x5
  DTEST4_DAC_DATA_STREAM VALUE 0x6
  DTEST4_REC_AVERAGE_STREAM VALUE 0x7
 DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_DTEST_ADC_3 VALUE 0x1
  DTEST3_DTEST_ADC_4 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL VALUE 0x3
  DTEST3_MP_ACTIVE_PHASE_CNT_OUT_2 VALUE 0x4
  DTEST3_DAC_DATA_VALID VALUE 0x5
  DTEST3_PHASE_ERR_STREAM VALUE 0x6
  DTEST3_CAL_FB_TO_CTRL VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x14
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

REPLICA_CFG ADDRESS 0x00E5 RW
REPLICA_CFG RESET_VALUE 0x09
 ADC_REP2_FET_FRC BIT[5]
  ADC_REP2_FET_FRC_FALSE VALUE 0x0
  ADC_REP2_FET_FRC_TRUE VALUE 0x1
 CL_COMP_MUX BIT[4]
  CL_COMP_MUX_DISABL VALUE 0x0
  CL_COMP_MUX_ENABL VALUE 0x1
 CL_REP_CURR_EN BIT[3]
  CL_REP_CURR_EN_DISABL VALUE 0x0
  CL_REP_CURR_EN_ENABL VALUE 0x1
 CL_REP2_FET_FRC BIT[2]
  CL_REP2_FET_FRC_DISABL VALUE 0x0
  CL_REP2_FET_FRC_ENABL VALUE 0x1
 REP_FET_FRC BIT[1]
  CL_REP_FET_FRC_DISABL VALUE 0x0
  CL_REP_FET_FRC_ENABL VALUE 0x1
 ADC_REP_CURR_EN BIT[0]
  ADC_REP_CURRENT_EN_FALSE VALUE 0x0
  ADC_REP_CURRENT_EN_TRUE VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

IADC_CAL_THRESHOLD ADDRESS 0x00E7 RW
IADC_CAL_THRESHOLD RESET_VALUE 0x00
 IADC_CAL_THRESHOLD BIT[5:0]

DACMID_BUF_CAL_VAL ADDRESS 0x00E8 R
DACMID_BUF_CAL_VAL RESET_VALUE 0x00
 DACMID_BUF_CAL_VAL BIT[4:0]

SAMPLE_OFFSET_CAL_VAL ADDRESS 0x00E9 R
SAMPLE_OFFSET_CAL_VAL RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_VAL BIT[4:0]

REPLICA_CAL_VAL ADDRESS 0x00EA R
REPLICA_CAL_VAL RESET_VALUE 0x00
 REPLICA_CAL_VAL BIT[3:0]

ZX_CAL_VAL ADDRESS 0x00EB R
ZX_CAL_VAL RESET_VALUE 0x00
 ZX_CAL_VAL BIT[5:0]

CL_GAIN_CAL_VAL ADDRESS 0x00EC R
CL_GAIN_CAL_VAL RESET_VALUE 0x00
 CL_GAIN_CAL_VAL BIT[5:0]

CL_OFFSET_VAL ADDRESS 0x00ED R
CL_OFFSET_VAL RESET_VALUE 0x00
 CL_OFFSET_CAL_VAL BIT[2:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
 NUM_TRIM BIT[7:0]

ZX_TRIM ADDRESS 0x00F1 RW
ZX_TRIM RESET_VALUE 0x00
 ZX_TRIM BIT[5:0]

CL_GAIN_TRIM ADDRESS 0x00F2 RW
CL_GAIN_TRIM RESET_VALUE 0x00
 CL_GAIN_TRIM BIT[5:0]

CL_OFFSET_TRIM ADDRESS 0x00F3 RW
CL_OFFSET_TRIM RESET_VALUE 0x04
 CL_OFFSET_TRIM BIT[2:0]

REPLICA_TRIM ADDRESS 0x00F4 RW
REPLICA_TRIM RESET_VALUE 0x00
 REPLICA_TRIM BIT[3:0]

SAMPLE_OFFSET_TRIM ADDRESS 0x00F5 RW
SAMPLE_OFFSET_TRIM RESET_VALUE 0x00
 SAMPLE_OFFSET_TRIM BIT[4:0]

S1_FREQ_BASE BASE 0x00011600 s1_freqaddr 31:0

 s1_freq MODULE OFFSET=S1_FREQ_BASE+0x00000000 MAX=S1_FREQ_BASE+0x000000FF APRE=S1_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S1_FREQ_BASE.S1_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x00
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x14
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

S2_CTRL_BASE BASE 0x00011700 s2_ctrladdr 31:0

 s2_ctrl MODULE OFFSET=S2_CTRL_BASE+0x00000000 MAX=S2_CTRL_BASE+0x000000FF APRE=S2_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S2_CTRL_BASE.S2_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0x00
 VREG_READY BIT[7]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_ERROR BIT[6]
  VREG_ERR_FALSE VALUE 0x0
  VREG_ERR_TRUE VALUE 0x1
 VREG_OCP BIT[5]
  VREG_OCP_FALSE VALUE 0x0
  VREG_OCP_TRUE VALUE 0x1
 NPM_TRUE BIT[4]
  NPM_VREGOK_FALSE VALUE 0x0
  NPM_VREGOK_TRUE VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0x00
 DACMID_BUF_CAL_FAULT BIT[7]
  DACMID_BUF_CAL_FAULT_FALSE VALUE 0x0
  DACMID_BUF_CAL_FAULT_TRUE VALUE 0x1
 SAMPLE_OFFSET_CAL_FAULT BIT[6]
  SAMPLE_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  SAMPLE_OFFSET_CAL_FAULT_TRUE VALUE 0x1
 REPLICA_CAL_FAULT BIT[5]
  REPLICA_CAL_FAULT_FALSE VALUE 0x0
  REPLICA_CAL_FAULT_TRUE VALUE 0x1
 ZX_CAL_FAULT BIT[4]
  ZX_CAL_FAULT_FALSE VALUE 0x0
  ZX_CAL_FAULT_TRUE VALUE 0x1
 CL_GAIN_CAL_FAULT BIT[3]
  CL_GAIN_CAL_FAULT_FALSE VALUE 0x0
  CL_GAIN_CAL_FAULT_TRUE VALUE 0x1
 CL_OFFSET_CAL_FAULT BIT[2]
  CL_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  CL_OFFSET_CAL_FAULT_TRUE VALUE 0x1

STATUS_3 ADDRESS 0x000A R
STATUS_3 RESET_VALUE 0x00
 IDAC_CAL_FAULT BIT[7]
  IDAC_CAL_FAULT_FALSE VALUE 0x0
  IDAC_CAL_FAULT_TRUE VALUE 0x1
 CORR_CAL_FAULT BIT[6]
  CORR_CAL_FAULT_FALSE VALUE 0x0
  CORR_CAL_FAULT_TRUE VALUE 0x1
 PWM_CAL_FAULT BIT[5]
  PWM_CAL_FAULT_FALSE VALUE 0x0
  PWM_CAL_FAULT_TRUE VALUE 0x1
 PFM_CAL_FAULT BIT[4]
  PFM_CAL_FAULT_FALSE VALUE 0x0
  PFM_CAL_FAULT_TRUE VALUE 0x1
 VDIP_CAL_FAULT BIT[3]
  VDIP_CAL_FAULT_FALSE VALUE 0x0
  VDIP_CAL_FAULT_TRUE VALUE 0x1
 RAMP_CAL_FAULT BIT[2]
  RAMP_CAL_FAULT_FALSE VALUE 0x0
  RAMP_CAL_FAULT_TRUE VALUE 0x1
 COMP_STATE BIT[1]
  COMP_STATE_FALSE VALUE 0x0
  COMP_STATE_TRUE VALUE 0x1
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

STATUS_4 ADDRESS 0x000B R
STATUS_4 RESET_VALUE 0x00
 MODE_FSM_3 BIT[3]
  MODE_FSM_3_IS_0 VALUE 0x0
  MODE_FSM_3_IS_1 VALUE 0x1
 MODE_FSM_2 BIT[2]
  MODE_FSM_2_IS_0 VALUE 0x0
  MODE_FSM_2_IS_1 VALUE 0x1
 MODE_FSM_1 BIT[1]
  MODE_FSM_1_IS_0 VALUE 0x0
  MODE_FSM_1_IS_1 VALUE 0x1
 MODE_FSM_0 BIT[0]
  MODE_FSM_0_IS_0 VALUE 0x0
  MODE_FSM_0_IS_1 VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  VREG_FAULT_FALSE VALUE 0x0
  VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x1C
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x04
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MPPFM_VOFFSET ADDRESS 0x0044 RW
MPPFM_VOFFSET RESET_VALUE 0x02
 MPPFM_VOFFSET BIT[2:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  MP_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MP_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MP_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MP_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MP_FORCED_RETENTION VALUE 0x4
  MP_FORCED_LPM VALUE 0x5
  MP_AUTO_MODE VALUE 0x6
  MP_FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  FTS_DISABL VALUE 0x0
  FTS_ENABL VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 FOLLOW_AWAKE_CFG BIT[7]
  FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
  FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN2_CFG BIT[6]
  FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN1_CFG BIT[5]
  FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN0_CFG BIT[4]
  FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HWEN2 BIT[2]
  EN_FOLLOW_HWEN2_FALSE VALUE 0x0
  EN_FOLLOW_HWEN2_TRUE VALUE 0x1
 EN_FOLLOW_HWEN1 BIT[1]
  EN_FOLLOW_HWEN1_FALSE VALUE 0x0
  EN_FOLLOW_HWEN1_TRUE VALUE 0x1
 EN_FOLLOW_HWEN0 BIT[0]
  EN_FOLLOW_HWEN0_FALSE VALUE 0x0
  EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
  SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
 WEAK_PD_PFM BIT[5]
  WEAK_PD_DISABL_IN_PFM VALUE 0x0
  WEAK_PD_ENABL_IN_PFM VALUE 0x1
 WEAK_PD_PWM BIT[4]
  WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
  WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  MS_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MS_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MS_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MS_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MS_FORCED_RETENTION VALUE 0x4
  MS_FORCED_LPM VALUE 0x5
  MS_AUTO_MODE VALUE 0x6
  MS_FORCED_NPM_7 VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x54
 SLP_CYCLES_P1 BIT[7:4]
  SLP_CYCLES_P1_0 VALUE 0x0
  SLP_CYCLES_P1_1 VALUE 0x1
  SLP_CYCLES_P1_2 VALUE 0x2
  SLP_CYCLES_P1_3 VALUE 0x3
  SLP_CYCLES_P1_4 VALUE 0x4
  SLP_CYCLES_P1_5 VALUE 0x5
  SLP_CYCLES_P1_6 VALUE 0x6
  SLP_CYCLES_P1_7 VALUE 0x7
  SLP_CYCLES_P1_8 VALUE 0x8
  SLP_CYCLES_P1_9 VALUE 0x9
  SLP_CYCLES_P1_10 VALUE 0xA
  SLP_CYCLES_P1_11 VALUE 0xB
  SLP_CYCLES_P1_12 VALUE 0xC
  SLP_CYCLES_P1_13 VALUE 0xD
  SLP_CYCLES_P1_14 VALUE 0xE
  SLP_CYCLES_P1_15 VALUE 0xF
 SLP_CYCLES_M1 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_CTL2 ADDRESS 0x004B RW
RETENTION_CTL2 RESET_VALUE 0x82
 SLP_CYCLES_X2 BIT[7:4]
  SLP_CYCLES_X2_0 VALUE 0x0
  SLP_CYCLES_X2_1 VALUE 0x1
  SLP_CYCLES_X2_2 VALUE 0x2
  SLP_CYCLES_X2_3 VALUE 0x3
  SLP_CYCLES_X2_4 VALUE 0x4
  SLP_CYCLES_X2_5 VALUE 0x5
  SLP_CYCLES_X2_6 VALUE 0x6
  SLP_CYCLES_X2_7 VALUE 0x7
  SLP_CYCLES_X2_8 VALUE 0x8
  SLP_CYCLES_X2_9 VALUE 0x9
  SLP_CYCLES_X2_10 VALUE 0xA
  SLP_CYCLES_X2_11 VALUE 0xB
  SLP_CYCLES_X2_12 VALUE 0xC
  SLP_CYCLES_X2_13 VALUE 0xD
  SLP_CYCLES_X2_14 VALUE 0xE
  SLP_CYCLES_X2_15 VALUE 0xF
 SLP_CYCLES_DIV2 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_STS1 ADDRESS 0x004C R
RETENTION_STS1 RESET_VALUE 0x01
 SLP_PERIOD BIT[7:0]

RETENTION_STS2 ADDRESS 0x004D R
RETENTION_STS2 RESET_VALUE 0x00
 SLP_COUNT BIT[7:0]

RETENTION_STS3 ADDRESS 0x004E R
RETENTION_STS3 RESET_VALUE 0x00
 SLP_CYCLES BIT[3:0]

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x00
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x81
 SS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 SS_STEPPER_DELAY BIT[1:0]
  STEPPER_SS_2_CLK_CYCLES VALUE 0x0
  STEPPER_SS_4_CLK_CYCLES VALUE 0x1
  STEPPER_SS_8_CLK_CYCLES VALUE 0x2
  STEPPER_SS_16_CLK_CYCLES VALUE 0x3

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x81
 VS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 VS_STEPPER_DELAY BIT[1:0]
  STEPPER_VS_2_CLK_CYCLES VALUE 0x0
  STEPPER_VS_4_CLK_CYCLES VALUE 0x1
  STEPPER_VS_8_CLK_CYCLES VALUE 0x2
  STEPPER_VS_16_CLK_CYCLES VALUE 0x3

CORR_CFG ADDRESS 0x0062 RW
CORR_CFG RESET_VALUE 0x60
 CORR_MAG_CFG BIT[6:4]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7
 CORR_FILT_CFG BIT[3:0]
  DC_ERROR_CORR_LPF_60KHZ VALUE 0x0
  DC_ERROR_CORR_LPF_75KHZ VALUE 0x1
  DC_ERROR_CORR_LPF_95KHZ VALUE 0x3
  DC_ERROR_CORR_LPF_115KHZ VALUE 0x7
  DC_ERROR_CORR_LPF_130KHZ VALUE 0xF

RAMP_CFG ADDRESS 0x0063 RW
RAMP_CFG RESET_VALUE 0x09
 BPLP2_EN BIT[3]
  BPLP2_DISABL VALUE 0x0
  BPLP2_ENABL_SECOND_ORDER_COMPENS VALUE 0x1
 RAMP_CFG BIT[2:0]
  RAMP_CFG_20MV VALUE 0x0
  RAMP_CFG_30MV VALUE 0x1
  RAMP_CFG_40MV VALUE 0x2
  RAMP_CFG_50MV VALUE 0x3
  RAMP_CFG_60MV VALUE 0x4
  RAMP_CFG_70MV VALUE 0x5
  RAMP_CFG_80MV VALUE 0x6
  RAMP_CFG_90MV VALUE 0x7

COMPENS_CFG ADDRESS 0x0064 RW
COMPENS_CFG RESET_VALUE 0xC0
 BPHP_CFG BIT[7:6]
  BP_HPF_10KHZ VALUE 0x0
  BP_HPF_20KHZ VALUE 0x1
  BP_HPF_40KHZ VALUE 0x2
  BP_HPF_80KHZ VALUE 0x3
 BPLP_CFG BIT[5:3]
  BP_LPF_100KHZ VALUE 0x0
  BP_LPF_280KHZ VALUE 0x1
  BP_LPF_460KHZ VALUE 0x2
  BP_LPF_640KHZ VALUE 0x3
  BP_LPF_780KHZ VALUE 0x4
  BP_LPF_990KHZ VALUE 0x5
  BP_LPF_1130KHZ VALUE 0x6
  BP_LPF_1340KHZ VALUE 0x7
 BPLP2_CFG BIT[2:0]
  BP_LPF2_100KHZ VALUE 0x0
  BP_LPF2_280KHZ VALUE 0x1
  BP_LPF2_460KHZ VALUE 0x2
  BP_LPF2_640KHZ VALUE 0x3
  BP_LPF2_780KHZ VALUE 0x4
  BP_LPF2_990KHZ VALUE 0x5
  BP_LPF2_1130KHZ VALUE 0x6
  BP_LPF2_1340KHZ VALUE 0x7

CFG_VREG_MON ADDRESS 0x0065 RW
CFG_VREG_MON RESET_VALUE 0x00
 VREG_MON_CFG BIT[0]
  VREG_MON_BURST_ENABL VALUE 0x0
  VREG_MON_ALWAYS_ENABL VALUE 0x1

CFG_VREG_OCP ADDRESS 0x0066 RW
CFG_VREG_OCP RESET_VALUE 0x48
 OCP_LATCH_EN BIT[6]
  OCP_LATCH_EN_FALSE VALUE 0x0
  OCP_LATCH_EN_TRUE VALUE 0x1
 WAIT_OCP_TIMER BIT[4:3]
  WAIT_OCP_TIMER_320US VALUE 0x0
  WAIT_OCP_TIMER_640US VALUE 0x1
  WAIT_OCP_TIMER_1280_US VALUE 0x2
  WAIT_OCP_TIMER_1280US VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
  OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
 OCP_STATUS_CLEAR BIT[1]
  OCP_STATUS_CLEAR_FALSE VALUE 0x0
  OCP_STATUS_CLEAR_TRUE VALUE 0x1

CFG_PFM_COMP ADDRESS 0x0067 RW
CFG_PFM_COMP RESET_VALUE 0x06
 HCPFM_HYS BIT[3:2]
  HCPFM_COMPARATOR_HYSTERESIS_0MV VALUE 0x0
  HCPFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x1
  HCPFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x2
  HCPFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x3
 PFM_HYS BIT[1:0]
  PFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x0
  PFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x1
  PFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x2
  PFM_COMPARATOR_HYSTERESIS_40MV VALUE 0x3

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x74
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
 ULS_VSET_UB BIT[3:0]

FB_FILT_CFG ADDRESS 0x006F RW
FB_FILT_CFG RESET_VALUE 0x3B
 FB_GAIN BIT[5]
  FB_GAIN_X2 VALUE 0x0
  FB_GAIN_X1 VALUE 0x1
 IDAC_RANGE BIT[4:3]
  IDAC_RANGE_08MV_1P00UA VALUE 0x0
  IDAC_RANGE_12MV_1P50UA VALUE 0x1
  IDAC_RANGE_14MV_1P75UA VALUE 0x2
  IDAC_RANGE_16MV_2P00UA VALUE 0x3
 FB_RANGE BIT[2]
  FB_RANGE_NORMAL_OP_NO_FDBK_DIV VALUE 0x0
  FB_RANGE_PROTECT_OP_RES_FDBK_DIV VALUE 0x1
 PWM_ITAIL_CFG BIT[1:0]
  PWM_COMP_TAIL_CURRENT_2UA VALUE 0x0
  PWM_COMP_TAIL_CURRENT_4UA VALUE 0x1
  PWM_COMP_TAIL_CURRENT_10UA VALUE 0x2
  PWM_COMP_TAIL_CURRENT_20UA VALUE 0x3

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_0_LFRC_DIV2 VALUE 0x0
  READY_DEB_1_LFRC_DIV4 VALUE 0x1
  READY_DEB_2_LFRC_DIV8 VALUE 0x2
  READY_DEB_3_LFRC_DIV16 VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
  ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
  ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
  ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

VDIP_CFG ADDRESS 0x0071 RW
VDIP_CFG RESET_VALUE 0x05
 VDIP_CFG BIT[3:2]
  VDIP_DISABLED VALUE 0x0
  VDIP_BURST_ENABLED VALUE 0x1
  VDIP_ENABLED1 VALUE 0x2
  VDIP_ENABLED2 VALUE 0x3
 VDIP_THRESH BIT[1:0]
  VDIP_THRESH_5MV VALUE 0x0
  VDIP_THRESH_10MV VALUE 0x1
  VDIP_THRESH_15MV VALUE 0x2
  VDIP_THRESH_20MV VALUE 0x3

MPH_STROBE_SHADOW ADDRESS 0x0079 W
MPH_STROBE_SHADOW RESET_VALUE 0x00
 MPH_STROBE BIT[0]

MODE_FSM_MASK ADDRESS 0x00A0 RW
MODE_FSM_MASK RESET_VALUE 0x00
 MODE_FSM_MASK_EN BIT[7]
  MODE_FSM_MASK_EN_0 VALUE 0x0
  MODE_FSM_MASK_EN_1 VALUE 0x1
 MODE_FSM_MASK_VALUE BIT[3:0]
  MODE_FSM_FORCE_OFF VALUE 0x0
  MODE_FSM_FORCE_SS1 VALUE 0x1
  MODE_FSM_FORCE_INITWARM1 VALUE 0x2
  MODE_FSM_FORCE_INITWARM2 VALUE 0x3
  MODE_FSM_FORCE_SS2 VALUE 0x4
  MODE_FSM_FORCE_PWM VALUE 0x5
  MODE_FSM_FORCE_PFM VALUE 0x6
  MODE_FSM_FORCE_HCPFM1 VALUE 0x7
  MODE_FSM_FORCE_HCPFM2 VALUE 0x8
  MODE_FSM_FORCE_MPOFF VALUE 0x9
  MODE_FSM_FORCE_MPWARM1 VALUE 0xA
  MODE_FSM_FORCE_MPWARM2 VALUE 0xB
  MODE_FSM_FORCE_PWMWAIT VALUE 0xC
  MODE_FSM_FORCE_MPPFM VALUE 0xD
  MODE_FSM_FORCE_RPM VALUE 0xE
  MODE_FSM_FORCE_RPMWAIT VALUE 0xF

MODE_FSM_WAITS_1 ADDRESS 0x00A1 RW
MODE_FSM_WAITS_1 RESET_VALUE 0x8D
 TIMER_T3 BIT[7:6]
  TIMER_T3_5US VALUE 0x0
  TIMER_T3_10US VALUE 0x1
  TIMER_T3_20US VALUE 0x2
  TIMER_T3_30US VALUE 0x3
 TIMER_T2 BIT[5:4]
  TIMER_T2_5US VALUE 0x0
  TIMER_T2_10US VALUE 0x1
  TIMER_T2_20US VALUE 0x2
  TIMER_T2_30US VALUE 0x3
 TIMER_T1 BIT[3:2]
  TIMER_T1_5US VALUE 0x0
  TIMER_T1_10US VALUE 0x1
  TIMER_T1_20US VALUE 0x2
  TIMER_T1_30US VALUE 0x3
 TIMER_T0 BIT[1:0]
  TIMER_T0_5US VALUE 0x0
  TIMER_T0_10US VALUE 0x1
  TIMER_T0_20US VALUE 0x2
  TIMER_T0_30US VALUE 0x3

MODE_FSM_WAIT_2 ADDRESS 0x00A2 RW
MODE_FSM_WAIT_2 RESET_VALUE 0x85
 SS_CL_THRESH BIT[7:6]
  SS_CL_THRESH_0MV VALUE 0x0
  SS_CL_THRESH_32MV VALUE 0x1
  SS_CL_THRESH_64MV VALUE 0x2
  SS_CL_THRESH_96MV VALUE 0x3
 TIMER_T5 BIT[3:2]
  TIMER_T5_5US VALUE 0x0
  TIMER_T5_10US VALUE 0x1
  TIMER_T5_20US VALUE 0x2
  TIMER_T5_30US VALUE 0x3
 TIMER_T4 BIT[1:0]
  TIMER_T4_20US VALUE 0x0
  TIMER_T4_40US VALUE 0x1
  TIMER_T4_80US VALUE 0x2
  TIMER_T4_160US VALUE 0x3

GATE_DRV_MUX ADDRESS 0x00A3 RW
GATE_DRV_MUX RESET_VALUE 0x00
 GATE_DRV_MUX1 BIT[3]
  GATE_DRV_MUX1_NORMAL_MODE VALUE 0x0
  GATE_DRV_MUX1_DET_BY_MUX2 VALUE 0x1
 GATE_DRV_MUX2 BIT[2]
  GATE_DRV_MUX2_PFM_COMP VALUE 0x0
  GATE_DRV_MUX2_DET_BY_MUX3 VALUE 0x1
 GATE_DRV_MUX3 BIT[1:0]
  GATE_DRV_MUX3_FORCED_TO_1 VALUE 0x0
  GATE_DRV_MUX3_SMPS_CLK VALUE 0x1
  GATE_DRV_MUX3_DTEST1 VALUE 0x2
  GATE_DRV_MUX3_FORCED_TO_0 VALUE 0x3

CORR_DUTY_MUX ADDRESS 0x00A4 RW
CORR_DUTY_MUX RESET_VALUE 0x00
 CORR_DUTY_MUX BIT[1:0]
  CORR_DUTY_MUX_NORMAL_MODE VALUE 0x0
  CORR_DUTY_MUX_FORCED_TO_1 VALUE 0x1
  CORR_DUTY_MUX_FORCED_TO_0 VALUE 0x2
  CORR_DUTY_MUX_DTEST2 VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A5 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x6F
 CORR_SHIFT_EN BIT[6]
  CORR_SHIFT_DISABL VALUE 0x0
  CORR_SHIFT_ENABL_NORMAL_MODE VALUE 0x1
 SAMPLE_CLK_EN BIT[5]
  SAMPLE_CLK_DISABL VALUE 0x0
  SAMPLE_CLK_NORMAL_MODE VALUE 0x1
 SAMPLE_AMP_TRI BIT[4]
  SAMPLE_AMP_NORMAL_MODE VALUE 0x0
  SAMPLE_AMP_TRI_STATE VALUE 0x1
 RAMP_EN BIT[3]
  RAMP_EN_FALSE VALUE 0x0
  RAMP_EN_TRUE VALUE 0x1
 COMPENS_EN BIT[2]
  COMPENS_EN_FALSE VALUE 0x0
  COMPENS_EN_TRUE VALUE 0x1
 SAMPLE_PREBIAS_EN BIT[1]
  SAMPLE_PREBIAS_EN_FALSE VALUE 0x0
  SAMPLE_PREBIAS_EN_TRUE VALUE 0x1
 GDRV_EN BIT[0]
  GDRV_EN_FALSE VALUE 0x0
  GDRV_EN_TRUE VALUE 0x1

EN_OPTIONS_DFT_2 ADDRESS 0x00A6 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xD0
 PFM_EXIT_DIP_EN BIT[7]
  PFM_EXIT_DIP_DISABL VALUE 0x0
  PFM_EXIT_DIP_ENABL VALUE 0x1
 DIP_LAT_BYPASS BIT[6]
  DIP_LAT_BYP_DISABL VALUE 0x0
  DIP_LAT_BYP_ENABL VALUE 0x1
 SPARE_OUT BIT[5]
  SPARE_OUT_FALSE VALUE 0x0
  SPARE_OUT_TRUE VALUE 0x1
 SS1_FOLDBACK_FRC BIT[4]
  SS1_FOLDBACK_FRC_FALSE VALUE 0x0
  SS1_FOLDBACK_FRC_TRUE VALUE 0x1
 SS2_FOLDBACK_FRC BIT[3]
  SS2_FOLDBACK_FRC_FALSE VALUE 0x0
  SS2_FOLDBACK_FRC_TRUE VALUE 0x1
 EN5_GLUE_LOGIC_CFG BIT[2]
  EN5_GLUE_LOGIC_CFG_FALSE VALUE 0x0
  EN5_GLUE_LOGIC_CFG_TRUE VALUE 0x1

MPHASE_IDAC ADDRESS 0x00A7 RW
MPHASE_IDAC RESET_VALUE 0x00
 OVR_EN BIT[7]
  MPHASE_IDAC_OVERRIDE_FALSE VALUE 0x0
  MPHASE_IDAC_OVERRIDE_TRUE VALUE 0x1
 DATA BIT[5:0]

EN_OPTIONS_DFT_1_SHADOW ADDRESS 0x00A8 W
EN_OPTIONS_DFT_1_SHADOW RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
 FRC_CLL BIT[6]
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
 ADAPT_ZX_EN BIT[4]
 CL_CFG BIT[3:2]
 ZX_CFG BIT[1:0]

EN_OPTIONS_DFT_2_SHADOW ADDRESS 0x00A9 W
EN_OPTIONS_DFT_2_SHADOW RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
 PFM_ENTRY_DCM_EN BIT[6]
 PFM_EXIT_CL_EN BIT[5]
 ADC_DACTOP_ISRC_CFG BIT[4]
 ADC_DACMID_BUF_TRI BIT[3]
 ADC_SAMPLE_BUF_TRI BIT[2]
 ADC_DAC2COMP_SW_EN BIT[1]

EN_OPTIONS_DFT_3_SHADOW ADDRESS 0x00AA W
EN_OPTIONS_DFT_3_SHADOW RESET_VALUE 0x20
 SPARE_OUT BIT[7]
 EN7_MPPFM_STATE_CFG BIT[6]
 FOLDBACK_CFG BIT[5:4]

ZX_ADAPT_CTL_SHADOW ADDRESS 0x00AB W
ZX_ADAPT_CTL_SHADOW RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
 ZX_UP_CYCLES BIT[3:2]
 ZX_DOWN_CYCLES BIT[1:0]

ANTI_ESL_CFG_1 ADDRESS 0x00AC RW
ANTI_ESL_CFG_1 RESET_VALUE 0x00
 DUTY_FB_SEL_CORR BIT[7]
  DUTY_FB_CORR_PWM VALUE 0x0
  DUTY_FB_CORR_AFSM VALUE 0x1
 DUTY_FB_SEL_COMPENS BIT[6]
  DUTY_FB_COMPENS_PWM VALUE 0x0
  DUTY_FB_COMPENS_AFSM VALUE 0x1
 DUTY_FB_SEL_ANTI_ESL BIT[5]
  DUTY_FB_ANTIESL_PWM VALUE 0x0
  DUTY_FB_ANTIESL_AFSM VALUE 0x1
 GATE_DRV_LAT BIT[4:3]
  GDRV_PASSTHRU_0X00 VALUE 0x0
  GDRV_PASSTHRU_0X01 VALUE 0x1
  GRDV_LATCH_LOW_TO_HIGH_TRAN_DUR_MOD_PERIOD VALUE 0x2
  GDRV_LATCH_LOW_TO_HIGH_TRAN_DUR_RISE_SLOPE_MOD_RAMP VALUE 0x3
 ESL_PULSE_MAG BIT[2:0]

ANTI_ESL_CFG_2 ADDRESS 0x00AD RW
ANTI_ESL_CFG_2 RESET_VALUE 0x00
 SPARE_2 BIT[7]
  SPARE_2_LO VALUE 0x0
  SPARE_2_HI VALUE 0x1
 IDAC_LPM_EN BIT[6]
  LPM_IDAC_REF_DISABL VALUE 0x0
  LPM_IDAC_REF_ENABL VALUE 0x1
 DUTY_FB_SEL_LAT BIT[5]
  SPARE_0_LO VALUE 0x0
  SPARE_0_HI VALUE 0x1
 ESL_PULSE_RESET_EN BIT[4]
  ESL_PULSE_RST_DISABL VALUE 0x0
  ESL_PULSE_RST_ENABL VALUE 0x1
 ESL_PULSE_RC_SEL BIT[3:0]
  ESL_PULSE_RC_SEL_DISABLE VALUE 0x0
  ESL_PULSE_RC_SEL_ENABLE VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AE RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x00
 DIV_CORR_MAG_CFG BIT[1:0]
  DIV_CORR_MAG_CFG_DISABLE VALUE 0x0
  DIV_CORR_MAG_CFG_DIVIDE VALUE 0x1
  DIV_CORR_MAG_CFG_USE_REG VALUE 0x2
  DIV_CORR_MAG_CFG_RESERVED VALUE 0x3

EN_OPTIONS_DFT_4 ADDRESS 0x00AF RW
EN_OPTIONS_DFT_4 RESET_VALUE 0x02
 PSKIP_CORR_MAG_CFG BIT[2:0]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7

CFG_ATEST1 ADDRESS 0x00B0 RW
CFG_ATEST1 RESET_VALUE 0x00
 CFG_ATEST1 BIT[2:0]
  ATEST1_UNCONNECTED VALUE 0x0
  ATEST1_REFLO VALUE 0x1
  ATEST1_REFMID VALUE 0x2
  ATEST1_REFHI VALUE 0x3
  ATEST1_RBUFF_TERM VALUE 0x4
  ATEST1_IDACREF VALUE 0x5
  ATEST1_DACREF VALUE 0x6
  ATEST1_IZTC_1U VALUE 0x7

CFG_ATEST2 ADDRESS 0x00B1 RW
CFG_ATEST2 RESET_VALUE 0x00
 CFG_ATEST2 BIT[2:0]
  ATEST2_UNCONNECTED VALUE 0x0
  ATEST2_VREG VALUE 0x1
  ATEST2_RMT_GND VALUE 0x2
  ATEST2_REF_GND VALUE 0x3
  ATEST2_REFVALL VALUE 0x4
  ATEST2_HOLDVALL VALUE 0x5
  ATEST2_VREF_IN VALUE 0x6
  ATEST2_RVDD VALUE 0x7

CFG_ATEST3 ADDRESS 0x00B2 RW
CFG_ATEST3 RESET_VALUE 0x00
 CFG_ATEST3 BIT[1:0]
  ATEST3_UNCONNECTED VALUE 0x0
  ATEST3_RVDD VALUE 0x1
  ATEST3_REFPK VALUE 0x2
  ATEST3_HOLDPK VALUE 0x3

CFG_ATEST4 ADDRESS 0x00B3 RW
CFG_ATEST4 RESET_VALUE 0x00
 CFG_ATEST4 BIT[1:0]
  ATEST4_UNCONNECTED VALUE 0x0
  ATEST4_AVDD VALUE 0x1
  ATEST4_1B1U_UNTRIM_DFT VALUE 0x2
  ATEST4_REFCOMM VALUE 0x3

CFG_DTEST1 ADDRESS 0x00B4 RW
CFG_DTEST1 RESET_VALUE 0x00
 CFG_DTEST1 BIT[3:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_PWMOUT_DFT VALUE 0x1
  DTEST1_PFMOUT_DFT VALUE 0x2
  DTEST1_DUTY_FB VALUE 0x3
  DTEST1_SMPS_CLK VALUE 0x4
  DTEST1_BIAS_REQ_FROM_PS VALUE 0x5
  DTEST1_VREG_READY_INT VALUE 0x6
  DTEST1_MODE_FSM_0 VALUE 0x7
  DTEST1_CAL_FB_FLAG_FILT VALUE 0x8
  DTEST1_RPM_WAKE_CTRL VALUE 0x9
  DTEST1_CLK_19P2_REQ_FROM_PS VALUE 0xA
  DTEST1_MP_ACTIVE_PHASE_CNT_FROM_PS_0 VALUE 0xB
  DTEST1_RIF_AND_OCP_PERPH_EN VALUE 0xC
  DTEST1_RPM_CHRG_TO_PS VALUE 0xD
  DTEST1_NPM_LPM_EN VALUE 0xE
  DTEST1_REF_EN VALUE 0xF

CFG_DTEST2 ADDRESS 0x00B5 RW
CFG_DTEST2 RESET_VALUE 0x00
 CFG_DTEST2 BIT[2:0]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_VREG_FAULT_INT VALUE 0x1
  DTEST2_MODE_FSM_1 VALUE 0x2
  DTEST2_NPM_FLAG_PRE VALUE 0x3
  DTEST2_PFM_EXIT_TRIG_FROM_PS VALUE 0x4
  DTEST2_CLK_REQ_STEPPER VALUE 0x5
  DTEST2_MP_ACTIVE_PHASE_CNT_FROM_PS_1 VALUE 0x6
  DTEST2_LOGIC_RB_AND_AVDD_OK VALUE 0x7

CFG_DTEST3 ADDRESS 0x00B6 RW
CFG_DTEST3 RESET_VALUE 0x00
 CFG_DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_VREG_OK_COMP VALUE 0x1
  DTEST3_MODE_FSM_2 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL_ANA VALUE 0x3
  DTEST3_CAL_FB_FLAG_UNFILT VALUE 0x4
  DTEST3_FOLDBACK_FLAG VALUE 0x5
  DTEST3_MP_ACTIVE_PHASE_CNT_FROM_PS_2 VALUE 0x6
  DTEST3_MP_OCP_PERPH_EN_IN VALUE 0x7

CFG_DTEST4 ADDRESS 0x00B7 RW
CFG_DTEST4 RESET_VALUE 0x00
 CFG_DTEST4 BIT[2:0]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_SOFTSTART_DONE VALUE 0x1
  DTEST4_STEPPER_DONE_FLAG VALUE 0x2
  DTEST4_MODE_FSM_3 VALUE 0x3
  DTEST4_MP_NPM_OUT VALUE 0x4
  DTEST4_CLK_19P2_REQ_FSM VALUE 0x5
  DTEST4_MP_ACTIVE_PHASE_CNT_FROM_PS_3 VALUE 0x6
  DTEST4_MP_OCP_PERPH_EN_OUT VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABL_PRESET_FALSE VALUE 0x0
  ENABL_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_INT_TEST_VAL BIT[1]
  VREG_READY_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_READY_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_FAULT_INT_TEST_VAL BIT[0]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1

CAL_REQUEST ADDRESS 0x00E2 W
CAL_REQUEST RESET_VALUE 0x00
 CAL_REQUEST BIT[7]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1

CAL_EN ADDRESS 0x00E3 W
CAL_EN RESET_VALUE 0x80
 CAL_EN BIT[7]
  CAL_EN_FALSE VALUE 0x0
  CAL_EN_TRUE VALUE 0x1

CAL_CTL_1 ADDRESS 0x00E4 RW
CAL_CTL_1 RESET_VALUE 0xF0
 IDAC_BUF_CAL_EN BIT[7:6]
  IDAC_BUF_CAL_CENTER_CODE VALUE 0x0
  IDAC_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  IDAC_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  IDAC_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 CORR_BUF_CAL_EN BIT[5:4]
  CORR_BUF_CAL_CENTER_CODE VALUE 0x0
  CORR_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  CORR_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  CORR_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 PWM_CAL_EN BIT[3]
  PWM_CAL_CENTER_CODE VALUE 0x0
  PWM_CAL_DIRECTCAL_ENABL VALUE 0x1
 PFM_CAL_EN BIT[2]
  PFM_CAL_CENTER_CODE VALUE 0x0
  PFM_CAL_DIRECTCAL_ENABL VALUE 0x1
 VDIP_CAL_EN BIT[1]
  VDIP_CAL_CENTER_CODE VALUE 0x0
  VDIP_CAL_DIRECTCAL_ENABL VALUE 0x1
 RAMP_CAL_EN BIT[0]
  RAMP_CAL_CENTER_CODE VALUE 0x0
  RAMP_CAL_DIRECTCAL_ENABL VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

MAN_CAL_VAL ADDRESS 0x00E7 RW
MAN_CAL_VAL RESET_VALUE 0x00
 MAN_CAL_VAL BIT[5:0]

IDAC_CAL_VAL ADDRESS 0x00E8 R
IDAC_CAL_VAL RESET_VALUE 0x10
 IDAC_CAL_VAL BIT[4:0]

CORR_CAL_VAL ADDRESS 0x00E9 R
CORR_CAL_VAL RESET_VALUE 0x10
 CORR_CAL_VAL BIT[4:0]

PWM_CAL_VAL ADDRESS 0x00EA R
PWM_CAL_VAL RESET_VALUE 0x10
 PWM_CAL_VAL BIT[4:0]

PFM_CAL_VAL ADDRESS 0x00EB R
PFM_CAL_VAL RESET_VALUE 0x00
 PFM_CAL_VAL BIT[4:0]

VDIP_CAL_VAL ADDRESS 0x00EC R
VDIP_CAL_VAL RESET_VALUE 0x00
 VDIP_CAL_VAL BIT[4:0]

RAMP_CAL_VAL ADDRESS 0x00ED R
RAMP_CAL_VAL RESET_VALUE 0x08
 RAMP_CAL_VAL BIT[3:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 NUM_TRIM BIT[7:0]

PWM_TRIM ADDRESS 0x00F1 RW
PWM_TRIM RESET_VALUE 0x10
 PWM_TRIM BIT[4:0]

PFM_TRIM ADDRESS 0x00F2 RW
PFM_TRIM RESET_VALUE 0x00
 PFM_TRIM BIT[4:0]

VDIP_TRIM ADDRESS 0x00F3 RW
VDIP_TRIM RESET_VALUE 0x00
 VDIP_TRIM BIT[4:0]

RAMP_TRIM ADDRESS 0x00F4 RW
RAMP_TRIM RESET_VALUE 0x08
 RAMP_TRIM BIT[3:0]

S2_PS_BASE BASE 0x00011800 s2_psaddr 31:0

 s2_ps MODULE OFFSET=S2_PS_BASE+0x00000000 MAX=S2_PS_BASE+0x000000FF APRE=S2_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S2_PS_BASE.S2_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x04
 VSET_UB BIT[3:0]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
 LUT_EN BIT[6]
  LUT_DISABL VALUE 0x0
  LUT_ENABL VALUE 0x1

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x00
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

CL_CTL_1 ADDRESS 0x0060 RW
CL_CTL_1 RESET_VALUE 0x1D
 PWM_CL BIT[4:0]

CL_CTL_2 ADDRESS 0x0061 RW
CL_CTL_2 RESET_VALUE 0x00
 HCPFM_CL BIT[4:0]

CL_CTL_3 ADDRESS 0x0062 RW
CL_CTL_3 RESET_VALUE 0x03
 LPM_CL BIT[4:0]

AUTO_CTL_1 ADDRESS 0x0063 RW
AUTO_CTL_1 RESET_VALUE 0x8A
 LPM_EXIT_CL_CNT BIT[7:5]
  LPM_EXIT_CL_CNT_2 VALUE 0x0
  LPM_EXIT_CL_CNT_4 VALUE 0x1
  LPM_EXIT_CL_CNT_6 VALUE 0x2
  LPM_EXIT_CL_CNT_8 VALUE 0x3
  LPM_EXIT_CL_CNT_12 VALUE 0x4
  LPM_EXIT_CL_CNT_16 VALUE 0x5
  LPM_EXIT_CL_CNT_24 VALUE 0x6
  LPM_EXIT_CL_CNT_32 VALUE 0x7
 LPM_ENTRY_DCM_CNT BIT[4:2]
  LPM_ENTRY_CYCLES_1 VALUE 0x0
  LPM_ENTRY_CYCLES_5 VALUE 0x1
  LPM_ENTRY_CYCLES_9 VALUE 0x2
  LPM_ENTRY_CYCLES_13 VALUE 0x3
  LPM_ENTRY_CYCLES_17 VALUE 0x4
  LPM_ENTRY_CYCLES_21 VALUE 0x5
  LPM_ENTRY_CYCLES_25 VALUE 0x6
  LPM_ENTRY_CYCLES_29 VALUE 0x7
 LPM_ENTRY_DCM_RST BIT[1:0]
  LPM_ENTRY_CYCLES_RST_IN_1 VALUE 0x0
  LPM_ENTRY_CYCLES_RST_IN_2 VALUE 0x1
  LPM_ENTRY_CYCLES_RST_IN_4 VALUE 0x2
  LPM_ENTRY_CYCLES_RST_IN_8 VALUE 0x3

AUTO_CTL_2 ADDRESS 0x0064 RW
AUTO_CTL_2 RESET_VALUE 0x00
 LPM_ENTRY_CL_VAL BIT[7:3]
 LPM_ENTRY_CL_FILT BIT[2:0]
  LPM_ENTRY_CL_FILT_4OF4_WITH_RST VALUE 0x0
  LPM_ENTRY_CL_FILT_8OF8_WITH_RST VALUE 0x1
  LPM_ENTRY_CL_FILT_16OF16_WITH_RST VALUE 0x2
  LPM_ENTRY_CL_FILT_32OF32_WITH_RST VALUE 0x3
  LPM_ENTRY_CL_FILT_4OF4_NO_RST VALUE 0x4
  LPM_ENTRY_CL_FILT_7OF8_NO_RST VALUE 0x5
  LPM_ENTRY_CL_FILT_14OF16_NO_RST VALUE 0x6
  LPM_ENTRY_CL_FILT_28OF32_NO_RST VALUE 0x7

ACTIVITY_DETECT ADDRESS 0x0065 RW
ACTIVITY_DETECT RESET_VALUE 0x09
 ACT_LOW_TIMER BIT[3:2]
  ACT_LO_2_CYC VALUE 0x0
  ACT_LO_4_CYC VALUE 0x1
  ACT_LO_8_CYC VALUE 0x2
  ACT_LO_16_CYC VALUE 0x3
 ACT_HIGH_TIMER BIT[1:0]
  ACT_HI_1_CYC VALUE 0x0
  ACT_HI_2_CYC VALUE 0x1
  ACT_HI_3_CYC VALUE 0x2
  ACT_HI_4_CYC VALUE 0x3

LPM_ADC_VAL ADDRESS 0x0066 RW
LPM_ADC_VAL RESET_VALUE 0x07
 LPM_ENTRY_ADC_VAL BIT[5:0]

LPM_ADC_CTL ADDRESS 0x0067 RW
LPM_ADC_CTL RESET_VALUE 0x02
 LPM_ENTRY_ADC_DIV BIT[1:0]
  LPM_REC_FILT_2 VALUE 0x0
  LPM_REC_FILT_4 VALUE 0x1
  LPM_REC_FILT_8 VALUE 0x2
  LPM_REC_FILT_16 VALUE 0x3

LPM_CFG ADDRESS 0x0068 RW
LPM_CFG RESET_VALUE 0x09
 MPPFM_CL_CFG BIT[4]
  MPPFM_CL_CFG_PFM_CL VALUE 0x0
  MPPFM_CL_CFG_HCPFM_CL VALUE 0x1
 PFM_BIAS_CFG BIT[3]
  PFM_BIAS_LO VALUE 0x0
  PFM_BIAS_HI VALUE 0x1
 LEGACY BIT[2]
  LEGACY_PFM_DISABL VALUE 0x0
  LEGACY_PFM_ENABL VALUE 0x1
 TOFF BIT[1:0]
  TOFF_1X VALUE 0x0
  TOFF_1P5X VALUE 0x1
  TOFF_2X VALUE 0x2
  TOFF_3X VALUE 0x3

FSM_MINON_CFG ADDRESS 0x0070 RW
FSM_MINON_CFG RESET_VALUE 0x1A
 CL_EXTEND_BLANK BIT[4]
  CL_EXTEND_BLANK_DISABLED VALUE 0x0
  CL_EXTEND_BLANK_ENABLED VALUE 0x1
 N_MIN_ON_TIME BIT[3:2]
  NMOS_MIN_ON_TIME_10NS VALUE 0x0
  NMOS_MIN_ON_TIME_20NS VALUE 0x1
  NMOS_MIN_ON_TIME_30NS VALUE 0x2
  NMOS_MIN_ON_TIME_40NS VALUE 0x3
 P_MIN_ON_TIME BIT[1:0]
  PMOS_MIN_ON_TIME_10NS VALUE 0x0
  PMOS_MIN_ON_TIME_20NS VALUE 0x1
  PMOS_MIN_ON_TIME_30NS VALUE 0x2
  PMOS_MIN_ON_TIME_40NS VALUE 0x3

ZX_CAL_CFG ADDRESS 0x0073 RW
ZX_CAL_CFG RESET_VALUE 0x00
 ZX_VOS_NOM BIT[5:0]

NONOVLAP_CFG ADDRESS 0x0074 RW
NONOVLAP_CFG RESET_VALUE 0x15
 ADC_PEAK_SAMPLE BIT[4]
  SAMPLE_AVG_SEL VALUE 0x0
  SAMPLE_PEAK_SEL VALUE 0x1
 NDRV_ON_DEL BIT[3:2]
  NDRV_ON_DEL_0NS VALUE 0x0
  NDRV_ON_DEL_0P5NS VALUE 0x1
  NDRV_ON_DEL_1NS VALUE 0x2
  NDRV_ON_DEL_2NS VALUE 0x3
 PDRV_ON_DEL BIT[1:0]
  PDRV_ON_DEL_0NS VALUE 0x0
  PDRV_ON_DEL_0P5NS VALUE 0x1
  PDRV_ON_DEL_1NS VALUE 0x2
  PDRV_ON_DEL_2NS VALUE 0x3

ADC_FRONT_CFG ADDRESS 0x0075 RW
ADC_FRONT_CFG RESET_VALUE 0x3F
 REP_FILT_CFG BIT[5:3]
 ADC_FILT_CFG BIT[2:0]

P0_LUT_IN ADDRESS 0x0078 R
P0_LUT_IN RESET_VALUE 0xXX
 P0_LUT_IN BIT[5:0]

MPH_STROBE ADDRESS 0x0079 RW
MPH_STROBE RESET_VALUE 0x00
 MPH_STROBE BIT[0]

LUT_OUT ADDRESS 0x007A R
LUT_OUT RESET_VALUE 0xXX
 LUT_OUT BIT[5:0]

ADC_OUT ADDRESS 0x007B R
ADC_OUT RESET_VALUE 0xXX
 ADC_OUT BIT[6:0]

ADC_FRC ADDRESS 0x007C RW
ADC_FRC RESET_VALUE 0x00
 ADC_FRC_EN BIT[7]
  DAC_FRC_DISABL VALUE 0x0
  DAC_FRC_ENABL VALUE 0x1
 ADC_FRC_DATA BIT[5:0]

MP_CORR_DFT ADDRESS 0x007D RW
MP_CORR_DFT RESET_VALUE 0x00
 CORR_FRC BIT[1:0]
  CORR_FRC_NORMAL VALUE 0x0
  CORR_FRC_CHECKER1 VALUE 0x1
  CORR_FRC_CHECKER2 VALUE 0x2

DAC_DATA ADDRESS 0x007E R
DAC_DATA RESET_VALUE 0xXX
 DAC_DATA BIT[5:0]

DAC_FRC ADDRESS 0x007F RW
DAC_FRC RESET_VALUE 0x00
 DAC_FRC_EN BIT[7]
  ADC_FRC_DISABL VALUE 0x0
  ADC_FRC_ENABL VALUE 0x1
 DAC_FRC_DATA BIT[6:0]

LUT_DAC_PT_0 ADDRESS 0x0080 RW
LUT_DAC_PT_0 RESET_VALUE 0x12
 DAC_PT_0 BIT[5:0]

LUT_DAC_PT_1 ADDRESS 0x0081 RW
LUT_DAC_PT_1 RESET_VALUE 0x12
 DAC_PT_1 BIT[5:0]

LUT_DAC_PT_2 ADDRESS 0x0082 RW
LUT_DAC_PT_2 RESET_VALUE 0x0C
 DAC_PT_2 BIT[5:0]

LUT_DAC_PT_3 ADDRESS 0x0083 RW
LUT_DAC_PT_3 RESET_VALUE 0x3F
 DAC_PT_3 BIT[5:0]

LUT_ADC_PT_1 ADDRESS 0x0087 RW
LUT_ADC_PT_1 RESET_VALUE 0x09
 ADC_PT_1 BIT[5:0]

LUT_ADC_PT_2 ADDRESS 0x0088 RW
LUT_ADC_PT_2 RESET_VALUE 0x0A
 ADC_PT_2 BIT[5:0]

LUT_ADC_PT_3 ADDRESS 0x0089 RW
LUT_ADC_PT_3 RESET_VALUE 0x3F
 ADC_PT_3 BIT[5:0]

LUT_SLOPE_HI_0 ADDRESS 0x008C RW
LUT_SLOPE_HI_0 RESET_VALUE 0x00
 SLOPE_HI_0 BIT[6:0]

LUT_SLOPE_LO_0 ADDRESS 0x008D RW
LUT_SLOPE_LO_0 RESET_VALUE 0x00
 SLOPE_LO_0 BIT[5:0]

LUT_SLOPE_HI_1 ADDRESS 0x008E RW
LUT_SLOPE_HI_1 RESET_VALUE 0x46
 SLOPE_HI_1 BIT[6:0]

LUT_SLOPE_LO_1 ADDRESS 0x008F RW
LUT_SLOPE_LO_1 RESET_VALUE 0x00
 SLOPE_LO_1 BIT[5:0]

LUT_SLOPE_HI_2 ADDRESS 0x0090 RW
LUT_SLOPE_HI_2 RESET_VALUE 0x00
 SLOPE_HI_2 BIT[6:0]

LUT_SLOPE_LO_2 ADDRESS 0x0091 RW
LUT_SLOPE_LO_2 RESET_VALUE 0x3D
 SLOPE_LO_2 BIT[5:0]

MPHASE_PI_CFG1 ADDRESS 0x0096 RW
MPHASE_PI_CFG1 RESET_VALUE 0x67
 A_COEFFICIENT BIT[7:0]

MPHASE_PI_CFG4 ADDRESS 0x0097 RW
MPHASE_PI_CFG4 RESET_VALUE 0x64
 B_COEFFICIENT BIT[7:0]

MPHASE_PHASE_CNT ADDRESS 0x0098 RW
MPHASE_PHASE_CNT RESET_VALUE 0x06
 PHASE_CNT_FILT_NPM BIT[3:2]
  PH_CNT_FILT_NPM_2P5US VALUE 0x0
  PH_CNT_FILT_NPM_10US VALUE 0x1
  PH_CNT_FILT_NPM_40US VALUE 0x2
  PH_CNT_FILT_NPM_160US VALUE 0x3
 PHASE_CNT_FILT_LPM BIT[1:0]
  PH_CNT_FILT_LPM_2P5US VALUE 0x0
  PH_CNT_FILT_LPM_10US VALUE 0x1
  PH_CNT_FILT_LPM_40US VALUE 0x2
  PH_CNT_FILT_LPM_160US VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A8 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 FRC_CLL BIT[6]
  FRC_CLL_FALSE VALUE 0x0
  FRC_CLL_TRUE VALUE 0x1
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
  NLIM_TIMER_MASK_PULSE_EN_DO_NOT_MASK_TOFF_TIMER VALUE 0x0
  NLIM_TIMER_MASK_PULSE_EN_MASK_TOFF_TIMER_UPON_LPM_EXIT_TRIGGER VALUE 0x1
 ADAPT_ZX_EN BIT[4]
  ADAPT_ZX_DISABL VALUE 0x0
  ADAPT_ZX_ENABL VALUE 0x1
 CL_CFG BIT[3:2]
  CL_COMP_DISABL VALUE 0x0
  CL_COMP_ENABL VALUE 0x1
  CL_COMP_ENABL_FRC_LO VALUE 0x2
  CL_COMP_ENABL_FRC_HI VALUE 0x3
 ZX_CFG BIT[1:0]
  ZX_COMP_ENABL_ONLY_FOR_PWM_LPM_BURSTS_WARMUP VALUE 0x0
  ZX_COMP_ENABL VALUE 0x1
  ZX_COMP_ENABL_FRC_LO VALUE 0x2
  ZX_COMP_ENABL_FRC_HI VALUE 0x3

EN_OPTIONS_DFT_2 ADDRESS 0x00A9 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 PFM_ENTRY_DCM_EN BIT[6]
  PFM_ENTRY_DCM_DISABL VALUE 0x0
  PFM_ENTRY_DCM_ENABL VALUE 0x1
 PFM_EXIT_CL_EN BIT[5]
  PFM_EXIT_CL_DISABL VALUE 0x0
  PFM_EXIT_CL_ENABL VALUE 0x1
 ADC_DACTOP_ISRC_CFG BIT[4]
  DACTOP_ISRC_DISABL VALUE 0x0
  DACTOP_ISRC_ENABL VALUE 0x1
 ADC_DACMID_BUF_TRI BIT[3]
  DACMID_BUF_NORM VALUE 0x0
  DACMID_BUF_TRI VALUE 0x1
 ADC_SAMPLE_BUF_TRI BIT[2]
  SAMPLE_BUF_NORM VALUE 0x0
  SAMPLE_BUF_TRI VALUE 0x1
 ADC_DAC2COMP_SW_EN BIT[1]
  DAC2COMP_SW_OPEN VALUE 0x0
  DAC2COMP_SW_NORM VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AA RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x20
 SPARE_OUT BIT[7]
  SPARE_OUT_UNSYNCED_VERSION VALUE 0x0
  SPARE_OUT_SYNCED_VERSION VALUE 0x1
 EN7_MPPFM_STATE_CFG BIT[6]
  EN7_MPPFM_STATE_CFG_FALSE VALUE 0x0
  EN7_MPPFM_STATE_CFG_TRUE VALUE 0x1
 FOLDBACK_CFG BIT[5:4]
  FOLDBACK_CFG_FORCE_0 VALUE 0x0
  FOLDBACK_CFG_FORCE_ONE VALUE 0x1
  FOLDBACK_CFG_NORMAL VALUE 0x2
  FOLDBACK_CFG_FORCE_1 VALUE 0x3

ZX_ADAPT_CTL ADDRESS 0x00AB RW
ZX_ADAPT_CTL RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
  ZX_SAMPLE_DELAY_TIME_UNIT_ILLEGAL VALUE 0x0
  ZX_SAMPLE_DELAY_TIME_UNIT_10NS VALUE 0x1
  ZX_SAMPLE_DELAY_TIME_UNIT_20NS VALUE 0x2
  ZX_SAMPLE_DELAY_TIME_UNIT_30NS VALUE 0x3
 ZX_UP_CYCLES BIT[3:2]
  ZX_UP_CYCLES_4 VALUE 0x0
  ZX_UP_CYCLES_12 VALUE 0x1
  ZX_UP_CYCLES_20 VALUE 0x2
  ZX_UP_CYCLES_28 VALUE 0x3
 ZX_DOWN_CYCLES BIT[1:0]
  ZX_DOWN_CYCLES_4 VALUE 0x0
  ZX_DOWN_CYCLES_12 VALUE 0x1
  ZX_DOWN_CYCLES_20 VALUE 0x2
  ZX_DOWN_CYCLES_28 VALUE 0x3

ZX_ADAPT_VAL ADDRESS 0x00AC R
ZX_ADAPT_VAL RESET_VALUE 0x00
 ZX_ADAPT_VAL BIT[5:0]

ADC_CLK_CTL ADDRESS 0x00AD RW
ADC_CLK_CTL RESET_VALUE 0x03
 ADC_PULSE_SKIP_CLK_EN BIT[1]
  ADC_PULS_SKIP_CLK_DISABL VALUE 0x0
  ADC_PULS_SKIP_CLK_ENABL VALUE 0x1
 ADC_CLK_SEL BIT[0]
  ADC_SEL_19P2 VALUE 0x0
  ADC_SEL_38P4 VALUE 0x1

ATEST12 ADDRESS 0x00B0 RW
ATEST12 RESET_VALUE 0x00
 ATEST2 BIT[3:2]
  ATEST2_NORMAL_OP VALUE 0x0
  ATEST2_ADC_DACTOP VALUE 0x1
  ATEST2_REPL_CL_SNS VALUE 0x2
  ATEST2_VSW_CL_SNS VALUE 0x3
 ATEST1 BIT[1:0]
  ATEST1_NORMAL_OP VALUE 0x0
  ATEST1_ADC_DACOUT VALUE 0x1
  ATEST1_REPL_CL_FRC VALUE 0x2
  ATEST1_VDDIN_CL_SNS VALUE 0x3

ATEST34 ADDRESS 0x00B1 RW
ATEST34 RESET_VALUE 0x00
 ATEST4 BIT[3:2]
  ATEST4_NORMAL_OP VALUE 0x0
  ATEST4_PGND VALUE 0x1
  ATEST4_VDDIN VALUE 0x2
  ATEST4_REP2_CL_SNS VALUE 0x3
 ATEST3 BIT[1:0]
  ATEST3_NORMAL_OP VALUE 0x0
  ATEST3_REP2_CL_FRC VALUE 0x1
  ATEST3_ADC_COMP_PLUS VALUE 0x2
  ATEST3_VSW VALUE 0x3

DTEST12 ADDRESS 0x00B2 RW
DTEST12 RESET_VALUE 0x00
 DTEST2 BIT[6:4]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_DTEST_ADC_2 VALUE 0x1
  DTEST2_ZX_COMP_OUTPUT VALUE 0x2
  DTEST2_CLK_19P2_DTEST VALUE 0x3
  DTEST2_MP_ACTIVE_PHASE_CNT_OUT_1 VALUE 0x4
  DTEST2_MP_NPM_REQ_TO_CTRL VALUE 0x5
  DTEST2_ADC_DATA_VALID VALUE 0x6
  DTEST2_LUT_DATA_STREAM VALUE 0x7
 DTEST1 BIT[2:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_DTEST_ADC_1 VALUE 0x1
  DTEST1_CL_COMP_OUTPUT VALUE 0x2
  DTEST1_PFM_ENTRY_TRIG_TO_CTRL VALUE 0x3
  DTEST1_MP_ACTIVE_PHASE_CNT_OUT_0 VALUE 0x4
  DTEST1_LUT_DATA_VALID VALUE 0x5
  DTEST1_ADC_DATA_STREAM VALUE 0x6
  DTEST1_ACTIVITY_FLAG VALUE 0x7

DTEST43 ADDRESS 0x00B3 RW
DTEST43 RESET_VALUE 0x00
 DTEST4 BIT[6:4]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_ADC_DTEST_SELECT_0 VALUE 0x1
  DTEST4_ADC_DTEST_SELECT_1 VALUE 0x2
  DTEST4_ADC_DTEST_SELECT_2 VALUE 0x3
  DTEST4_MP_ACTIVE_PHASE_CNT_OUT_3 VALUE 0x4
  DTEST4_CLL_FLAG VALUE 0x5
  DTEST4_DAC_DATA_STREAM VALUE 0x6
  DTEST4_REC_AVERAGE_STREAM VALUE 0x7
 DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_DTEST_ADC_3 VALUE 0x1
  DTEST3_DTEST_ADC_4 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL VALUE 0x3
  DTEST3_MP_ACTIVE_PHASE_CNT_OUT_2 VALUE 0x4
  DTEST3_DAC_DATA_VALID VALUE 0x5
  DTEST3_PHASE_ERR_STREAM VALUE 0x6
  DTEST3_CAL_FB_TO_CTRL VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

REPLICA_CFG ADDRESS 0x00E5 RW
REPLICA_CFG RESET_VALUE 0x09
 ADC_REP2_FET_FRC BIT[5]
  ADC_REP2_FET_FRC_FALSE VALUE 0x0
  ADC_REP2_FET_FRC_TRUE VALUE 0x1
 CL_COMP_MUX BIT[4]
  CL_COMP_MUX_DISABL VALUE 0x0
  CL_COMP_MUX_ENABL VALUE 0x1
 CL_REP_CURR_EN BIT[3]
  CL_REP_CURR_EN_DISABL VALUE 0x0
  CL_REP_CURR_EN_ENABL VALUE 0x1
 CL_REP2_FET_FRC BIT[2]
  CL_REP2_FET_FRC_DISABL VALUE 0x0
  CL_REP2_FET_FRC_ENABL VALUE 0x1
 REP_FET_FRC BIT[1]
  CL_REP_FET_FRC_DISABL VALUE 0x0
  CL_REP_FET_FRC_ENABL VALUE 0x1
 ADC_REP_CURR_EN BIT[0]
  ADC_REP_CURRENT_EN_FALSE VALUE 0x0
  ADC_REP_CURRENT_EN_TRUE VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

IADC_CAL_THRESHOLD ADDRESS 0x00E7 RW
IADC_CAL_THRESHOLD RESET_VALUE 0x00
 IADC_CAL_THRESHOLD BIT[5:0]

DACMID_BUF_CAL_VAL ADDRESS 0x00E8 R
DACMID_BUF_CAL_VAL RESET_VALUE 0x00
 DACMID_BUF_CAL_VAL BIT[4:0]

SAMPLE_OFFSET_CAL_VAL ADDRESS 0x00E9 R
SAMPLE_OFFSET_CAL_VAL RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_VAL BIT[4:0]

REPLICA_CAL_VAL ADDRESS 0x00EA R
REPLICA_CAL_VAL RESET_VALUE 0x00
 REPLICA_CAL_VAL BIT[3:0]

ZX_CAL_VAL ADDRESS 0x00EB R
ZX_CAL_VAL RESET_VALUE 0x00
 ZX_CAL_VAL BIT[5:0]

CL_GAIN_CAL_VAL ADDRESS 0x00EC R
CL_GAIN_CAL_VAL RESET_VALUE 0x00
 CL_GAIN_CAL_VAL BIT[5:0]

CL_OFFSET_VAL ADDRESS 0x00ED R
CL_OFFSET_VAL RESET_VALUE 0x00
 CL_OFFSET_CAL_VAL BIT[2:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
 NUM_TRIM BIT[7:0]

ZX_TRIM ADDRESS 0x00F1 RW
ZX_TRIM RESET_VALUE 0x00
 ZX_TRIM BIT[5:0]

CL_GAIN_TRIM ADDRESS 0x00F2 RW
CL_GAIN_TRIM RESET_VALUE 0x00
 CL_GAIN_TRIM BIT[5:0]

CL_OFFSET_TRIM ADDRESS 0x00F3 RW
CL_OFFSET_TRIM RESET_VALUE 0x04
 CL_OFFSET_TRIM BIT[2:0]

REPLICA_TRIM ADDRESS 0x00F4 RW
REPLICA_TRIM RESET_VALUE 0x00
 REPLICA_TRIM BIT[3:0]

SAMPLE_OFFSET_TRIM ADDRESS 0x00F5 RW
SAMPLE_OFFSET_TRIM RESET_VALUE 0x00
 SAMPLE_OFFSET_TRIM BIT[4:0]

S2_FREQ_BASE BASE 0x00011900 s2_freqaddr 31:0

 s2_freq MODULE OFFSET=S2_FREQ_BASE+0x00000000 MAX=S2_FREQ_BASE+0x000000FF APRE=S2_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S2_FREQ_BASE.S2_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x02
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

S3_CTRL_BASE BASE 0x00011A00 s3_ctrladdr 31:0

 s3_ctrl MODULE OFFSET=S3_CTRL_BASE+0x00000000 MAX=S3_CTRL_BASE+0x000000FF APRE=S3_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S3_CTRL_BASE.S3_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0x00
 VREG_READY BIT[7]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_ERROR BIT[6]
  VREG_ERR_FALSE VALUE 0x0
  VREG_ERR_TRUE VALUE 0x1
 VREG_OCP BIT[5]
  VREG_OCP_FALSE VALUE 0x0
  VREG_OCP_TRUE VALUE 0x1
 NPM_TRUE BIT[4]
  NPM_VREGOK_FALSE VALUE 0x0
  NPM_VREGOK_TRUE VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0x00
 DACMID_BUF_CAL_FAULT BIT[7]
  DACMID_BUF_CAL_FAULT_FALSE VALUE 0x0
  DACMID_BUF_CAL_FAULT_TRUE VALUE 0x1
 SAMPLE_OFFSET_CAL_FAULT BIT[6]
  SAMPLE_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  SAMPLE_OFFSET_CAL_FAULT_TRUE VALUE 0x1
 REPLICA_CAL_FAULT BIT[5]
  REPLICA_CAL_FAULT_FALSE VALUE 0x0
  REPLICA_CAL_FAULT_TRUE VALUE 0x1
 ZX_CAL_FAULT BIT[4]
  ZX_CAL_FAULT_FALSE VALUE 0x0
  ZX_CAL_FAULT_TRUE VALUE 0x1
 CL_GAIN_CAL_FAULT BIT[3]
  CL_GAIN_CAL_FAULT_FALSE VALUE 0x0
  CL_GAIN_CAL_FAULT_TRUE VALUE 0x1
 CL_OFFSET_CAL_FAULT BIT[2]
  CL_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  CL_OFFSET_CAL_FAULT_TRUE VALUE 0x1

STATUS_3 ADDRESS 0x000A R
STATUS_3 RESET_VALUE 0x00
 IDAC_CAL_FAULT BIT[7]
  IDAC_CAL_FAULT_FALSE VALUE 0x0
  IDAC_CAL_FAULT_TRUE VALUE 0x1
 CORR_CAL_FAULT BIT[6]
  CORR_CAL_FAULT_FALSE VALUE 0x0
  CORR_CAL_FAULT_TRUE VALUE 0x1
 PWM_CAL_FAULT BIT[5]
  PWM_CAL_FAULT_FALSE VALUE 0x0
  PWM_CAL_FAULT_TRUE VALUE 0x1
 PFM_CAL_FAULT BIT[4]
  PFM_CAL_FAULT_FALSE VALUE 0x0
  PFM_CAL_FAULT_TRUE VALUE 0x1
 VDIP_CAL_FAULT BIT[3]
  VDIP_CAL_FAULT_FALSE VALUE 0x0
  VDIP_CAL_FAULT_TRUE VALUE 0x1
 RAMP_CAL_FAULT BIT[2]
  RAMP_CAL_FAULT_FALSE VALUE 0x0
  RAMP_CAL_FAULT_TRUE VALUE 0x1
 COMP_STATE BIT[1]
  COMP_STATE_FALSE VALUE 0x0
  COMP_STATE_TRUE VALUE 0x1
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

STATUS_4 ADDRESS 0x000B R
STATUS_4 RESET_VALUE 0x00
 MODE_FSM_3 BIT[3]
  MODE_FSM_3_IS_0 VALUE 0x0
  MODE_FSM_3_IS_1 VALUE 0x1
 MODE_FSM_2 BIT[2]
  MODE_FSM_2_IS_0 VALUE 0x0
  MODE_FSM_2_IS_1 VALUE 0x1
 MODE_FSM_1 BIT[1]
  MODE_FSM_1_IS_0 VALUE 0x0
  MODE_FSM_1_IS_1 VALUE 0x1
 MODE_FSM_0 BIT[0]
  MODE_FSM_0_IS_0 VALUE 0x0
  MODE_FSM_0_IS_1 VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  VREG_FAULT_FALSE VALUE 0x0
  VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x68
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MPPFM_VOFFSET ADDRESS 0x0044 RW
MPPFM_VOFFSET RESET_VALUE 0x02
 MPPFM_VOFFSET BIT[2:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  MP_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MP_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MP_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MP_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MP_FORCED_RETENTION VALUE 0x4
  MP_FORCED_LPM VALUE 0x5
  MP_AUTO_MODE VALUE 0x6
  MP_FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  FTS_DISABL VALUE 0x0
  FTS_ENABL VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 FOLLOW_AWAKE_CFG BIT[7]
  FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
  FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN2_CFG BIT[6]
  FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN1_CFG BIT[5]
  FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN0_CFG BIT[4]
  FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HWEN2 BIT[2]
  EN_FOLLOW_HWEN2_FALSE VALUE 0x0
  EN_FOLLOW_HWEN2_TRUE VALUE 0x1
 EN_FOLLOW_HWEN1 BIT[1]
  EN_FOLLOW_HWEN1_FALSE VALUE 0x0
  EN_FOLLOW_HWEN1_TRUE VALUE 0x1
 EN_FOLLOW_HWEN0 BIT[0]
  EN_FOLLOW_HWEN0_FALSE VALUE 0x0
  EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
  SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
 WEAK_PD_PFM BIT[5]
  WEAK_PD_DISABL_IN_PFM VALUE 0x0
  WEAK_PD_ENABL_IN_PFM VALUE 0x1
 WEAK_PD_PWM BIT[4]
  WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
  WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  MS_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MS_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MS_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MS_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MS_FORCED_RETENTION VALUE 0x4
  MS_FORCED_LPM VALUE 0x5
  MS_AUTO_MODE VALUE 0x6
  MS_FORCED_NPM_7 VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x54
 SLP_CYCLES_P1 BIT[7:4]
  SLP_CYCLES_P1_0 VALUE 0x0
  SLP_CYCLES_P1_1 VALUE 0x1
  SLP_CYCLES_P1_2 VALUE 0x2
  SLP_CYCLES_P1_3 VALUE 0x3
  SLP_CYCLES_P1_4 VALUE 0x4
  SLP_CYCLES_P1_5 VALUE 0x5
  SLP_CYCLES_P1_6 VALUE 0x6
  SLP_CYCLES_P1_7 VALUE 0x7
  SLP_CYCLES_P1_8 VALUE 0x8
  SLP_CYCLES_P1_9 VALUE 0x9
  SLP_CYCLES_P1_10 VALUE 0xA
  SLP_CYCLES_P1_11 VALUE 0xB
  SLP_CYCLES_P1_12 VALUE 0xC
  SLP_CYCLES_P1_13 VALUE 0xD
  SLP_CYCLES_P1_14 VALUE 0xE
  SLP_CYCLES_P1_15 VALUE 0xF
 SLP_CYCLES_M1 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_CTL2 ADDRESS 0x004B RW
RETENTION_CTL2 RESET_VALUE 0x82
 SLP_CYCLES_X2 BIT[7:4]
  SLP_CYCLES_X2_0 VALUE 0x0
  SLP_CYCLES_X2_1 VALUE 0x1
  SLP_CYCLES_X2_2 VALUE 0x2
  SLP_CYCLES_X2_3 VALUE 0x3
  SLP_CYCLES_X2_4 VALUE 0x4
  SLP_CYCLES_X2_5 VALUE 0x5
  SLP_CYCLES_X2_6 VALUE 0x6
  SLP_CYCLES_X2_7 VALUE 0x7
  SLP_CYCLES_X2_8 VALUE 0x8
  SLP_CYCLES_X2_9 VALUE 0x9
  SLP_CYCLES_X2_10 VALUE 0xA
  SLP_CYCLES_X2_11 VALUE 0xB
  SLP_CYCLES_X2_12 VALUE 0xC
  SLP_CYCLES_X2_13 VALUE 0xD
  SLP_CYCLES_X2_14 VALUE 0xE
  SLP_CYCLES_X2_15 VALUE 0xF
 SLP_CYCLES_DIV2 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_STS1 ADDRESS 0x004C R
RETENTION_STS1 RESET_VALUE 0x01
 SLP_PERIOD BIT[7:0]

RETENTION_STS2 ADDRESS 0x004D R
RETENTION_STS2 RESET_VALUE 0x00
 SLP_COUNT BIT[7:0]

RETENTION_STS3 ADDRESS 0x004E R
RETENTION_STS3 RESET_VALUE 0x00
 SLP_CYCLES BIT[3:0]

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x80
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x81
 SS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 SS_STEPPER_DELAY BIT[1:0]
  STEPPER_SS_2_CLK_CYCLES VALUE 0x0
  STEPPER_SS_4_CLK_CYCLES VALUE 0x1
  STEPPER_SS_8_CLK_CYCLES VALUE 0x2
  STEPPER_SS_16_CLK_CYCLES VALUE 0x3

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x81
 VS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 VS_STEPPER_DELAY BIT[1:0]
  STEPPER_VS_2_CLK_CYCLES VALUE 0x0
  STEPPER_VS_4_CLK_CYCLES VALUE 0x1
  STEPPER_VS_8_CLK_CYCLES VALUE 0x2
  STEPPER_VS_16_CLK_CYCLES VALUE 0x3

CORR_CFG ADDRESS 0x0062 RW
CORR_CFG RESET_VALUE 0x60
 CORR_MAG_CFG BIT[6:4]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7
 CORR_FILT_CFG BIT[3:0]
  DC_ERROR_CORR_LPF_60KHZ VALUE 0x0
  DC_ERROR_CORR_LPF_75KHZ VALUE 0x1
  DC_ERROR_CORR_LPF_95KHZ VALUE 0x3
  DC_ERROR_CORR_LPF_115KHZ VALUE 0x7
  DC_ERROR_CORR_LPF_130KHZ VALUE 0xF

RAMP_CFG ADDRESS 0x0063 RW
RAMP_CFG RESET_VALUE 0x09
 BPLP2_EN BIT[3]
  BPLP2_DISABL VALUE 0x0
  BPLP2_ENABL_SECOND_ORDER_COMPENS VALUE 0x1
 RAMP_CFG BIT[2:0]
  RAMP_CFG_20MV VALUE 0x0
  RAMP_CFG_30MV VALUE 0x1
  RAMP_CFG_40MV VALUE 0x2
  RAMP_CFG_50MV VALUE 0x3
  RAMP_CFG_60MV VALUE 0x4
  RAMP_CFG_70MV VALUE 0x5
  RAMP_CFG_80MV VALUE 0x6
  RAMP_CFG_90MV VALUE 0x7

COMPENS_CFG ADDRESS 0x0064 RW
COMPENS_CFG RESET_VALUE 0xC0
 BPHP_CFG BIT[7:6]
  BP_HPF_10KHZ VALUE 0x0
  BP_HPF_20KHZ VALUE 0x1
  BP_HPF_40KHZ VALUE 0x2
  BP_HPF_80KHZ VALUE 0x3
 BPLP_CFG BIT[5:3]
  BP_LPF_100KHZ VALUE 0x0
  BP_LPF_280KHZ VALUE 0x1
  BP_LPF_460KHZ VALUE 0x2
  BP_LPF_640KHZ VALUE 0x3
  BP_LPF_780KHZ VALUE 0x4
  BP_LPF_990KHZ VALUE 0x5
  BP_LPF_1130KHZ VALUE 0x6
  BP_LPF_1340KHZ VALUE 0x7
 BPLP2_CFG BIT[2:0]
  BP_LPF2_100KHZ VALUE 0x0
  BP_LPF2_280KHZ VALUE 0x1
  BP_LPF2_460KHZ VALUE 0x2
  BP_LPF2_640KHZ VALUE 0x3
  BP_LPF2_780KHZ VALUE 0x4
  BP_LPF2_990KHZ VALUE 0x5
  BP_LPF2_1130KHZ VALUE 0x6
  BP_LPF2_1340KHZ VALUE 0x7

CFG_VREG_MON ADDRESS 0x0065 RW
CFG_VREG_MON RESET_VALUE 0x00
 VREG_MON_CFG BIT[0]
  VREG_MON_BURST_ENABL VALUE 0x0
  VREG_MON_ALWAYS_ENABL VALUE 0x1

CFG_VREG_OCP ADDRESS 0x0066 RW
CFG_VREG_OCP RESET_VALUE 0x48
 OCP_LATCH_EN BIT[6]
  OCP_LATCH_EN_FALSE VALUE 0x0
  OCP_LATCH_EN_TRUE VALUE 0x1
 WAIT_OCP_TIMER BIT[4:3]
  WAIT_OCP_TIMER_320US VALUE 0x0
  WAIT_OCP_TIMER_640US VALUE 0x1
  WAIT_OCP_TIMER_1280_US VALUE 0x2
  WAIT_OCP_TIMER_1280US VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
  OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
 OCP_STATUS_CLEAR BIT[1]
  OCP_STATUS_CLEAR_FALSE VALUE 0x0
  OCP_STATUS_CLEAR_TRUE VALUE 0x1

CFG_PFM_COMP ADDRESS 0x0067 RW
CFG_PFM_COMP RESET_VALUE 0x06
 HCPFM_HYS BIT[3:2]
  HCPFM_COMPARATOR_HYSTERESIS_0MV VALUE 0x0
  HCPFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x1
  HCPFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x2
  HCPFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x3
 PFM_HYS BIT[1:0]
  PFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x0
  PFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x1
  PFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x2
  PFM_COMPARATOR_HYSTERESIS_40MV VALUE 0x3

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x74
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
 ULS_VSET_UB BIT[3:0]

FB_FILT_CFG ADDRESS 0x006F RW
FB_FILT_CFG RESET_VALUE 0x3B
 FB_GAIN BIT[5]
  FB_GAIN_X2 VALUE 0x0
  FB_GAIN_X1 VALUE 0x1
 IDAC_RANGE BIT[4:3]
  IDAC_RANGE_08MV_1P00UA VALUE 0x0
  IDAC_RANGE_12MV_1P50UA VALUE 0x1
  IDAC_RANGE_14MV_1P75UA VALUE 0x2
  IDAC_RANGE_16MV_2P00UA VALUE 0x3
 FB_RANGE BIT[2]
  FB_RANGE_NORMAL_OP_NO_FDBK_DIV VALUE 0x0
  FB_RANGE_PROTECT_OP_RES_FDBK_DIV VALUE 0x1
 PWM_ITAIL_CFG BIT[1:0]
  PWM_COMP_TAIL_CURRENT_2UA VALUE 0x0
  PWM_COMP_TAIL_CURRENT_4UA VALUE 0x1
  PWM_COMP_TAIL_CURRENT_10UA VALUE 0x2
  PWM_COMP_TAIL_CURRENT_20UA VALUE 0x3

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_0_LFRC_DIV2 VALUE 0x0
  READY_DEB_1_LFRC_DIV4 VALUE 0x1
  READY_DEB_2_LFRC_DIV8 VALUE 0x2
  READY_DEB_3_LFRC_DIV16 VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
  ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
  ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
  ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

VDIP_CFG ADDRESS 0x0071 RW
VDIP_CFG RESET_VALUE 0x05
 VDIP_CFG BIT[3:2]
  VDIP_DISABLED VALUE 0x0
  VDIP_BURST_ENABLED VALUE 0x1
  VDIP_ENABLED1 VALUE 0x2
  VDIP_ENABLED2 VALUE 0x3
 VDIP_THRESH BIT[1:0]
  VDIP_THRESH_5MV VALUE 0x0
  VDIP_THRESH_10MV VALUE 0x1
  VDIP_THRESH_15MV VALUE 0x2
  VDIP_THRESH_20MV VALUE 0x3

MPH_STROBE_SHADOW ADDRESS 0x0079 W
MPH_STROBE_SHADOW RESET_VALUE 0x00
 MPH_STROBE BIT[0]

MODE_FSM_MASK ADDRESS 0x00A0 RW
MODE_FSM_MASK RESET_VALUE 0x00
 MODE_FSM_MASK_EN BIT[7]
  MODE_FSM_MASK_EN_0 VALUE 0x0
  MODE_FSM_MASK_EN_1 VALUE 0x1
 MODE_FSM_MASK_VALUE BIT[3:0]
  MODE_FSM_FORCE_OFF VALUE 0x0
  MODE_FSM_FORCE_SS1 VALUE 0x1
  MODE_FSM_FORCE_INITWARM1 VALUE 0x2
  MODE_FSM_FORCE_INITWARM2 VALUE 0x3
  MODE_FSM_FORCE_SS2 VALUE 0x4
  MODE_FSM_FORCE_PWM VALUE 0x5
  MODE_FSM_FORCE_PFM VALUE 0x6
  MODE_FSM_FORCE_HCPFM1 VALUE 0x7
  MODE_FSM_FORCE_HCPFM2 VALUE 0x8
  MODE_FSM_FORCE_MPOFF VALUE 0x9
  MODE_FSM_FORCE_MPWARM1 VALUE 0xA
  MODE_FSM_FORCE_MPWARM2 VALUE 0xB
  MODE_FSM_FORCE_PWMWAIT VALUE 0xC
  MODE_FSM_FORCE_MPPFM VALUE 0xD
  MODE_FSM_FORCE_RPM VALUE 0xE
  MODE_FSM_FORCE_RPMWAIT VALUE 0xF

MODE_FSM_WAITS_1 ADDRESS 0x00A1 RW
MODE_FSM_WAITS_1 RESET_VALUE 0x8D
 TIMER_T3 BIT[7:6]
  TIMER_T3_5US VALUE 0x0
  TIMER_T3_10US VALUE 0x1
  TIMER_T3_20US VALUE 0x2
  TIMER_T3_30US VALUE 0x3
 TIMER_T2 BIT[5:4]
  TIMER_T2_5US VALUE 0x0
  TIMER_T2_10US VALUE 0x1
  TIMER_T2_20US VALUE 0x2
  TIMER_T2_30US VALUE 0x3
 TIMER_T1 BIT[3:2]
  TIMER_T1_5US VALUE 0x0
  TIMER_T1_10US VALUE 0x1
  TIMER_T1_20US VALUE 0x2
  TIMER_T1_30US VALUE 0x3
 TIMER_T0 BIT[1:0]
  TIMER_T0_5US VALUE 0x0
  TIMER_T0_10US VALUE 0x1
  TIMER_T0_20US VALUE 0x2
  TIMER_T0_30US VALUE 0x3

MODE_FSM_WAIT_2 ADDRESS 0x00A2 RW
MODE_FSM_WAIT_2 RESET_VALUE 0x85
 SS_CL_THRESH BIT[7:6]
  SS_CL_THRESH_0MV VALUE 0x0
  SS_CL_THRESH_32MV VALUE 0x1
  SS_CL_THRESH_64MV VALUE 0x2
  SS_CL_THRESH_96MV VALUE 0x3
 TIMER_T5 BIT[3:2]
  TIMER_T5_5US VALUE 0x0
  TIMER_T5_10US VALUE 0x1
  TIMER_T5_20US VALUE 0x2
  TIMER_T5_30US VALUE 0x3
 TIMER_T4 BIT[1:0]
  TIMER_T4_20US VALUE 0x0
  TIMER_T4_40US VALUE 0x1
  TIMER_T4_80US VALUE 0x2
  TIMER_T4_160US VALUE 0x3

GATE_DRV_MUX ADDRESS 0x00A3 RW
GATE_DRV_MUX RESET_VALUE 0x00
 GATE_DRV_MUX1 BIT[3]
  GATE_DRV_MUX1_NORMAL_MODE VALUE 0x0
  GATE_DRV_MUX1_DET_BY_MUX2 VALUE 0x1
 GATE_DRV_MUX2 BIT[2]
  GATE_DRV_MUX2_PFM_COMP VALUE 0x0
  GATE_DRV_MUX2_DET_BY_MUX3 VALUE 0x1
 GATE_DRV_MUX3 BIT[1:0]
  GATE_DRV_MUX3_FORCED_TO_1 VALUE 0x0
  GATE_DRV_MUX3_SMPS_CLK VALUE 0x1
  GATE_DRV_MUX3_DTEST1 VALUE 0x2
  GATE_DRV_MUX3_FORCED_TO_0 VALUE 0x3

CORR_DUTY_MUX ADDRESS 0x00A4 RW
CORR_DUTY_MUX RESET_VALUE 0x00
 CORR_DUTY_MUX BIT[1:0]
  CORR_DUTY_MUX_NORMAL_MODE VALUE 0x0
  CORR_DUTY_MUX_FORCED_TO_1 VALUE 0x1
  CORR_DUTY_MUX_FORCED_TO_0 VALUE 0x2
  CORR_DUTY_MUX_DTEST2 VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A5 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x6F
 CORR_SHIFT_EN BIT[6]
  CORR_SHIFT_DISABL VALUE 0x0
  CORR_SHIFT_ENABL_NORMAL_MODE VALUE 0x1
 SAMPLE_CLK_EN BIT[5]
  SAMPLE_CLK_DISABL VALUE 0x0
  SAMPLE_CLK_NORMAL_MODE VALUE 0x1
 SAMPLE_AMP_TRI BIT[4]
  SAMPLE_AMP_NORMAL_MODE VALUE 0x0
  SAMPLE_AMP_TRI_STATE VALUE 0x1
 RAMP_EN BIT[3]
  RAMP_EN_FALSE VALUE 0x0
  RAMP_EN_TRUE VALUE 0x1
 COMPENS_EN BIT[2]
  COMPENS_EN_FALSE VALUE 0x0
  COMPENS_EN_TRUE VALUE 0x1
 SAMPLE_PREBIAS_EN BIT[1]
  SAMPLE_PREBIAS_EN_FALSE VALUE 0x0
  SAMPLE_PREBIAS_EN_TRUE VALUE 0x1
 GDRV_EN BIT[0]
  GDRV_EN_FALSE VALUE 0x0
  GDRV_EN_TRUE VALUE 0x1

EN_OPTIONS_DFT_2 ADDRESS 0x00A6 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xD0
 PFM_EXIT_DIP_EN BIT[7]
  PFM_EXIT_DIP_DISABL VALUE 0x0
  PFM_EXIT_DIP_ENABL VALUE 0x1
 DIP_LAT_BYPASS BIT[6]
  DIP_LAT_BYP_DISABL VALUE 0x0
  DIP_LAT_BYP_ENABL VALUE 0x1
 SPARE_OUT BIT[5]
  SPARE_OUT_FALSE VALUE 0x0
  SPARE_OUT_TRUE VALUE 0x1
 SS1_FOLDBACK_FRC BIT[4]
  SS1_FOLDBACK_FRC_FALSE VALUE 0x0
  SS1_FOLDBACK_FRC_TRUE VALUE 0x1
 SS2_FOLDBACK_FRC BIT[3]
  SS2_FOLDBACK_FRC_FALSE VALUE 0x0
  SS2_FOLDBACK_FRC_TRUE VALUE 0x1
 EN5_GLUE_LOGIC_CFG BIT[2]
  EN5_GLUE_LOGIC_CFG_FALSE VALUE 0x0
  EN5_GLUE_LOGIC_CFG_TRUE VALUE 0x1

MPHASE_IDAC ADDRESS 0x00A7 RW
MPHASE_IDAC RESET_VALUE 0x00
 OVR_EN BIT[7]
  MPHASE_IDAC_OVERRIDE_FALSE VALUE 0x0
  MPHASE_IDAC_OVERRIDE_TRUE VALUE 0x1
 DATA BIT[5:0]

EN_OPTIONS_DFT_1_SHADOW ADDRESS 0x00A8 W
EN_OPTIONS_DFT_1_SHADOW RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
 FRC_CLL BIT[6]
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
 ADAPT_ZX_EN BIT[4]
 CL_CFG BIT[3:2]
 ZX_CFG BIT[1:0]

EN_OPTIONS_DFT_2_SHADOW ADDRESS 0x00A9 W
EN_OPTIONS_DFT_2_SHADOW RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
 PFM_ENTRY_DCM_EN BIT[6]
 PFM_EXIT_CL_EN BIT[5]
 ADC_DACTOP_ISRC_CFG BIT[4]
 ADC_DACMID_BUF_TRI BIT[3]
 ADC_SAMPLE_BUF_TRI BIT[2]
 ADC_DAC2COMP_SW_EN BIT[1]

EN_OPTIONS_DFT_3_SHADOW ADDRESS 0x00AA W
EN_OPTIONS_DFT_3_SHADOW RESET_VALUE 0x20
 SPARE_OUT BIT[7]
 EN7_MPPFM_STATE_CFG BIT[6]
 FOLDBACK_CFG BIT[5:4]

ZX_ADAPT_CTL_SHADOW ADDRESS 0x00AB W
ZX_ADAPT_CTL_SHADOW RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
 ZX_UP_CYCLES BIT[3:2]
 ZX_DOWN_CYCLES BIT[1:0]

ANTI_ESL_CFG_1 ADDRESS 0x00AC RW
ANTI_ESL_CFG_1 RESET_VALUE 0x00
 DUTY_FB_SEL_CORR BIT[7]
  DUTY_FB_CORR_PWM VALUE 0x0
  DUTY_FB_CORR_AFSM VALUE 0x1
 DUTY_FB_SEL_COMPENS BIT[6]
  DUTY_FB_COMPENS_PWM VALUE 0x0
  DUTY_FB_COMPENS_AFSM VALUE 0x1
 DUTY_FB_SEL_ANTI_ESL BIT[5]
  DUTY_FB_ANTIESL_PWM VALUE 0x0
  DUTY_FB_ANTIESL_AFSM VALUE 0x1
 GATE_DRV_LAT BIT[4:3]
  GDRV_PASSTHRU_0X00 VALUE 0x0
  GDRV_PASSTHRU_0X01 VALUE 0x1
  GRDV_LATCH_LOW_TO_HIGH_TRAN_DUR_MOD_PERIOD VALUE 0x2
  GDRV_LATCH_LOW_TO_HIGH_TRAN_DUR_RISE_SLOPE_MOD_RAMP VALUE 0x3
 ESL_PULSE_MAG BIT[2:0]

ANTI_ESL_CFG_2 ADDRESS 0x00AD RW
ANTI_ESL_CFG_2 RESET_VALUE 0x00
 SPARE_2 BIT[7]
  SPARE_2_LO VALUE 0x0
  SPARE_2_HI VALUE 0x1
 IDAC_LPM_EN BIT[6]
  LPM_IDAC_REF_DISABL VALUE 0x0
  LPM_IDAC_REF_ENABL VALUE 0x1
 DUTY_FB_SEL_LAT BIT[5]
  SPARE_0_LO VALUE 0x0
  SPARE_0_HI VALUE 0x1
 ESL_PULSE_RESET_EN BIT[4]
  ESL_PULSE_RST_DISABL VALUE 0x0
  ESL_PULSE_RST_ENABL VALUE 0x1
 ESL_PULSE_RC_SEL BIT[3:0]
  ESL_PULSE_RC_SEL_DISABLE VALUE 0x0
  ESL_PULSE_RC_SEL_ENABLE VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AE RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x00
 DIV_CORR_MAG_CFG BIT[1:0]
  DIV_CORR_MAG_CFG_DISABLE VALUE 0x0
  DIV_CORR_MAG_CFG_DIVIDE VALUE 0x1
  DIV_CORR_MAG_CFG_USE_REG VALUE 0x2
  DIV_CORR_MAG_CFG_RESERVED VALUE 0x3

EN_OPTIONS_DFT_4 ADDRESS 0x00AF RW
EN_OPTIONS_DFT_4 RESET_VALUE 0x02
 PSKIP_CORR_MAG_CFG BIT[2:0]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7

CFG_ATEST1 ADDRESS 0x00B0 RW
CFG_ATEST1 RESET_VALUE 0x00
 CFG_ATEST1 BIT[2:0]
  ATEST1_UNCONNECTED VALUE 0x0
  ATEST1_REFLO VALUE 0x1
  ATEST1_REFMID VALUE 0x2
  ATEST1_REFHI VALUE 0x3
  ATEST1_RBUFF_TERM VALUE 0x4
  ATEST1_IDACREF VALUE 0x5
  ATEST1_DACREF VALUE 0x6
  ATEST1_IZTC_1U VALUE 0x7

CFG_ATEST2 ADDRESS 0x00B1 RW
CFG_ATEST2 RESET_VALUE 0x00
 CFG_ATEST2 BIT[2:0]
  ATEST2_UNCONNECTED VALUE 0x0
  ATEST2_VREG VALUE 0x1
  ATEST2_RMT_GND VALUE 0x2
  ATEST2_REF_GND VALUE 0x3
  ATEST2_REFVALL VALUE 0x4
  ATEST2_HOLDVALL VALUE 0x5
  ATEST2_VREF_IN VALUE 0x6
  ATEST2_RVDD VALUE 0x7

CFG_ATEST3 ADDRESS 0x00B2 RW
CFG_ATEST3 RESET_VALUE 0x00
 CFG_ATEST3 BIT[1:0]
  ATEST3_UNCONNECTED VALUE 0x0
  ATEST3_RVDD VALUE 0x1
  ATEST3_REFPK VALUE 0x2
  ATEST3_HOLDPK VALUE 0x3

CFG_ATEST4 ADDRESS 0x00B3 RW
CFG_ATEST4 RESET_VALUE 0x00
 CFG_ATEST4 BIT[1:0]
  ATEST4_UNCONNECTED VALUE 0x0
  ATEST4_AVDD VALUE 0x1
  ATEST4_1B1U_UNTRIM_DFT VALUE 0x2
  ATEST4_REFCOMM VALUE 0x3

CFG_DTEST1 ADDRESS 0x00B4 RW
CFG_DTEST1 RESET_VALUE 0x00
 CFG_DTEST1 BIT[3:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_PWMOUT_DFT VALUE 0x1
  DTEST1_PFMOUT_DFT VALUE 0x2
  DTEST1_DUTY_FB VALUE 0x3
  DTEST1_SMPS_CLK VALUE 0x4
  DTEST1_BIAS_REQ_FROM_PS VALUE 0x5
  DTEST1_VREG_READY_INT VALUE 0x6
  DTEST1_MODE_FSM_0 VALUE 0x7
  DTEST1_CAL_FB_FLAG_FILT VALUE 0x8
  DTEST1_RPM_WAKE_CTRL VALUE 0x9
  DTEST1_CLK_19P2_REQ_FROM_PS VALUE 0xA
  DTEST1_MP_ACTIVE_PHASE_CNT_FROM_PS_0 VALUE 0xB
  DTEST1_RIF_AND_OCP_PERPH_EN VALUE 0xC
  DTEST1_RPM_CHRG_TO_PS VALUE 0xD
  DTEST1_NPM_LPM_EN VALUE 0xE
  DTEST1_REF_EN VALUE 0xF

CFG_DTEST2 ADDRESS 0x00B5 RW
CFG_DTEST2 RESET_VALUE 0x00
 CFG_DTEST2 BIT[2:0]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_VREG_FAULT_INT VALUE 0x1
  DTEST2_MODE_FSM_1 VALUE 0x2
  DTEST2_NPM_FLAG_PRE VALUE 0x3
  DTEST2_PFM_EXIT_TRIG_FROM_PS VALUE 0x4
  DTEST2_CLK_REQ_STEPPER VALUE 0x5
  DTEST2_MP_ACTIVE_PHASE_CNT_FROM_PS_1 VALUE 0x6
  DTEST2_LOGIC_RB_AND_AVDD_OK VALUE 0x7

CFG_DTEST3 ADDRESS 0x00B6 RW
CFG_DTEST3 RESET_VALUE 0x00
 CFG_DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_VREG_OK_COMP VALUE 0x1
  DTEST3_MODE_FSM_2 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL_ANA VALUE 0x3
  DTEST3_CAL_FB_FLAG_UNFILT VALUE 0x4
  DTEST3_FOLDBACK_FLAG VALUE 0x5
  DTEST3_MP_ACTIVE_PHASE_CNT_FROM_PS_2 VALUE 0x6
  DTEST3_MP_OCP_PERPH_EN_IN VALUE 0x7

CFG_DTEST4 ADDRESS 0x00B7 RW
CFG_DTEST4 RESET_VALUE 0x00
 CFG_DTEST4 BIT[2:0]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_SOFTSTART_DONE VALUE 0x1
  DTEST4_STEPPER_DONE_FLAG VALUE 0x2
  DTEST4_MODE_FSM_3 VALUE 0x3
  DTEST4_MP_NPM_OUT VALUE 0x4
  DTEST4_CLK_19P2_REQ_FSM VALUE 0x5
  DTEST4_MP_ACTIVE_PHASE_CNT_FROM_PS_3 VALUE 0x6
  DTEST4_MP_OCP_PERPH_EN_OUT VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1A
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABL_PRESET_FALSE VALUE 0x0
  ENABL_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_INT_TEST_VAL BIT[1]
  VREG_READY_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_READY_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_FAULT_INT_TEST_VAL BIT[0]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1

CAL_REQUEST ADDRESS 0x00E2 W
CAL_REQUEST RESET_VALUE 0x00
 CAL_REQUEST BIT[7]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1

CAL_EN ADDRESS 0x00E3 W
CAL_EN RESET_VALUE 0x80
 CAL_EN BIT[7]
  CAL_EN_FALSE VALUE 0x0
  CAL_EN_TRUE VALUE 0x1

CAL_CTL_1 ADDRESS 0x00E4 RW
CAL_CTL_1 RESET_VALUE 0xF0
 IDAC_BUF_CAL_EN BIT[7:6]
  IDAC_BUF_CAL_CENTER_CODE VALUE 0x0
  IDAC_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  IDAC_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  IDAC_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 CORR_BUF_CAL_EN BIT[5:4]
  CORR_BUF_CAL_CENTER_CODE VALUE 0x0
  CORR_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  CORR_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  CORR_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 PWM_CAL_EN BIT[3]
  PWM_CAL_CENTER_CODE VALUE 0x0
  PWM_CAL_DIRECTCAL_ENABL VALUE 0x1
 PFM_CAL_EN BIT[2]
  PFM_CAL_CENTER_CODE VALUE 0x0
  PFM_CAL_DIRECTCAL_ENABL VALUE 0x1
 VDIP_CAL_EN BIT[1]
  VDIP_CAL_CENTER_CODE VALUE 0x0
  VDIP_CAL_DIRECTCAL_ENABL VALUE 0x1
 RAMP_CAL_EN BIT[0]
  RAMP_CAL_CENTER_CODE VALUE 0x0
  RAMP_CAL_DIRECTCAL_ENABL VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

MAN_CAL_VAL ADDRESS 0x00E7 RW
MAN_CAL_VAL RESET_VALUE 0x00
 MAN_CAL_VAL BIT[5:0]

IDAC_CAL_VAL ADDRESS 0x00E8 R
IDAC_CAL_VAL RESET_VALUE 0x10
 IDAC_CAL_VAL BIT[4:0]

CORR_CAL_VAL ADDRESS 0x00E9 R
CORR_CAL_VAL RESET_VALUE 0x10
 CORR_CAL_VAL BIT[4:0]

PWM_CAL_VAL ADDRESS 0x00EA R
PWM_CAL_VAL RESET_VALUE 0x10
 PWM_CAL_VAL BIT[4:0]

PFM_CAL_VAL ADDRESS 0x00EB R
PFM_CAL_VAL RESET_VALUE 0x00
 PFM_CAL_VAL BIT[4:0]

VDIP_CAL_VAL ADDRESS 0x00EC R
VDIP_CAL_VAL RESET_VALUE 0x00
 VDIP_CAL_VAL BIT[4:0]

RAMP_CAL_VAL ADDRESS 0x00ED R
RAMP_CAL_VAL RESET_VALUE 0x08
 RAMP_CAL_VAL BIT[3:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 NUM_TRIM BIT[7:0]

PWM_TRIM ADDRESS 0x00F1 RW
PWM_TRIM RESET_VALUE 0x10
 PWM_TRIM BIT[4:0]

PFM_TRIM ADDRESS 0x00F2 RW
PFM_TRIM RESET_VALUE 0x00
 PFM_TRIM BIT[4:0]

VDIP_TRIM ADDRESS 0x00F3 RW
VDIP_TRIM RESET_VALUE 0x00
 VDIP_TRIM BIT[4:0]

RAMP_TRIM ADDRESS 0x00F4 RW
RAMP_TRIM RESET_VALUE 0x08
 RAMP_TRIM BIT[3:0]

S3_PS_BASE BASE 0x00011B00 s3_psaddr 31:0

 s3_ps MODULE OFFSET=S3_PS_BASE+0x00000000 MAX=S3_PS_BASE+0x000000FF APRE=S3_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S3_PS_BASE.S3_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x40
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
 LUT_EN BIT[6]
  LUT_DISABL VALUE 0x0
  LUT_ENABL VALUE 0x1

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x80
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

CL_CTL_1 ADDRESS 0x0060 RW
CL_CTL_1 RESET_VALUE 0x1D
 PWM_CL BIT[4:0]

CL_CTL_2 ADDRESS 0x0061 RW
CL_CTL_2 RESET_VALUE 0x00
 HCPFM_CL BIT[4:0]

CL_CTL_3 ADDRESS 0x0062 RW
CL_CTL_3 RESET_VALUE 0x03
 LPM_CL BIT[4:0]

AUTO_CTL_1 ADDRESS 0x0063 RW
AUTO_CTL_1 RESET_VALUE 0x8A
 LPM_EXIT_CL_CNT BIT[7:5]
  LPM_EXIT_CL_CNT_2 VALUE 0x0
  LPM_EXIT_CL_CNT_4 VALUE 0x1
  LPM_EXIT_CL_CNT_6 VALUE 0x2
  LPM_EXIT_CL_CNT_8 VALUE 0x3
  LPM_EXIT_CL_CNT_12 VALUE 0x4
  LPM_EXIT_CL_CNT_16 VALUE 0x5
  LPM_EXIT_CL_CNT_24 VALUE 0x6
  LPM_EXIT_CL_CNT_32 VALUE 0x7
 LPM_ENTRY_DCM_CNT BIT[4:2]
  LPM_ENTRY_CYCLES_1 VALUE 0x0
  LPM_ENTRY_CYCLES_5 VALUE 0x1
  LPM_ENTRY_CYCLES_9 VALUE 0x2
  LPM_ENTRY_CYCLES_13 VALUE 0x3
  LPM_ENTRY_CYCLES_17 VALUE 0x4
  LPM_ENTRY_CYCLES_21 VALUE 0x5
  LPM_ENTRY_CYCLES_25 VALUE 0x6
  LPM_ENTRY_CYCLES_29 VALUE 0x7
 LPM_ENTRY_DCM_RST BIT[1:0]
  LPM_ENTRY_CYCLES_RST_IN_1 VALUE 0x0
  LPM_ENTRY_CYCLES_RST_IN_2 VALUE 0x1
  LPM_ENTRY_CYCLES_RST_IN_4 VALUE 0x2
  LPM_ENTRY_CYCLES_RST_IN_8 VALUE 0x3

AUTO_CTL_2 ADDRESS 0x0064 RW
AUTO_CTL_2 RESET_VALUE 0x00
 LPM_ENTRY_CL_VAL BIT[7:3]
 LPM_ENTRY_CL_FILT BIT[2:0]
  LPM_ENTRY_CL_FILT_4OF4_WITH_RST VALUE 0x0
  LPM_ENTRY_CL_FILT_8OF8_WITH_RST VALUE 0x1
  LPM_ENTRY_CL_FILT_16OF16_WITH_RST VALUE 0x2
  LPM_ENTRY_CL_FILT_32OF32_WITH_RST VALUE 0x3
  LPM_ENTRY_CL_FILT_4OF4_NO_RST VALUE 0x4
  LPM_ENTRY_CL_FILT_7OF8_NO_RST VALUE 0x5
  LPM_ENTRY_CL_FILT_14OF16_NO_RST VALUE 0x6
  LPM_ENTRY_CL_FILT_28OF32_NO_RST VALUE 0x7

ACTIVITY_DETECT ADDRESS 0x0065 RW
ACTIVITY_DETECT RESET_VALUE 0x09
 ACT_LOW_TIMER BIT[3:2]
  ACT_LO_2_CYC VALUE 0x0
  ACT_LO_4_CYC VALUE 0x1
  ACT_LO_8_CYC VALUE 0x2
  ACT_LO_16_CYC VALUE 0x3
 ACT_HIGH_TIMER BIT[1:0]
  ACT_HI_1_CYC VALUE 0x0
  ACT_HI_2_CYC VALUE 0x1
  ACT_HI_3_CYC VALUE 0x2
  ACT_HI_4_CYC VALUE 0x3

LPM_ADC_VAL ADDRESS 0x0066 RW
LPM_ADC_VAL RESET_VALUE 0x07
 LPM_ENTRY_ADC_VAL BIT[5:0]

LPM_ADC_CTL ADDRESS 0x0067 RW
LPM_ADC_CTL RESET_VALUE 0x02
 LPM_ENTRY_ADC_DIV BIT[1:0]
  LPM_REC_FILT_2 VALUE 0x0
  LPM_REC_FILT_4 VALUE 0x1
  LPM_REC_FILT_8 VALUE 0x2
  LPM_REC_FILT_16 VALUE 0x3

LPM_CFG ADDRESS 0x0068 RW
LPM_CFG RESET_VALUE 0x09
 MPPFM_CL_CFG BIT[4]
  MPPFM_CL_CFG_PFM_CL VALUE 0x0
  MPPFM_CL_CFG_HCPFM_CL VALUE 0x1
 PFM_BIAS_CFG BIT[3]
  PFM_BIAS_LO VALUE 0x0
  PFM_BIAS_HI VALUE 0x1
 LEGACY BIT[2]
  LEGACY_PFM_DISABL VALUE 0x0
  LEGACY_PFM_ENABL VALUE 0x1
 TOFF BIT[1:0]
  TOFF_1X VALUE 0x0
  TOFF_1P5X VALUE 0x1
  TOFF_2X VALUE 0x2
  TOFF_3X VALUE 0x3

FSM_MINON_CFG ADDRESS 0x0070 RW
FSM_MINON_CFG RESET_VALUE 0x1A
 CL_EXTEND_BLANK BIT[4]
  CL_EXTEND_BLANK_DISABLED VALUE 0x0
  CL_EXTEND_BLANK_ENABLED VALUE 0x1
 N_MIN_ON_TIME BIT[3:2]
  NMOS_MIN_ON_TIME_10NS VALUE 0x0
  NMOS_MIN_ON_TIME_20NS VALUE 0x1
  NMOS_MIN_ON_TIME_30NS VALUE 0x2
  NMOS_MIN_ON_TIME_40NS VALUE 0x3
 P_MIN_ON_TIME BIT[1:0]
  PMOS_MIN_ON_TIME_10NS VALUE 0x0
  PMOS_MIN_ON_TIME_20NS VALUE 0x1
  PMOS_MIN_ON_TIME_30NS VALUE 0x2
  PMOS_MIN_ON_TIME_40NS VALUE 0x3

ZX_CAL_CFG ADDRESS 0x0073 RW
ZX_CAL_CFG RESET_VALUE 0x00
 ZX_VOS_NOM BIT[5:0]

NONOVLAP_CFG ADDRESS 0x0074 RW
NONOVLAP_CFG RESET_VALUE 0x15
 ADC_PEAK_SAMPLE BIT[4]
  SAMPLE_AVG_SEL VALUE 0x0
  SAMPLE_PEAK_SEL VALUE 0x1
 NDRV_ON_DEL BIT[3:2]
  NDRV_ON_DEL_0NS VALUE 0x0
  NDRV_ON_DEL_0P5NS VALUE 0x1
  NDRV_ON_DEL_1NS VALUE 0x2
  NDRV_ON_DEL_2NS VALUE 0x3
 PDRV_ON_DEL BIT[1:0]
  PDRV_ON_DEL_0NS VALUE 0x0
  PDRV_ON_DEL_0P5NS VALUE 0x1
  PDRV_ON_DEL_1NS VALUE 0x2
  PDRV_ON_DEL_2NS VALUE 0x3

ADC_FRONT_CFG ADDRESS 0x0075 RW
ADC_FRONT_CFG RESET_VALUE 0x3F
 REP_FILT_CFG BIT[5:3]
 ADC_FILT_CFG BIT[2:0]

P0_LUT_IN ADDRESS 0x0078 R
P0_LUT_IN RESET_VALUE 0xXX
 P0_LUT_IN BIT[5:0]

MPH_STROBE ADDRESS 0x0079 RW
MPH_STROBE RESET_VALUE 0x00
 MPH_STROBE BIT[0]

LUT_OUT ADDRESS 0x007A R
LUT_OUT RESET_VALUE 0xXX
 LUT_OUT BIT[5:0]

ADC_OUT ADDRESS 0x007B R
ADC_OUT RESET_VALUE 0xXX
 ADC_OUT BIT[6:0]

ADC_FRC ADDRESS 0x007C RW
ADC_FRC RESET_VALUE 0x00
 ADC_FRC_EN BIT[7]
  DAC_FRC_DISABL VALUE 0x0
  DAC_FRC_ENABL VALUE 0x1
 ADC_FRC_DATA BIT[5:0]

MP_CORR_DFT ADDRESS 0x007D RW
MP_CORR_DFT RESET_VALUE 0x00
 CORR_FRC BIT[1:0]
  CORR_FRC_NORMAL VALUE 0x0
  CORR_FRC_CHECKER1 VALUE 0x1
  CORR_FRC_CHECKER2 VALUE 0x2

DAC_DATA ADDRESS 0x007E R
DAC_DATA RESET_VALUE 0xXX
 DAC_DATA BIT[5:0]

DAC_FRC ADDRESS 0x007F RW
DAC_FRC RESET_VALUE 0x00
 DAC_FRC_EN BIT[7]
  ADC_FRC_DISABL VALUE 0x0
  ADC_FRC_ENABL VALUE 0x1
 DAC_FRC_DATA BIT[6:0]

LUT_DAC_PT_0 ADDRESS 0x0080 RW
LUT_DAC_PT_0 RESET_VALUE 0x12
 DAC_PT_0 BIT[5:0]

LUT_DAC_PT_1 ADDRESS 0x0081 RW
LUT_DAC_PT_1 RESET_VALUE 0x12
 DAC_PT_1 BIT[5:0]

LUT_DAC_PT_2 ADDRESS 0x0082 RW
LUT_DAC_PT_2 RESET_VALUE 0x0C
 DAC_PT_2 BIT[5:0]

LUT_DAC_PT_3 ADDRESS 0x0083 RW
LUT_DAC_PT_3 RESET_VALUE 0x3F
 DAC_PT_3 BIT[5:0]

LUT_ADC_PT_1 ADDRESS 0x0087 RW
LUT_ADC_PT_1 RESET_VALUE 0x09
 ADC_PT_1 BIT[5:0]

LUT_ADC_PT_2 ADDRESS 0x0088 RW
LUT_ADC_PT_2 RESET_VALUE 0x0A
 ADC_PT_2 BIT[5:0]

LUT_ADC_PT_3 ADDRESS 0x0089 RW
LUT_ADC_PT_3 RESET_VALUE 0x3F
 ADC_PT_3 BIT[5:0]

LUT_SLOPE_HI_0 ADDRESS 0x008C RW
LUT_SLOPE_HI_0 RESET_VALUE 0x00
 SLOPE_HI_0 BIT[6:0]

LUT_SLOPE_LO_0 ADDRESS 0x008D RW
LUT_SLOPE_LO_0 RESET_VALUE 0x00
 SLOPE_LO_0 BIT[5:0]

LUT_SLOPE_HI_1 ADDRESS 0x008E RW
LUT_SLOPE_HI_1 RESET_VALUE 0x46
 SLOPE_HI_1 BIT[6:0]

LUT_SLOPE_LO_1 ADDRESS 0x008F RW
LUT_SLOPE_LO_1 RESET_VALUE 0x00
 SLOPE_LO_1 BIT[5:0]

LUT_SLOPE_HI_2 ADDRESS 0x0090 RW
LUT_SLOPE_HI_2 RESET_VALUE 0x00
 SLOPE_HI_2 BIT[6:0]

LUT_SLOPE_LO_2 ADDRESS 0x0091 RW
LUT_SLOPE_LO_2 RESET_VALUE 0x3D
 SLOPE_LO_2 BIT[5:0]

MPHASE_PI_CFG1 ADDRESS 0x0096 RW
MPHASE_PI_CFG1 RESET_VALUE 0x67
 A_COEFFICIENT BIT[7:0]

MPHASE_PI_CFG4 ADDRESS 0x0097 RW
MPHASE_PI_CFG4 RESET_VALUE 0x64
 B_COEFFICIENT BIT[7:0]

MPHASE_PHASE_CNT ADDRESS 0x0098 RW
MPHASE_PHASE_CNT RESET_VALUE 0x06
 PHASE_CNT_FILT_NPM BIT[3:2]
  PH_CNT_FILT_NPM_2P5US VALUE 0x0
  PH_CNT_FILT_NPM_10US VALUE 0x1
  PH_CNT_FILT_NPM_40US VALUE 0x2
  PH_CNT_FILT_NPM_160US VALUE 0x3
 PHASE_CNT_FILT_LPM BIT[1:0]
  PH_CNT_FILT_LPM_2P5US VALUE 0x0
  PH_CNT_FILT_LPM_10US VALUE 0x1
  PH_CNT_FILT_LPM_40US VALUE 0x2
  PH_CNT_FILT_LPM_160US VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A8 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 FRC_CLL BIT[6]
  FRC_CLL_FALSE VALUE 0x0
  FRC_CLL_TRUE VALUE 0x1
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
  NLIM_TIMER_MASK_PULSE_EN_DO_NOT_MASK_TOFF_TIMER VALUE 0x0
  NLIM_TIMER_MASK_PULSE_EN_MASK_TOFF_TIMER_UPON_LPM_EXIT_TRIGGER VALUE 0x1
 ADAPT_ZX_EN BIT[4]
  ADAPT_ZX_DISABL VALUE 0x0
  ADAPT_ZX_ENABL VALUE 0x1
 CL_CFG BIT[3:2]
  CL_COMP_DISABL VALUE 0x0
  CL_COMP_ENABL VALUE 0x1
  CL_COMP_ENABL_FRC_LO VALUE 0x2
  CL_COMP_ENABL_FRC_HI VALUE 0x3
 ZX_CFG BIT[1:0]
  ZX_COMP_ENABL_ONLY_FOR_PWM_LPM_BURSTS_WARMUP VALUE 0x0
  ZX_COMP_ENABL VALUE 0x1
  ZX_COMP_ENABL_FRC_LO VALUE 0x2
  ZX_COMP_ENABL_FRC_HI VALUE 0x3

EN_OPTIONS_DFT_2 ADDRESS 0x00A9 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 PFM_ENTRY_DCM_EN BIT[6]
  PFM_ENTRY_DCM_DISABL VALUE 0x0
  PFM_ENTRY_DCM_ENABL VALUE 0x1
 PFM_EXIT_CL_EN BIT[5]
  PFM_EXIT_CL_DISABL VALUE 0x0
  PFM_EXIT_CL_ENABL VALUE 0x1
 ADC_DACTOP_ISRC_CFG BIT[4]
  DACTOP_ISRC_DISABL VALUE 0x0
  DACTOP_ISRC_ENABL VALUE 0x1
 ADC_DACMID_BUF_TRI BIT[3]
  DACMID_BUF_NORM VALUE 0x0
  DACMID_BUF_TRI VALUE 0x1
 ADC_SAMPLE_BUF_TRI BIT[2]
  SAMPLE_BUF_NORM VALUE 0x0
  SAMPLE_BUF_TRI VALUE 0x1
 ADC_DAC2COMP_SW_EN BIT[1]
  DAC2COMP_SW_OPEN VALUE 0x0
  DAC2COMP_SW_NORM VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AA RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x20
 SPARE_OUT BIT[7]
  SPARE_OUT_UNSYNCED_VERSION VALUE 0x0
  SPARE_OUT_SYNCED_VERSION VALUE 0x1
 EN7_MPPFM_STATE_CFG BIT[6]
  EN7_MPPFM_STATE_CFG_FALSE VALUE 0x0
  EN7_MPPFM_STATE_CFG_TRUE VALUE 0x1
 FOLDBACK_CFG BIT[5:4]
  FOLDBACK_CFG_FORCE_0 VALUE 0x0
  FOLDBACK_CFG_FORCE_ONE VALUE 0x1
  FOLDBACK_CFG_NORMAL VALUE 0x2
  FOLDBACK_CFG_FORCE_1 VALUE 0x3

ZX_ADAPT_CTL ADDRESS 0x00AB RW
ZX_ADAPT_CTL RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
  ZX_SAMPLE_DELAY_TIME_UNIT_ILLEGAL VALUE 0x0
  ZX_SAMPLE_DELAY_TIME_UNIT_10NS VALUE 0x1
  ZX_SAMPLE_DELAY_TIME_UNIT_20NS VALUE 0x2
  ZX_SAMPLE_DELAY_TIME_UNIT_30NS VALUE 0x3
 ZX_UP_CYCLES BIT[3:2]
  ZX_UP_CYCLES_4 VALUE 0x0
  ZX_UP_CYCLES_12 VALUE 0x1
  ZX_UP_CYCLES_20 VALUE 0x2
  ZX_UP_CYCLES_28 VALUE 0x3
 ZX_DOWN_CYCLES BIT[1:0]
  ZX_DOWN_CYCLES_4 VALUE 0x0
  ZX_DOWN_CYCLES_12 VALUE 0x1
  ZX_DOWN_CYCLES_20 VALUE 0x2
  ZX_DOWN_CYCLES_28 VALUE 0x3

ZX_ADAPT_VAL ADDRESS 0x00AC R
ZX_ADAPT_VAL RESET_VALUE 0x00
 ZX_ADAPT_VAL BIT[5:0]

ADC_CLK_CTL ADDRESS 0x00AD RW
ADC_CLK_CTL RESET_VALUE 0x03
 ADC_PULSE_SKIP_CLK_EN BIT[1]
  ADC_PULS_SKIP_CLK_DISABL VALUE 0x0
  ADC_PULS_SKIP_CLK_ENABL VALUE 0x1
 ADC_CLK_SEL BIT[0]
  ADC_SEL_19P2 VALUE 0x0
  ADC_SEL_38P4 VALUE 0x1

ATEST12 ADDRESS 0x00B0 RW
ATEST12 RESET_VALUE 0x00
 ATEST2 BIT[3:2]
  ATEST2_NORMAL_OP VALUE 0x0
  ATEST2_ADC_DACTOP VALUE 0x1
  ATEST2_REPL_CL_SNS VALUE 0x2
  ATEST2_VSW_CL_SNS VALUE 0x3
 ATEST1 BIT[1:0]
  ATEST1_NORMAL_OP VALUE 0x0
  ATEST1_ADC_DACOUT VALUE 0x1
  ATEST1_REPL_CL_FRC VALUE 0x2
  ATEST1_VDDIN_CL_SNS VALUE 0x3

ATEST34 ADDRESS 0x00B1 RW
ATEST34 RESET_VALUE 0x00
 ATEST4 BIT[3:2]
  ATEST4_NORMAL_OP VALUE 0x0
  ATEST4_PGND VALUE 0x1
  ATEST4_VDDIN VALUE 0x2
  ATEST4_REP2_CL_SNS VALUE 0x3
 ATEST3 BIT[1:0]
  ATEST3_NORMAL_OP VALUE 0x0
  ATEST3_REP2_CL_FRC VALUE 0x1
  ATEST3_ADC_COMP_PLUS VALUE 0x2
  ATEST3_VSW VALUE 0x3

DTEST12 ADDRESS 0x00B2 RW
DTEST12 RESET_VALUE 0x00
 DTEST2 BIT[6:4]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_DTEST_ADC_2 VALUE 0x1
  DTEST2_ZX_COMP_OUTPUT VALUE 0x2
  DTEST2_CLK_19P2_DTEST VALUE 0x3
  DTEST2_MP_ACTIVE_PHASE_CNT_OUT_1 VALUE 0x4
  DTEST2_MP_NPM_REQ_TO_CTRL VALUE 0x5
  DTEST2_ADC_DATA_VALID VALUE 0x6
  DTEST2_LUT_DATA_STREAM VALUE 0x7
 DTEST1 BIT[2:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_DTEST_ADC_1 VALUE 0x1
  DTEST1_CL_COMP_OUTPUT VALUE 0x2
  DTEST1_PFM_ENTRY_TRIG_TO_CTRL VALUE 0x3
  DTEST1_MP_ACTIVE_PHASE_CNT_OUT_0 VALUE 0x4
  DTEST1_LUT_DATA_VALID VALUE 0x5
  DTEST1_ADC_DATA_STREAM VALUE 0x6
  DTEST1_ACTIVITY_FLAG VALUE 0x7

DTEST43 ADDRESS 0x00B3 RW
DTEST43 RESET_VALUE 0x00
 DTEST4 BIT[6:4]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_ADC_DTEST_SELECT_0 VALUE 0x1
  DTEST4_ADC_DTEST_SELECT_1 VALUE 0x2
  DTEST4_ADC_DTEST_SELECT_2 VALUE 0x3
  DTEST4_MP_ACTIVE_PHASE_CNT_OUT_3 VALUE 0x4
  DTEST4_CLL_FLAG VALUE 0x5
  DTEST4_DAC_DATA_STREAM VALUE 0x6
  DTEST4_REC_AVERAGE_STREAM VALUE 0x7
 DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_DTEST_ADC_3 VALUE 0x1
  DTEST3_DTEST_ADC_4 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL VALUE 0x3
  DTEST3_MP_ACTIVE_PHASE_CNT_OUT_2 VALUE 0x4
  DTEST3_DAC_DATA_VALID VALUE 0x5
  DTEST3_PHASE_ERR_STREAM VALUE 0x6
  DTEST3_CAL_FB_TO_CTRL VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1A
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

REPLICA_CFG ADDRESS 0x00E5 RW
REPLICA_CFG RESET_VALUE 0x09
 ADC_REP2_FET_FRC BIT[5]
  ADC_REP2_FET_FRC_FALSE VALUE 0x0
  ADC_REP2_FET_FRC_TRUE VALUE 0x1
 CL_COMP_MUX BIT[4]
  CL_COMP_MUX_DISABL VALUE 0x0
  CL_COMP_MUX_ENABL VALUE 0x1
 CL_REP_CURR_EN BIT[3]
  CL_REP_CURR_EN_DISABL VALUE 0x0
  CL_REP_CURR_EN_ENABL VALUE 0x1
 CL_REP2_FET_FRC BIT[2]
  CL_REP2_FET_FRC_DISABL VALUE 0x0
  CL_REP2_FET_FRC_ENABL VALUE 0x1
 REP_FET_FRC BIT[1]
  CL_REP_FET_FRC_DISABL VALUE 0x0
  CL_REP_FET_FRC_ENABL VALUE 0x1
 ADC_REP_CURR_EN BIT[0]
  ADC_REP_CURRENT_EN_FALSE VALUE 0x0
  ADC_REP_CURRENT_EN_TRUE VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

IADC_CAL_THRESHOLD ADDRESS 0x00E7 RW
IADC_CAL_THRESHOLD RESET_VALUE 0x00
 IADC_CAL_THRESHOLD BIT[5:0]

DACMID_BUF_CAL_VAL ADDRESS 0x00E8 R
DACMID_BUF_CAL_VAL RESET_VALUE 0x00
 DACMID_BUF_CAL_VAL BIT[4:0]

SAMPLE_OFFSET_CAL_VAL ADDRESS 0x00E9 R
SAMPLE_OFFSET_CAL_VAL RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_VAL BIT[4:0]

REPLICA_CAL_VAL ADDRESS 0x00EA R
REPLICA_CAL_VAL RESET_VALUE 0x00
 REPLICA_CAL_VAL BIT[3:0]

ZX_CAL_VAL ADDRESS 0x00EB R
ZX_CAL_VAL RESET_VALUE 0x00
 ZX_CAL_VAL BIT[5:0]

CL_GAIN_CAL_VAL ADDRESS 0x00EC R
CL_GAIN_CAL_VAL RESET_VALUE 0x00
 CL_GAIN_CAL_VAL BIT[5:0]

CL_OFFSET_VAL ADDRESS 0x00ED R
CL_OFFSET_VAL RESET_VALUE 0x00
 CL_OFFSET_CAL_VAL BIT[2:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
 NUM_TRIM BIT[7:0]

ZX_TRIM ADDRESS 0x00F1 RW
ZX_TRIM RESET_VALUE 0x00
 ZX_TRIM BIT[5:0]

CL_GAIN_TRIM ADDRESS 0x00F2 RW
CL_GAIN_TRIM RESET_VALUE 0x00
 CL_GAIN_TRIM BIT[5:0]

CL_OFFSET_TRIM ADDRESS 0x00F3 RW
CL_OFFSET_TRIM RESET_VALUE 0x04
 CL_OFFSET_TRIM BIT[2:0]

REPLICA_TRIM ADDRESS 0x00F4 RW
REPLICA_TRIM RESET_VALUE 0x00
 REPLICA_TRIM BIT[3:0]

SAMPLE_OFFSET_TRIM ADDRESS 0x00F5 RW
SAMPLE_OFFSET_TRIM RESET_VALUE 0x00
 SAMPLE_OFFSET_TRIM BIT[4:0]

S3_FREQ_BASE BASE 0x00011C00 s3_freqaddr 31:0

 s3_freq MODULE OFFSET=S3_FREQ_BASE+0x00000000 MAX=S3_FREQ_BASE+0x000000FF APRE=S3_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S3_FREQ_BASE.S3_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x04
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1A
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

S4_CTRL_BASE BASE 0x00011D00 s4_ctrladdr 31:0

 s4_ctrl MODULE OFFSET=S4_CTRL_BASE+0x00000000 MAX=S4_CTRL_BASE+0x000000FF APRE=S4_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S4_CTRL_BASE.S4_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0x00
 VREG_READY BIT[7]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_ERROR BIT[6]
  VREG_ERR_FALSE VALUE 0x0
  VREG_ERR_TRUE VALUE 0x1
 VREG_OCP BIT[5]
  VREG_OCP_FALSE VALUE 0x0
  VREG_OCP_TRUE VALUE 0x1
 NPM_TRUE BIT[4]
  NPM_VREGOK_FALSE VALUE 0x0
  NPM_VREGOK_TRUE VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0x00
 DACMID_BUF_CAL_FAULT BIT[7]
  DACMID_BUF_CAL_FAULT_FALSE VALUE 0x0
  DACMID_BUF_CAL_FAULT_TRUE VALUE 0x1
 SAMPLE_OFFSET_CAL_FAULT BIT[6]
  SAMPLE_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  SAMPLE_OFFSET_CAL_FAULT_TRUE VALUE 0x1
 REPLICA_CAL_FAULT BIT[5]
  REPLICA_CAL_FAULT_FALSE VALUE 0x0
  REPLICA_CAL_FAULT_TRUE VALUE 0x1
 ZX_CAL_FAULT BIT[4]
  ZX_CAL_FAULT_FALSE VALUE 0x0
  ZX_CAL_FAULT_TRUE VALUE 0x1
 CL_GAIN_CAL_FAULT BIT[3]
  CL_GAIN_CAL_FAULT_FALSE VALUE 0x0
  CL_GAIN_CAL_FAULT_TRUE VALUE 0x1
 CL_OFFSET_CAL_FAULT BIT[2]
  CL_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  CL_OFFSET_CAL_FAULT_TRUE VALUE 0x1

STATUS_3 ADDRESS 0x000A R
STATUS_3 RESET_VALUE 0x00
 IDAC_CAL_FAULT BIT[7]
  IDAC_CAL_FAULT_FALSE VALUE 0x0
  IDAC_CAL_FAULT_TRUE VALUE 0x1
 CORR_CAL_FAULT BIT[6]
  CORR_CAL_FAULT_FALSE VALUE 0x0
  CORR_CAL_FAULT_TRUE VALUE 0x1
 PWM_CAL_FAULT BIT[5]
  PWM_CAL_FAULT_FALSE VALUE 0x0
  PWM_CAL_FAULT_TRUE VALUE 0x1
 PFM_CAL_FAULT BIT[4]
  PFM_CAL_FAULT_FALSE VALUE 0x0
  PFM_CAL_FAULT_TRUE VALUE 0x1
 VDIP_CAL_FAULT BIT[3]
  VDIP_CAL_FAULT_FALSE VALUE 0x0
  VDIP_CAL_FAULT_TRUE VALUE 0x1
 RAMP_CAL_FAULT BIT[2]
  RAMP_CAL_FAULT_FALSE VALUE 0x0
  RAMP_CAL_FAULT_TRUE VALUE 0x1
 COMP_STATE BIT[1]
  COMP_STATE_FALSE VALUE 0x0
  COMP_STATE_TRUE VALUE 0x1
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

STATUS_4 ADDRESS 0x000B R
STATUS_4 RESET_VALUE 0x00
 MODE_FSM_3 BIT[3]
  MODE_FSM_3_IS_0 VALUE 0x0
  MODE_FSM_3_IS_1 VALUE 0x1
 MODE_FSM_2 BIT[2]
  MODE_FSM_2_IS_0 VALUE 0x0
  MODE_FSM_2_IS_1 VALUE 0x1
 MODE_FSM_1 BIT[1]
  MODE_FSM_1_IS_0 VALUE 0x0
  MODE_FSM_1_IS_1 VALUE 0x1
 MODE_FSM_0 BIT[0]
  MODE_FSM_0_IS_0 VALUE 0x0
  MODE_FSM_0_IS_1 VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  VREG_FAULT_FALSE VALUE 0x0
  VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x68
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MPPFM_VOFFSET ADDRESS 0x0044 RW
MPPFM_VOFFSET RESET_VALUE 0x02
 MPPFM_VOFFSET BIT[2:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  MP_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MP_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MP_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MP_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MP_FORCED_RETENTION VALUE 0x4
  MP_FORCED_LPM VALUE 0x5
  MP_AUTO_MODE VALUE 0x6
  MP_FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  FTS_DISABL VALUE 0x0
  FTS_ENABL VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 FOLLOW_AWAKE_CFG BIT[7]
  FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
  FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN2_CFG BIT[6]
  FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN1_CFG BIT[5]
  FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN0_CFG BIT[4]
  FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HWEN2 BIT[2]
  EN_FOLLOW_HWEN2_FALSE VALUE 0x0
  EN_FOLLOW_HWEN2_TRUE VALUE 0x1
 EN_FOLLOW_HWEN1 BIT[1]
  EN_FOLLOW_HWEN1_FALSE VALUE 0x0
  EN_FOLLOW_HWEN1_TRUE VALUE 0x1
 EN_FOLLOW_HWEN0 BIT[0]
  EN_FOLLOW_HWEN0_FALSE VALUE 0x0
  EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x88
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
  SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
 WEAK_PD_PFM BIT[5]
  WEAK_PD_DISABL_IN_PFM VALUE 0x0
  WEAK_PD_ENABL_IN_PFM VALUE 0x1
 WEAK_PD_PWM BIT[4]
  WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
  WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  MS_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MS_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MS_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MS_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MS_FORCED_RETENTION VALUE 0x4
  MS_FORCED_LPM VALUE 0x5
  MS_AUTO_MODE VALUE 0x6
  MS_FORCED_NPM_7 VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x54
 SLP_CYCLES_P1 BIT[7:4]
  SLP_CYCLES_P1_0 VALUE 0x0
  SLP_CYCLES_P1_1 VALUE 0x1
  SLP_CYCLES_P1_2 VALUE 0x2
  SLP_CYCLES_P1_3 VALUE 0x3
  SLP_CYCLES_P1_4 VALUE 0x4
  SLP_CYCLES_P1_5 VALUE 0x5
  SLP_CYCLES_P1_6 VALUE 0x6
  SLP_CYCLES_P1_7 VALUE 0x7
  SLP_CYCLES_P1_8 VALUE 0x8
  SLP_CYCLES_P1_9 VALUE 0x9
  SLP_CYCLES_P1_10 VALUE 0xA
  SLP_CYCLES_P1_11 VALUE 0xB
  SLP_CYCLES_P1_12 VALUE 0xC
  SLP_CYCLES_P1_13 VALUE 0xD
  SLP_CYCLES_P1_14 VALUE 0xE
  SLP_CYCLES_P1_15 VALUE 0xF
 SLP_CYCLES_M1 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_CTL2 ADDRESS 0x004B RW
RETENTION_CTL2 RESET_VALUE 0x82
 SLP_CYCLES_X2 BIT[7:4]
  SLP_CYCLES_X2_0 VALUE 0x0
  SLP_CYCLES_X2_1 VALUE 0x1
  SLP_CYCLES_X2_2 VALUE 0x2
  SLP_CYCLES_X2_3 VALUE 0x3
  SLP_CYCLES_X2_4 VALUE 0x4
  SLP_CYCLES_X2_5 VALUE 0x5
  SLP_CYCLES_X2_6 VALUE 0x6
  SLP_CYCLES_X2_7 VALUE 0x7
  SLP_CYCLES_X2_8 VALUE 0x8
  SLP_CYCLES_X2_9 VALUE 0x9
  SLP_CYCLES_X2_10 VALUE 0xA
  SLP_CYCLES_X2_11 VALUE 0xB
  SLP_CYCLES_X2_12 VALUE 0xC
  SLP_CYCLES_X2_13 VALUE 0xD
  SLP_CYCLES_X2_14 VALUE 0xE
  SLP_CYCLES_X2_15 VALUE 0xF
 SLP_CYCLES_DIV2 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_STS1 ADDRESS 0x004C R
RETENTION_STS1 RESET_VALUE 0x01
 SLP_PERIOD BIT[7:0]

RETENTION_STS2 ADDRESS 0x004D R
RETENTION_STS2 RESET_VALUE 0x00
 SLP_COUNT BIT[7:0]

RETENTION_STS3 ADDRESS 0x004E R
RETENTION_STS3 RESET_VALUE 0x00
 SLP_CYCLES BIT[3:0]

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x80
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x01
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x81
 SS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 SS_STEPPER_DELAY BIT[1:0]
  STEPPER_SS_2_CLK_CYCLES VALUE 0x0
  STEPPER_SS_4_CLK_CYCLES VALUE 0x1
  STEPPER_SS_8_CLK_CYCLES VALUE 0x2
  STEPPER_SS_16_CLK_CYCLES VALUE 0x3

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x81
 VS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 VS_STEPPER_DELAY BIT[1:0]
  STEPPER_VS_2_CLK_CYCLES VALUE 0x0
  STEPPER_VS_4_CLK_CYCLES VALUE 0x1
  STEPPER_VS_8_CLK_CYCLES VALUE 0x2
  STEPPER_VS_16_CLK_CYCLES VALUE 0x3

CORR_CFG ADDRESS 0x0062 RW
CORR_CFG RESET_VALUE 0x60
 CORR_MAG_CFG BIT[6:4]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7
 CORR_FILT_CFG BIT[3:0]
  DC_ERROR_CORR_LPF_60KHZ VALUE 0x0
  DC_ERROR_CORR_LPF_75KHZ VALUE 0x1
  DC_ERROR_CORR_LPF_95KHZ VALUE 0x3
  DC_ERROR_CORR_LPF_115KHZ VALUE 0x7
  DC_ERROR_CORR_LPF_130KHZ VALUE 0xF

RAMP_CFG ADDRESS 0x0063 RW
RAMP_CFG RESET_VALUE 0x09
 BPLP2_EN BIT[3]
  BPLP2_DISABL VALUE 0x0
  BPLP2_ENABL_SECOND_ORDER_COMPENS VALUE 0x1
 RAMP_CFG BIT[2:0]
  RAMP_CFG_20MV VALUE 0x0
  RAMP_CFG_30MV VALUE 0x1
  RAMP_CFG_40MV VALUE 0x2
  RAMP_CFG_50MV VALUE 0x3
  RAMP_CFG_60MV VALUE 0x4
  RAMP_CFG_70MV VALUE 0x5
  RAMP_CFG_80MV VALUE 0x6
  RAMP_CFG_90MV VALUE 0x7

COMPENS_CFG ADDRESS 0x0064 RW
COMPENS_CFG RESET_VALUE 0xC0
 BPHP_CFG BIT[7:6]
  BP_HPF_10KHZ VALUE 0x0
  BP_HPF_20KHZ VALUE 0x1
  BP_HPF_40KHZ VALUE 0x2
  BP_HPF_80KHZ VALUE 0x3
 BPLP_CFG BIT[5:3]
  BP_LPF_100KHZ VALUE 0x0
  BP_LPF_280KHZ VALUE 0x1
  BP_LPF_460KHZ VALUE 0x2
  BP_LPF_640KHZ VALUE 0x3
  BP_LPF_780KHZ VALUE 0x4
  BP_LPF_990KHZ VALUE 0x5
  BP_LPF_1130KHZ VALUE 0x6
  BP_LPF_1340KHZ VALUE 0x7
 BPLP2_CFG BIT[2:0]
  BP_LPF2_100KHZ VALUE 0x0
  BP_LPF2_280KHZ VALUE 0x1
  BP_LPF2_460KHZ VALUE 0x2
  BP_LPF2_640KHZ VALUE 0x3
  BP_LPF2_780KHZ VALUE 0x4
  BP_LPF2_990KHZ VALUE 0x5
  BP_LPF2_1130KHZ VALUE 0x6
  BP_LPF2_1340KHZ VALUE 0x7

CFG_VREG_MON ADDRESS 0x0065 RW
CFG_VREG_MON RESET_VALUE 0x00
 VREG_MON_CFG BIT[0]
  VREG_MON_BURST_ENABL VALUE 0x0
  VREG_MON_ALWAYS_ENABL VALUE 0x1

CFG_VREG_OCP ADDRESS 0x0066 RW
CFG_VREG_OCP RESET_VALUE 0x48
 OCP_LATCH_EN BIT[6]
  OCP_LATCH_EN_FALSE VALUE 0x0
  OCP_LATCH_EN_TRUE VALUE 0x1
 WAIT_OCP_TIMER BIT[4:3]
  WAIT_OCP_TIMER_320US VALUE 0x0
  WAIT_OCP_TIMER_640US VALUE 0x1
  WAIT_OCP_TIMER_1280_US VALUE 0x2
  WAIT_OCP_TIMER_1280US VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
  OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
 OCP_STATUS_CLEAR BIT[1]
  OCP_STATUS_CLEAR_FALSE VALUE 0x0
  OCP_STATUS_CLEAR_TRUE VALUE 0x1

CFG_PFM_COMP ADDRESS 0x0067 RW
CFG_PFM_COMP RESET_VALUE 0x06
 HCPFM_HYS BIT[3:2]
  HCPFM_COMPARATOR_HYSTERESIS_0MV VALUE 0x0
  HCPFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x1
  HCPFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x2
  HCPFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x3
 PFM_HYS BIT[1:0]
  PFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x0
  PFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x1
  PFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x2
  PFM_COMPARATOR_HYSTERESIS_40MV VALUE 0x3

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x74
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
 ULS_VSET_UB BIT[3:0]

FB_FILT_CFG ADDRESS 0x006F RW
FB_FILT_CFG RESET_VALUE 0x3B
 FB_GAIN BIT[5]
  FB_GAIN_X2 VALUE 0x0
  FB_GAIN_X1 VALUE 0x1
 IDAC_RANGE BIT[4:3]
  IDAC_RANGE_08MV_1P00UA VALUE 0x0
  IDAC_RANGE_12MV_1P50UA VALUE 0x1
  IDAC_RANGE_14MV_1P75UA VALUE 0x2
  IDAC_RANGE_16MV_2P00UA VALUE 0x3
 FB_RANGE BIT[2]
  FB_RANGE_NORMAL_OP_NO_FDBK_DIV VALUE 0x0
  FB_RANGE_PROTECT_OP_RES_FDBK_DIV VALUE 0x1
 PWM_ITAIL_CFG BIT[1:0]
  PWM_COMP_TAIL_CURRENT_2UA VALUE 0x0
  PWM_COMP_TAIL_CURRENT_4UA VALUE 0x1
  PWM_COMP_TAIL_CURRENT_10UA VALUE 0x2
  PWM_COMP_TAIL_CURRENT_20UA VALUE 0x3

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_0_LFRC_DIV2 VALUE 0x0
  READY_DEB_1_LFRC_DIV4 VALUE 0x1
  READY_DEB_2_LFRC_DIV8 VALUE 0x2
  READY_DEB_3_LFRC_DIV16 VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
  ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
  ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
  ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

VDIP_CFG ADDRESS 0x0071 RW
VDIP_CFG RESET_VALUE 0x05
 VDIP_CFG BIT[3:2]
  VDIP_DISABLED VALUE 0x0
  VDIP_BURST_ENABLED VALUE 0x1
  VDIP_ENABLED1 VALUE 0x2
  VDIP_ENABLED2 VALUE 0x3
 VDIP_THRESH BIT[1:0]
  VDIP_THRESH_5MV VALUE 0x0
  VDIP_THRESH_10MV VALUE 0x1
  VDIP_THRESH_15MV VALUE 0x2
  VDIP_THRESH_20MV VALUE 0x3

MPH_STROBE_SHADOW ADDRESS 0x0079 W
MPH_STROBE_SHADOW RESET_VALUE 0x00
 MPH_STROBE BIT[0]

MODE_FSM_MASK ADDRESS 0x00A0 RW
MODE_FSM_MASK RESET_VALUE 0x00
 MODE_FSM_MASK_EN BIT[7]
  MODE_FSM_MASK_EN_0 VALUE 0x0
  MODE_FSM_MASK_EN_1 VALUE 0x1
 MODE_FSM_MASK_VALUE BIT[3:0]
  MODE_FSM_FORCE_OFF VALUE 0x0
  MODE_FSM_FORCE_SS1 VALUE 0x1
  MODE_FSM_FORCE_INITWARM1 VALUE 0x2
  MODE_FSM_FORCE_INITWARM2 VALUE 0x3
  MODE_FSM_FORCE_SS2 VALUE 0x4
  MODE_FSM_FORCE_PWM VALUE 0x5
  MODE_FSM_FORCE_PFM VALUE 0x6
  MODE_FSM_FORCE_HCPFM1 VALUE 0x7
  MODE_FSM_FORCE_HCPFM2 VALUE 0x8
  MODE_FSM_FORCE_MPOFF VALUE 0x9
  MODE_FSM_FORCE_MPWARM1 VALUE 0xA
  MODE_FSM_FORCE_MPWARM2 VALUE 0xB
  MODE_FSM_FORCE_PWMWAIT VALUE 0xC
  MODE_FSM_FORCE_MPPFM VALUE 0xD
  MODE_FSM_FORCE_RPM VALUE 0xE
  MODE_FSM_FORCE_RPMWAIT VALUE 0xF

MODE_FSM_WAITS_1 ADDRESS 0x00A1 RW
MODE_FSM_WAITS_1 RESET_VALUE 0x8D
 TIMER_T3 BIT[7:6]
  TIMER_T3_5US VALUE 0x0
  TIMER_T3_10US VALUE 0x1
  TIMER_T3_20US VALUE 0x2
  TIMER_T3_30US VALUE 0x3
 TIMER_T2 BIT[5:4]
  TIMER_T2_5US VALUE 0x0
  TIMER_T2_10US VALUE 0x1
  TIMER_T2_20US VALUE 0x2
  TIMER_T2_30US VALUE 0x3
 TIMER_T1 BIT[3:2]
  TIMER_T1_5US VALUE 0x0
  TIMER_T1_10US VALUE 0x1
  TIMER_T1_20US VALUE 0x2
  TIMER_T1_30US VALUE 0x3
 TIMER_T0 BIT[1:0]
  TIMER_T0_5US VALUE 0x0
  TIMER_T0_10US VALUE 0x1
  TIMER_T0_20US VALUE 0x2
  TIMER_T0_30US VALUE 0x3

MODE_FSM_WAIT_2 ADDRESS 0x00A2 RW
MODE_FSM_WAIT_2 RESET_VALUE 0x85
 SS_CL_THRESH BIT[7:6]
  SS_CL_THRESH_0MV VALUE 0x0
  SS_CL_THRESH_32MV VALUE 0x1
  SS_CL_THRESH_64MV VALUE 0x2
  SS_CL_THRESH_96MV VALUE 0x3
 TIMER_T5 BIT[3:2]
  TIMER_T5_5US VALUE 0x0
  TIMER_T5_10US VALUE 0x1
  TIMER_T5_20US VALUE 0x2
  TIMER_T5_30US VALUE 0x3
 TIMER_T4 BIT[1:0]
  TIMER_T4_20US VALUE 0x0
  TIMER_T4_40US VALUE 0x1
  TIMER_T4_80US VALUE 0x2
  TIMER_T4_160US VALUE 0x3

GATE_DRV_MUX ADDRESS 0x00A3 RW
GATE_DRV_MUX RESET_VALUE 0x00
 GATE_DRV_MUX1 BIT[3]
  GATE_DRV_MUX1_NORMAL_MODE VALUE 0x0
  GATE_DRV_MUX1_DET_BY_MUX2 VALUE 0x1
 GATE_DRV_MUX2 BIT[2]
  GATE_DRV_MUX2_PFM_COMP VALUE 0x0
  GATE_DRV_MUX2_DET_BY_MUX3 VALUE 0x1
 GATE_DRV_MUX3 BIT[1:0]
  GATE_DRV_MUX3_FORCED_TO_1 VALUE 0x0
  GATE_DRV_MUX3_SMPS_CLK VALUE 0x1
  GATE_DRV_MUX3_DTEST1 VALUE 0x2
  GATE_DRV_MUX3_FORCED_TO_0 VALUE 0x3

CORR_DUTY_MUX ADDRESS 0x00A4 RW
CORR_DUTY_MUX RESET_VALUE 0x00
 CORR_DUTY_MUX BIT[1:0]
  CORR_DUTY_MUX_NORMAL_MODE VALUE 0x0
  CORR_DUTY_MUX_FORCED_TO_1 VALUE 0x1
  CORR_DUTY_MUX_FORCED_TO_0 VALUE 0x2
  CORR_DUTY_MUX_DTEST2 VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A5 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x6F
 CORR_SHIFT_EN BIT[6]
  CORR_SHIFT_DISABL VALUE 0x0
  CORR_SHIFT_ENABL_NORMAL_MODE VALUE 0x1
 SAMPLE_CLK_EN BIT[5]
  SAMPLE_CLK_DISABL VALUE 0x0
  SAMPLE_CLK_NORMAL_MODE VALUE 0x1
 SAMPLE_AMP_TRI BIT[4]
  SAMPLE_AMP_NORMAL_MODE VALUE 0x0
  SAMPLE_AMP_TRI_STATE VALUE 0x1
 RAMP_EN BIT[3]
  RAMP_EN_FALSE VALUE 0x0
  RAMP_EN_TRUE VALUE 0x1
 COMPENS_EN BIT[2]
  COMPENS_EN_FALSE VALUE 0x0
  COMPENS_EN_TRUE VALUE 0x1
 SAMPLE_PREBIAS_EN BIT[1]
  SAMPLE_PREBIAS_EN_FALSE VALUE 0x0
  SAMPLE_PREBIAS_EN_TRUE VALUE 0x1
 GDRV_EN BIT[0]
  GDRV_EN_FALSE VALUE 0x0
  GDRV_EN_TRUE VALUE 0x1

EN_OPTIONS_DFT_2 ADDRESS 0x00A6 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xD0
 PFM_EXIT_DIP_EN BIT[7]
  PFM_EXIT_DIP_DISABL VALUE 0x0
  PFM_EXIT_DIP_ENABL VALUE 0x1
 DIP_LAT_BYPASS BIT[6]
  DIP_LAT_BYP_DISABL VALUE 0x0
  DIP_LAT_BYP_ENABL VALUE 0x1
 SPARE_OUT BIT[5]
  SPARE_OUT_FALSE VALUE 0x0
  SPARE_OUT_TRUE VALUE 0x1
 SS1_FOLDBACK_FRC BIT[4]
  SS1_FOLDBACK_FRC_FALSE VALUE 0x0
  SS1_FOLDBACK_FRC_TRUE VALUE 0x1
 SS2_FOLDBACK_FRC BIT[3]
  SS2_FOLDBACK_FRC_FALSE VALUE 0x0
  SS2_FOLDBACK_FRC_TRUE VALUE 0x1
 EN5_GLUE_LOGIC_CFG BIT[2]
  EN5_GLUE_LOGIC_CFG_FALSE VALUE 0x0
  EN5_GLUE_LOGIC_CFG_TRUE VALUE 0x1

MPHASE_IDAC ADDRESS 0x00A7 RW
MPHASE_IDAC RESET_VALUE 0x00
 OVR_EN BIT[7]
  MPHASE_IDAC_OVERRIDE_FALSE VALUE 0x0
  MPHASE_IDAC_OVERRIDE_TRUE VALUE 0x1
 DATA BIT[5:0]

EN_OPTIONS_DFT_1_SHADOW ADDRESS 0x00A8 W
EN_OPTIONS_DFT_1_SHADOW RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
 FRC_CLL BIT[6]
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
 ADAPT_ZX_EN BIT[4]
 CL_CFG BIT[3:2]
 ZX_CFG BIT[1:0]

EN_OPTIONS_DFT_2_SHADOW ADDRESS 0x00A9 W
EN_OPTIONS_DFT_2_SHADOW RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
 PFM_ENTRY_DCM_EN BIT[6]
 PFM_EXIT_CL_EN BIT[5]
 ADC_DACTOP_ISRC_CFG BIT[4]
 ADC_DACMID_BUF_TRI BIT[3]
 ADC_SAMPLE_BUF_TRI BIT[2]
 ADC_DAC2COMP_SW_EN BIT[1]

EN_OPTIONS_DFT_3_SHADOW ADDRESS 0x00AA W
EN_OPTIONS_DFT_3_SHADOW RESET_VALUE 0x20
 SPARE_OUT BIT[7]
 EN7_MPPFM_STATE_CFG BIT[6]
 FOLDBACK_CFG BIT[5:4]

ZX_ADAPT_CTL_SHADOW ADDRESS 0x00AB W
ZX_ADAPT_CTL_SHADOW RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
 ZX_UP_CYCLES BIT[3:2]
 ZX_DOWN_CYCLES BIT[1:0]

ANTI_ESL_CFG_1 ADDRESS 0x00AC RW
ANTI_ESL_CFG_1 RESET_VALUE 0x00
 DUTY_FB_SEL_CORR BIT[7]
  DUTY_FB_CORR_PWM VALUE 0x0
  DUTY_FB_CORR_AFSM VALUE 0x1
 DUTY_FB_SEL_COMPENS BIT[6]
  DUTY_FB_COMPENS_PWM VALUE 0x0
  DUTY_FB_COMPENS_AFSM VALUE 0x1
 DUTY_FB_SEL_ANTI_ESL BIT[5]
  DUTY_FB_ANTIESL_PWM VALUE 0x0
  DUTY_FB_ANTIESL_AFSM VALUE 0x1
 GATE_DRV_LAT BIT[4:3]
  GDRV_PASSTHRU_0X00 VALUE 0x0
  GDRV_PASSTHRU_0X01 VALUE 0x1
  GRDV_LATCH_LOW_TO_HIGH_TRAN_DUR_MOD_PERIOD VALUE 0x2
  GDRV_LATCH_LOW_TO_HIGH_TRAN_DUR_RISE_SLOPE_MOD_RAMP VALUE 0x3
 ESL_PULSE_MAG BIT[2:0]

ANTI_ESL_CFG_2 ADDRESS 0x00AD RW
ANTI_ESL_CFG_2 RESET_VALUE 0x00
 SPARE_2 BIT[7]
  SPARE_2_LO VALUE 0x0
  SPARE_2_HI VALUE 0x1
 IDAC_LPM_EN BIT[6]
  LPM_IDAC_REF_DISABL VALUE 0x0
  LPM_IDAC_REF_ENABL VALUE 0x1
 DUTY_FB_SEL_LAT BIT[5]
  SPARE_0_LO VALUE 0x0
  SPARE_0_HI VALUE 0x1
 ESL_PULSE_RESET_EN BIT[4]
  ESL_PULSE_RST_DISABL VALUE 0x0
  ESL_PULSE_RST_ENABL VALUE 0x1
 ESL_PULSE_RC_SEL BIT[3:0]
  ESL_PULSE_RC_SEL_DISABLE VALUE 0x0
  ESL_PULSE_RC_SEL_ENABLE VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AE RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x00
 DIV_CORR_MAG_CFG BIT[1:0]
  DIV_CORR_MAG_CFG_DISABLE VALUE 0x0
  DIV_CORR_MAG_CFG_DIVIDE VALUE 0x1
  DIV_CORR_MAG_CFG_USE_REG VALUE 0x2
  DIV_CORR_MAG_CFG_RESERVED VALUE 0x3

EN_OPTIONS_DFT_4 ADDRESS 0x00AF RW
EN_OPTIONS_DFT_4 RESET_VALUE 0x02
 PSKIP_CORR_MAG_CFG BIT[2:0]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7

CFG_ATEST1 ADDRESS 0x00B0 RW
CFG_ATEST1 RESET_VALUE 0x00
 CFG_ATEST1 BIT[2:0]
  ATEST1_UNCONNECTED VALUE 0x0
  ATEST1_REFLO VALUE 0x1
  ATEST1_REFMID VALUE 0x2
  ATEST1_REFHI VALUE 0x3
  ATEST1_RBUFF_TERM VALUE 0x4
  ATEST1_IDACREF VALUE 0x5
  ATEST1_DACREF VALUE 0x6
  ATEST1_IZTC_1U VALUE 0x7

CFG_ATEST2 ADDRESS 0x00B1 RW
CFG_ATEST2 RESET_VALUE 0x00
 CFG_ATEST2 BIT[2:0]
  ATEST2_UNCONNECTED VALUE 0x0
  ATEST2_VREG VALUE 0x1
  ATEST2_RMT_GND VALUE 0x2
  ATEST2_REF_GND VALUE 0x3
  ATEST2_REFVALL VALUE 0x4
  ATEST2_HOLDVALL VALUE 0x5
  ATEST2_VREF_IN VALUE 0x6
  ATEST2_RVDD VALUE 0x7

CFG_ATEST3 ADDRESS 0x00B2 RW
CFG_ATEST3 RESET_VALUE 0x00
 CFG_ATEST3 BIT[1:0]
  ATEST3_UNCONNECTED VALUE 0x0
  ATEST3_RVDD VALUE 0x1
  ATEST3_REFPK VALUE 0x2
  ATEST3_HOLDPK VALUE 0x3

CFG_ATEST4 ADDRESS 0x00B3 RW
CFG_ATEST4 RESET_VALUE 0x00
 CFG_ATEST4 BIT[1:0]
  ATEST4_UNCONNECTED VALUE 0x0
  ATEST4_AVDD VALUE 0x1
  ATEST4_1B1U_UNTRIM_DFT VALUE 0x2
  ATEST4_REFCOMM VALUE 0x3

CFG_DTEST1 ADDRESS 0x00B4 RW
CFG_DTEST1 RESET_VALUE 0x00
 CFG_DTEST1 BIT[3:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_PWMOUT_DFT VALUE 0x1
  DTEST1_PFMOUT_DFT VALUE 0x2
  DTEST1_DUTY_FB VALUE 0x3
  DTEST1_SMPS_CLK VALUE 0x4
  DTEST1_BIAS_REQ_FROM_PS VALUE 0x5
  DTEST1_VREG_READY_INT VALUE 0x6
  DTEST1_MODE_FSM_0 VALUE 0x7
  DTEST1_CAL_FB_FLAG_FILT VALUE 0x8
  DTEST1_RPM_WAKE_CTRL VALUE 0x9
  DTEST1_CLK_19P2_REQ_FROM_PS VALUE 0xA
  DTEST1_MP_ACTIVE_PHASE_CNT_FROM_PS_0 VALUE 0xB
  DTEST1_RIF_AND_OCP_PERPH_EN VALUE 0xC
  DTEST1_RPM_CHRG_TO_PS VALUE 0xD
  DTEST1_NPM_LPM_EN VALUE 0xE
  DTEST1_REF_EN VALUE 0xF

CFG_DTEST2 ADDRESS 0x00B5 RW
CFG_DTEST2 RESET_VALUE 0x00
 CFG_DTEST2 BIT[2:0]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_VREG_FAULT_INT VALUE 0x1
  DTEST2_MODE_FSM_1 VALUE 0x2
  DTEST2_NPM_FLAG_PRE VALUE 0x3
  DTEST2_PFM_EXIT_TRIG_FROM_PS VALUE 0x4
  DTEST2_CLK_REQ_STEPPER VALUE 0x5
  DTEST2_MP_ACTIVE_PHASE_CNT_FROM_PS_1 VALUE 0x6
  DTEST2_LOGIC_RB_AND_AVDD_OK VALUE 0x7

CFG_DTEST3 ADDRESS 0x00B6 RW
CFG_DTEST3 RESET_VALUE 0x00
 CFG_DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_VREG_OK_COMP VALUE 0x1
  DTEST3_MODE_FSM_2 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL_ANA VALUE 0x3
  DTEST3_CAL_FB_FLAG_UNFILT VALUE 0x4
  DTEST3_FOLDBACK_FLAG VALUE 0x5
  DTEST3_MP_ACTIVE_PHASE_CNT_FROM_PS_2 VALUE 0x6
  DTEST3_MP_OCP_PERPH_EN_IN VALUE 0x7

CFG_DTEST4 ADDRESS 0x00B7 RW
CFG_DTEST4 RESET_VALUE 0x00
 CFG_DTEST4 BIT[2:0]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_SOFTSTART_DONE VALUE 0x1
  DTEST4_STEPPER_DONE_FLAG VALUE 0x2
  DTEST4_MODE_FSM_3 VALUE 0x3
  DTEST4_MP_NPM_OUT VALUE 0x4
  DTEST4_CLK_19P2_REQ_FSM VALUE 0x5
  DTEST4_MP_ACTIVE_PHASE_CNT_FROM_PS_3 VALUE 0x6
  DTEST4_MP_OCP_PERPH_EN_OUT VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1D
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABL_PRESET_FALSE VALUE 0x0
  ENABL_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_INT_TEST_VAL BIT[1]
  VREG_READY_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_READY_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_FAULT_INT_TEST_VAL BIT[0]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1

CAL_REQUEST ADDRESS 0x00E2 W
CAL_REQUEST RESET_VALUE 0x00
 CAL_REQUEST BIT[7]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1

CAL_EN ADDRESS 0x00E3 W
CAL_EN RESET_VALUE 0x80
 CAL_EN BIT[7]
  CAL_EN_FALSE VALUE 0x0
  CAL_EN_TRUE VALUE 0x1

CAL_CTL_1 ADDRESS 0x00E4 RW
CAL_CTL_1 RESET_VALUE 0xF0
 IDAC_BUF_CAL_EN BIT[7:6]
  IDAC_BUF_CAL_CENTER_CODE VALUE 0x0
  IDAC_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  IDAC_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  IDAC_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 CORR_BUF_CAL_EN BIT[5:4]
  CORR_BUF_CAL_CENTER_CODE VALUE 0x0
  CORR_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  CORR_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  CORR_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 PWM_CAL_EN BIT[3]
  PWM_CAL_CENTER_CODE VALUE 0x0
  PWM_CAL_DIRECTCAL_ENABL VALUE 0x1
 PFM_CAL_EN BIT[2]
  PFM_CAL_CENTER_CODE VALUE 0x0
  PFM_CAL_DIRECTCAL_ENABL VALUE 0x1
 VDIP_CAL_EN BIT[1]
  VDIP_CAL_CENTER_CODE VALUE 0x0
  VDIP_CAL_DIRECTCAL_ENABL VALUE 0x1
 RAMP_CAL_EN BIT[0]
  RAMP_CAL_CENTER_CODE VALUE 0x0
  RAMP_CAL_DIRECTCAL_ENABL VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

MAN_CAL_VAL ADDRESS 0x00E7 RW
MAN_CAL_VAL RESET_VALUE 0x00
 MAN_CAL_VAL BIT[5:0]

IDAC_CAL_VAL ADDRESS 0x00E8 R
IDAC_CAL_VAL RESET_VALUE 0x10
 IDAC_CAL_VAL BIT[4:0]

CORR_CAL_VAL ADDRESS 0x00E9 R
CORR_CAL_VAL RESET_VALUE 0x10
 CORR_CAL_VAL BIT[4:0]

PWM_CAL_VAL ADDRESS 0x00EA R
PWM_CAL_VAL RESET_VALUE 0x10
 PWM_CAL_VAL BIT[4:0]

PFM_CAL_VAL ADDRESS 0x00EB R
PFM_CAL_VAL RESET_VALUE 0x00
 PFM_CAL_VAL BIT[4:0]

VDIP_CAL_VAL ADDRESS 0x00EC R
VDIP_CAL_VAL RESET_VALUE 0x00
 VDIP_CAL_VAL BIT[4:0]

RAMP_CAL_VAL ADDRESS 0x00ED R
RAMP_CAL_VAL RESET_VALUE 0x08
 RAMP_CAL_VAL BIT[3:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 NUM_TRIM BIT[7:0]

PWM_TRIM ADDRESS 0x00F1 RW
PWM_TRIM RESET_VALUE 0x10
 PWM_TRIM BIT[4:0]

PFM_TRIM ADDRESS 0x00F2 RW
PFM_TRIM RESET_VALUE 0x00
 PFM_TRIM BIT[4:0]

VDIP_TRIM ADDRESS 0x00F3 RW
VDIP_TRIM RESET_VALUE 0x00
 VDIP_TRIM BIT[4:0]

RAMP_TRIM ADDRESS 0x00F4 RW
RAMP_TRIM RESET_VALUE 0x08
 RAMP_TRIM BIT[3:0]

S4_PS_BASE BASE 0x00011E00 s4_psaddr 31:0

 s4_ps MODULE OFFSET=S4_PS_BASE+0x00000000 MAX=S4_PS_BASE+0x000000FF APRE=S4_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S4_PS_BASE.S4_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x40
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
 LUT_EN BIT[6]
  LUT_DISABL VALUE 0x0
  LUT_ENABL VALUE 0x1

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x80
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x01
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

CL_CTL_1 ADDRESS 0x0060 RW
CL_CTL_1 RESET_VALUE 0x1D
 PWM_CL BIT[4:0]

CL_CTL_2 ADDRESS 0x0061 RW
CL_CTL_2 RESET_VALUE 0x00
 HCPFM_CL BIT[4:0]

CL_CTL_3 ADDRESS 0x0062 RW
CL_CTL_3 RESET_VALUE 0x03
 LPM_CL BIT[4:0]

AUTO_CTL_1 ADDRESS 0x0063 RW
AUTO_CTL_1 RESET_VALUE 0x8A
 LPM_EXIT_CL_CNT BIT[7:5]
  LPM_EXIT_CL_CNT_2 VALUE 0x0
  LPM_EXIT_CL_CNT_4 VALUE 0x1
  LPM_EXIT_CL_CNT_6 VALUE 0x2
  LPM_EXIT_CL_CNT_8 VALUE 0x3
  LPM_EXIT_CL_CNT_12 VALUE 0x4
  LPM_EXIT_CL_CNT_16 VALUE 0x5
  LPM_EXIT_CL_CNT_24 VALUE 0x6
  LPM_EXIT_CL_CNT_32 VALUE 0x7
 LPM_ENTRY_DCM_CNT BIT[4:2]
  LPM_ENTRY_CYCLES_1 VALUE 0x0
  LPM_ENTRY_CYCLES_5 VALUE 0x1
  LPM_ENTRY_CYCLES_9 VALUE 0x2
  LPM_ENTRY_CYCLES_13 VALUE 0x3
  LPM_ENTRY_CYCLES_17 VALUE 0x4
  LPM_ENTRY_CYCLES_21 VALUE 0x5
  LPM_ENTRY_CYCLES_25 VALUE 0x6
  LPM_ENTRY_CYCLES_29 VALUE 0x7
 LPM_ENTRY_DCM_RST BIT[1:0]
  LPM_ENTRY_CYCLES_RST_IN_1 VALUE 0x0
  LPM_ENTRY_CYCLES_RST_IN_2 VALUE 0x1
  LPM_ENTRY_CYCLES_RST_IN_4 VALUE 0x2
  LPM_ENTRY_CYCLES_RST_IN_8 VALUE 0x3

AUTO_CTL_2 ADDRESS 0x0064 RW
AUTO_CTL_2 RESET_VALUE 0x00
 LPM_ENTRY_CL_VAL BIT[7:3]
 LPM_ENTRY_CL_FILT BIT[2:0]
  LPM_ENTRY_CL_FILT_4OF4_WITH_RST VALUE 0x0
  LPM_ENTRY_CL_FILT_8OF8_WITH_RST VALUE 0x1
  LPM_ENTRY_CL_FILT_16OF16_WITH_RST VALUE 0x2
  LPM_ENTRY_CL_FILT_32OF32_WITH_RST VALUE 0x3
  LPM_ENTRY_CL_FILT_4OF4_NO_RST VALUE 0x4
  LPM_ENTRY_CL_FILT_7OF8_NO_RST VALUE 0x5
  LPM_ENTRY_CL_FILT_14OF16_NO_RST VALUE 0x6
  LPM_ENTRY_CL_FILT_28OF32_NO_RST VALUE 0x7

ACTIVITY_DETECT ADDRESS 0x0065 RW
ACTIVITY_DETECT RESET_VALUE 0x09
 ACT_LOW_TIMER BIT[3:2]
  ACT_LO_2_CYC VALUE 0x0
  ACT_LO_4_CYC VALUE 0x1
  ACT_LO_8_CYC VALUE 0x2
  ACT_LO_16_CYC VALUE 0x3
 ACT_HIGH_TIMER BIT[1:0]
  ACT_HI_1_CYC VALUE 0x0
  ACT_HI_2_CYC VALUE 0x1
  ACT_HI_3_CYC VALUE 0x2
  ACT_HI_4_CYC VALUE 0x3

LPM_ADC_VAL ADDRESS 0x0066 RW
LPM_ADC_VAL RESET_VALUE 0x07
 LPM_ENTRY_ADC_VAL BIT[5:0]

LPM_ADC_CTL ADDRESS 0x0067 RW
LPM_ADC_CTL RESET_VALUE 0x02
 LPM_ENTRY_ADC_DIV BIT[1:0]
  LPM_REC_FILT_2 VALUE 0x0
  LPM_REC_FILT_4 VALUE 0x1
  LPM_REC_FILT_8 VALUE 0x2
  LPM_REC_FILT_16 VALUE 0x3

LPM_CFG ADDRESS 0x0068 RW
LPM_CFG RESET_VALUE 0x09
 MPPFM_CL_CFG BIT[4]
  MPPFM_CL_CFG_PFM_CL VALUE 0x0
  MPPFM_CL_CFG_HCPFM_CL VALUE 0x1
 PFM_BIAS_CFG BIT[3]
  PFM_BIAS_LO VALUE 0x0
  PFM_BIAS_HI VALUE 0x1
 LEGACY BIT[2]
  LEGACY_PFM_DISABL VALUE 0x0
  LEGACY_PFM_ENABL VALUE 0x1
 TOFF BIT[1:0]
  TOFF_1X VALUE 0x0
  TOFF_1P5X VALUE 0x1
  TOFF_2X VALUE 0x2
  TOFF_3X VALUE 0x3

FSM_MINON_CFG ADDRESS 0x0070 RW
FSM_MINON_CFG RESET_VALUE 0x1A
 CL_EXTEND_BLANK BIT[4]
  CL_EXTEND_BLANK_DISABLED VALUE 0x0
  CL_EXTEND_BLANK_ENABLED VALUE 0x1
 N_MIN_ON_TIME BIT[3:2]
  NMOS_MIN_ON_TIME_10NS VALUE 0x0
  NMOS_MIN_ON_TIME_20NS VALUE 0x1
  NMOS_MIN_ON_TIME_30NS VALUE 0x2
  NMOS_MIN_ON_TIME_40NS VALUE 0x3
 P_MIN_ON_TIME BIT[1:0]
  PMOS_MIN_ON_TIME_10NS VALUE 0x0
  PMOS_MIN_ON_TIME_20NS VALUE 0x1
  PMOS_MIN_ON_TIME_30NS VALUE 0x2
  PMOS_MIN_ON_TIME_40NS VALUE 0x3

ZX_CAL_CFG ADDRESS 0x0073 RW
ZX_CAL_CFG RESET_VALUE 0x00
 ZX_VOS_NOM BIT[5:0]

NONOVLAP_CFG ADDRESS 0x0074 RW
NONOVLAP_CFG RESET_VALUE 0x15
 ADC_PEAK_SAMPLE BIT[4]
  SAMPLE_AVG_SEL VALUE 0x0
  SAMPLE_PEAK_SEL VALUE 0x1
 NDRV_ON_DEL BIT[3:2]
  NDRV_ON_DEL_0NS VALUE 0x0
  NDRV_ON_DEL_0P5NS VALUE 0x1
  NDRV_ON_DEL_1NS VALUE 0x2
  NDRV_ON_DEL_2NS VALUE 0x3
 PDRV_ON_DEL BIT[1:0]
  PDRV_ON_DEL_0NS VALUE 0x0
  PDRV_ON_DEL_0P5NS VALUE 0x1
  PDRV_ON_DEL_1NS VALUE 0x2
  PDRV_ON_DEL_2NS VALUE 0x3

ADC_FRONT_CFG ADDRESS 0x0075 RW
ADC_FRONT_CFG RESET_VALUE 0x3F
 REP_FILT_CFG BIT[5:3]
 ADC_FILT_CFG BIT[2:0]

P0_LUT_IN ADDRESS 0x0078 R
P0_LUT_IN RESET_VALUE 0xXX
 P0_LUT_IN BIT[5:0]

MPH_STROBE ADDRESS 0x0079 RW
MPH_STROBE RESET_VALUE 0x00
 MPH_STROBE BIT[0]

LUT_OUT ADDRESS 0x007A R
LUT_OUT RESET_VALUE 0xXX
 LUT_OUT BIT[5:0]

ADC_OUT ADDRESS 0x007B R
ADC_OUT RESET_VALUE 0xXX
 ADC_OUT BIT[6:0]

ADC_FRC ADDRESS 0x007C RW
ADC_FRC RESET_VALUE 0x00
 ADC_FRC_EN BIT[7]
  DAC_FRC_DISABL VALUE 0x0
  DAC_FRC_ENABL VALUE 0x1
 ADC_FRC_DATA BIT[5:0]

MP_CORR_DFT ADDRESS 0x007D RW
MP_CORR_DFT RESET_VALUE 0x00
 CORR_FRC BIT[1:0]
  CORR_FRC_NORMAL VALUE 0x0
  CORR_FRC_CHECKER1 VALUE 0x1
  CORR_FRC_CHECKER2 VALUE 0x2

DAC_DATA ADDRESS 0x007E R
DAC_DATA RESET_VALUE 0xXX
 DAC_DATA BIT[5:0]

DAC_FRC ADDRESS 0x007F RW
DAC_FRC RESET_VALUE 0x00
 DAC_FRC_EN BIT[7]
  ADC_FRC_DISABL VALUE 0x0
  ADC_FRC_ENABL VALUE 0x1
 DAC_FRC_DATA BIT[6:0]

LUT_DAC_PT_0 ADDRESS 0x0080 RW
LUT_DAC_PT_0 RESET_VALUE 0x12
 DAC_PT_0 BIT[5:0]

LUT_DAC_PT_1 ADDRESS 0x0081 RW
LUT_DAC_PT_1 RESET_VALUE 0x12
 DAC_PT_1 BIT[5:0]

LUT_DAC_PT_2 ADDRESS 0x0082 RW
LUT_DAC_PT_2 RESET_VALUE 0x0C
 DAC_PT_2 BIT[5:0]

LUT_DAC_PT_3 ADDRESS 0x0083 RW
LUT_DAC_PT_3 RESET_VALUE 0x3F
 DAC_PT_3 BIT[5:0]

LUT_ADC_PT_1 ADDRESS 0x0087 RW
LUT_ADC_PT_1 RESET_VALUE 0x09
 ADC_PT_1 BIT[5:0]

LUT_ADC_PT_2 ADDRESS 0x0088 RW
LUT_ADC_PT_2 RESET_VALUE 0x0A
 ADC_PT_2 BIT[5:0]

LUT_ADC_PT_3 ADDRESS 0x0089 RW
LUT_ADC_PT_3 RESET_VALUE 0x3F
 ADC_PT_3 BIT[5:0]

LUT_SLOPE_HI_0 ADDRESS 0x008C RW
LUT_SLOPE_HI_0 RESET_VALUE 0x00
 SLOPE_HI_0 BIT[6:0]

LUT_SLOPE_LO_0 ADDRESS 0x008D RW
LUT_SLOPE_LO_0 RESET_VALUE 0x00
 SLOPE_LO_0 BIT[5:0]

LUT_SLOPE_HI_1 ADDRESS 0x008E RW
LUT_SLOPE_HI_1 RESET_VALUE 0x46
 SLOPE_HI_1 BIT[6:0]

LUT_SLOPE_LO_1 ADDRESS 0x008F RW
LUT_SLOPE_LO_1 RESET_VALUE 0x00
 SLOPE_LO_1 BIT[5:0]

LUT_SLOPE_HI_2 ADDRESS 0x0090 RW
LUT_SLOPE_HI_2 RESET_VALUE 0x00
 SLOPE_HI_2 BIT[6:0]

LUT_SLOPE_LO_2 ADDRESS 0x0091 RW
LUT_SLOPE_LO_2 RESET_VALUE 0x3D
 SLOPE_LO_2 BIT[5:0]

MPHASE_PI_CFG1 ADDRESS 0x0096 RW
MPHASE_PI_CFG1 RESET_VALUE 0x67
 A_COEFFICIENT BIT[7:0]

MPHASE_PI_CFG4 ADDRESS 0x0097 RW
MPHASE_PI_CFG4 RESET_VALUE 0x64
 B_COEFFICIENT BIT[7:0]

MPHASE_PHASE_CNT ADDRESS 0x0098 RW
MPHASE_PHASE_CNT RESET_VALUE 0x06
 PHASE_CNT_FILT_NPM BIT[3:2]
  PH_CNT_FILT_NPM_2P5US VALUE 0x0
  PH_CNT_FILT_NPM_10US VALUE 0x1
  PH_CNT_FILT_NPM_40US VALUE 0x2
  PH_CNT_FILT_NPM_160US VALUE 0x3
 PHASE_CNT_FILT_LPM BIT[1:0]
  PH_CNT_FILT_LPM_2P5US VALUE 0x0
  PH_CNT_FILT_LPM_10US VALUE 0x1
  PH_CNT_FILT_LPM_40US VALUE 0x2
  PH_CNT_FILT_LPM_160US VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A8 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 FRC_CLL BIT[6]
  FRC_CLL_FALSE VALUE 0x0
  FRC_CLL_TRUE VALUE 0x1
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
  NLIM_TIMER_MASK_PULSE_EN_DO_NOT_MASK_TOFF_TIMER VALUE 0x0
  NLIM_TIMER_MASK_PULSE_EN_MASK_TOFF_TIMER_UPON_LPM_EXIT_TRIGGER VALUE 0x1
 ADAPT_ZX_EN BIT[4]
  ADAPT_ZX_DISABL VALUE 0x0
  ADAPT_ZX_ENABL VALUE 0x1
 CL_CFG BIT[3:2]
  CL_COMP_DISABL VALUE 0x0
  CL_COMP_ENABL VALUE 0x1
  CL_COMP_ENABL_FRC_LO VALUE 0x2
  CL_COMP_ENABL_FRC_HI VALUE 0x3
 ZX_CFG BIT[1:0]
  ZX_COMP_ENABL_ONLY_FOR_PWM_LPM_BURSTS_WARMUP VALUE 0x0
  ZX_COMP_ENABL VALUE 0x1
  ZX_COMP_ENABL_FRC_LO VALUE 0x2
  ZX_COMP_ENABL_FRC_HI VALUE 0x3

EN_OPTIONS_DFT_2 ADDRESS 0x00A9 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 PFM_ENTRY_DCM_EN BIT[6]
  PFM_ENTRY_DCM_DISABL VALUE 0x0
  PFM_ENTRY_DCM_ENABL VALUE 0x1
 PFM_EXIT_CL_EN BIT[5]
  PFM_EXIT_CL_DISABL VALUE 0x0
  PFM_EXIT_CL_ENABL VALUE 0x1
 ADC_DACTOP_ISRC_CFG BIT[4]
  DACTOP_ISRC_DISABL VALUE 0x0
  DACTOP_ISRC_ENABL VALUE 0x1
 ADC_DACMID_BUF_TRI BIT[3]
  DACMID_BUF_NORM VALUE 0x0
  DACMID_BUF_TRI VALUE 0x1
 ADC_SAMPLE_BUF_TRI BIT[2]
  SAMPLE_BUF_NORM VALUE 0x0
  SAMPLE_BUF_TRI VALUE 0x1
 ADC_DAC2COMP_SW_EN BIT[1]
  DAC2COMP_SW_OPEN VALUE 0x0
  DAC2COMP_SW_NORM VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AA RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x20
 SPARE_OUT BIT[7]
  SPARE_OUT_UNSYNCED_VERSION VALUE 0x0
  SPARE_OUT_SYNCED_VERSION VALUE 0x1
 EN7_MPPFM_STATE_CFG BIT[6]
  EN7_MPPFM_STATE_CFG_FALSE VALUE 0x0
  EN7_MPPFM_STATE_CFG_TRUE VALUE 0x1
 FOLDBACK_CFG BIT[5:4]
  FOLDBACK_CFG_FORCE_0 VALUE 0x0
  FOLDBACK_CFG_FORCE_ONE VALUE 0x1
  FOLDBACK_CFG_NORMAL VALUE 0x2
  FOLDBACK_CFG_FORCE_1 VALUE 0x3

ZX_ADAPT_CTL ADDRESS 0x00AB RW
ZX_ADAPT_CTL RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
  ZX_SAMPLE_DELAY_TIME_UNIT_ILLEGAL VALUE 0x0
  ZX_SAMPLE_DELAY_TIME_UNIT_10NS VALUE 0x1
  ZX_SAMPLE_DELAY_TIME_UNIT_20NS VALUE 0x2
  ZX_SAMPLE_DELAY_TIME_UNIT_30NS VALUE 0x3
 ZX_UP_CYCLES BIT[3:2]
  ZX_UP_CYCLES_4 VALUE 0x0
  ZX_UP_CYCLES_12 VALUE 0x1
  ZX_UP_CYCLES_20 VALUE 0x2
  ZX_UP_CYCLES_28 VALUE 0x3
 ZX_DOWN_CYCLES BIT[1:0]
  ZX_DOWN_CYCLES_4 VALUE 0x0
  ZX_DOWN_CYCLES_12 VALUE 0x1
  ZX_DOWN_CYCLES_20 VALUE 0x2
  ZX_DOWN_CYCLES_28 VALUE 0x3

ZX_ADAPT_VAL ADDRESS 0x00AC R
ZX_ADAPT_VAL RESET_VALUE 0x00
 ZX_ADAPT_VAL BIT[5:0]

ADC_CLK_CTL ADDRESS 0x00AD RW
ADC_CLK_CTL RESET_VALUE 0x03
 ADC_PULSE_SKIP_CLK_EN BIT[1]
  ADC_PULS_SKIP_CLK_DISABL VALUE 0x0
  ADC_PULS_SKIP_CLK_ENABL VALUE 0x1
 ADC_CLK_SEL BIT[0]
  ADC_SEL_19P2 VALUE 0x0
  ADC_SEL_38P4 VALUE 0x1

ATEST12 ADDRESS 0x00B0 RW
ATEST12 RESET_VALUE 0x00
 ATEST2 BIT[3:2]
  ATEST2_NORMAL_OP VALUE 0x0
  ATEST2_ADC_DACTOP VALUE 0x1
  ATEST2_REPL_CL_SNS VALUE 0x2
  ATEST2_VSW_CL_SNS VALUE 0x3
 ATEST1 BIT[1:0]
  ATEST1_NORMAL_OP VALUE 0x0
  ATEST1_ADC_DACOUT VALUE 0x1
  ATEST1_REPL_CL_FRC VALUE 0x2
  ATEST1_VDDIN_CL_SNS VALUE 0x3

ATEST34 ADDRESS 0x00B1 RW
ATEST34 RESET_VALUE 0x00
 ATEST4 BIT[3:2]
  ATEST4_NORMAL_OP VALUE 0x0
  ATEST4_PGND VALUE 0x1
  ATEST4_VDDIN VALUE 0x2
  ATEST4_REP2_CL_SNS VALUE 0x3
 ATEST3 BIT[1:0]
  ATEST3_NORMAL_OP VALUE 0x0
  ATEST3_REP2_CL_FRC VALUE 0x1
  ATEST3_ADC_COMP_PLUS VALUE 0x2
  ATEST3_VSW VALUE 0x3

DTEST12 ADDRESS 0x00B2 RW
DTEST12 RESET_VALUE 0x00
 DTEST2 BIT[6:4]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_DTEST_ADC_2 VALUE 0x1
  DTEST2_ZX_COMP_OUTPUT VALUE 0x2
  DTEST2_CLK_19P2_DTEST VALUE 0x3
  DTEST2_MP_ACTIVE_PHASE_CNT_OUT_1 VALUE 0x4
  DTEST2_MP_NPM_REQ_TO_CTRL VALUE 0x5
  DTEST2_ADC_DATA_VALID VALUE 0x6
  DTEST2_LUT_DATA_STREAM VALUE 0x7
 DTEST1 BIT[2:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_DTEST_ADC_1 VALUE 0x1
  DTEST1_CL_COMP_OUTPUT VALUE 0x2
  DTEST1_PFM_ENTRY_TRIG_TO_CTRL VALUE 0x3
  DTEST1_MP_ACTIVE_PHASE_CNT_OUT_0 VALUE 0x4
  DTEST1_LUT_DATA_VALID VALUE 0x5
  DTEST1_ADC_DATA_STREAM VALUE 0x6
  DTEST1_ACTIVITY_FLAG VALUE 0x7

DTEST43 ADDRESS 0x00B3 RW
DTEST43 RESET_VALUE 0x00
 DTEST4 BIT[6:4]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_ADC_DTEST_SELECT_0 VALUE 0x1
  DTEST4_ADC_DTEST_SELECT_1 VALUE 0x2
  DTEST4_ADC_DTEST_SELECT_2 VALUE 0x3
  DTEST4_MP_ACTIVE_PHASE_CNT_OUT_3 VALUE 0x4
  DTEST4_CLL_FLAG VALUE 0x5
  DTEST4_DAC_DATA_STREAM VALUE 0x6
  DTEST4_REC_AVERAGE_STREAM VALUE 0x7
 DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_DTEST_ADC_3 VALUE 0x1
  DTEST3_DTEST_ADC_4 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL VALUE 0x3
  DTEST3_MP_ACTIVE_PHASE_CNT_OUT_2 VALUE 0x4
  DTEST3_DAC_DATA_VALID VALUE 0x5
  DTEST3_PHASE_ERR_STREAM VALUE 0x6
  DTEST3_CAL_FB_TO_CTRL VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1D
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

REPLICA_CFG ADDRESS 0x00E5 RW
REPLICA_CFG RESET_VALUE 0x09
 ADC_REP2_FET_FRC BIT[5]
  ADC_REP2_FET_FRC_FALSE VALUE 0x0
  ADC_REP2_FET_FRC_TRUE VALUE 0x1
 CL_COMP_MUX BIT[4]
  CL_COMP_MUX_DISABL VALUE 0x0
  CL_COMP_MUX_ENABL VALUE 0x1
 CL_REP_CURR_EN BIT[3]
  CL_REP_CURR_EN_DISABL VALUE 0x0
  CL_REP_CURR_EN_ENABL VALUE 0x1
 CL_REP2_FET_FRC BIT[2]
  CL_REP2_FET_FRC_DISABL VALUE 0x0
  CL_REP2_FET_FRC_ENABL VALUE 0x1
 REP_FET_FRC BIT[1]
  CL_REP_FET_FRC_DISABL VALUE 0x0
  CL_REP_FET_FRC_ENABL VALUE 0x1
 ADC_REP_CURR_EN BIT[0]
  ADC_REP_CURRENT_EN_FALSE VALUE 0x0
  ADC_REP_CURRENT_EN_TRUE VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

IADC_CAL_THRESHOLD ADDRESS 0x00E7 RW
IADC_CAL_THRESHOLD RESET_VALUE 0x00
 IADC_CAL_THRESHOLD BIT[5:0]

DACMID_BUF_CAL_VAL ADDRESS 0x00E8 R
DACMID_BUF_CAL_VAL RESET_VALUE 0x00
 DACMID_BUF_CAL_VAL BIT[4:0]

SAMPLE_OFFSET_CAL_VAL ADDRESS 0x00E9 R
SAMPLE_OFFSET_CAL_VAL RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_VAL BIT[4:0]

REPLICA_CAL_VAL ADDRESS 0x00EA R
REPLICA_CAL_VAL RESET_VALUE 0x00
 REPLICA_CAL_VAL BIT[3:0]

ZX_CAL_VAL ADDRESS 0x00EB R
ZX_CAL_VAL RESET_VALUE 0x00
 ZX_CAL_VAL BIT[5:0]

CL_GAIN_CAL_VAL ADDRESS 0x00EC R
CL_GAIN_CAL_VAL RESET_VALUE 0x00
 CL_GAIN_CAL_VAL BIT[5:0]

CL_OFFSET_VAL ADDRESS 0x00ED R
CL_OFFSET_VAL RESET_VALUE 0x00
 CL_OFFSET_CAL_VAL BIT[2:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
 NUM_TRIM BIT[7:0]

ZX_TRIM ADDRESS 0x00F1 RW
ZX_TRIM RESET_VALUE 0x00
 ZX_TRIM BIT[5:0]

CL_GAIN_TRIM ADDRESS 0x00F2 RW
CL_GAIN_TRIM RESET_VALUE 0x00
 CL_GAIN_TRIM BIT[5:0]

CL_OFFSET_TRIM ADDRESS 0x00F3 RW
CL_OFFSET_TRIM RESET_VALUE 0x04
 CL_OFFSET_TRIM BIT[2:0]

REPLICA_TRIM ADDRESS 0x00F4 RW
REPLICA_TRIM RESET_VALUE 0x00
 REPLICA_TRIM BIT[3:0]

SAMPLE_OFFSET_TRIM ADDRESS 0x00F5 RW
SAMPLE_OFFSET_TRIM RESET_VALUE 0x00
 SAMPLE_OFFSET_TRIM BIT[4:0]

S4_FREQ_BASE BASE 0x00011F00 s4_freqaddr 31:0

 s4_freq MODULE OFFSET=S4_FREQ_BASE+0x00000000 MAX=S4_FREQ_BASE+0x000000FF APRE=S4_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S4_FREQ_BASE.S4_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x0C
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1D
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

S5_CTRL_BASE BASE 0x00012000 s5_ctrladdr 31:0

 s5_ctrl MODULE OFFSET=S5_CTRL_BASE+0x00000000 MAX=S5_CTRL_BASE+0x000000FF APRE=S5_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S5_CTRL_BASE.S5_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0x00
 VREG_READY BIT[7]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_ERROR BIT[6]
  VREG_ERR_FALSE VALUE 0x0
  VREG_ERR_TRUE VALUE 0x1
 VREG_OCP BIT[5]
  VREG_OCP_FALSE VALUE 0x0
  VREG_OCP_TRUE VALUE 0x1
 NPM_TRUE BIT[4]
  NPM_VREGOK_FALSE VALUE 0x0
  NPM_VREGOK_TRUE VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0x00
 DACMID_BUF_CAL_FAULT BIT[7]
  DACMID_BUF_CAL_FAULT_FALSE VALUE 0x0
  DACMID_BUF_CAL_FAULT_TRUE VALUE 0x1
 SAMPLE_OFFSET_CAL_FAULT BIT[6]
  SAMPLE_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  SAMPLE_OFFSET_CAL_FAULT_TRUE VALUE 0x1
 REPLICA_CAL_FAULT BIT[5]
  REPLICA_CAL_FAULT_FALSE VALUE 0x0
  REPLICA_CAL_FAULT_TRUE VALUE 0x1
 ZX_CAL_FAULT BIT[4]
  ZX_CAL_FAULT_FALSE VALUE 0x0
  ZX_CAL_FAULT_TRUE VALUE 0x1
 CL_GAIN_CAL_FAULT BIT[3]
  CL_GAIN_CAL_FAULT_FALSE VALUE 0x0
  CL_GAIN_CAL_FAULT_TRUE VALUE 0x1
 CL_OFFSET_CAL_FAULT BIT[2]
  CL_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  CL_OFFSET_CAL_FAULT_TRUE VALUE 0x1

STATUS_3 ADDRESS 0x000A R
STATUS_3 RESET_VALUE 0x00
 IDAC_CAL_FAULT BIT[7]
  IDAC_CAL_FAULT_FALSE VALUE 0x0
  IDAC_CAL_FAULT_TRUE VALUE 0x1
 CORR_CAL_FAULT BIT[6]
  CORR_CAL_FAULT_FALSE VALUE 0x0
  CORR_CAL_FAULT_TRUE VALUE 0x1
 PWM_CAL_FAULT BIT[5]
  PWM_CAL_FAULT_FALSE VALUE 0x0
  PWM_CAL_FAULT_TRUE VALUE 0x1
 PFM_CAL_FAULT BIT[4]
  PFM_CAL_FAULT_FALSE VALUE 0x0
  PFM_CAL_FAULT_TRUE VALUE 0x1
 VDIP_CAL_FAULT BIT[3]
  VDIP_CAL_FAULT_FALSE VALUE 0x0
  VDIP_CAL_FAULT_TRUE VALUE 0x1
 RAMP_CAL_FAULT BIT[2]
  RAMP_CAL_FAULT_FALSE VALUE 0x0
  RAMP_CAL_FAULT_TRUE VALUE 0x1
 COMP_STATE BIT[1]
  COMP_STATE_FALSE VALUE 0x0
  COMP_STATE_TRUE VALUE 0x1
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

STATUS_4 ADDRESS 0x000B R
STATUS_4 RESET_VALUE 0x00
 MODE_FSM_3 BIT[3]
  MODE_FSM_3_IS_0 VALUE 0x0
  MODE_FSM_3_IS_1 VALUE 0x1
 MODE_FSM_2 BIT[2]
  MODE_FSM_2_IS_0 VALUE 0x0
  MODE_FSM_2_IS_1 VALUE 0x1
 MODE_FSM_1 BIT[1]
  MODE_FSM_1_IS_0 VALUE 0x0
  MODE_FSM_1_IS_1 VALUE 0x1
 MODE_FSM_0 BIT[0]
  MODE_FSM_0_IS_0 VALUE 0x0
  MODE_FSM_0_IS_1 VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  VREG_FAULT_FALSE VALUE 0x0
  VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x94
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MPPFM_VOFFSET ADDRESS 0x0044 RW
MPPFM_VOFFSET RESET_VALUE 0x02
 MPPFM_VOFFSET BIT[2:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  MP_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MP_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MP_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MP_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MP_FORCED_RETENTION VALUE 0x4
  MP_FORCED_LPM VALUE 0x5
  MP_AUTO_MODE VALUE 0x6
  MP_FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  FTS_DISABL VALUE 0x0
  FTS_ENABL VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 FOLLOW_AWAKE_CFG BIT[7]
  FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
  FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN2_CFG BIT[6]
  FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN1_CFG BIT[5]
  FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN0_CFG BIT[4]
  FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HWEN2 BIT[2]
  EN_FOLLOW_HWEN2_FALSE VALUE 0x0
  EN_FOLLOW_HWEN2_TRUE VALUE 0x1
 EN_FOLLOW_HWEN1 BIT[1]
  EN_FOLLOW_HWEN1_FALSE VALUE 0x0
  EN_FOLLOW_HWEN1_TRUE VALUE 0x1
 EN_FOLLOW_HWEN0 BIT[0]
  EN_FOLLOW_HWEN0_FALSE VALUE 0x0
  EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
  SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
 WEAK_PD_PFM BIT[5]
  WEAK_PD_DISABL_IN_PFM VALUE 0x0
  WEAK_PD_ENABL_IN_PFM VALUE 0x1
 WEAK_PD_PWM BIT[4]
  WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
  WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  MS_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MS_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MS_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MS_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MS_FORCED_RETENTION VALUE 0x4
  MS_FORCED_LPM VALUE 0x5
  MS_AUTO_MODE VALUE 0x6
  MS_FORCED_NPM_7 VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x54
 SLP_CYCLES_P1 BIT[7:4]
  SLP_CYCLES_P1_0 VALUE 0x0
  SLP_CYCLES_P1_1 VALUE 0x1
  SLP_CYCLES_P1_2 VALUE 0x2
  SLP_CYCLES_P1_3 VALUE 0x3
  SLP_CYCLES_P1_4 VALUE 0x4
  SLP_CYCLES_P1_5 VALUE 0x5
  SLP_CYCLES_P1_6 VALUE 0x6
  SLP_CYCLES_P1_7 VALUE 0x7
  SLP_CYCLES_P1_8 VALUE 0x8
  SLP_CYCLES_P1_9 VALUE 0x9
  SLP_CYCLES_P1_10 VALUE 0xA
  SLP_CYCLES_P1_11 VALUE 0xB
  SLP_CYCLES_P1_12 VALUE 0xC
  SLP_CYCLES_P1_13 VALUE 0xD
  SLP_CYCLES_P1_14 VALUE 0xE
  SLP_CYCLES_P1_15 VALUE 0xF
 SLP_CYCLES_M1 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_CTL2 ADDRESS 0x004B RW
RETENTION_CTL2 RESET_VALUE 0x82
 SLP_CYCLES_X2 BIT[7:4]
  SLP_CYCLES_X2_0 VALUE 0x0
  SLP_CYCLES_X2_1 VALUE 0x1
  SLP_CYCLES_X2_2 VALUE 0x2
  SLP_CYCLES_X2_3 VALUE 0x3
  SLP_CYCLES_X2_4 VALUE 0x4
  SLP_CYCLES_X2_5 VALUE 0x5
  SLP_CYCLES_X2_6 VALUE 0x6
  SLP_CYCLES_X2_7 VALUE 0x7
  SLP_CYCLES_X2_8 VALUE 0x8
  SLP_CYCLES_X2_9 VALUE 0x9
  SLP_CYCLES_X2_10 VALUE 0xA
  SLP_CYCLES_X2_11 VALUE 0xB
  SLP_CYCLES_X2_12 VALUE 0xC
  SLP_CYCLES_X2_13 VALUE 0xD
  SLP_CYCLES_X2_14 VALUE 0xE
  SLP_CYCLES_X2_15 VALUE 0xF
 SLP_CYCLES_DIV2 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_STS1 ADDRESS 0x004C R
RETENTION_STS1 RESET_VALUE 0x01
 SLP_PERIOD BIT[7:0]

RETENTION_STS2 ADDRESS 0x004D R
RETENTION_STS2 RESET_VALUE 0x00
 SLP_COUNT BIT[7:0]

RETENTION_STS3 ADDRESS 0x004E R
RETENTION_STS3 RESET_VALUE 0x00
 SLP_CYCLES BIT[3:0]

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x00
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x81
 SS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 SS_STEPPER_DELAY BIT[1:0]
  STEPPER_SS_2_CLK_CYCLES VALUE 0x0
  STEPPER_SS_4_CLK_CYCLES VALUE 0x1
  STEPPER_SS_8_CLK_CYCLES VALUE 0x2
  STEPPER_SS_16_CLK_CYCLES VALUE 0x3

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x81
 VS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 VS_STEPPER_DELAY BIT[1:0]
  STEPPER_VS_2_CLK_CYCLES VALUE 0x0
  STEPPER_VS_4_CLK_CYCLES VALUE 0x1
  STEPPER_VS_8_CLK_CYCLES VALUE 0x2
  STEPPER_VS_16_CLK_CYCLES VALUE 0x3

CORR_CFG ADDRESS 0x0062 RW
CORR_CFG RESET_VALUE 0x60
 CORR_MAG_CFG BIT[6:4]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7
 CORR_FILT_CFG BIT[3:0]
  DC_ERROR_CORR_LPF_60KHZ VALUE 0x0
  DC_ERROR_CORR_LPF_75KHZ VALUE 0x1
  DC_ERROR_CORR_LPF_95KHZ VALUE 0x3
  DC_ERROR_CORR_LPF_115KHZ VALUE 0x7
  DC_ERROR_CORR_LPF_130KHZ VALUE 0xF

RAMP_CFG ADDRESS 0x0063 RW
RAMP_CFG RESET_VALUE 0x09
 BPLP2_EN BIT[3]
  BPLP2_DISABL VALUE 0x0
  BPLP2_ENABL_SECOND_ORDER_COMPENS VALUE 0x1
 RAMP_CFG BIT[2:0]
  RAMP_CFG_20MV VALUE 0x0
  RAMP_CFG_30MV VALUE 0x1
  RAMP_CFG_40MV VALUE 0x2
  RAMP_CFG_50MV VALUE 0x3
  RAMP_CFG_60MV VALUE 0x4
  RAMP_CFG_70MV VALUE 0x5
  RAMP_CFG_80MV VALUE 0x6
  RAMP_CFG_90MV VALUE 0x7

COMPENS_CFG ADDRESS 0x0064 RW
COMPENS_CFG RESET_VALUE 0xC0
 BPHP_CFG BIT[7:6]
  BP_HPF_10KHZ VALUE 0x0
  BP_HPF_20KHZ VALUE 0x1
  BP_HPF_40KHZ VALUE 0x2
  BP_HPF_80KHZ VALUE 0x3
 BPLP_CFG BIT[5:3]
  BP_LPF_100KHZ VALUE 0x0
  BP_LPF_280KHZ VALUE 0x1
  BP_LPF_460KHZ VALUE 0x2
  BP_LPF_640KHZ VALUE 0x3
  BP_LPF_780KHZ VALUE 0x4
  BP_LPF_990KHZ VALUE 0x5
  BP_LPF_1130KHZ VALUE 0x6
  BP_LPF_1340KHZ VALUE 0x7
 BPLP2_CFG BIT[2:0]
  BP_LPF2_100KHZ VALUE 0x0
  BP_LPF2_280KHZ VALUE 0x1
  BP_LPF2_460KHZ VALUE 0x2
  BP_LPF2_640KHZ VALUE 0x3
  BP_LPF2_780KHZ VALUE 0x4
  BP_LPF2_990KHZ VALUE 0x5
  BP_LPF2_1130KHZ VALUE 0x6
  BP_LPF2_1340KHZ VALUE 0x7

CFG_VREG_MON ADDRESS 0x0065 RW
CFG_VREG_MON RESET_VALUE 0x00
 VREG_MON_CFG BIT[0]
  VREG_MON_BURST_ENABL VALUE 0x0
  VREG_MON_ALWAYS_ENABL VALUE 0x1

CFG_VREG_OCP ADDRESS 0x0066 RW
CFG_VREG_OCP RESET_VALUE 0x48
 OCP_LATCH_EN BIT[6]
  OCP_LATCH_EN_FALSE VALUE 0x0
  OCP_LATCH_EN_TRUE VALUE 0x1
 WAIT_OCP_TIMER BIT[4:3]
  WAIT_OCP_TIMER_320US VALUE 0x0
  WAIT_OCP_TIMER_640US VALUE 0x1
  WAIT_OCP_TIMER_1280_US VALUE 0x2
  WAIT_OCP_TIMER_1280US VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
  OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
 OCP_STATUS_CLEAR BIT[1]
  OCP_STATUS_CLEAR_FALSE VALUE 0x0
  OCP_STATUS_CLEAR_TRUE VALUE 0x1

CFG_PFM_COMP ADDRESS 0x0067 RW
CFG_PFM_COMP RESET_VALUE 0x06
 HCPFM_HYS BIT[3:2]
  HCPFM_COMPARATOR_HYSTERESIS_0MV VALUE 0x0
  HCPFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x1
  HCPFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x2
  HCPFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x3
 PFM_HYS BIT[1:0]
  PFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x0
  PFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x1
  PFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x2
  PFM_COMPARATOR_HYSTERESIS_40MV VALUE 0x3

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x74
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
 ULS_VSET_UB BIT[3:0]

FB_FILT_CFG ADDRESS 0x006F RW
FB_FILT_CFG RESET_VALUE 0x3B
 FB_GAIN BIT[5]
  FB_GAIN_X2 VALUE 0x0
  FB_GAIN_X1 VALUE 0x1
 IDAC_RANGE BIT[4:3]
  IDAC_RANGE_08MV_1P00UA VALUE 0x0
  IDAC_RANGE_12MV_1P50UA VALUE 0x1
  IDAC_RANGE_14MV_1P75UA VALUE 0x2
  IDAC_RANGE_16MV_2P00UA VALUE 0x3
 FB_RANGE BIT[2]
  FB_RANGE_NORMAL_OP_NO_FDBK_DIV VALUE 0x0
  FB_RANGE_PROTECT_OP_RES_FDBK_DIV VALUE 0x1
 PWM_ITAIL_CFG BIT[1:0]
  PWM_COMP_TAIL_CURRENT_2UA VALUE 0x0
  PWM_COMP_TAIL_CURRENT_4UA VALUE 0x1
  PWM_COMP_TAIL_CURRENT_10UA VALUE 0x2
  PWM_COMP_TAIL_CURRENT_20UA VALUE 0x3

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_0_LFRC_DIV2 VALUE 0x0
  READY_DEB_1_LFRC_DIV4 VALUE 0x1
  READY_DEB_2_LFRC_DIV8 VALUE 0x2
  READY_DEB_3_LFRC_DIV16 VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
  ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
  ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
  ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

VDIP_CFG ADDRESS 0x0071 RW
VDIP_CFG RESET_VALUE 0x05
 VDIP_CFG BIT[3:2]
  VDIP_DISABLED VALUE 0x0
  VDIP_BURST_ENABLED VALUE 0x1
  VDIP_ENABLED1 VALUE 0x2
  VDIP_ENABLED2 VALUE 0x3
 VDIP_THRESH BIT[1:0]
  VDIP_THRESH_5MV VALUE 0x0
  VDIP_THRESH_10MV VALUE 0x1
  VDIP_THRESH_15MV VALUE 0x2
  VDIP_THRESH_20MV VALUE 0x3

MPH_STROBE_SHADOW ADDRESS 0x0079 W
MPH_STROBE_SHADOW RESET_VALUE 0x00
 MPH_STROBE BIT[0]

MODE_FSM_MASK ADDRESS 0x00A0 RW
MODE_FSM_MASK RESET_VALUE 0x00
 MODE_FSM_MASK_EN BIT[7]
  MODE_FSM_MASK_EN_0 VALUE 0x0
  MODE_FSM_MASK_EN_1 VALUE 0x1
 MODE_FSM_MASK_VALUE BIT[3:0]
  MODE_FSM_FORCE_OFF VALUE 0x0
  MODE_FSM_FORCE_SS1 VALUE 0x1
  MODE_FSM_FORCE_INITWARM1 VALUE 0x2
  MODE_FSM_FORCE_INITWARM2 VALUE 0x3
  MODE_FSM_FORCE_SS2 VALUE 0x4
  MODE_FSM_FORCE_PWM VALUE 0x5
  MODE_FSM_FORCE_PFM VALUE 0x6
  MODE_FSM_FORCE_HCPFM1 VALUE 0x7
  MODE_FSM_FORCE_HCPFM2 VALUE 0x8
  MODE_FSM_FORCE_MPOFF VALUE 0x9
  MODE_FSM_FORCE_MPWARM1 VALUE 0xA
  MODE_FSM_FORCE_MPWARM2 VALUE 0xB
  MODE_FSM_FORCE_PWMWAIT VALUE 0xC
  MODE_FSM_FORCE_MPPFM VALUE 0xD
  MODE_FSM_FORCE_RPM VALUE 0xE
  MODE_FSM_FORCE_RPMWAIT VALUE 0xF

MODE_FSM_WAITS_1 ADDRESS 0x00A1 RW
MODE_FSM_WAITS_1 RESET_VALUE 0x8D
 TIMER_T3 BIT[7:6]
  TIMER_T3_5US VALUE 0x0
  TIMER_T3_10US VALUE 0x1
  TIMER_T3_20US VALUE 0x2
  TIMER_T3_30US VALUE 0x3
 TIMER_T2 BIT[5:4]
  TIMER_T2_5US VALUE 0x0
  TIMER_T2_10US VALUE 0x1
  TIMER_T2_20US VALUE 0x2
  TIMER_T2_30US VALUE 0x3
 TIMER_T1 BIT[3:2]
  TIMER_T1_5US VALUE 0x0
  TIMER_T1_10US VALUE 0x1
  TIMER_T1_20US VALUE 0x2
  TIMER_T1_30US VALUE 0x3
 TIMER_T0 BIT[1:0]
  TIMER_T0_5US VALUE 0x0
  TIMER_T0_10US VALUE 0x1
  TIMER_T0_20US VALUE 0x2
  TIMER_T0_30US VALUE 0x3

MODE_FSM_WAIT_2 ADDRESS 0x00A2 RW
MODE_FSM_WAIT_2 RESET_VALUE 0x85
 SS_CL_THRESH BIT[7:6]
  SS_CL_THRESH_0MV VALUE 0x0
  SS_CL_THRESH_32MV VALUE 0x1
  SS_CL_THRESH_64MV VALUE 0x2
  SS_CL_THRESH_96MV VALUE 0x3
 TIMER_T5 BIT[3:2]
  TIMER_T5_5US VALUE 0x0
  TIMER_T5_10US VALUE 0x1
  TIMER_T5_20US VALUE 0x2
  TIMER_T5_30US VALUE 0x3
 TIMER_T4 BIT[1:0]
  TIMER_T4_20US VALUE 0x0
  TIMER_T4_40US VALUE 0x1
  TIMER_T4_80US VALUE 0x2
  TIMER_T4_160US VALUE 0x3

GATE_DRV_MUX ADDRESS 0x00A3 RW
GATE_DRV_MUX RESET_VALUE 0x00
 GATE_DRV_MUX1 BIT[3]
  GATE_DRV_MUX1_NORMAL_MODE VALUE 0x0
  GATE_DRV_MUX1_DET_BY_MUX2 VALUE 0x1
 GATE_DRV_MUX2 BIT[2]
  GATE_DRV_MUX2_PFM_COMP VALUE 0x0
  GATE_DRV_MUX2_DET_BY_MUX3 VALUE 0x1
 GATE_DRV_MUX3 BIT[1:0]
  GATE_DRV_MUX3_FORCED_TO_1 VALUE 0x0
  GATE_DRV_MUX3_SMPS_CLK VALUE 0x1
  GATE_DRV_MUX3_DTEST1 VALUE 0x2
  GATE_DRV_MUX3_FORCED_TO_0 VALUE 0x3

CORR_DUTY_MUX ADDRESS 0x00A4 RW
CORR_DUTY_MUX RESET_VALUE 0x00
 CORR_DUTY_MUX BIT[1:0]
  CORR_DUTY_MUX_NORMAL_MODE VALUE 0x0
  CORR_DUTY_MUX_FORCED_TO_1 VALUE 0x1
  CORR_DUTY_MUX_FORCED_TO_0 VALUE 0x2
  CORR_DUTY_MUX_DTEST2 VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A5 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x6F
 CORR_SHIFT_EN BIT[6]
  CORR_SHIFT_DISABL VALUE 0x0
  CORR_SHIFT_ENABL_NORMAL_MODE VALUE 0x1
 SAMPLE_CLK_EN BIT[5]
  SAMPLE_CLK_DISABL VALUE 0x0
  SAMPLE_CLK_NORMAL_MODE VALUE 0x1
 SAMPLE_AMP_TRI BIT[4]
  SAMPLE_AMP_NORMAL_MODE VALUE 0x0
  SAMPLE_AMP_TRI_STATE VALUE 0x1
 RAMP_EN BIT[3]
  RAMP_EN_FALSE VALUE 0x0
  RAMP_EN_TRUE VALUE 0x1
 COMPENS_EN BIT[2]
  COMPENS_EN_FALSE VALUE 0x0
  COMPENS_EN_TRUE VALUE 0x1
 SAMPLE_PREBIAS_EN BIT[1]
  SAMPLE_PREBIAS_EN_FALSE VALUE 0x0
  SAMPLE_PREBIAS_EN_TRUE VALUE 0x1
 GDRV_EN BIT[0]
  GDRV_EN_FALSE VALUE 0x0
  GDRV_EN_TRUE VALUE 0x1

EN_OPTIONS_DFT_2 ADDRESS 0x00A6 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xD0
 PFM_EXIT_DIP_EN BIT[7]
  PFM_EXIT_DIP_DISABL VALUE 0x0
  PFM_EXIT_DIP_ENABL VALUE 0x1
 DIP_LAT_BYPASS BIT[6]
  DIP_LAT_BYP_DISABL VALUE 0x0
  DIP_LAT_BYP_ENABL VALUE 0x1
 SPARE_OUT BIT[5]
  SPARE_OUT_FALSE VALUE 0x0
  SPARE_OUT_TRUE VALUE 0x1
 SS1_FOLDBACK_FRC BIT[4]
  SS1_FOLDBACK_FRC_FALSE VALUE 0x0
  SS1_FOLDBACK_FRC_TRUE VALUE 0x1
 SS2_FOLDBACK_FRC BIT[3]
  SS2_FOLDBACK_FRC_FALSE VALUE 0x0
  SS2_FOLDBACK_FRC_TRUE VALUE 0x1
 EN5_GLUE_LOGIC_CFG BIT[2]
  EN5_GLUE_LOGIC_CFG_FALSE VALUE 0x0
  EN5_GLUE_LOGIC_CFG_TRUE VALUE 0x1

MPHASE_IDAC ADDRESS 0x00A7 RW
MPHASE_IDAC RESET_VALUE 0x00
 OVR_EN BIT[7]
  MPHASE_IDAC_OVERRIDE_FALSE VALUE 0x0
  MPHASE_IDAC_OVERRIDE_TRUE VALUE 0x1
 DATA BIT[5:0]

EN_OPTIONS_DFT_1_SHADOW ADDRESS 0x00A8 W
EN_OPTIONS_DFT_1_SHADOW RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
 FRC_CLL BIT[6]
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
 ADAPT_ZX_EN BIT[4]
 CL_CFG BIT[3:2]
 ZX_CFG BIT[1:0]

EN_OPTIONS_DFT_2_SHADOW ADDRESS 0x00A9 W
EN_OPTIONS_DFT_2_SHADOW RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
 PFM_ENTRY_DCM_EN BIT[6]
 PFM_EXIT_CL_EN BIT[5]
 ADC_DACTOP_ISRC_CFG BIT[4]
 ADC_DACMID_BUF_TRI BIT[3]
 ADC_SAMPLE_BUF_TRI BIT[2]
 ADC_DAC2COMP_SW_EN BIT[1]

EN_OPTIONS_DFT_3_SHADOW ADDRESS 0x00AA W
EN_OPTIONS_DFT_3_SHADOW RESET_VALUE 0x20
 SPARE_OUT BIT[7]
 EN7_MPPFM_STATE_CFG BIT[6]
 FOLDBACK_CFG BIT[5:4]

ZX_ADAPT_CTL_SHADOW ADDRESS 0x00AB W
ZX_ADAPT_CTL_SHADOW RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
 ZX_UP_CYCLES BIT[3:2]
 ZX_DOWN_CYCLES BIT[1:0]

ANTI_ESL_CFG_1 ADDRESS 0x00AC RW
ANTI_ESL_CFG_1 RESET_VALUE 0x00
 DUTY_FB_SEL_CORR BIT[7]
  DUTY_FB_CORR_PWM VALUE 0x0
  DUTY_FB_CORR_AFSM VALUE 0x1
 DUTY_FB_SEL_COMPENS BIT[6]
  DUTY_FB_COMPENS_PWM VALUE 0x0
  DUTY_FB_COMPENS_AFSM VALUE 0x1
 DUTY_FB_SEL_ANTI_ESL BIT[5]
  DUTY_FB_ANTIESL_PWM VALUE 0x0
  DUTY_FB_ANTIESL_AFSM VALUE 0x1
 GATE_DRV_LAT BIT[4:3]
  GDRV_PASSTHRU_0X00 VALUE 0x0
  GDRV_PASSTHRU_0X01 VALUE 0x1
  GRDV_LATCH_LOW_TO_HIGH_TRAN_DUR_MOD_PERIOD VALUE 0x2
  GDRV_LATCH_LOW_TO_HIGH_TRAN_DUR_RISE_SLOPE_MOD_RAMP VALUE 0x3
 ESL_PULSE_MAG BIT[2:0]

ANTI_ESL_CFG_2 ADDRESS 0x00AD RW
ANTI_ESL_CFG_2 RESET_VALUE 0x00
 SPARE_2 BIT[7]
  SPARE_2_LO VALUE 0x0
  SPARE_2_HI VALUE 0x1
 IDAC_LPM_EN BIT[6]
  LPM_IDAC_REF_DISABL VALUE 0x0
  LPM_IDAC_REF_ENABL VALUE 0x1
 DUTY_FB_SEL_LAT BIT[5]
  SPARE_0_LO VALUE 0x0
  SPARE_0_HI VALUE 0x1
 ESL_PULSE_RESET_EN BIT[4]
  ESL_PULSE_RST_DISABL VALUE 0x0
  ESL_PULSE_RST_ENABL VALUE 0x1
 ESL_PULSE_RC_SEL BIT[3:0]
  ESL_PULSE_RC_SEL_DISABLE VALUE 0x0
  ESL_PULSE_RC_SEL_ENABLE VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AE RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x00
 DIV_CORR_MAG_CFG BIT[1:0]
  DIV_CORR_MAG_CFG_DISABLE VALUE 0x0
  DIV_CORR_MAG_CFG_DIVIDE VALUE 0x1
  DIV_CORR_MAG_CFG_USE_REG VALUE 0x2
  DIV_CORR_MAG_CFG_RESERVED VALUE 0x3

EN_OPTIONS_DFT_4 ADDRESS 0x00AF RW
EN_OPTIONS_DFT_4 RESET_VALUE 0x02
 PSKIP_CORR_MAG_CFG BIT[2:0]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7

CFG_ATEST1 ADDRESS 0x00B0 RW
CFG_ATEST1 RESET_VALUE 0x00
 CFG_ATEST1 BIT[2:0]
  ATEST1_UNCONNECTED VALUE 0x0
  ATEST1_REFLO VALUE 0x1
  ATEST1_REFMID VALUE 0x2
  ATEST1_REFHI VALUE 0x3
  ATEST1_RBUFF_TERM VALUE 0x4
  ATEST1_IDACREF VALUE 0x5
  ATEST1_DACREF VALUE 0x6
  ATEST1_IZTC_1U VALUE 0x7

CFG_ATEST2 ADDRESS 0x00B1 RW
CFG_ATEST2 RESET_VALUE 0x00
 CFG_ATEST2 BIT[2:0]
  ATEST2_UNCONNECTED VALUE 0x0
  ATEST2_VREG VALUE 0x1
  ATEST2_RMT_GND VALUE 0x2
  ATEST2_REF_GND VALUE 0x3
  ATEST2_REFVALL VALUE 0x4
  ATEST2_HOLDVALL VALUE 0x5
  ATEST2_VREF_IN VALUE 0x6
  ATEST2_RVDD VALUE 0x7

CFG_ATEST3 ADDRESS 0x00B2 RW
CFG_ATEST3 RESET_VALUE 0x00
 CFG_ATEST3 BIT[1:0]
  ATEST3_UNCONNECTED VALUE 0x0
  ATEST3_RVDD VALUE 0x1
  ATEST3_REFPK VALUE 0x2
  ATEST3_HOLDPK VALUE 0x3

CFG_ATEST4 ADDRESS 0x00B3 RW
CFG_ATEST4 RESET_VALUE 0x00
 CFG_ATEST4 BIT[1:0]
  ATEST4_UNCONNECTED VALUE 0x0
  ATEST4_AVDD VALUE 0x1
  ATEST4_1B1U_UNTRIM_DFT VALUE 0x2
  ATEST4_REFCOMM VALUE 0x3

CFG_DTEST1 ADDRESS 0x00B4 RW
CFG_DTEST1 RESET_VALUE 0x00
 CFG_DTEST1 BIT[3:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_PWMOUT_DFT VALUE 0x1
  DTEST1_PFMOUT_DFT VALUE 0x2
  DTEST1_DUTY_FB VALUE 0x3
  DTEST1_SMPS_CLK VALUE 0x4
  DTEST1_BIAS_REQ_FROM_PS VALUE 0x5
  DTEST1_VREG_READY_INT VALUE 0x6
  DTEST1_MODE_FSM_0 VALUE 0x7
  DTEST1_CAL_FB_FLAG_FILT VALUE 0x8
  DTEST1_RPM_WAKE_CTRL VALUE 0x9
  DTEST1_CLK_19P2_REQ_FROM_PS VALUE 0xA
  DTEST1_MP_ACTIVE_PHASE_CNT_FROM_PS_0 VALUE 0xB
  DTEST1_RIF_AND_OCP_PERPH_EN VALUE 0xC
  DTEST1_RPM_CHRG_TO_PS VALUE 0xD
  DTEST1_NPM_LPM_EN VALUE 0xE
  DTEST1_REF_EN VALUE 0xF

CFG_DTEST2 ADDRESS 0x00B5 RW
CFG_DTEST2 RESET_VALUE 0x00
 CFG_DTEST2 BIT[2:0]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_VREG_FAULT_INT VALUE 0x1
  DTEST2_MODE_FSM_1 VALUE 0x2
  DTEST2_NPM_FLAG_PRE VALUE 0x3
  DTEST2_PFM_EXIT_TRIG_FROM_PS VALUE 0x4
  DTEST2_CLK_REQ_STEPPER VALUE 0x5
  DTEST2_MP_ACTIVE_PHASE_CNT_FROM_PS_1 VALUE 0x6
  DTEST2_LOGIC_RB_AND_AVDD_OK VALUE 0x7

CFG_DTEST3 ADDRESS 0x00B6 RW
CFG_DTEST3 RESET_VALUE 0x00
 CFG_DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_VREG_OK_COMP VALUE 0x1
  DTEST3_MODE_FSM_2 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL_ANA VALUE 0x3
  DTEST3_CAL_FB_FLAG_UNFILT VALUE 0x4
  DTEST3_FOLDBACK_FLAG VALUE 0x5
  DTEST3_MP_ACTIVE_PHASE_CNT_FROM_PS_2 VALUE 0x6
  DTEST3_MP_OCP_PERPH_EN_IN VALUE 0x7

CFG_DTEST4 ADDRESS 0x00B7 RW
CFG_DTEST4 RESET_VALUE 0x00
 CFG_DTEST4 BIT[2:0]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_SOFTSTART_DONE VALUE 0x1
  DTEST4_STEPPER_DONE_FLAG VALUE 0x2
  DTEST4_MODE_FSM_3 VALUE 0x3
  DTEST4_MP_NPM_OUT VALUE 0x4
  DTEST4_CLK_19P2_REQ_FSM VALUE 0x5
  DTEST4_MP_ACTIVE_PHASE_CNT_FROM_PS_3 VALUE 0x6
  DTEST4_MP_OCP_PERPH_EN_OUT VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x20
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABL_PRESET_FALSE VALUE 0x0
  ENABL_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_INT_TEST_VAL BIT[1]
  VREG_READY_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_READY_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_FAULT_INT_TEST_VAL BIT[0]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1

CAL_REQUEST ADDRESS 0x00E2 W
CAL_REQUEST RESET_VALUE 0x00
 CAL_REQUEST BIT[7]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1

CAL_EN ADDRESS 0x00E3 W
CAL_EN RESET_VALUE 0x80
 CAL_EN BIT[7]
  CAL_EN_FALSE VALUE 0x0
  CAL_EN_TRUE VALUE 0x1

CAL_CTL_1 ADDRESS 0x00E4 RW
CAL_CTL_1 RESET_VALUE 0xF0
 IDAC_BUF_CAL_EN BIT[7:6]
  IDAC_BUF_CAL_CENTER_CODE VALUE 0x0
  IDAC_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  IDAC_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  IDAC_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 CORR_BUF_CAL_EN BIT[5:4]
  CORR_BUF_CAL_CENTER_CODE VALUE 0x0
  CORR_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  CORR_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  CORR_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 PWM_CAL_EN BIT[3]
  PWM_CAL_CENTER_CODE VALUE 0x0
  PWM_CAL_DIRECTCAL_ENABL VALUE 0x1
 PFM_CAL_EN BIT[2]
  PFM_CAL_CENTER_CODE VALUE 0x0
  PFM_CAL_DIRECTCAL_ENABL VALUE 0x1
 VDIP_CAL_EN BIT[1]
  VDIP_CAL_CENTER_CODE VALUE 0x0
  VDIP_CAL_DIRECTCAL_ENABL VALUE 0x1
 RAMP_CAL_EN BIT[0]
  RAMP_CAL_CENTER_CODE VALUE 0x0
  RAMP_CAL_DIRECTCAL_ENABL VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

MAN_CAL_VAL ADDRESS 0x00E7 RW
MAN_CAL_VAL RESET_VALUE 0x00
 MAN_CAL_VAL BIT[5:0]

IDAC_CAL_VAL ADDRESS 0x00E8 R
IDAC_CAL_VAL RESET_VALUE 0x10
 IDAC_CAL_VAL BIT[4:0]

CORR_CAL_VAL ADDRESS 0x00E9 R
CORR_CAL_VAL RESET_VALUE 0x10
 CORR_CAL_VAL BIT[4:0]

PWM_CAL_VAL ADDRESS 0x00EA R
PWM_CAL_VAL RESET_VALUE 0x10
 PWM_CAL_VAL BIT[4:0]

PFM_CAL_VAL ADDRESS 0x00EB R
PFM_CAL_VAL RESET_VALUE 0x00
 PFM_CAL_VAL BIT[4:0]

VDIP_CAL_VAL ADDRESS 0x00EC R
VDIP_CAL_VAL RESET_VALUE 0x00
 VDIP_CAL_VAL BIT[4:0]

RAMP_CAL_VAL ADDRESS 0x00ED R
RAMP_CAL_VAL RESET_VALUE 0x08
 RAMP_CAL_VAL BIT[3:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 NUM_TRIM BIT[7:0]

PWM_TRIM ADDRESS 0x00F1 RW
PWM_TRIM RESET_VALUE 0x10
 PWM_TRIM BIT[4:0]

PFM_TRIM ADDRESS 0x00F2 RW
PFM_TRIM RESET_VALUE 0x00
 PFM_TRIM BIT[4:0]

VDIP_TRIM ADDRESS 0x00F3 RW
VDIP_TRIM RESET_VALUE 0x00
 VDIP_TRIM BIT[4:0]

RAMP_TRIM ADDRESS 0x00F4 RW
RAMP_TRIM RESET_VALUE 0x08
 RAMP_TRIM BIT[3:0]

S5_PS_BASE BASE 0x00012100 s5_psaddr 31:0

 s5_ps MODULE OFFSET=S5_PS_BASE+0x00000000 MAX=S5_PS_BASE+0x000000FF APRE=S5_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S5_PS_BASE.S5_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x80
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
 LUT_EN BIT[6]
  LUT_DISABL VALUE 0x0
  LUT_ENABL VALUE 0x1

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x00
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

CL_CTL_1 ADDRESS 0x0060 RW
CL_CTL_1 RESET_VALUE 0x1D
 PWM_CL BIT[4:0]

CL_CTL_2 ADDRESS 0x0061 RW
CL_CTL_2 RESET_VALUE 0x00
 HCPFM_CL BIT[4:0]

CL_CTL_3 ADDRESS 0x0062 RW
CL_CTL_3 RESET_VALUE 0x03
 LPM_CL BIT[4:0]

AUTO_CTL_1 ADDRESS 0x0063 RW
AUTO_CTL_1 RESET_VALUE 0x8A
 LPM_EXIT_CL_CNT BIT[7:5]
  LPM_EXIT_CL_CNT_2 VALUE 0x0
  LPM_EXIT_CL_CNT_4 VALUE 0x1
  LPM_EXIT_CL_CNT_6 VALUE 0x2
  LPM_EXIT_CL_CNT_8 VALUE 0x3
  LPM_EXIT_CL_CNT_12 VALUE 0x4
  LPM_EXIT_CL_CNT_16 VALUE 0x5
  LPM_EXIT_CL_CNT_24 VALUE 0x6
  LPM_EXIT_CL_CNT_32 VALUE 0x7
 LPM_ENTRY_DCM_CNT BIT[4:2]
  LPM_ENTRY_CYCLES_1 VALUE 0x0
  LPM_ENTRY_CYCLES_5 VALUE 0x1
  LPM_ENTRY_CYCLES_9 VALUE 0x2
  LPM_ENTRY_CYCLES_13 VALUE 0x3
  LPM_ENTRY_CYCLES_17 VALUE 0x4
  LPM_ENTRY_CYCLES_21 VALUE 0x5
  LPM_ENTRY_CYCLES_25 VALUE 0x6
  LPM_ENTRY_CYCLES_29 VALUE 0x7
 LPM_ENTRY_DCM_RST BIT[1:0]
  LPM_ENTRY_CYCLES_RST_IN_1 VALUE 0x0
  LPM_ENTRY_CYCLES_RST_IN_2 VALUE 0x1
  LPM_ENTRY_CYCLES_RST_IN_4 VALUE 0x2
  LPM_ENTRY_CYCLES_RST_IN_8 VALUE 0x3

AUTO_CTL_2 ADDRESS 0x0064 RW
AUTO_CTL_2 RESET_VALUE 0x00
 LPM_ENTRY_CL_VAL BIT[7:3]
 LPM_ENTRY_CL_FILT BIT[2:0]
  LPM_ENTRY_CL_FILT_4OF4_WITH_RST VALUE 0x0
  LPM_ENTRY_CL_FILT_8OF8_WITH_RST VALUE 0x1
  LPM_ENTRY_CL_FILT_16OF16_WITH_RST VALUE 0x2
  LPM_ENTRY_CL_FILT_32OF32_WITH_RST VALUE 0x3
  LPM_ENTRY_CL_FILT_4OF4_NO_RST VALUE 0x4
  LPM_ENTRY_CL_FILT_7OF8_NO_RST VALUE 0x5
  LPM_ENTRY_CL_FILT_14OF16_NO_RST VALUE 0x6
  LPM_ENTRY_CL_FILT_28OF32_NO_RST VALUE 0x7

ACTIVITY_DETECT ADDRESS 0x0065 RW
ACTIVITY_DETECT RESET_VALUE 0x09
 ACT_LOW_TIMER BIT[3:2]
  ACT_LO_2_CYC VALUE 0x0
  ACT_LO_4_CYC VALUE 0x1
  ACT_LO_8_CYC VALUE 0x2
  ACT_LO_16_CYC VALUE 0x3
 ACT_HIGH_TIMER BIT[1:0]
  ACT_HI_1_CYC VALUE 0x0
  ACT_HI_2_CYC VALUE 0x1
  ACT_HI_3_CYC VALUE 0x2
  ACT_HI_4_CYC VALUE 0x3

LPM_ADC_VAL ADDRESS 0x0066 RW
LPM_ADC_VAL RESET_VALUE 0x07
 LPM_ENTRY_ADC_VAL BIT[5:0]

LPM_ADC_CTL ADDRESS 0x0067 RW
LPM_ADC_CTL RESET_VALUE 0x02
 LPM_ENTRY_ADC_DIV BIT[1:0]
  LPM_REC_FILT_2 VALUE 0x0
  LPM_REC_FILT_4 VALUE 0x1
  LPM_REC_FILT_8 VALUE 0x2
  LPM_REC_FILT_16 VALUE 0x3

LPM_CFG ADDRESS 0x0068 RW
LPM_CFG RESET_VALUE 0x09
 MPPFM_CL_CFG BIT[4]
  MPPFM_CL_CFG_PFM_CL VALUE 0x0
  MPPFM_CL_CFG_HCPFM_CL VALUE 0x1
 PFM_BIAS_CFG BIT[3]
  PFM_BIAS_LO VALUE 0x0
  PFM_BIAS_HI VALUE 0x1
 LEGACY BIT[2]
  LEGACY_PFM_DISABL VALUE 0x0
  LEGACY_PFM_ENABL VALUE 0x1
 TOFF BIT[1:0]
  TOFF_1X VALUE 0x0
  TOFF_1P5X VALUE 0x1
  TOFF_2X VALUE 0x2
  TOFF_3X VALUE 0x3

FSM_MINON_CFG ADDRESS 0x0070 RW
FSM_MINON_CFG RESET_VALUE 0x1A
 CL_EXTEND_BLANK BIT[4]
  CL_EXTEND_BLANK_DISABLED VALUE 0x0
  CL_EXTEND_BLANK_ENABLED VALUE 0x1
 N_MIN_ON_TIME BIT[3:2]
  NMOS_MIN_ON_TIME_10NS VALUE 0x0
  NMOS_MIN_ON_TIME_20NS VALUE 0x1
  NMOS_MIN_ON_TIME_30NS VALUE 0x2
  NMOS_MIN_ON_TIME_40NS VALUE 0x3
 P_MIN_ON_TIME BIT[1:0]
  PMOS_MIN_ON_TIME_10NS VALUE 0x0
  PMOS_MIN_ON_TIME_20NS VALUE 0x1
  PMOS_MIN_ON_TIME_30NS VALUE 0x2
  PMOS_MIN_ON_TIME_40NS VALUE 0x3

ZX_CAL_CFG ADDRESS 0x0073 RW
ZX_CAL_CFG RESET_VALUE 0x00
 ZX_VOS_NOM BIT[5:0]

NONOVLAP_CFG ADDRESS 0x0074 RW
NONOVLAP_CFG RESET_VALUE 0x15
 ADC_PEAK_SAMPLE BIT[4]
  SAMPLE_AVG_SEL VALUE 0x0
  SAMPLE_PEAK_SEL VALUE 0x1
 NDRV_ON_DEL BIT[3:2]
  NDRV_ON_DEL_0NS VALUE 0x0
  NDRV_ON_DEL_0P5NS VALUE 0x1
  NDRV_ON_DEL_1NS VALUE 0x2
  NDRV_ON_DEL_2NS VALUE 0x3
 PDRV_ON_DEL BIT[1:0]
  PDRV_ON_DEL_0NS VALUE 0x0
  PDRV_ON_DEL_0P5NS VALUE 0x1
  PDRV_ON_DEL_1NS VALUE 0x2
  PDRV_ON_DEL_2NS VALUE 0x3

ADC_FRONT_CFG ADDRESS 0x0075 RW
ADC_FRONT_CFG RESET_VALUE 0x3F
 REP_FILT_CFG BIT[5:3]
 ADC_FILT_CFG BIT[2:0]

P0_LUT_IN ADDRESS 0x0078 R
P0_LUT_IN RESET_VALUE 0xXX
 P0_LUT_IN BIT[5:0]

MPH_STROBE ADDRESS 0x0079 RW
MPH_STROBE RESET_VALUE 0x00
 MPH_STROBE BIT[0]

LUT_OUT ADDRESS 0x007A R
LUT_OUT RESET_VALUE 0xXX
 LUT_OUT BIT[5:0]

ADC_OUT ADDRESS 0x007B R
ADC_OUT RESET_VALUE 0xXX
 ADC_OUT BIT[6:0]

ADC_FRC ADDRESS 0x007C RW
ADC_FRC RESET_VALUE 0x00
 ADC_FRC_EN BIT[7]
  DAC_FRC_DISABL VALUE 0x0
  DAC_FRC_ENABL VALUE 0x1
 ADC_FRC_DATA BIT[5:0]

MP_CORR_DFT ADDRESS 0x007D RW
MP_CORR_DFT RESET_VALUE 0x00
 CORR_FRC BIT[1:0]
  CORR_FRC_NORMAL VALUE 0x0
  CORR_FRC_CHECKER1 VALUE 0x1
  CORR_FRC_CHECKER2 VALUE 0x2

DAC_DATA ADDRESS 0x007E R
DAC_DATA RESET_VALUE 0xXX
 DAC_DATA BIT[5:0]

DAC_FRC ADDRESS 0x007F RW
DAC_FRC RESET_VALUE 0x00
 DAC_FRC_EN BIT[7]
  ADC_FRC_DISABL VALUE 0x0
  ADC_FRC_ENABL VALUE 0x1
 DAC_FRC_DATA BIT[6:0]

LUT_DAC_PT_0 ADDRESS 0x0080 RW
LUT_DAC_PT_0 RESET_VALUE 0x12
 DAC_PT_0 BIT[5:0]

LUT_DAC_PT_1 ADDRESS 0x0081 RW
LUT_DAC_PT_1 RESET_VALUE 0x12
 DAC_PT_1 BIT[5:0]

LUT_DAC_PT_2 ADDRESS 0x0082 RW
LUT_DAC_PT_2 RESET_VALUE 0x0C
 DAC_PT_2 BIT[5:0]

LUT_DAC_PT_3 ADDRESS 0x0083 RW
LUT_DAC_PT_3 RESET_VALUE 0x3F
 DAC_PT_3 BIT[5:0]

LUT_ADC_PT_1 ADDRESS 0x0087 RW
LUT_ADC_PT_1 RESET_VALUE 0x09
 ADC_PT_1 BIT[5:0]

LUT_ADC_PT_2 ADDRESS 0x0088 RW
LUT_ADC_PT_2 RESET_VALUE 0x0A
 ADC_PT_2 BIT[5:0]

LUT_ADC_PT_3 ADDRESS 0x0089 RW
LUT_ADC_PT_3 RESET_VALUE 0x3F
 ADC_PT_3 BIT[5:0]

LUT_SLOPE_HI_0 ADDRESS 0x008C RW
LUT_SLOPE_HI_0 RESET_VALUE 0x00
 SLOPE_HI_0 BIT[6:0]

LUT_SLOPE_LO_0 ADDRESS 0x008D RW
LUT_SLOPE_LO_0 RESET_VALUE 0x00
 SLOPE_LO_0 BIT[5:0]

LUT_SLOPE_HI_1 ADDRESS 0x008E RW
LUT_SLOPE_HI_1 RESET_VALUE 0x46
 SLOPE_HI_1 BIT[6:0]

LUT_SLOPE_LO_1 ADDRESS 0x008F RW
LUT_SLOPE_LO_1 RESET_VALUE 0x00
 SLOPE_LO_1 BIT[5:0]

LUT_SLOPE_HI_2 ADDRESS 0x0090 RW
LUT_SLOPE_HI_2 RESET_VALUE 0x00
 SLOPE_HI_2 BIT[6:0]

LUT_SLOPE_LO_2 ADDRESS 0x0091 RW
LUT_SLOPE_LO_2 RESET_VALUE 0x3D
 SLOPE_LO_2 BIT[5:0]

MPHASE_PI_CFG1 ADDRESS 0x0096 RW
MPHASE_PI_CFG1 RESET_VALUE 0x67
 A_COEFFICIENT BIT[7:0]

MPHASE_PI_CFG4 ADDRESS 0x0097 RW
MPHASE_PI_CFG4 RESET_VALUE 0x64
 B_COEFFICIENT BIT[7:0]

MPHASE_PHASE_CNT ADDRESS 0x0098 RW
MPHASE_PHASE_CNT RESET_VALUE 0x06
 PHASE_CNT_FILT_NPM BIT[3:2]
  PH_CNT_FILT_NPM_2P5US VALUE 0x0
  PH_CNT_FILT_NPM_10US VALUE 0x1
  PH_CNT_FILT_NPM_40US VALUE 0x2
  PH_CNT_FILT_NPM_160US VALUE 0x3
 PHASE_CNT_FILT_LPM BIT[1:0]
  PH_CNT_FILT_LPM_2P5US VALUE 0x0
  PH_CNT_FILT_LPM_10US VALUE 0x1
  PH_CNT_FILT_LPM_40US VALUE 0x2
  PH_CNT_FILT_LPM_160US VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A8 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 FRC_CLL BIT[6]
  FRC_CLL_FALSE VALUE 0x0
  FRC_CLL_TRUE VALUE 0x1
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
  NLIM_TIMER_MASK_PULSE_EN_DO_NOT_MASK_TOFF_TIMER VALUE 0x0
  NLIM_TIMER_MASK_PULSE_EN_MASK_TOFF_TIMER_UPON_LPM_EXIT_TRIGGER VALUE 0x1
 ADAPT_ZX_EN BIT[4]
  ADAPT_ZX_DISABL VALUE 0x0
  ADAPT_ZX_ENABL VALUE 0x1
 CL_CFG BIT[3:2]
  CL_COMP_DISABL VALUE 0x0
  CL_COMP_ENABL VALUE 0x1
  CL_COMP_ENABL_FRC_LO VALUE 0x2
  CL_COMP_ENABL_FRC_HI VALUE 0x3
 ZX_CFG BIT[1:0]
  ZX_COMP_ENABL_ONLY_FOR_PWM_LPM_BURSTS_WARMUP VALUE 0x0
  ZX_COMP_ENABL VALUE 0x1
  ZX_COMP_ENABL_FRC_LO VALUE 0x2
  ZX_COMP_ENABL_FRC_HI VALUE 0x3

EN_OPTIONS_DFT_2 ADDRESS 0x00A9 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 PFM_ENTRY_DCM_EN BIT[6]
  PFM_ENTRY_DCM_DISABL VALUE 0x0
  PFM_ENTRY_DCM_ENABL VALUE 0x1
 PFM_EXIT_CL_EN BIT[5]
  PFM_EXIT_CL_DISABL VALUE 0x0
  PFM_EXIT_CL_ENABL VALUE 0x1
 ADC_DACTOP_ISRC_CFG BIT[4]
  DACTOP_ISRC_DISABL VALUE 0x0
  DACTOP_ISRC_ENABL VALUE 0x1
 ADC_DACMID_BUF_TRI BIT[3]
  DACMID_BUF_NORM VALUE 0x0
  DACMID_BUF_TRI VALUE 0x1
 ADC_SAMPLE_BUF_TRI BIT[2]
  SAMPLE_BUF_NORM VALUE 0x0
  SAMPLE_BUF_TRI VALUE 0x1
 ADC_DAC2COMP_SW_EN BIT[1]
  DAC2COMP_SW_OPEN VALUE 0x0
  DAC2COMP_SW_NORM VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AA RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x20
 SPARE_OUT BIT[7]
  SPARE_OUT_UNSYNCED_VERSION VALUE 0x0
  SPARE_OUT_SYNCED_VERSION VALUE 0x1
 EN7_MPPFM_STATE_CFG BIT[6]
  EN7_MPPFM_STATE_CFG_FALSE VALUE 0x0
  EN7_MPPFM_STATE_CFG_TRUE VALUE 0x1
 FOLDBACK_CFG BIT[5:4]
  FOLDBACK_CFG_FORCE_0 VALUE 0x0
  FOLDBACK_CFG_FORCE_ONE VALUE 0x1
  FOLDBACK_CFG_NORMAL VALUE 0x2
  FOLDBACK_CFG_FORCE_1 VALUE 0x3

ZX_ADAPT_CTL ADDRESS 0x00AB RW
ZX_ADAPT_CTL RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
  ZX_SAMPLE_DELAY_TIME_UNIT_ILLEGAL VALUE 0x0
  ZX_SAMPLE_DELAY_TIME_UNIT_10NS VALUE 0x1
  ZX_SAMPLE_DELAY_TIME_UNIT_20NS VALUE 0x2
  ZX_SAMPLE_DELAY_TIME_UNIT_30NS VALUE 0x3
 ZX_UP_CYCLES BIT[3:2]
  ZX_UP_CYCLES_4 VALUE 0x0
  ZX_UP_CYCLES_12 VALUE 0x1
  ZX_UP_CYCLES_20 VALUE 0x2
  ZX_UP_CYCLES_28 VALUE 0x3
 ZX_DOWN_CYCLES BIT[1:0]
  ZX_DOWN_CYCLES_4 VALUE 0x0
  ZX_DOWN_CYCLES_12 VALUE 0x1
  ZX_DOWN_CYCLES_20 VALUE 0x2
  ZX_DOWN_CYCLES_28 VALUE 0x3

ZX_ADAPT_VAL ADDRESS 0x00AC R
ZX_ADAPT_VAL RESET_VALUE 0x00
 ZX_ADAPT_VAL BIT[5:0]

ADC_CLK_CTL ADDRESS 0x00AD RW
ADC_CLK_CTL RESET_VALUE 0x03
 ADC_PULSE_SKIP_CLK_EN BIT[1]
  ADC_PULS_SKIP_CLK_DISABL VALUE 0x0
  ADC_PULS_SKIP_CLK_ENABL VALUE 0x1
 ADC_CLK_SEL BIT[0]
  ADC_SEL_19P2 VALUE 0x0
  ADC_SEL_38P4 VALUE 0x1

ATEST12 ADDRESS 0x00B0 RW
ATEST12 RESET_VALUE 0x00
 ATEST2 BIT[3:2]
  ATEST2_NORMAL_OP VALUE 0x0
  ATEST2_ADC_DACTOP VALUE 0x1
  ATEST2_REPL_CL_SNS VALUE 0x2
  ATEST2_VSW_CL_SNS VALUE 0x3
 ATEST1 BIT[1:0]
  ATEST1_NORMAL_OP VALUE 0x0
  ATEST1_ADC_DACOUT VALUE 0x1
  ATEST1_REPL_CL_FRC VALUE 0x2
  ATEST1_VDDIN_CL_SNS VALUE 0x3

ATEST34 ADDRESS 0x00B1 RW
ATEST34 RESET_VALUE 0x00
 ATEST4 BIT[3:2]
  ATEST4_NORMAL_OP VALUE 0x0
  ATEST4_PGND VALUE 0x1
  ATEST4_VDDIN VALUE 0x2
  ATEST4_REP2_CL_SNS VALUE 0x3
 ATEST3 BIT[1:0]
  ATEST3_NORMAL_OP VALUE 0x0
  ATEST3_REP2_CL_FRC VALUE 0x1
  ATEST3_ADC_COMP_PLUS VALUE 0x2
  ATEST3_VSW VALUE 0x3

DTEST12 ADDRESS 0x00B2 RW
DTEST12 RESET_VALUE 0x00
 DTEST2 BIT[6:4]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_DTEST_ADC_2 VALUE 0x1
  DTEST2_ZX_COMP_OUTPUT VALUE 0x2
  DTEST2_CLK_19P2_DTEST VALUE 0x3
  DTEST2_MP_ACTIVE_PHASE_CNT_OUT_1 VALUE 0x4
  DTEST2_MP_NPM_REQ_TO_CTRL VALUE 0x5
  DTEST2_ADC_DATA_VALID VALUE 0x6
  DTEST2_LUT_DATA_STREAM VALUE 0x7
 DTEST1 BIT[2:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_DTEST_ADC_1 VALUE 0x1
  DTEST1_CL_COMP_OUTPUT VALUE 0x2
  DTEST1_PFM_ENTRY_TRIG_TO_CTRL VALUE 0x3
  DTEST1_MP_ACTIVE_PHASE_CNT_OUT_0 VALUE 0x4
  DTEST1_LUT_DATA_VALID VALUE 0x5
  DTEST1_ADC_DATA_STREAM VALUE 0x6
  DTEST1_ACTIVITY_FLAG VALUE 0x7

DTEST43 ADDRESS 0x00B3 RW
DTEST43 RESET_VALUE 0x00
 DTEST4 BIT[6:4]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_ADC_DTEST_SELECT_0 VALUE 0x1
  DTEST4_ADC_DTEST_SELECT_1 VALUE 0x2
  DTEST4_ADC_DTEST_SELECT_2 VALUE 0x3
  DTEST4_MP_ACTIVE_PHASE_CNT_OUT_3 VALUE 0x4
  DTEST4_CLL_FLAG VALUE 0x5
  DTEST4_DAC_DATA_STREAM VALUE 0x6
  DTEST4_REC_AVERAGE_STREAM VALUE 0x7
 DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_DTEST_ADC_3 VALUE 0x1
  DTEST3_DTEST_ADC_4 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL VALUE 0x3
  DTEST3_MP_ACTIVE_PHASE_CNT_OUT_2 VALUE 0x4
  DTEST3_DAC_DATA_VALID VALUE 0x5
  DTEST3_PHASE_ERR_STREAM VALUE 0x6
  DTEST3_CAL_FB_TO_CTRL VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x20
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

REPLICA_CFG ADDRESS 0x00E5 RW
REPLICA_CFG RESET_VALUE 0x09
 ADC_REP2_FET_FRC BIT[5]
  ADC_REP2_FET_FRC_FALSE VALUE 0x0
  ADC_REP2_FET_FRC_TRUE VALUE 0x1
 CL_COMP_MUX BIT[4]
  CL_COMP_MUX_DISABL VALUE 0x0
  CL_COMP_MUX_ENABL VALUE 0x1
 CL_REP_CURR_EN BIT[3]
  CL_REP_CURR_EN_DISABL VALUE 0x0
  CL_REP_CURR_EN_ENABL VALUE 0x1
 CL_REP2_FET_FRC BIT[2]
  CL_REP2_FET_FRC_DISABL VALUE 0x0
  CL_REP2_FET_FRC_ENABL VALUE 0x1
 REP_FET_FRC BIT[1]
  CL_REP_FET_FRC_DISABL VALUE 0x0
  CL_REP_FET_FRC_ENABL VALUE 0x1
 ADC_REP_CURR_EN BIT[0]
  ADC_REP_CURRENT_EN_FALSE VALUE 0x0
  ADC_REP_CURRENT_EN_TRUE VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

IADC_CAL_THRESHOLD ADDRESS 0x00E7 RW
IADC_CAL_THRESHOLD RESET_VALUE 0x00
 IADC_CAL_THRESHOLD BIT[5:0]

DACMID_BUF_CAL_VAL ADDRESS 0x00E8 R
DACMID_BUF_CAL_VAL RESET_VALUE 0x00
 DACMID_BUF_CAL_VAL BIT[4:0]

SAMPLE_OFFSET_CAL_VAL ADDRESS 0x00E9 R
SAMPLE_OFFSET_CAL_VAL RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_VAL BIT[4:0]

REPLICA_CAL_VAL ADDRESS 0x00EA R
REPLICA_CAL_VAL RESET_VALUE 0x00
 REPLICA_CAL_VAL BIT[3:0]

ZX_CAL_VAL ADDRESS 0x00EB R
ZX_CAL_VAL RESET_VALUE 0x00
 ZX_CAL_VAL BIT[5:0]

CL_GAIN_CAL_VAL ADDRESS 0x00EC R
CL_GAIN_CAL_VAL RESET_VALUE 0x00
 CL_GAIN_CAL_VAL BIT[5:0]

CL_OFFSET_VAL ADDRESS 0x00ED R
CL_OFFSET_VAL RESET_VALUE 0x00
 CL_OFFSET_CAL_VAL BIT[2:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
 NUM_TRIM BIT[7:0]

ZX_TRIM ADDRESS 0x00F1 RW
ZX_TRIM RESET_VALUE 0x00
 ZX_TRIM BIT[5:0]

CL_GAIN_TRIM ADDRESS 0x00F2 RW
CL_GAIN_TRIM RESET_VALUE 0x00
 CL_GAIN_TRIM BIT[5:0]

CL_OFFSET_TRIM ADDRESS 0x00F3 RW
CL_OFFSET_TRIM RESET_VALUE 0x04
 CL_OFFSET_TRIM BIT[2:0]

REPLICA_TRIM ADDRESS 0x00F4 RW
REPLICA_TRIM RESET_VALUE 0x00
 REPLICA_TRIM BIT[3:0]

SAMPLE_OFFSET_TRIM ADDRESS 0x00F5 RW
SAMPLE_OFFSET_TRIM RESET_VALUE 0x00
 SAMPLE_OFFSET_TRIM BIT[4:0]

S5_FREQ_BASE BASE 0x00012200 s5_freqaddr 31:0

 s5_freq MODULE OFFSET=S5_FREQ_BASE+0x00000000 MAX=S5_FREQ_BASE+0x000000FF APRE=S5_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.S5_FREQ_BASE.S5_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x06
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x20
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

CDC_BOOST_FREQ_BASE BASE 0x00012300 cdc_boost_freqaddr 31:0

 cdc_boost_freq MODULE OFFSET=CDC_BOOST_FREQ_BASE+0x00000000 MAX=CDC_BOOST_FREQ_BASE+0x000000FF APRE=CDC_BOOST_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.CDC_BOOST_FREQ_BASE.CDC_BOOST_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x08
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

CDC_NCP_FREQ_BASE BASE 0x00012400 cdc_ncp_freqaddr 31:0

 cdc_ncp_freq MODULE OFFSET=CDC_NCP_FREQ_BASE+0x00000000 MAX=CDC_NCP_FREQ_BASE+0x000000FF APRE=CDC_NCP_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.CDC_NCP_FREQ_BASE.CDC_NCP_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x01
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x08
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

BOB_FREQ_BASE BASE 0x00012500 bob_freqaddr 31:0

 bob_freq MODULE OFFSET=BOB_FREQ_BASE+0x00000000 MAX=BOB_FREQ_BASE+0x000000FF APRE=BOB_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.BOB_FREQ_BASE.BOB_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x0A
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0xA0
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

LDO01_BASE BASE 0x00014000 ldo01addr 31:0

 ldo01 MODULE OFFSET=LDO01_BASE+0x00000000 MAX=LDO01_BASE+0x000000FF APRE=LDO01_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LDO01_BASE.LDO01
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x42
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x9D
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x82
 VOLTAGE_STEPPER_EN BIT[7]
  VOLTAGE_STEPPER_DIABLED VALUE 0x0
  VOLTAGE_STEPPER_ENABLED VALUE 0x1
 STEP_DELAY BIT[1:0]
  DELAY_2_CLK VALUE 0x0
  DELAY_4_CLK VALUE 0x1
  DELAY_8_CLK VALUE 0x2
  DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x30
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_IILIM VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_SNSFET_DRAIN VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x18
 IB_BOT_CONFIG BIT[7]
 IB_LPM_CONFIG BIT[6]
 IB_EA_CONFIG BIT[5]
 PUP_CLAMP_EN BIT[4]
 PLOW_CLAMP_EN BIT[3]
 GATE_PD1_EN BIT[2]
 GATE_PD2_EN BIT[1]
 OCP_THR_CONFIG BIT[0]

TEST5 ADDRESS 0x00E6 RW
TEST5 RESET_VALUE 0x00
 PUP_CLAMP_THR_CONFIG BIT[7]
 PLOW_CLAMP_THR_CONFIG BIT[6]
 STB_CONFIG BIT[5]
 STB_CONFIG2 BIT[4]
 STB_CONFIG3 BIT[3]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x10
 TRIM_CTRL BIT[4:0]

LDO02_BASE BASE 0x00014100 ldo02addr 31:0

 ldo02 MODULE OFFSET=LDO02_BASE+0x00000000 MAX=LDO02_BASE+0x000000FF APRE=LDO02_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LDO02_BASE.LDO02
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x46
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x86
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x0B
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO03_BASE BASE 0x00014200 ldo03addr 31:0

 ldo03 MODULE OFFSET=LDO03_BASE+0x00000000 MAX=LDO03_BASE+0x000000FF APRE=LDO03_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LDO03_BASE.LDO03
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x49
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0xB8
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x0B
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO04_BASE BASE 0x00014300 ldo04addr 31:0

 ldo04 MODULE OFFSET=LDO04_BASE+0x00000000 MAX=LDO04_BASE+0x000000FF APRE=LDO04_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LDO04_BASE.LDO04
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x49
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x86
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x0B
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO05_BASE BASE 0x00014400 ldo05addr 31:0

 ldo05 MODULE OFFSET=LDO05_BASE+0x00000000 MAX=LDO05_BASE+0x000000FF APRE=LDO05_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LDO05_BASE.LDO05
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x49
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x86
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x0B
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO06_BASE BASE 0x00014500 ldo06addr 31:0

 ldo06 MODULE OFFSET=LDO06_BASE+0x00000000 MAX=LDO06_BASE+0x000000FF APRE=LDO06_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LDO06_BASE.LDO06
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x46
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0xE4
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x0C
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO07_BASE BASE 0x00014600 ldo07addr 31:0

 ldo07 MODULE OFFSET=LDO07_BASE+0x00000000 MAX=LDO07_BASE+0x000000FF APRE=LDO07_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LDO07_BASE.LDO07
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x47
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x35
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x0C
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO08_BASE BASE 0x00014700 ldo08addr 31:0

 ldo08 MODULE OFFSET=LDO08_BASE+0x00000000 MAX=LDO08_BASE+0x000000FF APRE=LDO08_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LDO08_BASE.LDO08
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x49
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0xE4
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x0C
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO09_BASE BASE 0x00014800 ldo09addr 31:0

 ldo09 MODULE OFFSET=LDO09_BASE+0x00000000 MAX=LDO09_BASE+0x000000FF APRE=LDO09_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LDO09_BASE.LDO09
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x31
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 DIG_ASSISTED_BYPASS_DETECTED BIT[3]
  DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
  DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xX0
 EA_OUTPUT BIT[7]
  EA_OUT_LOW VALUE 0x0
  EA_OUT_HIGH VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x90
 RET_HYST_HIGH BIT[7:6]
  VSET VALUE 0x0
  VSET_PLUS_2LSB VALUE 0x1
  VSET_PLUS_4LSB VALUE 0x2
  VSET_PLUS_6LSB VALUE 0x3
 RET_HYST_LOW BIT[5:4]
  VSET_ADD_0 VALUE 0x0
  VSET_ADD_1 VALUE 0x1
  VSET_ADD_2 VALUE 0x2
  VSET_ADD_3 VALUE 0x3
 RET_PULSE_EN BIT[3]
  RET_PULSE_DIS VALUE 0x0
  RET_PULSE_EN VALUE 0x1
 RET_PULSE_WIDTH BIT[2]
  RET_PULSE_WIDTH_10US VALUE 0x0
  RET_PULSE_WIDTH_5US VALUE 0x1
 RET_CP_CAP_SIZE BIT[1:0]
  X1 VALUE 0x0
  X1P5 VALUE 0x1
  X2P5 VALUE 0x2
  X4P5 VALUE 0x3

CONFIG_CTL1 ADDRESS 0x0052 RW
CONFIG_CTL1 RESET_VALUE 0x40
 LV_BUFFER_EN BIT[6]
  LV_BUFFER_DISABLED VALUE 0x0
  LV_BUFFER_ENABLED VALUE 0x1
 AMP_BIAS_TURBO BIT[5]
  AMP_BIAS_TURBO_DIS VALUE 0x0
  AMP_BIAS_TURBO_EN VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 DIG_ASSISTED_BYPASS_EN BIT[7]
  DIG_BYPASS_DISABLED VALUE 0x0
  DIG_BYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_EN BIT[6]
  ANA_AUTOBYPASS_DISABLED VALUE 0x0
  ANA_AUTOBYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_THR BIT[1:0]

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x81
 STEPPER_EN BIT[7]
  STEPPER_DIABLED VALUE 0x0
  STEPPER_ENABLED VALUE 0x1
 STEP_DELAY BIT[1:0]
  DELAY_2_CLK VALUE 0x0
  DELAY_4_CLK VALUE 0x1
  DELAY_8_CLK VALUE 0x2
  DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_4_5_SCLK VALUE 0x2
  READY_DEB_3_4_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_4_5_SCLK VALUE 0x2
  ERROR_DEB_3_4_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_IILIM VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_SNSFET_DRAIN VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  GROUND VALUE 0x0
  STEPPER_DONE_D_A2D_BIAS_READY_A_DI_ENABLE_LDO VALUE 0x1
  D_D2A_BUFF_EN_DO_D_D2A_NPM_EN_DO_D_D2A_LPM_EN_DO VALUE 0x2
  OCP_DETECT_SHUTDOWN_LDO_D_LDO_ENABLED_TO_BUCK_D_A2D_VREG_OK_DI VALUE 0x3
  D_D2A_LDO_VSET_DO_2_0 VALUE 0x4
  D_A2D_RM_VREG_OK_DI_D_A2D_LOW_HR_DETECTED_DI_D_D2A_VSENSE_EN_DO VALUE 0x5
  D_D2A_RET_MODE_EN_DO_D_A2D_RM_READY_DI_D_D2A_AMP_EN_DO VALUE 0x6
  D_A2D_RM_DISCHARGE_STS_DI_D_A2D_RM_CHARGE_STS_DI_GROUND VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 SS_SELECT BIT[6]
  SOFTSTART_SELECT VALUE 0x0
 PBS_TRIM_EN BIT[3]
  PBS_TRIM_DISABLED VALUE 0x0
  PBS_TRIM_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x10
 TRIM_CTRL BIT[4:0]

RM_TRIM_CTRL ADDRESS 0x00F2 RW
RM_TRIM_CTRL RESET_VALUE 0x10
 RM_TRIM_CTRL BIT[4:0]

LDO10_BASE BASE 0x00014900 ldo10addr 31:0

 ldo10 MODULE OFFSET=LDO10_BASE+0x00000000 MAX=LDO10_BASE+0x000000FF APRE=LDO10_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LDO10_BASE.LDO10
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x30
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 DIG_ASSISTED_BYPASS_DETECTED BIT[3]
  DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
  DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xX0
 EA_OUTPUT BIT[7]
  EA_OUT_LOW VALUE 0x0
  EA_OUT_HIGH VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x90
 RET_HYST_HIGH BIT[7:6]
  VSET VALUE 0x0
  VSET_PLUS_2LSB VALUE 0x1
  VSET_PLUS_4LSB VALUE 0x2
  VSET_PLUS_6LSB VALUE 0x3
 RET_HYST_LOW BIT[5:4]
  VSET_ADD_0 VALUE 0x0
  VSET_ADD_1 VALUE 0x1
  VSET_ADD_2 VALUE 0x2
  VSET_ADD_3 VALUE 0x3
 RET_PULSE_EN BIT[3]
  RET_PULSE_DIS VALUE 0x0
  RET_PULSE_EN VALUE 0x1
 RET_PULSE_WIDTH BIT[2]
  RET_PULSE_WIDTH_10US VALUE 0x0
  RET_PULSE_WIDTH_5US VALUE 0x1
 RET_CP_CAP_SIZE BIT[1:0]
  X1 VALUE 0x0
  X1P5 VALUE 0x1
  X2P5 VALUE 0x2
  X4P5 VALUE 0x3

CONFIG_CTL1 ADDRESS 0x0052 RW
CONFIG_CTL1 RESET_VALUE 0x40
 LV_BUFFER_EN BIT[6]
  LV_BUFFER_DISABLED VALUE 0x0
  LV_BUFFER_ENABLED VALUE 0x1
 AMP_BIAS_TURBO BIT[5]
  AMP_BIAS_TURBO_DIS VALUE 0x0
  AMP_BIAS_TURBO_EN VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 DIG_ASSISTED_BYPASS_EN BIT[7]
  DIG_BYPASS_DISABLED VALUE 0x0
  DIG_BYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_EN BIT[6]
  ANA_AUTOBYPASS_DISABLED VALUE 0x0
  ANA_AUTOBYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_THR BIT[1:0]

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x81
 STEPPER_EN BIT[7]
  STEPPER_DIABLED VALUE 0x0
  STEPPER_ENABLED VALUE 0x1
 STEP_DELAY BIT[1:0]
  DELAY_2_CLK VALUE 0x0
  DELAY_4_CLK VALUE 0x1
  DELAY_8_CLK VALUE 0x2
  DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_4_5_SCLK VALUE 0x2
  READY_DEB_3_4_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_4_5_SCLK VALUE 0x2
  ERROR_DEB_3_4_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_IILIM VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_SNSFET_DRAIN VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  GROUND VALUE 0x0
  STEPPER_DONE_D_A2D_BIAS_READY_A_DI_ENABLE_LDO VALUE 0x1
  D_D2A_BUFF_EN_DO_D_D2A_NPM_EN_DO_D_D2A_LPM_EN_DO VALUE 0x2
  OCP_DETECT_SHUTDOWN_LDO_D_LDO_ENABLED_TO_BUCK_D_A2D_VREG_OK_DI VALUE 0x3
  D_D2A_LDO_VSET_DO_2_0 VALUE 0x4
  D_A2D_RM_VREG_OK_DI_D_A2D_LOW_HR_DETECTED_DI_D_D2A_VSENSE_EN_DO VALUE 0x5
  D_D2A_RET_MODE_EN_DO_D_A2D_RM_READY_DI_D_D2A_AMP_EN_DO VALUE 0x6
  D_A2D_RM_DISCHARGE_STS_DI_D_A2D_RM_CHARGE_STS_DI_GROUND VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 SS_SELECT BIT[6]
  SOFTSTART_SELECT VALUE 0x0
 PBS_TRIM_EN BIT[3]
  PBS_TRIM_DISABLED VALUE 0x0
  PBS_TRIM_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x10
 TRIM_CTRL BIT[4:0]

RM_TRIM_CTRL ADDRESS 0x00F2 RW
RM_TRIM_CTRL RESET_VALUE 0x10
 RM_TRIM_CTRL BIT[4:0]

BOB_CONFIG_BASE BASE 0x0001A000 bob_configaddr 31:0

 bob_config MODULE OFFSET=BOB_CONFIG_BASE+0x00000000 MAX=BOB_CONFIG_BASE+0x000000FF APRE=BOB_CONFIG_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.BOB_CONFIG_BASE.BOB_CONFIG
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x29
 PERPH_TYPE BIT[7:0]
  BOB VALUE 0x29

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
 PERPH_SUBTYPE BIT[7:0]
  CONFIG_PERIPHERAL VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_ERROR BIT[6]
  VREG_ERR_FALSE VALUE 0x0
  VREG_ERR_TRUE VALUE 0x1
 VREG_FAULT BIT[5]
  NO_FAULT VALUE 0x0
  FAULT VALUE 0x1
 VREG_OK BIT[4]
  VREG_OK_FALSE VALUE 0x0
  VREG_OK_TRUE VALUE 0x1
 PASS_MODE_ACTIVE BIT[3]
  PASS_MODE_ACTIVE_FALSE VALUE 0x0
  PASS_MODE_ACTIVE_TRUE VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1
 OVP BIT[1]
  OVP_FALSE VALUE 0x0
  OVP_TRUE VALUE 0x1
 OTSD BIT[0]
  OTSD_FALSE VALUE 0x0
  OTSD_TRUE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
 PWM_PFM BIT[3]
  PWM VALUE 0x0
  PFM VALUE 0x1
 THERMAL_OVERLOAD BIT[2]
  THERMAL_OVERLOAD_FALSE VALUE 0x0
  THERMAL_OVERLOAD_TRUE VALUE 0x1
 BCK BIT[1]
  BCK_FALSE VALUE 0x0
  BCK_TRUE VALUE 0x1
 BST BIT[0]
  BST_FALSE VALUE 0x0
  BST_TRUE VALUE 0x1

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
 COMPARATOR_STATE BIT[7]
 VOUT_AUTO_DERATE BIT[6]
  VOUT_AUTO_DERATE_FALSE VALUE 0x0
  VOUT_AUTO_DERATE_TRUE VALUE 0x1
 BOB_CURRENT_HIGH BIT[5]
  BOB_CURRENT_HIGH_FALSE VALUE 0x0
  BOB_CURRENT_HIGH_TRUE VALUE 0x1
 BOB_CURRENT_TOO_HIGH1 BIT[4]
  BOB_CURRENT_TOO_HIGH1_FALSE VALUE 0x0
  BOB_CURRENT_TOO_HIGH1_TRUE VALUE 0x1
 BOB_CURRENT_TOO_HIGH2 BIT[3]
  BOB_CURRENT_TOO_HIGH2_FALSE VALUE 0x0
  BOB_CURRENT_TOO_HIGH2_TRUE VALUE 0x1
 BOB_CURRENT_HIGH_HIT_LTCH BIT[2]
  BOB_CURRENT_HIGH_HIT_LTCH_FALSE VALUE 0x0
  BOB_CURRENT_TOO_HIGH_HIT_LTCH_TRUE VALUE 0x1
 BOB_CURRENT_TOO_HIGH1_HIT_LTCH BIT[1]
  BOB_CURRENT_TOO_HIGH1_HIT_LTCH_FALSE VALUE 0x0
  BOB_CURRENT_TOO_HIGH1_HIT_LTCH_TRUE VALUE 0x1
 BOB_CURRENT_TOO_HIGH2_HIT_LTCH BIT[0]
  BOB_CURRENT_TOO_HIGH2_HIT_LTCH_FALSE VALUE 0x0
  BOB_CURRENT_TOO_HIGH2_HIT_LTCH_TRUE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0xXX
 VOUT_TARGET BIT[7:0]
  VOUT_TARGET_0MV VALUE 0x00
  VOUT_TARGET_32MV VALUE 0x01
  VOUT_TARGET_8160MV VALUE 0xFF

STATUS5 ADDRESS 0x000C R
STATUS5 RESET_VALUE 0xXX
 LMH_LEVEL2 BIT[5]
  LMH_LEVEL2_FALSE VALUE 0x0
  LMH_LEVEL2_TRUE VALUE 0x1
 LMH_LEVEL1 BIT[4]
  LMH_LEVEL1_FALSE VALUE 0x0
  LMH_LEVEL1_TRUE VALUE 0x1
 LMH_LEVEL0 BIT[3]
  LMH_LEVEL0_FALSE VALUE 0x0
  LMH_LEVEL0_TRUE VALUE 0x1
 FLASH_ON_STATE BIT[2]
  FLASH_ON_STATE_FALSE VALUE 0x0
  FLASH_ON_STATE_TRUE VALUE 0x1
 EXT_CTRL2_STATE BIT[1]
  EXT_CTRL2_STATE_FALSE VALUE 0x0
  EXT_CTRL2_STATE_TRUE VALUE 0x1
 EXT_CTRL1_STATE BIT[0]
  EXT_CTRL1_STATE_FALSE VALUE 0x0
  EXT_CTRL1_STATE_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x0X
 VREG_READY_RT_STS BIT[1]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  VREG_FAULT_FALSE VALUE 0x0
  VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_SET_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_SET_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_POLARITY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_POLARITY_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_POLARITY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_POLARITY_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_CLR BIT[1]
 VREG_FAULT_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VREG_FORCE_EN ADDRESS 0x0030 RW
VREG_FORCE_EN RESET_VALUE 0x00
 VREG_FORCE_EN BIT[7]
  VREG_FORCE_EN_FALSE VALUE 0x0
  VREG_FORCE_EN_TRUE VALUE 0x1

EXT_CTRL1_FORCE_EN ADDRESS 0x0031 RW
EXT_CTRL1_FORCE_EN RESET_VALUE 0x00
 EXT_CTRL1_FORCE_EN BIT[7]
  EXT_CTRL1_FORCE_EN_FALSE VALUE 0x0
  EXT_CTRL1_FORCE_EN_TRUE VALUE 0x1

EXT_CTRL2_FORCE_EN ADDRESS 0x0032 RW
EXT_CTRL2_FORCE_EN RESET_VALUE 0x00
 EXT_CTRL2_FORCE_EN BIT[7]
  EXT_CTRL2_FORCE_EN_FALSE VALUE 0x0
  EXT_CTRL2_FORCE_EN_TRUE VALUE 0x1

FLASH_ON_FORCE_EN ADDRESS 0x0033 RW
FLASH_ON_FORCE_EN RESET_VALUE 0x00
 FLASH_ON_FORCE_EN BIT[7]
  FLASH_ON_FORCE_EN_FALSE VALUE 0x0
  FLASH_ON_FORCE_EN_TRUE VALUE 0x1

FLASH_OVHD_CTL ADDRESS 0x0034 RW
FLASH_OVHD_CTL RESET_VALUE 0x0B
 FLASH_FOLLOW_OVHD_HW BIT[3]
  FLASH_FOLLOW_OVHD_HW_FALSE VALUE 0x0
  FLASH_FOLLOW_OVHD_HW_TRUE VALUE 0x1
 FLASH_FOLLOW_ON_HW BIT[2]
  FLASH_FOLLOW_ON_HW_FALSE VALUE 0x0
  FLASH_FOLLOW_ON_HW_TRUE VALUE 0x1
 EXT_CTRL1_FOLLOW_FLASH_ON BIT[1]
  EXT_CTRL1_FOLLOW_FLASH_ON_FALSE VALUE 0x0
  EXT_CTRL1_FOLLOW_FLASH_ON_TRUE VALUE 0x1
 EXT_CTRL2_FOLLOW_FLASH_ON BIT[0]
  EXT_CTRL2_FOLLOW_FLASH_ON_FALSE VALUE 0x0
  EXT_CTRL2_FOLLOW_FLASH_ON_TRUE VALUE 0x1

EXT_CTRL_FOLLOW ADDRESS 0x0036 RW
EXT_CTRL_FOLLOW RESET_VALUE 0x00
 EXT_CTRL2_FOLLOW BIT[1]
  EXT_CTRL2_FOLLOW_FALSE VALUE 0x0
  EXT_CTRL2_FOLLOW_TRUE VALUE 0x1
 EXT_CTRL1_FOLLOW BIT[0]
  EXT_CTRL1_FOLLOW_FALSE VALUE 0x0
  EXT_CTRL1_FOLLOW_TRUE VALUE 0x1

VOUT_LB ADDRESS 0x0040 RW
VOUT_LB RESET_VALUE 0xE0
 VOUT_LB BIT[7:0]

VOUT_UB ADDRESS 0x0041 RW
VOUT_UB RESET_VALUE 0x0C
 VOUT_UB BIT[4:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0xXX
 VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0xXX
 VSET_VALID_UB BIT[4:0]

VOUT_MODE_CTRL ADDRESS 0x0045 RW
VOUT_MODE_CTRL RESET_VALUE 0x02
 VOUT_MODE_CTRL BIT[1:0]
  PASS VALUE 0x0
  FPFM VALUE 0x1
  AUTO VALUE 0x2
  FPWM VALUE 0x3

VREG_EN ADDRESS 0x0046 RW
VREG_EN RESET_VALUE 0x00
 VREG_EN BIT[7]
  VREG_EN_FALSE VALUE 0x0
  VREG_EN_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 OUTPUTDC_EN BIT[7]
  OUTPUTDC_EN_FALSE VALUE 0x0
  OUTPUTDC_EN_TRUE VALUE 0x1

VOUT_EXT_CTRL1_LB ADDRESS 0x004A RW
VOUT_EXT_CTRL1_LB RESET_VALUE 0x20
 VOUT_EXT_CTRL1_LB BIT[7:0]

VOUT_EXT_CTRL1_UB ADDRESS 0x004B RW
VOUT_EXT_CTRL1_UB RESET_VALUE 0x0E
 VOUT_EXT_CTRL1_UB BIT[4:0]

VOUT_EXT_CTRL2_LB ADDRESS 0x004C RW
VOUT_EXT_CTRL2_LB RESET_VALUE 0xE0
 VOUT_EXT_CTRL2_LB BIT[7:0]

VOUT_EXT_CTRL2_UB ADDRESS 0x004D RW
VOUT_EXT_CTRL2_UB RESET_VALUE 0x0C
 VOUT_EXT_CTRL2_UB BIT[4:0]

VOUT_FLASH_INIT_LB ADDRESS 0x004E RW
VOUT_FLASH_INIT_LB RESET_VALUE 0xC0
 VOUT_FLASH_INIT_LB BIT[7:0]

VOUT_FLASH_INIT_UB ADDRESS 0x004F RW
VOUT_FLASH_INIT_UB RESET_VALUE 0x0D
 VOUT_FLASH_INIT_UB BIT[4:0]

FLASH_MODE_CTRL ADDRESS 0x0050 RW
FLASH_MODE_CTRL RESET_VALUE 0x03
 FLASH_MODE_CTRL BIT[1:0]
  PASS VALUE 0x0
  FPFM VALUE 0x1
  AUTO VALUE 0x2
  FPWM VALUE 0x3

EXT_CTRL1_MODE_CTRL ADDRESS 0x0051 RW
EXT_CTRL1_MODE_CTRL RESET_VALUE 0x02
 EXT_CTRL1_MODE BIT[1:0]
  PASS VALUE 0x0
  FPFM VALUE 0x1
  AUTO VALUE 0x2
  FPWM VALUE 0x3

EXT_CTRL2_MODE_CTRL ADDRESS 0x0052 RW
EXT_CTRL2_MODE_CTRL RESET_VALUE 0x02
 EXT_CTRL2_MODE BIT[1:0]
  PASS VALUE 0x0
  FPFM VALUE 0x1
  AUTO VALUE 0x2
  FPWM VALUE 0x3

VOUT_AUTO_DERATE_EN ADDRESS 0x0058 RW
VOUT_AUTO_DERATE_EN RESET_VALUE 0x00
 VOUT_AUTO_DERATE_EN BIT[0]
  VOUT_AUTO_DERATE_EN_FALSE VALUE 0x0
  VOUT_AUTO_DERATE_EN_TRUE VALUE 0x1

VOTE_PRIORITY ADDRESS 0x0059 RW
VOTE_PRIORITY RESET_VALUE 0x07
 VOUT_FLASH_INIT_PRIORITY BIT[3]
  VOUT_FLASH_INIT_PRIORITY_LOW VALUE 0x0
  VOUT_FLASH_INIT_PRIORITY_HIGH VALUE 0x1
 VOUT_EXT_CTRL2_PRIORITY BIT[2]
  VOUT_EXT_CTRL2_PRIORITY_LOW VALUE 0x0
  VOUT_EXT_CTRL2_PRIORITY_HIGH VALUE 0x1
 VOUT_EXT_CTRL1_PRIORITY BIT[1]
  VOUT_EXT_CTRL1_PRIORITY_LOW VALUE 0x0
  VOUT_EXT_CTRL1_PRIORITY_HIGH VALUE 0x1
 VOUT_PRIORITY BIT[0]
  VOUT_PRIORITY_LOW VALUE 0x0
  VOUT_PRIORITY_HIGH VALUE 0x1

ZCX_OFFSET_SEL ADDRESS 0x005A RW
ZCX_OFFSET_SEL RESET_VALUE 0x00
 ZCX_OFFSET_SEL BIT[0]

CFG_TEMP_SEL ADDRESS 0x005B RW
CFG_TEMP_SEL RESET_VALUE 0x02
 CFG_TEMP_SEL BIT[1:0]
  CFG_TEMP_SEL_100C VALUE 0x0
  CFG_TEMP_SEL_110C VALUE 0x1
  CFG_TEMP_SEL_120C VALUE 0x2
  CFG_TEMP_SEL_130C VALUE 0x3

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x80
 SS_STEPPER_EN BIT[7]
  SS_STEPPER_EN_FALSE VALUE 0x0
  SS_STEPPER_EN_TRUE VALUE 0x1
 SS_DVS_STEP_DLY BIT[2:0]
  SS_DVS_STEP_DLY_1CLK VALUE 0x0
  SS_DVS_STEP_DLY_2CLK VALUE 0x1
  SS_DVS_STEP_DLY_3CLK VALUE 0x2
  SS_DVS_STEP_DLY_4CLK VALUE 0x3
  SS_DVS_STEP_DLY_6CLK VALUE 0x4
  SS_DVS_STEP_DLY_8CLK VALUE 0x5
  SS_DVS_STEP_DLY_16CLK VALUE 0x6
  SS_DVS_STEP_DLY_32CLK VALUE 0x7

STEPPER_VOUT_CTL ADDRESS 0x0061 RW
STEPPER_VOUT_CTL RESET_VALUE 0x85
 VOUT_DVS_STEPPER_EN BIT[7]
 VOUT_DVS_STEP_DLY BIT[2:0]
  VOUT_DVS_STEP_DLY_1CLK VALUE 0x0
  VOUT_DVS_STEP_DLY_2CLK VALUE 0x1
  VOUT_DVS_STEP_DLY_3CLK VALUE 0x2
  VOUT_DVS_STEP_DLY_4CLK VALUE 0x3
  VOUT_DVS_STEP_DLY_6CLK VALUE 0x4
  VOUT_DVS_STEP_DLY_8CLK VALUE 0x5
  VOUT_DVS_STEP_DLY_16CLK VALUE 0x6
  VOUT_DVS_STEP_DLY_32CLK VALUE 0x7

STEPPER_FLASH_CTL ADDRESS 0x0062 RW
STEPPER_FLASH_CTL RESET_VALUE 0x05
 FLASH_DVS_STEP_DLY BIT[2:0]
  FLASH_DVS_STEP_DLY_1CLK VALUE 0x0
  FLASH_DVS_STEP_DLY_2CLK VALUE 0x1
  FLASH_DVS_STEP_DLY_3CLK VALUE 0x2
  FLASH_DVS_STEP_DLY_4CLK VALUE 0x3
  FLASH_DVS_STEP_DLY_6CLK VALUE 0x4
  FLASH_DVS_STEP_DLY_8CLK VALUE 0x5
  FLASH_DVS_STEP_DLY_16CLK VALUE 0x6
  FLASH_DVS_STEP_DLY_32CLK VALUE 0x7

VOUT_MIN0 ADDRESS 0x0064 R
VOUT_MIN0 RESET_VALUE 0xXX
 VOUT_MIN0 BIT[7:0]

VOUT_MIN1 ADDRESS 0x0065 R
VOUT_MIN1 RESET_VALUE 0xXX
 VOUT_MIN1 BIT[7:0]

FAULT_CLR ADDRESS 0x0066 RW
FAULT_CLR RESET_VALUE 0x00
 FAULT_GLOBAL_BC BIT[2]
  OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
  OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
 FAULT_CLR BIT[1]
  FAULT_CLR_FALSE VALUE 0x0
  FAULT_CLR_TRUE VALUE 0x1

FAULT_CFG ADDRESS 0x0067 RW
FAULT_CFG RESET_VALUE 0x6E
 FAULT_CFG BIT[7:4]
 FAULT_INT_CFG BIT[3:0]

ULS_VSET_LSB ADDRESS 0x0068 RW
ULS_VSET_LSB RESET_VALUE 0xA0
 VOUT_MAX_2_0 BIT[7:5]

ULS_VSET_MSB ADDRESS 0x0069 RW
ULS_VSET_MSB RESET_VALUE 0x0F
 VOUT_MAX_7_3 BIT[4:0]

LLS_VSET_LSB ADDRESS 0x006A RW
LLS_VSET_LSB RESET_VALUE 0xC0
 VOUT_MIN_2_0 BIT[7:5]

LLS_VSET_MSB ADDRESS 0x006B RW
LLS_VSET_MSB RESET_VALUE 0x0B
 VOUT_MIN_7_3 BIT[4:0]

PSTG_SEL_BCK ADDRESS 0x006C RW
PSTG_SEL_BCK RESET_VALUE 0xA0
 PSTG_SLEW_CTRL_BST BIT[7:6]
 PSTG_SLEW_CTRL_BCK BIT[5:4]

PSTG_SEL_BCK2 ADDRESS 0x006D RW
PSTG_SEL_BCK2 RESET_VALUE 0x00
 BCK_ON2OFF_EXTENDED_DEADTIME BIT[0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  VREG_READY_DEB_1LFRC VALUE 0x0
  VREG_READY_DEB_2LFRC VALUE 0x1
  VREG_READY_DEB_4LFRC VALUE 0x2
  VREG_READY_DEB_INFINITY VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  VREG_ERROR_DEB_1LFRC VALUE 0x0
  VREG_ERROR_DEB_2LFRC VALUE 0x1
  VREG_ERROR_DEB_4LFRC VALUE 0x2
  VREG_ERROR_DEB_INFINITY VALUE 0x3

CAL_STATUS ADDRESS 0x0071 R
CAL_STATUS RESET_VALUE 0xXX
 VEA1_GM_TRIM_CAL_FAULT BIT[7]
  VEA1_GM_CAL_FAULT_FALSE VALUE 0x0
  VEA1_GM_CAL_FAULT_TRUE VALUE 0x1
 ISNS_TRIM_BCK_CAL_FAULT BIT[6]
  ISNS_BCK_CAL_FAULT_FALSE VALUE 0x0
  ISNS_BCK_CAL_FAULT_TRUE VALUE 0x1
 ISNS_TRIM_BST_CAL_FAULT BIT[5]
  ISNS_BST_CAL_FAULT_FALSE VALUE 0x0
  ISNS_BST_CAL_FAULT_TRUE VALUE 0x1
 ZCX_TRIM_CAL_FAULT BIT[4]
  ZCX_CAL_FAULT_FALSE VALUE 0x0
  ZCX_CAL_FAULT_TRUE VALUE 0x1
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

VEA1_GM_TRIM_CAL_VALUE ADDRESS 0x0072 R
VEA1_GM_TRIM_CAL_VALUE RESET_VALUE 0x0X
 VEA1_GM_TRIM BIT[3:0]

ISNS_TRIM_BCK_CAL_VALUE ADDRESS 0x0073 R
ISNS_TRIM_BCK_CAL_VALUE RESET_VALUE 0x0X
 ISNS_TRIM_BCK BIT[3:0]

ISNS_TRIM_BST_CAL_VALUE ADDRESS 0x0074 R
ISNS_TRIM_BST_CAL_VALUE RESET_VALUE 0x0X
 ISNS_TRIM_BST BIT[3:0]

ZCX_TRIM_CAL_VALUE ADDRESS 0x0075 R
ZCX_TRIM_CAL_VALUE RESET_VALUE 0x0X
 ZCX_TRIM BIT[3:0]

CAL_TIMER_CTL ADDRESS 0x0076 RW
CAL_TIMER_CTL RESET_VALUE 0x24
 CAL_TIMER BIT[7:0]

CAL_CTL ADDRESS 0x0077 RW
CAL_CTL RESET_VALUE 0x00
 VEA1_GM_CAL_EN BIT[7]
  TRIM_REG_CODE VALUE 0x0
  AUTOCAL_ENABLE VALUE 0x1
 ISNS_BCK_CAL_EN BIT[6]
  TRIM_REG_CODE VALUE 0x0
  AUTOCAL_ENABLE VALUE 0x1
 ISNS_BST_CAL_EN BIT[5]
  TRIM_REG_CODE VALUE 0x0
  AUTOCAL_ENABLE VALUE 0x1
 ZCX_CAL_EN BIT[4]
  TRIM_REG_CODE VALUE 0x0
  AUTOCAL_ENABLE VALUE 0x1
 TRIM_CAL_ENG_EN BIT[0]
  TRIM_CAL_ENG_EN_FALSE VALUE 0x0
  TRIM_CAL_ENG_EN_TRUE VALUE 0x1

CAL_REQUEST ADDRESS 0x0078 W
CAL_REQUEST RESET_VALUE 0x00
 CAL_REQUEST BIT[7]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1

PD_CTL_FORCE_EN ADDRESS 0x0083 RW
PD_CTL_FORCE_EN RESET_VALUE 0x00
 OUTPUTDC_FORCE_EN BIT[7]

PFM_CONFIG ADDRESS 0x008E RW
PFM_CONFIG RESET_VALUE 0x09
 PASS_CONFIG_IPK_SEL BIT[4]
 SS_ILIM BIT[3:2]
 PFM_CONFIG_IPK BIT[1:0]
  PFM_CONFIG_IPK_0A5 VALUE 0x0
  PFM_CONFIG_IPK_0A75 VALUE 0x1
  PFM_CONFIG_IPK_1A0 VALUE 0x2
  PFM_CONFIG_IPK_1A25 VALUE 0x3

PFM_CONFIG2 ADDRESS 0x008F RW
PFM_CONFIG2 RESET_VALUE 0x04
 FORCE_VEA_DLY BIT[5]
 PFM_ENTER_VLOW_BLK_DISABLE BIT[4]
 PFM_EXIT_S1_DISABLE BIT[3]
 PWM_TO_PFM_BLANKING BIT[2]
 PWM_TO_PFM_TH BIT[1:0]

TON_CONFIG ADDRESS 0x0090 RW
TON_CONFIG RESET_VALUE 0x95
 FPFM_ONTIME_SEL BIT[7:6]
 BST_MAX_TON BIT[5:4]
 BCK_MAX_TON BIT[3:2]
 BST_MIN_TON BIT[1:0]

BLANK_CONFIG ADDRESS 0x0091 RW
BLANK_CONFIG RESET_VALUE 0x00
 PFM_ENTER_BLANK BIT[7:6]
 S1_BLANK_SEL BIT[1:0]

MODULATOR_CONFIG ADDRESS 0x0092 RW
MODULATOR_CONFIG RESET_VALUE 0x04
 VOUT_SC_TH_SEL BIT[5]
 EN_DCM BIT[4]
 FSW_SEL BIT[3]
 PSTG_ANTIRING BIT[2]
 PWM_CTRL BIT[1]
 PFM_CTRL BIT[0]

ASM_MODE_CTRL ADDRESS 0x00A0 RW
ASM_MODE_CTRL RESET_VALUE 0x02
 ASM_MODE_CTRL BIT[1:0]

ASM_MODE_OVERRIDE_EN ADDRESS 0x00A1 RW
ASM_MODE_OVERRIDE_EN RESET_VALUE 0x00
 ASM_MODE_OVERRIDE_EN BIT[7]

COMP_CONFIG1 ADDRESS 0x00B8 RW
COMP_CONFIG1 RESET_VALUE 0x1D
 VEA2_RI_SEL BIT[4:3]
 VEA2_CP_SEL BIT[2]
 VEA1_GM_SEL BIT[1:0]

COMP_CONFIG2 ADDRESS 0x00B9 RW
COMP_CONFIG2 RESET_VALUE 0x0F
 VEA1_CZ_SEL BIT[4:2]
 VEA1_CP_SEL BIT[1:0]

COMP_CONFIG3 ADDRESS 0x00BA RW
COMP_CONFIG3 RESET_VALUE 0x03
 VEA1_RZ_SEL BIT[3:0]

GEN_LVL ADDRESS 0x00BC RW
GEN_LVL RESET_VALUE 0x00
 GEN_LVL BIT[3:0]
  BST_ZX_BLK_INDEPENDENT VALUE 0x0
  BST_ZX_BLK_DEPEND_ON_VIN_VOUT VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

ATEST_LV ADDRESS 0x00E2 RW
ATEST_LV RESET_VALUE 0x00
 ATEST_LV BIT[2:0]

ATEST_MV ADDRESS 0x00E3 RW
ATEST_MV RESET_VALUE 0x00
 ATEST_MV BIT[1:0]

DTEST_SEL_ASM ADDRESS 0x00E4 RW
DTEST_SEL_ASM RESET_VALUE 0x00
 DTEST_SEL_ASM BIT[3:0]

ASM_TEST_MODE_SEL ADDRESS 0x00E5 RW
ASM_TEST_MODE_SEL RESET_VALUE 0x00
 ASM_TEST_MODE_SEL BIT[4:0]

DTEST_SEL ADDRESS 0x00E6 RW
DTEST_SEL RESET_VALUE 0x00
 DTEST_SEL BIT[3:0]

TEST_MODE_CONTROL ADDRESS 0x00E9 RW
TEST_MODE_CONTROL RESET_VALUE 0x00
 VTEMP_ATEST3_EN BIT[4]
 VRS_TEST_EN BIT[3]
 RAMPOS_TSTEN BIT[2]
 RAMP_TEST_EN BIT[1]
 RAMP_ATEST_EN BIT[0]

TEST_MODE_COMPARATOR_OVERRIDE_EN ADDRESS 0x00EA RW
TEST_MODE_COMPARATOR_OVERRIDE_EN RESET_VALUE 0x00
 ILIM_PWM_SMPL_OVERRIDE_EN BIT[7]
 ILIM_S1_OVERRIDE_EN BIT[6]
 ILIM_S2_OVERRIDE_EN BIT[5]
 VOUT_SC_OVERRIDE_EN BIT[4]
 BYP_OUT_OVERRIDE_EN BIT[3]
 VOUT_OVP_OVERRIDE_EN BIT[2]
 OTSD_OVERRIDE_EN BIT[1]
 OVT_OVERRIDE_EN BIT[0]

TEST_MODE_COMPARATOR_OVERRIDE ADDRESS 0x00EB RW
TEST_MODE_COMPARATOR_OVERRIDE RESET_VALUE 0x00
 ILIM_PWM_SMPL_OVERRIDE BIT[7]
 ILIM_S1_OVERRIDE BIT[6]
 ILIM_S2_OVERRIDE BIT[5]
 VOUT_SC_OVERRIDE BIT[4]
 BYP_OUT_OVERRIDE BIT[3]
 VOUT_OVP_OVERRIDE BIT[2]
 OTSD_OVERRIDE BIT[1]
 OVT_OVERRIDE BIT[0]

BOB_TESTMODE_EN ADDRESS 0x00EC RW
BOB_TESTMODE_EN RESET_VALUE 0x00
 BOB_TESTMODE_EN BIT[0]

TEST_MODE_BLOCK_EN1 ADDRESS 0x00ED RW
TEST_MODE_BLOCK_EN1 RESET_VALUE 0x00
 ENABLE_OVERRIDE1 BIT[7]
 SPARE BIT[6]
 EN_BOB_STG0_OVERRRIDE BIT[5]
 EN_BOB_STG1_OVERRRIDE BIT[4]
 EN_BOB_STG2_OVERRRIDE BIT[3]
 EN_VSNSPFM_OVERRRIDE BIT[2]
 EN_PWM_COMP_OVERRRIDE BIT[1]
 EN_BYPOUT_COMP_OVERRRIDE BIT[0]

TEST_MODE_BLOCK_EN2 ADDRESS 0x00EE RW
TEST_MODE_BLOCK_EN2 RESET_VALUE 0x00
 ENABLE_OVERRIDE2 BIT[7]
 SPARE BIT[6]
 EN_SW_OVERRRIDE BIT[5]
 EN_TEMPSNS_OVERRRIDE BIT[4]
 EN_SOFTILIM_OVERRRIDE BIT[3]
 EN_VOUTDSCHG_OVERRRIDE BIT[2]
 EN_ISNSLOW_OVERRRIDE BIT[1]
 FORCE_VEA_OVERRRIDE BIT[0]

TEST_DIG_CTRL ADDRESS 0x00EF RW
TEST_DIG_CTRL RESET_VALUE 0x00
 FORCE_CG_TRANSPARENT BIT[0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0F
 TRIM_NUM BIT[3:0]

ANA_BLANK_TRIM ADDRESS 0x00F1 RW
ANA_BLANK_TRIM RESET_VALUE 0x08
 ANA_BLANK_TRIM BIT[3:0]

VEA1_GM_TRIM ADDRESS 0x00F2 RW
VEA1_GM_TRIM RESET_VALUE 0x08
 VEA1_GM_TRIM BIT[3:0]

ISNS_TRIM_BCK ADDRESS 0x00F3 RW
ISNS_TRIM_BCK RESET_VALUE 0x08
 ISNS_TRIM_BCK BIT[3:0]

ISNS_TRIM_BST ADDRESS 0x00F4 RW
ISNS_TRIM_BST RESET_VALUE 0x08
 ISNS_TRIM_BST BIT[3:0]

ZCX_TRIM ADDRESS 0x00F5 RW
ZCX_TRIM RESET_VALUE 0x08
 ZCX_TRIM BIT[3:0]

SEL_VREF_TRIM ADDRESS 0x00F6 RW
SEL_VREF_TRIM RESET_VALUE 0x12
 SEL_VREF_TRIM BIT[4:0]

RAMP_TRIM ADDRESS 0x00F7 RW
RAMP_TRIM RESET_VALUE 0x08
 RAMP_TRIM BIT[3:0]

RAMPOS_TRIM ADDRESS 0x00F8 RW
RAMPOS_TRIM RESET_VALUE 0x08
 RAMPOS_TRIM BIT[3:0]

ISNS_TRIM_IOS ADDRESS 0x00F9 RW
ISNS_TRIM_IOS RESET_VALUE 0x04
 ISNS_IOS_TRIM BIT[2:0]

SEL_REF_RAMP_TRIM ADDRESS 0x00FA RW
SEL_REF_RAMP_TRIM RESET_VALUE 0x08
 SEL_REF_RAMP_TRIM BIT[3:0]

VREG_OK_OFFSET_TRIM ADDRESS 0x00FB RW
VREG_OK_OFFSET_TRIM RESET_VALUE 0x02
 VREG_OK_OFFSET_TRIM BIT[1:0]

VLOW_OFFSET_TRIM ADDRESS 0x00FC RW
VLOW_OFFSET_TRIM RESET_VALUE 0x02
 VLOW_OFFSET_TRIM BIT[1:0]

VHIGH_OFFSET_TRIM ADDRESS 0x00FD RW
VHIGH_OFFSET_TRIM RESET_VALUE 0x02
 VHIGH_OFFSET_TRIM BIT[1:0]

VEXIT_OFFSET_TRIM ADDRESS 0x00FE RW
VEXIT_OFFSET_TRIM RESET_VALUE 0x02
 VEXIT_OFFSET_TRIM BIT[1:0]

ISNS_GAIN_TRIM ADDRESS 0x00FF RW
ISNS_GAIN_TRIM RESET_VALUE 0x05
 ILIMPK_MAXTH_DERATE_TRIM BIT[4]
 ISNS_BST_GAIN_TRIM BIT[3:2]
 ISNS_BCK_GAIN_TRIM BIT[1:0]

BOB_MONITORING_BASE BASE 0x0001A100 bob_monitoringaddr 31:0

 bob_monitoring MODULE OFFSET=BOB_MONITORING_BASE+0x00000000 MAX=BOB_MONITORING_BASE+0x000000FF APRE=BOB_MONITORING_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.BOB_MONITORING_BASE.BOB_MONITORING
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x29
 PERPH_TYPE BIT[7:0]
  BOB VALUE 0x29

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x04
 PERPH_SUBTYPE BIT[7:0]
  MONITORING_PERIPHERAL VALUE 0x04

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_ERROR BIT[6]
  VREG_ERR_FALSE VALUE 0x0
  VREG_ERR_TRUE VALUE 0x1
 VREG_FAULT BIT[5]
  NO_FAULT VALUE 0x0
  FAULT VALUE 0x1
 VREG_OK BIT[4]
  VREG_OK_FALSE VALUE 0x0
  VREG_OK_TRUE VALUE 0x1
 PASS_MODE_ACTIVE BIT[3]
  PASS_MODE_ACTIVE_FALSE VALUE 0x0
  PASS_MODE_ACTIVE_TRUE VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1
 OVP BIT[1]
  OVP_FALSE VALUE 0x0
  OVP_TRUE VALUE 0x1
 OTSD BIT[0]
  OTSD_FALSE VALUE 0x0
  OTSD_TRUE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
 PWM_PFM BIT[3]
  PWM VALUE 0x0
  PFM VALUE 0x1
 VOUT_AUTO_DERATE BIT[2]
  THERMAL_OVERLOAD_FALSE VALUE 0x0
  THERMAL_OVERLOAD_TRUE VALUE 0x1
 BCK BIT[1]
  BCK_FALSE VALUE 0x0
  BCK_TRUE VALUE 0x1
 BST BIT[0]
  BST_FALSE VALUE 0x0
  BST_TRUE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 VOUT_TARGET BIT[7:0]

STATUS5 ADDRESS 0x000C R
STATUS5 RESET_VALUE 0x00
 FLASH_ON_STATE BIT[2]
 EXT_CTRL2_STATE BIT[1]
 EXT_CTRL1_STATE BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
 THERM_OVLD_RT_STS BIT[6]
 DERATE_LEVEL2_RT_STS BIT[5]
 DERATE_LEVEL1_RT_STS BIT[4]
 DERATE_LEVEL0_RT_STS BIT[3]
 BOB_CURRENT_TOO_HIGH2_RT_STS BIT[2]
 BOB_CURRENT_TOO_HIGH1_RT_STS BIT[1]
 BOB_CURRENT_HIGH_HIT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 THERM_OVLD_SET_TYPE BIT[6]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 DERATE_LEVEL2_SET_TYPE BIT[5]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 DERATE_LEVEL1_SET_TYPE BIT[4]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 DERATE_LEVEL0_SET_TYPE BIT[3]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 BOB_CURRENT_TOO_HIGH2_SET_TYPE BIT[2]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 BOB_CURRENT_TOO_HIGH1_SET_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 BOB_CURRENT_HIGH_SET_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 THERM_OVLD_POLARITY_HIGH BIT[6]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 DERATE_LEVEL2_POLARITY_HIGH BIT[5]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 DERATE_LEVEL1_POLARITY_HIGH BIT[4]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 DERATE_LEVEL0_POLARITY_HIGH BIT[3]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 BOB_CURRENT_TOO_HIGH2_POLARITY_HIGH BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 BOB_CURRENT_TOO_HIGH1_POLARITY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 BOB_CURRENT_HIGH_POLARITY_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 THERM_OVLD_POLARITY_LOW BIT[6]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 DERATE_LEVEL2_POLARITY_LOW BIT[5]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 DERATE_LEVEL1_POLARITY_LOW BIT[4]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 DERATE_LEVEL0_POLARITY_LOW BIT[3]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 BOB_CURRENT_TOO_HIGH2_POLARITY_LOW BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 BOB_CURRENT_TOO_HIGH1_POLARITY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 BOB_CURRENT_HIGH_POLARITY_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 THERM_OVLD_LATCHED_CLR BIT[6]
 DERATE_LEVEL2_LATCHED_CLR BIT[5]
 DERATE_LEVEL1_LATCHED_CLR BIT[4]
 DERATE_LEVEL0_LATCHED_CLR BIT[3]
 BOB_CURRENT_TOO_HIGH2_LATCHED_CLR BIT[2]
 BOB_CURRENT_TOO_HIGH1_LATCHED_CLR BIT[1]
 BOB_CURRENT_HIGH_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 THERM_OVLD_EN_SET BIT[6]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 DERATE_LEVEL2_EN_SET BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 DERATE_LEVEL1_EN_SET BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 DERATE_LEVEL0_EN_SET BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 BOB_CURRENT_TOO_HIGH2_EN_SET BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 BOB_CURRENT_TOO_HIGH1_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 BOB_CURRENT_HIGH_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 THERM_OVLD_EN_CLR BIT[6]
 DERATE_LEVEL2_EN_CLR BIT[5]
 DERATE_LEVEL1_EN_CLR BIT[4]
 DERATE_LEVEL0_EN_CLR BIT[3]
 BOB_CURRENT_TOO_HIGH2_EN_CLR BIT[2]
 BOB_CURRENT_TOO_HIGH1_EN_CLR BIT[1]
 BOB_CURRENT_HIGH_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 THERM_OVLD_LATCHED_STS BIT[6]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 DERATE_LEVEL2_LATCHED_STS BIT[5]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 DERATE_LEVEL1_LATCHED_STS BIT[4]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 DERATE_LEVEL0_LATCHED_STS BIT[3]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 BOB_CURRENT_TOO_HIGH2_LATCHED_STS BIT[2]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 BOB_CURRENT_TOO_HIGH1_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 BOB_CURRENT_HIGH_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 THERM_OVLD_PENDING_STS BIT[6]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 DERATE_LEVEL2_PENDING_STS BIT[5]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 DERATE_LEVEL1_PENDING_STS BIT[4]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 DERATE_LEVEL0_PENDING_STS BIT[3]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 BOB_CURRENT_TOO_HIGH2_PENDING_STS BIT[2]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 BOB_CURRENT_TOO_HIGH1_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 BOB_CURRENT_HIGH_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

LMH_LVL0_SOURCE ADDRESS 0x0040 RW
LMH_LVL0_SOURCE RESET_VALUE 0x00
 LMH_LVL0_SOURCE BIT[3:0]

LMH_LVL1_SOURCE ADDRESS 0x0041 RW
LMH_LVL1_SOURCE RESET_VALUE 0x0A
 LMH_LVL1_SOURCE BIT[3:0]

LMH_LVL2_SOURCE ADDRESS 0x0042 RW
LMH_LVL2_SOURCE RESET_VALUE 0x0C
 LMH_LVL2_SOURCE BIT[3:0]

LMH_LVL0_SOURCE_FLASH ADDRESS 0x0043 RW
LMH_LVL0_SOURCE_FLASH RESET_VALUE 0x00
 LMH_LVL0_SOURCE_FLASH BIT[3:0]

LMH_LVL1_SOURCE_FLASH ADDRESS 0x0044 RW
LMH_LVL1_SOURCE_FLASH RESET_VALUE 0x00
 LMH_LVL1_SOURCE_FLASH BIT[3:0]

LMH_LVL2_SOURCE_FLASH ADDRESS 0x0045 RW
LMH_LVL2_SOURCE_FLASH RESET_VALUE 0x04
 LMH_LVL2_SOURCE_FLASH BIT[3:0]

ILIM_DENSITY_TH ADDRESS 0x0046 RW
ILIM_DENSITY_TH RESET_VALUE 0x20
 ILIM_DENSITY_TH BIT[5:4]
  ILIM_DENSITY_TH_CONSEQUETIVE VALUE 0x0
  ILIM_DENSITY_TH_HALF VALUE 0x1
  ILIM_DENSITY_TH_THIRD VALUE 0x2
  ILIM_DENSITY_TH_QUARTER VALUE 0x3

FLASH_INT_BLANK ADDRESS 0x0052 RW
FLASH_INT_BLANK RESET_VALUE 0x00
 FLASH_BLANK_S1_S2_INTS BIT[1:0]
  FLASH_BLANK_S1_S2_INTS_FALSE VALUE 0x0
  FLASH_BLANK_S1_S2_INTS_TRUE VALUE 0x1

CURRENT_TOO_HIGH2_TH ADDRESS 0x0053 RW
CURRENT_TOO_HIGH2_TH RESET_VALUE 0x07
 ILIM_TH BIT[2:0]
  ILIM_TH_1A VALUE 0x0
  ILIM_TH_1A5 VALUE 0x1
  ILIM_TH_2A VALUE 0x2
  ILIM_TH_2A5 VALUE 0x3
  ILIM_TH_3A VALUE 0x4
  ILIM_TH_3A5 VALUE 0x5
  ILIM_TH_4A VALUE 0x6
  ILIM_TH_4A5 VALUE 0x7

CURRENT_TOO_HIGH2_CNT ADDRESS 0x0054 RW
CURRENT_TOO_HIGH2_CNT RESET_VALUE 0x66
 ILIM_CNT_HIT BIT[6:4]
  ILIM_CNT_HIT_1CLK VALUE 0x0
  ILIM_CNT_HIT_2CLK VALUE 0x1
  ILIM_CNT_HIT_4CLK VALUE 0x2
  ILIM_CNT_HIT_8CLK VALUE 0x3
  ILIM_CNT_HIT_16CLK VALUE 0x4
  ILIM_CNT_HIT_24CLK VALUE 0x5
  ILIM_CNT_HIT_32CLK VALUE 0x6
  ILIM_CNT_HIT_64CLK VALUE 0x7
 ILIM_CNT_CLEAR BIT[2:0]
  ILIM_CNT_CLEAR_1CLK VALUE 0x0
  ILIM_CNT_CLEAR_2CLK VALUE 0x1
  ILIM_CNT_CLEAR_4CLK VALUE 0x2
  ILIM_CNT_CLEAR_8CLK VALUE 0x3
  ILIM_CNT_CLEAR_16CLK VALUE 0x4
  ILIM_CNT_CLEAR_24CLK VALUE 0x5
  ILIM_CNT_CLEAR_32CLK VALUE 0x6
  ILIM_CNT_CLEAR_64CLK VALUE 0x7

CURRENT_TOO_HIGH1_TH ADDRESS 0x0056 RW
CURRENT_TOO_HIGH1_TH RESET_VALUE 0x02
 ILIM_S1_TH BIT[1:0]
  ILIM_S1_TH_3A VALUE 0x0
  ILIM_S1_TH_3A25 VALUE 0x1
  ILIM_S1_TH_3A5 VALUE 0x2
  ILIM_S1_TH_3A75 VALUE 0x3

CURRENT_HIGH_TH ADDRESS 0x0059 RW
CURRENT_HIGH_TH RESET_VALUE 0x02
 ILIM_S2_TH BIT[1:0]
  ILIM_S2_TH_2A5 VALUE 0x0
  ILIM_S2_TH_2A75 VALUE 0x1
  ILIM_S2_TH_3A VALUE 0x2
  ILIM_S2_TH_3A25 VALUE 0x3

ILIM_S1_S2_EN ADDRESS 0x005C RW
ILIM_S1_S2_EN RESET_VALUE 0x01
 ILIM_S1_S2_EN BIT[0]
  ILIM_S1_S2_EN_FALSE VALUE 0x0
  ILIM_S1_S2_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 THERM_OVLD_TEST_VAL BIT[6]
  THERM_OVLD_TEST_VAL_0 VALUE 0x0
  THERM_OVLD_TEST_VAL_1 VALUE 0x1
 DERATE_LEVEL2_TEST_VAL BIT[5]
  DERATE_LEVEL2_TEST_VAL_0 VALUE 0x0
  DERATE_LEVEL2_TEST_VAL_1 VALUE 0x1
 DERATE_LEVEL1_TEST_VAL BIT[4]
  DERATE_LEVEL1_TEST_VAL_0 VALUE 0x0
  DERATE_LEVEL1_TEST_VAL_1 VALUE 0x1
 DERATE_LEVEL0_TEST_VAL BIT[3]
  DERATE_LEVEL0_TEST_VAL_0 VALUE 0x0
  DERATE_LEVEL0_TEST_VAL_1 VALUE 0x1
 BOB_CURRENT_TOO_HIGH2_TEST_VAL BIT[2]
  BOB_CURRENT_TOO_HIGH2_TEST_VAL_0 VALUE 0x0
  BOB_CURRENT_TOO_HIGH2_TEST_VAL_1 VALUE 0x1
 BOB_CURRENT_TOO_HIGH1_TEST_VAL BIT[1]
  BOB_CURRENT_TOO_HIGH1_TEST_VAL_0 VALUE 0x0
  BOB_CURRENT_TOO_HIGH1_TEST_VAL_1 VALUE 0x1
 BOB_CURRENT_HIGH_TEST_VAL BIT[0]
  BOB_CURRENT_HIGH_TEST_VAL_0 VALUE 0x0
  BOB_CURRENT_HIGH_TEST_VAL_1 VALUE 0x1

LPG_LUT_BASE BASE 0x0001B000 lpg_lutaddr 31:0

 lpg_lut MODULE OFFSET=LPG_LUT_BASE+0x00000000 MAX=LPG_LUT_BASE+0x000000FF APRE=LPG_LUT_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LPG_LUT_BASE.LPG_LUT
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x13
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]

LUT0_LSB ADDRESS 0x0040 RW
LUT0_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT0_MSB ADDRESS 0x0041 RW
LUT0_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT1_LSB ADDRESS 0x0042 RW
LUT1_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT1_MSB ADDRESS 0x0043 RW
LUT1_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT2_LSB ADDRESS 0x0044 RW
LUT2_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT2_MSB ADDRESS 0x0045 RW
LUT2_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT3_LSB ADDRESS 0x0046 RW
LUT3_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT3_MSB ADDRESS 0x0047 RW
LUT3_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT4_LSB ADDRESS 0x0048 RW
LUT4_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT4_MSB ADDRESS 0x0049 RW
LUT4_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT5_LSB ADDRESS 0x004A RW
LUT5_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT5_MSB ADDRESS 0x004B RW
LUT5_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT6_LSB ADDRESS 0x004C RW
LUT6_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT6_MSB ADDRESS 0x004D RW
LUT6_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT7_LSB ADDRESS 0x004E RW
LUT7_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT7_MSB ADDRESS 0x004F RW
LUT7_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT8_LSB ADDRESS 0x0050 RW
LUT8_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT8_MSB ADDRESS 0x0051 RW
LUT8_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT9_LSB ADDRESS 0x0052 RW
LUT9_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT9_MSB ADDRESS 0x0053 RW
LUT9_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT10_LSB ADDRESS 0x0054 RW
LUT10_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT10_MSB ADDRESS 0x0055 RW
LUT10_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT11_LSB ADDRESS 0x0056 RW
LUT11_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT11_MSB ADDRESS 0x0057 RW
LUT11_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT12_LSB ADDRESS 0x0058 RW
LUT12_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT12_MSB ADDRESS 0x0059 RW
LUT12_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT13_LSB ADDRESS 0x005A RW
LUT13_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT13_MSB ADDRESS 0x005B RW
LUT13_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT14_LSB ADDRESS 0x005C RW
LUT14_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT14_MSB ADDRESS 0x005D RW
LUT14_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT15_LSB ADDRESS 0x005E RW
LUT15_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT15_MSB ADDRESS 0x005F RW
LUT15_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT16_LSB ADDRESS 0x0060 RW
LUT16_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT16_MSB ADDRESS 0x0061 RW
LUT16_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT17_LSB ADDRESS 0x0062 RW
LUT17_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT17_MSB ADDRESS 0x0063 RW
LUT17_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT18_LSB ADDRESS 0x0064 RW
LUT18_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT18_MSB ADDRESS 0x0065 RW
LUT18_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT19_LSB ADDRESS 0x0066 RW
LUT19_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT19_MSB ADDRESS 0x0067 RW
LUT19_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT20_LSB ADDRESS 0x0068 RW
LUT20_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT20_MSB ADDRESS 0x0069 RW
LUT20_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT21_LSB ADDRESS 0x006A RW
LUT21_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT21_MSB ADDRESS 0x006B RW
LUT21_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT22_LSB ADDRESS 0x006C RW
LUT22_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT22_MSB ADDRESS 0x006D RW
LUT22_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT23_LSB ADDRESS 0x006E RW
LUT23_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT23_MSB ADDRESS 0x006F RW
LUT23_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT24_LSB ADDRESS 0x0070 RW
LUT24_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT24_MSB ADDRESS 0x0071 RW
LUT24_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT25_LSB ADDRESS 0x0072 RW
LUT25_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT25_MSB ADDRESS 0x0073 RW
LUT25_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT26_LSB ADDRESS 0x0074 RW
LUT26_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT26_MSB ADDRESS 0x0075 RW
LUT26_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT27_LSB ADDRESS 0x0076 RW
LUT27_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT27_MSB ADDRESS 0x0077 RW
LUT27_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT28_LSB ADDRESS 0x0078 RW
LUT28_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT28_MSB ADDRESS 0x0079 RW
LUT28_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT29_LSB ADDRESS 0x007A RW
LUT29_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT29_MSB ADDRESS 0x007B RW
LUT29_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT30_LSB ADDRESS 0x007C RW
LUT30_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT30_MSB ADDRESS 0x007D RW
LUT30_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT31_LSB ADDRESS 0x007E RW
LUT31_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT31_MSB ADDRESS 0x007F RW
LUT31_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT32_LSB ADDRESS 0x0080 RW
LUT32_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT32_MSB ADDRESS 0x0081 RW
LUT32_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT33_LSB ADDRESS 0x0082 RW
LUT33_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT33_MSB ADDRESS 0x0083 RW
LUT33_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT34_LSB ADDRESS 0x0084 RW
LUT34_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT34_MSB ADDRESS 0x0085 RW
LUT34_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT35_LSB ADDRESS 0x0086 RW
LUT35_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT35_MSB ADDRESS 0x0087 RW
LUT35_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT36_LSB ADDRESS 0x0088 RW
LUT36_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT36_MSB ADDRESS 0x0089 RW
LUT36_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT37_LSB ADDRESS 0x008A RW
LUT37_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT37_MSB ADDRESS 0x008B RW
LUT37_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT38_LSB ADDRESS 0x008C RW
LUT38_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT38_MSB ADDRESS 0x008D RW
LUT38_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT39_LSB ADDRESS 0x008E RW
LUT39_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT39_MSB ADDRESS 0x008F RW
LUT39_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT40_LSB ADDRESS 0x0090 RW
LUT40_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT40_MSB ADDRESS 0x0091 RW
LUT40_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT41_LSB ADDRESS 0x0092 RW
LUT41_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT41_MSB ADDRESS 0x0093 RW
LUT41_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT42_LSB ADDRESS 0x0094 RW
LUT42_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT42_MSB ADDRESS 0x0095 RW
LUT42_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT43_LSB ADDRESS 0x0096 RW
LUT43_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT43_MSB ADDRESS 0x0097 RW
LUT43_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT44_LSB ADDRESS 0x0098 RW
LUT44_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT44_MSB ADDRESS 0x0099 RW
LUT44_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT45_LSB ADDRESS 0x009A RW
LUT45_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT45_MSB ADDRESS 0x009B RW
LUT45_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT46_LSB ADDRESS 0x009C RW
LUT46_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT46_MSB ADDRESS 0x009D RW
LUT46_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT47_LSB ADDRESS 0x009E RW
LUT47_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT47_MSB ADDRESS 0x009F RW
LUT47_MSB RESET_VALUE 0x00
 DATA BIT[0]

LUT48_LSB ADDRESS 0x00A0 RW
LUT48_LSB RESET_VALUE 0x00
 DATA BIT[7:0]

LUT48_MSB ADDRESS 0x00A1 RW
LUT48_MSB RESET_VALUE 0x00
 DATA BIT[0]

RAMP_CONTROL ADDRESS 0x00C8 W
RAMP_CONTROL RESET_VALUE 0x00
 S8_RAMP_START BIT[7]
  S8_RAMP_DIS VALUE 0x0
  S8_RAMP_START VALUE 0x1
 S7_RAMP_START BIT[6]
  S7_RAMP_DIS VALUE 0x0
  S7_RAMP_START VALUE 0x1
 S6_RAMP_START BIT[5]
  S6_RAMP_DIS VALUE 0x0
  S6_RAMP_START VALUE 0x1
 S5_RAMP_START BIT[4]
  S5_RAMP_DIS VALUE 0x0
  S5_RAMP_START VALUE 0x1
 S4_RAMP_START BIT[3]
  S4_RAMP_DIS VALUE 0x0
  S4_RAMP_START VALUE 0x1
 S3_RAMP_START BIT[2]
  S3_RAMP_DIS VALUE 0x0
  S3_RAMP_START VALUE 0x1
 S2_RAMP_START BIT[1]
  S2_RAMP_DIS VALUE 0x0
  S2_RAMP_START VALUE 0x1
 S1_RAMP_START BIT[0]
  S1_RAMP_DIS VALUE 0x0
  S1_RAMP_START VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

LPG_CHAN1_BASE BASE 0x0001B100 lpg_chan1addr 31:0

 lpg_chan1 MODULE OFFSET=LPG_CHAN1_BASE+0x00000000 MAX=LPG_CHAN1_BASE+0x000000FF APRE=LPG_CHAN1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LPG_CHAN1_BASE.LPG_CHAN1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x13
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 LPG_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 LPG_INT_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 LPG_INT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 LPG_INT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 LPG_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 LPG_INT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 LPG_INT_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 LPG_INT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 LPG_INT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

LPG_PATTERN_CONFIG ADDRESS 0x0040 RW
LPG_PATTERN_CONFIG RESET_VALUE 0x10
 RAMP_DIRECTION BIT[4]
  RAMP_HI_TO_LO VALUE 0x0
  RAMP_LO_TO_HI VALUE 0x1
 PATTERN_REPEAT BIT[3]
  LOOPING_DIS VALUE 0x0
  LOOPING_EN VALUE 0x1
 RAMP_TOGGLE BIT[2]
  TOGGLE_START VALUE 0x0
  TOGGLE_INDEX VALUE 0x1
 EN_PAUSE_HI BIT[1]
  PAUSE_HI_DIS VALUE 0x0
  PAUSE_HI_EN VALUE 0x1
 EN_PAUSE_LO BIT[0]
  PAUSE_LO_DIS VALUE 0x0
  PAUSE_LO_EN VALUE 0x1

LPG_PWM_SIZE_CLK ADDRESS 0x0041 RW
LPG_PWM_SIZE_CLK RESET_VALUE 0x00
 PWM_SIZE BIT[4]
  PWM_6BIT VALUE 0x0
  PWM_9BIT VALUE 0x1
 PWM_FREQ_CLK_SELECT BIT[1:0]
  NOCLK VALUE 0x0
  CLK_1KHZ VALUE 0x1
  CLK_32KHZ VALUE 0x2
  CLK_19P2MHZ VALUE 0x3

LPG_PWM_FREQ_PREDIV_CLK ADDRESS 0x0042 RW
LPG_PWM_FREQ_PREDIV_CLK RESET_VALUE 0x00
 PWM_FREQ_PRE_DIVIDE BIT[6:5]
  PREDIV_ONE VALUE 0x0
  PREDIV_THREE VALUE 0x1
  PREDIV_FIVE VALUE 0x2
  PREDIV_SIX VALUE 0x3
 PWM_FREQ_EXPONENT BIT[2:0]
  EXP_ZERO VALUE 0x0
  EXP_ONE VALUE 0x1
  EXP_TWO VALUE 0x2
  EXP_THREE VALUE 0x3
  EXP_FOUR VALUE 0x4
  EXP_FIVE VALUE 0x5
  EXP_SIX VALUE 0x6
  EXP_SEVEN VALUE 0x7

LPG_PWM_TYPE_CONFIG ADDRESS 0x0043 RW
LPG_PWM_TYPE_CONFIG RESET_VALUE 0x00
 EN_GLITCH_REMOVAL BIT[5]
  GLITCH_REMOVE_DIS VALUE 0x0
  GLITCH_REMOVE_EN VALUE 0x1

PWM_VALUE_LSB ADDRESS 0x0044 RW
PWM_VALUE_LSB RESET_VALUE 0x00
 PWM_VALUE_LSB BIT[7:0]

PWM_VALUE_MSB ADDRESS 0x0045 RW
PWM_VALUE_MSB RESET_VALUE 0x00
 PWM_VALUE_MSB BIT[0]

ENABLE_CONTROL ADDRESS 0x0046 RW
ENABLE_CONTROL RESET_VALUE 0x00
 EN_SLICE BIT[7]
  SLICE_DIS VALUE 0x0
  SLICE_EN VALUE 0x1
 PWM_SRC_SELECT BIT[2]
  LUT VALUE 0x0
  PWM VALUE 0x1
 EN_RAMP_GEN BIT[1]
  RAMP_GEN_DIS VALUE 0x0
  RAMP_GEN_EN VALUE 0x1

PWM_SYNC ADDRESS 0x0047 W
PWM_SYNC RESET_VALUE 0x00
 SYNC_PWM BIT[0]
  NO_SYNC VALUE 0x0
  SYNC VALUE 0x1

RAMP_STEP_DURATION_LSB ADDRESS 0x0050 RW
RAMP_STEP_DURATION_LSB RESET_VALUE 0x00
 RAMP_STEP_DURATION_LSB BIT[7:0]

RAMP_STEP_DURATION_MSB ADDRESS 0x0051 RW
RAMP_STEP_DURATION_MSB RESET_VALUE 0x00
 RAMP_STEP_DURATION_MSB BIT[0]

PAUSE_HI_MULTIPLIER ADDRESS 0x0052 RW
PAUSE_HI_MULTIPLIER RESET_VALUE 0x00
 PAUSE_HI_MULT BIT[7:0]

PAUSE_LO_MULTIPLIER ADDRESS 0x0054 RW
PAUSE_LO_MULTIPLIER RESET_VALUE 0x00
 PAUSE_LO_MULT BIT[7:0]

HI_INDEX ADDRESS 0x0056 RW
HI_INDEX RESET_VALUE 0x00
 HI_INDEX BIT[5:0]

LO_INDEX ADDRESS 0x0057 RW
LO_INDEX RESET_VALUE 0x00
 LO_INDEX BIT[5:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 LPG_INT_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST1 BIT[2:0]

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 DTEST2 BIT[2:0]

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 DTEST3 BIT[2:0]

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x00
 DTEST4 BIT[2:0]

LPG_CHAN2_BASE BASE 0x0001B200 lpg_chan2addr 31:0

 lpg_chan2 MODULE OFFSET=LPG_CHAN2_BASE+0x00000000 MAX=LPG_CHAN2_BASE+0x000000FF APRE=LPG_CHAN2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LPG_CHAN2_BASE.LPG_CHAN2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x13
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 LPG_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 LPG_INT_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 LPG_INT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 LPG_INT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 LPG_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 LPG_INT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 LPG_INT_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 LPG_INT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 LPG_INT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

LPG_PATTERN_CONFIG ADDRESS 0x0040 RW
LPG_PATTERN_CONFIG RESET_VALUE 0x10
 RAMP_DIRECTION BIT[4]
  RAMP_HI_TO_LO VALUE 0x0
  RAMP_LO_TO_HI VALUE 0x1
 PATTERN_REPEAT BIT[3]
  LOOPING_DIS VALUE 0x0
  LOOPING_EN VALUE 0x1
 RAMP_TOGGLE BIT[2]
  TOGGLE_START VALUE 0x0
  TOGGLE_INDEX VALUE 0x1
 EN_PAUSE_HI BIT[1]
  PAUSE_HI_DIS VALUE 0x0
  PAUSE_HI_EN VALUE 0x1
 EN_PAUSE_LO BIT[0]
  PAUSE_LO_DIS VALUE 0x0
  PAUSE_LO_EN VALUE 0x1

LPG_PWM_SIZE_CLK ADDRESS 0x0041 RW
LPG_PWM_SIZE_CLK RESET_VALUE 0x00
 PWM_SIZE BIT[4]
  PWM_6BIT VALUE 0x0
  PWM_9BIT VALUE 0x1
 PWM_FREQ_CLK_SELECT BIT[1:0]
  NOCLK VALUE 0x0
  CLK_1KHZ VALUE 0x1
  CLK_32KHZ VALUE 0x2
  CLK_19P2MHZ VALUE 0x3

LPG_PWM_FREQ_PREDIV_CLK ADDRESS 0x0042 RW
LPG_PWM_FREQ_PREDIV_CLK RESET_VALUE 0x00
 PWM_FREQ_PRE_DIVIDE BIT[6:5]
  PREDIV_ONE VALUE 0x0
  PREDIV_THREE VALUE 0x1
  PREDIV_FIVE VALUE 0x2
  PREDIV_SIX VALUE 0x3
 PWM_FREQ_EXPONENT BIT[2:0]
  EXP_ZERO VALUE 0x0
  EXP_ONE VALUE 0x1
  EXP_TWO VALUE 0x2
  EXP_THREE VALUE 0x3
  EXP_FOUR VALUE 0x4
  EXP_FIVE VALUE 0x5
  EXP_SIX VALUE 0x6
  EXP_SEVEN VALUE 0x7

LPG_PWM_TYPE_CONFIG ADDRESS 0x0043 RW
LPG_PWM_TYPE_CONFIG RESET_VALUE 0x00
 EN_GLITCH_REMOVAL BIT[5]
  GLITCH_REMOVE_DIS VALUE 0x0
  GLITCH_REMOVE_EN VALUE 0x1

PWM_VALUE_LSB ADDRESS 0x0044 RW
PWM_VALUE_LSB RESET_VALUE 0x00
 PWM_VALUE_LSB BIT[7:0]

PWM_VALUE_MSB ADDRESS 0x0045 RW
PWM_VALUE_MSB RESET_VALUE 0x00
 PWM_VALUE_MSB BIT[0]

ENABLE_CONTROL ADDRESS 0x0046 RW
ENABLE_CONTROL RESET_VALUE 0x00
 EN_SLICE BIT[7]
  SLICE_DIS VALUE 0x0
  SLICE_EN VALUE 0x1
 PWM_SRC_SELECT BIT[2]
  LUT VALUE 0x0
  PWM VALUE 0x1
 EN_RAMP_GEN BIT[1]
  RAMP_GEN_DIS VALUE 0x0
  RAMP_GEN_EN VALUE 0x1

PWM_SYNC ADDRESS 0x0047 W
PWM_SYNC RESET_VALUE 0x00
 SYNC_PWM BIT[0]
  NO_SYNC VALUE 0x0
  SYNC VALUE 0x1

RAMP_STEP_DURATION_LSB ADDRESS 0x0050 RW
RAMP_STEP_DURATION_LSB RESET_VALUE 0x00
 RAMP_STEP_DURATION_LSB BIT[7:0]

RAMP_STEP_DURATION_MSB ADDRESS 0x0051 RW
RAMP_STEP_DURATION_MSB RESET_VALUE 0x00
 RAMP_STEP_DURATION_MSB BIT[0]

PAUSE_HI_MULTIPLIER ADDRESS 0x0052 RW
PAUSE_HI_MULTIPLIER RESET_VALUE 0x00
 PAUSE_HI_MULT BIT[7:0]

PAUSE_LO_MULTIPLIER ADDRESS 0x0054 RW
PAUSE_LO_MULTIPLIER RESET_VALUE 0x00
 PAUSE_LO_MULT BIT[7:0]

HI_INDEX ADDRESS 0x0056 RW
HI_INDEX RESET_VALUE 0x00
 HI_INDEX BIT[5:0]

LO_INDEX ADDRESS 0x0057 RW
LO_INDEX RESET_VALUE 0x00
 LO_INDEX BIT[5:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 LPG_INT_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST1 BIT[2:0]

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 DTEST2 BIT[2:0]

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 DTEST3 BIT[2:0]

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x00
 DTEST4 BIT[2:0]

LPG_CHAN3_BASE BASE 0x0001B300 lpg_chan3addr 31:0

 lpg_chan3 MODULE OFFSET=LPG_CHAN3_BASE+0x00000000 MAX=LPG_CHAN3_BASE+0x000000FF APRE=LPG_CHAN3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LPG_CHAN3_BASE.LPG_CHAN3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x13
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 LPG_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 LPG_INT_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 LPG_INT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 LPG_INT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 LPG_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 LPG_INT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 LPG_INT_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 LPG_INT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 LPG_INT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

LPG_PATTERN_CONFIG ADDRESS 0x0040 RW
LPG_PATTERN_CONFIG RESET_VALUE 0x10
 RAMP_DIRECTION BIT[4]
  RAMP_HI_TO_LO VALUE 0x0
  RAMP_LO_TO_HI VALUE 0x1
 PATTERN_REPEAT BIT[3]
  LOOPING_DIS VALUE 0x0
  LOOPING_EN VALUE 0x1
 RAMP_TOGGLE BIT[2]
  TOGGLE_START VALUE 0x0
  TOGGLE_INDEX VALUE 0x1
 EN_PAUSE_HI BIT[1]
  PAUSE_HI_DIS VALUE 0x0
  PAUSE_HI_EN VALUE 0x1
 EN_PAUSE_LO BIT[0]
  PAUSE_LO_DIS VALUE 0x0
  PAUSE_LO_EN VALUE 0x1

LPG_PWM_SIZE_CLK ADDRESS 0x0041 RW
LPG_PWM_SIZE_CLK RESET_VALUE 0x00
 PWM_SIZE BIT[4]
  PWM_6BIT VALUE 0x0
  PWM_9BIT VALUE 0x1
 PWM_FREQ_CLK_SELECT BIT[1:0]
  NOCLK VALUE 0x0
  CLK_1KHZ VALUE 0x1
  CLK_32KHZ VALUE 0x2
  CLK_19P2MHZ VALUE 0x3

LPG_PWM_FREQ_PREDIV_CLK ADDRESS 0x0042 RW
LPG_PWM_FREQ_PREDIV_CLK RESET_VALUE 0x00
 PWM_FREQ_PRE_DIVIDE BIT[6:5]
  PREDIV_ONE VALUE 0x0
  PREDIV_THREE VALUE 0x1
  PREDIV_FIVE VALUE 0x2
  PREDIV_SIX VALUE 0x3
 PWM_FREQ_EXPONENT BIT[2:0]
  EXP_ZERO VALUE 0x0
  EXP_ONE VALUE 0x1
  EXP_TWO VALUE 0x2
  EXP_THREE VALUE 0x3
  EXP_FOUR VALUE 0x4
  EXP_FIVE VALUE 0x5
  EXP_SIX VALUE 0x6
  EXP_SEVEN VALUE 0x7

LPG_PWM_TYPE_CONFIG ADDRESS 0x0043 RW
LPG_PWM_TYPE_CONFIG RESET_VALUE 0x00
 EN_GLITCH_REMOVAL BIT[5]
  GLITCH_REMOVE_DIS VALUE 0x0
  GLITCH_REMOVE_EN VALUE 0x1

PWM_VALUE_LSB ADDRESS 0x0044 RW
PWM_VALUE_LSB RESET_VALUE 0x00
 PWM_VALUE_LSB BIT[7:0]

PWM_VALUE_MSB ADDRESS 0x0045 RW
PWM_VALUE_MSB RESET_VALUE 0x00
 PWM_VALUE_MSB BIT[0]

ENABLE_CONTROL ADDRESS 0x0046 RW
ENABLE_CONTROL RESET_VALUE 0x00
 EN_SLICE BIT[7]
  SLICE_DIS VALUE 0x0
  SLICE_EN VALUE 0x1
 PWM_SRC_SELECT BIT[2]
  LUT VALUE 0x0
  PWM VALUE 0x1
 EN_RAMP_GEN BIT[1]
  RAMP_GEN_DIS VALUE 0x0
  RAMP_GEN_EN VALUE 0x1

PWM_SYNC ADDRESS 0x0047 W
PWM_SYNC RESET_VALUE 0x00
 SYNC_PWM BIT[0]
  NO_SYNC VALUE 0x0
  SYNC VALUE 0x1

RAMP_STEP_DURATION_LSB ADDRESS 0x0050 RW
RAMP_STEP_DURATION_LSB RESET_VALUE 0x00
 RAMP_STEP_DURATION_LSB BIT[7:0]

RAMP_STEP_DURATION_MSB ADDRESS 0x0051 RW
RAMP_STEP_DURATION_MSB RESET_VALUE 0x00
 RAMP_STEP_DURATION_MSB BIT[0]

PAUSE_HI_MULTIPLIER ADDRESS 0x0052 RW
PAUSE_HI_MULTIPLIER RESET_VALUE 0x00
 PAUSE_HI_MULT BIT[7:0]

PAUSE_LO_MULTIPLIER ADDRESS 0x0054 RW
PAUSE_LO_MULTIPLIER RESET_VALUE 0x00
 PAUSE_LO_MULT BIT[7:0]

HI_INDEX ADDRESS 0x0056 RW
HI_INDEX RESET_VALUE 0x00
 HI_INDEX BIT[5:0]

LO_INDEX ADDRESS 0x0057 RW
LO_INDEX RESET_VALUE 0x00
 LO_INDEX BIT[5:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 LPG_INT_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST1 BIT[2:0]

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 DTEST2 BIT[2:0]

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 DTEST3 BIT[2:0]

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x00
 DTEST4 BIT[2:0]

LPG_CHAN4_BASE BASE 0x0001B400 lpg_chan4addr 31:0

 lpg_chan4 MODULE OFFSET=LPG_CHAN4_BASE+0x00000000 MAX=LPG_CHAN4_BASE+0x000000FF APRE=LPG_CHAN4_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LPG_CHAN4_BASE.LPG_CHAN4
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x13
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 LPG_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 LPG_INT_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 LPG_INT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 LPG_INT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 LPG_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 LPG_INT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 LPG_INT_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 LPG_INT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 LPG_INT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

LPG_PATTERN_CONFIG ADDRESS 0x0040 RW
LPG_PATTERN_CONFIG RESET_VALUE 0x10
 RAMP_DIRECTION BIT[4]
  RAMP_HI_TO_LO VALUE 0x0
  RAMP_LO_TO_HI VALUE 0x1
 PATTERN_REPEAT BIT[3]
  LOOPING_DIS VALUE 0x0
  LOOPING_EN VALUE 0x1
 RAMP_TOGGLE BIT[2]
  TOGGLE_START VALUE 0x0
  TOGGLE_INDEX VALUE 0x1
 EN_PAUSE_HI BIT[1]
  PAUSE_HI_DIS VALUE 0x0
  PAUSE_HI_EN VALUE 0x1
 EN_PAUSE_LO BIT[0]
  PAUSE_LO_DIS VALUE 0x0
  PAUSE_LO_EN VALUE 0x1

LPG_PWM_SIZE_CLK ADDRESS 0x0041 RW
LPG_PWM_SIZE_CLK RESET_VALUE 0x00
 PWM_SIZE BIT[4]
  PWM_6BIT VALUE 0x0
  PWM_9BIT VALUE 0x1
 PWM_FREQ_CLK_SELECT BIT[1:0]
  NOCLK VALUE 0x0
  CLK_1KHZ VALUE 0x1
  CLK_32KHZ VALUE 0x2
  CLK_19P2MHZ VALUE 0x3

LPG_PWM_FREQ_PREDIV_CLK ADDRESS 0x0042 RW
LPG_PWM_FREQ_PREDIV_CLK RESET_VALUE 0x00
 PWM_FREQ_PRE_DIVIDE BIT[6:5]
  PREDIV_ONE VALUE 0x0
  PREDIV_THREE VALUE 0x1
  PREDIV_FIVE VALUE 0x2
  PREDIV_SIX VALUE 0x3
 PWM_FREQ_EXPONENT BIT[2:0]
  EXP_ZERO VALUE 0x0
  EXP_ONE VALUE 0x1
  EXP_TWO VALUE 0x2
  EXP_THREE VALUE 0x3
  EXP_FOUR VALUE 0x4
  EXP_FIVE VALUE 0x5
  EXP_SIX VALUE 0x6
  EXP_SEVEN VALUE 0x7

LPG_PWM_TYPE_CONFIG ADDRESS 0x0043 RW
LPG_PWM_TYPE_CONFIG RESET_VALUE 0x00
 EN_GLITCH_REMOVAL BIT[5]
  GLITCH_REMOVE_DIS VALUE 0x0
  GLITCH_REMOVE_EN VALUE 0x1

PWM_VALUE_LSB ADDRESS 0x0044 RW
PWM_VALUE_LSB RESET_VALUE 0x00
 PWM_VALUE_LSB BIT[7:0]

PWM_VALUE_MSB ADDRESS 0x0045 RW
PWM_VALUE_MSB RESET_VALUE 0x00
 PWM_VALUE_MSB BIT[0]

ENABLE_CONTROL ADDRESS 0x0046 RW
ENABLE_CONTROL RESET_VALUE 0x00
 EN_SLICE BIT[7]
  SLICE_DIS VALUE 0x0
  SLICE_EN VALUE 0x1
 PWM_SRC_SELECT BIT[2]
  LUT VALUE 0x0
  PWM VALUE 0x1
 EN_RAMP_GEN BIT[1]
  RAMP_GEN_DIS VALUE 0x0
  RAMP_GEN_EN VALUE 0x1

PWM_SYNC ADDRESS 0x0047 W
PWM_SYNC RESET_VALUE 0x00
 SYNC_PWM BIT[0]
  NO_SYNC VALUE 0x0
  SYNC VALUE 0x1

RAMP_STEP_DURATION_LSB ADDRESS 0x0050 RW
RAMP_STEP_DURATION_LSB RESET_VALUE 0x00
 RAMP_STEP_DURATION_LSB BIT[7:0]

RAMP_STEP_DURATION_MSB ADDRESS 0x0051 RW
RAMP_STEP_DURATION_MSB RESET_VALUE 0x00
 RAMP_STEP_DURATION_MSB BIT[0]

PAUSE_HI_MULTIPLIER ADDRESS 0x0052 RW
PAUSE_HI_MULTIPLIER RESET_VALUE 0x00
 PAUSE_HI_MULT BIT[7:0]

PAUSE_LO_MULTIPLIER ADDRESS 0x0054 RW
PAUSE_LO_MULTIPLIER RESET_VALUE 0x00
 PAUSE_LO_MULT BIT[7:0]

HI_INDEX ADDRESS 0x0056 RW
HI_INDEX RESET_VALUE 0x00
 HI_INDEX BIT[5:0]

LO_INDEX ADDRESS 0x0057 RW
LO_INDEX RESET_VALUE 0x00
 LO_INDEX BIT[5:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 LPG_INT_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST1 BIT[2:0]

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 DTEST2 BIT[2:0]

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 DTEST3 BIT[2:0]

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x00
 DTEST4 BIT[2:0]

TRI_LED_BASE BASE 0x0001D000 tri_ledaddr 31:0

 tri_led MODULE OFFSET=TRI_LED_BASE+0x00000000 MAX=TRI_LED_BASE+0x000000FF APRE=TRI_LED_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.TRI_LED_BASE.TRI_LED
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x19
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
 SUBTYPE BIT[7:0]

DROPOUT_DET_STATUS ADDRESS 0x0008 R
DROPOUT_DET_STATUS RESET_VALUE 0x0X
 DROPOUT_DET_R BIT[2]
  NO_DROPOUT VALUE 0x0
  DROPOUT_DET VALUE 0x1
 DROPOUT_DET_G BIT[1]
  NO_DROPOUT VALUE 0x0
  DROPOUT_DET VALUE 0x1
 DROPOUT_DET_B BIT[0]
  NO_DROPOUT VALUE 0x0
  DROPOUT_DET VALUE 0x1

DROPOUT_DET_STATUS_CLR ADDRESS 0x0009 W
DROPOUT_DET_STATUS_CLR RESET_VALUE 0x00
 STATUS_CLR BIT[0]
  NO_CLR VALUE 0x0
  CLR_STS VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x0X
 DROPOUT_DET_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 DROPOUT_DET_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 DROPOUT_DET_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 DROPOUT_DET_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 DROPOUT_DET_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 DROPOUT_DET_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 DROPOUT_DET_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x0X
 DROPOUT_DET_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x0X
 DROPOUT_DET_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

LED_SRC_SEL ADDRESS 0x0045 RW
LED_SRC_SEL RESET_VALUE 0x00
 LED_SRC_SEL BIT[1:0]
  SRC_GND VALUE 0x0
  SRC_VINRGB_VBOOST VALUE 0x1
  SRC_VSYS VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 RED_EN BIT[7]
  RED_DIS VALUE 0x0
  RED_EN VALUE 0x1
 GREEN_EN BIT[6]
  GREEN_DIS VALUE 0x0
  GREEN_EN VALUE 0x1
 BLUE_EN BIT[5]
  BLUE_DIS VALUE 0x0
  BLUE_EN VALUE 0x1

EN_CTL_ATC ADDRESS 0x0047 RW
EN_CTL_ATC RESET_VALUE 0x80
 RED_ATC_EN BIT[7]
  RED_ATC_DISABLE VALUE 0x0
  RED_ATC_ENABLE VALUE 0x1
 GREEN_ATC_EN BIT[6]
  GREEN_ATC_DISABLE VALUE 0x0
  GREEN_ATC_ENABLE VALUE 0x1
 BLUE_ATC_EN BIT[5]
  BLUE_ATC_DISABLE VALUE 0x0
  BLUE_ATC_ENABLE VALUE 0x1

DROPOUT_DET ADDRESS 0x0050 RW
DROPOUT_DET RESET_VALUE 0x38
 EN_DROPOUT_DET BIT[7]
  DET_DIS VALUE 0x0
  DET_EN VALUE 0x1
 DET_DEBOUNCE BIT[6:5]
  NO_DEBOUNCE VALUE 0x0
  DEBOUNCE_10US VALUE 0x1
 DET_SEL BIT[4:3]
  VIN_RGB VALUE 0x0
  RED VALUE 0x1
  GREEN VALUE 0x2
  BLUE VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  NO_REPLACE VALUE 0x0
  INV_TEST_VAL VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 DROPOUT_DET_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 CLOSE_LOOP_TEST_EN BIT[5:4]
  CL_TEST_DIS VALUE 0x0
  BLUE VALUE 0x1
  GREEN VALUE 0x2
  RED VALUE 0x3
 OPEN_LOOP_CAL_EN BIT[3]
  OL_CAL_DTEST2_DIS VALUE 0x0
  OL_CAL_DTEST2_EN VALUE 0x1
 ATEST_MODE_EN BIT[2]
  ATEST_DTEST2_DIS VALUE 0x0
  ATEST_DTEST2_EN VALUE 0x1
 PWM_SEL BIT[1]
  LPG_PWM VALUE 0x0
  DTEST1 VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x03
 TRIM_NUM BIT[7:0]

R_8MA_CURRENT_TRIM ADDRESS 0x00F1 RW
R_8MA_CURRENT_TRIM RESET_VALUE 0x0F
 R_8MA_CURRENT_TRIM BIT[4:0]

G_8MA_CURRENT_TRIM ADDRESS 0x00F2 RW
G_8MA_CURRENT_TRIM RESET_VALUE 0x0F
 G_8MA_CURRENT_TRIM BIT[4:0]

B_8MA_CURRENT_TRIM ADDRESS 0x00F3 RW
B_8MA_CURRENT_TRIM RESET_VALUE 0x0F
 B_8MA_CURRENT_TRIM BIT[4:0]

MVFLASH1_BASE BASE 0x0001D300 mvflash1addr 31:0

 mvflash1 MODULE OFFSET=MVFLASH1_BASE+0x00000000 MAX=MVFLASH1_BASE+0x000000FF APRE=MVFLASH1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.MVFLASH1_BASE.MVFLASH1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x18
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
 SUBTYPE BIT[7:0]

LED_STATUS1 ADDRESS 0x0008 R
LED_STATUS1 RESET_VALUE 0x00
 LED3_OPEN_FAULT BIT[5]
 LED3_SHORT_FAULT BIT[4]
 LED2_OPEN_FAULT BIT[3]
 LED2_SHORT_FAULT BIT[2]
 LED1_OPEN_FAULT BIT[1]
 LED1_SHORT_FAULT BIT[0]

LED_STATUS2 ADDRESS 0x0009 R
LED_STATUS2 RESET_VALUE 0x00
 BCL BIT[7]
 BOB_S2 BIT[6]
 BOB_S1 BIT[5]
 VPH_DROOP BIT[4]
 THERMAL_BOB_OVERLOAD BIT[3]
 THERMAL_OTST3 BIT[2]
 THERMAL_OTST2 BIT[1]
 THERMAL_OTST1 BIT[0]

LED_STATUS3 ADDRESS 0x000A R
LED_STATUS3 RESET_VALUE 0xC0
 BOB_VOUT_RB BIT[7]
 MBG_OK BIT[6]
 LED3_VREG_READY_FAULT BIT[5]
 LED2_VREG_READY_FAULT BIT[4]
 LED1_VREG_READY_FAULT BIT[3]
 LED3_TIMER_EXPIRE BIT[2]
 LED2_TIMER_EXPIRE BIT[1]
 LED1_TIMER_EXPIRE BIT[0]

LED1_IRAMP_STATUS ADDRESS 0x000B R
LED1_IRAMP_STATUS RESET_VALUE 0x00
 IRAMP_CURRENT BIT[6:0]

LED2_IRAMP_STATUS ADDRESS 0x000C R
LED2_IRAMP_STATUS RESET_VALUE 0x00
 IRAMP_CURRENT BIT[6:0]

LED3_IRAMP_STATUS ADDRESS 0x000D R
LED3_IRAMP_STATUS RESET_VALUE 0x00
 IRAMP_CURRENT BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 LED1_RMP_UP_DONE_RT_STS BIT[7]
 LED2_RMP_UP_DONE_RT_STS BIT[6]
 LED3_RMP_UP_DONE_RT_STS BIT[5]
 ALL_LED_RMP_UP_DONE_RT_STS BIT[4]
 ALL_LED_RMP_DN_DONE_RT_STS BIT[3]
 FLSH_TIMER_EXP_RT_STS BIT[2]
 MITIGATION_RT_STS BIT[1]
 LED_FAULT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 LED1_RMP_UP_DONE_TYPE BIT[7]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 LED2_RMP_UP_DONE_TYPE BIT[6]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 LED3_RMP_UP_DONE_TYPE BIT[5]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 ALL_LED_RMP_UP_DONE_TYPE BIT[4]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 ALL_LED_RMP_DN_DONE_TYPE BIT[3]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 FLSH_TIMER_EXP_TYPE BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 MITIGATION_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 LED_FAULT_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 LED1_RMP_UP_DONE_HIGH BIT[7]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 LED2_RMP_UP_DONE_HIGH BIT[6]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 LED3_RMP_UP_DONE_HIGH BIT[5]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 ALL_LED_RMP_UP_DONE_HIGH BIT[4]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 ALL_LED_RMP_DN_DONE_HIGH BIT[3]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 FLSH_TIMER_EXP_HIGH BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 MITIGATION_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 LED_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 LED1_RMP_UP_DONE_LOW BIT[7]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 LED2_RMP_UP_DONE_LOW BIT[6]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 LED3_RMP_UP_DONE_LOW BIT[5]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 ALL_LED_RMP_UP_DONE_LOW BIT[4]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 ALL_LED_RMP_DN_DONE_LOW BIT[3]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 FLSH_TIMER_EXP_LOW BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 MITIGATION_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 LED_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 LED1_RMP_UP_DONE_LATCHED_CLR BIT[7]
 LED2_RMP_UP_DONE_LATCHED_CLR BIT[6]
 LED3_RMP_UP_DONE_LATCHED_CLR BIT[5]
 ALL_LED_RMP_UP_DONE_LATCHED_CLR BIT[4]
 ALL_LED_RMP_DN_DONE_LATCHED_CLR BIT[3]
 FLSH_TIMER_EXP_LATCHED_CLR BIT[2]
 MITIGATION_LATCHED_CLR BIT[1]
 LED_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 LED1_RMP_UP_DONE_EN_SET BIT[7]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 LED2_RMP_UP_DONE_EN_SET BIT[6]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 LED3_RMP_UP_DONE_EN_SET BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 ALL_LED_RMP_UP_DONE_EN_SET BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 ALL_LED_RMP_DN_DONE_EN_SET BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 FLSH_TIMER_EXP_EN_SET BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MITIGATION_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 LED_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 LED1_RMP_UP_DONE_EN_CLR BIT[7]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 LED2_RMP_UP_DONE_EN_CLR BIT[6]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 LED3_RMP_UP_DONE_EN_CLR BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 ALL_LED_RMP_UP_DONE_EN_CLR BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 ALL_LED_RMP_DN_DONE_EN_CLR BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 FLSH_TIMER_EXP_EN_CLR BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MITIGATION_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 LED_FAULT_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 LED1_RMP_UP_DONE_LATCHED_STS BIT[7]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 LED2_RMP_UP_DONE_LATCHED_STS BIT[6]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 LED3_RMP_UP_DONE_LATCHED_STS BIT[5]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 ALL_LED_RMP_UP_DONE_LATCHED_STS BIT[4]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 ALL_LED_RMP_DN_DONE_LATCHED_STS BIT[3]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 FLSH_TIMER_EXP_LATCHED_STS BIT[2]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 MITIGATION_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 LED_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 LED1_RMP_UP_DONE_PENDING_STS BIT[7]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 LED2_RMP_UP_DONE_PENDING_STS BIT[6]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 LED3_RMP_UP_DONE_PENDING_STS BIT[5]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 ALL_LED_RMP_UP_DONE_PENDING_STS BIT[4]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 ALL_LED_RMP_DN_DONE_PENDING_STS BIT[3]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 FLSH_TIMER_EXP_PENDING_STS BIT[2]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 MITIGATION_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 LED_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

LED1_SAFETY_TIMER ADDRESS 0x0040 RW
LED1_SAFETY_TIMER RESET_VALUE 0x93
 TIMER_ENA BIT[7]
  TIMER_DISA VALUE 0x0
  TIMER_ENA VALUE 0x1
 SAFETY_TIMER BIT[6:0]
  TIMER_10MS VALUE 0x00
  TIMER_20MS VALUE 0x01
  TIMER_30MS VALUE 0x02
  TIMER_40MS VALUE 0x03
  TIMER_50MS VALUE 0x04
  TIMER_60MS VALUE 0x05
  TIMER_70MS VALUE 0x06
  TIMER_80MS VALUE 0x07
  TIMER_90MS VALUE 0x08
  TIMER_100MS VALUE 0x09
  TIMER_110MS VALUE 0x0A
  TIMER_120MS VALUE 0x0B
  TIMER_130MS VALUE 0x0C
  TIMER_140MS VALUE 0x0D
  TIMER_150MS VALUE 0x0E
  TIMER_160MS VALUE 0x0F
  TIMER_170MS VALUE 0x10
  TIMER_180MS VALUE 0x11
  TIMER_190MS VALUE 0x12
  TIMER_200MS VALUE 0x13
  TIMER_210MS VALUE 0x14
  TIMER_220MS VALUE 0x15
  TIMER_230MS VALUE 0x16
  TIMER_240MS VALUE 0x17
  TIMER_250MS VALUE 0x18
  TIMER_260MS VALUE 0x19
  TIMER_270MS VALUE 0x1A
  TIMER_280MS VALUE 0x1B
  TIMER_290MS VALUE 0x1C
  TIMER_300MS VALUE 0x1D
  TIMER_310MS VALUE 0x1E
  TIMER_320MS VALUE 0x1F
  TIMER_330MS VALUE 0x20
  TIMER_340MS VALUE 0x21
  TIMER_350MS VALUE 0x22
  TIMER_360MS VALUE 0x23
  TIMER_370MS VALUE 0x24
  TIMER_380MS VALUE 0x25
  TIMER_390MS VALUE 0x26
  TIMER_400MS VALUE 0x27
  TIMER_410MS VALUE 0x28
  TIMER_420MS VALUE 0x29
  TIMER_430MS VALUE 0x2A
  TIMER_440MS VALUE 0x2B
  TIMER_450MS VALUE 0x2C
  TIMER_460MS VALUE 0x2D
  TIMER_470MS VALUE 0x2E
  TIMER_480MS VALUE 0x2F
  TIMER_490MS VALUE 0x30
  TIMER_500MS VALUE 0x31
  TIMER_510MS VALUE 0x32
  TIMER_520MS VALUE 0x33
  TIMER_530MS VALUE 0x34
  TIMER_540MS VALUE 0x35
  TIMER_550MS VALUE 0x36
  TIMER_560MS VALUE 0x37
  TIMER_570MS VALUE 0x38
  TIMER_580MS VALUE 0x39
  TIMER_590MS VALUE 0x3A
  TIMER_600MS VALUE 0x3B
  TIMER_610MS VALUE 0x3C
  TIMER_620MS VALUE 0x3D
  TIMER_630MS VALUE 0x3E
  TIMER_640MS VALUE 0x3F
  TIMER_650MS VALUE 0x40
  TIMER_660MS VALUE 0x41
  TIMER_670MS VALUE 0x42
  TIMER_680MS VALUE 0x43
  TIMER_690MS VALUE 0x44
  TIMER_700MS VALUE 0x45
  TIMER_710MS VALUE 0x46
  TIMER_720MS VALUE 0x47
  TIMER_730MS VALUE 0x48
  TIMER_740MS VALUE 0x49
  TIMER_750MS VALUE 0x4A
  TIMER_760MS VALUE 0x4B
  TIMER_770MS VALUE 0x4C
  TIMER_780MS VALUE 0x4D
  TIMER_790MS VALUE 0x4E
  TIMER_800MS VALUE 0x4F
  TIMER_810MS VALUE 0x50
  TIMER_820MS VALUE 0x51
  TIMER_830MS VALUE 0x52
  TIMER_840MS VALUE 0x53
  TIMER_850MS VALUE 0x54
  TIMER_860MS VALUE 0x55
  TIMER_870MS VALUE 0x56
  TIMER_880MS VALUE 0x57
  TIMER_890MS VALUE 0x58
  TIMER_900MS VALUE 0x59
  TIMER_910MS VALUE 0x5A
  TIMER_920MS VALUE 0x5B
  TIMER_930MS VALUE 0x5C
  TIMER_940MS VALUE 0x5D
  TIMER_950MS VALUE 0x5E
  TIMER_960MS VALUE 0x5F
  TIMER_970MS VALUE 0x60
  TIMER_980MS VALUE 0x61
  TIMER_990MS VALUE 0x62
  TIMER_1000MS VALUE 0x63
  TIMER_1010MS VALUE 0x64
  TIMER_1020MS VALUE 0x65
  TIMER_1030MS VALUE 0x66
  TIMER_1040MS VALUE 0x67
  TIMER_1050MS VALUE 0x68
  TIMER_1060MS VALUE 0x69
  TIMER_1070MS VALUE 0x6A
  TIMER_1080MS VALUE 0x6B
  TIMER_1090MS VALUE 0x6C
  TIMER_1100MS VALUE 0x6D
  TIMER_1110MS VALUE 0x6E
  TIMER_1120MS VALUE 0x6F
  TIMER_1130MS VALUE 0x70
  TIMER_1140MS VALUE 0x71
  TIMER_1150MS VALUE 0x72
  TIMER_1160MS VALUE 0x73
  TIMER_1170MS VALUE 0x74
  TIMER_1180MS VALUE 0x75
  TIMER_1190MS VALUE 0x76
  TIMER_1200MS VALUE 0x77
  TIMER_1210MS VALUE 0x78
  TIMER_1220MS VALUE 0x79
  TIMER_1230MS VALUE 0x7A
  TIMER_1240MS VALUE 0x7B
  TIMER_1250MS VALUE 0x7C
  TIMER_1260MS VALUE 0x7D
  TIMER_1270MS VALUE 0x7E
  TIMER_1280MS VALUE 0x7F

LED2_SAFETY_TIMER ADDRESS 0x0041 RW
LED2_SAFETY_TIMER RESET_VALUE 0x93
 TIMER_ENA BIT[7]
  TIMER_DISA VALUE 0x0
  TIMER_ENA VALUE 0x1
 SAFETY_TIMER BIT[6:0]
  TIMER_10MS VALUE 0x00
  TIMER_20MS VALUE 0x01
  TIMER_30MS VALUE 0x02
  TIMER_40MS VALUE 0x03
  TIMER_50MS VALUE 0x04
  TIMER_60MS VALUE 0x05
  TIMER_70MS VALUE 0x06
  TIMER_80MS VALUE 0x07
  TIMER_90MS VALUE 0x08
  TIMER_100MS VALUE 0x09
  TIMER_110MS VALUE 0x0A
  TIMER_120MS VALUE 0x0B
  TIMER_130MS VALUE 0x0C
  TIMER_140MS VALUE 0x0D
  TIMER_150MS VALUE 0x0E
  TIMER_160MS VALUE 0x0F
  TIMER_170MS VALUE 0x10
  TIMER_180MS VALUE 0x11
  TIMER_190MS VALUE 0x12
  TIMER_200MS VALUE 0x13
  TIMER_210MS VALUE 0x14
  TIMER_220MS VALUE 0x15
  TIMER_230MS VALUE 0x16
  TIMER_240MS VALUE 0x17
  TIMER_250MS VALUE 0x18
  TIMER_260MS VALUE 0x19
  TIMER_270MS VALUE 0x1A
  TIMER_280MS VALUE 0x1B
  TIMER_290MS VALUE 0x1C
  TIMER_300MS VALUE 0x1D
  TIMER_310MS VALUE 0x1E
  TIMER_320MS VALUE 0x1F
  TIMER_330MS VALUE 0x20
  TIMER_340MS VALUE 0x21
  TIMER_350MS VALUE 0x22
  TIMER_360MS VALUE 0x23
  TIMER_370MS VALUE 0x24
  TIMER_380MS VALUE 0x25
  TIMER_390MS VALUE 0x26
  TIMER_400MS VALUE 0x27
  TIMER_410MS VALUE 0x28
  TIMER_420MS VALUE 0x29
  TIMER_430MS VALUE 0x2A
  TIMER_440MS VALUE 0x2B
  TIMER_450MS VALUE 0x2C
  TIMER_460MS VALUE 0x2D
  TIMER_470MS VALUE 0x2E
  TIMER_480MS VALUE 0x2F
  TIMER_490MS VALUE 0x30
  TIMER_500MS VALUE 0x31
  TIMER_510MS VALUE 0x32
  TIMER_520MS VALUE 0x33
  TIMER_530MS VALUE 0x34
  TIMER_540MS VALUE 0x35
  TIMER_550MS VALUE 0x36
  TIMER_560MS VALUE 0x37
  TIMER_570MS VALUE 0x38
  TIMER_580MS VALUE 0x39
  TIMER_590MS VALUE 0x3A
  TIMER_600MS VALUE 0x3B
  TIMER_610MS VALUE 0x3C
  TIMER_620MS VALUE 0x3D
  TIMER_630MS VALUE 0x3E
  TIMER_640MS VALUE 0x3F
  TIMER_650MS VALUE 0x40
  TIMER_660MS VALUE 0x41
  TIMER_670MS VALUE 0x42
  TIMER_680MS VALUE 0x43
  TIMER_690MS VALUE 0x44
  TIMER_700MS VALUE 0x45
  TIMER_710MS VALUE 0x46
  TIMER_720MS VALUE 0x47
  TIMER_730MS VALUE 0x48
  TIMER_740MS VALUE 0x49
  TIMER_750MS VALUE 0x4A
  TIMER_760MS VALUE 0x4B
  TIMER_770MS VALUE 0x4C
  TIMER_780MS VALUE 0x4D
  TIMER_790MS VALUE 0x4E
  TIMER_800MS VALUE 0x4F
  TIMER_810MS VALUE 0x50
  TIMER_820MS VALUE 0x51
  TIMER_830MS VALUE 0x52
  TIMER_840MS VALUE 0x53
  TIMER_850MS VALUE 0x54
  TIMER_860MS VALUE 0x55
  TIMER_870MS VALUE 0x56
  TIMER_880MS VALUE 0x57
  TIMER_890MS VALUE 0x58
  TIMER_900MS VALUE 0x59
  TIMER_910MS VALUE 0x5A
  TIMER_920MS VALUE 0x5B
  TIMER_930MS VALUE 0x5C
  TIMER_940MS VALUE 0x5D
  TIMER_950MS VALUE 0x5E
  TIMER_960MS VALUE 0x5F
  TIMER_970MS VALUE 0x60
  TIMER_980MS VALUE 0x61
  TIMER_990MS VALUE 0x62
  TIMER_1000MS VALUE 0x63
  TIMER_1010MS VALUE 0x64
  TIMER_1020MS VALUE 0x65
  TIMER_1030MS VALUE 0x66
  TIMER_1040MS VALUE 0x67
  TIMER_1050MS VALUE 0x68
  TIMER_1060MS VALUE 0x69
  TIMER_1070MS VALUE 0x6A
  TIMER_1080MS VALUE 0x6B
  TIMER_1090MS VALUE 0x6C
  TIMER_1100MS VALUE 0x6D
  TIMER_1110MS VALUE 0x6E
  TIMER_1120MS VALUE 0x6F
  TIMER_1130MS VALUE 0x70
  TIMER_1140MS VALUE 0x71
  TIMER_1150MS VALUE 0x72
  TIMER_1160MS VALUE 0x73
  TIMER_1170MS VALUE 0x74
  TIMER_1180MS VALUE 0x75
  TIMER_1190MS VALUE 0x76
  TIMER_1200MS VALUE 0x77
  TIMER_1210MS VALUE 0x78
  TIMER_1220MS VALUE 0x79
  TIMER_1230MS VALUE 0x7A
  TIMER_1240MS VALUE 0x7B
  TIMER_1250MS VALUE 0x7C
  TIMER_1260MS VALUE 0x7D
  TIMER_1270MS VALUE 0x7E
  TIMER_1280MS VALUE 0x7F

LED3_SAFETY_TIMER ADDRESS 0x0042 RW
LED3_SAFETY_TIMER RESET_VALUE 0x93
 TIMER_ENA BIT[7]
  TIMER_DISA VALUE 0x0
  TIMER_ENA VALUE 0x1
 SAFETY_TIMER BIT[6:0]
  TIMER_10MS VALUE 0x00
  TIMER_20MS VALUE 0x01
  TIMER_30MS VALUE 0x02
  TIMER_40MS VALUE 0x03
  TIMER_50MS VALUE 0x04
  TIMER_60MS VALUE 0x05
  TIMER_70MS VALUE 0x06
  TIMER_80MS VALUE 0x07
  TIMER_90MS VALUE 0x08
  TIMER_100MS VALUE 0x09
  TIMER_110MS VALUE 0x0A
  TIMER_120MS VALUE 0x0B
  TIMER_130MS VALUE 0x0C
  TIMER_140MS VALUE 0x0D
  TIMER_150MS VALUE 0x0E
  TIMER_160MS VALUE 0x0F
  TIMER_170MS VALUE 0x10
  TIMER_180MS VALUE 0x11
  TIMER_190MS VALUE 0x12
  TIMER_200MS VALUE 0x13
  TIMER_210MS VALUE 0x14
  TIMER_220MS VALUE 0x15
  TIMER_230MS VALUE 0x16
  TIMER_240MS VALUE 0x17
  TIMER_250MS VALUE 0x18
  TIMER_260MS VALUE 0x19
  TIMER_270MS VALUE 0x1A
  TIMER_280MS VALUE 0x1B
  TIMER_290MS VALUE 0x1C
  TIMER_300MS VALUE 0x1D
  TIMER_310MS VALUE 0x1E
  TIMER_320MS VALUE 0x1F
  TIMER_330MS VALUE 0x20
  TIMER_340MS VALUE 0x21
  TIMER_350MS VALUE 0x22
  TIMER_360MS VALUE 0x23
  TIMER_370MS VALUE 0x24
  TIMER_380MS VALUE 0x25
  TIMER_390MS VALUE 0x26
  TIMER_400MS VALUE 0x27
  TIMER_410MS VALUE 0x28
  TIMER_420MS VALUE 0x29
  TIMER_430MS VALUE 0x2A
  TIMER_440MS VALUE 0x2B
  TIMER_450MS VALUE 0x2C
  TIMER_460MS VALUE 0x2D
  TIMER_470MS VALUE 0x2E
  TIMER_480MS VALUE 0x2F
  TIMER_490MS VALUE 0x30
  TIMER_500MS VALUE 0x31
  TIMER_510MS VALUE 0x32
  TIMER_520MS VALUE 0x33
  TIMER_530MS VALUE 0x34
  TIMER_540MS VALUE 0x35
  TIMER_550MS VALUE 0x36
  TIMER_560MS VALUE 0x37
  TIMER_570MS VALUE 0x38
  TIMER_580MS VALUE 0x39
  TIMER_590MS VALUE 0x3A
  TIMER_600MS VALUE 0x3B
  TIMER_610MS VALUE 0x3C
  TIMER_620MS VALUE 0x3D
  TIMER_630MS VALUE 0x3E
  TIMER_640MS VALUE 0x3F
  TIMER_650MS VALUE 0x40
  TIMER_660MS VALUE 0x41
  TIMER_670MS VALUE 0x42
  TIMER_680MS VALUE 0x43
  TIMER_690MS VALUE 0x44
  TIMER_700MS VALUE 0x45
  TIMER_710MS VALUE 0x46
  TIMER_720MS VALUE 0x47
  TIMER_730MS VALUE 0x48
  TIMER_740MS VALUE 0x49
  TIMER_750MS VALUE 0x4A
  TIMER_760MS VALUE 0x4B
  TIMER_770MS VALUE 0x4C
  TIMER_780MS VALUE 0x4D
  TIMER_790MS VALUE 0x4E
  TIMER_800MS VALUE 0x4F
  TIMER_810MS VALUE 0x50
  TIMER_820MS VALUE 0x51
  TIMER_830MS VALUE 0x52
  TIMER_840MS VALUE 0x53
  TIMER_850MS VALUE 0x54
  TIMER_860MS VALUE 0x55
  TIMER_870MS VALUE 0x56
  TIMER_880MS VALUE 0x57
  TIMER_890MS VALUE 0x58
  TIMER_900MS VALUE 0x59
  TIMER_910MS VALUE 0x5A
  TIMER_920MS VALUE 0x5B
  TIMER_930MS VALUE 0x5C
  TIMER_940MS VALUE 0x5D
  TIMER_950MS VALUE 0x5E
  TIMER_960MS VALUE 0x5F
  TIMER_970MS VALUE 0x60
  TIMER_980MS VALUE 0x61
  TIMER_990MS VALUE 0x62
  TIMER_1000MS VALUE 0x63
  TIMER_1010MS VALUE 0x64
  TIMER_1020MS VALUE 0x65
  TIMER_1030MS VALUE 0x66
  TIMER_1040MS VALUE 0x67
  TIMER_1050MS VALUE 0x68
  TIMER_1060MS VALUE 0x69
  TIMER_1070MS VALUE 0x6A
  TIMER_1080MS VALUE 0x6B
  TIMER_1090MS VALUE 0x6C
  TIMER_1100MS VALUE 0x6D
  TIMER_1110MS VALUE 0x6E
  TIMER_1120MS VALUE 0x6F
  TIMER_1130MS VALUE 0x70
  TIMER_1140MS VALUE 0x71
  TIMER_1150MS VALUE 0x72
  TIMER_1160MS VALUE 0x73
  TIMER_1170MS VALUE 0x74
  TIMER_1180MS VALUE 0x75
  TIMER_1190MS VALUE 0x76
  TIMER_1200MS VALUE 0x77
  TIMER_1210MS VALUE 0x78
  TIMER_1220MS VALUE 0x79
  TIMER_1230MS VALUE 0x7A
  TIMER_1240MS VALUE 0x7B
  TIMER_1250MS VALUE 0x7C
  TIMER_1260MS VALUE 0x7D
  TIMER_1270MS VALUE 0x7E
  TIMER_1280MS VALUE 0x7F

LED1_ITARGET ADDRESS 0x0043 RW
LED1_ITARGET RESET_VALUE 0x00
 ITARGET_CURRENT BIT[6:0]

LED2_ITARGET ADDRESS 0x0044 RW
LED2_ITARGET RESET_VALUE 0x00
 ITARGET_CURRENT BIT[6:0]

LED3_ITARGET ADDRESS 0x0045 RW
LED3_ITARGET RESET_VALUE 0x00
 ITARGET_CURRENT BIT[6:0]

ENABLE_CONTROL ADDRESS 0x0046 RW
ENABLE_CONTROL RESET_VALUE 0x00
 MODULE_ENABLE BIT[7]
  MOD_DISA VALUE 0x0
  MOD_ENA VALUE 0x1

LED_IRESOLUTION ADDRESS 0x0047 RW
LED_IRESOLUTION RESET_VALUE 0x00
 LED3_RESOLUTION BIT[5:4]
  IRES_12P5MA VALUE 0x0
  IRES_10P0MA VALUE 0x1
  IRES_7P5MA VALUE 0x2
  IRES_5P0MA VALUE 0x3
 LED2_RESOLUTION BIT[3:2]
  IRES_12P5MA VALUE 0x0
  IRES_10P0MA VALUE 0x1
  IRES_7P5MA VALUE 0x2
  IRES_5P0MA VALUE 0x3
 LED1_RESOLUTION BIT[1:0]
  IRES_12P5MA VALUE 0x0
  IRES_10P0MA VALUE 0x1
  IRES_7P5MA VALUE 0x2
  IRES_5P0MA VALUE 0x3

STROBE_CFG ADDRESS 0x0048 RW
STROBE_CFG RESET_VALUE 0x00
 STROBE_VS_MASK BIT[1:0]
  STROBE_OPTION1 VALUE 0x0
  STROBE_OPTION2 VALUE 0x1
  STROBE_OPTION3 VALUE 0x2
  UNUSED_OPTION VALUE 0x3

LED1_STROBE_CTRL ADDRESS 0x0049 RW
LED1_STROBE_CTRL RESET_VALUE 0x01
 HW_SW_STROBE_SEL BIT[2]
  STROBE_SW VALUE 0x0
  STROBE_HW VALUE 0x1
 HW_STROBE_TRIGGER BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 HW_STROBE_POLARITY BIT[0]
  ACTIVE_LOW VALUE 0x0
  ACTIVE_HIGH VALUE 0x1

LED2_STROBE_CTRL ADDRESS 0x004A RW
LED2_STROBE_CTRL RESET_VALUE 0x01
 HW_SW_STROBE_SEL BIT[2]
  STROBE_SW VALUE 0x0
  STROBE_HW VALUE 0x1
 HW_STROBE_TRIGGER BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 HW_STROBE_POLARITY BIT[0]
  ACTIVE_LOW VALUE 0x0
  ACTIVE_HIGH VALUE 0x1

LED3_STROBE_CTRL ADDRESS 0x004B RW
LED3_STROBE_CTRL RESET_VALUE 0x01
 HW_SW_STROBE_SEL BIT[2]
  STROBE_SW VALUE 0x0
  STROBE_HW VALUE 0x1
 HW_STROBE_TRIGGER BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 HW_STROBE_POLARITY BIT[0]
  ACTIVE_LOW VALUE 0x0
  ACTIVE_HIGH VALUE 0x1

EN_LED_CTRL ADDRESS 0x004C RW
EN_LED_CTRL RESET_VALUE 0x00
 EN_LED3 BIT[2]
  LED3_DISA VALUE 0x0
  LED3_ENA VALUE 0x1
 EN_LED2 BIT[1]
  LED2_DISA VALUE 0x0
  LED2_ENA VALUE 0x1
 EN_LED1 BIT[0]
  LED1_DISA VALUE 0x0
  LED1_ENA VALUE 0x1

LED1_HDRM_PRGM ADDRESS 0x004D RW
LED1_HDRM_PRGM RESET_VALUE 0x84
 VOLTAGE BIT[7:4]
  HDRM_VOLT_125MV VALUE 0x0
  HDRM_VOLT_150MV VALUE 0x1
  HDRM_VOLT_175MV VALUE 0x2
  HDRM_VOLT_200MV VALUE 0x3
  HDRM_VOLT_225MV VALUE 0x4
  HDRM_VOLT_250MV VALUE 0x5
  HDRM_VOLT_275MV VALUE 0x6
  HDRM_VOLT_300MV VALUE 0x7
  HDRM_VOLT_325MV VALUE 0x8
  HDRM_VOLT_350MV VALUE 0x9
  HDRM_VOLT_375MV VALUE 0xA
  HDRM_VOLT_400MV VALUE 0xB
  HDRM_VOLT_425MV VALUE 0xC
  HDRM_VOLT_450MV VALUE 0xD
  HDRM_VOLT_475MV VALUE 0xE
  HDRM_VOLT_500MV VALUE 0xF
 HI_LO_WIN BIT[3:0]
  HI_LO_WIN_UNUSED VALUE 0x0
  HI_LO_WIN_25MV VALUE 0x1
  HI_LO_WIN_50MV VALUE 0x2
  HI_LO_WIN_75MV VALUE 0x3
  HI_LO_WIN_100MV VALUE 0x4
  HI_LO_WIN_125MV VALUE 0x5
  HI_LO_WIN_150MV VALUE 0x6
  HI_LO_WIN_175MV VALUE 0x7
  HI_LO_WIN_200MV VALUE 0x8
  HI_LO_WIN_225MV VALUE 0x9
  HI_LO_WIN_250MV VALUE 0xA
  HI_LO_WIN_275MV VALUE 0xB
  HI_LO_WIN_300MV VALUE 0xC
  HI_LO_WIN_3250MV VALUE 0xD
  HI_LO_WIN_350MV VALUE 0xE
  HI_LO_WIN_375MV VALUE 0xF

LED2_HDRM_PRGM ADDRESS 0x004E RW
LED2_HDRM_PRGM RESET_VALUE 0x84
 VOLTAGE BIT[7:4]
  HDRM_VOLT_125MV VALUE 0x0
  HDRM_VOLT_150MV VALUE 0x1
  HDRM_VOLT_175MV VALUE 0x2
  HDRM_VOLT_200MV VALUE 0x3
  HDRM_VOLT_225MV VALUE 0x4
  HDRM_VOLT_250MV VALUE 0x5
  HDRM_VOLT_275MV VALUE 0x6
  HDRM_VOLT_300MV VALUE 0x7
  HDRM_VOLT_325MV VALUE 0x8
  HDRM_VOLT_350MV VALUE 0x9
  HDRM_VOLT_375MV VALUE 0xA
  HDRM_VOLT_400MV VALUE 0xB
  HDRM_VOLT_425MV VALUE 0xC
  HDRM_VOLT_450MV VALUE 0xD
  HDRM_VOLT_475MV VALUE 0xE
  HDRM_VOLT_500MV VALUE 0xF
 HI_LO_WIN BIT[3:0]
  HI_LO_WIN_UNUSED VALUE 0x0
  HI_LO_WIN_25MV VALUE 0x1
  HI_LO_WIN_50MV VALUE 0x2
  HI_LO_WIN_75MV VALUE 0x3
  HI_LO_WIN_100MV VALUE 0x4
  HI_LO_WIN_125MV VALUE 0x5
  HI_LO_WIN_150MV VALUE 0x6
  HI_LO_WIN_175MV VALUE 0x7
  HI_LO_WIN_200MV VALUE 0x8
  HI_LO_WIN_225MV VALUE 0x9
  HI_LO_WIN_250MV VALUE 0xA
  HI_LO_WIN_275MV VALUE 0xB
  HI_LO_WIN_300MV VALUE 0xC
  HI_LO_WIN_3250MV VALUE 0xD
  HI_LO_WIN_350MV VALUE 0xE
  HI_LO_WIN_375MV VALUE 0xF

LED3_HDRM_PRGM ADDRESS 0x004F RW
LED3_HDRM_PRGM RESET_VALUE 0x84
 VOLTAGE BIT[7:4]
  HDRM_VOLT_125MV VALUE 0x0
  HDRM_VOLT_150MV VALUE 0x1
  HDRM_VOLT_175MV VALUE 0x2
  HDRM_VOLT_200MV VALUE 0x3
  HDRM_VOLT_225MV VALUE 0x4
  HDRM_VOLT_250MV VALUE 0x5
  HDRM_VOLT_275MV VALUE 0x6
  HDRM_VOLT_300MV VALUE 0x7
  HDRM_VOLT_325MV VALUE 0x8
  HDRM_VOLT_350MV VALUE 0x9
  HDRM_VOLT_375MV VALUE 0xA
  HDRM_VOLT_400MV VALUE 0xB
  HDRM_VOLT_425MV VALUE 0xC
  HDRM_VOLT_450MV VALUE 0xD
  HDRM_VOLT_475MV VALUE 0xE
  HDRM_VOLT_500MV VALUE 0xF
 HI_LO_WIN BIT[3:0]
  HI_LO_WIN_UNUSED VALUE 0x0
  HI_LO_WIN_25MV VALUE 0x1
  HI_LO_WIN_50MV VALUE 0x2
  HI_LO_WIN_75MV VALUE 0x3
  HI_LO_WIN_100MV VALUE 0x4
  HI_LO_WIN_125MV VALUE 0x5
  HI_LO_WIN_150MV VALUE 0x6
  HI_LO_WIN_175MV VALUE 0x7
  HI_LO_WIN_200MV VALUE 0x8
  HI_LO_WIN_225MV VALUE 0x9
  HI_LO_WIN_250MV VALUE 0xA
  HI_LO_WIN_275MV VALUE 0xB
  HI_LO_WIN_300MV VALUE 0xC
  HI_LO_WIN_3250MV VALUE 0xD
  HI_LO_WIN_350MV VALUE 0xE
  HI_LO_WIN_375MV VALUE 0xF

LED_HDRM_AUTO_MODE ADDRESS 0x0050 RW
LED_HDRM_AUTO_MODE RESET_VALUE 0x07
 LED3_AUTO_MODE BIT[2]
  LED3_AUTOMODE_DISA VALUE 0x0
  LED3_AUTOMODE_ENA VALUE 0x1
 LED2_AUTO_MODE BIT[1]
  LED2_AUTOMODE_DISA VALUE 0x0
  LED2_AUTOMODE_ENA VALUE 0x1
 LED1_AUTO_MODE BIT[0]
  LED1_AUTOMODE_DISA VALUE 0x0
  LED1_AUTOMODE_ENA VALUE 0x1

WARMUP_DELAY ADDRESS 0x0051 RW
WARMUP_DELAY RESET_VALUE 0x02
 DELAY BIT[1:0]
  WARMUP_DLY_32US VALUE 0x0
  WARMUP_DLY_64US VALUE 0x1
  WARMUP_DLY_128US VALUE 0x2
  WARMUP_DLY_192US VALUE 0x3

ISC_DELAY ADDRESS 0x0052 RW
ISC_DELAY RESET_VALUE 0x00
 DELAY BIT[1:0]
  ISC_DLY_32US VALUE 0x0
  ISC_DLY_64US VALUE 0x1
  ISC_DLY_128US VALUE 0x2
  ISC_DLY_192US VALUE 0x3

THERMAL_RAMP_DN_RATE ADDRESS 0x0055 RW
THERMAL_RAMP_DN_RATE RESET_VALUE 0xA1
 OTST1_RAMP_CTRL BIT[7]
  NOT_RAMP_BACKUP VALUE 0x0
  RAMP_BACKUP VALUE 0x1
 THERMAL_DERATE_SLOW BIT[6:4]
  THERM_RAMPDN_SLOW_128US VALUE 0x0
  THERM_RAMPDN_SLOW_256US VALUE 0x1
  THERM_RAMPDN_SLOW_512US VALUE 0x2
  THERM_RAMPDN_SLOW_1024US VALUE 0x3
  THERM_RAMPDN_SLOW_2048US VALUE 0x4
  THERM_RAMPDN_SLOW_4096US VALUE 0x5
  THERM_RAMPDN_SLOW_8192US VALUE 0x6
  THERM_RAMPDN_SLOW_314592US VALUE 0x7
 THERMAL_DERATE_FAST BIT[2:0]
  THERM_RAMPDN_FAST_32US VALUE 0x0
  THERM_RAMPDN_FAST_64US VALUE 0x1
  THERM_RAMPDN_FAST_96US VALUE 0x2
  THERM_RAMPDN_FAST_128US VALUE 0x3
  THERM_RAMPDN_FAST_256US VALUE 0x4
  THERM_RAMPDN_FAST_384US VALUE 0x5
  THERM_RAMPDN_FAST_512US VALUE 0x6
  THERM_RAMPDN_FAST_UNUSED VALUE 0x7

THERMAL_THRSH1 ADDRESS 0x0056 RW
THERMAL_THRSH1 RESET_VALUE 0x00
 THRESHOLD BIT[2:0]
  THERM_DERATE_THRSHLD_95C VALUE 0x0
  THERM_DERATE_THRSHLD_87C VALUE 0x1
  THERM_DERATE_THRSHLD_79C VALUE 0x2
  THERM_DERATE_THRSHLD_71C VALUE 0x3
  THERM_DERATE_THRSHLD_127C VALUE 0x4
  THERM_DERATE_THRSHLD_119C VALUE 0x5
  THERM_DERATE_THRSHLD_111C VALUE 0x6
  THERM_DERATE_THRSHLD_103C VALUE 0x7

THERMAL_THRSH2 ADDRESS 0x0057 RW
THERMAL_THRSH2 RESET_VALUE 0x00
 THRESHOLD BIT[2:0]
  THERM_DERATE_THRSHLD_110C VALUE 0x0
  THERM_DERATE_THRSHLD_102C VALUE 0x1
  THERM_DERATE_THRSHLD_94C VALUE 0x2
  THERM_DERATE_THRSHLD_86C VALUE 0x3
  THERM_DERATE_THRSHLD_142C VALUE 0x4
  THERM_DERATE_THRSHLD_134C VALUE 0x5
  THERM_DERATE_THRSHLD_126C VALUE 0x6
  THERM_DERATE_THRSHLD_118C VALUE 0x7

THERMAL_THRSH3 ADDRESS 0x0058 RW
THERMAL_THRSH3 RESET_VALUE 0x00
 THRESHOLD BIT[2:0]
  THERM_DERATE_THRSHLD_125C VALUE 0x0
  THERM_DERATE_THRSHLD_117C VALUE 0x1
  THERM_DERATE_THRSHLD_109C VALUE 0x2
  THERM_DERATE_THRSHLD_101C VALUE 0x3
  THERM_DERATE_THRSHLD_157C VALUE 0x4
  THERM_DERATE_THRSHLD_149C VALUE 0x5
  THERM_DERATE_THRSHLD_141C VALUE 0x6
  THERM_DERATE_THRSHLD_133C VALUE 0x7

THERMAL_HYSTERESIS ADDRESS 0x0059 RW
THERMAL_HYSTERESIS RESET_VALUE 0x03
 DERATE_HYS BIT[1:0]
  THERM_DERATE_HYST_0C VALUE 0x0
  THERM_DERATE_HYST_2C VALUE 0x1
  THERM_DERATE_HYST_4C VALUE 0x2
  THERM_DERATE_HYST_6C VALUE 0x3

THERMAL_DEBOUNCE ADDRESS 0x005A RW
THERMAL_DEBOUNCE RESET_VALUE 0x03
 DEBOUNCE_TIME BIT[1:0]
  THERM_DEBOUNCE_0US VALUE 0x0
  THERM_DEBOUNCE_16US VALUE 0x1
  THERM_DEBOUNCE_32US VALUE 0x2
  THERM_DEBOUNCE_64US VALUE 0x3

RGLR_RAMP_RATE ADDRESS 0x005B RW
RGLR_RAMP_RATE RESET_VALUE 0x55
 RAMP_UP_STEP BIT[6:4]
  RAMP_UP_STEP_0P2US VALUE 0x0
  RAMP_UP_STEP_0P4US VALUE 0x1
  RAMP_UP_STEP_0P8US VALUE 0x2
  RAMP_UP_STEP_1P6US VALUE 0x3
  RAMP_UP_STEP_3P2US VALUE 0x4
  RAMP_UP_STEP_6P4US VALUE 0x5
  RAMP_UP_STEP_12P8US VALUE 0x6
  RAMP_UP_STEP_25P6US VALUE 0x7
 RAMP_DN_STEP BIT[2:0]
  RAMP_DN_STEP_0P2US VALUE 0x0
  RAMP_DN_STEP_0P4US VALUE 0x1
  RAMP_DN_STEP_0P8US VALUE 0x2
  RAMP_DN_STEP_1P6US VALUE 0x3
  RAMP_DN_STEP_3P2US VALUE 0x4
  RAMP_DN_STEP_6P4US VALUE 0x5
  RAMP_DN_STEP_12P8US VALUE 0x6
  RAMP_DN_STEP_25P6US VALUE 0x7

ALT_RAMP_DN_RATE ADDRESS 0x005C RW
ALT_RAMP_DN_RATE RESET_VALUE 0x03
 ALTERNATE_DN_STEP BIT[1:0]
  ALT_RMP_DWN_0P2US VALUE 0x0
  ALT_RMP_DWN_0P4US VALUE 0x1
  ALT_RMP_DWN_0P8US VALUE 0x2
  ALT_RMP_DWN_1P6US VALUE 0x3

STROBE_DEBOUNCE ADDRESS 0x005D RW
STROBE_DEBOUNCE RESET_VALUE 0x02
 DEBOUNCE_TIME BIT[1:0]
  STROBE_DEBOUNCE_0US VALUE 0x0
  STROBE_DEBOUNCE_8US VALUE 0x1
  STROBE_DEBOUNCE_16US VALUE 0x2
  STROBE_DEBOUNCE_26US VALUE 0x3

MASK_DEBOUNCE ADDRESS 0x005E RW
MASK_DEBOUNCE RESET_VALUE 0x82
 DEBOUNCE_TIME_TX BIT[7:6]
  MASK_DEBOUNCE_0US VALUE 0x0
  MASK_DEBOUNCE_8US VALUE 0x1
  MASK_DEBOUNCE_16US VALUE 0x2
  MASK_DEBOUNCE_26US VALUE 0x3
 DEBOUNCE_TIME_GP BIT[1:0]
  MASK_DEBOUNCE_0US VALUE 0x0
  MASK_DEBOUNCE_8US VALUE 0x1
  MASK_DEBOUNCE_16US VALUE 0x2
  MASK_DEBOUNCE_26US VALUE 0x3

FAULT_DEBOUNCE ADDRESS 0x005F RW
FAULT_DEBOUNCE RESET_VALUE 0x03
 DEBOUNCE_TIME BIT[1:0]
  FAULT_DEBOUNCE_0US VALUE 0x0
  FAULT_DEBOUNCE_0P1US VALUE 0x1
  FAULT_DEBOUNCE_1P0US VALUE 0x2
  FAULT_DEBOUNCE_3P2US VALUE 0x3

VPH_DROOP_CFG ADDRESS 0x0060 RW
VPH_DROOP_CFG RESET_VALUE 0x00
 RATE_SEL BIT[4]
  REGULAR_RATE VALUE 0x0
  ALTERNATE_RATE VALUE 0x1

VPH_DROOP_THRESHOLD ADDRESS 0x0061 RW
VPH_DROOP_THRESHOLD RESET_VALUE 0x25
 DROOP_HYS BIT[5:4]
  VDIP_HYST_0MV VALUE 0x0
  VDIP_HYST_25MV VALUE 0x1
  VDIP_HYST_50MV VALUE 0x2
  VDIP_HYST_75MV VALUE 0x3
 DROOP_THRESHOLD BIT[2:0]
  VDIP_THRES_2P5V VALUE 0x0
  VDIP_THRES_2P6V VALUE 0x1
  VDIP_THRES_2P7V VALUE 0x2
  VDIP_THRES_2P8V VALUE 0x3
  VDIP_THRES_2P9V VALUE 0x4
  VDIP_THRES_3V VALUE 0x5
  VDIP_THRES_3P1V VALUE 0x6
  VDIP_THRES_3P2V VALUE 0x7

VPH_DROOP_DEBOUNCE ADDRESS 0x0062 RW
VPH_DROOP_DEBOUNCE RESET_VALUE 0x02
 DEBOUNCE_TIME BIT[1:0]
  DROOP_DEBOUNCE_0US VALUE 0x0
  DROOP_DEBOUNCE_8US VALUE 0x1
  DROOP_DEBOUNCE_16US VALUE 0x2
  DROOP_DEBOUNCE_26US VALUE 0x3

BCL_CFG ADDRESS 0x0063 RW
BCL_CFG RESET_VALUE 0x10
 RATE_SEL BIT[4]
  REGULAR_RATE VALUE 0x0
  ALTERNATE_RATE VALUE 0x1

MASK_TX_CFG ADDRESS 0x0064 RW
MASK_TX_CFG RESET_VALUE 0x01
 CLAMP_SEL BIT[1]
  LOW_CLAMP_LEVEL VALUE 0x0
  MID_CLAMP_LEVEL VALUE 0x1
 RAMP_CTRL BIT[0]
  NOT_RAMP_BACKUP VALUE 0x0
  RAMP_BACKUP VALUE 0x1

MASK_GP_CFG ADDRESS 0x0065 RW
MASK_GP_CFG RESET_VALUE 0x01
 RATE_SEL BIT[4]
  REGULAR_RATE VALUE 0x0
  ALTERNATE_RATE VALUE 0x1
 CLAMP_SEL BIT[1]
  LOW_CLAMP_LEVEL VALUE 0x0
  MID_CLAMP_LEVEL VALUE 0x1
 RAMP_CTRL BIT[0]
  NOT_RAMP_BACKUP VALUE 0x0
  RAMP_BACKUP VALUE 0x1

BOB_ILIMIT_CFG ADDRESS 0x0066 RW
BOB_ILIMIT_CFG RESET_VALUE 0x01
 RATE_SEL BIT[4]
  REGULAR_RATE VALUE 0x0
  ALTERNATE_RATE VALUE 0x1
 RAMP_CTRL BIT[0]
  NOT_RAMP_BACKUP VALUE 0x0
  RAMP_BACKUP VALUE 0x1

ILED_GRT_THRESHOLD ADDRESS 0x0067 RW
ILED_GRT_THRESHOLD RESET_VALUE 0x0A
 ILED_THRESHOLD BIT[5:0]
  ILED_THRESHLD_UNUSED VALUE 0x00
  ILED_THRESHLD_0P1A VALUE 0x01
  ILED_THRESHLD_0P2A VALUE 0x02
  ILED_THRESHLD_0P3A VALUE 0x03
  ILED_THRESHLD_0P4A VALUE 0x04
  ILED_THRESHLD_0P5A VALUE 0x05
  ILED_THRESHLD_0P6A VALUE 0x06
  ILED_THRESHLD_0P7A VALUE 0x07
  ILED_THRESHLD_0P8A VALUE 0x08
  ILED_THRESHLD_0P9A VALUE 0x09
  ILED_THRESHLD_1P0A VALUE 0x0A
  ILED_THRESHLD_1P1A VALUE 0x0B
  ILED_THRESHLD_1P2A VALUE 0x0C
  ILED_THRESHLD_1P3A VALUE 0x0D
  ILED_THRESHLD_1P4A VALUE 0x0E
  ILED_THRESHLD_1P5A VALUE 0x0F
  ILED_THRESHLD_1P6A VALUE 0x10
  ILED_THRESHLD_1P7A VALUE 0x11
  ILED_THRESHLD_1P8A VALUE 0x12
  ILED_THRESHLD_1P9A VALUE 0x13
  ILED_THRESHLD_2P0A VALUE 0x14
  ILED_THRESHLD_2P1A VALUE 0x15
  ILED_THRESHLD_2P2A VALUE 0x16
  ILED_THRESHLD_2P3A VALUE 0x17
  ILED_THRESHLD_2P4A VALUE 0x18
  ILED_THRESHLD_2P5A VALUE 0x19
  ILED_THRESHLD_2P6A VALUE 0x1A
  ILED_THRESHLD_2P7A VALUE 0x1B
  ILED_THRESHLD_2P8A VALUE 0x1C
  ILED_THRESHLD_2P9A VALUE 0x1D
  ILED_THRESHLD_3P0A VALUE 0x1E
  ILED_THRESHLD_3P1A VALUE 0x1F

LED1N2_MITIGATION_ICLAMP_LOW ADDRESS 0x0068 RW
LED1N2_MITIGATION_ICLAMP_LOW RESET_VALUE 0x0F
 CLAMP_LEVEL BIT[6:0]

LED1N2_MITIGATION_ICLAMP_MID ADDRESS 0x0069 RW
LED1N2_MITIGATION_ICLAMP_MID RESET_VALUE 0x27
 CLAMP_LEVEL BIT[6:0]

LED3_MITIGATION_ICLAMP_LOW ADDRESS 0x006A RW
LED3_MITIGATION_ICLAMP_LOW RESET_VALUE 0x07
 CLAMP_LEVEL BIT[6:0]

LED3_MITIGATION_ICLAMP_MID ADDRESS 0x006B RW
LED3_MITIGATION_ICLAMP_MID RESET_VALUE 0x0F
 CLAMP_LEVEL BIT[6:0]

HDRM_SENSE_DEBOUNCE ADDRESS 0x006C RW
HDRM_SENSE_DEBOUNCE RESET_VALUE 0x0F
 DEBOUNCE_SNS_HI_TIME BIT[3:2]
  SNSHI_DEBOUNCE_0US VALUE 0x0
  SNSHI_DEBOUNCE_1US VALUE 0x1
  SNSHI_DEBOUNCE_2US VALUE 0x2
  SNSHI_DEBOUNCE_4US VALUE 0x3
 DEBOUNCE_SNS_LO_TIME BIT[1:0]
  SNSLO_DEBOUNCE_0US VALUE 0x0
  SNSLO_DEBOUNCE_1US VALUE 0x1
  SNSLO_DEBOUNCE_2US VALUE 0x2
  SNSLO_DEBOUNCE_4US VALUE 0x3

VG_GRT_2VT_DEBOUNCE ADDRESS 0x006D RW
VG_GRT_2VT_DEBOUNCE RESET_VALUE 0x03
 DEBOUNCE_TIME BIT[1:0]
  VGS_DEBOUNCE_0US VALUE 0x0
  VGS_DEBOUNCE_1US VALUE 0x1
  VGS_DEBOUNCE_2US VALUE 0x2
  VGS_DEBOUNCE_4US VALUE 0x3

MITIGATION_SEL ADDRESS 0x006E RW
MITIGATION_SEL RESET_VALUE 0x22
 CHARGER BIT[5:4]
  MITIGATION_DISA VALUE 0x0
  MITIGATION_BY_ILED_THRSHLD VALUE 0x1
  MITIGATION_BY_SW VALUE 0x2
  MITIGATION_UNUSED VALUE 0x3
 PREEMPTIVE_LMH BIT[1:0]
  MITIGATION_DISA VALUE 0x0
  MITIGATION_BY_ILED_THRSHLD VALUE 0x1
  MITIGATION_BY_SW VALUE 0x2
  MITIGATION_UNUSED VALUE 0x3

MITIGATION_SW ADDRESS 0x006F RW
MITIGATION_SW RESET_VALUE 0x00
 CHARGER BIT[4]
  SW_MITIGATION_DISA VALUE 0x0
  SW_MITIGATION_ENA VALUE 0x1
 PREEMPTIVE_LMH BIT[0]
  SW_MITIGATION_DISA VALUE 0x0
  SW_MITIGATION_ENA VALUE 0x1

PREEMPTIVE_LMH_LEVEL ADDRESS 0x0070 RW
PREEMPTIVE_LMH_LEVEL RESET_VALUE 0x00
 LMH_LEVEL BIT[1:0]
  LMH_LVL_ZERO VALUE 0x0
  LMH_LVL_ONE VALUE 0x1
  LMH_LVL_UNUSED VALUE 0x2
  LMH_LVL_TWO VALUE 0x3

MULTI_STROBE_CTRL ADDRESS 0x0071 RW
MULTI_STROBE_CTRL RESET_VALUE 0x03
 LED3_FLASH_ONCE_ONLY BIT[1]
  MULTI_STROBE VALUE 0x0
  SINGLE_STROBE VALUE 0x1
 LED1N2_FLASH_ONCE_ONLY BIT[0]
  MULTI_STROBE VALUE 0x0
  SINGLE_STROBE VALUE 0x1

LPG_INPUT_CTRL ADDRESS 0x0072 RW
LPG_INPUT_CTRL RESET_VALUE 0x00
 LPG_INPUT_SEL BIT[0]
  LPG_AS_STROBE_DISA VALUE 0x0
  LGP_AS_STROBE_ENA VALUE 0x1

LED1_IDESTROBE_VAL ADDRESS 0x0073 R
LED1_IDESTROBE_VAL RESET_VALUE 0x00
 DESTROBE_CURRENT BIT[6:0]

LED2_IDESTROBE_VAL ADDRESS 0x0074 R
LED2_IDESTROBE_VAL RESET_VALUE 0x00
 DESTROBE_CURRENT BIT[6:0]

LED3_IDESTROBE_VAL ADDRESS 0x0075 R
LED3_IDESTROBE_VAL RESET_VALUE 0x00
 DESTROBE_CURRENT BIT[6:0]

CURRENT_DERATE_EN ADDRESS 0x0076 RW
CURRENT_DERATE_EN RESET_VALUE 0xBF
 SHORT_DRIVE_GATE BIT[7]
  TRIGGER_DISA VALUE 0x0
  TRIGGER_ENA VALUE 0x1
 GP_MASK_EN BIT[6]
  TRIGGER_DISA VALUE 0x0
  TRIGGER_ENA VALUE 0x1
 TX_MASK_EN BIT[5]
  TRIGGER_DISA VALUE 0x0
  TRIGGER_ENA VALUE 0x1
 BOB_ILIM_EN BIT[4]
  TRIGGER_DISA VALUE 0x0
  TRIGGER_ENA VALUE 0x1
 BCL_EN BIT[3]
  TRIGGER_DISA VALUE 0x0
  TRIGGER_ENA VALUE 0x1
 VPH_DROOP_EN BIT[2]
  TRIGGER_DISA VALUE 0x0
  TRIGGER_ENA VALUE 0x1
 OPEN_DET_EN BIT[1]
  TRIGGER_DISA VALUE 0x0
  TRIGGER_ENA VALUE 0x1
 SHORT_DET_EN BIT[0]
  TRIGGER_DISA VALUE 0x0
  TRIGGER_ENA VALUE 0x1

THERMAL_DERATE_EN ADDRESS 0x0077 RW
THERMAL_DERATE_EN RESET_VALUE 0x0F
 EN_BOB_THERM BIT[3]
  TRIGGER_DISA VALUE 0x0
  TRIGGER_ENA VALUE 0x1
 EN_OTST3_THERM BIT[2]
  TRIGGER_DISA VALUE 0x0
  TRIGGER_ENA VALUE 0x1
 EN_OTST2_THERM BIT[1]
  TRIGGER_DISA VALUE 0x0
  TRIGGER_ENA VALUE 0x1
 EN_OTST1_THERM BIT[0]
  TRIGGER_DISA VALUE 0x0
  TRIGGER_ENA VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  IGNORE VALUE 0x0
  FOLLOW VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  IGNORE VALUE 0x0
  FOLLOW VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  IGNORE VALUE 0x0
  FOLLOW VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  IGNORE VALUE 0x0
  FOLLOW VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  IGNORE VALUE 0x0
  FOLLOW VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 LED1_RMP_UP_DONE BIT[7]
 LED2_RMP_UP_DONE BIT[6]
 LED3_RMP_UP_DONE BIT[5]
 ALL_LED_RMP_UP_DONE BIT[4]
 ALL_LED_RMP_DN_DONE BIT[3]
 FLSH_TIMER_EXP BIT[2]
 MITIGATION BIT[1]
 LED_FAULT BIT[0]

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST BIT[3:0]

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 ATEST BIT[4:0]

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 BW_LO_CFG BIT[1:0]
  BW1_BW2_FOLLOW_HW VALUE 0x0
  BW1_ZERO_BW2_ZERO VALUE 0x1
  BW1_ONE_BW2_ZERO VALUE 0x2
  BW1_ONE_BW2_ONE VALUE 0x3

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x10
 HDRM_AUTO_OFFSET_EN BIT[7:6]
  HDRM_OFFSET_DISA VALUE 0x0
  HDRM_OFFSET_OPT1 VALUE 0x1
  HDRM_OFFSET_OPT2 VALUE 0x2
  HDRM_OFFSET_UNUSED VALUE 0x3
 VLED_PULL_DN BIT[4]
  NOT_PULLDN VALUE 0x0
  PULLDN VALUE 0x1
 MAINAMP_LO_BW2_HI_OFFSET BIT[3]
 MASK3 BIT[2]
 MASK2 BIT[1]
 MASK1 BIT[0]

TEST5 ADDRESS 0x00E6 RW
TEST5 RESET_VALUE 0x05
 TRIMMAINAMP_EN BIT[5]
 TRIMVDSAMP_EN BIT[4]
 VGS_GRT_2VT_EN BIT[3]
  DISA VALUE 0x0
  ENA VALUE 0x1
 HDRM_SNS_EN BIT[2]
  DISA VALUE 0x0
  ENA VALUE 0x1
 TEMP_TO_ADC_EN BIT[1]
  DISA VALUE 0x0
  ENA VALUE 0x1
 TEMP_SNS_BIAS_EN BIT[0]
  DISA VALUE 0x0
  ENA VALUE 0x1

TEST6 ADDRESS 0x00E7 RW
TEST6 RESET_VALUE 0x00
 OTST2_THERM_CLIP_ON_START BIT[4]
  NOT_CLIP_AT_START VALUE 0x0
  CLIP_AT_START VALUE 0x1
 OTST3_BOB_THERM_CLIP_ON_START BIT[3]
  NOT_CLIP_AT_START VALUE 0x0
  CLIP_AT_START VALUE 0x1
 BOB_S1_CLIP_ON_START BIT[2]
  NOT_CLIP_AT_START VALUE 0x0
  CLIP_AT_START VALUE 0x1
 BCL_CLIP_ON_START BIT[1]
  NOT_CLIP_AT_START VALUE 0x0
  CLIP_AT_START VALUE 0x1
 VPH_DROOP_CLIP_ON_START BIT[0]
  NOT_CLIP_AT_START VALUE 0x0
  CLIP_AT_START VALUE 0x1

TEST8 ADDRESS 0x00E9 RW
TEST8 RESET_VALUE 0x01
 FORCE_VREG_READY BIT[1]
  NOT_FORCE_VREG_RDY VALUE 0x0
  FORCE_VREG_RDY VALUE 0x1
 FOLLOW_VREG_READY BIT[0]
  NOT_FOLLOW_VREG_RDY VALUE 0x0
  FOLLOW_VREG_RDY VALUE 0x1

TIMER_DISA_MITIGATION_CLAMP ADDRESS 0x00EA RW
TIMER_DISA_MITIGATION_CLAMP RESET_VALUE 0x27
 SAFEGUARD_MITIGATION BIT[6:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0F
 NUM_TRIM BIT[7:0]

LED1_IREF_TRIM_LO ADDRESS 0x00F1 RW
LED1_IREF_TRIM_LO RESET_VALUE 0x00
 TRIM BIT[5:0]

LED2_IREF_TRIM_LO ADDRESS 0x00F2 RW
LED2_IREF_TRIM_LO RESET_VALUE 0x00
 TRIM BIT[5:0]

LED3_IREF_TRIM_LO ADDRESS 0x00F3 RW
LED3_IREF_TRIM_LO RESET_VALUE 0x00
 TRIM BIT[5:0]

LED1_IREF_TRIM_MID ADDRESS 0x00F4 RW
LED1_IREF_TRIM_MID RESET_VALUE 0x00
 TRIM BIT[5:0]

LED2_IREF_TRIM_MID ADDRESS 0x00F5 RW
LED2_IREF_TRIM_MID RESET_VALUE 0x00
 TRIM BIT[5:0]

LED3_IREF_TRIM_MID ADDRESS 0x00F6 RW
LED3_IREF_TRIM_MID RESET_VALUE 0x00
 TRIM BIT[5:0]

LED1_IREF_TRIM_HI ADDRESS 0x00F7 RW
LED1_IREF_TRIM_HI RESET_VALUE 0x00
 TRIM BIT[5:0]

LED2_IREF_TRIM_HI ADDRESS 0x00F8 RW
LED2_IREF_TRIM_HI RESET_VALUE 0x00
 TRIM BIT[5:0]

LED3_IREF_TRIM_HI ADDRESS 0x00F9 RW
LED3_IREF_TRIM_HI RESET_VALUE 0x00
 TRIM BIT[5:0]

TEMP_SNS_IBIAS_TRIM ADDRESS 0x00FA RW
TEMP_SNS_IBIAS_TRIM RESET_VALUE 0x00
 TRIM BIT[3:0]

LED1_PROCS_VDS_TRIM ADDRESS 0x00FB RW
LED1_PROCS_VDS_TRIM RESET_VALUE 0x00
 PROCESS BIT[7:5]
 VDS_AMP BIT[4:0]

LED2_PROCS_VDS_TRIM ADDRESS 0x00FC RW
LED2_PROCS_VDS_TRIM RESET_VALUE 0x00
 PROCESS BIT[7:5]
 VDS_AMP BIT[4:0]

LED3_PROCS_VDS_TRIM ADDRESS 0x00FD RW
LED3_PROCS_VDS_TRIM RESET_VALUE 0x00
 PROCESS BIT[7:5]
 VDS_AMP BIT[4:0]

LED1N2_MAIN_AMP ADDRESS 0x00FE RW
LED1N2_MAIN_AMP RESET_VALUE 0x00
 LED1_TRIM BIT[7:4]
 LED2_TRIM BIT[3:0]

LED3_MAIN_AMP ADDRESS 0x00FF RW
LED3_MAIN_AMP RESET_VALUE 0x00
 TRIM BIT[3:0]

IBB_BASE BASE 0x0001DC00 ibbaddr 31:0

 ibb MODULE OFFSET=IBB_BASE+0x00000000 MAX=IBB_BASE+0x000000FF APRE=IBB_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.IBB_BASE.IBB
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x03
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x20
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 VREG_OK BIT[7]
  VREG_NOTOK VALUE 0x0
  VREG_OK VALUE 0x1
 OVERLOAD BIT[6]
  OVERLOAD_NO_DET VALUE 0x0
  OVERLOAD_DET VALUE 0x1
 ILIMIT_ERROR BIT[5]
  NO_ILIMIT_ERROR VALUE 0x0
  ILIMIT_ERROR VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 CURRENT_OUTPUT_VOLTAGE BIT[5:0]
  V_M0P0V VALUE 0x00
  V_M0P1V VALUE 0x01
  V_M0P2V VALUE 0x02
  V_M0P3V VALUE 0x03
  V_M0P4V VALUE 0x04
  V_M0P5V VALUE 0x05
  V_M0P6V VALUE 0x06
  V_M0P7V VALUE 0x07
  V_M0P8V VALUE 0x08
  V_M0P9V VALUE 0x09
  V_M1P0V VALUE 0x0A
  V_M1P1V VALUE 0x0B
  V_M1P2V VALUE 0x0C
  V_M1P3V VALUE 0x0D
  V_M1P4V VALUE 0x0E
  V_M1P5V VALUE 0x0F
  V_M1P6V VALUE 0x10
  V_M1P7V VALUE 0x11
  V_M1P8V VALUE 0x12
  V_M1P9V VALUE 0x13
  V_M2P0V VALUE 0x14
  V_M2P1V VALUE 0x15
  V_M2P2V VALUE 0x16
  V_M2P3V VALUE 0x17
  V_M2P4V VALUE 0x18
  V_M2P5V VALUE 0x19
  V_M2P6V VALUE 0x1A
  V_M2P7V VALUE 0x1B
  V_M2P8V VALUE 0x1C
  V_M2P9V VALUE 0x1D
  V_M3P0V VALUE 0x1E
  V_M3P1V VALUE 0x1F
  V_M3P2V VALUE 0x20
  V_M3P3V VALUE 0x21
  V_M3P4V VALUE 0x22
  V_M3P5V VALUE 0x23
  V_M3P6V VALUE 0x24
  V_M3P7V VALUE 0x25
  V_M3P8V VALUE 0x26
  V_M3P9V VALUE 0x27
  V_M4P0V VALUE 0x28
  V_M4P1V VALUE 0x29
  V_M4P2V VALUE 0x2A
  V_M4P3V VALUE 0x2B
  V_M4P4V VALUE 0x2C
  V_M4P5V VALUE 0x2D
  V_M4P6V VALUE 0x2E
  V_M4P7V VALUE 0x2F
  V_M4P8V VALUE 0x30
  V_M4P9V VALUE 0x31
  V_M5P0V VALUE 0x32
  V_M5P1V VALUE 0x33
  V_M5P2V VALUE 0x34
  V_M5P3V VALUE 0x35
  V_M5P4V VALUE 0x36
  V_M5P5V VALUE 0x37
  V_M5P6V VALUE 0x38
  V_M5P7V VALUE 0x39
  V_M5P8V VALUE 0x3A
  V_M5P9V VALUE 0x3B
  V_M6P0V VALUE 0x3C
  V_M6P1V VALUE 0x3D
  V_M6P2V VALUE 0x3E
  V_M6P3V VALUE 0x3F

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0x00
 IBB_STATUS BIT[7:0]
  IBB_OFF VALUE 0x00
  WAIT_EOR VALUE 0x01
  IBB_PWRUP1 VALUE 0x04
  IBB_PWRUP2 VALUE 0x05
  IBB_PWRUP3 VALUE 0x06
  IBB_PWRUP4 VALUE 0x07
  IBB_PWRDN1 VALUE 0x08
  IBB_PWRDN2 VALUE 0x09
  IBB_PWRDN3 VALUE 0x0A
  IBB_PWRDN4 VALUE 0x0B
  IBB_PWRDN5 VALUE 0x0C
  IBB_PWRDN6 VALUE 0x0D
  IBB_ON1 VALUE 0x0E
  IBB_ON2 VALUE 0x0F

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 SWIRE_EDGE_COUNT BIT[6:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 FAULT_SHUTDOWN_RT_STS BIT[2]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 OVERLOAD_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 ILIMIT_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 FAULT_SHUTDOWN_TYPE BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 OVERLOAD_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 ILIMIT_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 FAULT_SHUTDOWN_HIGH BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 OVERLOAD_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 ILIMIT_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 FAULT_SHUTDOWN_LOW BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 OVERLOAD_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 ILIMIT_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 FAULT_SHUTDOWN_LATCHED_CLR BIT[2]
 OVERLOAD_LATCHED_CLR BIT[1]
 ILIMIT_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 FAULT_SHUTDOWN_EN_SET BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 OVERLOAD_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 ILIMIT_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 FAULT_SHUTDOWN_EN_CLR BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 OVERLOAD_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 ILIMIT_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 FAULT_SHUTDOWN_LATCHED_STS BIT[2]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 OVERLOAD_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 ILIMIT_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 FAULT_SHUTDOWN_PENDING_STS BIT[2]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 OVERLOAD_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 ILIMIT_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

DEFAULT_VOLTAGE ADDRESS 0x0040 RW
DEFAULT_VOLTAGE RESET_VALUE 0x28
 SET_DEFAULT_VOLTAGE BIT[5:0]
  V_M0P0V VALUE 0x00
  V_M0P1V VALUE 0x01
  V_M0P2V VALUE 0x02
  V_M0P3V VALUE 0x03
  V_M0P4V VALUE 0x04
  V_M0P5V VALUE 0x05
  V_M0P6V VALUE 0x06
  V_M0P7V VALUE 0x07
  V_M0P8V VALUE 0x08
  V_M0P9V VALUE 0x09
  V_M1P0V VALUE 0x0A
  V_M1P1V VALUE 0x0B
  V_M1P2V VALUE 0x0C
  V_M1P3V VALUE 0x0D
  V_M1P4V VALUE 0x0E
  V_M1P5V VALUE 0x0F
  V_M1P6V VALUE 0x10
  V_M1P7V VALUE 0x11
  V_M1P8V VALUE 0x12
  V_M1P9V VALUE 0x13
  V_M2P0V VALUE 0x14
  V_M2P1V VALUE 0x15
  V_M2P2V VALUE 0x16
  V_M2P3V VALUE 0x17
  V_M2P4V VALUE 0x18
  V_M2P5V VALUE 0x19
  V_M2P6V VALUE 0x1A
  V_M2P7V VALUE 0x1B
  V_M2P8V VALUE 0x1C
  V_M2P9V VALUE 0x1D
  V_M3P0V VALUE 0x1E
  V_M3P1V VALUE 0x1F
  V_M3P2V VALUE 0x20
  V_M3P3V VALUE 0x21
  V_M3P4V VALUE 0x22
  V_M3P5V VALUE 0x23
  V_M3P6V VALUE 0x24
  V_M3P7V VALUE 0x25
  V_M3P8V VALUE 0x26
  V_M3P9V VALUE 0x27
  V_M4P0V VALUE 0x28
  V_M4P1V VALUE 0x29
  V_M4P2V VALUE 0x2A
  V_M4P3V VALUE 0x2B
  V_M4P4V VALUE 0x2C
  V_M4P5V VALUE 0x2D
  V_M4P6V VALUE 0x2E
  V_M4P7V VALUE 0x2F
  V_M4P8V VALUE 0x30
  V_M4P9V VALUE 0x31
  V_M5P0V VALUE 0x32
  V_M5P1V VALUE 0x33
  V_M5P2V VALUE 0x34
  V_M5P3V VALUE 0x35
  V_M5P4V VALUE 0x36
  V_M5P5V VALUE 0x37
  V_M5P6V VALUE 0x38
  V_M5P7V VALUE 0x39
  V_M5P8V VALUE 0x3A
  V_M5P9V VALUE 0x3B
  V_M6P0V VALUE 0x3C
  V_M6P1V VALUE 0x3D
  V_M6P2V VALUE 0x3E
  V_M6P3V VALUE 0x3F

OUTPUT_VOLTAGE ADDRESS 0x0041 RW
OUTPUT_VOLTAGE RESET_VALUE 0x36
 SET_OUTPUT_VOLTAGE BIT[5:0]
  V_M0P0V VALUE 0x00
  V_M0P1V VALUE 0x01
  V_M0P2V VALUE 0x02
  V_M0P3V VALUE 0x03
  V_M0P4V VALUE 0x04
  V_M0P5V VALUE 0x05
  V_M0P6V VALUE 0x06
  V_M0P7V VALUE 0x07
  V_M0P8V VALUE 0x08
  V_M0P9V VALUE 0x09
  V_M1P0V VALUE 0x0A
  V_M1P1V VALUE 0x0B
  V_M1P2V VALUE 0x0C
  V_M1P3V VALUE 0x0D
  V_M1P4V VALUE 0x0E
  V_M1P5V VALUE 0x0F
  V_M1P6V VALUE 0x10
  V_M1P7V VALUE 0x11
  V_M1P8V VALUE 0x12
  V_M1P9V VALUE 0x13
  V_M2P0V VALUE 0x14
  V_M2P1V VALUE 0x15
  V_M2P2V VALUE 0x16
  V_M2P3V VALUE 0x17
  V_M2P4V VALUE 0x18
  V_M2P5V VALUE 0x19
  V_M2P6V VALUE 0x1A
  V_M2P7V VALUE 0x1B
  V_M2P8V VALUE 0x1C
  V_M2P9V VALUE 0x1D
  V_M3P0V VALUE 0x1E
  V_M3P1V VALUE 0x1F
  V_M3P2V VALUE 0x20
  V_M3P3V VALUE 0x21
  V_M3P4V VALUE 0x22
  V_M3P5V VALUE 0x23
  V_M3P6V VALUE 0x24
  V_M3P7V VALUE 0x25
  V_M3P8V VALUE 0x26
  V_M3P9V VALUE 0x27
  V_M4P0V VALUE 0x28
  V_M4P1V VALUE 0x29
  V_M4P2V VALUE 0x2A
  V_M4P3V VALUE 0x2B
  V_M4P4V VALUE 0x2C
  V_M4P5V VALUE 0x2D
  V_M4P6V VALUE 0x2E
  V_M4P7V VALUE 0x2F
  V_M4P8V VALUE 0x30
  V_M4P9V VALUE 0x31
  V_M5P0V VALUE 0x32
  V_M5P1V VALUE 0x33
  V_M5P2V VALUE 0x34
  V_M5P3V VALUE 0x35
  V_M5P4V VALUE 0x36
  V_M5P5V VALUE 0x37
  V_M5P6V VALUE 0x38
  V_M5P7V VALUE 0x39
  V_M5P8V VALUE 0x3A
  V_M5P9V VALUE 0x3B
  V_M6P0V VALUE 0x3C
  V_M6P1V VALUE 0x3D
  V_M6P2V VALUE 0x3E
  V_M6P3V VALUE 0x3F

RING_SUPPRESSION_CTL ADDRESS 0x0042 RW
RING_SUPPRESSION_CTL RESET_VALUE 0x00
 ENABLE_RING_SUPPRESSION BIT[7]
  RING_SUPPRESSION_DISABLED VALUE 0x0
  RING_SUPPRESSION_ENABLED VALUE 0x1

FLOAT_CTL ADDRESS 0x0043 RW
FLOAT_CTL RESET_VALUE 0x00
 EN_SMART_FLOAT BIT[7]
 EN_FLOAT BIT[0]

MODULE_RDY ADDRESS 0x0045 RW
MODULE_RDY RESET_VALUE 0x00
 MODULE_RDY BIT[7]
  IBB_NOT_RDY VALUE 0x0
  IBB_RDY VALUE 0x1

ENABLE_CTL ADDRESS 0x0046 RW
ENABLE_CTL RESET_VALUE 0x00
 MODULE_EN BIT[7]
  MODULE_DIS VALUE 0x0
  MODULE_EN VALUE 0x1
 SWIRE_RDY BIT[6]
  SWIRE_NOT_RDY VALUE 0x0
  SWIRE_RDY VALUE 0x1

PD_CTL ADDRESS 0x0047 RW
PD_CTL RESET_VALUE 0x82
 ENABLE_PD BIT[7]
  PD_DISABLE VALUE 0x0
  PD_ENABLE VALUE 0x1
 EN_SWIRE_PD_UPD BIT[1]
 PD_STRENGTH BIT[0]
  PD_FULLSTRENGTH VALUE 0x0
  PD_HALFSTRENGTH VALUE 0x1

CLK_DIV ADDRESS 0x0048 RW
CLK_DIV RESET_VALUE 0x07
 OVERRIDE BIT[7]
 CLK_DIV BIT[3:0]
  MHZ3P2 VALUE 0x0
  MHZ2P74 VALUE 0x1
  MHZ2P4 VALUE 0x2
  MHZ2P13 VALUE 0x3
  MHZ1P92 VALUE 0x4
  MHZ1P75 VALUE 0x5
  MHZ1P6 VALUE 0x6
  MHZ1P48 VALUE 0x7
  MHZ1P37 VALUE 0x8
  MHZ1P28 VALUE 0x9
  MHZ1P2 VALUE 0xA
  MHZ1P13 VALUE 0xB
  MHZ1P07 VALUE 0xC
  MHZ1P01 VALUE 0xD
  MHZ0P96 VALUE 0xE
  MHZ0P91 VALUE 0xF

IPLIMIT_STARTUP_CTL_1 ADDRESS 0x0049 RW
IPLIMIT_STARTUP_CTL_1 RESET_VALUE 0x80
 EN_IPLIMIT_STEPPER BIT[7]
  DIS_IPLIMIT_STEPPER VALUE 0x0
  EN_IPLIMIT_STEPPER VALUE 0x1
 DEB_PERCENTAGE BIT[1:0]

IPLIMIT_STARTUP_CTL_2 ADDRESS 0x004A RW
IPLIMIT_STARTUP_CTL_2 RESET_VALUE 0x60
 STARTUP_IPLIMIT BIT[7:4]
  MA175 VALUE 0x0
  MA225 VALUE 0x1
  MA275 VALUE 0x2
  MA325 VALUE 0x3
  MA375 VALUE 0x4
  MA425 VALUE 0x5
  MA475 VALUE 0x6
  MA525 VALUE 0x7
  MA575 VALUE 0x8
  MA625 VALUE 0x9
  MA675 VALUE 0xA
  MA725 VALUE 0xB
  MA775 VALUE 0xC
  MA825 VALUE 0xD
  MA875 VALUE 0xE
  MA925 VALUE 0xF
 CURRENT_STEP_SIZE BIT[3:2]
  MA50 VALUE 0x0
  MA100 VALUE 0x1
  MA150 VALUE 0x2
  MA200 VALUE 0x3
 IPLIMIT_STEPPER_CYCLES BIT[1:0]
  CYCLES_PER_STEP_8 VALUE 0x0
  CYCLES_PER_STEP_16 VALUE 0x1
  CYCLES_PER_STEP_32 VALUE 0x2
  CYCLES_PER_STEP_64 VALUE 0x3

CURRENT_LIMIT ADDRESS 0x004B RW
CURRENT_LIMIT RESET_VALUE 0xB6
 EN_CURRENT_LIMIT BIT[7]
  ILIM_DIS VALUE 0x0
  ILIM_EN VALUE 0x1
 ILIMIT_COUNT BIT[6:5]
  CYC8 VALUE 0x0
  CYC16 VALUE 0x1
  CYC32 VALUE 0x2
  CYC64 VALUE 0x3
 SET_CURRENT_MAX BIT[4:0]
  MA0 VALUE 0x00
  MA50 VALUE 0x01
  MA100 VALUE 0x02
  MA150 VALUE 0x03
  MA200 VALUE 0x04
  MA250 VALUE 0x05
  MA300 VALUE 0x06
  MA350 VALUE 0x07
  MA400 VALUE 0x08
  MA450 VALUE 0x09
  MA500 VALUE 0x0A
  MA550 VALUE 0x0B
  MA600 VALUE 0x0C
  MA650 VALUE 0x0D
  MA700 VALUE 0x0E
  MA750 VALUE 0x0F
  MA800 VALUE 0x10
  MA850 VALUE 0x11
  MA900 VALUE 0x12
  MA950 VALUE 0x13
  MA1000 VALUE 0x14
  MA1050 VALUE 0x15
  MA1100 VALUE 0x16
  MA1150 VALUE 0x17
  MA1200 VALUE 0x18
  MA1250 VALUE 0x19
  MA1300 VALUE 0x1A
  MA1350 VALUE 0x1B
  MA1400 VALUE 0x1C
  MA1450 VALUE 0x1D
  MA1500 VALUE 0x1E
  MA1550 VALUE 0x1F

CURRENT_SENSE ADDRESS 0x004C RW
CURRENT_SENSE RESET_VALUE 0x03
 SEL_C_COMP BIT[3]
  CURR_SNS_COMP_CAP_50FF VALUE 0x0
  CURR_SNS_COMP_CAP_70FF VALUE 0x1
 ISENSE_GAIN BIT[2:0]

LOOP_COMP_CTL ADDRESS 0x004D RW
LOOP_COMP_CTL RESET_VALUE 0x17
 LOOP_COMP_CAP BIT[5:4]
  COMP_CAP_96PF VALUE 0x0
  COMP_CAP_106PF VALUE 0x1
  COMP_CAP_116PF VALUE 0x2
  COMP_CAP_126PF VALUE 0x3
 LOOP_COMP_RES BIT[3:0]
  COMP_RES_32K VALUE 0x0
  COMP_RES_64K VALUE 0x1
  COMP_RES_96K VALUE 0x2
  COMP_RES_128K VALUE 0x3
  COMP_RES_160K VALUE 0x4
  COMP_RES_192K VALUE 0x5
  COMP_RES_224K VALUE 0x6
  COMP_RES_256K VALUE 0x7
  COMP_RES_288K VALUE 0x8
  COMP_RES_320K VALUE 0x9
  COMP_RES_352K VALUE 0xA
  COMP_RES_384K VALUE 0xB
  COMP_RES_416K VALUE 0xC
  COMP_RES_448K VALUE 0xD
  COMP_RES_480K VALUE 0xE
  COMP_RES_512K VALUE 0xF

SLOPE_COMP_CURRENT ADDRESS 0x004E RW
SLOPE_COMP_CURRENT RESET_VALUE 0x01
 SLOPE_COMP_CURRENT BIT[2:0]
  COMP_CURR_0P25UA VALUE 0x0
  COMP_CURR_0P5UA VALUE 0x1
  COMP_CURR_0P75UA VALUE 0x2
  COMP_CURR_1UA VALUE 0x3
  COMP_CURR_1P25UA VALUE 0x4
  COMP_CURR_1P5UA VALUE 0x5
  COMP_CURR_1P75UA VALUE 0x6
  COMP_CURR_2UA VALUE 0x7

INZERO_CTL ADDRESS 0x004F RW
INZERO_CTL RESET_VALUE 0x21
 INZERO_DELAY BIT[6:5]
  NS70 VALUE 0x0
  NS35_1 VALUE 0x1
  NS35_2 VALUE 0x2
  NS25 VALUE 0x3
 VOLTAGE_OFFSET BIT[3:1]
  VOFF_0MV VALUE 0x0
  VOFF_M1MV VALUE 0x1
  VOFF_M4MV VALUE 0x2
  VOFF_M8MV VALUE 0x3
  VOFF_1MV VALUE 0x4
  VOFF_4MV VALUE 0x5
  VOFF_6MV VALUE 0x6
  VOFF_8MV VALUE 0x7
 ZX_DETECT_ON BIT[0]

PS_CTL ADDRESS 0x0050 RW
PS_CTL RESET_VALUE 0x05
 EN_PS BIT[7]
  SMART_PS VALUE 0x0
  EN_PS VALUE 0x1
 PS_THRESHOLD BIT[2:0]
  UA0 VALUE 0x0
  UA0P5 VALUE 0x1
  UA1 VALUE 0x2
  UA1P5 VALUE 0x3
  UA2 VALUE 0x4
  UA2P5 VALUE 0x5
  UA3 VALUE 0x6
  UA3P5 VALUE 0x7

PWM_CTL_1 ADDRESS 0x0051 RW
PWM_CTL_1 RESET_VALUE 0x09
 UNLIMITED_DUTY_CYCLE BIT[7]
  LIMITED_DUTY_CYCLE VALUE 0x0
  UNLIMITED_DUTY_CYCLE VALUE 0x1
 MAX_DUTY_CYCLE BIT[3:2]
  NS26 VALUE 0x0
  NS52 VALUE 0x1
  NS78 VALUE 0x2
  NS104 VALUE 0x3
 MIN_DUTY_CYCLE BIT[1:0]
  NS26 VALUE 0x0
  NS52 VALUE 0x1
  NS78 VALUE 0x2
  NS104 VALUE 0x3

PWM_CTL_2 ADDRESS 0x0052 RW
PWM_CTL_2 RESET_VALUE 0x1C
 ERR_AMP_GAIN BIT[5:2]
  GM_1_OVER_8K VALUE 0x0
  GM_1_OVER_16K VALUE 0x1
  GM_1_OVER_24K VALUE 0x2
  GM_1_OVER_32K VALUE 0x3
  GM_1_OVER_40K VALUE 0x4
  GM_1_OVER_48K VALUE 0x5
  GM_1_OVER_56K VALUE 0x6
  GM_1_OVER_64K VALUE 0x7
  GM_1_OVER_72K VALUE 0x8
  GM_1_OVER_80K VALUE 0x9
  GM_1_OVER_88K VALUE 0xA
  GM_1_OVER_96K VALUE 0xB
  GM_1_OVER_104K VALUE 0xC
  GM_1_OVER_112K VALUE 0xD
  GM_1_OVER_120K VALUE 0xE
  GM_1_OVER_128K VALUE 0xF
 IPLIMIT_BLANK_TIME BIT[1:0]
  NS20_1 VALUE 0x0
  NS14 VALUE 0x1
  NS20_2 VALUE 0x2
  NS40 VALUE 0x3

RDSON_MNGMNT ADDRESS 0x0053 RW
RDSON_MNGMNT RESET_VALUE 0xCF
 NFET_SLEW BIT[7]
  NFET_HALF_SLEW VALUE 0x0
  NFET_FULL_SLEW VALUE 0x1
 PFET_SLEW BIT[6]
  PFET_HALF_SLEW VALUE 0x0
  PFET_FULL_SLEW VALUE 0x1
 EN_ADAPTIVE_FET BIT[4]
  DIS_ADAPTIVE_FET VALUE 0x0
  EN_ADAPTIVE_FET VALUE 0x1
 NFET_SW_SIZE BIT[3:2]
  SEGMENT_1 VALUE 0x0
  SEGMENT_2 VALUE 0x1
  SEGMENT_3 VALUE 0x2
  SEGMENT_4 VALUE 0x3
 PFET_SW_SIZE BIT[1:0]
  SEGMENT_1 VALUE 0x0
  SEGMENT_2 VALUE 0x1
  SEGMENT_3 VALUE 0x2
  SEGMENT_4 VALUE 0x3

VREG_OK_CTL ADDRESS 0x0055 RW
VREG_OK_CTL RESET_VALUE 0xA3
 EN_OVERLOAD_BLANK BIT[7]
  DIS_OVERLOAD_BLANKING VALUE 0x0
  EN_OVERLOAD_BLANKING VALUE 0x1
 OVERLOAD_DEB BIT[6:5]
  MS1 VALUE 0x0
  MS2 VALUE 0x1
  MS4 VALUE 0x2
  MS8 VALUE 0x3
 VREG_OK_DEB BIT[1:0]
  US4 VALUE 0x0
  US8 VALUE 0x1
  US16 VALUE 0x2
  US32 VALUE 0x3

NONOVERLAP_TIME_1 ADDRESS 0x0056 RW
NONOVERLAP_TIME_1 RESET_VALUE 0x00
 NONOVERLAP_PFET BIT[7:4]
  GATE_DELAY_8 VALUE 0x0
  GATE_DELAY_6 VALUE 0x1
  GATE_DELAY_4 VALUE 0x2
  GATE_DELAY_2 VALUE 0x3
  GATE_DELAY_22 VALUE 0x4
  GATE_DELAY_18 VALUE 0x5
  GATE_DELAY_14 VALUE 0x6
  GATE_DELAY_10 VALUE 0x7
 NONOVERLAP_NFET BIT[3:0]
  GATE_DELAY_8 VALUE 0x0
  GATE_DELAY_6 VALUE 0x1
  GATE_DELAY_4 VALUE 0x2
  GATE_DELAY_2 VALUE 0x3
  GATE_DELAY_22 VALUE 0x4
  GATE_DELAY_18 VALUE 0x5
  GATE_DELAY_14 VALUE 0x6
  GATE_DELAY_10 VALUE 0x7

NONOVERLAP_TIME_2 ADDRESS 0x0057 RW
NONOVERLAP_TIME_2 RESET_VALUE 0x00
 P2N_MUX_SEL BIT[1]
 N2P_MUX_SEL BIT[0]

PWRUP_PWRDN_CTL_1 ADDRESS 0x0058 RW
PWRUP_PWRDN_CTL_1 RESET_VALUE 0xCC
 PWRUP_DLY1_SRC BIT[7]
  BIAS_ACTIVE VALUE 0x0
  LAB_VREG_OK VALUE 0x1
 EN_PWRUP_DLY1 BIT[6]
  DIS_PWRUP_DLY1 VALUE 0x0
  EN_PWRUP_DLY1 VALUE 0x1
 PWRUP_DLY1 BIT[5:4]
  MS1 VALUE 0x0
  MS2 VALUE 0x1
  MS4 VALUE 0x2
  MS8 VALUE 0x3
 EN_PWRDN_DLY2 BIT[3]
  DIS_PWRDN_DLY2 VALUE 0x0
  EN_PWRDN_DLY2 VALUE 0x1
 PWRDN_DLY2_SRC BIT[2]
  IBB_DIS VALUE 0x0
  IBB_DISCHARGE VALUE 0x1
 PWRDN_DLY2 BIT[1:0]
  MS1 VALUE 0x0
  MS2 VALUE 0x1
  MS4 VALUE 0x2
  MS8 VALUE 0x3

PWRUP_PWRDN_CTL_2 ADDRESS 0x0059 RW
PWRUP_PWRDN_CTL_2 RESET_VALUE 0x09
 WAIT_VPH_PWR_OK BIT[3]
  DIS_WAIT_VPH_PWR_OK VALUE 0x0
  EN_WAIT_VPH_PWR_OK VALUE 0x1
 MASK_MBG_OK BIT[2]
  DIS_MASK_MBG_OK VALUE 0x0
  EN_MASK_MBG_OK VALUE 0x1
 IBB_DIS_DLY BIT[1:0]
  MS0 VALUE 0x0
  MS1 VALUE 0x1
  MS2 VALUE 0x2
  MS4 VALUE 0x3

SWIRE_CTL ADDRESS 0x005A RW
SWIRE_CTL RESET_VALUE 0x76
 EN_SWIRE_VOUT_UPD BIT[6]
 OUTPUT_VOLTAGE_AT_ONE_EDGE BIT[5:0]
  V_M0P0V VALUE 0x00
  V_M0P1V VALUE 0x01
  V_M0P2V VALUE 0x02
  V_M0P3V VALUE 0x03
  V_M0P4V VALUE 0x04
  V_M0P5V VALUE 0x05
  V_M0P6V VALUE 0x06
  V_M0P7V VALUE 0x07
  V_M0P8V VALUE 0x08
  V_M0P9V VALUE 0x09
  V_M1P0V VALUE 0x0A
  V_M1P1V VALUE 0x0B
  V_M1P2V VALUE 0x0C
  V_M1P3V VALUE 0x0D
  V_M1P4V VALUE 0x0E
  V_M1P5V VALUE 0x0F
  V_M1P6V VALUE 0x10
  V_M1P7V VALUE 0x11
  V_M1P8V VALUE 0x12
  V_M1P9V VALUE 0x13
  V_M2P0V VALUE 0x14
  V_M2P1V VALUE 0x15
  V_M2P2V VALUE 0x16
  V_M2P3V VALUE 0x17
  V_M2P4V VALUE 0x18
  V_M2P5V VALUE 0x19
  V_M2P6V VALUE 0x1A
  V_M2P7V VALUE 0x1B
  V_M2P8V VALUE 0x1C
  V_M2P9V VALUE 0x1D
  V_M3P0V VALUE 0x1E
  V_M3P1V VALUE 0x1F
  V_M3P2V VALUE 0x20
  V_M3P3V VALUE 0x21
  V_M3P4V VALUE 0x22
  V_M3P5V VALUE 0x23
  V_M3P6V VALUE 0x24
  V_M3P7V VALUE 0x25
  V_M3P8V VALUE 0x26
  V_M3P9V VALUE 0x27
  V_M4P0V VALUE 0x28
  V_M4P1V VALUE 0x29
  V_M4P2V VALUE 0x2A
  V_M4P3V VALUE 0x2B
  V_M4P4V VALUE 0x2C
  V_M4P5V VALUE 0x2D
  V_M4P6V VALUE 0x2E
  V_M4P7V VALUE 0x2F
  V_M4P8V VALUE 0x30
  V_M4P9V VALUE 0x31
  V_M5P0V VALUE 0x32
  V_M5P1V VALUE 0x33
  V_M5P2V VALUE 0x34
  V_M5P3V VALUE 0x35
  V_M5P4V VALUE 0x36
  V_M5P5V VALUE 0x37
  V_M5P6V VALUE 0x38
  V_M5P7V VALUE 0x39
  V_M5P8V VALUE 0x3A
  V_M5P9V VALUE 0x3B
  V_M6P0V VALUE 0x3C
  V_M6P1V VALUE 0x3D
  V_M6P2V VALUE 0x3E
  V_M6P3V VALUE 0x3F

VOUT_MAX_MAGNITUDE ADDRESS 0x005B RW
VOUT_MAX_MAGNITUDE RESET_VALUE 0x36
 VOUT_MAX_MAGNITUDE BIT[5:0]
  V_M0P0V VALUE 0x00
  V_M0P1V VALUE 0x01
  V_M0P2V VALUE 0x02
  V_M0P3V VALUE 0x03
  V_M0P4V VALUE 0x04
  V_M0P5V VALUE 0x05
  V_M0P6V VALUE 0x06
  V_M0P7V VALUE 0x07
  V_M0P8V VALUE 0x08
  V_M0P9V VALUE 0x09
  V_M1P0V VALUE 0x0A
  V_M1P1V VALUE 0x0B
  V_M1P2V VALUE 0x0C
  V_M1P3V VALUE 0x0D
  V_M1P4V VALUE 0x0E
  V_M1P5V VALUE 0x0F
  V_M1P6V VALUE 0x10
  V_M1P7V VALUE 0x11
  V_M1P8V VALUE 0x12
  V_M1P9V VALUE 0x13
  V_M2P0V VALUE 0x14
  V_M2P1V VALUE 0x15
  V_M2P2V VALUE 0x16
  V_M2P3V VALUE 0x17
  V_M2P4V VALUE 0x18
  V_M2P5V VALUE 0x19
  V_M2P6V VALUE 0x1A
  V_M2P7V VALUE 0x1B
  V_M2P8V VALUE 0x1C
  V_M2P9V VALUE 0x1D
  V_M3P0V VALUE 0x1E
  V_M3P1V VALUE 0x1F
  V_M3P2V VALUE 0x20
  V_M3P3V VALUE 0x21
  V_M3P4V VALUE 0x22
  V_M3P5V VALUE 0x23
  V_M3P6V VALUE 0x24
  V_M3P7V VALUE 0x25
  V_M3P8V VALUE 0x26
  V_M3P9V VALUE 0x27
  V_M4P0V VALUE 0x28
  V_M4P1V VALUE 0x29
  V_M4P2V VALUE 0x2A
  V_M4P3V VALUE 0x2B
  V_M4P4V VALUE 0x2C
  V_M4P5V VALUE 0x2D
  V_M4P6V VALUE 0x2E
  V_M4P7V VALUE 0x2F
  V_M4P8V VALUE 0x30
  V_M4P9V VALUE 0x31
  V_M5P0V VALUE 0x32
  V_M5P1V VALUE 0x33
  V_M5P2V VALUE 0x34
  V_M5P3V VALUE 0x35
  V_M5P4V VALUE 0x36
  V_M5P5V VALUE 0x37
  V_M5P6V VALUE 0x38
  V_M5P7V VALUE 0x39
  V_M5P8V VALUE 0x3A
  V_M5P9V VALUE 0x3B
  V_M6P0V VALUE 0x3C
  V_M6P1V VALUE 0x3D
  V_M6P2V VALUE 0x3E
  V_M6P3V VALUE 0x3F

VOUT_MIN_MAGNITUDE ADDRESS 0x005C RW
VOUT_MIN_MAGNITUDE RESET_VALUE 0x04
 VOUT_MIN_MAGNITUDE BIT[5:0]
  V_M0P0V VALUE 0x00
  V_M0P1V VALUE 0x01
  V_M0P2V VALUE 0x02
  V_M0P3V VALUE 0x03
  V_M0P4V VALUE 0x04
  V_M0P5V VALUE 0x05
  V_M0P6V VALUE 0x06
  V_M0P7V VALUE 0x07
  V_M0P8V VALUE 0x08
  V_M0P9V VALUE 0x09
  V_M1P0V VALUE 0x0A
  V_M1P1V VALUE 0x0B
  V_M1P2V VALUE 0x0C
  V_M1P3V VALUE 0x0D
  V_M1P4V VALUE 0x0E
  V_M1P5V VALUE 0x0F
  V_M1P6V VALUE 0x10
  V_M1P7V VALUE 0x11
  V_M1P8V VALUE 0x12
  V_M1P9V VALUE 0x13
  V_M2P0V VALUE 0x14
  V_M2P1V VALUE 0x15
  V_M2P2V VALUE 0x16
  V_M2P3V VALUE 0x17
  V_M2P4V VALUE 0x18
  V_M2P5V VALUE 0x19
  V_M2P6V VALUE 0x1A
  V_M2P7V VALUE 0x1B
  V_M2P8V VALUE 0x1C
  V_M2P9V VALUE 0x1D
  V_M3P0V VALUE 0x1E
  V_M3P1V VALUE 0x1F
  V_M3P2V VALUE 0x20
  V_M3P3V VALUE 0x21
  V_M3P4V VALUE 0x22
  V_M3P5V VALUE 0x23
  V_M3P6V VALUE 0x24
  V_M3P7V VALUE 0x25
  V_M3P8V VALUE 0x26
  V_M3P9V VALUE 0x27
  V_M4P0V VALUE 0x28
  V_M4P1V VALUE 0x29
  V_M4P2V VALUE 0x2A
  V_M4P3V VALUE 0x2B
  V_M4P4V VALUE 0x2C
  V_M4P5V VALUE 0x2D
  V_M4P6V VALUE 0x2E
  V_M4P7V VALUE 0x2F
  V_M4P8V VALUE 0x30
  V_M4P9V VALUE 0x31
  V_M5P0V VALUE 0x32
  V_M5P1V VALUE 0x33
  V_M5P2V VALUE 0x34
  V_M5P3V VALUE 0x35
  V_M5P4V VALUE 0x36
  V_M5P5V VALUE 0x37
  V_M5P6V VALUE 0x38
  V_M5P7V VALUE 0x39
  V_M5P8V VALUE 0x3A
  V_M5P9V VALUE 0x3B
  V_M6P0V VALUE 0x3C
  V_M6P1V VALUE 0x3D
  V_M6P2V VALUE 0x3E
  V_M6P3V VALUE 0x3F

OUTPUT_SLEW_CTL ADDRESS 0x005D RW
OUTPUT_SLEW_CTL RESET_VALUE 0xDE
 EN_DIGITAL_SLEW_CTL BIT[7]
  DIS_STEPPER VALUE 0x0
  EN_STEPPER VALUE 0x1
 SLEW_RATE_SPEED BIT[6]
  SLOW VALUE 0x0
  FAST VALUE 0x1
 TRANS_TIME_FAST BIT[5:3]
  MS0P1 VALUE 0x0
  MS0P2 VALUE 0x1
  MS0P5 VALUE 0x2
  MS1 VALUE 0x3
  MS2 VALUE 0x4
  MS10 VALUE 0x5
  MS12 VALUE 0x6
  MS15 VALUE 0x7
 TRANS_TIME_SLOW BIT[2:0]
  MS0P1 VALUE 0x0
  MS0P2 VALUE 0x1
  MS0P5 VALUE 0x2
  MS1 VALUE 0x3
  MS2 VALUE 0x4
  MS10 VALUE 0x5
  MS12 VALUE 0x6
  MS15 VALUE 0x7

RAMP_OFFSET ADDRESS 0x005E RW
RAMP_OFFSET RESET_VALUE 0x00
 RAMP_OFFSET BIT[2:0]

SPARE_CTL3 ADDRESS 0x005F RW
SPARE_CTL3 RESET_VALUE 0x00
 SPARES3 BIT[1:0]

SPARE_CTL ADDRESS 0x0060 RW
SPARE_CTL RESET_VALUE 0x00
 UNDEFINED_LV1 BIT[5]
 POFF_CTL BIT[4]
  SLOWER_PFET_OFF VALUE 0x0
  FASTER_PFET_OFF VALUE 0x1
 FAST_STARTUP BIT[3]
  OLD_SOFT_START_FIXED_PS_THRESH VALUE 0x0
  FAST_CHARGING_START_DYNAMIC_PS_THRESH VALUE 0x1
 ADJUST_CURRENT_LIMIT BIT[2:1]
  DEFAULT_CURRENT_LIMIT VALUE 0x0
  M20PCT_LOWER_CURRENT_LIMIT VALUE 0x1
  P40PCT_HIGHER_CURRENT_LIMIT VALUE 0x2
  P20PCT_HIGHER_CURRENT_LIMIT VALUE 0x3

NLIMIT_DAC ADDRESS 0x0061 RW
NLIMIT_DAC RESET_VALUE 0x05
 NLIMIT_DAC BIT[2:0]
  MA0 VALUE 0x0
  MA80 VALUE 0x1
  MA160 VALUE 0x2
  MA240 VALUE 0x3
  MA320 VALUE 0x4
  MA400 VALUE 0x5
  MA480 VALUE 0x6
  MA560 VALUE 0x7

PFM_CTL ADDRESS 0x0062 RW
PFM_CTL RESET_VALUE 0x08
 EN_PFM BIT[7]
  PWM_MODE VALUE 0x0
  PFM_MODE VALUE 0x1
 PFM_HYSTERESIS BIT[5:4]
  HYS0MV_0 VALUE 0x0
  HYS25MV VALUE 0x1
  HYS50MV VALUE 0x2
  HYS0MV_3 VALUE 0x3
 PFM_PEAK_CURRENT BIT[3:1]
  MA150 VALUE 0x0
  MA200 VALUE 0x1
  MA250 VALUE 0x2
  MA300 VALUE 0x3
  MA350 VALUE 0x4
  MA400 VALUE 0x5
  MA450 VALUE 0x6
  MA500 VALUE 0x7

SPARE_CTL_2 ADDRESS 0x0063 RW
SPARE_CTL_2 RESET_VALUE 0x00
 SPARES2 BIT[7:0]

SMART_PS_CTL ADDRESS 0x0065 RW
SMART_PS_CTL RESET_VALUE 0x05
 EN_SMART_PS BIT[7]
  DIS_SMART_PS VALUE 0x0
  EN_SMART_PS VALUE 0x1
 NUM_OF_SWIRE_TRANS BIT[3:0]

ENABLE_CTL2 ADDRESS 0x0066 RW
ENABLE_CTL2 RESET_VALUE 0x70
 EN_SAFE_DIS_PWRSTG BIT[6]
  DIS_SAFE_DISBLE_OF_POWER_STAGE VALUE 0x0
  EN_SAFE_DISBLE_OF_POWER_STAGE VALUE 0x1
 EN_VPH_PWR_OK_ILIM BIT[5]
  DIS_VPH_PWR_OK_ILIM_CTL VALUE 0x0
  EN_VPH_PWR_OK_ILIM_CTL VALUE 0x1
 CURRENT_CLAMP BIT[4:0]
  MA0 VALUE 0x00
  MA50 VALUE 0x01
  MA100 VALUE 0x02
  MA150 VALUE 0x03
  MA200 VALUE 0x04
  MA250 VALUE 0x05
  MA300 VALUE 0x06
  MA350 VALUE 0x07
  MA400 VALUE 0x08
  MA450 VALUE 0x09
  MA500 VALUE 0x0A
  MA550 VALUE 0x0B
  MA600 VALUE 0x0C
  MA650 VALUE 0x0D
  MA700 VALUE 0x0E
  MA750 VALUE 0x0F
  MA800 VALUE 0x10
  MA850 VALUE 0x11
  MA900 VALUE 0x12
  MA950 VALUE 0x13
  MA1000 VALUE 0x14
  MA1050 VALUE 0x15
  MA1100 VALUE 0x16
  MA1150 VALUE 0x17
  MA1200 VALUE 0x18
  MA1250 VALUE 0x19
  MA1300 VALUE 0x1A
  MA1350 VALUE 0x1B
  MA1400 VALUE 0x1C
  MA1450 VALUE 0x1D
  MA1500 VALUE 0x1E
  MA1550 VALUE 0x1F

ADAPT_DEAD_TIME ADDRESS 0x0067 RW
ADAPT_DEAD_TIME RESET_VALUE 0x03
 EN_ADAPTIVE_N2P BIT[7]
 EN_ADAPTIVE_P2N BIT[6]
 EN_DT_SNS BIT[4]
 FILTER_N2P BIT[3]
 FILTER_P2N BIT[2]
 FILTER_CYCLE BIT[1:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 FAULT_SHUTDOWN_TEST_VAL BIT[2]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 ILIMIT_ERROR_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 OVERLOAD_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

DTEST1_ACCESS ADDRESS 0x00E2 RW
DTEST1_ACCESS RESET_VALUE 0x00
 DTEST1_ACCESS BIT[4:0]

DTEST2_ACCESS ADDRESS 0x00E3 RW
DTEST2_ACCESS RESET_VALUE 0x00
 DTEST2_ACCESS BIT[4:0]

DTEST3_ACCESS ADDRESS 0x00E4 RW
DTEST3_ACCESS RESET_VALUE 0x00
 DTEST3_ACCESS BIT[4:0]

DTEST4_ACCESS ADDRESS 0x00E5 RW
DTEST4_ACCESS RESET_VALUE 0x00
 DTEST4_ACCESS BIT[4:0]

ATEST1_ACCESS ADDRESS 0x00E6 RW
ATEST1_ACCESS RESET_VALUE 0x00
 ATEST1_ACCESS BIT[2:0]
  NO_SIGNAL VALUE 0x0
  ATEST_GM_2UA VALUE 0x1
  ATEST_BIAS1UA VALUE 0x2
  DISCHARGE_RAMP_ATEST VALUE 0x3
  PREAMP_TRIM_OUT VALUE 0x4
  RESERVED VALUE 0x5
  PWM_COMP VALUE 0x6
  BKSP1 VALUE 0x7

ATEST2_ACCESS ADDRESS 0x00E7 RW
ATEST2_ACCESS RESET_VALUE 0x00
 ATEST2_ACCESS BIT[2:0]
  NO_SIGNAL VALUE 0x0
  RESERVED VALUE 0x1
  VREF_BUFFF_TRIM2_OUT VALUE 0x2
  VREF VALUE 0x3
  ERROR_AMP_OUT_TRIM VALUE 0x4
  PWR_DRV_ATEST VALUE 0x5
  IPLIMIT VALUE 0x6
  KSP2 VALUE 0x7

ATEST3_ACCESS ADDRESS 0x00E8 RW
ATEST3_ACCESS RESET_VALUE 0x00
 ATEST3_ACCESS BIT[2:0]
  NO_SIGNAL VALUE 0x0
  REF_CAP_CHARGED VALUE 0x1
  TOP_RES_1 VALUE 0x2
  DIVIDER_TOP VALUE 0x3
  IBB_VREF VALUE 0x4
  INM_PREAMP VALUE 0x5
  BOT_RES_1 VALUE 0x6
  DAC_OUT VALUE 0x7

ATEST4_ACCESS ADDRESS 0x00E9 RW
ATEST4_ACCESS RESET_VALUE 0x00
 ATEST4_ACCESS BIT[2:0]
  NO_SIGNAL VALUE 0x0
  RESERVED VALUE 0x1
  PSKIP_THRESHOLD VALUE 0x2
  VFLOAT VALUE 0x3
  VBG_BY_R_CURRENT VALUE 0x4
  RING_KILL_MV VALUE 0x5
  PULSE_SKIP VALUE 0x6
  N_OFF_LV VALUE 0x7

TEST_CTL_1 ADDRESS 0x00EA RW
TEST_CTL_1 RESET_VALUE 0x00
 FORCE_PFM BIT[7]
 RDSON_TEST BIT[2]
 PFET_CTL BIT[1]
  OFF VALUE 0x0
  ON VALUE 0x1
 NFET_CTL BIT[0]
  OFF VALUE 0x0
  ON VALUE 0x1

TEST_CTL_2 ADDRESS 0x00EB RW
TEST_CTL_2 RESET_VALUE 0x00
 MODULE_FORCE_ON BIT[7]
  NOT_FORCE_ON VALUE 0x0
  FORCE_ON VALUE 0x1
 FORCE_PWR_STAGE_OFF BIT[6]
  NOT_FORCE_OFF VALUE 0x0
  FORCE_OFF VALUE 0x1
 ERRAMP_TRIM_DIS BIT[5]
 ERRAMP_TRIM_CALIB BIT[4]
 DIS_TRIM_INZERO_OFFSET BIT[3]
 DISABLE_PREAMP_TRIM BIT[2]
 CALIB_BUFF_TRIM BIT[1]
 CALIB_PREAMP_TRIM BIT[0]

DEBOUNCER_OVERRIDE ADDRESS 0x00EC RW
DEBOUNCER_OVERRIDE RESET_VALUE 0x00
 DEB_ILIMIT BIT[5:4]
  NO_OVERRIDE VALUE 0x0
  BYPASS_DEBOUNCER VALUE 0x1
  OVERRIDE_TO_0 VALUE 0x2
  OVERRIDE_TO_1 VALUE 0x3
 DEB_VREG_OK BIT[3:2]
  NO_OVERRIDE VALUE 0x0
  BYPASS_DEBOUNCER VALUE 0x1
  OVERRIDE_TO_0 VALUE 0x2
  OVERRIDE_TO_1 VALUE 0x3
 DEB_OVERLOAD BIT[1:0]
  NO_OVERRIDE VALUE 0x0
  BYPASS_DEBOUNCER VALUE 0x1
  OVERRIDE_TO_0 VALUE 0x2
  OVERRIDE_TO_1 VALUE 0x3

TEST_CTL_3 ADDRESS 0x00ED RW
TEST_CTL_3 RESET_VALUE 0x00
 STATUS3_CTRL_SEL BIT[3:0]

TEST_CTL_4 ADDRESS 0x00EE RW
TEST_CTL_4 RESET_VALUE 0x00
 EN_OUTPUT_VOLTAGE_TEST BIT[4]
  DIS VALUE 0x0
  EN VALUE 0x1
 OUTPUT_VOLTAGE_TEST_MODE BIT[1:0]
  VM6P1 VALUE 0x0
  VM6P2 VALUE 0x1
  VM6P3 VALUE 0x2
  VM6P4 VALUE 0x3

PBUS_WRITE_SYNC_CTL ADDRESS 0x00EF RW
PBUS_WRITE_SYNC_CTL RESET_VALUE 0x00
 SW_CLK_REQ BIT[2]
 SW_CLK_REQ_MODE BIT[1]
 BYPASS BIT[0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
 TRIM_NUM BIT[5:0]

TRIM_CTL1 ADDRESS 0x00F1 RW
TRIM_CTL1 RESET_VALUE 0x00
 ERR_AMP_OFFSET_TRIM BIT[6:0]

TRIM_CTL2 ADDRESS 0x00F2 RW
TRIM_CTL2 RESET_VALUE 0x00
 TRIM_BIAS_GM BIT[3:0]

TRIM_CTL3 ADDRESS 0x00F3 RW
TRIM_CTL3 RESET_VALUE 0x00
 TRIM_PREAMP_OFFSET BIT[5:0]

TRIM_CTL4 ADDRESS 0x00F4 RW
TRIM_CTL4 RESET_VALUE 0x00
 TRIM_INZERO_OFFSET BIT[4:0]

TRIM_CTL5 ADDRESS 0x00F5 RW
TRIM_CTL5 RESET_VALUE 0x00
 TRIM_REF_DAC_BUFF BIT[4:0]

LAB_BASE BASE 0x0001DE00 labaddr 31:0

 lab MODULE OFFSET=LAB_BASE+0x00000000 MAX=LAB_BASE+0x000000FF APRE=LAB_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LAB_BASE.LAB
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x03
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x24
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 VREG_OK BIT[7]
  VREG_NOTOK VALUE 0x0
  VREG_OK VALUE 0x1
 SC_DETECT BIT[6]
  MODULE_NO_SC_FAULT VALUE 0x0
  MODULE_SHORT_CIRCUIT VALUE 0x1
 BST_STATUS BIT[5]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 LDO_STATUS BIT[4:2]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 LDO_SOFTSTART_DONE BIT[7]
 LDO_OVER_CURRENT_DETECTED BIT[6]
 LDO_VREG_OK BIT[5]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0x00
 BST_VSET BIT[3:0]

FAULT_SHUTDOWN_STS ADDRESS 0x000B R
FAULT_SHUTDOWN_STS RESET_VALUE 0x00
 FAULT_SHUTDOWN_STS BIT[7]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 SC_ERROR_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 VREG_NOT_OK_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SC_ERROR_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 VREG_NOT_OK_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SC_ERROR_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_NOT_OK_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SC_ERROR_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_NOT_OK_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SC_ERROR_LATCHED_CLR BIT[1]
 VREG_NOT_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SC_ERROR_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_NOT_OK_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SC_ERROR_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_NOT_OK_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SC_ERROR_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 VREG_NOT_OK_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SC_ERROR_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 VREG_NOT_OK_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

SWIRE_PGM_CTL ADDRESS 0x0040 RW
SWIRE_PGM_CTL RESET_VALUE 0xC0
 EN_SWIRE_PGM_VOUT BIT[7]
 EN_SWIRE_PGM_PD BIT[6]

OUTPUT_VOLTAGE ADDRESS 0x0041 RW
OUTPUT_VOLTAGE RESET_VALUE 0x00
 SET_OUTPUT_VOLTAGE BIT[3:0]

RING_SUPPRESSION_CTL ADDRESS 0x0042 RW
RING_SUPPRESSION_CTL RESET_VALUE 0x80
 ENABLE_RING_SUPPRESSION BIT[7]

PWM_MODE_SEL ADDRESS 0x0043 RW
PWM_MODE_SEL RESET_VALUE 0x80
 PEAK_VALLEY_SEL BIT[7]
  VALLEY_CUR_MODE VALUE 0x0
  PEAK_CUR_MODE VALUE 0x1

VOUT_DEFAULT ADDRESS 0x0044 RW
VOUT_DEFAULT RESET_VALUE 0x00
 VOUT_DEFAULT BIT[3:0]

MODULE_RDY ADDRESS 0x0045 RW
MODULE_RDY RESET_VALUE 0x00
 MODULE_RDY BIT[7]
  LAB_NOT_RDY VALUE 0x0
  LAB_RDY VALUE 0x1

ENABLE_CTL ADDRESS 0x0046 RW
ENABLE_CTL RESET_VALUE 0x00
 MODULE_EN BIT[7]
  MODULE_DIS VALUE 0x0
  MODULE_EN VALUE 0x1

PD_CTL ADDRESS 0x0047 RW
PD_CTL RESET_VALUE 0x01
 DIS_PULLDOWN BIT[1]
  EN_PD VALUE 0x0
  DIS_PD VALUE 0x1
 PD_STRENGTH BIT[0]
  PD_WEAK VALUE 0x0
  PD_STRONG VALUE 0x1

CLK_DIV ADDRESS 0x0048 RW
CLK_DIV RESET_VALUE 0x07
 CLK_DIV BIT[3:0]
  MHZ3P2 VALUE 0x0
  MHZ2P74 VALUE 0x1
  MHZ2P4 VALUE 0x2
  MHZ2P13 VALUE 0x3
  MHZ1P92 VALUE 0x4
  MHZ1P75 VALUE 0x5
  MHZ1P6 VALUE 0x6
  MHZ1P48 VALUE 0x7
  MHZ1P37 VALUE 0x8
  MHZ1P28 VALUE 0x9
  MHZ1P2 VALUE 0xA
  MHZ1P13 VALUE 0xB
  MHZ1P07 VALUE 0xC
  MHZ1P01 VALUE 0xD
  MHZ0P96 VALUE 0xE
  MHZ0P91 VALUE 0xF

IBB_EN_RDY ADDRESS 0x0049 RW
IBB_EN_RDY RESET_VALUE 0x00
 IBB_EN_RDY BIT[7]
  IBB_EN_NOT_RDY VALUE 0x0
  IBB_EN_RDY VALUE 0x1

FAULT_SHUTDOWN_CTL ADDRESS 0x004A RW
FAULT_SHUTDOWN_CTL RESET_VALUE 0x00
 CLR_FAULT_SHUTDOWN BIT[7]

CURRENT_LIMIT ADDRESS 0x004B RW
CURRENT_LIMIT RESET_VALUE 0x86
 EN_CURRENT_LIMIT BIT[7]
  ILIM_DIS VALUE 0x0
  ILIM_EN VALUE 0x1
 SET_CURRENT_MAX BIT[2:0]

CURRENT_SENSE ADDRESS 0x004C RW
CURRENT_SENSE RESET_VALUE 0x99
 IPSENSE_GAIN BIT[7:6]
  X0P75 VALUE 0x0
  X1 VALUE 0x1
  X1P3 VALUE 0x2
  X2P1 VALUE 0x3
 IART_SEL BIT[5:4]
  X0UA VALUE 0x0
  X4UA VALUE 0x1
  X8UA VALUE 0x2
  X12UA VALUE 0x3
 ISENSE_TAP BIT[3:2]
  X0P8 VALUE 0x0
  X0P9 VALUE 0x1
  X1 VALUE 0x2
  X1P1 VALUE 0x3
 ISENSE_GAIN BIT[1:0]
  X0P5 VALUE 0x0
  X1 VALUE 0x1
  X1P5 VALUE 0x2
  X2 VALUE 0x3

LOOP_COMP_CTL ADDRESS 0x004D RW
LOOP_COMP_CTL RESET_VALUE 0x0D
 LOOP_COMP_CAP BIT[3:2]
  COMP_CAP_36PF VALUE 0x0
  COMP_CAP_44PF VALUE 0x1
  COMP_CAP_52PF VALUE 0x2
  COMP_CAP_60PF VALUE 0x3
 LOOP_COMP_RES BIT[1:0]
  COMP_RES_100K VALUE 0x0
  COMP_RES_200K VALUE 0x1
  COMP_RES_500K VALUE 0x2
  COMP_RES_600K VALUE 0x3

SLOPE_COMP_CURRENT ADDRESS 0x004E RW
SLOPE_COMP_CURRENT RESET_VALUE 0x04
 SLOPE_COMP_CURRENT BIT[3:1]
  ADAPTIVE_SLP_1X VALUE 0x0
  ADAPTIVE_SLP_1P4X VALUE 0x1
  ADAPTIVE_SLP_1P8X VALUE 0x2
  ADAPTIVE_SLP_2P2X VALUE 0x3
  X2INTEG_SLP_1X VALUE 0x4
  X2INTEG_SLP_SLP_1P2X VALUE 0x5
  X2INTEG_SLP_1P5X VALUE 0x6
  X2INTEG_SLP_2X VALUE 0x7
 SLOPE_COMP_DOUBLER BIT[0]
  DO_NOT_DOUBLE VALUE 0x0
  DOUBLE VALUE 0x1

IP_ZERO_DETECTOR ADDRESS 0x004F RW
IP_ZERO_DETECTOR RESET_VALUE 0x06
 VOLTAGE_OFFSET BIT[3:2]
  VOFF_0MV VALUE 0x0
  VOFF_1P5MV VALUE 0x1
  VOFF_3MV VALUE 0x2
  VOFF_4P5MV VALUE 0x3
 ZX_DETECT_ON BIT[1]
  IPZERODET_ZERO VALUE 0x0
  IPZERODET_EN VALUE 0x1
 AUTOZERO_ON BIT[0]
  AUTO_ZERORING_DISABLED VALUE 0x0
  AUTO_ZEROING_ENABLED VALUE 0x1

PS_CTL ADDRESS 0x0050 RW
PS_CTL RESET_VALUE 0x82
 EN_PS BIT[7]
  PWM VALUE 0x0
  PULSE_SKIP VALUE 0x1
 PS_THRESHOLD BIT[1:0]
  MA50 VALUE 0x0
  MA60 VALUE 0x1
  MA70 VALUE 0x2
  MA80 VALUE 0x3

PWM_CTL_1 ADDRESS 0x0051 RW
PWM_CTL_1 RESET_VALUE 0xC4
 EN_MAX_DUTY_CYCLE BIT[7]
  DIS_MAX_DUTY VALUE 0x0
  EN_MAX_DUTY VALUE 0x1
 EN_D_MODULATION BIT[6]
  DIS_D_MODULATION VALUE 0x0
  EN_D_MODULATION VALUE 0x1
 MAXD_CLK_SEL BIT[3:2]
  X1CLK VALUE 0x0
  X2CLK VALUE 0x1
  X3CLK VALUE 0x2
  X4CLK VALUE 0x3
 MAXD_HALF_CLK BIT[1]
  X0P5CLK_MAXD VALUE 0x1
 MAXD_DLY BIT[0]
  NO_DLY VALUE 0x0
  X0P25CLK VALUE 0x1

PWM_CTL_2 ADDRESS 0x0052 RW
PWM_CTL_2 RESET_VALUE 0x40
 ERR_AMP_GAIN BIT[7]
  HIGH_GAIN VALUE 0x0
  LOW_GAIN VALUE 0x1
 EN_AUTO_ASYNC BIT[6]
  DIS_AUTO_AYSNC VALUE 0x0
  EN_AUTO_ASYNC VALUE 0x1
 BLANK_TIME BIT[3:2]
  NS5 VALUE 0x0
  NS10 VALUE 0x1
  NS20 VALUE 0x2
  NS35 VALUE 0x3
 ASYNC_THRESHOLD BIT[1:0]
  PCT3P9 VALUE 0x0
  PCT5P8 VALUE 0x1
  PCT7P7 VALUE 0x2
  TEST_MODE_4P6 VALUE 0x3

RDSON_MNGMNT ADDRESS 0x0053 RW
RDSON_MNGMNT RESET_VALUE 0x3F
 NFET_SLEW BIT[5]
 PFET_SLEW BIT[4]
 NFET_SW_SIZE BIT[3:2]
  RDSON_QUARTER VALUE 0x0
  RDSON_HALF VALUE 0x1
  RDSON_THREE_FOURTH VALUE 0x2
  RDSON_FULLSIZE VALUE 0x3
 PFET_SW_SIZE BIT[1:0]
  RDSON_QUARTER VALUE 0x0
  RDSON_HALF VALUE 0x1
  RDSON_THREE_FOURTH VALUE 0x2
  RDSON_FULLSIZE VALUE 0x3

SHORT_CIRCUIT_CTL ADDRESS 0x0054 RW
SHORT_CIRCUIT_CTL RESET_VALUE 0x00
 SHORT_CIRCUIT_DEB BIT[1:0]
  US2 VALUE 0x0
  US4 VALUE 0x1
  US16 VALUE 0x2
  US32 VALUE 0x3

VREG_OK_CTL ADDRESS 0x0055 RW
VREG_OK_CTL RESET_VALUE 0x00
 VREG_OK_DEB BIT[1:0]
  US10 VALUE 0x0
  US20 VALUE 0x1
  US30 VALUE 0x2
  US40 VALUE 0x3

VREG_NOT_OK_CTL ADDRESS 0x0056 RW
VREG_NOT_OK_CTL RESET_VALUE 0x82
 EN_DIG_DISABLE_ON_VREG_NOT_OK BIT[7]
 VREG_NOT_OK_DEB BIT[1:0]

PRECHARGE_CTL ADDRESS 0x005E RW
PRECHARGE_CTL RESET_VALUE 0x01
 FAST_PRECHARGE BIT[2]
  SLOW_PRECHARGE VALUE 0x0
  FAST_PRECHARGE VALUE 0x1
 SELECT_THE_MAX_PRECHARGE_TIME BIT[1:0]
  US200 VALUE 0x0
  US300 VALUE 0x1
  US400 VALUE 0x2
  US500 VALUE 0x3

SOFT_START_CTL ADDRESS 0x005F RW
SOFT_START_CTL RESET_VALUE 0x02
 SELECT_THE_MAX_SOFT_START_TIME BIT[1:0]
  US200 VALUE 0x0
  US400 VALUE 0x1
  US600 VALUE 0x2
  US800 VALUE 0x3

MISC_CTL ADDRESS 0x0060 RW
MISC_CTL RESET_VALUE 0x10
 AUTO_GM BIT[4]
  DIS_AUTO_GM VALUE 0x0
  EN_AUTO_GM VALUE 0x1
 TOUCH_WAKE BIT[3]
  DIS_TOUCH_WAKE VALUE 0x0
  EN_TOUCH_WAKE VALUE 0x1
 DIS_SPIKE_SUPPRESS BIT[2]
  EN_SPIKE_SUPPRESS VALUE 0x0
  DIS_SPIKE_SUPPRESS VALUE 0x1
 EN_NX_ILIMIT BIT[1]
  DIS_NX_ILIMIT VALUE 0x0
  EN_NX_ILIMIT VALUE 0x1
 DIS_SHORT_CIRCUIT_PROTECTION BIT[0]
  EN_SCP VALUE 0x0
  DIS_SCP VALUE 0x1

PWM_CTRL_3 ADDRESS 0x0061 RW
PWM_CTRL_3 RESET_VALUE 0x20
 DIS_MIN_DUTY_CYCLE BIT[7]
  EN_MIN_DUTY VALUE 0x0
  DIS_MIN_DUTY VALUE 0x1
 MIND_CLK_SEL BIT[6:5]
  X1CLK VALUE 0x0
  X2CLK VALUE 0x1
  X3CLK VALUE 0x2
  X8CLK VALUE 0x3
 MIND_CLK_SEL_ASYNC BIT[4:3]
  X8CLK VALUE 0x0
  X10CLK VALUE 0x1
  X11CLK VALUE 0x2
  X12CLK VALUE 0x3

PFM_CTL ADDRESS 0x0062 RW
PFM_CTL RESET_VALUE 0x16
 EN_PFM BIT[7]
  DIS_PFM VALUE 0x0
  EN_PFM VALUE 0x1
 PFM_HYSTERESIS BIT[5:4]
  X15MV VALUE 0x0
  X25MV VALUE 0x1
  X35MV VALUE 0x2
  X45MV VALUE 0x3
 PFM_PEAK_CURRENT BIT[3:2]
  X250MA VALUE 0x0
  X300MA VALUE 0x1
  X350MA VALUE 0x2
  X400MA VALUE 0x3
 PFM_BLANKING_TIME BIT[1:0]
  X5NS VALUE 0x0
  X10NS VALUE 0x1
  X15NS VALUE 0x2
  X20NS VALUE 0x3

HIGH_BW_CTL ADDRESS 0x0063 RW
HIGH_BW_CTL RESET_VALUE 0x16
 DOUBLE_SLP_CURR BIT[7:6]
  X0P5UA VALUE 0x0
  X0P75UA VALUE 0x1
  X1UA VALUE 0x2
  X1P5UA VALUE 0x3
 DOUBLE_SLP_CAP BIT[5:4]
  X1P11PF VALUE 0x0
  X1P5PF VALUE 0x1
  X1P87PF VALUE 0x2
  X2P23PF VALUE 0x3
 EA_GM BIT[3:2]
  X1BY10K VALUE 0x0
  X1BY20K VALUE 0x1
  X1BY30K VALUE 0x2
  X1BY40K VALUE 0x3
 HALF_CLK_DLY BIT[1:0]
  X13NS VALUE 0x0
  X9NS VALUE 0x1
  X11NS VALUE 0x2
  X5NS VALUE 0x3

SPARE_CTL ADDRESS 0x0064 RW
SPARE_CTL RESET_VALUE 0x00
 SPARE_BIT BIT[7:0]

SW_HIGH_PSRR_CTL ADDRESS 0x0070 RW
SW_HIGH_PSRR_CTL RESET_VALUE 0x00
 EN_SW_HIGH_PSRR_MODE BIT[7]
 SW_HIGH_PSRR_REQ BIT[0]

LDO_SW_DBG_CTL ADDRESS 0x0072 RW
LDO_SW_DBG_CTL RESET_VALUE 0x00
 SW_LDO_MODE BIT[7]
 SW_LDO_VBIAS_EN BIT[5]
 SW_LDO_OCP_EN BIT[4]
 SW_LDO_NPM_EN BIT[3]
 SW_LDO_BYP_EN BIT[0]

LDO_MODE_DLY_CTL ADDRESS 0x0073 RW
LDO_MODE_DLY_CTL RESET_VALUE 0x01
 ACT_BYP_TIME BIT[3:2]
 WARMUP_DLY BIT[1:0]

HIGH_PSRR_DEB_CTL ADDRESS 0x0074 RW
HIGH_PSRR_DEB_CTL RESET_VALUE 0x00
 HIGH_PSRR_DEB BIT[1:0]
  US2 VALUE 0x0
  US4 VALUE 0x1
  US16 VALUE 0x2
  US32 VALUE 0x3

HW_HIGH_PSRR_BLANK_CTL ADDRESS 0x0075 RW
HW_HIGH_PSRR_BLANK_CTL RESET_VALUE 0x80
 EN_HW_HIGH_PSRR_BLANK BIT[7]
 HW_HIGH_PSRR_BLANK_TIME BIT[1:0]

SAMPLE_HOLD_CTL ADDRESS 0x0076 RW
SAMPLE_HOLD_CTL RESET_VALUE 0x80
 EN_CHARGE_CLK BIT[7]
 CHARGE_CLK_TON BIT[3:2]
 CHARGE_CLK_PERIOD BIT[1:0]

PWRUP_PWRDN_CTL ADDRESS 0x0077 RW
PWRUP_PWRDN_CTL RESET_VALUE 0x91
 WAIT_VPH_PWR_OK BIT[7]
 PWRUP_DLY_SRC BIT[6]
 PWRUP_DLY BIT[5:4]
 PWRDN_DLY BIT[1:0]

LDO_PD_CTL ADDRESS 0x0078 RW
LDO_PD_CTL RESET_VALUE 0x80
 PULLDN_EN BIT[7]

LDO_CURRENT_LIMIT ADDRESS 0x007A RW
LDO_CURRENT_LIMIT RESET_VALUE 0x00
 CURR_LIM_SEL BIT[1:0]

LDO_SOFT_START_CTL ADDRESS 0x007C RW
LDO_SOFT_START_CTL RESET_VALUE 0xC0
 SOFT_START BIT[7]
 LDO_SS_TIME BIT[6:4]

BST_STEPPER_CTL ADDRESS 0x007D RW
BST_STEPPER_CTL RESET_VALUE 0x10
 VPH_HIGH_MIN_STEP_OVERHEAD BIT[5:4]
 STEP_DLY BIT[3:2]
 STEP_OVERHEAD BIT[1:0]

VPH_ENVELOP_CTL ADDRESS 0x007E RW
VPH_ENVELOP_CTL RESET_VALUE 0x40
 VREF_HIGH_PSRR_SEL BIT[7:6]
 SEL_HW_HIGH_PSRR_SRC BIT[1:0]

DIG_PWR_CTL ADDRESS 0x0090 RW
DIG_PWR_CTL RESET_VALUE 0x80
 EN_DIG_LOW_PWR BIT[7]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SC_ERROR_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 VREG_NOT_OK_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

DTEST1_ACCESS ADDRESS 0x00E2 RW
DTEST1_ACCESS RESET_VALUE 0x00
 DTEST1_ACCESS BIT[3:0]
  NO_SIGNAL VALUE 0x0
  CURR_COMP VALUE 0x1
  LOW_VPH_COMP VALUE 0x2
  ASYNC_READY VALUE 0x3
  VREG_OK_COMP VALUE 0x4
  LAB_EN VALUE 0x5
  SHORT_ALARM VALUE 0x6
  PULSESKIP_COMP VALUE 0x7

DTEST2_ACCESS ADDRESS 0x00E3 RW
DTEST2_ACCESS RESET_VALUE 0x00
 DTEST2_ACCESS BIT[3:0]
  NO_SIGNAL VALUE 0x0
  SWIRE_LAB_EN VALUE 0x1
  NGATE VALUE 0x2
  CLOCK_19P2M VALUE 0x3
  ZX_COMP VALUE 0x4
  DIG_PS_2 VALUE 0x5
  PRECHARGE_TIMEOUT VALUE 0x6
  PFM_RDY_COMP VALUE 0x7

DTEST3_ACCESS ADDRESS 0x00E4 RW
DTEST3_ACCESS RESET_VALUE 0x00
 DTEST3_ACCESS BIT[3:0]
  NO_SIGNAL VALUE 0x0
  EN_RISEDLY VALUE 0x1
  PGATE VALUE 0x2
  PFM_COMP VALUE 0x3
  SSEND_COMP VALUE 0x4
  DIG_PS_1 VALUE 0x5
  CLK_19P2M_REQ VALUE 0x6
  CLK_DLY VALUE 0x7

DTEST4_ACCESS ADDRESS 0x00E5 RW
DTEST4_ACCESS RESET_VALUE 0x00
 DTEST4_ACCESS BIT[3:0]
  NO_SIGNAL VALUE 0x0
  VOK_DEBOUNCE VALUE 0x1
  SHORT_ALARM_DEBOUNCE VALUE 0x2
  DIS_CHG_FNC VALUE 0x3
  ILIMIT_COMP VALUE 0x4
  DIG_PS_0 VALUE 0x5
  CLK_MASK VALUE 0x6
  MAXD VALUE 0x7

ATEST1_ACCESS ADDRESS 0x00E6 RW
ATEST1_ACCESS RESET_VALUE 0x00
 ATEST1_ACCESS BIT[2:0]
  NO_SIGNAL VALUE 0x0
  ERRAMP_OUT VALUE 0x1
  VREF1P25_BUF VALUE 0x2
  PFET_D VALUE 0x3
  VBSP_UNTRIM VALUE 0x4
  VC_TRIM_OUT VALUE 0x5
  LOW_VPH_THRESHOLD VALUE 0x6
  PFM_COMP VALUE 0x7

ATEST2_ACCESS ADDRESS 0x00E7 RW
ATEST2_ACCESS RESET_VALUE 0x00
 ATEST2_ACCESS BIT[2:0]
  NO_SIGNAL VALUE 0x0
  VOUT_DIV VALUE 0x1
  VOUT_DIV_VOKCOMP VALUE 0x2
  PVDD_DIV_DUTYLOW VALUE 0x3
  VOUT_1P25 VALUE 0x4
  PVDD_DIV_CURR VALUE 0x5
  PGND VALUE 0x6
  VREF_ERRAMP VALUE 0x7

ATEST3_ACCESS ADDRESS 0x00E8 RW
ATEST3_ACCESS RESET_VALUE 0x00
 ATEST3_ACCESS BIT[1:0]
  NO_SIGNAL VALUE 0x0
  VREF_EA_SS VALUE 0x1
  VREF_PS VALUE 0x2
  NFET_DSNS VALUE 0x3

ATEST4_ACCESS ADDRESS 0x00E9 RW
ATEST4_ACCESS RESET_VALUE 0x00
 ATEST4_ACCESS BIT[1:0]
  NO_SIGNAL VALUE 0x0
  VREF_SSEND_COMP VALUE 0x1
  PFET_S VALUE 0x2
  IMAX_VREF VALUE 0x3

ATEST5_ACCESS ADDRESS 0x00EA RW
ATEST5_ACCESS RESET_VALUE 0x00
 LDO_ATEST2 BIT[7:4]
 LDO_ATEST1 BIT[3:0]

TEST_CTL ADDRESS 0x00EB RW
TEST_CTL RESET_VALUE 0x00
 EN_PFET_OVERRIDE BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 PFET_CTL BIT[6]
  OFF VALUE 0x0
  ON VALUE 0x1
 EN_NFET_OVERRIDE BIT[5]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 NFET_CTL BIT[4]
  OFF VALUE 0x0
  ON VALUE 0x1
 MODULE_FORCE_ON BIT[2]
  NOT_FORCE_ON VALUE 0x0
  FORCE_ON VALUE 0x1
 SCALE_ILIM BIT[1:0]
  X1 VALUE 0x0
  X0P5 VALUE 0x1
  X0P33 VALUE 0x2
  X0P25 VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[5:0]

TRIM_PWM ADDRESS 0x00F1 RW
TRIM_PWM RESET_VALUE 0x00
 TRIM_EN BIT[7]
  TRIM_ENB VALUE 0x0
  TRIM_EN VALUE 0x1
 TRIM_VALUE_SIGN BIT[6]
  NEG_OFFS_ADDING VALUE 0x0
  POS_OFFS_ADDING VALUE 0x1
 ERR_AMP_OFFSET_TRIM BIT[5:0]
  MV0 VALUE 0x00
  MV1P25 VALUE 0x01
  MV2P5 VALUE 0x02
  MV3P75 VALUE 0x03
  MV5 VALUE 0x04
  MV6P25 VALUE 0x05
  MV7P5 VALUE 0x06
  MV8P75 VALUE 0x07
  MV10 VALUE 0x08
  MV11P25 VALUE 0x09
  MV12P5 VALUE 0x0A
  MV13P75 VALUE 0x0B
  MV15 VALUE 0x0C
  MV16P25 VALUE 0x0D
  MV17P5 VALUE 0x0E
  MV18P75 VALUE 0x0F
  MV20 VALUE 0x10
  MV21P25 VALUE 0x11
  MV22P5 VALUE 0x12
  MV23P75 VALUE 0x13
  MV25 VALUE 0x14
  MV26P25 VALUE 0x15
  MV27P5 VALUE 0x16
  MV28P75 VALUE 0x17
  MV30 VALUE 0x18
  MV31P25 VALUE 0x19
  MV32P5 VALUE 0x1A
  MV33P75 VALUE 0x1B
  MV35 VALUE 0x1C
  MV36P25 VALUE 0x1D
  MV37P5 VALUE 0x1E
  MV38P75 VALUE 0x1F
  MV40 VALUE 0x20
  MV41P25 VALUE 0x21
  MV42P5 VALUE 0x22
  MV43P75 VALUE 0x23
  MV45 VALUE 0x24
  MV46P25 VALUE 0x25
  MV47P5 VALUE 0x26
  MV48P75 VALUE 0x27
  MV50 VALUE 0x28
  MV51P25 VALUE 0x29
  MV52P5 VALUE 0x2A
  MV53P75 VALUE 0x2B
  MV55 VALUE 0x2C
  MV56P25 VALUE 0x2D
  MV57P5 VALUE 0x2E
  MV58P75 VALUE 0x2F
  MV60 VALUE 0x30
  MV61P25 VALUE 0x31
  MV62P5 VALUE 0x32
  MV63P75 VALUE 0x33
  MV65 VALUE 0x34
  MV66P25 VALUE 0x35
  MV67P5 VALUE 0x36
  MV68P75 VALUE 0x37
  MV70 VALUE 0x38
  MV71P25 VALUE 0x39
  MV72P5 VALUE 0x3A
  MV73P75 VALUE 0x3B
  MV75 VALUE 0x3C
  MV76P25 VALUE 0x3D
  MV77P5 VALUE 0x3E
  MV78P75 VALUE 0x3F

TRIM_LDO ADDRESS 0x00F2 RW
TRIM_LDO RESET_VALUE 0x07
 TRIM_LDO_CTL BIT[3:0]

OLEDB_BASE BASE 0x0001E000 oledbaddr 31:0

 oledb MODULE OFFSET=OLEDB_BASE+0x00000000 MAX=OLEDB_BASE+0x000000FF APRE=OLEDB_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.OLEDB_BASE.OLEDB
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x2C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]

FAULT_STATUS ADDRESS 0x0008 R
FAULT_STATUS RESET_VALUE 0x0X
 SC_FAULT BIT[2]
 OL_FAULT BIT[1]
 ILIM_FAULT BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x0X
 SC_FAULT_RT_STS BIT[2]
 ILIM_FAULT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SC_FAULT_TYPE BIT[2]
 ILIM_FAULT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SC_FAULT_HIGH BIT[2]
 ILIM_FAULT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SC_FAULT_LOW BIT[2]
 ILIM_FAULT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SC_FAULT_LATCHED_CLR BIT[2]
 ILIM_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SC_FAULT_EN_SET BIT[2]
 ILIM_FAULT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SC_FAULT_EN_CLR BIT[2]
 ILIM_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SC_FAULT_LATCHED_STS BIT[2]
 ILIM_FAULT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SC_FAULT_PENDING_STS BIT[2]
 ILIM_FAULT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

MODULE_RDY ADDRESS 0x0045 RW
MODULE_RDY RESET_VALUE 0x00
 MODULE_RDY BIT[7]
  OLEDB_NOT_RDY VALUE 0x0
  OLEDB_RDY VALUE 0x1

MODULE_ENABLE ADDRESS 0x0046 RW
MODULE_ENABLE RESET_VALUE 0x00
 EN_MODULE BIT[7]

EXT_PIN_CTL ADDRESS 0x0047 RW
EXT_PIN_CTL RESET_VALUE 0x00
 OLEDB_EN_CTL BIT[7]

SWIRE_CONTROL ADDRESS 0x0048 RW
SWIRE_CONTROL RESET_VALUE 0xC0
 EN_SWIRE_PD_UPD BIT[7]
 EN_SWIRE_VOUT_UPD BIT[6]

VOUT_PGM ADDRESS 0x0049 RW
VOUT_PGM RESET_VALUE 0x0E
 SPMI_VOUT_PGM BIT[4:0]

VOUT_DEFAULT_CTL ADDRESS 0x004A RW
VOUT_DEFAULT_CTL RESET_VALUE 0x0E
 VOUT_DEFAULT BIT[4:0]

PD_CTL ADDRESS 0x004B RW
PD_CTL RESET_VALUE 0x00
 PD_EN BIT[0]

MIN_ON_OFF_CTL ADDRESS 0x004C RW
MIN_ON_OFF_CTL RESET_VALUE 0x04
 BOOST_MIN_ON_TIME BIT[3:2]
 BOOST_MAX_DUTY_CYCLE BIT[1:0]

SWITCHING_FREQUENCY ADDRESS 0x004D RW
SWITCHING_FREQUENCY RESET_VALUE 0x05
 SWITCHING_FREQ BIT[3:0]

ILIM_NFET ADDRESS 0x004E RW
ILIM_NFET RESET_VALUE 0x04
 ILIM_NFET BIT[2:0]

CURRENT_SENSE_RATIO ADDRESS 0x0050 RW
CURRENT_SENSE_RATIO RESET_VALUE 0x04
 ISENSE_RATIO BIT[2:0]

SLOPE_COMP_ADJ ADDRESS 0x0051 RW
SLOPE_COMP_ADJ RESET_VALUE 0x14
 SLOPE_OFFSET_I_CTRL BIT[4:3]
 SLOPE_I_CTRL BIT[2:0]

BIAS_GEN_WARMUP_DELAY ADDRESS 0x0052 RW
BIAS_GEN_WARMUP_DELAY RESET_VALUE 0x02
 BIAS_GEN_WARMUP_DELAY BIT[1:0]

SOFTSTART_RAMP_DELAY ADDRESS 0x0053 RW
SOFTSTART_RAMP_DELAY RESET_VALUE 0x81
 SOFTSTART_TIME_VREF BIT[7:6]
 SOFTSTART_IOUT_OFFSET BIT[5:3]
 SOFTSTART_TIME_ILIM BIT[2:0]

PWR_STAGE_CTL ADDRESS 0x0054 RW
PWR_STAGE_CTL RESET_VALUE 0x2D
 PFET_SW_SIZE BIT[5:4]
 PFET_SLEW BIT[3]
 NFET_SW_SIZE BIT[2:1]
 NFET_SLEW BIT[0]

VLOOP_COMP_GAIN ADDRESS 0x0055 RW
VLOOP_COMP_GAIN RESET_VALUE 0x0E
 LOOP_RF BIT[3:0]

VLOOP_COMP_GM ADDRESS 0x0056 RW
VLOOP_COMP_GM RESET_VALUE 0x09
 LOOP_GM BIT[3:0]

VLOOP_COMP_ZERO ADDRESS 0x0057 RW
VLOOP_COMP_ZERO RESET_VALUE 0x04
 LOOP_RA BIT[3:0]

OVERLOAD ADDRESS 0x0058 RW
OVERLOAD RESET_VALUE 0x88
 EN_OVERLOAD BIT[7]
 OVERLOAD_THRESHOLD BIT[3:2]
 DBNC_OVERLOAD BIT[1:0]

SHORT_PROTECT ADDRESS 0x0059 RW
SHORT_PROTECT RESET_VALUE 0x81
 EN_SC BIT[7]
 DBNC_SHORT BIT[1:0]

FAST_PRECHARGE ADDRESS 0x005A RW
FAST_PRECHARGE RESET_VALUE 0x94
 EN_FAST_PRECHG_PPULSE BIT[7]
 EN_FAST_PRECHG_NPULSE BIT[6]
 DBNC_PRECHARGE BIT[5:4]
 PRECHARGE_PULSE_PERIOD BIT[3:2]
 PRECHARGE_PULSE_TON BIT[1:0]

EN_PSM ADDRESS 0x005B RW
EN_PSM RESET_VALUE 0x80
 EN_PSM BIT[7]

PSM_CTL ADDRESS 0x005C RW
PSM_CTL RESET_VALUE 0x04
 PSM_HYS_CTRL BIT[3]
 VREF_PSM BIT[2:0]

PFM_CTL ADDRESS 0x005D RW
PFM_CTL RESET_VALUE 0x05
 EN_PFM BIT[7]
 PFM_HYS_CTRL BIT[4]
 PFM_ILIM BIT[3:2]
 PFM_TOFF BIT[1:0]

ZX_COMP_CTL ADDRESS 0x0060 RW
ZX_COMP_CTL RESET_VALUE 0x8B
 EN_ZX_DET BIT[7]
 ZX_BLANK_TIME BIT[4:3]
 ZX_OFFSET BIT[2:0]

NLIMIT ADDRESS 0x0064 RW
NLIMIT RESET_VALUE 0x01
 EN_NLIMIT BIT[7]
 NLIMIT_PGM BIT[1:0]

VFLOAT_CTL ADDRESS 0x0066 RW
VFLOAT_CTL RESET_VALUE 0x05
 VFLOAT_CTRL BIT[2:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SC_FAULT_TEST_VAL BIT[2]
 ILIM_FAULT_TEST_VAL BIT[0]

TEST1_DTEST1 ADDRESS 0x00E2 RW
TEST1_DTEST1 RESET_VALUE 0x00
 DTEST1 BIT[4:0]

TEST1_DTEST2 ADDRESS 0x00E3 RW
TEST1_DTEST2 RESET_VALUE 0x00
 DTEST2 BIT[4:0]

TEST2_ATEST ADDRESS 0x00E4 RW
TEST2_ATEST RESET_VALUE 0x00
 ATEST BIT[3:0]

TEST3_TM ADDRESS 0x00E5 RW
TEST3_TM RESET_VALUE 0x00
 TM_NFET_ON BIT[7]
 TM_NFET_OFF BIT[6]
 TM_PFET_ON BIT[5]
 TM_PFET_OFF BIT[4]
 TM_ERRAMP_OUT BIT[3]
 TM_ILIM BIT[2]

TEST4_EN_CTL ADDRESS 0x00E6 RW
TEST4_EN_CTL RESET_VALUE 0xFF
 EN_SC_CIRCUIT BIT[7]
 EN_VMAX_SEL BIT[6]
 EN_VFLOAT BIT[5]
 EN_CLAMP BIT[4]
 SLOPE_COMP_EN_MASK BIT[3]
 VREF_EN_MASK BIT[2]
 ILIM_EN_MASK BIT[1]
 ERRAMP_EN_MASK BIT[0]

TEST4 ADDRESS 0x00E7 RW
TEST4 RESET_VALUE 0x9A
 EN_SLOW_PRECHG BIT[7]
 FORCE_DET_SC_LOW BIT[6]
 FORCE_VFLOAT_TO_ZERO BIT[5]
 DEBOUNCE_BYPASS_ILIM BIT[4]
 WAIT_VPH_PWR_OK BIT[3]
 EN_SOFT_START BIT[1]
 ENB_IIND_UP BIT[0]

TEST5 ADDRESS 0x00E8 RW
TEST5 RESET_VALUE 0x00
 TM_DTEST BIT[7]
 RESERVE_TM BIT[6:0]

TEST6 ADDRESS 0x00E9 RW
TEST6 RESET_VALUE 0x00
 SPARE BIT[7:0]

PBUS_WRITE_SYNC_CTL ADDRESS 0x00EF RW
PBUS_WRITE_SYNC_CTL RESET_VALUE 0x00
 SW_CLK_REQ BIT[2]
 SW_CLK_REQ_MODE BIT[1]
 BYPASS BIT[0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 NUM_TRIM BIT[7:0]

TRIM_ILIM ADDRESS 0x00F1 RW
TRIM_ILIM RESET_VALUE 0x1F
 TRIM_ILIM BIT[4:0]

TRIM_VOUT ADDRESS 0x00F2 RW
TRIM_VOUT RESET_VALUE 0x0F
 TRIM_VOUT BIT[4:0]

WLED1_CTRL_BASE BASE 0x0001D800 wled1_ctrladdr 31:0

 wled1_ctrl MODULE OFFSET=WLED1_CTRL_BASE+0x00000000 MAX=WLED1_CTRL_BASE+0x000000FF APRE=WLED1_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.WLED1_CTRL_BASE.WLED1_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x04
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x17
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]

FAULT_STATUS ADDRESS 0x0008 R
FAULT_STATUS RESET_VALUE 0x00
 VREG_OK BIT[3]
 SC_FAULT BIT[2]
 OVP_FAULT BIT[1]
 ILIM_FAULT BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 SC_FAULT_RT_STS BIT[2]
 OVP_FAULT_RT_STS BIT[1]
 ILIM_FAULT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SC_FAULT_TYPE BIT[2]
 OVP_FAULT_TYPE BIT[1]
 ILIM_FAULT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SC_FAULT_HIGH BIT[2]
 OVP_FAULT_HIGH BIT[1]
 ILIM_FAULT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SC_FAULT_LOW BIT[2]
 OVP_FAULT_LOW BIT[1]
 ILIM_FAULT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SC_FAULT_LATCHED_CLR BIT[2]
 OVP_FAULT_LATCHED_CLR BIT[1]
 ILIM_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SC_FAULT_EN_SET BIT[2]
 OVP_FAULT_EN_SET BIT[1]
 ILIM_FAULT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SC_FAULT_EN_CLR BIT[2]
 OVP_FAULT_EN_CLR BIT[1]
 ILIM_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SC_FAULT_LATCHED_STS BIT[2]
 OVP_FAULT_LATCHED_STS BIT[1]
 ILIM_FAULT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SC_FAULT_PENDING_STS BIT[2]
 OVP_FAULT_PENDING_STS BIT[1]
 ILIM_FAULT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

EN_AMOLED ADDRESS 0x0044 RW
EN_AMOLED RESET_VALUE 0x00
 EN_AMOLED BIT[7]

EXT_PIN_CTL ADDRESS 0x0045 RW
EXT_PIN_CTL RESET_VALUE 0x00
 EN_OLED BIT[7]

MODULE_ENABLE ADDRESS 0x0046 RW
MODULE_ENABLE RESET_VALUE 0x00
 EN_MODULE BIT[7]

HDR_ADP_CTL ADDRESS 0x0047 RW
HDR_ADP_CTL RESET_VALUE 0x82
 EN_HDR_ADP_DLY_CLR BIT[7]
 HDR_ADP_DLY BIT[2:0]

FEEDBACK_CONTROL ADDRESS 0x0048 RW
FEEDBACK_CONTROL RESET_VALUE 0x00
 FEEDBACK_CONTROL BIT[2:0]

HDR_ADIM_HDIM ADDRESS 0x0049 RW
HDR_ADIM_HDIM RESET_VALUE 0x03
 VREF_ADIM_HDIM BIT[3:0]

HDR_DDIM ADDRESS 0x004A RW
HDR_DDIM RESET_VALUE 0x05
 VREF_DDIM BIT[3:0]

BOOST_MIN_ON_OFF_CTL ADDRESS 0x004B RW
BOOST_MIN_ON_OFF_CTL RESET_VALUE 0x04
 BOOST_MIN_ON_TIME BIT[3:2]
 BOOST_MAX_DUTY_CYCLE BIT[1:0]

SWITCHING_FREQUENCY ADDRESS 0x004C RW
SWITCHING_FREQUENCY RESET_VALUE 0x0B
 OVERWRITE BIT[7]
 SWITCHING_FREQ BIT[3:0]

WLED_OVP ADDRESS 0x004D RW
WLED_OVP RESET_VALUE 0x01
 WLED_OVP BIT[1:0]

WLED_ILIM ADDRESS 0x004E RW
WLED_ILIM RESET_VALUE 0x04
 OVERWRITE BIT[7]
 WLED_ILIM BIT[2:0]

AMOLED_VOUT ADDRESS 0x004F RW
AMOLED_VOUT RESET_VALUE 0x0D
 SEL_SPMI BIT[7]
 SPMI_AVDD_PGM BIT[3:0]

CURRENT_SENSE_RATIO ADDRESS 0x0050 RW
CURRENT_SENSE_RATIO RESET_VALUE 0x03
 OVERWRITE BIT[7]
 ISENSE_RATIO BIT[2:0]

SLOPE_COMP_ADJ ADDRESS 0x0051 RW
SLOPE_COMP_ADJ RESET_VALUE 0x05
 OVERWRITE BIT[7]
 SLOPE_OFFSET_I_CTRL BIT[4:3]
 SLOPE_I_CTRL BIT[2:0]

BIAS_GEN_WARMUP_DELAY ADDRESS 0x0052 RW
BIAS_GEN_WARMUP_DELAY RESET_VALUE 0x02
 BIAS_GEN_WARMUP_DELAY BIT[1:0]

SOFTSTART_RAMP_DELAY ADDRESS 0x0053 RW
SOFTSTART_RAMP_DELAY RESET_VALUE 0x02
 OVERWRITE BIT[7]
 AVDD_SOFT_START BIT[5:3]
 SOFTSTART_RAMP_DELAY BIT[2:0]

SW_SLEW_RATE_CONTROL ADDRESS 0x0054 RW
SW_SLEW_RATE_CONTROL RESET_VALUE 0x03
 SW_SLEW_RATE_CONTROL BIT[1:0]

VLOOP_COMP_GAIN ADDRESS 0x0055 RW
VLOOP_COMP_GAIN RESET_VALUE 0x0E
 OVERWRITE BIT[7]
 LOOP_RF BIT[3:0]

VLOOP_COMP_GM ADDRESS 0x0056 RW
VLOOP_COMP_GM RESET_VALUE 0x19
 OVERWRITE BIT[7]
 EN_AUTO_GM BIT[6]
 AUTO_GM_THRESHOLD BIT[5:4]
 LOOP_GM BIT[3:0]

VLOOP_COMP_ZERO ADDRESS 0x0057 RW
VLOOP_COMP_ZERO RESET_VALUE 0x03
 OVERWRITE BIT[7]
 LOOP_RA BIT[3:0]

EN_HW_BL_REDN ADDRESS 0x0059 RW
EN_HW_BL_REDN RESET_VALUE 0x00
 EN_HW_BL_REDN BIT[7]

EN_PSM ADDRESS 0x005A RW
EN_PSM RESET_VALUE 0x80
 EN_PSM BIT[7]

PSM_CTRL ADDRESS 0x005B RW
PSM_CTRL RESET_VALUE 0x0C
 OVERWRITE BIT[7]
 PSM_HYS_CTRL BIT[3]
 VREF_PSM BIT[2:0]

LCD_AUTO_PFM ADDRESS 0x005C RW
LCD_AUTO_PFM RESET_VALUE 0x81
 EN_AUTO_PFM BIT[7]
 AUTO_PFM_THRESHOLD BIT[3:0]

WLED_PFM ADDRESS 0x005D RW
WLED_PFM RESET_VALUE 0x05
 EN_PFM BIT[7]
 PFM_HYS_CTRL BIT[4]
 PFM_ILIM BIT[3:2]
 PFM_TOFF BIT[1:0]

WLED_SHORT_PROTECT ADDRESS 0x005E RW
WLED_SHORT_PROTECT RESET_VALUE 0x12
 EN_SC BIT[7]
 PRECHG_VTH_LOW BIT[6]
 DBNC_PRECHG BIT[5:4]
 EN_DSCHGR BIT[3]
 DBNC_SHORT BIT[2:1]
 SC_CTL BIT[0]

SWIRE_AVDD_DEFAULT ADDRESS 0x005F RW
SWIRE_AVDD_DEFAULT RESET_VALUE 0x0D
 SWIRE_AVDD_DEFAULT BIT[3:0]

FAST_PRECHARGE ADDRESS 0x0060 RW
FAST_PRECHARGE RESET_VALUE 0x85
 EN_FAST_PRECHG BIT[7]
 PRECHG_PULSE_PERIOD BIT[3:2]
 PRECHG_PULSE_TON BIT[1:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SC_FAULT_TEST_VAL BIT[2]
 OVP_FAULT_TEST_VAL BIT[1]
 ILIM_FAULT_TEST_VAL BIT[0]

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST BIT[4:0]

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 ATEST BIT[3:0]

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x3F
 RDSON_TM BIT[7]
 T_ERRAMP_OUT BIT[6]
 OVP_EN_MASK BIT[5]
 SLOPE_COMP_EN_MASK BIT[4]
 CS_REF_EN_MASK BIT[3]
 VREF_EN_MASK BIT[2]
 ILIM_EN_MASK BIT[1]
 ERRAMP_EN_MASK BIT[0]

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x72
 EN_SH_FOR_MIN_SEL BIT[7]
 DEBOUNCE_BYPASS_ILIM BIT[6]
 EN_SH_FOR_SS BIT[5]
 EN_CLAMP BIT[4]
 DEBOUNCE_BYPASS_OVP BIT[3]
 EN_SLEEP_CLK_REQUEST BIT[2]
 EN_SOFT_START BIT[1]
 ENB_IIND_UP BIT[0]

TEST5 ADDRESS 0x00E6 RW
TEST5 RESET_VALUE 0x0F
 VPH_PWR_OK_DEB BIT[3:2]
 WAIT_VPH_PWR_OK BIT[1]
 EN_HDR_CTRL BIT[0]

TEST6 ADDRESS 0x00E7 RW
TEST6 RESET_VALUE 0x00
 FUTURE_USE2 BIT[5:2]
 ENB_HDR_CTRL_FOR_VREF BIT[1]
 BLOCK_EN_FOLLOW_AUTO_PFM_COMP BIT[0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 NUM_TRIM BIT[7:0]

TRIM_ILIM ADDRESS 0x00F1 RW
TRIM_ILIM RESET_VALUE 0x1F
 TRIM_ILIM BIT[4:0]

AMOLED_VOUT_TRIM ADDRESS 0x00F2 RW
AMOLED_VOUT_TRIM RESET_VALUE 0x0F
 AVDD_TRIM BIT[4:0]

WLED_OVP_TRIM ADDRESS 0x00F3 RW
WLED_OVP_TRIM RESET_VALUE 0x08
 OVP_REF_TRIM BIT[3:0]

WLED_REF_TRIM ADDRESS 0x00F4 RW
WLED_REF_TRIM RESET_VALUE 0x08
 VREF_WLED_TRIM BIT[3:0]

WLED1_SINK_BASE BASE 0x0001D900 wled1_sinkaddr 31:0

 wled1_sink MODULE OFFSET=WLED1_SINK_BASE+0x00000000 MAX=WLED1_SINK_BASE+0x000000FF APRE=WLED1_SINK_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.WLED1_SINK_BASE.WLED1_SINK
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x17
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]

CURRENT_SINK_EN ADDRESS 0x0046 RW
CURRENT_SINK_EN RESET_VALUE 0x00
 EN_CURRENT_SINK4 BIT[7]
 EN_CURRENT_SINK3 BIT[6]
 EN_CURRENT_SINK2 BIT[5]
 EN_CURRENT_SINK1 BIT[4]

ILED_SYNC_BIT ADDRESS 0x0047 RW
ILED_SYNC_BIT RESET_VALUE 0x00
 SYNC_LED4 BIT[3]
 SYNC_LED3 BIT[2]
 SYNC_LED2 BIT[1]
 SYNC_LED1 BIT[0]

DIG_DIM_CLK_SEL ADDRESS 0x0048 RW
DIG_DIM_CLK_SEL RESET_VALUE 0x00
 DIG_DIM_CLK_SEL BIT[1:0]

MODULATION_SCHEME ADDRESS 0x004A RW
MODULATION_SCHEME RESET_VALUE 0x4C
 MODULATOR_CLOCK_SEL BIT[7:6]
 EN_PHASE_STAGGERING BIT[5]
 ACCUMULATOR_CLOCK_SEL BIT[4:3]
 HYBRID_DIMMING BIT[2]
 INTERNAL_MOD_RESOLUTION BIT[1]
 DIMMING_METHOD BIT[0]

HYBRID_DIMMING_TRESH ADDRESS 0x004B RW
HYBRID_DIMMING_TRESH RESET_VALUE 0x03
 HYBRID_DIM_THRESH BIT[2:0]

WLED_BAN ADDRESS 0x004C RW
WLED_BAN RESET_VALUE 0x39
 BAN_RECOVERY_MODE BIT[6]
 BAN_FASTRECOVERY_ACCRES BIT[5]
 BAN_CLIP BIT[4:0]

WLED_BAN_TIMER ADDRESS 0x004D RW
WLED_BAN_TIMER RESET_VALUE 0x31
 BAN_RECOVERY_STEP BIT[7:0]

WLED_BAN_STATUS ADDRESS 0x004E R
WLED_BAN_STATUS RESET_VALUE 0x00
 CS4_BAN_STATE BIT[7:6]
 CS3_BAN_STATE BIT[5:4]
 CS2_BAN_STATE BIT[3:2]
 CS1_BAN_STATE BIT[1:0]

WLED_ACCUM_STATUS ADDRESS 0x004F R
WLED_ACCUM_STATUS RESET_VALUE 0x00
 CS1_ACCUM_MSB BIT[3:0]

LED1_MODULATOR_EN ADDRESS 0x0050 RW
LED1_MODULATOR_EN RESET_VALUE 0x00
 LED1_EN_MODULATOR BIT[7]
 CS_GATEDRV BIT[0]

LED1_IDAC_SYNC_DELAY ADDRESS 0x0051 RW
LED1_IDAC_SYNC_DELAY RESET_VALUE 0x02
 LED1_IDAC_SYNC_DELAY BIT[2:0]

LED1_FULL_SCALE_CURRENT ADDRESS 0x0052 RW
LED1_FULL_SCALE_CURRENT RESET_VALUE 0x0A
 LED1_FULL_SCALE_CURRENT BIT[3:0]

LED1_MODULATOR_SRC_SEL ADDRESS 0x0053 RW
LED1_MODULATOR_SRC_SEL RESET_VALUE 0x00
 LED1_MODULATOR_SRC_SEL BIT[0]

LED1_CABC_EN ADDRESS 0x0056 RW
LED1_CABC_EN RESET_VALUE 0x00
 LED1_CABC_EN BIT[7]

LED1_BRIGHTNESS_SETTING_LSB ADDRESS 0x0057 RW
LED1_BRIGHTNESS_SETTING_LSB RESET_VALUE 0xFF
 LED1_BRIGHTNESS_SETTING_LSB BIT[7:0]

LED1_BRIGHTNESS_SETTING_MSB ADDRESS 0x0058 RW
LED1_BRIGHTNESS_SETTING_MSB RESET_VALUE 0x0F
 LED1_BRIGHTNESS_SETTING_MSB BIT[3:0]

LED2_MODULATOR_EN ADDRESS 0x0060 RW
LED2_MODULATOR_EN RESET_VALUE 0x00
 LED2_EN_MODULATOR BIT[7]
 CS_GATEDRV BIT[0]

LED2_IDAC_SYNC_DELAY ADDRESS 0x0061 RW
LED2_IDAC_SYNC_DELAY RESET_VALUE 0x02
 LED2_IDAC_SYNC_DELAY BIT[2:0]

LED2_FULL_SCALE_CURRENT ADDRESS 0x0062 RW
LED2_FULL_SCALE_CURRENT RESET_VALUE 0x0A
 LED2_FULL_SCALE_CURRENT BIT[3:0]

LED2_MODULATOR_SRC_SEL ADDRESS 0x0063 RW
LED2_MODULATOR_SRC_SEL RESET_VALUE 0x00
 LED2_MODULATOR_SRC_SEL BIT[0]

LED2_CABC_EN ADDRESS 0x0066 RW
LED2_CABC_EN RESET_VALUE 0x00
 LED2_CABC_EN BIT[7]

LED2_BRIGHTNESS_SETTING_LSB ADDRESS 0x0067 RW
LED2_BRIGHTNESS_SETTING_LSB RESET_VALUE 0xFF
 LED2_BRIGHTNESS_SETTING_LSB BIT[7:0]

LED2_BRIGHTNESS_SETTING_MSB ADDRESS 0x0068 RW
LED2_BRIGHTNESS_SETTING_MSB RESET_VALUE 0x0F
 LED2_BRIGHTNESS_SETTING_MSB BIT[3:0]

LED3_MODULATOR_EN ADDRESS 0x0070 RW
LED3_MODULATOR_EN RESET_VALUE 0x00
 LED3_EN_MODULATOR BIT[7]
 CS_GATEDRV BIT[0]

LED3_IDAC_SYNC_DELAY ADDRESS 0x0071 RW
LED3_IDAC_SYNC_DELAY RESET_VALUE 0x02
 LED3_IDAC_SYNC_DELAY BIT[2:0]

LED3_FULL_SCALE_CURRENT ADDRESS 0x0072 RW
LED3_FULL_SCALE_CURRENT RESET_VALUE 0x0A
 LED3_FULL_SCALE_CURRENT BIT[3:0]

LED3_MODULATOR_SRC_SEL ADDRESS 0x0073 RW
LED3_MODULATOR_SRC_SEL RESET_VALUE 0x00
 LED3_MODULATOR_SRC_SEL BIT[0]

LED3_CABC_EN ADDRESS 0x0076 RW
LED3_CABC_EN RESET_VALUE 0x00
 LED3_CABC_EN BIT[7]

LED3_BRIGHTNESS_SETTING_LSB ADDRESS 0x0077 RW
LED3_BRIGHTNESS_SETTING_LSB RESET_VALUE 0xFF
 LED3_BRIGHTNESS_SETTING_LSB BIT[7:0]

LED3_BRIGHTNESS_SETTING_MSB ADDRESS 0x0078 RW
LED3_BRIGHTNESS_SETTING_MSB RESET_VALUE 0x0F
 LED3_BRIGHTNESS_SETTING_MSB BIT[3:0]

LED4_MODULATOR_EN ADDRESS 0x0080 RW
LED4_MODULATOR_EN RESET_VALUE 0x00
 LED4_EN_MODULATOR BIT[7]
 CS_GATEDRV BIT[0]

LED4_IDAC_SYNC_DELAY ADDRESS 0x0081 RW
LED4_IDAC_SYNC_DELAY RESET_VALUE 0x02
 LED4_IDAC_SYNC_DELAY BIT[2:0]

LED4_FULL_SCALE_CURRENT ADDRESS 0x0082 RW
LED4_FULL_SCALE_CURRENT RESET_VALUE 0x0A
 LED4_FULL_SCALE_CURRENT BIT[3:0]

LED4_MODULATOR_SRC_SEL ADDRESS 0x0083 RW
LED4_MODULATOR_SRC_SEL RESET_VALUE 0x00
 LED4_MODULATOR_SRC_SEL BIT[0]

LED4_CABC_EN ADDRESS 0x0086 RW
LED4_CABC_EN RESET_VALUE 0x00
 LED4_CABC_EN BIT[7]

LED4_BRIGHTNESS_SETTING_LSB ADDRESS 0x0087 RW
LED4_BRIGHTNESS_SETTING_LSB RESET_VALUE 0xFF
 LED4_BRIGHTNESS_SETTING_LSB BIT[7:0]

LED4_BRIGHTNESS_SETTING_MSB ADDRESS 0x0088 RW
LED4_BRIGHTNESS_SETTING_MSB RESET_VALUE 0x0F
 LED4_BRIGHTNESS_SETTING_MSB BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

TEST5 ADDRESS 0x00E6 RW
TEST5 RESET_VALUE 0x1C
 CS_TGATE_ATEST BIT[6]
 CS_GATE_DRV_THRESH BIT[5:4]
 CS_HVG_PULL_STR BIT[3]
 CS_OTA_COMP BIT[2]
 CS_FSTON BIT[1]
 CS_FASTOTA BIT[0]

MAN_CAL_CTL ADDRESS 0x00E7 RW
MAN_CAL_CTL RESET_VALUE 0x00
 MAN_CS_OTA_CAL_EN BIT[0]

TEST6 ADDRESS 0x00E8 RW
TEST6 RESET_VALUE 0xC2
 EN_CHOP BIT[7]
 HW_BAN_EN BIT[6]
 SW_BAN_FORCE BIT[5]
 EN_CHOP_TEST BIT[2]
 SEL_CHOP_TEST_FREQ BIT[1:0]

TEST7 ADDRESS 0x00E9 RW
TEST7 RESET_VALUE 0x00
 FUTURE_USE3 BIT[7:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x09
 NUM_TRIM BIT[7:0]

TRIM_VREF_ILED1 ADDRESS 0x00F1 RW
TRIM_VREF_ILED1 RESET_VALUE 0x7F
 TRIM_VREF_ILED1 BIT[6:0]

TRIM_VREF_ILED2 ADDRESS 0x00F2 RW
TRIM_VREF_ILED2 RESET_VALUE 0x7F
 TRIM_VREF_ILED2 BIT[6:0]

TRIM_VREF_ILED3 ADDRESS 0x00F3 RW
TRIM_VREF_ILED3 RESET_VALUE 0x7F
 TRIM_VREF_ILED3 BIT[6:0]

TRIM_VREF_ILED4 ADDRESS 0x00F4 RW
TRIM_VREF_ILED4 RESET_VALUE 0x7F
 TRIM_VREF_ILED4 BIT[6:0]

TRIM_OFFSET_ILED1 ADDRESS 0x00F5 RW
TRIM_OFFSET_ILED1 RESET_VALUE 0x3F
 TRIM_OFFSET_ILED1 BIT[5:0]

TRIM_OFFSET_ILED2 ADDRESS 0x00F6 RW
TRIM_OFFSET_ILED2 RESET_VALUE 0x3F
 TRIM_OFFSET_ILED2 BIT[5:0]

TRIM_OFFSET_ILED3 ADDRESS 0x00F7 RW
TRIM_OFFSET_ILED3 RESET_VALUE 0x3F
 TRIM_OFFSET_ILED3 BIT[5:0]

TRIM_OFFSET_ILED4 ADDRESS 0x00F8 RW
TRIM_OFFSET_ILED4 RESET_VALUE 0x3F
 TRIM_OFFSET_ILED4 BIT[5:0]

KILL_SWITCH ADDRESS 0x00F9 RW
KILL_SWITCH RESET_VALUE 0x0F
 KILL_SWITCH BIT[3:0]

LCDB_BASE BASE 0x0001EC00 lcdbaddr 31:0

 lcdb MODULE OFFSET=LCDB_BASE+0x00000000 MAX=LCDB_BASE+0x000000FF APRE=LCDB_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.LCDB_BASE.LCDB
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x2D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]

STS1 ADDRESS 0x0008 R
STS1 RESET_VALUE 0x00
 LCDB_VREG_OK BIT[7]
  LCDB_VREG_NOTOK VALUE 0x0
  LCDB_VREG_OK VALUE 0x1
 LCDB_SC_DET BIT[6]
  LCDB_NO_SC_FAULT VALUE 0x0
  LCDB_SC_FAULT VALUE 0x1

STS2 ADDRESS 0x0009 R
STS2 RESET_VALUE 0x00
 BOOST_VREG_OK BIT[7]
  BOOST_VREG_NOTOK VALUE 0x0
  BOOST_VREG_OK VALUE 0x1
 BOOST_SC_DET BIT[6]
  BOOST_NO_SC_FAULT VALUE 0x0
  BOOST_SC_FAULT VALUE 0x1
 BOOST_STATUS BIT[5:4]

STS3 ADDRESS 0x000A R
STS3 RESET_VALUE 0x00
 LDO_VREG_OK BIT[7]
  LDO_VREG_NOTOK VALUE 0x0
  LDO_VREG_OK VALUE 0x1
 LDO_SC_DETECT BIT[6]
  LDO_NO_SC_FAULT VALUE 0x0
  LDO_SC_FAULT VALUE 0x1
 LDO_STATUS BIT[5:4]
 LDO_IREG_ACTIVE BIT[3]
  LDO_IREG_DISABLED VALUE 0x0
  LDO_IREG_ACTIVE VALUE 0x1
 LDO_VGS_GT_2VT BIT[2]
  LDO_VGS_LT_2VT VALUE 0x0
  LDO_VGS_GT_2VT VALUE 0x1

STS4 ADDRESS 0x000B R
STS4 RESET_VALUE 0x00
 NCP_VREG_OK BIT[7]
  NCP_VREG_NOTOK VALUE 0x0
  NCP_VREG_OK VALUE 0x1
 NCP_SC_DETECT BIT[6]
  NCP_NO_SC_FAULT VALUE 0x0
  NCP_SC_FAULT VALUE 0x1
 NCP_STATUS BIT[5:4]

STS5 ADDRESS 0x000C R
STS5 RESET_VALUE 0x00
 LCDB_SEQ_STATUS BIT[3:0]

STS6 ADDRESS 0x000D R
STS6 RESET_VALUE 0x00
 BOOST_OUTPUT_VOLTAGE BIT[4:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 SC_ERROR_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 VREG_OK_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SC_ERROR_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 VREG_OK_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SC_ERROR_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_OK_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SC_ERROR_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_OK_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SC_ERROR_LATCHED_CLR BIT[1]
 VREG_OK_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SC_ERROR_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_OK_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SC_ERROR_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_OK_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SC_ERROR_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 VREG_OK_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SC_ERROR_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 VREG_OK_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

AUTO_TOUCH_WAKE_CTL ADDRESS 0x0040 RW
AUTO_TOUCH_WAKE_CTL RESET_VALUE 0x00
 EN_AUTO_TOUCH_WAKE BIT[7]
 ATTW_TOFF_TIME BIT[3:2]
  MS4 VALUE 0x0
  MS8 VALUE 0x1
  MS16 VALUE 0x2
  MS32 VALUE 0x3
 ATTW_TON_TIME BIT[1:0]
  MS4 VALUE 0x0
  MS8 VALUE 0x1
  MS16 VALUE 0x2
  MS32 VALUE 0x3

BST_OUTPUT_VOLTAGE ADDRESS 0x0041 RW
BST_OUTPUT_VOLTAGE RESET_VALUE 0x0D
 SET_BST_OUTPUT_VOLTAGE BIT[4:0]

RING_SUPPRESSION_CTL ADDRESS 0x0042 RW
RING_SUPPRESSION_CTL RESET_VALUE 0x80
 ENABLE_RING_SUPPRESSION BIT[7]

CONFIG_SEL ADDRESS 0x0043 RW
CONFIG_SEL RESET_VALUE 0x00
 LCDB_CONFIG_SEL BIT[2:0]

HWEN_CTL ADDRESS 0x0044 RW
HWEN_CTL RESET_VALUE 0x01
 EN_HWEN_DEB BIT[0]
  DIS_HWEN_DEB VALUE 0x0
  EN_HWEN_DEB VALUE 0x1

MODULE_RDY ADDRESS 0x0045 RW
MODULE_RDY RESET_VALUE 0x00
 MODULE_RDY BIT[7]
  LCDB_NOT_RDY VALUE 0x0
  LCDB_RDY VALUE 0x1

ENABLE_CTL1 ADDRESS 0x0046 RW
ENABLE_CTL1 RESET_VALUE 0x00
 MODULE_EN BIT[7]
  MODULE_DIS VALUE 0x0
  MODULE_EN VALUE 0x1
 HWEN_RDY BIT[6]
  HWEN_NOT_RDY VALUE 0x0
  HWEN_RDY VALUE 0x1

BST_PD_CTL ADDRESS 0x0047 RW
BST_PD_CTL RESET_VALUE 0x01
 BOOST_DIS_PULLDOWN BIT[1]
  BOOST_EN_PD VALUE 0x0
  BOOST_DIS_PD VALUE 0x1
 BOOST_PD_STRENGTH BIT[0]
  BOOST_PD_WEAK VALUE 0x0
  BOOST_PD_STRONG VALUE 0x1

BST_CLK_DIV ADDRESS 0x0048 RW
BST_CLK_DIV RESET_VALUE 0x07
 BST_CLK_DIV BIT[3:0]
  MHZ3P2 VALUE 0x0
  MHZ2P74 VALUE 0x1
  MHZ2P4 VALUE 0x2
  MHZ2P13 VALUE 0x3
  MHZ1P92 VALUE 0x4
  MHZ1P75 VALUE 0x5
  MHZ1P6 VALUE 0x6
  MHZ1P48 VALUE 0x7
  MHZ1P37 VALUE 0x8
  MHZ1P28 VALUE 0x9
  MHZ1P2 VALUE 0xA
  MHZ1P13 VALUE 0xB
  MHZ1P07 VALUE 0xC
  MHZ1P01 VALUE 0xD
  MHZ0P96 VALUE 0xE
  MHZ0P91 VALUE 0xF

ENABLE_CTL2 ADDRESS 0x004A RW
ENABLE_CTL2 RESET_VALUE 0x00
 HW_PIN_EN_DEB BIT[0]
  HWEN_DEB_5US VALUE 0x0
  HWEN_DEB_10US VALUE 0x1

BST_ILIM_CTL ADDRESS 0x004B RW
BST_ILIM_CTL RESET_VALUE 0x83
 EN_BST_ILIM BIT[7]
  ILIM_DIS VALUE 0x0
  ILIM_EN VALUE 0x1
 SET_BST_ILIM_MAX BIT[2:0]

CURRENT_SENSE ADDRESS 0x004C RW
CURRENT_SENSE RESET_VALUE 0x09
 ISENSE_TAP BIT[3:2]
  X0P8 VALUE 0x0
  X0P9 VALUE 0x1
  X1 VALUE 0x2
  X1P1 VALUE 0x3
 ISENSE_GAIN BIT[1:0]
  X0P5 VALUE 0x0
  X1 VALUE 0x1
  X1P5 VALUE 0x2
  X2 VALUE 0x3

LOOP_COMP_CTL ADDRESS 0x004D RW
LOOP_COMP_CTL RESET_VALUE 0x0D
 LOOP_COMP_CAP BIT[3:2]
  COMP_CAP_36PF VALUE 0x0
  COMP_CAP_44PF VALUE 0x1
  COMP_CAP_52PF VALUE 0x2
  COMP_CAP_60PF VALUE 0x3
 LOOP_COMP_RES BIT[1:0]
  COMP_RES_100K VALUE 0x0
  COMP_RES_200K VALUE 0x1
  COMP_RES_500K VALUE 0x2
  COMP_RES_600K VALUE 0x3

SLOPE_COMP_CURRENT ADDRESS 0x004E RW
SLOPE_COMP_CURRENT RESET_VALUE 0x04
 SLOPE_COMP_CURRENT BIT[3:1]
  ADAPTIVE_SLP_1X VALUE 0x0
  ADAPTIVE_SLP_1P4X VALUE 0x1
  ADAPTIVE_SLP_1P8X VALUE 0x2
  ADAPTIVE_SLP_2P2X VALUE 0x3
  X2INTEG_SLP_1X VALUE 0x4
  X2INTEG_SLP_SLP_1P2X VALUE 0x5
  X2INTEG_SLP_1P5X VALUE 0x6
  X2INTEG_SLP_2X VALUE 0x7
 SLOPE_COMP_DOUBLER BIT[0]
  DO_NOT_DOUBLE VALUE 0x0
  DOUBLE VALUE 0x1

IP_ZERO_DETECTOR ADDRESS 0x004F RW
IP_ZERO_DETECTOR RESET_VALUE 0x06
 VOLTAGE_OFFSET BIT[3:2]
  VOFF_0MV VALUE 0x0
  VOFF_1P5MV VALUE 0x1
  VOFF_3MV VALUE 0x2
  VOFF_4P5MV VALUE 0x3
 ZX_DETECT_ON BIT[1]
  IPZERODET_ZERO VALUE 0x0
  IPZERODET_EN VALUE 0x1
 AUTOZERO_ON BIT[0]
  AUTO_ZERORING_DISABLED VALUE 0x0
  AUTO_ZEROING_ENABLED VALUE 0x1

PS_CTL ADDRESS 0x0050 RW
PS_CTL RESET_VALUE 0x82
 EN_PS BIT[7]
  PWM VALUE 0x0
  PULSE_SKIP VALUE 0x1
 SEL_DIG_PS BIT[3]
  ANALOG_PS VALUE 0x0
  DIGITAL_PS VALUE 0x1
 SEL_PS_TABLE BIT[2]
  PS_TABLE_0 VALUE 0x0
  PS_TABLE_1 VALUE 0x1
 PS_THRESHOLD BIT[1:0]
  MA50 VALUE 0x0
  MA60 VALUE 0x1
  MA70 VALUE 0x2
  MA80 VALUE 0x3

PWM_CTL_1 ADDRESS 0x0051 RW
PWM_CTL_1 RESET_VALUE 0xC4
 EN_MAX_DUTY_CYCLE BIT[7]
  DIS_MAX_DUTY VALUE 0x0
  EN_MAX_DUTY VALUE 0x1
 EN_D_MODULATION BIT[6]
  DIS_D_MODULATION VALUE 0x0
  EN_D_MODULATION VALUE 0x1
 MAXD_CLK_SEL BIT[3:2]
  X1CLK VALUE 0x0
  X2CLK VALUE 0x1
  X3CLK VALUE 0x2
  X4CLK VALUE 0x3
 MAXD_HALF_CLK BIT[1]
  X0P5CLK_MAXD VALUE 0x1

PWM_CTL_2 ADDRESS 0x0052 RW
PWM_CTL_2 RESET_VALUE 0x00
 ERR_AMP_GAIN BIT[7]
  HIGH_GAIN VALUE 0x0
  LOW_GAIN VALUE 0x1
 BLANK_TIME BIT[3:2]
  NS5 VALUE 0x0
  NS10 VALUE 0x1
  NS20 VALUE 0x2
  NS35 VALUE 0x3

RDSON_MNGMNT ADDRESS 0x0053 RW
RDSON_MNGMNT RESET_VALUE 0x3F
 NFET_SLEW BIT[5]
 PFET_SLEW BIT[4]
 NFET_SW_SIZE BIT[3:2]
  RDSON_QUARTER VALUE 0x0
  RDSON_HALF VALUE 0x1
  RDSON_THREE_FOURTH VALUE 0x2
  RDSON_FULLSIZE VALUE 0x3
 PFET_SW_SIZE BIT[1:0]
  RDSON_QUARTER VALUE 0x0
  RDSON_HALF VALUE 0x1
  RDSON_THREE_FOURTH VALUE 0x2
  RDSON_FULLSIZE VALUE 0x3

BST_SHORT_CIRCUIT_CTL ADDRESS 0x0054 RW
BST_SHORT_CIRCUIT_CTL RESET_VALUE 0x00
 BST_SHORT_CIRCUIT_DEB BIT[1:0]
  US2 VALUE 0x0
  US4 VALUE 0x1
  US16 VALUE 0x2
  US32 VALUE 0x3

BST_VREG_OK_CTL ADDRESS 0x0055 RW
BST_VREG_OK_CTL RESET_VALUE 0x00
 BST_VREG_OK_DEB BIT[1:0]
  US2 VALUE 0x0
  US4 VALUE 0x1
  US16 VALUE 0x2
  US32 VALUE 0x3

VREGOK_BLANK_CTL ADDRESS 0x0056 RW
VREGOK_BLANK_CTL RESET_VALUE 0x81
 EN_VREGOK_BLANK BIT[7]
  DIS_VREG_NOT_OK_BLANKING VALUE 0x0
  EN_VREG_NOT_OK_BLANKING VALUE 0x1
 EN_PD_DURING_VREGOK_BLANK BIT[6]
  DIS_PD_DURING_VREGOK_BLANK VALUE 0x0
  EN_PD_DURING_VREGOK_BLANK VALUE 0x1
 VREGOK_BLANKTIME BIT[1:0]
  MS1 VALUE 0x0
  MS2 VALUE 0x1
  MS4 VALUE 0x2
  MS8 VALUE 0x3

BST_HDR_CTL ADDRESS 0x0057 RW
BST_HDR_CTL RESET_VALUE 0x83
 EN_HDR_CTL BIT[7]
  DIS_HDRM_CTL VALUE 0x0
  EN_HDRM_CTL VALUE 0x1
 PFM_ILIM_PASS_COUNT BIT[6]
 PFM_ILIM_COUNT BIT[5]
 PWM_PSCOMP_COUNT BIT[3]
 PWM_PSCOMP_WDW_TIME BIT[2]
 HDR_STEP_TIME BIT[1]
  US40 VALUE 0x0
  MS32 VALUE 0x1
 LDO_VGS_GT_2VT_DEB BIT[0]
  US8 VALUE 0x0
  MS8 VALUE 0x1

PRECHARGE_CTL ADDRESS 0x005E RW
PRECHARGE_CTL RESET_VALUE 0x01
 FAST_PRECHARGE BIT[2]
  SLOW_PRECHARGE VALUE 0x0
  FAST_PRECHARGE VALUE 0x1
 SELECT_THE_MAX_PRECHARGE_TIME BIT[1:0]
  US200 VALUE 0x0
  US300 VALUE 0x1
  US400 VALUE 0x2
  US500 VALUE 0x3

SOFT_START_CTL ADDRESS 0x005F RW
SOFT_START_CTL RESET_VALUE 0x02
 SELECT_THE_MAX_SOFT_START_TIME BIT[1:0]
  US200 VALUE 0x0
  US400 VALUE 0x1
  US600 VALUE 0x2
  US800 VALUE 0x3

MISC_CTL ADDRESS 0x0060 RW
MISC_CTL RESET_VALUE 0x10
 AUTO_GM BIT[4]
  DIS_AUTO_GM VALUE 0x0
  EN_AUTO_GM VALUE 0x1
 TOUCH_WAKE BIT[3]
  DIS_TOUCH_WAKE VALUE 0x0
  EN_TOUCH_WAKE VALUE 0x1
 DIS_SPIKE_SUPPRESS BIT[2]
  EN_SPIKE_SUPPRESS VALUE 0x0
  DIS_SPIKE_SUPPRESS VALUE 0x1
 EN_NX_ILIMIT BIT[1]
  DIS_NX_ILIMIT VALUE 0x0
  EN_NX_ILIMIT VALUE 0x1
 DIS_SHORT_CIRCUIT_PROTECTION BIT[0]
  EN_SCP VALUE 0x0
  DIS_SCP VALUE 0x1

PWM_CTRL_3 ADDRESS 0x0061 RW
PWM_CTRL_3 RESET_VALUE 0x20
 DIS_MIN_DUTY_CYCLE BIT[7]
  EN_MIN_DUTY VALUE 0x0
  DIS_MIN_DUTY VALUE 0x1
 MIND_CLK_SEL BIT[6:5]
  X1CLK VALUE 0x0
  X2CLK VALUE 0x1
  X3CLK VALUE 0x2
  X8CLK VALUE 0x3

PFM_CTL ADDRESS 0x0062 RW
PFM_CTL RESET_VALUE 0x16
 EN_PFM BIT[7]
  DIS_PFM VALUE 0x0
  EN_PFM VALUE 0x1
 PFM_HYSTERESIS BIT[5:4]
  X15MV VALUE 0x0
  X25MV VALUE 0x1
  X35MV VALUE 0x2
  X45MV VALUE 0x3
 PFM_PEAK_CURRENT BIT[3:2]
  X250MA VALUE 0x0
  X300MA VALUE 0x1
  X350MA VALUE 0x2
  X400MA VALUE 0x3
 PFM_BLANKING_TIME BIT[1:0]
  X5NS VALUE 0x0
  X10NS VALUE 0x1
  X15NS VALUE 0x2
  X20NS VALUE 0x3

HIGH_BW_CTL ADDRESS 0x0063 RW
HIGH_BW_CTL RESET_VALUE 0x06
 EA_GM BIT[3:2]
  X1BY10K VALUE 0x0
  X1BY20K VALUE 0x1
  X1BY30K VALUE 0x2
  X1BY40K VALUE 0x3
 HALF_CLK_DLY BIT[1:0]
  X13NS VALUE 0x0
  X9NS VALUE 0x1
  X11NS VALUE 0x2
  X5NS VALUE 0x3

SPARE_CTL1 ADDRESS 0x0064 RW
SPARE_CTL1 RESET_VALUE 0x00
 SPARE_BIT2 BIT[7:4]
 SPARE_BIT1 BIT[3:0]

SPARE_CTL2 ADDRESS 0x0065 RW
SPARE_CTL2 RESET_VALUE 0x00
 SPARE_BIT BIT[4:0]

PWRUP_PWRDN_CTL ADDRESS 0x0066 RW
PWRUP_PWRDN_CTL RESET_VALUE 0x05
 PWRUP_DLY1 BIT[3:2]
  MS0 VALUE 0x0
  MS1 VALUE 0x1
  MS4 VALUE 0x2
  MS8 VALUE 0x3
 PWRDN_DLY2 BIT[1:0]
  MS0 VALUE 0x0
  MS1 VALUE 0x1
  MS4 VALUE 0x2
  MS8 VALUE 0x3

PWRUP_PWRDN_CTL2 ADDRESS 0x0068 RW
PWRUP_PWRDN_CTL2 RESET_VALUE 0xA0
 WAIT_VPH_PWR_OK BIT[7]
  DIS_WAIT_VPH_PWR_OK VALUE 0x0
  EN_WAIT_VPH_PWR_OK VALUE 0x1
 MASK_MBG_OK BIT[6]
  DIS_MASK_MBG_OK VALUE 0x0
  EN_MASK_MBG_OK VALUE 0x1
 WAIT_LDO_VREG_OK BIT[5]
  DIS_WAIT_LDO_VREG_OK VALUE 0x0
  EN_WAIT_LDO_VREG_OK VALUE 0x1

PFM_CTL2 ADDRESS 0x0069 RW
PFM_CTL2 RESET_VALUE 0x0C
 DIS_PFM_PG_TIMER BIT[7]
  EN_PFM_PG_TIMER VALUE 0x0
  DIS_PFM_PG_TIMER VALUE 0x1
 FORCE_PFM BIT[6]
  DIS_FORCE_PFM VALUE 0x0
  EN_FORCE_PFM VALUE 0x1
 EN_PFM_ILIM_SS BIT[5]
 PFM_PEAK_CURRENT_SS BIT[3:2]
  X250MA VALUE 0x0
  X300MA VALUE 0x1
  X350MA VALUE 0x2
  X400MA VALUE 0x3
 PFM_SEL_TIMER BIT[1:0]

LDO_CTL ADDRESS 0x0070 RW
LDO_CTL RESET_VALUE 0x00
 DIS_LDO_HI_BW BIT[7]

LDO_OUTPUT_VOLTAGE ADDRESS 0x0071 RW
LDO_OUTPUT_VOLTAGE RESET_VALUE 0x0D
 SET_LDO_OUTPUT_VOLTAGE BIT[4:0]

LDO_SHORT_CIRCUIT_CTL ADDRESS 0x0074 RW
LDO_SHORT_CIRCUIT_CTL RESET_VALUE 0x00
 EN_DIS_LDO_SC_DET BIT[7]

LDO_VREG_OK_CTL ADDRESS 0x0075 RW
LDO_VREG_OK_CTL RESET_VALUE 0x80
 EN_LDO_VREG_NOT_OK_BLANK BIT[7]
  DIS_LDO_VREG_NOT_OK_BLANKING VALUE 0x0
  EN_LDO_VREG_NOT_OK_BLANKING VALUE 0x1
 LDO_VREG_OK_DEB BIT[1:0]
  US2 VALUE 0x0
  US4 VALUE 0x1
  US16 VALUE 0x2
  US32 VALUE 0x3

LDO_PD_CTL ADDRESS 0x0077 RW
LDO_PD_CTL RESET_VALUE 0x01
 LDO_DIS_PULLDOWN BIT[1]
  LDO_EN_PD VALUE 0x0
  LDO_DIS_PD VALUE 0x1
 LDO_PD_STRENGTH BIT[0]
  LDO_PD_WEAK VALUE 0x0
  LDO_PD_STRONG VALUE 0x1

LDO_ILIM_CTL1 ADDRESS 0x007B RW
LDO_ILIM_CTL1 RESET_VALUE 0x80
 EN_LDO_ILIM BIT[7]
  LDO_ILIM_DIS VALUE 0x0
  LDO_ILIM_EN VALUE 0x1
 SET_LDO_ILIM_MAX_SS BIT[2:0]

LDO_ILIM_CTL2 ADDRESS 0x007C RW
LDO_ILIM_CTL2 RESET_VALUE 0x00
 SET_LDO_ILIM_MAX_SD BIT[2:0]

LDO_TEST_CTL ADDRESS 0x007D RW
LDO_TEST_CTL RESET_VALUE 0x00
 FORCE_ON_LDO_GOOD BIT[7]
 FORCE_LDO_PD BIT[5]
 LDO_PD_TM BIT[4]
 LDO_TM BIT[0]

LDO_SOFT_START_CTL ADDRESS 0x007F RW
LDO_SOFT_START_CTL RESET_VALUE 0x02
 LDO_SOFTSTART_TIME BIT[1:0]

NCP_CTL ADDRESS 0x0080 RW
NCP_CTL RESET_VALUE 0x00
 DIS_COMP_CLKED BIT[7]

NCP_OUTPUT_VOLTAGE ADDRESS 0x0081 RW
NCP_OUTPUT_VOLTAGE RESET_VALUE 0x0D
 EN_NCP_VOUT_SYMMETRY BIT[7]
  DIS_VOUT_SYMMETRY VALUE 0x0
  EN_VOUT_SYMMETRY VALUE 0x1
 SET_NCP_OUTPUT_VOLTAGE BIT[4:0]

NCP_SHORT_CIRCUIT_CTL ADDRESS 0x0084 RW
NCP_SHORT_CIRCUIT_CTL RESET_VALUE 0x00
 EN_DIS_NCP_SC_DET BIT[7]

NCP_VREG_OK_CTL ADDRESS 0x0085 RW
NCP_VREG_OK_CTL RESET_VALUE 0x80
 EN_NCP_VREG_NOT_OK_BLANK BIT[7]
  DIS_NCP_VREG_NOT_OK_BLANKING VALUE 0x0
  EN_NCP_VREG_NOT_OK_BLANKING VALUE 0x1
 NCP_VREG_OK_DEB BIT[1:0]
  US2 VALUE 0x0
  US4 VALUE 0x1
  US16 VALUE 0x2
  US32 VALUE 0x3

NCP_PD_CTL ADDRESS 0x0087 RW
NCP_PD_CTL RESET_VALUE 0x01
 NCP_DIS_PULLDOWN BIT[1]
  NCP_EN_PD VALUE 0x0
  NCP_DIS_PD VALUE 0x1
 NCP_PD_STRENGTH BIT[0]
  NCP_PD_WEAK VALUE 0x0
  NCP_PD_STRONG VALUE 0x1

NCP_CLK_DIV ADDRESS 0x0088 RW
NCP_CLK_DIV RESET_VALUE 0x07
 NCP_CLK_DIV BIT[3:0]

NCP_ILIM_CTL1 ADDRESS 0x008B RW
NCP_ILIM_CTL1 RESET_VALUE 0x80
 EN_NCP_ILIM BIT[7]
  ILIM_DIS VALUE 0x0
  ILIM_EN VALUE 0x1
 BYP_NCPGD_TO_ILIM BIT[5]
 EN_NCP_ILIM_GAIN BIT[4]
 SET_NCP_ILIM_MAX_SS BIT[1:0]

NCP_ILIM_CTL2 ADDRESS 0x008C RW
NCP_ILIM_CTL2 RESET_VALUE 0x00
 SET_NCP_ILIM_MAX_SD BIT[1:0]

NCP_TEST_CTL ADDRESS 0x008D RW
NCP_TEST_CTL RESET_VALUE 0x00
 FORCE_ON_NCP_GOOD BIT[7]
 FORCE_NCP_PD BIT[5]
 NCP_PD_TM BIT[4]
 FORCE_NCP_CLK BIT[2]
 NCP_CLK_TM BIT[1]
 NCP_TM BIT[0]

NCP_SOFT_START_CTL ADDRESS 0x008F RW
NCP_SOFT_START_CTL RESET_VALUE 0x02
 NCP_SOFTSTART_TIME BIT[1:0]

DIG_PWR_CTL ADDRESS 0x0090 RW
DIG_PWR_CTL RESET_VALUE 0x80
 EN_DIG_LOW_PWR BIT[7]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SC_ERROR_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 VREG_OK_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

DTEST1_ACCESS ADDRESS 0x00E2 RW
DTEST1_ACCESS RESET_VALUE 0x00
 NCP_DTEST1_ACCESS BIT[7:5]
 DTEST1_ACCESS BIT[4:0]
  NO_SIGNAL VALUE 0x00
  CURR_COMP VALUE 0x01
  LOW_VPH_COMP VALUE 0x02
  ASYNC_READY VALUE 0x03
  VREG_OK_COMP VALUE 0x04
  LAB_EN VALUE 0x05
  SHORT_ALARM VALUE 0x06
  PULSESKIP_COMP VALUE 0x07

DTEST2_ACCESS ADDRESS 0x00E3 RW
DTEST2_ACCESS RESET_VALUE 0x00
 NCP_DTEST2_ACCESS BIT[7:5]
 DTEST2_ACCESS BIT[4:0]
  NO_SIGNAL VALUE 0x00
  SWIRE_LAB_EN VALUE 0x01
  NGATE VALUE 0x02
  CLOCK_19P2M VALUE 0x03
  ZX_COMP VALUE 0x04
  DIG_PS_2 VALUE 0x05
  PRECHARGE_TIMEOUT VALUE 0x06
  PFM_RDY_COMP VALUE 0x07

DTEST3_ACCESS ADDRESS 0x00E4 RW
DTEST3_ACCESS RESET_VALUE 0x00
 DTEST3_ACCESS BIT[4:0]
  NO_SIGNAL VALUE 0x00
  EN_RISEDLY VALUE 0x01
  PGATE VALUE 0x02
  PFM_COMP VALUE 0x03
  SSEND_COMP VALUE 0x04
  DIG_PS_1 VALUE 0x05
  CLK_19P2M_REQ VALUE 0x06
  CLK_DLY VALUE 0x07

DTEST4_ACCESS ADDRESS 0x00E5 RW
DTEST4_ACCESS RESET_VALUE 0x00
 DTEST4_ACCESS BIT[4:0]
  NO_SIGNAL VALUE 0x00
  VOK_DEBOUNCE VALUE 0x01
  SHORT_ALARM_DEBOUNCE VALUE 0x02
  DIS_CHG_FNC VALUE 0x03
  ILIMIT_COMP VALUE 0x04
  DIG_PS_0 VALUE 0x05
  CLK_MASK VALUE 0x06
  MAXD VALUE 0x07

ATEST1_ACCESS ADDRESS 0x00E6 RW
ATEST1_ACCESS RESET_VALUE 0x00
 ATEST1_ACCESS BIT[2:0]
  NO_SIGNAL VALUE 0x0
  ERRAMP_OUT VALUE 0x1
  VREF1P25_BUF VALUE 0x2
  PFET_D VALUE 0x3
  VBSP_UNTRIM VALUE 0x4
  VC_TRIM_OUT VALUE 0x5
  LOW_VPH_THRESHOLD VALUE 0x6
  PFM_COMP VALUE 0x7

ATEST2_ACCESS ADDRESS 0x00E7 RW
ATEST2_ACCESS RESET_VALUE 0x00
 ATEST2_ACCESS BIT[2:0]
  NO_SIGNAL VALUE 0x0
  VOUT_DIV VALUE 0x1
  VOUT_DIV_VOKCOMP VALUE 0x2
  PVDD_DIV_DUTYLOW VALUE 0x3
  VOUT_1P25 VALUE 0x4
  PVDD_DIV_CURR VALUE 0x5
  PGND VALUE 0x6
  VREF_ERRAMP VALUE 0x7

ATEST3_ACCESS ADDRESS 0x00E8 RW
ATEST3_ACCESS RESET_VALUE 0x00
 ATEST3_ACCESS BIT[1:0]
  NO_SIGNAL VALUE 0x0
  VREF_EA_SS VALUE 0x1
  VREF_PS VALUE 0x2
  NFET_DSNS VALUE 0x3

ATEST4_ACCESS ADDRESS 0x00E9 RW
ATEST4_ACCESS RESET_VALUE 0x00
 ATEST4_ACCESS BIT[1:0]
  NO_SIGNAL VALUE 0x0
  VREF_SSEND_COMP VALUE 0x1
  PFET_S VALUE 0x2
  IMAX_VREF VALUE 0x3

ATEST5_ACCESS ADDRESS 0x00EA RW
ATEST5_ACCESS RESET_VALUE 0x00
 ATEST5_ACCESS BIT[3:0]

ATEST6_ACCESS ADDRESS 0x00EB RW
ATEST6_ACCESS RESET_VALUE 0x00
 ATEST6_ACCESS BIT[3:0]

TEST_CTL ADDRESS 0x00EC RW
TEST_CTL RESET_VALUE 0x00
 EN_PFET_OVERRIDE BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 PFET_CTL BIT[6]
  OFF VALUE 0x0
  ON VALUE 0x1
 EN_NFET_OVERRIDE BIT[5]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 NFET_CTL BIT[4]
  OFF VALUE 0x0
  ON VALUE 0x1
 MODULE_FORCE_ON BIT[2]
  NOT_FORCE_ON VALUE 0x0
  FORCE_ON VALUE 0x1
 SCALE_ILIM BIT[1:0]
  X1 VALUE 0x0
  X0P5 VALUE 0x1
  X0P33 VALUE 0x2
  X0P25 VALUE 0x3

PBUS_WRITE_SYNC_CTL ADDRESS 0x00EF RW
PBUS_WRITE_SYNC_CTL RESET_VALUE 0x00
 SW_CLK_REQ BIT[2]
 SW_CLK_REQ_MODE BIT[1]
 BYPASS BIT[0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 NUM_TRIM BIT[7:0]

TRIM_PWM ADDRESS 0x00F1 RW
TRIM_PWM RESET_VALUE 0x00
 TRIM_EN BIT[7]
  TRIM_ENB VALUE 0x0
  TRIM_EN VALUE 0x1
 TRIM_VALUE_SIGN BIT[6]
  NEG_OFFS_ADDING VALUE 0x0
  POS_OFFS_ADDING VALUE 0x1
 ERR_AMP_OFFSET_TRIM BIT[5:0]
  MV0 VALUE 0x00
  MV1P25 VALUE 0x01
  MV2P5 VALUE 0x02
  MV3P75 VALUE 0x03
  MV5 VALUE 0x04
  MV6P25 VALUE 0x05
  MV7P5 VALUE 0x06
  MV8P75 VALUE 0x07
  MV10 VALUE 0x08
  MV11P25 VALUE 0x09
  MV12P5 VALUE 0x0A
  MV13P75 VALUE 0x0B
  MV15 VALUE 0x0C
  MV16P25 VALUE 0x0D
  MV17P5 VALUE 0x0E
  MV18P75 VALUE 0x0F
  MV20 VALUE 0x10
  MV21P25 VALUE 0x11
  MV22P5 VALUE 0x12
  MV23P75 VALUE 0x13
  MV25 VALUE 0x14
  MV26P25 VALUE 0x15
  MV27P5 VALUE 0x16
  MV28P75 VALUE 0x17
  MV30 VALUE 0x18
  MV31P25 VALUE 0x19
  MV32P5 VALUE 0x1A
  MV33P75 VALUE 0x1B
  MV35 VALUE 0x1C
  MV36P25 VALUE 0x1D
  MV37P5 VALUE 0x1E
  MV38P75 VALUE 0x1F
  MV40 VALUE 0x20
  MV41P25 VALUE 0x21
  MV42P5 VALUE 0x22
  MV43P75 VALUE 0x23
  MV45 VALUE 0x24
  MV46P25 VALUE 0x25
  MV47P5 VALUE 0x26
  MV48P75 VALUE 0x27
  MV50 VALUE 0x28
  MV51P25 VALUE 0x29
  MV52P5 VALUE 0x2A
  MV53P75 VALUE 0x2B
  MV55 VALUE 0x2C
  MV56P25 VALUE 0x2D
  MV57P5 VALUE 0x2E
  MV58P75 VALUE 0x2F
  MV60 VALUE 0x30
  MV61P25 VALUE 0x31
  MV62P5 VALUE 0x32
  MV63P75 VALUE 0x33
  MV65 VALUE 0x34
  MV66P25 VALUE 0x35
  MV67P5 VALUE 0x36
  MV68P75 VALUE 0x37
  MV70 VALUE 0x38
  MV71P25 VALUE 0x39
  MV72P5 VALUE 0x3A
  MV73P75 VALUE 0x3B
  MV75 VALUE 0x3C
  MV76P25 VALUE 0x3D
  MV77P5 VALUE 0x3E
  MV78P75 VALUE 0x3F

TRIM_PFM ADDRESS 0x00F2 RW
TRIM_PFM RESET_VALUE 0x00
 TRIM_EN BIT[7]
  TRIM_ENB VALUE 0x0
  TRIM_EN VALUE 0x1
 TRIM_VALUE_SIGN BIT[6]
  NEG_OFFS_ADDING VALUE 0x0
  POS_OFFS_ADDING VALUE 0x1
 PFM_COMP_OFFSET_TRIM BIT[5:0]
  MV0 VALUE 0x00
  MV1P25 VALUE 0x01
  MV2P5 VALUE 0x02
  MV3P75 VALUE 0x03
  MV5 VALUE 0x04
  MV6P25 VALUE 0x05
  MV7P5 VALUE 0x06
  MV8P75 VALUE 0x07
  MV10 VALUE 0x08
  MV11P25 VALUE 0x09
  MV12P5 VALUE 0x0A
  MV13P75 VALUE 0x0B
  MV15 VALUE 0x0C
  MV16P25 VALUE 0x0D
  MV17P5 VALUE 0x0E
  MV18P75 VALUE 0x0F
  MV20 VALUE 0x10
  MV21P25 VALUE 0x11
  MV22P5 VALUE 0x12
  MV23P75 VALUE 0x13
  MV25 VALUE 0x14
  MV26P25 VALUE 0x15
  MV27P5 VALUE 0x16
  MV28P75 VALUE 0x17
  MV30 VALUE 0x18
  MV31P25 VALUE 0x19
  MV32P5 VALUE 0x1A
  MV33P75 VALUE 0x1B
  MV35 VALUE 0x1C
  MV36P25 VALUE 0x1D
  MV37P5 VALUE 0x1E
  MV38P75 VALUE 0x1F
  MV40 VALUE 0x20
  MV41P25 VALUE 0x21
  MV42P5 VALUE 0x22
  MV43P75 VALUE 0x23
  MV45 VALUE 0x24
  MV46P25 VALUE 0x25
  MV47P5 VALUE 0x26
  MV48P75 VALUE 0x27
  MV50 VALUE 0x28
  MV51P25 VALUE 0x29
  MV52P5 VALUE 0x2A
  MV53P75 VALUE 0x2B
  MV55 VALUE 0x2C
  MV56P25 VALUE 0x2D
  MV57P5 VALUE 0x2E
  MV58P75 VALUE 0x2F
  MV60 VALUE 0x30
  MV61P25 VALUE 0x31
  MV62P5 VALUE 0x32
  MV63P75 VALUE 0x33
  MV65 VALUE 0x34
  MV66P25 VALUE 0x35
  MV67P5 VALUE 0x36
  MV68P75 VALUE 0x37
  MV70 VALUE 0x38
  MV71P25 VALUE 0x39
  MV72P5 VALUE 0x3A
  MV73P75 VALUE 0x3B
  MV75 VALUE 0x3C
  MV76P25 VALUE 0x3D
  MV77P5 VALUE 0x3E
  MV78P75 VALUE 0x3F

TRIM_LDO ADDRESS 0x00F3 RW
TRIM_LDO RESET_VALUE 0x00
 TRIM_LDO BIT[3:0]

TRIM_NCP ADDRESS 0x00F4 RW
TRIM_NCP RESET_VALUE 0x00
 TRIM_NCP BIT[3:0]

CDC_D_BASE BASE 0x0001F000 cdc_daddr 31:0

 cdc_d MODULE OFFSET=CDC_D_BASE+0x00000000 MAX=CDC_D_BASE+0x000000FF APRE=CDC_D_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.CDC_D_BASE.CDC_D
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x23
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x04
 SUBTYPE BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0xFF
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0xFF
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

GPIO_MODE ADDRESS 0x0040 RW
GPIO_MODE RESET_VALUE 0x00
 TEST_MODE BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

PIN_CTL_OE ADDRESS 0x0041 RW
PIN_CTL_OE RESET_VALUE 0x01
 PIN_CTL_OE0 BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

PIN_CTL_DATA ADDRESS 0x0042 RW
PIN_CTL_DATA RESET_VALUE 0x00
 CTL_DATA0 BIT[0]

PIN_STATUS ADDRESS 0x0043 R
PIN_STATUS RESET_VALUE 0x00
 PAD_STATUS6 BIT[6]
 PAD_STATUS5 BIT[5]
 PAD_STATUS4 BIT[4]
 PAD_STATUS3 BIT[3]
 PAD_STATUS2 BIT[2]
 PAD_STATUS1 BIT[1]
 PAD_STATUS0 BIT[0]

HDRIVE_CTL ADDRESS 0x0044 RW
HDRIVE_CTL RESET_VALUE 0x00
 HDRIVE_CTL BIT[1:0]
  LOW10PF VALUE 0x0
  MID20PF VALUE 0x1
  HIGH40PF VALUE 0x2
  VERYHIGH50PF VALUE 0x3

CDC_RST_CTL ADDRESS 0x0046 RW
CDC_RST_CTL RESET_VALUE 0x00
 DIG_SW_RST_N BIT[7]
  RESET VALUE 0x0
  REMOVE_RESET VALUE 0x1

CDC_TOP_CLK_CTL ADDRESS 0x0048 RW
CDC_TOP_CLK_CTL RESET_VALUE 0x00
 A_MCLK2_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 A_MCLK_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

CDC_ANA_CLK_CTL ADDRESS 0x0049 RW
CDC_ANA_CLK_CTL RESET_VALUE 0x00
 TXA_CLK25_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 SPKR_CLK_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 EAR_HPHL_CLK_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 EAR_HPHR_CLK_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

CDC_DIG_CLK_CTL ADDRESS 0x004A RW
CDC_DIG_CLK_CTL RESET_VALUE 0x00
 RXD_PDM_CLK_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 NCP_CLK_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 BOOST_CLK_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXD_CLK_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 D_MBHC_CLK_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 RXD3_CLK_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 RXD2_CLK_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 RXD1_CLK_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

CDC_CONN_TX1_CTL ADDRESS 0x0050 RW
CDC_CONN_TX1_CTL RESET_VALUE 0x02
 SERIAL_TX1_MUX BIT[1:0]
  ADC_1 VALUE 0x0
  RX_PDM_LB VALUE 0x1
  ZERO VALUE 0x2

CDC_CONN_TX2_CTL ADDRESS 0x0051 RW
CDC_CONN_TX2_CTL RESET_VALUE 0x02
 SERIAL_TX2_MUX BIT[1:0]
  ADC_2 VALUE 0x0
  RX_PDM_LB VALUE 0x1
  ZERO VALUE 0x2

CDC_CONN_HPHR_DAC_CTL ADDRESS 0x0052 RW
CDC_CONN_HPHR_DAC_CTL RESET_VALUE 0x00
 RX_SEL BIT[0]
  RX1 VALUE 0x0
  RX2 VALUE 0x1

CDC_CONN_RX1_CTL ADDRESS 0x0053 RW
CDC_CONN_RX1_CTL RESET_VALUE 0x00
 RX1_INP_SEL BIT[1:0]
  RX1 VALUE 0x0
  TX_LB_ADC1 VALUE 0x1
  TX_LB_ADC2 VALUE 0x2

CDC_CONN_RX2_CTL ADDRESS 0x0054 RW
CDC_CONN_RX2_CTL RESET_VALUE 0x00
 RX2_INP_SEL BIT[1:0]
  RX2 VALUE 0x0
  TX_LB_ADC1 VALUE 0x1
  TX_LB_ADC2 VALUE 0x2

CDC_CONN_RX3_CTL ADDRESS 0x0055 RW
CDC_CONN_RX3_CTL RESET_VALUE 0x00
 RX3_INP_SEL BIT[1:0]
  RX3 VALUE 0x0
  TX_LB_ADC1 VALUE 0x1
  TX_LB_ADC2 VALUE 0x2

CDC_CONN_RX_LB_CTL ADDRESS 0x0056 RW
CDC_CONN_RX_LB_CTL RESET_VALUE 0x00
 RX_LB_SEL BIT[1:0]
  RX1_FIR_DATA VALUE 0x0
  RX2_FIR_DATA VALUE 0x1
  RX3_FIR_DATA VALUE 0x2

CDC_RX_DELAY_CTL ADDRESS 0x0057 RW
CDC_RX_DELAY_CTL RESET_VALUE 0x66
 RX1_SEL BIT[7:4]
  RX1_DLY0 VALUE 0x0
  RX1_DLY1 VALUE 0x1
  RX1_DLY2 VALUE 0x2
  RX1_DLY3 VALUE 0x3
  RX1_DLY4 VALUE 0x4
  RX1_DLY5 VALUE 0x5
  RX1_DLY6 VALUE 0x6
  RX1_DLY7 VALUE 0x7
  RX1_DLY8 VALUE 0x8
  RX1_DLY9 VALUE 0x9
  RX1_DLY10 VALUE 0xA
  RX1_DLY11 VALUE 0xB
  RX1_DLY12 VALUE 0xC
  RX1_DLY13 VALUE 0xD
  RX1_DLY14 VALUE 0xE
  RX1_DLY15 VALUE 0xF
 RX0_SEL BIT[3:0]
  RX0_DLY0 VALUE 0x0
  RX0_DLY1 VALUE 0x1
  RX0_DLY2 VALUE 0x2
  RX0_DLY3 VALUE 0x3
  RX0_DLY4 VALUE 0x4
  RX0_DLY5 VALUE 0x5
  RX0_DLY6 VALUE 0x6
  RX0_DLY7 VALUE 0x7
  RX0_DLY8 VALUE 0x8
  RX0_DLY9 VALUE 0x9
  RX0_DLY10 VALUE 0xA
  RX0_DLY11 VALUE 0xB
  RX0_DLY12 VALUE 0xC
  RX0_DLY13 VALUE 0xD
  RX0_DLY14 VALUE 0xE
  RX0_DLY15 VALUE 0xF

CDC_RX_CTL1 ADDRESS 0x0058 RW
CDC_RX_CTL1 RESET_VALUE 0x7C
 DEM_DITHER_ENABLE BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_MID_ENABLE BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_MOD_SWITCHING_BLOCK_ENABLE BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_SWITCHING_BLOCK_ENABLE BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_SEGMENTING_BLOCK_ENABLE BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_BYPASS BIT[1]
  NO_BYPASS VALUE 0x0
  BYPASS VALUE 0x1
 FIR_BYPASS BIT[0]
  NO_BYPASS VALUE 0x0
  BYPASS VALUE 0x1

CDC_RX_CTL2 ADDRESS 0x0059 RW
CDC_RX_CTL2 RESET_VALUE 0x7C
 DEM_DITHER_ENABLE BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_MID_ENABLE BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_MOD_SWITCHING_BLOCK_ENABLE BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_SWITCHING_BLOCK_ENABLE BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_SEGMENTING_BLOCK_ENABLE BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_BYPASS BIT[1]
  NO_BYPASS VALUE 0x0
  BYPASS VALUE 0x1
 FIR_BYPASS BIT[0]
  NO_BYPASS VALUE 0x0
  BYPASS VALUE 0x1

CDC_RX_CTL3 ADDRESS 0x005A RW
CDC_RX_CTL3 RESET_VALUE 0x7C
 DEM_DITHER_ENABLE BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_MID_ENABLE BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_MOD_SWITCHING_BLOCK_ENABLE BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_SWITCHING_BLOCK_ENABLE BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_SEGMENTING_BLOCK_ENABLE BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEM_BYPASS BIT[1]
  NO_BYPASS VALUE 0x0
  BYPASS VALUE 0x1
 FIR_BYPASS BIT[0]
  NO_BYPASS VALUE 0x0
  BYPASS VALUE 0x1

DEM_BYPASS_DATA0 ADDRESS 0x005B RW
DEM_BYPASS_DATA0 RESET_VALUE 0x00
 DEM_BYPASS_DATA0 BIT[7:0]

DEM_BYPASS_DATA1 ADDRESS 0x005C RW
DEM_BYPASS_DATA1 RESET_VALUE 0x00
 DEM_BYPASS_DATA0 BIT[7:0]

DEM_BYPASS_DATA2 ADDRESS 0x005D RW
DEM_BYPASS_DATA2 RESET_VALUE 0x00
 DEM_BYPASS_DATA0 BIT[7:0]

DEM_BYPASS_DATA3 ADDRESS 0x005E RW
DEM_BYPASS_DATA3 RESET_VALUE 0x00
 DEM_BYPASS_DATA0 BIT[1:0]

GAIN_MODE ADDRESS 0x005F RW
GAIN_MODE RESET_VALUE 0x00
 GAIN_MODE_SEL BIT[1:0]
  GN_0DB VALUE 0x0
  GN_M1P5DB VALUE 0x1
  GN_M3DB VALUE 0x2
  GN_M4P5DB VALUE 0x3

COMPANDER_CTL ADDRESS 0x0060 RW
COMPANDER_CTL RESET_VALUE 0x00
 BIT_SEQ_SWAP_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

DIG_DEBUG_CTL ADDRESS 0x0068 RW
DIG_DEBUG_CTL RESET_VALUE 0x00
 DIG_DEBUG_CTL BIT[3:0]

DIG_DEBUG_EN ADDRESS 0x0069 RW
DIG_DEBUG_EN RESET_VALUE 0x00
 DIG_DEBUG_EN BIT[3:0]

SPARE_0 ADDRESS 0x0070 RW
SPARE_0 RESET_VALUE 0x00
 SPARE_REG_0 BIT[7:0]

SPARE_1 ADDRESS 0x0071 RW
SPARE_1 RESET_VALUE 0x00
 SPARE_REG_1 BIT[7:0]

SPARE_2 ADDRESS 0x0072 RW
SPARE_2 RESET_VALUE 0x00
 SPARE_REG_2 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 MBHC_SWITCH_INT BIT[7]
 MBHC_MIC_ELECTRICAL_INS_REM_DET BIT[6]
 MBHC_BUTTON_PRESS_DET BIT[5]
 MBHC_BUTTON_RELEASE_DET BIT[4]
 MBHC_MIC_ELECTRICAL_INS_REM_DET1 BIT[3]
 D_CDC_SPKR_OCP_INT BIT[2]
 D_CDC_SPKR_CLIP_INT BIT[1]
 D_CDC_SPKR_CNP_INT BIT[0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x00
 TRIM_CTRL BIT[7:0]

CDC_A_BASE BASE 0x0001F100 cdc_aaddr 31:0

 cdc_a MODULE OFFSET=CDC_A_BASE+0x00000000 MAX=CDC_A_BASE+0x000000FF APRE=CDC_A_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.CDC_A_BASE.CDC_A
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x23
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0C
 SUBTYPE BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 D_CDC_BOOST_OCP_INT BIT[7]
 D_CDC_LO_CNP_INT BIT[6]
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0xFF
 D_CDC_BOOST_OCP_INT BIT[7]
 D_CDC_LO_CNP_INT BIT[6]
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0xFF
 D_CDC_BOOST_OCP_INT BIT[7]
 D_CDC_LO_CNP_INT BIT[6]
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 D_CDC_BOOST_OCP_INT BIT[7]
 D_CDC_LO_CNP_INT BIT[6]
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 D_CDC_BOOST_OCP_INT BIT[7]
 D_CDC_LO_CNP_INT BIT[6]
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 D_CDC_BOOST_OCP_INT BIT[7]
 D_CDC_LO_CNP_INT BIT[6]
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 D_CDC_BOOST_OCP_INT BIT[7]
 D_CDC_LO_CNP_INT BIT[6]
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 D_CDC_BOOST_OCP_INT BIT[7]
 D_CDC_LO_CNP_INT BIT[6]
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 D_CDC_BOOST_OCP_INT BIT[7]
 D_CDC_LO_CNP_INT BIT[6]
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

MICB_1_EN ADDRESS 0x0040 RW
MICB_1_EN RESET_VALUE 0x00
 MICB_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CAP_MODE BIT[6]
  EXT_BYP_CAP VALUE 0x0
  NO_EXT_BYP_CAP VALUE 0x1
 PULL_DOWN_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PULL_UP_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 OPA_STG3_TAIL_CURR BIT[3:1]
  I_30_UA VALUE 0x0
  I_45_UA VALUE 0x1
  I_60_UA VALUE 0x2
  I_75_UA VALUE 0x3
  I_90_UA VALUE 0x4
  I_105_UA VALUE 0x5
  I_120_UA VALUE 0x6
  I_135_UA VALUE 0x7
 TX3N_GND_SEL BIT[0]
  TX_GND VALUE 0x0
  HPH_REF VALUE 0x1

MICB_1_VAL ADDRESS 0x0041 RW
MICB_1_VAL RESET_VALUE 0x20
 MICB_OUT_VAL BIT[7:3]
  V1P60V VALUE 0x00
  V1P65V VALUE 0x01
  V1P70V VALUE 0x02
  V1P75V VALUE 0x03
  V1P80V VALUE 0x04
  V1P85V VALUE 0x05
  V1P90V VALUE 0x06
  V1P95V VALUE 0x07
  V2P00V VALUE 0x08
  V2P05V VALUE 0x09
  V2P10V VALUE 0x0A
  V2P15V VALUE 0x0B
  V2P20V VALUE 0x0C
  V2P25V VALUE 0x0D
  V2P30V VALUE 0x0E
  V2P35V VALUE 0x0F
  V2P40V VALUE 0x10
  V2P45 VALUE 0x11
  V2P50V VALUE 0x12
  V2P55V VALUE 0x13
  V2P60V VALUE 0x14
  V2P65V VALUE 0x15
  V2P70V VALUE 0x16
  V2P75V VALUE 0x17
  V2P80V VALUE 0x18
  V2P85V VALUE 0x19
 IFILT_RES_VAL BIT[2:1]
  R_3600M_OHM VALUE 0x0
  R_1800M_OHM VALUE 0x1
  R_1200M_OHM VALUE 0x2
  R_900M_OHM VALUE 0x3
 MICB_PWR_SWCH_OVRD_EN BIT[0]
  AUTO VALUE 0x0
  VDD_MIC_BIAS VALUE 0x1

MICB_1_CTL ADDRESS 0x0042 RW
MICB_1_CTL RESET_VALUE 0x00
 REF_OPA_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 INT_PRECHRG_BYP BIT[6]
  INT_PRECHRG_SEL VALUE 0x0
  EXT_PRECHRG_SEL VALUE 0x1
 EXT_PRECHRG_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ATEST_CTL BIT[4:2]
  DISABLE VALUE 0x0
  VHIGH_VREF_SEL VALUE 0x1
  NBIAS_NCASC_SEL VALUE 0x2
  PBIAS_PCASC_SEL VALUE 0x3
  IREF_SQRT_2P5U_IREF2_SQRT_2P5U_SEL VALUE 0x4
 CFILT_REF_SEL BIT[1]
  CDC_GND_CFILT VALUE 0x0
  HPH_REF VALUE 0x1
 PLUG_PNP_OVRD BIT[0]
  ENABLE VALUE 0x0
  DISABLE VALUE 0x1

MICB_1_INT_RBIAS ADDRESS 0x0043 RW
MICB_1_INT_RBIAS RESET_VALUE 0x49
 TX1_INT_RBIAS_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TX1N_INT_PULLUP_EN BIT[6]
  TX1N_TO_GND VALUE 0x0
  TX1N_TO_MBIAS VALUE 0x1
 TX1N_GND_SEL BIT[5]
  TX_GND VALUE 0x0
  HPH_REF VALUE 0x1
 TX2_INT_RBIAS_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TX2N_INT_PULLUP_EN BIT[3]
  TX2N_TO_GND VALUE 0x0
  TX2N_TO_MBIAS VALUE 0x1
 TX2N_GND_SEL BIT[2]
  TX_GND VALUE 0x0
  HPH_REF VALUE 0x1
 TX3_INT_RBIAS_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TX3_INT_PULLUP_EN BIT[0]
  TX2N_TO_GND VALUE 0x0
  TX2N_TO_MBIAS VALUE 0x1

MICB_2_EN ADDRESS 0x0044 RW
MICB_2_EN RESET_VALUE 0x20
 MICB_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PULL_UP_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PULL_DOWN_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 MBHC_AZ_CTL BIT[4:3]
  DEFAULT_AZ_EQ_MICB_EN_B VALUE 0x0
  DISABLE_AZ VALUE 0x1
  ENABLE_AZ VALUE 0x2
 ZDET_IBIAS_CTRL BIT[2:0]
  ZDET_IBIAS_1UA VALUE 0x0
  ZDET_IBIAS_4UA VALUE 0x1
  ZDET_IBIAS_11UA VALUE 0x2
  ZDET_IBIAS_14UA VALUE 0x3
  ZDET_IBIAS_0P5UA VALUE 0x4
  ZDET_IBIAS_2UA VALUE 0x5
  ZDET_IBIAS_5P5UA VALUE 0x6
  ZDET_IBIAS_7UA VALUE 0x7

TX_1_2_ATEST_CTL_2 ADDRESS 0x0045 RW
TX_1_2_ATEST_CTL_2 RESET_VALUE 0x00
 TXFE1_ATEST_CTL BIT[7:5]
  DISABLE VALUE 0x0
  OUTP_OUTM VALUE 0x1
  VCMI_VCMO VALUE 0x2
  NWELL_VDDATEST VALUE 0x3
  VDDH_VDDL VALUE 0x4
  VDDHI1_VDDLI1 VALUE 0x5
  VDDHI2_VDDLI2 VALUE 0x6
 TXFE2_ATEST_CTL BIT[4:2]
  DISABLE VALUE 0x0
  OUTP_OUTM VALUE 0x1
  VCMI_VCMO VALUE 0x2
  NWELL_VDDATEST VALUE 0x3
  VDDH_VDDL VALUE 0x4
  VDDHI1_VDDLI1 VALUE 0x5
  VDDHI2_VDDLI2 VALUE 0x6
 TX1N_FLOAT_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TX1N_CFILT_REF_SEL BIT[0]
  CFILT_REF VALUE 0x0
  IN1_M VALUE 0x1

MASTER_BIAS_CTL ADDRESS 0x0046 RW
MASTER_BIAS_CTL RESET_VALUE 0x00
 MASTER_BIAS_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 V2I_BUFFER_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ATEST_TRIM_CTL BIT[3:2]
  TRIM_TO_CODEC VALUE 0x0
  TRIM_TO_ATEST VALUE 0x1
  ATEST_TO_CODEC VALUE 0x2
 ATEST_RPOLY_CTL BIT[1]
  RPOLY_TO_CODEC VALUE 0x0
  RPOLY_TO_ATEST VALUE 0x1
 SPKR_BIAS BIT[0]
  IPOLY VALUE 0x0
  ITRIM VALUE 0x1

MBHC_DET_CTL_1 ADDRESS 0x0047 RW
MBHC_DET_CTL_1 RESET_VALUE 0x35
 L_DET_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 GND_DET_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 MECH_DETECTION_TYPE BIT[5]
  REMOVAL VALUE 0x0
  INSERTION VALUE 0x1
 MIC_CLAMP_CTL BIT[4:3]
  MANUAL_CONTROL_CLAMP_OFF VALUE 0x0
  MANUAL_CONTROL_CLAMP_ON VALUE 0x1
  AUTOMATIC_CONTROL_CLAMP_MIC VALUE 0x2
 MBHC_BIAS_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ZDET_LEGACY_EN BIT[1]
  RAMP VALUE 0x0
  LEGACY VALUE 0x1
 ELECT_DETECTION_TYPE BIT[0]
  REMOVAL VALUE 0x0
  INSERTION VALUE 0x1

MBHC_DET_CTL_2 ADDRESS 0x0050 RW
MBHC_DET_CTL_2 RESET_VALUE 0x08
 HS_L_DET_PULL_UP_CTRL BIT[7:6]
  OFF VALUE 0x0
  I_IP0_UA VALUE 0x1
  I_2P0_UA VALUE 0x2
  I_3P0_UA VALUE 0x3
 HS_L_DET_COMPARATOR_CTRL BIT[5]
  OFF VALUE 0x0
  V_0P9_VDD VALUE 0x1
 HPHL_PLUG_TYPE BIT[4]
  NC VALUE 0x0
  NO VALUE 0x1
 GND_PLUG_TYPE BIT[3]
  NC VALUE 0x0
  NO VALUE 0x1
 ELECT_SCHMT_ISRC_CTRL BIT[2:1]
  DISABLE_ALL VALUE 0x0
  ENABLE_MIC_HPHL_HPHR VALUE 0x1
  ENABLE_HPHL_HPHR VALUE 0x2
  ENABLE_MIC_HPHL VALUE 0x3
 SW_HPH_LP_100K_TO_GND BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

MBHC_FSM_CTL ADDRESS 0x0051 RW
MBHC_FSM_CTL RESET_VALUE 0x00
 MBHC_FSM_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 BTN_ISRC_CTRL BIT[6:4]
  OFF VALUE 0x0
  I_50_UA VALUE 0x1
  I_75_UA VALUE 0x2
  I_100_UA VALUE 0x3
  I_125_UA VALUE 0x4
  I_150_UA VALUE 0x5
  I_175_UA VALUE 0x6
  I_200_UA VALUE 0x7
 ZDET_L_MEAS_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ZDET_R_MEAS_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ZDET_CHG BIT[1]
  DISCHG VALUE 0x0
  CHG VALUE 0x1
 ZDET_DISCHG_CAP_CTL BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

MBHC_DBNC_TIMER ADDRESS 0x0052 RW
MBHC_DBNC_TIMER RESET_VALUE 0x98
 INSREM_DBNC BIT[7:4]
  T_0_MS VALUE 0x0
  T_8_MS VALUE 0x1
  T_16_MS VALUE 0x2
  T_32_MS VALUE 0x3
  T_48_MS VALUE 0x4
  T_64_MS VALUE 0x5
  T_96_MS VALUE 0x6
  T_128_MS VALUE 0x7
  T_192_MS VALUE 0x8
  T_256_MS VALUE 0x9
  T_384_MS VALUE 0xA
  T_512_MS VALUE 0xB
  T_768_MS VALUE 0xC
  T_1024_MS VALUE 0xD
  T_1536_MS VALUE 0xE
  T_2048_MS VALUE 0xF
 BTN_DBNC BIT[3:2]
  T_0_MS VALUE 0x0
  T_8_MS VALUE 0x1
  T_16_MS VALUE 0x2
  T_32_MS VALUE 0x3
 ZDET_DISCHG_FAST_RAMP_CTL BIT[1]
  FAST_RAMP VALUE 0x0
  NOM_RAMP VALUE 0x1
 MBHC_ATEST BIT[0]
  COMP_OUT VALUE 0x1

MBHC_BTN_ZDET_CTL_0 ADDRESS 0x0053 RW
MBHC_BTN_ZDET_CTL_0 RESET_VALUE 0x00
 BTN0_VREF_COARSE BIT[7:5]
  V_0_MV VALUE 0x0
  V_100_MV VALUE 0x1
  V_200_MV VALUE 0x2
  V_300_MV VALUE 0x3
  V_400_MV VALUE 0x4
  V_500_MV VALUE 0x5
  V_600_MV VALUE 0x6
  V_700_MV VALUE 0x7
 BTN0_VREF_FINE BIT[4:2]
  V_0P0_MV VALUE 0x0
  V_12P5_MV VALUE 0x1
  V_25P0_MV VALUE 0x2
  V_37P5_MV VALUE 0x3
  V_50P0_MV VALUE 0x4
  V_62P5_MV VALUE 0x5
  V_75P0_MV VALUE 0x6
  V_87P5_MV VALUE 0x7
 ZDET_CONN_RAMP_L BIT[1]
  DISCONNECT VALUE 0x0
  CONNECT VALUE 0x1
 ZDET_CONN_RAMP_R BIT[0]
  DISCONNECT VALUE 0x0
  CONNECT VALUE 0x1

MBHC_BTN_ZDET_CTL_1 ADDRESS 0x0054 RW
MBHC_BTN_ZDET_CTL_1 RESET_VALUE 0x20
 BTN1_VREF_COARSE BIT[7:5]
  V_0_MV VALUE 0x0
  V_100_MV VALUE 0x1
  V_200_MV VALUE 0x2
  V_300_MV VALUE 0x3
  V_400_MV VALUE 0x4
  V_500_MV VALUE 0x5
  V_600_MV VALUE 0x6
  V_700_MV VALUE 0x7
 BTN1_VREF_FINE BIT[4:2]
  V_0P0_MV VALUE 0x0
  V_12P5_MV VALUE 0x1
  V_25P0_MV VALUE 0x2
  V_37P5_MV VALUE 0x3
  V_50P0_MV VALUE 0x4
  V_62P5_MV VALUE 0x5
  V_75P0_MV VALUE 0x6
  V_87P5_MV VALUE 0x7
 ZDET_CONN_FIXED_L BIT[1]
  DISCONNECT VALUE 0x0
  CONNECT VALUE 0x1
 ZDET_CONN_FIXED_R BIT[0]
  DISCONNECT VALUE 0x0
  CONNECT VALUE 0x1

MBHC_BTN_ZDET_CTL_2 ADDRESS 0x0055 RW
MBHC_BTN_ZDET_CTL_2 RESET_VALUE 0x40
 BTN2_VREF_COARSE BIT[7:5]
  V_0_MV VALUE 0x0
  V_100_MV VALUE 0x1
  V_200_MV VALUE 0x2
  V_300_MV VALUE 0x3
  V_400_MV VALUE 0x4
  V_500_MV VALUE 0x5
  V_600_MV VALUE 0x6
  V_700_MV VALUE 0x7
 BTN2_VREF_FINE BIT[4:2]
  V_0P0_MV VALUE 0x0
  V_12P5_MV VALUE 0x1
  V_25P0_MV VALUE 0x2
  V_37P5_MV VALUE 0x3
  V_50P0_MV VALUE 0x4
  V_62P5_MV VALUE 0x5
  V_75P0_MV VALUE 0x6
  V_87P5_MV VALUE 0x7
 ZDET_RAMP_CAP_CTL BIT[1]
  AUTO_SWITCH_CAP VALUE 0x0
  MANUAL_SWITCH_CAP VALUE 0x1
 ZDET_RAMP_RATE_CTL BIT[0]
  R_1P0X_RAMP_RATE VALUE 0x0
  R_1P2X_RAMP_RATE VALUE 0x1

MBHC_BTN3_CTL ADDRESS 0x0056 RW
MBHC_BTN3_CTL RESET_VALUE 0x61
 BTN3_VREF_COARSE BIT[7:5]
  V_0_MV VALUE 0x0
  V_100_MV VALUE 0x1
  V_200_MV VALUE 0x2
  V_300_MV VALUE 0x3
  V_400_MV VALUE 0x4
  V_500_MV VALUE 0x5
  V_600_MV VALUE 0x6
  V_700_MV VALUE 0x7
 BTN3_VREF_FINE BIT[4:2]
  V_0P0_MV VALUE 0x0
  V_12P5_MV VALUE 0x1
  V_25P0_MV VALUE 0x2
  V_37P5_MV VALUE 0x3
  V_50P0_MV VALUE 0x4
  V_62P5_MV VALUE 0x5
  V_75P0_MV VALUE 0x6
  V_87P5_MV VALUE 0x7
 HS_VREF BIT[1:0]
  V_1P4_V VALUE 0x0
  V_1P5_V VALUE 0x1
  V_1P6_V VALUE 0x2
  V_1P7_V VALUE 0x3

MBHC_BTN4_CTL ADDRESS 0x0057 RW
MBHC_BTN4_CTL RESET_VALUE 0x80
 BTN4_VREF_COARSE BIT[7:5]
  V_0_MV VALUE 0x0
  V_100_MV VALUE 0x1
  V_200_MV VALUE 0x2
  V_300_MV VALUE 0x3
  V_400_MV VALUE 0x4
  V_500_MV VALUE 0x5
  V_600_MV VALUE 0x6
  V_700_MV VALUE 0x7
 BTN4_VREF_FINE BIT[4:2]
  V_0P0_MV VALUE 0x0
  V_12P5_MV VALUE 0x1
  V_25P0_MV VALUE 0x2
  V_37P5_MV VALUE 0x3
  V_50P0_MV VALUE 0x4
  V_62P5_MV VALUE 0x5
  V_75P0_MV VALUE 0x6
  V_87P5_MV VALUE 0x7
 FSM_DEBUG BIT[1:0]
  STATE_0 VALUE 0x0
  STATE_1 VALUE 0x1
  STATE_2 VALUE 0x2
  STATE_3 VALUE 0x3

MBHC_RESULT_1 ADDRESS 0x0058 R
MBHC_RESULT_1 RESET_VALUE 0x00
 ZDETB5_RESULT BIT[5]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1
 BTN4_ZDETB4_RESULT BIT[4]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1
 BTN3_ZDETB3_RESULT BIT[3]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1
 BTN2_ZDETB2_RESULT BIT[2]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1
 BTN1_ZDETB1_RESULT BIT[1]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1
 BTN0_ZDETB0_RESULT BIT[0]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1

MBHC_RESULT_2 ADDRESS 0x0059 R
MBHC_RESULT_2 RESET_VALUE 0x00
 AUTO_CLAMP_CTL BIT[4]
  AUTO_CLAMP_CTL_OFF VALUE 0x0
  AUTO_CLAMP_CTL_ON VALUE 0x1
 HPHL_SCHMT_RESULT BIT[3]
  INSERTED VALUE 0x0
  REMOVED VALUE 0x1
 HPHR_SCHMT_RESULT BIT[2]
  INSERTED VALUE 0x0
  REMOVED VALUE 0x1
 MIC_SCHMT_RESULT BIT[1]
  INSERTED VALUE 0x0
  REMOVED VALUE 0x1
 HS_COMP_RESULT BIT[0]
  COMP_LOW VALUE 0x0
  COMP_HIGH VALUE 0x1

TX_1_EN ADDRESS 0x0060 RW
TX_1_EN RESET_VALUE 0x03
 CH1_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CH1_GAIN BIT[6:3]
  G_0_DB VALUE 0x0
  G_6_DB VALUE 0x2
  G_12_DB VALUE 0x4
  G_18_DB VALUE 0x6
  G_21_DB VALUE 0x7
  G_24_DB VALUE 0x8
 TXFE1_AAF2_CURR_CTL BIT[2:0]
  I_1_NA VALUE 0x0
  I_6_NA VALUE 0x1
  I_11_NA VALUE 0x2
  I_16_NA VALUE 0x3
  I_21_NA VALUE 0x4
  I_26_NA VALUE 0x5
  I_31_NA VALUE 0x6
  I_36_NA VALUE 0x7

TX_2_EN ADDRESS 0x0061 RW
TX_2_EN RESET_VALUE 0x03
 CH2_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CH2_GAIN BIT[6:3]
  G_0_DB VALUE 0x0
  G_6_DB VALUE 0x2
  G_12_DB VALUE 0x4
  G_18_DB VALUE 0x6
  G_21_DB VALUE 0x7
  G_24_DB VALUE 0x8
 TXFE2_AAF2_CURR_CTL BIT[2:0]
  I_1_NA VALUE 0x0
  I_6_NA VALUE 0x1
  I_11_NA VALUE 0x2
  I_16_NA VALUE 0x3
  I_21_NA VALUE 0x4
  I_26_NA VALUE 0x5
  I_31_NA VALUE 0x6
  I_36_NA VALUE 0x7

TX_1_2_TEST_CTL_1 ADDRESS 0x0062 RW
TX_1_2_TEST_CTL_1 RESET_VALUE 0xBF
 TXFE_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXFE_BYPASS_MODE_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ADC_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ADC_INT1_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ADC_INT2_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ADC_FLASH_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ADC_REF_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXFE_LDO_DIS_OVRD BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

TX_1_2_TEST_CTL_2 ADDRESS 0x0063 RW
TX_1_2_TEST_CTL_2 RESET_VALUE 0x8C
 ADC_CLKGEN_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXFE_CLKDIV_RESET BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXFE1_INIT_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXFE2_INIT_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DAC_DEM_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DAC_DITHER_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DAC_DWA_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TXFE_LDO_EN_OVRD BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

TX_1_2_ATEST_CTL ADDRESS 0x0064 RW
TX_1_2_ATEST_CTL RESET_VALUE 0x00
 ATEST_EN BIT[7:4]
  ATEST_DISABLE VALUE 0x0
  ATEST_ADC_DAC_REF VALUE 0x1
  ATEST_TXFE1 VALUE 0x2
  ATEST_ADC1_AMPBIAS_VCM VALUE 0x3
  ATEST_ADC1_INT1 VALUE 0x4
  ATEST_ADC1_INT2 VALUE 0x5
  ATEST_ADC1_REF VALUE 0x6
  ATEST_TXFE2 VALUE 0x7
  ATEST_ADC2_AMPBIAS_VCM VALUE 0x8
  ATEST_ADC2_INT1 VALUE 0x9
  ATEST_ADC2_INT2 VALUE 0xA
  ATEST_ADC2_REF VALUE 0xB

TX_1_2_OPAMP_BIAS ADDRESS 0x0065 RW
TX_1_2_OPAMP_BIAS RESET_VALUE 0x4B
 ADC_INT1_OPAMP_BIAS BIT[7:5]
  I_2_UA VALUE 0x0
  I_3_UA VALUE 0x1
  I_4_UA VALUE 0x2
  I_5_UA VALUE 0x3
  I_6_UA VALUE 0x4
  I_7_UA VALUE 0x5
  I_8_UA VALUE 0x6
  I_9_UA VALUE 0x7
 ADC_INT2_OPAMP_BIAS BIT[4:3]
  I_0P5_UA VALUE 0x0
  I_1_UA VALUE 0x1
  I_1P5_UA VALUE 0x2
  I_2_UA VALUE 0x3
 ADC_REF_BIAS BIT[2:0]
  I_1_UA VALUE 0x0
  I_1P5_UA VALUE 0x1
  I_2_UA VALUE 0x2
  I_2P5_UA VALUE 0x3
  I_3_UA VALUE 0x4
  I_3P5_UA VALUE 0x5
  I_4_UA VALUE 0x6
  I_4P5_UA VALUE 0x7

TX_1_2_TXFE_CLKDIV ADDRESS 0x0066 RW
TX_1_2_TXFE_CLKDIV RESET_VALUE 0x51
 TXFE_1_2_CLK_DIV_RATIO_A1 BIT[7:5]
  DIV_BY_1 VALUE 0x0
  DIV_BY_2 VALUE 0x1
  DIV_BY_4 VALUE 0x2
  DIV_BY_8 VALUE 0x3
  DIV_BY_16 VALUE 0x4
  DIV_BY_32 VALUE 0x5
  DIV_BY_64 VALUE 0x6
  DIV_BY_128 VALUE 0x7
 TXFE_1_2_CLK_DIV_RATIO_A2 BIT[4]
  DIV_BY_1 VALUE 0x0
  DIV_BY_25 VALUE 0x1
 TXFE_1_2_CLK_DIV_RATIO_B1 BIT[3:1]
  DIV_BY_1 VALUE 0x0
  DIV_BY_2 VALUE 0x1
  DIV_BY_4 VALUE 0x2
  DIV_BY_8 VALUE 0x3
  DIV_BY_16 VALUE 0x4
  DIV_BY_32 VALUE 0x5
  DIV_BY_64 VALUE 0x6
  DIV_BY_128 VALUE 0x7
 TXFE_1_2_CLK_DIV_RATIO_B2 BIT[0]
  DIV_BY_1 VALUE 0x0
  DIV_BY_25 VALUE 0x1

TX_3_EN ADDRESS 0x0067 RW
TX_3_EN RESET_VALUE 0x02
 CH3_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CH3_GAIN BIT[6:3]
  G_0_DB VALUE 0x0
  G_6_DB VALUE 0x2
  G_12_DB VALUE 0x4
  G_18_DB VALUE 0x6
  G_21_DB VALUE 0x7
  G_24_DB VALUE 0x8
 TXFE_1_2_OPAMP_CURR_CTL BIT[2:0]
  I_1P5_UA VALUE 0x0
  I_2P0_UA VALUE 0x1
  I_2P5_UA VALUE 0x2
  I_3P0_UA VALUE 0x3
  I_3P5_UA VALUE 0x4
  I_4P0_UA VALUE 0x5
  I_4P5_UA VALUE 0x6
  I_5P0_UA VALUE 0x7

NCP_EN ADDRESS 0x0080 RW
NCP_EN RESET_VALUE 0x26
 NCP_CLIM_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 NCP_BYPASS BIT[4]
  NO_BYPASS_NCP VALUE 0x0
  BYPASS_NCP_GND VALUE 0x1
 FB_BYPASS BIT[3]
  ENABLE_FB_LOOP VALUE 0x0
  BYPASS_FB_LOOP VALUE 0x1
 CURR_STARVE_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 GLITCH_SUP_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 NCP_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

NCP_CLK ADDRESS 0x0081 RW
NCP_CLK RESET_VALUE 0x23
 CLK_SEL BIT[5]
  PMIC_DEBUG_CLK VALUE 0x0
  CODEC_MCLK VALUE 0x1
 CLK_INV BIT[4]
  NON_INV_CLK VALUE 0x0
  INVERTED_CLK VALUE 0x1
 CLK_DIV BIT[3:0]
  DIV_BY_2 VALUE 0x0
  DIV_BY_4 VALUE 0x1
  DIV_BY_6 VALUE 0x2
  DIV_BY_8 VALUE 0x3
  DIV_BY_10 VALUE 0x4
  DIV_BY_12 VALUE 0x5
  DIV_BY_14 VALUE 0x6
  DIV_BY_16 VALUE 0x7
  DIV_BY_18 VALUE 0x8
  DIV_BY_20 VALUE 0x9
  DIV_BY_22 VALUE 0xA
  DIV_BY_24 VALUE 0xB
  DIV_BY_26 VALUE 0xC
  DIV_BY_28 VALUE 0xD
  DIV_BY_30 VALUE 0xE
  DIV_BY_32 VALUE 0xF

NCP_DEGLITCH ADDRESS 0x0082 RW
NCP_DEGLITCH RESET_VALUE 0x5B
 IB_DG_CTRL BIT[7:6]
  I_1_UA VALUE 0x0
  I_2_UA VALUE 0x1
  I_3_UA VALUE 0x2
  I_4_UA VALUE 0x3
 NON_TOVP_OUT BIT[5:3]
  NON_OVP_TIME_7_NS VALUE 0x0
  NON_OVP_TIME_12_NS VALUE 0x1
  NON_OVP_TIME_17P5_NS VALUE 0x2
  NON_OVP_TIME_22P8_NS VALUE 0x3
  NON_OVP_TIME_28P9_NS VALUE 0x4
  NON_OVP_TIME_34P6_NS VALUE 0x5
  NON_OVP_TIME_40P8_NS VALUE 0x6
  NON_OVP_TIME_46P8_NS VALUE 0x7
 NON_TOVP_IN BIT[2:0]
  NON_OVP_TIME_7_NS VALUE 0x0
  NON_OVP_TIME_12_NS VALUE 0x1
  NON_OVP_TIME_17P5_NS VALUE 0x2
  NON_OVP_TIME_22P8_NS VALUE 0x3
  NON_OVP_TIME_28P9_NS VALUE 0x4
  NON_OVP_TIME_34P6_NS VALUE 0x5
  NON_OVP_TIME_40P8_NS VALUE 0x6
  NON_OVP_TIME_46P8_NS VALUE 0x7

NCP_FBCTRL ADDRESS 0x0083 RW
NCP_FBCTRL RESET_VALUE 0xA8
 FB_LIMIT_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 FB_EN_SWCLK BIT[6]
  CONTROLS_SWTICHING_CLK VALUE 0x0
  NOT_CONTROL_SWITCHING_CLK VALUE 0x1
 FB_CLK_INV BIT[5]
  NON_INVERTED_CLK VALUE 0x0
  INVERTED_CLK VALUE 0x1
 SAMPLE_BYP BIT[4]
  SAMPLE_WITH_CLK VALUE 0x0
  WITHOUT_SAMPLER VALUE 0x1
 SAMPLE_SWCLK_BYP BIT[3]
  CLOCK_DIVIDER_OR_MCLK VALUE 0x0
  SWITCHING_CLOCK VALUE 0x1
 SAMPLE_MCLK_BYP BIT[2]
  CLOCK_DIVIDER VALUE 0x0
  MCLK VALUE 0x1
 SAMPLE_FREQ_DIV BIT[1:0]
  DIV_FREQ_0P5 VALUE 0x0
  DIV_FREQ_2 VALUE 0x1
  DIV_FREQ_4 VALUE 0x2
  DIV_FREQ_8 VALUE 0x3

NCP_BIAS ADDRESS 0x0084 RW
NCP_BIAS RESET_VALUE 0x29
 IB_LDO_1UA BIT[7:5]
  I_0P5_UA VALUE 0x0
  I_1_UA VALUE 0x1
  I_1P5_UA VALUE 0x2
  I_2_UA VALUE 0x3
  I_2P5_UA VALUE 0x4
  I_3_UA VALUE 0x5
  I_3P5_UA VALUE 0x6
  I_4_UA VALUE 0x7
 IB_DG_CTRL2 BIT[4:3]
  I_5_UA VALUE 0x0
  I_10_UA VALUE 0x1
  I_15_UA VALUE 0x2
  I_20_UA VALUE 0x3
 IB_COMP1_5UA BIT[2:0]
  I_2P5_UA VALUE 0x0
  I_5_UA VALUE 0x1
  I_7P5_UA VALUE 0x2
  I_10_UA VALUE 0x3
  I_12P5_UA VALUE 0x4
  I_15_UA VALUE 0x5
  I_17P5_UA VALUE 0x6
  I_20_UA VALUE 0x7

NCP_VCTRL ADDRESS 0x0085 RW
NCP_VCTRL RESET_VALUE 0xA4
 SEL_FB_FLIM BIT[7:6]
  SW_CLK_DIV_8 VALUE 0x0
  SW_CLK_DIV_16 VALUE 0x1
  SW_CLK_DIV_32 VALUE 0x2
  SW_CLK_DIV_64 VALUE 0x3
 LDO_VCTRLB BIT[5:3]
  VDR_2P2V VALUE 0x0
  VDR_2P4V VALUE 0x1
  VDR_2P6V VALUE 0x2
  VDR_2P8V VALUE 0x3
  VDR_3V VALUE 0x4
  VDR_3P2V VALUE 0x5
  VDR_3P4V VALUE 0x6
  VDR_3P6V VALUE 0x7
 VNEG_OUT BIT[2:0]
  VNEG_1P1V VALUE 0x0
  VNEG_1P2V VALUE 0x1
  VNEG_1P3V VALUE 0x2
  VNEG_1P4V VALUE 0x3
  VNEG_1P5V VALUE 0x4
  VNEG_1P6V VALUE 0x5
  VNEG_1P7V VALUE 0x6
  VNEG_1P8V VALUE 0x7

NCP_TEST ADDRESS 0x0086 RW
NCP_TEST RESET_VALUE 0x00
 NCP_ATEST BIT[7:4]
  NO_CONN VALUE 0x0
  LDO_VOUT VALUE 0x1
  IREF_VNEG VALUE 0x2
  IREF_LDO VALUE 0x4
 NCP_DTEST BIT[3:0]
  NO_CONN VALUE 0x0
  SW_CLK_TEST_EN VALUE 0x5
  FB_TEST_EN VALUE 0xA
  CLIM_TEST_EN VALUE 0xF

NCP_CLIM ADDRESS 0x0087 RW
NCP_CLIM RESET_VALUE 0xD5
 IN_SW_2_DELAY BIT[7:5]
  SW_2_DELAY_CLK_DIV_2 VALUE 0x0
  SW_2_DELAY_CLK_DIV_4 VALUE 0x1
  SW_2_DELAY_CLK_DIV_8 VALUE 0x2
  SW_2_DELAY_CLK_DIV_16 VALUE 0x3
  SW_2_DELAY_CLK_DIV_32 VALUE 0x4
  SW_2_DELAY_CLK_DIV_64 VALUE 0x5
  SW_2_DELAY_CLK_DIV_128 VALUE 0x6
  SW_2_DELAY_CLK_DIV_256 VALUE 0x7
 IN_SW_1_DELAY BIT[4:3]
  SW_1_DELAY_CLK_DIV_32 VALUE 0x0
  SW_1_DELAY_CLK_DIV_64 VALUE 0x1
  SW_1_DELAY_CLK_DIV_128 VALUE 0x2
  SW_1_DELAY_CLK_DIV_256 VALUE 0x3
 IN_SW_0_DELAY BIT[2:0]
  SW_0_DELAY_CLK_DIV_2 VALUE 0x0
  SW_0_DELAY_CLK_DIV_4 VALUE 0x1
  SW_0_DELAY_CLK_DIV_8 VALUE 0x2
  SW_0_DELAY_CLK_DIV_16 VALUE 0x3
  SW_0_DELAY_CLK_DIV_32 VALUE 0x4
  SW_0_DELAY_CLK_DIV_64 VALUE 0x5
  SW_0_DELAY_CLK_DIV_128 VALUE 0x6
  SW_0_DELAY_CLK_DIV_256 VALUE 0x7

RX_CLOCK_DIVIDER ADDRESS 0x0090 RW
RX_CLOCK_DIVIDER RESET_VALUE 0xE8
 RX_CLK_DIVIDER BIT[7:1]
  DIV_4 VALUE 0x00
  DIV_72 VALUE 0x32
  DIV_96 VALUE 0x74
  DIV_512 VALUE 0x7F
 DTEST_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_COM_OCP_CTL ADDRESS 0x0091 RW
RX_COM_OCP_CTL RESET_VALUE 0xCF
 OCP_CURR_LIMIT BIT[7:5]
  I_280MA VALUE 0x0
  I_370MA VALUE 0x2
  I_440MA VALUE 0x3
  I_140MA VALUE 0x4
  I_185MA VALUE 0x6
  I_220MA VALUE 0x7
 OCP_FSM_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 N_CONN_ATTEMPTS BIT[3:0]
  N_0 VALUE 0x0
  N_1 VALUE 0x1
  N_15 VALUE 0xF

RX_COM_OCP_COUNT ADDRESS 0x0092 RW
RX_COM_OCP_COUNT RESET_VALUE 0x6E
 RUN_N_CYCLES BIT[7:5]
  N_511 VALUE 0x0
  N_2047 VALUE 0x3
  N_4095 VALUE 0x7
 WAIT_N_CYCLES BIT[4:2]
  N_511 VALUE 0x0
  N_2047 VALUE 0x3
  N_4095 VALUE 0x7
 FSM_LOCK_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_COM_BIAS_DAC ADDRESS 0x0093 RW
RX_COM_BIAS_DAC RESET_VALUE 0x18
 RX_BIAS_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 TEST_BIAS_CURR BIT[6:5]
  I_0UA VALUE 0x0
  I_1UA VALUE 0x1
  I_2UA VALUE 0x2
  I_3UA VALUE 0x3
 DAC_CLK_SEL BIT[4]
  ANALOG VALUE 0x0
  DIGITAL VALUE 0x1
 HPH_PA_GAIN_MODE_SELECTION BIT[3]
  MANUAL VALUE 0x0
  COMPANDER VALUE 0x1
 MANUALLY_HPH_PA_GAIN_SETTING BIT[2:1]
  G_0DB VALUE 0x0
  G_M1P5DB VALUE 0x1
  G_M3DB VALUE 0x2
  G_M4P5DB VALUE 0x3
 DAC_REF_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_HPH_BIAS_PA ADDRESS 0x0094 RW
RX_HPH_BIAS_PA RESET_VALUE 0x5A
 DAC_BIAS_CURR BIT[7:4]
  I_0P0UA VALUE 0x0
  I_0P5UA VALUE 0x1
  I_2P5UA VALUE 0x5
  I_5P0UA VALUE 0xA
  I_7P5UA VALUE 0xF
 PA_BIAS_CURR BIT[3:0]
  I_0P0UA VALUE 0x0
  I_0P5UA VALUE 0x1
  I_2P5UA VALUE 0x5
  I_5P0UA VALUE 0xA
  I_7P5UA VALUE 0xF

RX_HPH_BIAS_LDO_OCP ADDRESS 0x0095 RW
RX_HPH_BIAS_LDO_OCP RESET_VALUE 0x69
 LDO_OTA_BIAS_CURR BIT[7:6]
  I_1P5UA VALUE 0x0
  I_2P0UA VALUE 0x1
  I_2P5UA VALUE 0x2
  I_3P0UA VALUE 0x3
 LDO_OUT_BIAS_CURR BIT[5:4]
  I_3P0UA VALUE 0x0
  I_3P5UA VALUE 0x1
  I_4P0UA VALUE 0x2
  I_4P5UA VALUE 0x3
 OCP_REF_CURR BIT[3:2]
  I_4P0UA VALUE 0x0
  I_4P5UA VALUE 0x1
  I_5P0UA VALUE 0x2
  I_5P5UA VALUE 0x3
 SPK_DAC_BIAS_CURR BIT[1:0]
  I_2P0UA VALUE 0x0
  I_2P5UA VALUE 0x1
  I_3P0UA VALUE 0x2
  I_3P5UA VALUE 0x3

RX_HPH_BIAS_CNP ADDRESS 0x0096 RW
RX_HPH_BIAS_CNP RESET_VALUE 0x29
 WG_CURR BIT[7:4]
  I_0P0UA VALUE 0x0
  I_0P5UA VALUE 0x1
  I_2P5UA VALUE 0x5
  I_5P0UA VALUE 0xA
  I_7P5UA VALUE 0xF
 OTA_BIAS_CURR BIT[3:2]
  I_3P0UA VALUE 0x0
  I_3P5UA VALUE 0x1
  I_4P0UA VALUE 0x2
  I_4P5UA VALUE 0x3
 VBAT_LDO_CURR BIT[1:0]
  I_0P5UA VALUE 0x0
  I_1P0UA VALUE 0x1
  I_1P5UA VALUE 0x2
  I_2P0UA VALUE 0x3

RX_HPH_CNP_EN ADDRESS 0x0097 RW
RX_HPH_CNP_EN RESET_VALUE 0x80
 FSM_CLK_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 FSM_RESET BIT[6]
  NORMAL_OP VALUE 0x0
  RESET VALUE 0x1
 HPH_PA_EN BIT[5:4]
  NONE VALUE 0x0
  HPHR VALUE 0x1
  HPHL VALUE 0x2
  HPHR_HPHL VALUE 0x3
 FSM_OVERRIDE_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DBG_CURR_DIRECTION_L BIT[2]
  SINK VALUE 0x0
  SOURCE VALUE 0x1
 DBG_CURR_DIRECTION_R BIT[1]
  SINK VALUE 0x0
  SOURCE VALUE 0x1
 DBG_VREF_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_HPH_CNP_WG_CTL ADDRESS 0x0098 RW
RX_HPH_CNP_WG_CTL RESET_VALUE 0xDA
 GM3_BOOST_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PWR_DN_SEQ_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 VREF_TIMER BIT[5:3]
  T_0US VALUE 0x0
  T_1X0P72US VALUE 0x1
  T_3X0P72US VALUE 0x3
  T_7X0P72US VALUE 0x7
 CURR_LDIV_CTL BIT[2:0]
  DIV_250 VALUE 0x0
  DIV_333 VALUE 0x1
  DIV_500 VALUE 0x2
  DIV_1000 VALUE 0x3
  DIV_2000 VALUE 0x7

RX_HPH_CNP_WG_TIME ADDRESS 0x0099 RW
RX_HPH_CNP_WG_TIME RESET_VALUE 0x16
 WG_FINE_TIMER BIT[7:2]
  T_0MS VALUE 0x00
  T_1MS VALUE 0x01
  T_5MS VALUE 0x05
  T_60MS VALUE 0x3F
 VBAT_LDO_OUT BIT[1:0]
  V_1P9V VALUE 0x0
  V_2P8V VALUE 0x1
  V_3P0V VALUE 0x2
  V_3P2V VALUE 0x3

RX_HPH_L_TEST ADDRESS 0x009A RW
RX_HPH_L_TEST RESET_VALUE 0x00
 PA_BIAS_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PA_OUT2_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PA_OUT_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PA_CNP_SW_CONN BIT[4]
  STATIC VALUE 0x0
  WAVEGEN VALUE 0x1
 PA_CNP_SW_OVERRIDE_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 OCP_DET_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DIS_ZDET_VDSOP BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DIS_ZDET_RFBOS BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_HPH_L_PA_DAC_CTL ADDRESS 0x009B RW
RX_HPH_L_PA_DAC_CTL RESET_VALUE 0x20
 GM3_IBIAS_CTL BIT[7:4]
  GM_400_PCT VALUE 0x1
  GM_200_PCT VALUE 0x2
  GM_100_PCT VALUE 0x4
  GM_50_PCT VALUE 0x8
  GM_33_PCT VALUE 0xC
 DAC_DATA_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DAC_SAMPLE_EDGE_SEL BIT[2]
  FALLING VALUE 0x0
  RISING VALUE 0x1
 DATA_RESET BIT[1]
  NORMAL_OP VALUE 0x0
  RESET VALUE 0x1
 INV_DATA BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_HPH_R_TEST ADDRESS 0x009C RW
RX_HPH_R_TEST RESET_VALUE 0x00
 PA_BIAS_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PA_OUT2_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PA_OUT_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PA_CNP_SW_CONN BIT[4]
  STATIC VALUE 0x0
  WAVEGEN VALUE 0x1
 PA_CNP_SW_OVERRIDE_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 OCP_DET_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DIS_ZDET_VDSOP BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DIS_ZDET_RFBOS BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_HPH_R_PA_DAC_CTL ADDRESS 0x009D RW
RX_HPH_R_PA_DAC_CTL RESET_VALUE 0x20
 GM3_IBIAS_CTL BIT[7:4]
  GM_400_PCT VALUE 0x1
  GM_200_PCT VALUE 0x2
  GM_100_PCT VALUE 0x4
  GM_50_PCT VALUE 0x8
  GM_33_PCT VALUE 0xC
 DAC_DATA_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DAC_SAMPLE_EDGE_SEL BIT[2]
  FALLING VALUE 0x0
  RISING VALUE 0x1
 DATA_RESET BIT[1]
  NORMAL_OP VALUE 0x0
  RESET VALUE 0x1
 INV_DATA BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_EAR_EN ADDRESS 0x009E RW
RX_EAR_EN RESET_VALUE 0x12
 PA_SEL BIT[7]
  HPH VALUE 0x0
  EAR VALUE 0x1
 EAR_PA_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 GAIN BIT[5]
  POS_1P5_DB_DI VALUE 0x0
  POS_6_DB_DI VALUE 0x1
 EAR_CM_SEL BIT[4:3]
  VCM_1P5V VALUE 0x0
  VCM_1P56V VALUE 0x1
  VCM_1P6V VALUE 0x2
  VCM_1P65V VALUE 0x3
 EAR_CMBUF_BIAS_CURR BIT[2:1]
  I_1P5UA VALUE 0x0
  I_2P0UA VALUE 0x1
  I_2P5UA VALUE 0x2
  I_3P0UA VALUE 0x3
 SPK_VBAT_LDO_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RX_ATEST ADDRESS 0x009F RW
RX_ATEST RESET_VALUE 0x01
 PA_L_ATEST_EN BIT[7]
 LDOL_ATEST2_CAL BIT[6]
 PA_R_ATEST_EN BIT[5]
 LDOR_ATEST2_CAL BIT[4]
 DAC_ATEST_EN BIT[3]
 LINE_OUT_ATEST_EN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 HPH_EAR_INPUT_PAIR_BODY_BIAS_VOLTAGE_PROGRAMMING BIT[1:0]
  V_1P95V VALUE 0x0
  V_1P65V VALUE 0x1
  V_1P52V VALUE 0x2
  V_1P44V VALUE 0x3

RX_HPH_STATUS ADDRESS 0x00A0 R
RX_HPH_STATUS RESET_VALUE 0x0C
 STATUS BIT[7:0]

RX_EAR_STATUS ADDRESS 0x00A1 R
RX_EAR_STATUS RESET_VALUE 0x10
 EAR_STATUS BIT[7:5]
 FRZ_B_STATUS BIT[4]
  FREEZE_ASSERT VALUE 0x0
  FREEZE_DEASSERT VALUE 0x1

SPKR_DAC_CTL ADDRESS 0x00B0 RW
SPKR_DAC_CTL RESET_VALUE 0x83
 REF_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DAC_GAIN BIT[6:5]
  POS_0P00_DB VALUE 0x0
  POS_0P27_DB VALUE 0x1
  POS_0P54_DB VALUE 0x2
 DAC_RESET BIT[4]
  NORMAL VALUE 0x0
  RESET VALUE 0x1
 CLK_POLARITY BIT[3]
  FALLING VALUE 0x0
  RISING VALUE 0x1
 MCLK_SEL BIT[2]
  MCLK VALUE 0x0
  NCPCLK VALUE 0x1
 CAL_BYPASS BIT[1]
  BYPASS VALUE 0x0
  NORMAL VALUE 0x1
 CLK_4X_B BIT[0]
  NORMAL_4XCLK VALUE 0x0
  NORMAL_CLK VALUE 0x1

SPKR_DRV_CLIP_DET ADDRESS 0x00B1 RW
SPKR_DRV_CLIP_DET RESET_VALUE 0x91
 CLIP_LIMIT BIT[7:5]
  N_0 VALUE 0x0
  N_1 VALUE 0x1
  N_2 VALUE 0x2
  N_3 VALUE 0x3
  N_4 VALUE 0x4
  N_5 VALUE 0x5
  N_6 VALUE 0x6
  N_7 VALUE 0x7
 FIFO_LEN BIT[4:2]
  N_1 VALUE 0x0
  N_2 VALUE 0x1
  N_3 VALUE 0x2
  N_4 VALUE 0x3
  N_5 VALUE 0x4
  N_6 VALUE 0x5
  N_7 VALUE 0x6
  N_8 VALUE 0x7
 CLIP_MODE BIT[1:0]
  DISABLE VALUE 0x0
  ENABLE_CLIP_DET VALUE 0x1
  CNP_TEST_START_UP VALUE 0x2
  CNP_TEST_SHUT_DOWN VALUE 0x3

SPKR_DRV_CTL ADDRESS 0x00B2 RW
SPKR_DRV_CTL RESET_VALUE 0x69
 CLASSD_PA_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CAL_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 SETTLE_EN BIT[5]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PWM_STATES BIT[4]
  PWM_3STATE VALUE 0x0
  PWM_2STATE VALUE 0x1
 FW_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 BOOST_SET BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CMFB_SET BIT[1]
  I_200UA VALUE 0x0
  I_300UA VALUE 0x1
 GAIN_SET BIT[0]
  G18DB VALUE 0x0
  G12DB VALUE 0x1

SPKR_ANA_BIAS_SET ADDRESS 0x00B3 RW
SPKR_ANA_BIAS_SET RESET_VALUE 0x41
 INT1_CMFB_CURR BIT[7:5]
  I_9P00UA VALUE 0x0
  I_9P50UA VALUE 0x1
  I_10P00UA VALUE 0x2
  I_10P50UA VALUE 0x3
  I_11P00UA VALUE 0x4
  I_11P50UA VALUE 0x5
  I_12P00UA VALUE 0x6
  I_12UA50 VALUE 0x7
 SAR_DAC_CURR BIT[4:2]
  I_2P5UA VALUE 0x0
  I_4P5UA VALUE 0x1
  I_6P5UA VALUE 0x2
  I_8P5UA VALUE 0x3
  I_10P5UA VALUE 0x4
  I_12P5UA VALUE 0x5
  I_14P5UA VALUE 0x6
  I_16P5UA VALUE 0x7
 INT2_OPAMP_CURR BIT[1:0]
  I_7P00UA VALUE 0x0
  I_7P50UA VALUE 0x1
  I_8P00UA VALUE 0x2
  I_8P50UA VALUE 0x3

SPKR_OCP_CTL ADDRESS 0x00B4 RW
SPKR_OCP_CTL RESET_VALUE 0xE1
 OCP_EN BIT[7]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1
 OCP_HOLD BIT[6]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1
 OCP_CURR_LIMIT BIT[5:4]
  ZEROP5A VALUE 0x0
  TWOP5A VALUE 0x1
  THREEP0A VALUE 0x2
  FOURP0A VALUE 0x3
 GLITCH_FILTER BIT[3:2]
  T160NS VALUE 0x0
  T120NS VALUE 0x1
  T80NS VALUE 0x2
  T40NS VALUE 0x3
 INT2_SF_CURR BIT[1:0]
  I_10P00UA VALUE 0x0
  I_15P00UA VALUE 0x1
  I_20P00UA VALUE 0x2
  I_25P00UA VALUE 0x3

SPKR_PWRSTG_CTL ADDRESS 0x00B5 RW
SPKR_PWRSTG_CTL RESET_VALUE 0x1E
 BBM_EN BIT[7]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1
 HBRDGE_EN BIT[6]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1
 CLAMP_EN BIT[5]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEADTIME BIT[4:3]
  T20NS VALUE 0x0
  T15NS VALUE 0x1
  T10NS VALUE 0x2
  T05NS VALUE 0x3
 SLEW BIT[2:1]
  T20NS VALUE 0x0
  T15NS VALUE 0x1
  T10NS VALUE 0x2
  T05NS VALUE 0x3
 DAC_EN BIT[0]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1

SPKR_DRV_MISC ADDRESS 0x00B6 RW
SPKR_DRV_MISC RESET_VALUE 0xCB
 CMP_CURR BIT[7:5]
  I_2P25UA VALUE 0x0
  I_3P00UA VALUE 0x1
  I_3P50UA VALUE 0x2
  I_4P00UA VALUE 0x3
  I_4P50UA VALUE 0x4
  I_5P00UA VALUE 0x5
  I_5P50UA VALUE 0x6
  I_6P00UA VALUE 0x7
 INT1_OTA1_CURR BIT[4:3]
  I_14UA VALUE 0x0
  I_15UA VALUE 0x1
  I_16UA VALUE 0x2
  I_17UA VALUE 0x3
 INT2_OTA2_CURR BIT[2:1]
  I_14UA VALUE 0x0
  I_15UA VALUE 0x1
  I_16UA VALUE 0x2
  I_17UA VALUE 0x3
 PWM_CLK_SEL BIT[0]
  CLK_600KHZ VALUE 0x0
  CLK_300KHZ VALUE 0x1

SPKR_DRV_DBG ADDRESS 0x00B7 RW
SPKR_DRV_DBG RESET_VALUE 0x01
 ATEST_EN BIT[7]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1
 ATEST_HBRDG_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 HBRIDGE_LEFT_CTL BIT[5:4]
  PMOS_EN VALUE 0x0
  NMOS_EN VALUE 0x3
 HBRIDGE_RIGHT_CTL BIT[3:2]
  PMOS_EN VALUE 0x0
  NMOS_EN VALUE 0x3
 ATSEST_CTL BIT[1]
  DISABLE VALUE 0x0
  ATEST1_DAC1_ATEST2_DAC2_ATEST3_INTN_ATEST4_INTP VALUE 0x1
 OTA_LDO_EN BIT[0]
  DIABLE VALUE 0x0
  ENABLE VALUE 0x1

BOOST_CURRENT_LIMIT ADDRESS 0x00C0 RW
BOOST_CURRENT_LIMIT RESET_VALUE 0xE2
 MAX_CURR_LIM_ENABLE BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 EN_OCPON_PS BIT[6]
  FOLLOW_LOGIC_CONTROL_OF_PULSE_SKIPPING_BLOCK VALUE 0x0
  OCP_CIRCUIT_ALWAYS_ON_DURING_PULSE_SKIPPING_MODE VALUE 0x1
 ENABLE_SOFTSTART BIT[5]
  DEFAULT_SETTING VALUE 0x0
  SET_OCP_CURRENT_LIMIT_TO_1A_DURING_SOFTSTART VALUE 0x1
 SOFTSTART_DELAY BIT[4]
  DELAY_240US VALUE 0x0
  DELAY_400US VALUE 0x1
 SET_CURRENT_MAX BIT[2:0]
  I_0P5A VALUE 0x0
  I_1P0A VALUE 0x1
  I_1P5A VALUE 0x2
  I_2P0A VALUE 0x3
  I_2P5A VALUE 0x4
  I_3P0A VALUE 0x5
  I_3P5A VALUE 0x6
  I_4P0A VALUE 0x7

BOOST_OUTPUT_VOLTAGE ADDRESS 0x00C1 RW
BOOST_OUTPUT_VOLTAGE RESET_VALUE 0x14
 SET_OUTPUT_VOLTAGE BIT[4:0]
  VOUT_4P000V VALUE 0x00
  VOUT_4P050V VALUE 0x01
  VOUT_4P100V VALUE 0x02
  VOUT_4P150V VALUE 0x03
  VOUT_4P200V VALUE 0x04
  VOUT_4P250V VALUE 0x05
  VOUT_4P300V VALUE 0x06
  VOUT_4P350V VALUE 0x07
  VOUT_4P400V VALUE 0x08
  VOUT_4P450V VALUE 0x09
  VOUT_4P500V VALUE 0x0A
  VOUT_4P550V VALUE 0x0B
  VOUT_4P600V VALUE 0x0C
  VOUT_4P650V VALUE 0x0D
  VOUT_4P700V VALUE 0x0E
  VOUT_4P750V VALUE 0x0F
  VOUT_4P800V VALUE 0x10
  VOUT_4P850V VALUE 0x11
  VOUT_4P900V VALUE 0x12
  VOUT_4P950V VALUE 0x13
  VOUT_5P000V VALUE 0x14
  VOUT_5P050V VALUE 0x15
  VOUT_5P100V VALUE 0x16
  VOUT_5P150V VALUE 0x17
  VOUT_5P200V VALUE 0x18
  VOUT_5P250V VALUE 0x19
  VOUT_5P300V VALUE 0x1A
  VOUT_5P350V VALUE 0x1B
  VOUT_5P400V VALUE 0x1C
  VOUT_5P450V VALUE 0x1D
  VOUT_5P500V VALUE 0x1E
  VOUT_5P550V VALUE 0x1F

BOOST_BYPASS_MODE ADDRESS 0x00C2 RW
BOOST_BYPASS_MODE RESET_VALUE 0x18
 EN_PFET_BYPASS BIT[7]
  DISABLE_BYPASS VALUE 0x0
  BYPASS_PFET VALUE 0x1
 PFET_FORCE BIT[6]
  FORCE_PFET_OFF VALUE 0x0
  FORCE_PFET_ON VALUE 0x1
 BYPASS_MODE_EN BIT[5]
  DISABLE_BYPASS_MODE VALUE 0x0
  ENABLE_BYPASS_MODE VALUE 0x1
 EN_MONITOR BIT[4]
  DISABLE_MONITOR VALUE 0x0
  ENABLE_MONITOR VALUE 0x1
 EN_VCOMPARE BIT[3]
  DISABLE_VCOMPARE VALUE 0x0
  ENABLE_VCOMPARE VALUE 0x1
 OUTPUT_PULLDOWN_EN BIT[2]
  DISABLE_PULLDOWN VALUE 0x0
  ENABLE_PULLDOWN VALUE 0x1
 EN_NFET_BYPASS BIT[1]
  PWM_CTL_NFET VALUE 0x0
  EXTERNAL_CTL_NFET VALUE 0x1
 NFET_FORCE BIT[0]
  FORCE_NFET_OFF VALUE 0x0
  FORCE_NFET_ON VALUE 0x1

BOOST_EN_CTL ADDRESS 0x00C3 RW
BOOST_EN_CTL RESET_VALUE 0x5F
 BOOST_ENABLE BIT[7]
  MODULE_DISABLE VALUE 0x0
  MODULE_ENABLE VALUE 0x1
 PULSE_SKIP_MODE BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PULSE_SKIP_THRES BIT[5:4]
  PULSESKIP_THRES_50MA VALUE 0x0
  PULSESKIP_THRES_100MA VALUE 0x1
  PULSESKIP_THRES_150MA VALUE 0x2
  PULSESKIP_THRES_200MA VALUE 0x3
 LOOP_COMP_CAP BIT[3:2]
  C_40PF VALUE 0x0
  C_60PF VALUE 0x1
  C_80PF VALUE 0x2
  C_100PF VALUE 0x3
 LOOP_COMP_RES BIT[1:0]
  R_100K VALUE 0x0
  R_200K VALUE 0x1
  R_500K VALUE 0x2
  R_600K VALUE 0x3

SLOPE_COMP_IP_ZERO ADDRESS 0x00C4 RW
SLOPE_COMP_IP_ZERO RESET_VALUE 0x88
 SLOPE_COMP_CURRNET BIT[7:5]
  I_4P5UA VALUE 0x0
  I_4P0UA VALUE 0x1
  I_3P5UA VALUE 0x2
  I_3P0UA VALUE 0x3
  I_2P5UA VALUE 0x4
  I_2P0UA VALUE 0x5
  I_1P5UA VALUE 0x6
  I_1P0UA VALUE 0x7
 SLOPE_COMP_DOUBLER BIT[4]
  DOUBLE VALUE 0x0
  NO_DOUBLE VALUE 0x1
 ZX_DETECT_ON BIT[3]
  FORCE_IP_ZERO_DETETOR_OUPUT_ZERO VALUE 0x0
  ENABLE_IP_ZERO_DETECTION VALUE 0x1
 AUTOZERO_ON BIT[2]
  AUTO_ZERO_WHEN_PFET_OFF VALUE 0x0
  NO_AUTO_ZERO VALUE 0x1

RDSON_MAX_DUTY_CYCLE ADDRESS 0x00C5 RW
RDSON_MAX_DUTY_CYCLE RESET_VALUE 0xC0
 NFET_SW_SIZE BIT[7]
  TWOBY3_FULL_SIZE VALUE 0x0
  FULL_SIZE VALUE 0x1
 EN_MAX_DUTY_CYCLE BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

BOOST_TEST_1 ADDRESS 0x00C6 RW
BOOST_TEST_1 RESET_VALUE 0x00
 ATEST_CTL BIT[7:5]
  NO_SIG VALUE 0x0
  ERR_AMP_OUT VALUE 0x1
  NFET_DSNS VALUE 0x2
  NFET_SSNS VALUE 0x3
  INT_REF_SIG_1V VALUE 0x4
  PVDD_DLOW VALUE 0x5
  PVDD_D0P25 VALUE 0x6
  VREF_PS VALUE 0x7
 DTEST_CTL BIT[4:1]
  DVSS_1 VALUE 0x0
  IP_ZERO_COMP_OUT VALUE 0x1
  CUR_COMP_OUT VALUE 0x2
  CURR_LIM_COMP_OUT VALUE 0x3
  PULSE_SKIP_COMP_OUT VALUE 0x4
  NMOS_GATE VALUE 0x5
  SENSE_GATE VALUE 0x6
  NMOS_CTL_CMD VALUE 0x7
  PMOS_GATE VALUE 0x8
  DUTY_CYCLE_CTL VALUE 0x9
  DUTY_0P25_COMP_OUT VALUE 0xA
  DVSS_2 VALUE 0xB
  CLK_DLY VALUE 0xC
  MAXD VALUE 0xD
  DVSS_3 VALUE 0xE
  DVSS_4 VALUE 0xF
 DTEST_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

BOOST_TEST_2 ADDRESS 0x00C7 RW
BOOST_TEST_2 RESET_VALUE 0x00
 REG_BYPASS BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DUTY_MODULATION BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CLK_SEL BIT[2]
  PMIC VALUE 0x0
  ANALOG VALUE 0x1
 CUR_COMP_OFFSET BIT[1:0]
  NEG_ZERO VALUE 0x0
  NEG_1P5MV VALUE 0x1
  NEG_3P0MV VALUE 0x2
  NEG_4P5MV VALUE 0x3

SPKR_SAR_STATUS ADDRESS 0x00C8 R
SPKR_SAR_STATUS RESET_VALUE 0x00
 SAR_ADC BIT[6:0]

SPKR_DRV_STATUS ADDRESS 0x00C9 R
SPKR_DRV_STATUS RESET_VALUE 0x00
 CAL_STOP BIT[7]
 POS_PMOS_OCP_1 BIT[6]
 POS_NMOS_OCP_2 BIT[5]
 NEG_PMOS_OCP_1 BIT[4]
 NEG_NMOS_OCP_2 BIT[3]
 CLIP_DET_P BIT[1]
 CLIP_DET_N BIT[0]

PBUS_ADD_CSR ADDRESS 0x00CE RW
PBUS_ADD_CSR RESET_VALUE 0x00
 REG BIT[7:0]

PBUS_ADD_SEL ADDRESS 0x00CF RW
PBUS_ADD_SEL RESET_VALUE 0x00
 REG BIT[0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 D_CDC_BOOST_OCP_INT BIT[7]
 D_CDC_LO_CNP_INT BIT[6]
 D_CDC_HPHL_CNP_INT BIT[5]
 D_CDC_HPHR_CNP_INT BIT[4]
 D_CDC_EAR_CNP_INT BIT[3]
 D_CDC_HPHL_OCP_INT BIT[2]
 D_CDC_HPHR_OCP_INT BIT[1]
 D_CDC_EAR_OCP_INT BIT[0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 TRIM_NUM BIT[7:0]

TRIM_CTRL1 ADDRESS 0x00F1 RW
TRIM_CTRL1 RESET_VALUE 0x00
 TRIM_CTRL1 BIT[7:0]

TRIM_CTRL2 ADDRESS 0x00F2 RW
TRIM_CTRL2 RESET_VALUE 0x00
 TRIM_CTRL2 BIT[7:0]

TRIM_CTRL3 ADDRESS 0x00F3 RW
TRIM_CTRL3 RESET_VALUE 0x00
 TRIM_CTRL3 BIT[7:0]

TRIM_CTRL4 ADDRESS 0x00F4 RW
TRIM_CTRL4 RESET_VALUE 0x00
 TRIM_CTRL_RDAC_HPHEAR BIT[7:6]
  G_0DB VALUE 0x0
  G_0P27DB VALUE 0x1
  G_0P54DB VALUE 0x2
 TRIM_CTRL_RDAC_SPKR BIT[5:4]
  G_0DB VALUE 0x0
  G_0P27DB VALUE 0x1
  G_0P54DB VALUE 0x2
 TRIM_CTRL_RDAC_LO BIT[3:2]
  G_0DB VALUE 0x0
  G_0P27DB VALUE 0x1
  G_0P54DB VALUE 0x2

SPMI_OPTIONS_BASE BASE 0x00020600 spmi_optionsaddr 31:0

 spmi_options MODULE OFFSET=SPMI_OPTIONS_BASE+0x00000000 MAX=SPMI_OPTIONS_BASE+0x000000FF APRE=SPMI_OPTIONS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.SPMI_OPTIONS_BASE.SPMI_OPTIONS
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  SPMI_ONLY VALUE 0x01
  SPMI_I2C VALUE 0x05

SPMI_SLAVE_ID0 ADDRESS 0x0044 RW
SPMI_SLAVE_ID0 RESET_VALUE 0x02
 SPMI_SLAVE_ID0 BIT[3:0]
  SID_0 VALUE 0x0
  SID_1 VALUE 0x1
  SID_2 VALUE 0x2
  SID_3 VALUE 0x3
  SID_4 VALUE 0x4
  SID_5 VALUE 0x5
  SID_6 VALUE 0x6
  SID_7 VALUE 0x7
  SID_8 VALUE 0x8
  SID_9 VALUE 0x9
  SID_10 VALUE 0xA
  SID_11 VALUE 0xB
  SID_12 VALUE 0xC
  SID_13 VALUE 0xD
  SID_14 VALUE 0xE
  SID_15 VALUE 0xF

SPMI_SLAVE_ID1 ADDRESS 0x0045 RW
SPMI_SLAVE_ID1 RESET_VALUE 0x03
 SPMI_SLAVE_ID1 BIT[3:0]
  SID_0 VALUE 0x0
  SID_1 VALUE 0x1
  SID_2 VALUE 0x2
  SID_3 VALUE 0x3
  SID_4 VALUE 0x4
  SID_5 VALUE 0x5
  SID_6 VALUE 0x6
  SID_7 VALUE 0x7
  SID_8 VALUE 0x8
  SID_9 VALUE 0x9
  SID_10 VALUE 0xA
  SID_11 VALUE 0xB
  SID_12 VALUE 0xC
  SID_13 VALUE 0xD
  SID_14 VALUE 0xE
  SID_15 VALUE 0xF

SPMI_GROUP_ID0 ADDRESS 0x0046 RW
SPMI_GROUP_ID0 RESET_VALUE 0x0E
 SPMI_GROUP_ID0 BIT[3:0]
  GID_0 VALUE 0x0
  GID_1 VALUE 0x1
  GID_2 VALUE 0x2
  GID_3 VALUE 0x3
  GID_4 VALUE 0x4
  GID_5 VALUE 0x5
  GID_6 VALUE 0x6
  GID_7 VALUE 0x7
  GID_8 VALUE 0x8
  GID_9 VALUE 0x9
  GID_10 VALUE 0xA
  GID_11 VALUE 0xB
  GID_12 VALUE 0xC
  GID_13 VALUE 0xD
  GID_14 VALUE 0xE
  GID_15 VALUE 0xF

SPMI_GROUP_ID1 ADDRESS 0x0047 RW
SPMI_GROUP_ID1 RESET_VALUE 0x0F
 SPMI_GROUP_ID1 BIT[3:0]
  GID_0 VALUE 0x0
  GID_1 VALUE 0x1
  GID_2 VALUE 0x2
  GID_3 VALUE 0x3
  GID_4 VALUE 0x4
  GID_5 VALUE 0x5
  GID_6 VALUE 0x6
  GID_7 VALUE 0x7
  GID_8 VALUE 0x8
  GID_9 VALUE 0x9
  GID_10 VALUE 0xA
  GID_11 VALUE 0xB
  GID_12 VALUE 0xC
  GID_13 VALUE 0xD
  GID_14 VALUE 0xE
  GID_15 VALUE 0xF

PON_OPTIONS_BASE BASE 0x00020800 pon_optionsaddr 31:0

 pon_options MODULE OFFSET=PON_OPTIONS_BASE+0x00000000 MAX=PON_OPTIONS_BASE+0x000000FF APRE=PON_OPTIONS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660L.PON_OPTIONS_BASE.PON_OPTIONS
SPMI_SLAVE_RB ADDRESS 0x0043 RW
SPMI_SLAVE_RB RESET_VALUE 0x01
 SPMI_SLAVE_RB BIT[0]
  SPMI_SLAVE_RESET VALUE 0x0
  SPMI_SLAVE_ACTIVE VALUE 0x1
