
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
12       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31)

*******************************************************************
Modules that may have changed as a result of file changes: 26
MID:  lib.cell.view
0        COREAPB3_LIB.COREAPB3_MUXPTOB3.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
1        COREAPB3_LIB.CoreAPB3.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
2        COREAPB3_LIB.coreapb3_iaddr_reg.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
3        work.CoreGPIO.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
4        work.CoreResetP.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
5        work.FAB_INT.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (module definition)
6        work.FAB_INT_sb.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
7        work.FAB_INT_sb_CCC_0_FCCC.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
8        work.FAB_INT_sb_CoreUARTapb_0_0_COREUART.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
9        work.FAB_INT_sb_CoreUARTapb_0_0_Clock_gen.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
10       work.FAB_INT_sb_CoreUARTapb_0_0_CoreUARTapb.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
11       work.FAB_INT_sb_CoreUARTapb_0_0_Rx_async.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
12       work.FAB_INT_sb_CoreUARTapb_0_0_Tx_async.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
13       work.FAB_INT_sb_CoreUARTapb_0_0_fifo_256x8.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
14       work.FAB_INT_sb_CoreUARTapb_0_0_fifo_ctrl_128.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
15       work.FAB_INT_sb_CoreUARTapb_0_0_ram128x8_pa4.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
16       work.FAB_INT_sb_FABOSC_0_OSC.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
17       work.FAB_INT_sb_MSS.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
18       work.MSS_005.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
19       work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
20       work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
21       work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
22       work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
23       work.XTLOSC.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
24       work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)
25       work.coreresetp_pcie_hotreset.verilog may have changed because the following files changed:
                        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT\FAB_INT.v (2024-08-22 17:56:17, 2024-08-22 17:57:31) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 23
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v (2024-01-04 21:41:02)
1        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\hypermods.v (2024-01-04 21:34:40)
2        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_objects.v (2024-01-04 21:34:40)
3        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_pipes.svh (2024-01-04 21:34:40)
4        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\umr_capim.v (2024-01-04 21:38:34)
5        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v (2024-08-16 14:57:39)
6        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v (2024-08-16 14:57:39)
7        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v (2024-08-16 14:57:39)
8        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v (2024-08-19 10:23:02)
9        D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2024-08-16 11:56:28)
10       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2024-08-16 11:56:28)
11       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2024-07-09 11:44:48)
13       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT_sb\CCC_0\FAB_INT_sb_CCC_0_FCCC.v (2024-08-22 17:55:24)
14       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v (2024-08-22 17:55:25)
15       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v (2024-08-22 17:55:25)
16       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v (2024-08-22 17:55:25)
17       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v (2024-08-22 17:55:25)
18       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v (2024-08-22 17:55:25)
19       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v (2024-08-22 17:55:25)
20       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT_sb\FABOSC_0\FAB_INT_sb_FABOSC_0_OSC.v (2024-08-22 17:55:26)
21       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT_sb\FAB_INT_sb.v (2024-08-22 17:55:26)
22       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT_sb_MSS\FAB_INT_sb_MSS.v (2024-08-22 17:55:22)
23       D:\libero_tests\ABFN_GPIO_UART_FAB_INT\component\work\FAB_INT_sb_MSS\FAB_INT_sb_MSS_syn.v (2024-08-22 17:55:22)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
