{
    "code": "module TopModule (\n    input  logic [15:0] scancode,\n    output logic left,\n    output logic down,\n    output logic right,\n    output logic up\n);\n\n    always @(*) begin\n        // Default output values\n        left = 1'b0;\n        down = 1'b0;\n        right = 1'b0;\n        up = 1'b0;\n\n        // Check the scancode and assert the appropriate output\n        case (scancode)\n            16'hE06B: left = 1'b1;   // Left arrow\n            16'hE072: down = 1'b1;   // Down arrow\n            16'hE074: right = 1'b1;  // Right arrow\n            16'hE075: up = 1'b1;     // Up arrow\n            default: begin\n                // All outputs remain low (0) for any other scancode\n            end\n        endcase\n    end\n\nendmodule\n\n// VERILOG-EVAL: response did not use [BEGIN]/[DONE] correctly",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}