Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:17:22 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.783    -1496.159                   1301                 2540        0.149        0.000                      0                 2540        3.000        0.000                       0                  1048  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -22.783    -1496.159                   1301                 2540        0.149        0.000                      0                 2540        3.000        0.000                       0                  1048  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         1301  Failing Endpoints,  Worst Slack      -22.783ns,  Total Violation    -1496.159ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.783ns  (required time - arrival time)
  Source:                 done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        29.730ns  (logic 17.922ns (60.282%)  route 11.808ns (39.718%))
  Logic Levels:           76  (CARRY4=59 LUT1=1 LUT2=5 LUT3=9 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.973     0.973    done_reg2/clk
    SLICE_X33Y50         FDRE                                         r  done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg2/out_reg[0]/Q
                         net (fo=16, routed)          0.840     2.269    fsm8/done_reg2_out
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.393 f  fsm8/done_i_2/O
                         net (fo=9, routed)           0.630     3.023    fsm8/done_i_2_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.147 r  fsm8/out[14]_i_5/O
                         net (fo=1, routed)           0.475     3.622    fsm8/out[14]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.020 r  fsm8/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    fsm8/out_reg[14]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.313 r  fsm8/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.495     4.807    sqrt0/CO[0]
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.373     5.180 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.180    fsm8/S[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.556 r  fsm8/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.556    fsm8/out_reg[13]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  fsm8/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.994     6.667    fsm8/out[13]_i_5_0[0]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.791 r  fsm8/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.791    fsm8/out[12]_i_10_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  fsm8/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    fsm8/out_reg[12]_i_2_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.573 r  fsm8/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.505     8.078    sqrt0/out_reg[12]_0[0]
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.313     8.391 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     8.391    fsm8/out[10]_i_15_0[1]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  fsm8/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.924    fsm8/out_reg[11]_i_4_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  fsm8/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.041    fsm8/out_reg[11]_i_2_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.220 r  fsm8/out_reg[11]_i_1__0/CO[1]
                         net (fo=17, routed)          0.659     9.879    fsm8/out[11]_i_3_0[0]
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.332    10.211 r  fsm8/out[10]_i_19/O
                         net (fo=1, routed)           0.000    10.211    fsm8/out[10]_i_19_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  fsm8/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.612    fsm8/out_reg[10]_i_12_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  fsm8/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.726    fsm8/out_reg[10]_i_7_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  fsm8/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.840    fsm8/out_reg[10]_i_2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  fsm8/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.015    11.969    fsm8/out[10]_i_6_0[0]
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.093 r  fsm8/out[9]_i_17/O
                         net (fo=1, routed)           0.000    12.093    fsm8/out[9]_i_17_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.494 r  fsm8/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.494    fsm8/out_reg[9]_i_10_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.608 r  fsm8/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    fsm8/out_reg[9]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  fsm8/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.722    fsm8/out_reg[9]_i_3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.944 r  fsm8/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.673    13.616    fsm8/out[9]_i_4[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.915 r  fsm8/out[8]_i_22/O
                         net (fo=1, routed)           0.000    13.915    fsm8/out[8]_i_22_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.313 r  fsm8/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.313    fsm8/out_reg[8]_i_15_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  fsm8/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.427    fsm8/out_reg[8]_i_10_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.541 r  fsm8/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.541    fsm8/out_reg[8]_i_5_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.655 r  fsm8/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.655    fsm8/out_reg[8]_i_3_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.877 r  fsm8/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.681    15.558    fsm8_n_72
    SLICE_X27Y57         LUT2 (Prop_lut2_I1_O)        0.299    15.857 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    15.857    fsm8/out[6]_i_12[1]
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  fsm8/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.407    fsm8/out_reg[7]_i_5_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  fsm8/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    fsm8/out_reg[7]_i_3_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.743 r  fsm8/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.686    17.430    fsm8_n_87
    SLICE_X26Y57         LUT3 (Prop_lut3_I1_O)        0.299    17.729 r  out[6]_i_22/O
                         net (fo=1, routed)           0.000    17.729    nrm0/S[0]
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.109 r  nrm0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.109    fsm8/out[5]_i_17[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.226 r  fsm8/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.226    fsm8/out_reg[6]_i_10_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.343 r  fsm8/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.343    fsm8/out_reg[6]_i_5_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.460 r  fsm8/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.460    fsm8/out_reg[6]_i_3_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.679 r  fsm8/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.663    19.341    fsm8_n_99
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.295    19.636 r  out[5]_i_21/O
                         net (fo=1, routed)           0.000    19.636    nrm0/out[4]_i_22[2]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.037 r  nrm0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.037    nrm0/out_reg[5]_i_15_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  nrm0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.151    fsm8/out[4]_i_12[0]
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  fsm8/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.265    fsm8/out_reg[5]_i_5_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  fsm8/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.379    fsm8/out_reg[5]_i_3_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.601 r  fsm8/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.674    21.275    fsm8_n_108
    SLICE_X29Y59         LUT3 (Prop_lut3_I1_O)        0.299    21.574 r  out[4]_i_21/O
                         net (fo=1, routed)           0.000    21.574    nrm0/out[3]_i_22[2]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.975 r  nrm0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.975    nrm0/out_reg[4]_i_15_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.089 r  nrm0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.089    nrm0/out_reg[4]_i_10_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.203 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.203    fsm8/out[3]_i_7__2[0]
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.317 r  fsm8/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.317    fsm8/out_reg[4]_i_3_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.539 r  fsm8/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.569    23.107    fsm8_n_113
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.299    23.406 r  out[3]_i_21/O
                         net (fo=1, routed)           0.000    23.406    nrm0/out[2]_i_22[1]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.782 r  nrm0/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.782    nrm0/out_reg[3]_i_15_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  nrm0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.899    nrm0/out_reg[3]_i_10_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.016 r  nrm0/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.016    nrm0/out_reg[3]_i_5_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.133 r  nrm0/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.133    nrm0/out_reg[3]_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.352 r  nrm0/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.535    24.888    nrm0_n_46
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.295    25.183 r  out[2]_i_18/O
                         net (fo=1, routed)           0.000    25.183    nrm0/out[1]_i_17[1]
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.733 r  nrm0/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.733    nrm0/out_reg[2]_i_10_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  nrm0/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.847    nrm0/out_reg[2]_i_5_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.961 r  nrm0/out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.961    nrm0/out_reg[2]_i_3_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.183 r  nrm0/out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.703    26.885    nrm0_n_60
    SLICE_X27Y64         LUT3 (Prop_lut3_I1_O)        0.299    27.184 r  out[1]_i_21/O
                         net (fo=1, routed)           0.000    27.184    nrm0/out[0]_i_22[2]
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.585 r  nrm0/out_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.585    nrm0/out_reg[1]_i_15_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.699 r  nrm0/out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.699    nrm0/out_reg[1]_i_10_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.813 r  nrm0/out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.813    nrm0/out_reg[1]_i_5_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.927 r  nrm0/out_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.927    nrm0/out_reg[1]_i_3_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.149 r  nrm0/out_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.715    28.865    nrm0_n_74
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.299    29.164 r  out[0]_i_21/O
                         net (fo=1, routed)           0.000    29.164    nrm0/out_reg[0]_i_10_0[2]
    SLICE_X26Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.540 r  nrm0/out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.540    nrm0/out_reg[0]_i_15_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.657 r  nrm0/out_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.657    nrm0/out_reg[0]_i_10_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.774 r  nrm0/out_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.774    nrm0/out_reg[0]_i_5_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.891 r  nrm0/out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.891    nrm0/out_reg[0]_i_3_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.110 f  nrm0/out_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.299    30.408    sqrt0/out_reg[0]_0[0]
    SLICE_X29Y68         LUT1 (Prop_lut1_I0_O)        0.295    30.703 r  sqrt0/out[0]_i_1/O
                         net (fo=1, routed)           0.000    30.703    sqrt0/p_2_out[0]
    SLICE_X29Y68         FDRE                                         r  sqrt0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1050, unset)         0.924     7.924    sqrt0/clk
    SLICE_X29Y68         FDRE                                         r  sqrt0/out_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -30.703    
  -------------------------------------------------------------------
                         slack                                -22.783    

Slack (VIOLATED) :        -20.987ns  (required time - arrival time)
  Source:                 done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        27.935ns  (logic 16.681ns (59.713%)  route 11.254ns (40.287%))
  Logic Levels:           70  (CARRY4=54 LUT1=1 LUT2=5 LUT3=8 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.973     0.973    done_reg2/clk
    SLICE_X33Y50         FDRE                                         r  done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg2/out_reg[0]/Q
                         net (fo=16, routed)          0.840     2.269    fsm8/done_reg2_out
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.393 f  fsm8/done_i_2/O
                         net (fo=9, routed)           0.630     3.023    fsm8/done_i_2_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.147 r  fsm8/out[14]_i_5/O
                         net (fo=1, routed)           0.475     3.622    fsm8/out[14]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.020 r  fsm8/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    fsm8/out_reg[14]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.313 r  fsm8/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.495     4.807    sqrt0/CO[0]
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.373     5.180 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.180    fsm8/S[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.556 r  fsm8/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.556    fsm8/out_reg[13]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  fsm8/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.994     6.667    fsm8/out[13]_i_5_0[0]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.791 r  fsm8/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.791    fsm8/out[12]_i_10_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  fsm8/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    fsm8/out_reg[12]_i_2_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.573 r  fsm8/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.505     8.078    sqrt0/out_reg[12]_0[0]
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.313     8.391 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     8.391    fsm8/out[10]_i_15_0[1]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  fsm8/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.924    fsm8/out_reg[11]_i_4_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  fsm8/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.041    fsm8/out_reg[11]_i_2_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.220 r  fsm8/out_reg[11]_i_1__0/CO[1]
                         net (fo=17, routed)          0.659     9.879    fsm8/out[11]_i_3_0[0]
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.332    10.211 r  fsm8/out[10]_i_19/O
                         net (fo=1, routed)           0.000    10.211    fsm8/out[10]_i_19_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  fsm8/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.612    fsm8/out_reg[10]_i_12_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  fsm8/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.726    fsm8/out_reg[10]_i_7_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  fsm8/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.840    fsm8/out_reg[10]_i_2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  fsm8/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.015    11.969    fsm8/out[10]_i_6_0[0]
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.093 r  fsm8/out[9]_i_17/O
                         net (fo=1, routed)           0.000    12.093    fsm8/out[9]_i_17_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.494 r  fsm8/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.494    fsm8/out_reg[9]_i_10_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.608 r  fsm8/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    fsm8/out_reg[9]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  fsm8/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.722    fsm8/out_reg[9]_i_3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.944 r  fsm8/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.673    13.616    fsm8/out[9]_i_4[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.915 r  fsm8/out[8]_i_22/O
                         net (fo=1, routed)           0.000    13.915    fsm8/out[8]_i_22_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.313 r  fsm8/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.313    fsm8/out_reg[8]_i_15_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  fsm8/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.427    fsm8/out_reg[8]_i_10_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.541 r  fsm8/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.541    fsm8/out_reg[8]_i_5_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.655 r  fsm8/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.655    fsm8/out_reg[8]_i_3_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.877 r  fsm8/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.681    15.558    fsm8_n_72
    SLICE_X27Y57         LUT2 (Prop_lut2_I1_O)        0.299    15.857 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    15.857    fsm8/out[6]_i_12[1]
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  fsm8/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.407    fsm8/out_reg[7]_i_5_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  fsm8/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    fsm8/out_reg[7]_i_3_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.743 r  fsm8/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.686    17.430    fsm8_n_87
    SLICE_X26Y57         LUT3 (Prop_lut3_I1_O)        0.299    17.729 r  out[6]_i_22/O
                         net (fo=1, routed)           0.000    17.729    nrm0/S[0]
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.109 r  nrm0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.109    fsm8/out[5]_i_17[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.226 r  fsm8/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.226    fsm8/out_reg[6]_i_10_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.343 r  fsm8/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.343    fsm8/out_reg[6]_i_5_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.460 r  fsm8/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.460    fsm8/out_reg[6]_i_3_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.679 r  fsm8/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.663    19.341    fsm8_n_99
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.295    19.636 r  out[5]_i_21/O
                         net (fo=1, routed)           0.000    19.636    nrm0/out[4]_i_22[2]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.037 r  nrm0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.037    nrm0/out_reg[5]_i_15_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  nrm0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.151    fsm8/out[4]_i_12[0]
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  fsm8/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.265    fsm8/out_reg[5]_i_5_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  fsm8/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.379    fsm8/out_reg[5]_i_3_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.601 r  fsm8/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.674    21.275    fsm8_n_108
    SLICE_X29Y59         LUT3 (Prop_lut3_I1_O)        0.299    21.574 r  out[4]_i_21/O
                         net (fo=1, routed)           0.000    21.574    nrm0/out[3]_i_22[2]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.975 r  nrm0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.975    nrm0/out_reg[4]_i_15_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.089 r  nrm0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.089    nrm0/out_reg[4]_i_10_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.203 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.203    fsm8/out[3]_i_7__2[0]
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.317 r  fsm8/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.317    fsm8/out_reg[4]_i_3_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.539 r  fsm8/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.569    23.107    fsm8_n_113
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.299    23.406 r  out[3]_i_21/O
                         net (fo=1, routed)           0.000    23.406    nrm0/out[2]_i_22[1]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.782 r  nrm0/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.782    nrm0/out_reg[3]_i_15_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  nrm0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.899    nrm0/out_reg[3]_i_10_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.016 r  nrm0/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.016    nrm0/out_reg[3]_i_5_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.133 r  nrm0/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.133    nrm0/out_reg[3]_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.352 r  nrm0/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.535    24.888    nrm0_n_46
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.295    25.183 r  out[2]_i_18/O
                         net (fo=1, routed)           0.000    25.183    nrm0/out[1]_i_17[1]
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.733 r  nrm0/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.733    nrm0/out_reg[2]_i_10_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  nrm0/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.847    nrm0/out_reg[2]_i_5_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.961 r  nrm0/out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.961    nrm0/out_reg[2]_i_3_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.183 r  nrm0/out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.703    26.885    nrm0_n_60
    SLICE_X27Y64         LUT3 (Prop_lut3_I1_O)        0.299    27.184 r  out[1]_i_21/O
                         net (fo=1, routed)           0.000    27.184    nrm0/out[0]_i_22[2]
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.585 r  nrm0/out_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.585    nrm0/out_reg[1]_i_15_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.699 r  nrm0/out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.699    nrm0/out_reg[1]_i_10_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.813 r  nrm0/out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.813    nrm0/out_reg[1]_i_5_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.927 r  nrm0/out_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.927    nrm0/out_reg[1]_i_3_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.149 f  nrm0/out_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.460    28.609    sqrt0/out_reg[1]_0[0]
    SLICE_X29Y68         LUT1 (Prop_lut1_I0_O)        0.299    28.908 r  sqrt0/out[1]_i_1/O
                         net (fo=1, routed)           0.000    28.908    sqrt0/out[1]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  sqrt0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1050, unset)         0.924     7.924    sqrt0/clk
    SLICE_X29Y68         FDRE                                         r  sqrt0/out_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.032     7.921    sqrt0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                         -28.908    
  -------------------------------------------------------------------
                         slack                                -20.987    

Slack (VIOLATED) :        -18.943ns  (required time - arrival time)
  Source:                 done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        25.890ns  (logic 15.417ns (59.548%)  route 10.473ns (40.452%))
  Logic Levels:           64  (CARRY4=49 LUT1=1 LUT2=5 LUT3=7 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.973     0.973    done_reg2/clk
    SLICE_X33Y50         FDRE                                         r  done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg2/out_reg[0]/Q
                         net (fo=16, routed)          0.840     2.269    fsm8/done_reg2_out
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.393 f  fsm8/done_i_2/O
                         net (fo=9, routed)           0.630     3.023    fsm8/done_i_2_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.147 r  fsm8/out[14]_i_5/O
                         net (fo=1, routed)           0.475     3.622    fsm8/out[14]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.020 r  fsm8/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    fsm8/out_reg[14]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.313 r  fsm8/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.495     4.807    sqrt0/CO[0]
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.373     5.180 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.180    fsm8/S[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.556 r  fsm8/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.556    fsm8/out_reg[13]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  fsm8/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.994     6.667    fsm8/out[13]_i_5_0[0]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.791 r  fsm8/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.791    fsm8/out[12]_i_10_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  fsm8/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    fsm8/out_reg[12]_i_2_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.573 r  fsm8/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.505     8.078    sqrt0/out_reg[12]_0[0]
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.313     8.391 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     8.391    fsm8/out[10]_i_15_0[1]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  fsm8/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.924    fsm8/out_reg[11]_i_4_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  fsm8/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.041    fsm8/out_reg[11]_i_2_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.220 r  fsm8/out_reg[11]_i_1__0/CO[1]
                         net (fo=17, routed)          0.659     9.879    fsm8/out[11]_i_3_0[0]
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.332    10.211 r  fsm8/out[10]_i_19/O
                         net (fo=1, routed)           0.000    10.211    fsm8/out[10]_i_19_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  fsm8/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.612    fsm8/out_reg[10]_i_12_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  fsm8/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.726    fsm8/out_reg[10]_i_7_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  fsm8/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.840    fsm8/out_reg[10]_i_2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  fsm8/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.015    11.969    fsm8/out[10]_i_6_0[0]
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.093 r  fsm8/out[9]_i_17/O
                         net (fo=1, routed)           0.000    12.093    fsm8/out[9]_i_17_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.494 r  fsm8/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.494    fsm8/out_reg[9]_i_10_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.608 r  fsm8/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    fsm8/out_reg[9]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  fsm8/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.722    fsm8/out_reg[9]_i_3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.944 r  fsm8/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.673    13.616    fsm8/out[9]_i_4[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.915 r  fsm8/out[8]_i_22/O
                         net (fo=1, routed)           0.000    13.915    fsm8/out[8]_i_22_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.313 r  fsm8/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.313    fsm8/out_reg[8]_i_15_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  fsm8/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.427    fsm8/out_reg[8]_i_10_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.541 r  fsm8/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.541    fsm8/out_reg[8]_i_5_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.655 r  fsm8/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.655    fsm8/out_reg[8]_i_3_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.877 r  fsm8/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.681    15.558    fsm8_n_72
    SLICE_X27Y57         LUT2 (Prop_lut2_I1_O)        0.299    15.857 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    15.857    fsm8/out[6]_i_12[1]
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  fsm8/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.407    fsm8/out_reg[7]_i_5_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  fsm8/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    fsm8/out_reg[7]_i_3_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.743 r  fsm8/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.686    17.430    fsm8_n_87
    SLICE_X26Y57         LUT3 (Prop_lut3_I1_O)        0.299    17.729 r  out[6]_i_22/O
                         net (fo=1, routed)           0.000    17.729    nrm0/S[0]
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.109 r  nrm0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.109    fsm8/out[5]_i_17[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.226 r  fsm8/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.226    fsm8/out_reg[6]_i_10_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.343 r  fsm8/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.343    fsm8/out_reg[6]_i_5_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.460 r  fsm8/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.460    fsm8/out_reg[6]_i_3_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.679 r  fsm8/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.663    19.341    fsm8_n_99
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.295    19.636 r  out[5]_i_21/O
                         net (fo=1, routed)           0.000    19.636    nrm0/out[4]_i_22[2]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.037 r  nrm0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.037    nrm0/out_reg[5]_i_15_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  nrm0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.151    fsm8/out[4]_i_12[0]
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  fsm8/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.265    fsm8/out_reg[5]_i_5_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  fsm8/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.379    fsm8/out_reg[5]_i_3_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.601 r  fsm8/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.674    21.275    fsm8_n_108
    SLICE_X29Y59         LUT3 (Prop_lut3_I1_O)        0.299    21.574 r  out[4]_i_21/O
                         net (fo=1, routed)           0.000    21.574    nrm0/out[3]_i_22[2]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.975 r  nrm0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.975    nrm0/out_reg[4]_i_15_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.089 r  nrm0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.089    nrm0/out_reg[4]_i_10_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.203 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.203    fsm8/out[3]_i_7__2[0]
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.317 r  fsm8/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.317    fsm8/out_reg[4]_i_3_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.539 r  fsm8/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.569    23.107    fsm8_n_113
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.299    23.406 r  out[3]_i_21/O
                         net (fo=1, routed)           0.000    23.406    nrm0/out[2]_i_22[1]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.782 r  nrm0/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.782    nrm0/out_reg[3]_i_15_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  nrm0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.899    nrm0/out_reg[3]_i_10_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.016 r  nrm0/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.016    nrm0/out_reg[3]_i_5_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.133 r  nrm0/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.133    nrm0/out_reg[3]_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.352 r  nrm0/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.535    24.888    nrm0_n_46
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.295    25.183 r  out[2]_i_18/O
                         net (fo=1, routed)           0.000    25.183    nrm0/out[1]_i_17[1]
    SLICE_X28Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.733 r  nrm0/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.733    nrm0/out_reg[2]_i_10_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  nrm0/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.847    nrm0/out_reg[2]_i_5_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.961 r  nrm0/out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.961    nrm0/out_reg[2]_i_3_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.183 f  nrm0/out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.382    26.564    sqrt0/out_reg[2]_0[0]
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.299    26.863 r  sqrt0/out[2]_i_1/O
                         net (fo=1, routed)           0.000    26.863    sqrt0/out[2]_i_1_n_0
    SLICE_X31Y67         FDRE                                         r  sqrt0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1050, unset)         0.924     7.924    sqrt0/clk
    SLICE_X31Y67         FDRE                                         r  sqrt0/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -26.863    
  -------------------------------------------------------------------
                         slack                                -18.943    

Slack (VIOLATED) :        -17.112ns  (required time - arrival time)
  Source:                 done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        24.059ns  (logic 14.118ns (58.682%)  route 9.941ns (41.318%))
  Logic Levels:           59  (CARRY4=45 LUT1=1 LUT2=5 LUT3=6 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.973     0.973    done_reg2/clk
    SLICE_X33Y50         FDRE                                         r  done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg2/out_reg[0]/Q
                         net (fo=16, routed)          0.840     2.269    fsm8/done_reg2_out
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.393 f  fsm8/done_i_2/O
                         net (fo=9, routed)           0.630     3.023    fsm8/done_i_2_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.147 r  fsm8/out[14]_i_5/O
                         net (fo=1, routed)           0.475     3.622    fsm8/out[14]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.020 r  fsm8/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    fsm8/out_reg[14]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.313 r  fsm8/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.495     4.807    sqrt0/CO[0]
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.373     5.180 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.180    fsm8/S[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.556 r  fsm8/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.556    fsm8/out_reg[13]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  fsm8/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.994     6.667    fsm8/out[13]_i_5_0[0]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.791 r  fsm8/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.791    fsm8/out[12]_i_10_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  fsm8/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    fsm8/out_reg[12]_i_2_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.573 r  fsm8/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.505     8.078    sqrt0/out_reg[12]_0[0]
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.313     8.391 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     8.391    fsm8/out[10]_i_15_0[1]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  fsm8/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.924    fsm8/out_reg[11]_i_4_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  fsm8/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.041    fsm8/out_reg[11]_i_2_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.220 r  fsm8/out_reg[11]_i_1__0/CO[1]
                         net (fo=17, routed)          0.659     9.879    fsm8/out[11]_i_3_0[0]
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.332    10.211 r  fsm8/out[10]_i_19/O
                         net (fo=1, routed)           0.000    10.211    fsm8/out[10]_i_19_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  fsm8/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.612    fsm8/out_reg[10]_i_12_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  fsm8/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.726    fsm8/out_reg[10]_i_7_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  fsm8/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.840    fsm8/out_reg[10]_i_2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  fsm8/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.015    11.969    fsm8/out[10]_i_6_0[0]
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.093 r  fsm8/out[9]_i_17/O
                         net (fo=1, routed)           0.000    12.093    fsm8/out[9]_i_17_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.494 r  fsm8/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.494    fsm8/out_reg[9]_i_10_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.608 r  fsm8/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    fsm8/out_reg[9]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  fsm8/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.722    fsm8/out_reg[9]_i_3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.944 r  fsm8/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.673    13.616    fsm8/out[9]_i_4[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.915 r  fsm8/out[8]_i_22/O
                         net (fo=1, routed)           0.000    13.915    fsm8/out[8]_i_22_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.313 r  fsm8/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.313    fsm8/out_reg[8]_i_15_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  fsm8/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.427    fsm8/out_reg[8]_i_10_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.541 r  fsm8/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.541    fsm8/out_reg[8]_i_5_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.655 r  fsm8/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.655    fsm8/out_reg[8]_i_3_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.877 r  fsm8/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.681    15.558    fsm8_n_72
    SLICE_X27Y57         LUT2 (Prop_lut2_I1_O)        0.299    15.857 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    15.857    fsm8/out[6]_i_12[1]
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  fsm8/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.407    fsm8/out_reg[7]_i_5_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  fsm8/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    fsm8/out_reg[7]_i_3_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.743 r  fsm8/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.686    17.430    fsm8_n_87
    SLICE_X26Y57         LUT3 (Prop_lut3_I1_O)        0.299    17.729 r  out[6]_i_22/O
                         net (fo=1, routed)           0.000    17.729    nrm0/S[0]
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.109 r  nrm0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.109    fsm8/out[5]_i_17[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.226 r  fsm8/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.226    fsm8/out_reg[6]_i_10_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.343 r  fsm8/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.343    fsm8/out_reg[6]_i_5_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.460 r  fsm8/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.460    fsm8/out_reg[6]_i_3_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.679 r  fsm8/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.663    19.341    fsm8_n_99
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.295    19.636 r  out[5]_i_21/O
                         net (fo=1, routed)           0.000    19.636    nrm0/out[4]_i_22[2]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.037 r  nrm0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.037    nrm0/out_reg[5]_i_15_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  nrm0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.151    fsm8/out[4]_i_12[0]
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  fsm8/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.265    fsm8/out_reg[5]_i_5_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  fsm8/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.379    fsm8/out_reg[5]_i_3_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.601 r  fsm8/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.674    21.275    fsm8_n_108
    SLICE_X29Y59         LUT3 (Prop_lut3_I1_O)        0.299    21.574 r  out[4]_i_21/O
                         net (fo=1, routed)           0.000    21.574    nrm0/out[3]_i_22[2]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.975 r  nrm0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.975    nrm0/out_reg[4]_i_15_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.089 r  nrm0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.089    nrm0/out_reg[4]_i_10_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.203 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.203    fsm8/out[3]_i_7__2[0]
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.317 r  fsm8/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.317    fsm8/out_reg[4]_i_3_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.539 r  fsm8/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.569    23.107    fsm8_n_113
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.299    23.406 r  out[3]_i_21/O
                         net (fo=1, routed)           0.000    23.406    nrm0/out[2]_i_22[1]
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.782 r  nrm0/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.782    nrm0/out_reg[3]_i_15_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.899 r  nrm0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.899    nrm0/out_reg[3]_i_10_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.016 r  nrm0/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.016    nrm0/out_reg[3]_i_5_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.133 r  nrm0/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.133    nrm0/out_reg[3]_i_3_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.352 f  nrm0/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.384    24.737    sqrt0/out_reg[3]_0[0]
    SLICE_X29Y65         LUT1 (Prop_lut1_I0_O)        0.295    25.032 r  sqrt0/out[3]_i_1/O
                         net (fo=1, routed)           0.000    25.032    sqrt0/out[3]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  sqrt0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1050, unset)         0.924     7.924    sqrt0/clk
    SLICE_X29Y65         FDRE                                         r  sqrt0/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -25.032    
  -------------------------------------------------------------------
                         slack                                -17.112    

Slack (VIOLATED) :        -15.312ns  (required time - arrival time)
  Source:                 done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        22.259ns  (logic 12.877ns (57.851%)  route 9.382ns (42.149%))
  Logic Levels:           53  (CARRY4=40 LUT1=1 LUT2=5 LUT3=5 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.973     0.973    done_reg2/clk
    SLICE_X33Y50         FDRE                                         r  done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg2/out_reg[0]/Q
                         net (fo=16, routed)          0.840     2.269    fsm8/done_reg2_out
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.393 f  fsm8/done_i_2/O
                         net (fo=9, routed)           0.630     3.023    fsm8/done_i_2_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.147 r  fsm8/out[14]_i_5/O
                         net (fo=1, routed)           0.475     3.622    fsm8/out[14]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.020 r  fsm8/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    fsm8/out_reg[14]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.313 r  fsm8/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.495     4.807    sqrt0/CO[0]
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.373     5.180 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.180    fsm8/S[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.556 r  fsm8/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.556    fsm8/out_reg[13]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  fsm8/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.994     6.667    fsm8/out[13]_i_5_0[0]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.791 r  fsm8/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.791    fsm8/out[12]_i_10_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  fsm8/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    fsm8/out_reg[12]_i_2_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.573 r  fsm8/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.505     8.078    sqrt0/out_reg[12]_0[0]
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.313     8.391 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     8.391    fsm8/out[10]_i_15_0[1]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  fsm8/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.924    fsm8/out_reg[11]_i_4_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  fsm8/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.041    fsm8/out_reg[11]_i_2_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.220 r  fsm8/out_reg[11]_i_1__0/CO[1]
                         net (fo=17, routed)          0.659     9.879    fsm8/out[11]_i_3_0[0]
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.332    10.211 r  fsm8/out[10]_i_19/O
                         net (fo=1, routed)           0.000    10.211    fsm8/out[10]_i_19_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  fsm8/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.612    fsm8/out_reg[10]_i_12_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  fsm8/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.726    fsm8/out_reg[10]_i_7_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  fsm8/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.840    fsm8/out_reg[10]_i_2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  fsm8/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.015    11.969    fsm8/out[10]_i_6_0[0]
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.093 r  fsm8/out[9]_i_17/O
                         net (fo=1, routed)           0.000    12.093    fsm8/out[9]_i_17_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.494 r  fsm8/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.494    fsm8/out_reg[9]_i_10_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.608 r  fsm8/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    fsm8/out_reg[9]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  fsm8/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.722    fsm8/out_reg[9]_i_3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.944 r  fsm8/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.673    13.616    fsm8/out[9]_i_4[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.915 r  fsm8/out[8]_i_22/O
                         net (fo=1, routed)           0.000    13.915    fsm8/out[8]_i_22_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.313 r  fsm8/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.313    fsm8/out_reg[8]_i_15_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  fsm8/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.427    fsm8/out_reg[8]_i_10_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.541 r  fsm8/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.541    fsm8/out_reg[8]_i_5_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.655 r  fsm8/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.655    fsm8/out_reg[8]_i_3_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.877 r  fsm8/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.681    15.558    fsm8_n_72
    SLICE_X27Y57         LUT2 (Prop_lut2_I1_O)        0.299    15.857 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    15.857    fsm8/out[6]_i_12[1]
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  fsm8/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.407    fsm8/out_reg[7]_i_5_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  fsm8/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    fsm8/out_reg[7]_i_3_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.743 r  fsm8/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.686    17.430    fsm8_n_87
    SLICE_X26Y57         LUT3 (Prop_lut3_I1_O)        0.299    17.729 r  out[6]_i_22/O
                         net (fo=1, routed)           0.000    17.729    nrm0/S[0]
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.109 r  nrm0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.109    fsm8/out[5]_i_17[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.226 r  fsm8/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.226    fsm8/out_reg[6]_i_10_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.343 r  fsm8/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.343    fsm8/out_reg[6]_i_5_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.460 r  fsm8/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.460    fsm8/out_reg[6]_i_3_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.679 r  fsm8/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.663    19.341    fsm8_n_99
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.295    19.636 r  out[5]_i_21/O
                         net (fo=1, routed)           0.000    19.636    nrm0/out[4]_i_22[2]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.037 r  nrm0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.037    nrm0/out_reg[5]_i_15_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  nrm0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.151    fsm8/out[4]_i_12[0]
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  fsm8/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.265    fsm8/out_reg[5]_i_5_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  fsm8/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.379    fsm8/out_reg[5]_i_3_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.601 r  fsm8/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.674    21.275    fsm8_n_108
    SLICE_X29Y59         LUT3 (Prop_lut3_I1_O)        0.299    21.574 r  out[4]_i_21/O
                         net (fo=1, routed)           0.000    21.574    nrm0/out[3]_i_22[2]
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.975 r  nrm0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.975    nrm0/out_reg[4]_i_15_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.089 r  nrm0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.089    nrm0/out_reg[4]_i_10_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.203 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.203    fsm8/out[3]_i_7__2[0]
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.317 r  fsm8/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.317    fsm8/out_reg[4]_i_3_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.539 f  fsm8/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.394    22.933    sqrt0/out_reg[4]_0[0]
    SLICE_X31Y63         LUT1 (Prop_lut1_I0_O)        0.299    23.232 r  sqrt0/out[4]_i_1/O
                         net (fo=1, routed)           0.000    23.232    sqrt0/out[4]_i_1_n_0
    SLICE_X31Y63         FDRE                                         r  sqrt0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1050, unset)         0.924     7.924    sqrt0/clk
    SLICE_X31Y63         FDRE                                         r  sqrt0/out_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X31Y63         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -23.232    
  -------------------------------------------------------------------
                         slack                                -15.312    

Slack (VIOLATED) :        -13.355ns  (required time - arrival time)
  Source:                 done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        20.302ns  (logic 11.613ns (57.202%)  route 8.689ns (42.798%))
  Logic Levels:           47  (CARRY4=35 LUT1=1 LUT2=5 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.973     0.973    done_reg2/clk
    SLICE_X33Y50         FDRE                                         r  done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg2/out_reg[0]/Q
                         net (fo=16, routed)          0.840     2.269    fsm8/done_reg2_out
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.393 f  fsm8/done_i_2/O
                         net (fo=9, routed)           0.630     3.023    fsm8/done_i_2_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.147 r  fsm8/out[14]_i_5/O
                         net (fo=1, routed)           0.475     3.622    fsm8/out[14]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.020 r  fsm8/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    fsm8/out_reg[14]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.313 r  fsm8/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.495     4.807    sqrt0/CO[0]
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.373     5.180 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.180    fsm8/S[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.556 r  fsm8/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.556    fsm8/out_reg[13]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  fsm8/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.994     6.667    fsm8/out[13]_i_5_0[0]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.791 r  fsm8/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.791    fsm8/out[12]_i_10_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  fsm8/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    fsm8/out_reg[12]_i_2_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.573 r  fsm8/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.505     8.078    sqrt0/out_reg[12]_0[0]
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.313     8.391 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     8.391    fsm8/out[10]_i_15_0[1]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  fsm8/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.924    fsm8/out_reg[11]_i_4_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  fsm8/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.041    fsm8/out_reg[11]_i_2_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.220 r  fsm8/out_reg[11]_i_1__0/CO[1]
                         net (fo=17, routed)          0.659     9.879    fsm8/out[11]_i_3_0[0]
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.332    10.211 r  fsm8/out[10]_i_19/O
                         net (fo=1, routed)           0.000    10.211    fsm8/out[10]_i_19_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  fsm8/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.612    fsm8/out_reg[10]_i_12_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  fsm8/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.726    fsm8/out_reg[10]_i_7_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  fsm8/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.840    fsm8/out_reg[10]_i_2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  fsm8/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.015    11.969    fsm8/out[10]_i_6_0[0]
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.093 r  fsm8/out[9]_i_17/O
                         net (fo=1, routed)           0.000    12.093    fsm8/out[9]_i_17_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.494 r  fsm8/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.494    fsm8/out_reg[9]_i_10_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.608 r  fsm8/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    fsm8/out_reg[9]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  fsm8/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.722    fsm8/out_reg[9]_i_3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.944 r  fsm8/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.673    13.616    fsm8/out[9]_i_4[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.915 r  fsm8/out[8]_i_22/O
                         net (fo=1, routed)           0.000    13.915    fsm8/out[8]_i_22_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.313 r  fsm8/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.313    fsm8/out_reg[8]_i_15_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  fsm8/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.427    fsm8/out_reg[8]_i_10_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.541 r  fsm8/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.541    fsm8/out_reg[8]_i_5_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.655 r  fsm8/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.655    fsm8/out_reg[8]_i_3_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.877 r  fsm8/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.681    15.558    fsm8_n_72
    SLICE_X27Y57         LUT2 (Prop_lut2_I1_O)        0.299    15.857 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    15.857    fsm8/out[6]_i_12[1]
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  fsm8/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.407    fsm8/out_reg[7]_i_5_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  fsm8/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    fsm8/out_reg[7]_i_3_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.743 r  fsm8/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.686    17.430    fsm8_n_87
    SLICE_X26Y57         LUT3 (Prop_lut3_I1_O)        0.299    17.729 r  out[6]_i_22/O
                         net (fo=1, routed)           0.000    17.729    nrm0/S[0]
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.109 r  nrm0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.109    fsm8/out[5]_i_17[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.226 r  fsm8/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.226    fsm8/out_reg[6]_i_10_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.343 r  fsm8/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.343    fsm8/out_reg[6]_i_5_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.460 r  fsm8/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.460    fsm8/out_reg[6]_i_3_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.679 r  fsm8/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.663    19.341    fsm8_n_99
    SLICE_X28Y58         LUT3 (Prop_lut3_I1_O)        0.295    19.636 r  out[5]_i_21/O
                         net (fo=1, routed)           0.000    19.636    nrm0/out[4]_i_22[2]
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.037 r  nrm0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.037    nrm0/out_reg[5]_i_15_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  nrm0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.151    fsm8/out[4]_i_12[0]
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  fsm8/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.265    fsm8/out_reg[5]_i_5_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  fsm8/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.379    fsm8/out_reg[5]_i_3_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.601 f  fsm8/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.374    20.976    sqrt0/out_reg[5]_0[0]
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.299    21.275 r  sqrt0/out[5]_i_1/O
                         net (fo=1, routed)           0.000    21.275    sqrt0/out[5]_i_1_n_0
    SLICE_X31Y62         FDRE                                         r  sqrt0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1050, unset)         0.924     7.924    sqrt0/clk
    SLICE_X31Y62         FDRE                                         r  sqrt0/out_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X31Y62         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -21.275    
  -------------------------------------------------------------------
                         slack                                -13.355    

Slack (VIOLATED) :        -11.413ns  (required time - arrival time)
  Source:                 done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.358ns  (logic 10.349ns (56.372%)  route 8.009ns (43.628%))
  Logic Levels:           41  (CARRY4=30 LUT1=1 LUT2=5 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.973     0.973    done_reg2/clk
    SLICE_X33Y50         FDRE                                         r  done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg2/out_reg[0]/Q
                         net (fo=16, routed)          0.840     2.269    fsm8/done_reg2_out
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.393 f  fsm8/done_i_2/O
                         net (fo=9, routed)           0.630     3.023    fsm8/done_i_2_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.147 r  fsm8/out[14]_i_5/O
                         net (fo=1, routed)           0.475     3.622    fsm8/out[14]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.020 r  fsm8/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    fsm8/out_reg[14]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.313 r  fsm8/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.495     4.807    sqrt0/CO[0]
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.373     5.180 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.180    fsm8/S[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.556 r  fsm8/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.556    fsm8/out_reg[13]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  fsm8/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.994     6.667    fsm8/out[13]_i_5_0[0]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.791 r  fsm8/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.791    fsm8/out[12]_i_10_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  fsm8/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    fsm8/out_reg[12]_i_2_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.573 r  fsm8/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.505     8.078    sqrt0/out_reg[12]_0[0]
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.313     8.391 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     8.391    fsm8/out[10]_i_15_0[1]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  fsm8/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.924    fsm8/out_reg[11]_i_4_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  fsm8/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.041    fsm8/out_reg[11]_i_2_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.220 r  fsm8/out_reg[11]_i_1__0/CO[1]
                         net (fo=17, routed)          0.659     9.879    fsm8/out[11]_i_3_0[0]
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.332    10.211 r  fsm8/out[10]_i_19/O
                         net (fo=1, routed)           0.000    10.211    fsm8/out[10]_i_19_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  fsm8/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.612    fsm8/out_reg[10]_i_12_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  fsm8/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.726    fsm8/out_reg[10]_i_7_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  fsm8/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.840    fsm8/out_reg[10]_i_2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  fsm8/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.015    11.969    fsm8/out[10]_i_6_0[0]
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.093 r  fsm8/out[9]_i_17/O
                         net (fo=1, routed)           0.000    12.093    fsm8/out[9]_i_17_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.494 r  fsm8/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.494    fsm8/out_reg[9]_i_10_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.608 r  fsm8/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    fsm8/out_reg[9]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  fsm8/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.722    fsm8/out_reg[9]_i_3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.944 r  fsm8/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.673    13.616    fsm8/out[9]_i_4[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.915 r  fsm8/out[8]_i_22/O
                         net (fo=1, routed)           0.000    13.915    fsm8/out[8]_i_22_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.313 r  fsm8/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.313    fsm8/out_reg[8]_i_15_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  fsm8/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.427    fsm8/out_reg[8]_i_10_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.541 r  fsm8/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.541    fsm8/out_reg[8]_i_5_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.655 r  fsm8/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.655    fsm8/out_reg[8]_i_3_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.877 r  fsm8/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.681    15.558    fsm8_n_72
    SLICE_X27Y57         LUT2 (Prop_lut2_I1_O)        0.299    15.857 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    15.857    fsm8/out[6]_i_12[1]
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  fsm8/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.407    fsm8/out_reg[7]_i_5_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  fsm8/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    fsm8/out_reg[7]_i_3_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.743 r  fsm8/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.686    17.430    fsm8_n_87
    SLICE_X26Y57         LUT3 (Prop_lut3_I1_O)        0.299    17.729 r  out[6]_i_22/O
                         net (fo=1, routed)           0.000    17.729    nrm0/S[0]
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.109 r  nrm0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.109    fsm8/out[5]_i_17[0]
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.226 r  fsm8/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.226    fsm8/out_reg[6]_i_10_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.343 r  fsm8/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.343    fsm8/out_reg[6]_i_5_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.460 r  fsm8/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.460    fsm8/out_reg[6]_i_3_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.679 f  fsm8/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.358    19.036    sqrt0/out_reg[6]_0[0]
    SLICE_X27Y63         LUT1 (Prop_lut1_I0_O)        0.295    19.331 r  sqrt0/out[6]_i_1/O
                         net (fo=1, routed)           0.000    19.331    sqrt0/out[6]_i_1_n_0
    SLICE_X27Y63         FDRE                                         r  sqrt0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1050, unset)         0.924     7.924    sqrt0/clk
    SLICE_X27Y63         FDRE                                         r  sqrt0/out_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y63         FDRE (Setup_fdre_C_D)        0.029     7.918    sqrt0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                         -19.331    
  -------------------------------------------------------------------
                         slack                                -11.413    

Slack (VIOLATED) :        -9.532ns  (required time - arrival time)
  Source:                 done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        16.479ns  (logic 9.104ns (55.246%)  route 7.375ns (44.754%))
  Logic Levels:           35  (CARRY4=25 LUT1=1 LUT2=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.973     0.973    done_reg2/clk
    SLICE_X33Y50         FDRE                                         r  done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg2/out_reg[0]/Q
                         net (fo=16, routed)          0.840     2.269    fsm8/done_reg2_out
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.393 f  fsm8/done_i_2/O
                         net (fo=9, routed)           0.630     3.023    fsm8/done_i_2_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.147 r  fsm8/out[14]_i_5/O
                         net (fo=1, routed)           0.475     3.622    fsm8/out[14]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.020 r  fsm8/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    fsm8/out_reg[14]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.313 r  fsm8/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.495     4.807    sqrt0/CO[0]
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.373     5.180 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.180    fsm8/S[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.556 r  fsm8/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.556    fsm8/out_reg[13]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  fsm8/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.994     6.667    fsm8/out[13]_i_5_0[0]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.791 r  fsm8/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.791    fsm8/out[12]_i_10_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  fsm8/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    fsm8/out_reg[12]_i_2_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.573 r  fsm8/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.505     8.078    sqrt0/out_reg[12]_0[0]
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.313     8.391 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     8.391    fsm8/out[10]_i_15_0[1]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  fsm8/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.924    fsm8/out_reg[11]_i_4_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  fsm8/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.041    fsm8/out_reg[11]_i_2_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.220 r  fsm8/out_reg[11]_i_1__0/CO[1]
                         net (fo=17, routed)          0.659     9.879    fsm8/out[11]_i_3_0[0]
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.332    10.211 r  fsm8/out[10]_i_19/O
                         net (fo=1, routed)           0.000    10.211    fsm8/out[10]_i_19_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  fsm8/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.612    fsm8/out_reg[10]_i_12_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  fsm8/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.726    fsm8/out_reg[10]_i_7_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  fsm8/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.840    fsm8/out_reg[10]_i_2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  fsm8/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.015    11.969    fsm8/out[10]_i_6_0[0]
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.093 r  fsm8/out[9]_i_17/O
                         net (fo=1, routed)           0.000    12.093    fsm8/out[9]_i_17_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.494 r  fsm8/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.494    fsm8/out_reg[9]_i_10_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.608 r  fsm8/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    fsm8/out_reg[9]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  fsm8/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.722    fsm8/out_reg[9]_i_3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.944 r  fsm8/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.673    13.616    fsm8/out[9]_i_4[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.915 r  fsm8/out[8]_i_22/O
                         net (fo=1, routed)           0.000    13.915    fsm8/out[8]_i_22_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.313 r  fsm8/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.313    fsm8/out_reg[8]_i_15_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  fsm8/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.427    fsm8/out_reg[8]_i_10_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.541 r  fsm8/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.541    fsm8/out_reg[8]_i_5_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.655 r  fsm8/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.655    fsm8/out_reg[8]_i_3_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.877 r  fsm8/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.681    15.558    fsm8_n_72
    SLICE_X27Y57         LUT2 (Prop_lut2_I1_O)        0.299    15.857 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    15.857    fsm8/out[6]_i_12[1]
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  fsm8/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.407    fsm8/out_reg[7]_i_5_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  fsm8/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    fsm8/out_reg[7]_i_3_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.743 f  fsm8/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.410    17.153    sqrt0/out_reg[7]_0[0]
    SLICE_X27Y61         LUT1 (Prop_lut1_I0_O)        0.299    17.452 r  sqrt0/out[7]_i_1/O
                         net (fo=1, routed)           0.000    17.452    sqrt0/out[7]_i_1_n_0
    SLICE_X27Y61         FDRE                                         r  sqrt0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1050, unset)         0.924     7.924    sqrt0/clk
    SLICE_X27Y61         FDRE                                         r  sqrt0/out_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y61         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -17.452    
  -------------------------------------------------------------------
                         slack                                 -9.532    

Slack (VIOLATED) :        -8.530ns  (required time - arrival time)
  Source:                 done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        15.477ns  (logic 7.919ns (51.165%)  route 7.558ns (48.835%))
  Logic Levels:           31  (CARRY4=22 LUT1=1 LUT2=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.973     0.973    done_reg2/clk
    SLICE_X33Y50         FDRE                                         r  done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg2/out_reg[0]/Q
                         net (fo=16, routed)          0.840     2.269    fsm8/done_reg2_out
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.393 f  fsm8/done_i_2/O
                         net (fo=9, routed)           0.630     3.023    fsm8/done_i_2_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.147 r  fsm8/out[14]_i_5/O
                         net (fo=1, routed)           0.475     3.622    fsm8/out[14]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.020 r  fsm8/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    fsm8/out_reg[14]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.313 r  fsm8/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.495     4.807    sqrt0/CO[0]
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.373     5.180 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.180    fsm8/S[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.556 r  fsm8/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.556    fsm8/out_reg[13]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  fsm8/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.994     6.667    fsm8/out[13]_i_5_0[0]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.791 r  fsm8/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.791    fsm8/out[12]_i_10_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  fsm8/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    fsm8/out_reg[12]_i_2_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.573 r  fsm8/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.505     8.078    sqrt0/out_reg[12]_0[0]
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.313     8.391 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     8.391    fsm8/out[10]_i_15_0[1]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  fsm8/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.924    fsm8/out_reg[11]_i_4_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  fsm8/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.041    fsm8/out_reg[11]_i_2_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.220 r  fsm8/out_reg[11]_i_1__0/CO[1]
                         net (fo=17, routed)          0.659     9.879    fsm8/out[11]_i_3_0[0]
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.332    10.211 r  fsm8/out[10]_i_19/O
                         net (fo=1, routed)           0.000    10.211    fsm8/out[10]_i_19_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  fsm8/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.612    fsm8/out_reg[10]_i_12_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  fsm8/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.726    fsm8/out_reg[10]_i_7_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  fsm8/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.840    fsm8/out_reg[10]_i_2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  fsm8/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.015    11.969    fsm8/out[10]_i_6_0[0]
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.093 r  fsm8/out[9]_i_17/O
                         net (fo=1, routed)           0.000    12.093    fsm8/out[9]_i_17_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.494 r  fsm8/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.494    fsm8/out_reg[9]_i_10_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.608 r  fsm8/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    fsm8/out_reg[9]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  fsm8/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.722    fsm8/out_reg[9]_i_3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.944 r  fsm8/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.673    13.616    fsm8/out[9]_i_4[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.915 r  fsm8/out[8]_i_22/O
                         net (fo=1, routed)           0.000    13.915    fsm8/out[8]_i_22_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.313 r  fsm8/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.313    fsm8/out_reg[8]_i_15_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.427 r  fsm8/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.427    fsm8/out_reg[8]_i_10_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.541 r  fsm8/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.541    fsm8/out_reg[8]_i_5_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.655 r  fsm8/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.655    fsm8/out_reg[8]_i_3_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.877 f  fsm8/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          1.274    16.151    sqrt0/out_reg[8]_0[0]
    SLICE_X33Y57         LUT1 (Prop_lut1_I0_O)        0.299    16.450 r  sqrt0/out[8]_i_1/O
                         net (fo=1, routed)           0.000    16.450    sqrt0/out[8]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  sqrt0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1050, unset)         0.924     7.924    sqrt0/clk
    SLICE_X33Y57         FDRE                                         r  sqrt0/out_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                 -8.530    

Slack (VIOLATED) :        -6.032ns  (required time - arrival time)
  Source:                 done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.979ns  (logic 6.658ns (51.300%)  route 6.321ns (48.700%))
  Logic Levels:           25  (CARRY4=17 LUT1=1 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.973     0.973    done_reg2/clk
    SLICE_X33Y50         FDRE                                         r  done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  done_reg2/out_reg[0]/Q
                         net (fo=16, routed)          0.840     2.269    fsm8/done_reg2_out
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.393 f  fsm8/done_i_2/O
                         net (fo=9, routed)           0.630     3.023    fsm8/done_i_2_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.147 r  fsm8/out[14]_i_5/O
                         net (fo=1, routed)           0.475     3.622    fsm8/out[14]_i_5_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.020 r  fsm8/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    fsm8/out_reg[14]_i_2_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.313 r  fsm8/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.495     4.807    sqrt0/CO[0]
    SLICE_X32Y51         LUT2 (Prop_lut2_I1_O)        0.373     5.180 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.180    fsm8/S[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.556 r  fsm8/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.556    fsm8/out_reg[13]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.673 r  fsm8/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.994     6.667    fsm8/out[13]_i_5_0[0]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.791 r  fsm8/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.791    fsm8/out[12]_i_10_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  fsm8/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    fsm8/out_reg[12]_i_2_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.573 r  fsm8/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.505     8.078    sqrt0/out_reg[12]_0[0]
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.313     8.391 r  sqrt0/out[11]_i_13/O
                         net (fo=1, routed)           0.000     8.391    fsm8/out[10]_i_15_0[1]
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  fsm8/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.924    fsm8/out_reg[11]_i_4_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  fsm8/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.041    fsm8/out_reg[11]_i_2_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.220 r  fsm8/out_reg[11]_i_1__0/CO[1]
                         net (fo=17, routed)          0.659     9.879    fsm8/out[11]_i_3_0[0]
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.332    10.211 r  fsm8/out[10]_i_19/O
                         net (fo=1, routed)           0.000    10.211    fsm8/out[10]_i_19_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  fsm8/out_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.612    fsm8/out_reg[10]_i_12_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  fsm8/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.726    fsm8/out_reg[10]_i_7_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  fsm8/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.840    fsm8/out_reg[10]_i_2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  fsm8/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.015    11.969    fsm8/out[10]_i_6_0[0]
    SLICE_X29Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.093 r  fsm8/out[9]_i_17/O
                         net (fo=1, routed)           0.000    12.093    fsm8/out[9]_i_17_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.494 r  fsm8/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.494    fsm8/out_reg[9]_i_10_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.608 r  fsm8/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.608    fsm8/out_reg[9]_i_5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  fsm8/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.722    fsm8/out_reg[9]_i_3_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.944 f  fsm8/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.709    13.653    sqrt0/out_reg[9]_0[0]
    SLICE_X33Y56         LUT1 (Prop_lut1_I0_O)        0.299    13.952 r  sqrt0/out[9]_i_1/O
                         net (fo=1, routed)           0.000    13.952    sqrt0/out[9]_i_1_n_0
    SLICE_X33Y56         FDRE                                         r  sqrt0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1050, unset)         0.924     7.924    sqrt0/clk
    SLICE_X33Y56         FDRE                                         r  sqrt0/out_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y56         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -13.952    
  -------------------------------------------------------------------
                         slack                                 -6.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 div0/quotient_msk_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/quotient_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.923%)  route 0.076ns (29.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.410     0.410    div0/clk
    SLICE_X28Y46         FDRE                                         r  div0/quotient_msk_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_msk_reg[17]/Q
                         net (fo=3, routed)           0.076     0.627    div0/quotient_msk_reg_n_0_[17]
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.672 r  div0/quotient[17]_i_1/O
                         net (fo=1, routed)           0.000     0.672    div0/quotient[17]_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  div0/quotient_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.432     0.432    div0/clk
    SLICE_X29Y46         FDRE                                         r  div0/quotient_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.092     0.524    div0/quotient_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 div0/quotient_msk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/quotient_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.568%)  route 0.111ns (37.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.410     0.410    div0/clk
    SLICE_X29Y45         FDRE                                         r  div0/quotient_msk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_msk_reg[0]/Q
                         net (fo=2, routed)           0.111     0.662    div0/quotient_msk_reg_n_0_[0]
    SLICE_X30Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.707 r  div0/quotient[0]_i_1/O
                         net (fo=1, routed)           0.000     0.707    div0/quotient[0]_i_1_n_0
    SLICE_X30Y45         FDRE                                         r  div0/quotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.432     0.432    div0/clk
    SLICE_X30Y45         FDRE                                         r  div0/quotient_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.121     0.553    div0/quotient_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 v0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite20/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.410     0.410    v0/clk
    SLICE_X35Y63         FDRE                                         r  v0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[3]/Q
                         net (fo=1, routed)           0.110     0.661    RWrite20/out_reg[3]_1
    SLICE_X35Y62         FDRE                                         r  RWrite20/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.432     0.432    RWrite20/clk
    SLICE_X35Y62         FDRE                                         r  RWrite20/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.072     0.504    RWrite20/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 v0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite20/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.410     0.410    v0/clk
    SLICE_X33Y67         FDRE                                         r  v0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  v0/out_reg[21]/Q
                         net (fo=1, routed)           0.059     0.597    RWrite20/out_reg[21]_1
    SLICE_X32Y67         FDRE                                         r  RWrite20/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.432     0.432    RWrite20/clk
    SLICE_X32Y67         FDRE                                         r  RWrite20/out_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y67         FDRE (Hold_fdre_C_D)         0.006     0.438    RWrite20/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.438    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 div0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            QWrite00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.410     0.410    div0/clk
    SLICE_X31Y45         FDRE                                         r  div0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/out_reg[3]/Q
                         net (fo=1, routed)           0.112     0.663    QWrite00/Q[3]
    SLICE_X31Y46         FDRE                                         r  QWrite00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.432     0.432    QWrite00/clk
    SLICE_X31Y46         FDRE                                         r  QWrite00/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.072     0.504    QWrite00/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 v0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite20/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.410     0.410    v0/clk
    SLICE_X35Y63         FDRE                                         r  v0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[0]/Q
                         net (fo=1, routed)           0.110     0.661    RWrite20/out_reg[0]_1
    SLICE_X35Y62         FDRE                                         r  RWrite20/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.432     0.432    RWrite20/clk
    SLICE_X35Y62         FDRE                                         r  RWrite20/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.070     0.502    RWrite20/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 v0/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite20/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.410     0.410    v0/clk
    SLICE_X33Y68         FDRE                                         r  v0/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[25]/Q
                         net (fo=1, routed)           0.110     0.661    RWrite20/out_reg[25]_1
    SLICE_X33Y69         FDRE                                         r  RWrite20/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.432     0.432    RWrite20/clk
    SLICE_X33Y69         FDRE                                         r  RWrite20/out_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.070     0.502    RWrite20/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 v0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite20/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.410     0.410    v0/clk
    SLICE_X35Y63         FDRE                                         r  v0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[2]/Q
                         net (fo=1, routed)           0.110     0.661    RWrite20/out_reg[2]_1
    SLICE_X35Y62         FDRE                                         r  RWrite20/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.432     0.432    RWrite20/clk
    SLICE_X35Y62         FDRE                                         r  RWrite20/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.070     0.502    RWrite20/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.410     0.410    mult1/clk
    SLICE_X37Y67         FDRE                                         r  mult1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[10]/Q
                         net (fo=1, routed)           0.110     0.661    v0/Q[10]
    SLICE_X37Y66         FDRE                                         r  v0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.432     0.432    v0/clk
    SLICE_X37Y66         FDRE                                         r  v0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.070     0.502    v0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.410     0.410    mult1/clk
    SLICE_X37Y67         FDRE                                         r  mult1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[15]/Q
                         net (fo=1, routed)           0.110     0.661    v0/Q[15]
    SLICE_X37Y66         FDRE                                         r  v0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1050, unset)         0.432     0.432    v0/clk
    SLICE_X37Y66         FDRE                                         r  v0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.070     0.502    v0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y18   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y26   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y19   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y19   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y28   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y21   mult2/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y53  ARead00/done_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y42  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y44  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y44  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/done_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y42  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y44  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y44  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y45  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y45  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y45  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y45  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y46  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y46  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/done_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y42  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y44  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y44  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y45  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y45  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y45  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y45  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y46  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y46  ARead00/out_reg[17]/C



