#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Oct 16 09:27:03 2024
# Process ID: 16712
# Current directory: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2384 C:\B_Git\MCS\MC\MC_V1_Zybo\Vivado\project_1.xpr
# Log file: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/vivado.log
# Journal file: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado\vivado.jou
# Running On        :mikkelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8379 MB
# Swap memory       :19327 MB
# Total Virtual     :27706 MB
# Available Virtual :15085 MB
#-----------------------------------------------------------
start_gui
open_project C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.xpr
update_compile_order -fileset sources_1
create_project Vivado C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
current_project project_1
file mkdir C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/sources_1/new
current_project Vivado
close [ open C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor.vhd w ]
add_files C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor.vhd
update_compile_order -fileset sources_1
create_bd_design "Block_Diagram"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list \
  CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_IRQ_F2P_INTR {1} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
] [get_bd_cells processing_system7_0]
endgroup
make_wrapper -files [get_files C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/sources_1/bd/Block_Diagram/Block_Diagram.bd] -top
add_files -norecurse c:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.gen/sources_1/bd/Block_Diagram/hdl/Block_Diagram_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Block_Diagram_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference SDC_Monitor_CAR SDC_Monitor_CAR_0
set_property location {1 290 253} [get_bd_cells SDC_Monitor_CAR_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {15} \
  CONFIG.C_INTERRUPT_PRESENT {1} \
  CONFIG.GPIO_BOARD_INTERFACE {Custom} \
] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_intf_ports btns_4bits]
connect_bd_net [get_bd_pins SDC_Monitor_CAR_0/IS_SDC_CLOSED_VECTOR_O] [get_bd_pins axi_gpio_0/gpio_io_i]
startgroup
set_property CONFIG.C_GPIO_WIDTH {16} [get_bd_cells axi_gpio_0]
endgroup
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins SDC_Monitor_CAR_0/CLK_I] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
file mkdir C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/constrs_1
file mkdir C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/constrs_1/new
close [ open C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/constrs_1/new/Zybo_Constraints.xdc w ]
add_files -fileset constrs_1 C:/B_Git/MCS/MC/MC_Zybo_V1/Vivado/Vivado.srcs/constrs_1/new/Zybo_Constraints.xdc
create_bd_port -dir I sw0
copy_bd_objs /  [get_bd_ports {sw0}]
copy_bd_objs /  [get_bd_ports {sw0}]
copy_bd_objs /  [get_bd_ports {sw0}]
set_property location {607 189} [get_bd_ports sw1]
connect_bd_net [get_bd_ports sw1] [get_bd_pins SDC_Monitor_CAR_0/COCKPIT_EMERGENCY_I]
connect_bd_net [get_bd_ports sw2] [get_bd_pins SDC_Monitor_CAR_0/BOTS_I]
connect_bd_net [get_bd_ports sw3] [get_bd_pins SDC_Monitor_CAR_0/Inertia_I]
connect_bd_net [get_bd_ports sw0] [get_bd_pins SDC_Monitor_CAR_0/L_emergency_button_I]
regenerate_bd_layout
regenerate_bd_layout
set_property location {721 273} [get_bd_ports sw1]
set_property location {718 246} [get_bd_ports sw1]
regenerate_bd_layout
set_property location {753 65} [get_bd_ports sw2]
set_property location {699 -166} [get_bd_ports sw3]
set_property location {665 72} [get_bd_ports sw0]
regenerate_bd_layout
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins SDC_Monitor_CAR_0/R_emergency_button_I]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins SDC_Monitor_CAR_0/FR_wheel_I]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins SDC_Monitor_CAR_0/FL_wheel_I]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins SDC_Monitor_CAR_0/RR_wheel_I]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins SDC_Monitor_CAR_0/RL_wheel_I]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins SDC_Monitor_CAR_0/TSAC_HV_Connector_I]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins SDC_Monitor_CAR_0/TSAC_AMS_Enable_I]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins SDC_Monitor_CAR_0/TSAC_IMD_I]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins SDC_Monitor_CAR_0/BSPD_I]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins SDC_Monitor_CAR_0/HVD_I]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins SDC_Monitor_CAR_0/TSMP_I]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins SDC_Monitor_CAR_0/TSMS_I]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/B_Git/MCS/MC/MC_Zybo_V1/Vitis/Block_Diagram_wrapper.xsa
