// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module selu_float_float_selu1_config_struct_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_read,
        data_1_read,
        data_2_read,
        data_3_read,
        data_4_read,
        data_5_read,
        data_6_read,
        data_7_read,
        res_address0,
        res_ce0,
        res_we0,
        res_d0,
        res_address1,
        res_ce1,
        res_we1,
        res_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] data_0_read;
input  [31:0] data_1_read;
input  [31:0] data_2_read;
input  [31:0] data_3_read;
input  [31:0] data_4_read;
input  [31:0] data_5_read;
input  [31:0] data_6_read;
input  [31:0] data_7_read;
output  [2:0] res_address0;
output   res_ce0;
output   res_we0;
output  [31:0] res_d0;
output  [2:0] res_address1;
output   res_ce1;
output   res_we1;
output  [31:0] res_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] res_address0;
reg res_ce0;
reg res_we0;
reg[31:0] res_d0;
reg[2:0] res_address1;
reg res_ce1;
reg res_we1;
reg[31:0] res_d1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
reg   [9:0] selu_table5_address0;
reg    selu_table5_ce0;
wire   [31:0] selu_table5_q0;
reg   [9:0] selu_table5_address1;
reg    selu_table5_ce1;
wire   [31:0] selu_table5_q1;
wire   [31:0] grp_fu_370_p2;
reg   [31:0] reg_448;
reg   [0:0] and_ln776_reg_990;
reg   [31:0] reg_448_pp0_iter1_reg;
wire   [31:0] grp_fu_376_p2;
reg   [31:0] reg_454;
reg   [0:0] and_ln776_1_reg_994;
reg   [31:0] reg_454_pp0_iter1_reg;
reg   [31:0] reg_460;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] and_ln776_2_reg_1012;
reg   [31:0] reg_460_pp0_iter2_reg;
reg   [31:0] reg_466;
reg   [0:0] and_ln776_3_reg_1016;
reg   [31:0] reg_466_pp0_iter2_reg;
reg   [31:0] reg_472;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] and_ln776_4_reg_1034;
reg   [31:0] reg_472_pp0_iter2_reg;
reg   [31:0] reg_478;
reg   [0:0] and_ln776_5_reg_1038;
reg   [31:0] reg_478_pp0_iter2_reg;
wire   [31:0] grp_fu_384_p2;
reg   [31:0] reg_484;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] and_ln776_6_reg_1042;
reg   [31:0] reg_484_pp0_iter2_reg;
wire   [31:0] grp_fu_390_p2;
reg   [31:0] reg_490;
reg   [0:0] and_ln776_7_reg_1046;
reg   [31:0] reg_490_pp0_iter2_reg;
reg   [31:0] reg_496;
reg   [0:0] and_ln776_2_reg_1012_pp0_iter1_reg;
reg   [0:0] and_ln776_4_reg_1034_pp0_iter1_reg;
reg   [0:0] and_ln776_6_reg_1042_pp0_iter2_reg;
reg   [31:0] reg_501;
reg   [0:0] and_ln776_3_reg_1016_pp0_iter1_reg;
reg   [0:0] and_ln776_5_reg_1038_pp0_iter1_reg;
reg   [0:0] and_ln776_7_reg_1046_pp0_iter2_reg;
reg   [31:0] data_1_read_1_reg_962;
reg   [31:0] data_0_read_1_reg_969;
reg   [31:0] data_3_read_1_reg_976;
reg   [31:0] data_2_read_1_reg_983;
wire   [0:0] and_ln776_fu_541_p2;
reg   [0:0] and_ln776_reg_990_pp0_iter1_reg;
wire   [0:0] and_ln776_1_fu_582_p2;
reg   [0:0] and_ln776_1_reg_994_pp0_iter1_reg;
reg   [31:0] data_5_read_1_reg_998;
reg   [31:0] data_4_read_1_reg_1005;
wire   [0:0] and_ln776_2_fu_623_p2;
wire   [0:0] and_ln776_3_fu_664_p2;
reg   [31:0] data_7_read_1_reg_1020;
reg   [31:0] data_6_read_1_reg_1027;
wire   [0:0] and_ln776_4_fu_705_p2;
wire   [0:0] and_ln776_5_fu_746_p2;
wire   [0:0] and_ln776_6_fu_787_p2;
wire   [0:0] and_ln776_7_fu_828_p2;
reg   [31:0] tmp_2_reg_1050;
reg   [31:0] tmp_2_1_reg_1055;
wire   [9:0] select_ln780_fu_838_p3;
reg   [9:0] select_ln780_reg_1060;
wire   [9:0] select_ln780_1_fu_850_p3;
reg   [9:0] select_ln780_1_reg_1065;
wire   [9:0] select_ln780_2_fu_870_p3;
reg   [9:0] select_ln780_2_reg_1080;
wire   [9:0] select_ln780_3_fu_882_p3;
reg   [9:0] select_ln780_3_reg_1085;
wire   [9:0] select_ln780_4_fu_902_p3;
reg   [9:0] select_ln780_4_reg_1100;
wire   [9:0] select_ln780_5_fu_914_p3;
reg   [9:0] select_ln780_5_reg_1105;
wire   [9:0] select_ln780_6_fu_934_p3;
reg   [9:0] select_ln780_6_reg_1120;
wire   [9:0] select_ln780_7_fu_946_p3;
reg   [9:0] select_ln780_7_reg_1125;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage0_subdone;
reg   [31:0] ap_port_reg_data_2_read;
reg   [31:0] ap_port_reg_data_3_read;
reg   [31:0] ap_port_reg_data_4_read;
reg   [31:0] ap_port_reg_data_5_read;
reg   [31:0] ap_port_reg_data_6_read;
reg   [31:0] ap_port_reg_data_7_read;
wire    grp_p_hls_fptosi_float_i32_fu_360_ap_ready;
reg   [31:0] grp_p_hls_fptosi_float_i32_fu_360_x;
wire   [31:0] grp_p_hls_fptosi_float_i32_fu_360_ap_return;
wire    grp_p_hls_fptosi_float_i32_fu_365_ap_ready;
reg   [31:0] grp_p_hls_fptosi_float_i32_fu_365_x;
wire   [31:0] grp_p_hls_fptosi_float_i32_fu_365_ap_return;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln781_fu_858_p1;
wire   [63:0] zext_ln781_1_fu_862_p1;
wire   [2:0] res_addr_1_gep_fu_172_p3;
wire   [2:0] res_addr_3_gep_fu_195_p3;
wire   [63:0] zext_ln781_2_fu_890_p1;
wire   [63:0] zext_ln781_3_fu_894_p1;
wire   [2:0] res_addr_5_gep_fu_229_p3;
wire   [2:0] res_addr_7_gep_fu_247_p3;
wire   [63:0] zext_ln781_4_fu_922_p1;
wire   [63:0] zext_ln781_5_fu_926_p1;
wire   [2:0] res_addr_9_gep_fu_281_p3;
wire   [2:0] res_addr_11_gep_fu_299_p3;
wire   [63:0] zext_ln781_6_fu_954_p1;
wire   [63:0] zext_ln781_7_fu_958_p1;
wire   [2:0] res_addr_13_gep_fu_333_p3;
wire   [2:0] res_addr_15_gep_fu_351_p3;
reg   [31:0] grp_fu_370_p0;
reg   [31:0] grp_fu_370_p1;
reg   [31:0] grp_fu_376_p0;
reg   [31:0] grp_fu_376_p1;
reg   [31:0] grp_fu_384_p0;
reg   [31:0] grp_fu_384_p1;
reg   [31:0] grp_fu_390_p0;
reg   [31:0] grp_fu_390_p1;
reg   [31:0] grp_fu_398_p0;
reg   [31:0] grp_fu_404_p0;
wire   [21:0] grp_fu_416_p4;
wire   [21:0] grp_fu_432_p4;
wire   [31:0] bitcast_ln776_fu_506_p1;
wire   [7:0] tmp_3_fu_509_p4;
wire   [22:0] trunc_ln776_fu_519_p1;
wire   [0:0] icmp_ln776_1_fu_529_p2;
wire   [0:0] icmp_ln776_fu_523_p2;
wire   [0:0] or_ln776_fu_535_p2;
wire   [0:0] grp_fu_398_p2;
wire   [31:0] bitcast_ln776_1_fu_547_p1;
wire   [7:0] tmp_6_fu_550_p4;
wire   [22:0] trunc_ln776_1_fu_560_p1;
wire   [0:0] icmp_ln776_3_fu_570_p2;
wire   [0:0] icmp_ln776_2_fu_564_p2;
wire   [0:0] or_ln776_1_fu_576_p2;
wire   [0:0] grp_fu_404_p2;
wire   [31:0] bitcast_ln776_2_fu_588_p1;
wire   [7:0] tmp_8_fu_591_p4;
wire   [22:0] trunc_ln776_2_fu_601_p1;
wire   [0:0] icmp_ln776_5_fu_611_p2;
wire   [0:0] icmp_ln776_4_fu_605_p2;
wire   [0:0] or_ln776_2_fu_617_p2;
wire   [31:0] bitcast_ln776_3_fu_629_p1;
wire   [7:0] tmp_s_fu_632_p4;
wire   [22:0] trunc_ln776_3_fu_642_p1;
wire   [0:0] icmp_ln776_7_fu_652_p2;
wire   [0:0] icmp_ln776_6_fu_646_p2;
wire   [0:0] or_ln776_3_fu_658_p2;
wire   [31:0] bitcast_ln776_4_fu_670_p1;
wire   [7:0] tmp_11_fu_673_p4;
wire   [22:0] trunc_ln776_4_fu_683_p1;
wire   [0:0] icmp_ln776_9_fu_693_p2;
wire   [0:0] icmp_ln776_8_fu_687_p2;
wire   [0:0] or_ln776_4_fu_699_p2;
wire   [31:0] bitcast_ln776_5_fu_711_p1;
wire   [7:0] tmp_13_fu_714_p4;
wire   [22:0] trunc_ln776_5_fu_724_p1;
wire   [0:0] icmp_ln776_11_fu_734_p2;
wire   [0:0] icmp_ln776_10_fu_728_p2;
wire   [0:0] or_ln776_5_fu_740_p2;
wire   [31:0] bitcast_ln776_6_fu_752_p1;
wire   [7:0] tmp_15_fu_755_p4;
wire   [22:0] trunc_ln776_6_fu_765_p1;
wire   [0:0] icmp_ln776_13_fu_775_p2;
wire   [0:0] icmp_ln776_12_fu_769_p2;
wire   [0:0] or_ln776_6_fu_781_p2;
wire   [31:0] bitcast_ln776_7_fu_793_p1;
wire   [7:0] tmp_17_fu_796_p4;
wire   [22:0] trunc_ln776_7_fu_806_p1;
wire   [0:0] icmp_ln776_15_fu_816_p2;
wire   [0:0] icmp_ln776_14_fu_810_p2;
wire   [0:0] or_ln776_7_fu_822_p2;
wire   [0:0] grp_fu_426_p2;
wire   [9:0] trunc_ln780_fu_834_p1;
wire   [0:0] grp_fu_442_p2;
wire   [9:0] trunc_ln780_1_fu_846_p1;
wire   [9:0] trunc_ln780_2_fu_866_p1;
wire   [9:0] trunc_ln780_3_fu_878_p1;
wire   [9:0] trunc_ln780_4_fu_898_p1;
wire   [9:0] trunc_ln780_5_fu_910_p1;
wire   [9:0] trunc_ln780_6_fu_930_p1;
wire   [9:0] trunc_ln780_7_fu_942_p1;
reg    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to3;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

selu_float_float_selu1_config_struct_s_selu_table5 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
selu_table5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(selu_table5_address0),
    .ce0(selu_table5_ce0),
    .q0(selu_table5_q0),
    .address1(selu_table5_address1),
    .ce1(selu_table5_ce1),
    .q1(selu_table5_q1)
);

p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_360(
    .ap_ready(grp_p_hls_fptosi_float_i32_fu_360_ap_ready),
    .x(grp_p_hls_fptosi_float_i32_fu_360_x),
    .ap_return(grp_p_hls_fptosi_float_i32_fu_360_ap_return)
);

p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_365(
    .ap_ready(grp_p_hls_fptosi_float_i32_fu_365_ap_ready),
    .x(grp_p_hls_fptosi_float_i32_fu_365_x),
    .ap_return(grp_p_hls_fptosi_float_i32_fu_365_ap_return)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U813(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_370_p0),
    .din1(grp_fu_370_p1),
    .ce(1'b1),
    .dout(grp_fu_370_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U814(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_376_p0),
    .din1(grp_fu_376_p1),
    .ce(1'b1),
    .dout(grp_fu_376_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U815(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_384_p0),
    .din1(grp_fu_384_p1),
    .ce(1'b1),
    .dout(grp_fu_384_p2)
);

jedi_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
jedi_fmul_32ns_32ns_32_3_max_dsp_1_U816(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_390_p0),
    .din1(grp_fu_390_p1),
    .ce(1'b1),
    .dout(grp_fu_390_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U817(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_398_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_398_p2)
);

jedi_fcmp_32ns_32ns_1_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
jedi_fcmp_32ns_32ns_1_2_1_U818(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_404_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_404_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        and_ln776_1_reg_994 <= and_ln776_1_fu_582_p2;
        and_ln776_1_reg_994_pp0_iter1_reg <= and_ln776_1_reg_994;
        and_ln776_reg_990 <= and_ln776_fu_541_p2;
        and_ln776_reg_990_pp0_iter1_reg <= and_ln776_reg_990;
        data_2_read_1_reg_983 <= ap_port_reg_data_2_read;
        data_3_read_1_reg_976 <= ap_port_reg_data_3_read;
        reg_472_pp0_iter2_reg <= reg_472;
        reg_478_pp0_iter2_reg <= reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        and_ln776_2_reg_1012 <= and_ln776_2_fu_623_p2;
        and_ln776_2_reg_1012_pp0_iter1_reg <= and_ln776_2_reg_1012;
        and_ln776_3_reg_1016 <= and_ln776_3_fu_664_p2;
        and_ln776_3_reg_1016_pp0_iter1_reg <= and_ln776_3_reg_1016;
        data_4_read_1_reg_1005 <= ap_port_reg_data_4_read;
        data_5_read_1_reg_998 <= ap_port_reg_data_5_read;
        reg_484_pp0_iter2_reg <= reg_484;
        reg_490_pp0_iter2_reg <= reg_490;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        and_ln776_4_reg_1034 <= and_ln776_4_fu_705_p2;
        and_ln776_4_reg_1034_pp0_iter1_reg <= and_ln776_4_reg_1034;
        and_ln776_5_reg_1038 <= and_ln776_5_fu_746_p2;
        and_ln776_5_reg_1038_pp0_iter1_reg <= and_ln776_5_reg_1038;
        data_6_read_1_reg_1027 <= ap_port_reg_data_6_read;
        data_7_read_1_reg_1020 <= ap_port_reg_data_7_read;
        reg_448_pp0_iter1_reg <= reg_448;
        reg_454_pp0_iter1_reg <= reg_454;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln776_6_reg_1042 <= and_ln776_6_fu_787_p2;
        and_ln776_6_reg_1042_pp0_iter2_reg <= and_ln776_6_reg_1042;
        and_ln776_7_reg_1046 <= and_ln776_7_fu_828_p2;
        and_ln776_7_reg_1046_pp0_iter2_reg <= and_ln776_7_reg_1046;
        data_0_read_1_reg_969 <= data_0_read;
        data_1_read_1_reg_962 <= data_1_read;
        reg_460_pp0_iter2_reg <= reg_460;
        reg_466_pp0_iter2_reg <= reg_466;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_port_reg_data_2_read <= data_2_read;
        ap_port_reg_data_3_read <= data_3_read;
        ap_port_reg_data_4_read <= data_4_read;
        ap_port_reg_data_5_read <= data_5_read;
        ap_port_reg_data_6_read <= data_6_read;
        ap_port_reg_data_7_read <= data_7_read;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln776_reg_990) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'd0 == and_ln776_reg_990) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_448 <= grp_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln776_1_reg_994) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'd0 == and_ln776_1_reg_994) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_454 <= grp_fu_376_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln776_2_reg_1012) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln776_2_reg_1012) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_460 <= grp_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln776_3_reg_1016) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln776_3_reg_1016) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_466 <= grp_fu_376_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln776_4_reg_1034) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'd0 == and_ln776_4_reg_1034) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_472 <= grp_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln776_5_reg_1038) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'd0 == and_ln776_5_reg_1038) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_478 <= grp_fu_376_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln776_6_reg_1042) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'd0 == and_ln776_6_reg_1042) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        reg_484 <= grp_fu_384_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln776_7_reg_1046) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'd0 == and_ln776_7_reg_1046) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        reg_490 <= grp_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln776_2_reg_1012_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'd0 == and_ln776_4_reg_1034_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln776_6_reg_1042_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_496 <= grp_fu_384_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln776_3_reg_1016_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'd0 == and_ln776_5_reg_1038_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln776_7_reg_1046_pp0_iter2_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_501 <= grp_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln776_1_reg_994_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        select_ln780_1_reg_1065 <= select_ln780_1_fu_850_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln776_2_reg_1012_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln780_2_reg_1080 <= select_ln780_2_fu_870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln776_3_reg_1016_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln780_3_reg_1085 <= select_ln780_3_fu_882_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln776_4_reg_1034_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln780_4_reg_1100 <= select_ln780_4_fu_902_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln776_5_reg_1038_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln780_5_reg_1105 <= select_ln780_5_fu_914_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln776_6_reg_1042_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        select_ln780_6_reg_1120 <= select_ln780_6_fu_934_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln776_7_reg_1046_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        select_ln780_7_reg_1125 <= select_ln780_7_fu_946_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln776_reg_990_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        select_ln780_reg_1060 <= select_ln780_fu_838_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln776_1_reg_994_pp0_iter1_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_2_1_reg_1055 <= grp_fu_376_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln776_reg_990_pp0_iter1_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_2_reg_1050 <= grp_fu_370_p2;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_370_p0 = reg_448;
    end else if ((((1'd1 == and_ln776_4_fu_705_p2) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'd0 == and_ln776_4_fu_705_p2) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_370_p0 = data_4_read_1_reg_1005;
    end else if ((((1'd1 == and_ln776_2_fu_623_p2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd0 == and_ln776_2_fu_623_p2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_370_p0 = data_2_read_1_reg_983;
    end else if ((((1'd1 == and_ln776_fu_541_p2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd0 == and_ln776_fu_541_p2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_370_p0 = data_0_read_1_reg_969;
    end else begin
        grp_fu_370_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_370_p1 = 32'd3187671040;
    end else if ((((1'd1 == and_ln776_4_fu_705_p2) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'd1 == and_ln776_2_fu_623_p2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd1 == and_ln776_fu_541_p2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_370_p1 = 32'd1065778527;
    end else if ((((1'd0 == and_ln776_4_fu_705_p2) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'd0 == and_ln776_2_fu_623_p2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd0 == and_ln776_fu_541_p2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_370_p1 = 32'd1149239296;
    end else begin
        grp_fu_370_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_376_p0 = reg_454;
    end else if ((((1'd1 == and_ln776_5_fu_746_p2) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'd0 == and_ln776_5_fu_746_p2) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_376_p0 = data_5_read_1_reg_998;
    end else if ((((1'd1 == and_ln776_3_fu_664_p2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd0 == and_ln776_3_fu_664_p2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_376_p0 = data_3_read_1_reg_976;
    end else if ((((1'd1 == and_ln776_1_fu_582_p2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'd0 == and_ln776_1_fu_582_p2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_376_p0 = data_1_read_1_reg_962;
    end else begin
        grp_fu_376_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_376_p1 = 32'd3187671040;
    end else if ((((1'd1 == and_ln776_5_fu_746_p2) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'd1 == and_ln776_3_fu_664_p2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd1 == and_ln776_1_fu_582_p2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_376_p1 = 32'd1065778527;
    end else if ((((1'd0 == and_ln776_5_fu_746_p2) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'd0 == and_ln776_3_fu_664_p2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd0 == and_ln776_1_fu_582_p2) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_376_p1 = 32'd1149239296;
    end else begin
        grp_fu_376_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_384_p0 = reg_484;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_384_p0 = reg_472;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_384_p0 = reg_460;
    end else if ((((1'd1 == and_ln776_6_fu_787_p2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln776_6_fu_787_p2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_384_p0 = data_6_read_1_reg_1027;
    end else begin
        grp_fu_384_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_384_p1 = 32'd3187671040;
    end else if (((1'd1 == and_ln776_6_fu_787_p2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_384_p1 = 32'd1065778527;
    end else if (((1'd0 == and_ln776_6_fu_787_p2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_384_p1 = 32'd1149239296;
    end else begin
        grp_fu_384_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_390_p0 = reg_490;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_390_p0 = reg_478;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_390_p0 = reg_466;
    end else if ((((1'd1 == and_ln776_7_fu_828_p2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln776_7_fu_828_p2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_390_p0 = data_7_read_1_reg_1020;
    end else begin
        grp_fu_390_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_390_p1 = 32'd3187671040;
    end else if (((1'd1 == and_ln776_7_fu_828_p2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_390_p1 = 32'd1065778527;
    end else if (((1'd0 == and_ln776_7_fu_828_p2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_390_p1 = 32'd1149239296;
    end else begin
        grp_fu_390_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_398_p0 = ap_port_reg_data_6_read;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_398_p0 = ap_port_reg_data_4_read;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_398_p0 = ap_port_reg_data_2_read;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_398_p0 = data_0_read;
        end else begin
            grp_fu_398_p0 = 'bx;
        end
    end else begin
        grp_fu_398_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_404_p0 = ap_port_reg_data_7_read;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_404_p0 = ap_port_reg_data_5_read;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_404_p0 = ap_port_reg_data_3_read;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_404_p0 = data_1_read;
        end else begin
            grp_fu_404_p0 = 'bx;
        end
    end else begin
        grp_fu_404_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln776_2_reg_1012_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln776_6_reg_1042_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd0 == and_ln776_4_reg_1034_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_p_hls_fptosi_float_i32_fu_360_x = reg_496;
    end else if (((1'd0 == and_ln776_reg_990_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_hls_fptosi_float_i32_fu_360_x = tmp_2_reg_1050;
    end else begin
        grp_p_hls_fptosi_float_i32_fu_360_x = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln776_3_reg_1016_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln776_7_reg_1046_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd0 == and_ln776_5_reg_1038_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_p_hls_fptosi_float_i32_fu_365_x = reg_501;
    end else if (((1'd0 == and_ln776_1_reg_994_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_p_hls_fptosi_float_i32_fu_365_x = tmp_2_1_reg_1055;
    end else begin
        grp_p_hls_fptosi_float_i32_fu_365_x = 'bx;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln776_6_reg_1042_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_address0 = res_addr_13_gep_fu_333_p3;
    end else if (((1'd0 == and_ln776_6_reg_1042_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_address0 = 64'd6;
    end else if (((1'd1 == and_ln776_4_reg_1034_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_address0 = res_addr_9_gep_fu_281_p3;
    end else if (((1'd0 == and_ln776_4_reg_1034_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_address0 = 64'd4;
    end else if (((1'd1 == and_ln776_2_reg_1012_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        res_address0 = res_addr_5_gep_fu_229_p3;
    end else if (((1'd0 == and_ln776_2_reg_1012_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        res_address0 = 64'd2;
    end else if (((1'd1 == and_ln776_reg_990_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_address0 = res_addr_1_gep_fu_172_p3;
    end else if (((1'd0 == and_ln776_reg_990_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_address0 = 64'd0;
    end else begin
        res_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln776_7_reg_1046_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_address1 = res_addr_15_gep_fu_351_p3;
    end else if (((1'd0 == and_ln776_7_reg_1046_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_address1 = 64'd7;
    end else if (((1'd1 == and_ln776_5_reg_1038_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_address1 = res_addr_11_gep_fu_299_p3;
    end else if (((1'd0 == and_ln776_5_reg_1038_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_address1 = 64'd5;
    end else if (((1'd1 == and_ln776_3_reg_1016_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        res_address1 = res_addr_7_gep_fu_247_p3;
    end else if (((1'd0 == and_ln776_3_reg_1016_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        res_address1 = 64'd3;
    end else if (((1'd1 == and_ln776_1_reg_994_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_address1 = res_addr_3_gep_fu_195_p3;
    end else if (((1'd0 == and_ln776_1_reg_994_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_address1 = 64'd1;
    end else begin
        res_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln776_4_reg_1034_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'd0 == and_ln776_4_reg_1034_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'd1 == and_ln776_6_reg_1042_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln776_6_reg_1042_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln776_2_reg_1012_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'd0 == and_ln776_2_reg_1012_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'd1 == and_ln776_reg_990_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'd0 == and_ln776_reg_990_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        res_ce0 = 1'b1;
    end else begin
        res_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln776_5_reg_1038_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'd0 == and_ln776_5_reg_1038_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'd1 == and_ln776_7_reg_1046_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln776_7_reg_1046_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln776_3_reg_1016_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'd0 == and_ln776_3_reg_1016_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'd1 == and_ln776_1_reg_994_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'd0 == and_ln776_1_reg_994_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        res_ce1 = 1'b1;
    end else begin
        res_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln776_6_reg_1042_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_d0 = reg_484_pp0_iter2_reg;
    end else if (((1'd1 == and_ln776_4_reg_1034_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_d0 = reg_472_pp0_iter2_reg;
    end else if (((1'd1 == and_ln776_2_reg_1012_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        res_d0 = reg_460_pp0_iter2_reg;
    end else if (((1'd1 == and_ln776_reg_990_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_d0 = reg_448_pp0_iter1_reg;
    end else if ((((1'd0 == and_ln776_4_reg_1034_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'd0 == and_ln776_6_reg_1042_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln776_2_reg_1012_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd0 == and_ln776_reg_990_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        res_d0 = selu_table5_q0;
    end else begin
        res_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln776_7_reg_1046_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_d1 = reg_490_pp0_iter2_reg;
    end else if (((1'd1 == and_ln776_5_reg_1038_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_d1 = reg_478_pp0_iter2_reg;
    end else if (((1'd1 == and_ln776_3_reg_1016_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        res_d1 = reg_466_pp0_iter2_reg;
    end else if (((1'd1 == and_ln776_1_reg_994_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        res_d1 = reg_454_pp0_iter1_reg;
    end else if ((((1'd0 == and_ln776_5_reg_1038_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'd0 == and_ln776_7_reg_1046_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln776_3_reg_1016_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'd0 == and_ln776_1_reg_994_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        res_d1 = selu_table5_q1;
    end else begin
        res_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln776_4_reg_1034_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'd0 == and_ln776_4_reg_1034_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'd1 == and_ln776_6_reg_1042_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln776_6_reg_1042_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln776_2_reg_1012_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'd0 == and_ln776_2_reg_1012_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'd1 == and_ln776_reg_990_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'd0 == and_ln776_reg_990_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        res_we0 = 1'b1;
    end else begin
        res_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln776_5_reg_1038_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'd0 == and_ln776_5_reg_1038_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'd1 == and_ln776_7_reg_1046_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln776_7_reg_1046_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd1 == and_ln776_3_reg_1016_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'd0 == and_ln776_3_reg_1016_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'd1 == and_ln776_1_reg_994_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'd0 == and_ln776_1_reg_994_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        res_we1 = 1'b1;
    end else begin
        res_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            selu_table5_address0 = zext_ln781_6_fu_954_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            selu_table5_address0 = zext_ln781_4_fu_922_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            selu_table5_address0 = zext_ln781_2_fu_890_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            selu_table5_address0 = zext_ln781_fu_858_p1;
        end else begin
            selu_table5_address0 = 'bx;
        end
    end else begin
        selu_table5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            selu_table5_address1 = zext_ln781_7_fu_958_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            selu_table5_address1 = zext_ln781_5_fu_926_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            selu_table5_address1 = zext_ln781_3_fu_894_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            selu_table5_address1 = zext_ln781_1_fu_862_p1;
        end else begin
            selu_table5_address1 = 'bx;
        end
    end else begin
        selu_table5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        selu_table5_ce0 = 1'b1;
    end else begin
        selu_table5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        selu_table5_ce1 = 1'b1;
    end else begin
        selu_table5_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln776_1_fu_582_p2 = (or_ln776_1_fu_576_p2 & grp_fu_404_p2);

assign and_ln776_2_fu_623_p2 = (or_ln776_2_fu_617_p2 & grp_fu_398_p2);

assign and_ln776_3_fu_664_p2 = (or_ln776_3_fu_658_p2 & grp_fu_404_p2);

assign and_ln776_4_fu_705_p2 = (or_ln776_4_fu_699_p2 & grp_fu_398_p2);

assign and_ln776_5_fu_746_p2 = (or_ln776_5_fu_740_p2 & grp_fu_404_p2);

assign and_ln776_6_fu_787_p2 = (or_ln776_6_fu_781_p2 & grp_fu_398_p2);

assign and_ln776_7_fu_828_p2 = (or_ln776_7_fu_822_p2 & grp_fu_404_p2);

assign and_ln776_fu_541_p2 = (or_ln776_fu_535_p2 & grp_fu_398_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln776_1_fu_547_p1 = data_1_read_1_reg_962;

assign bitcast_ln776_2_fu_588_p1 = data_2_read_1_reg_983;

assign bitcast_ln776_3_fu_629_p1 = data_3_read_1_reg_976;

assign bitcast_ln776_4_fu_670_p1 = data_4_read_1_reg_1005;

assign bitcast_ln776_5_fu_711_p1 = data_5_read_1_reg_998;

assign bitcast_ln776_6_fu_752_p1 = data_6_read_1_reg_1027;

assign bitcast_ln776_7_fu_793_p1 = data_7_read_1_reg_1020;

assign bitcast_ln776_fu_506_p1 = data_0_read_1_reg_969;

assign grp_fu_416_p4 = {{grp_p_hls_fptosi_float_i32_fu_360_ap_return[31:10]}};

assign grp_fu_426_p2 = ((grp_fu_416_p4 != 22'd0) ? 1'b1 : 1'b0);

assign grp_fu_432_p4 = {{grp_p_hls_fptosi_float_i32_fu_365_ap_return[31:10]}};

assign grp_fu_442_p2 = ((grp_fu_432_p4 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_10_fu_728_p2 = ((tmp_13_fu_714_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_11_fu_734_p2 = ((trunc_ln776_5_fu_724_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_12_fu_769_p2 = ((tmp_15_fu_755_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_13_fu_775_p2 = ((trunc_ln776_6_fu_765_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_14_fu_810_p2 = ((tmp_17_fu_796_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_15_fu_816_p2 = ((trunc_ln776_7_fu_806_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_1_fu_529_p2 = ((trunc_ln776_fu_519_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_2_fu_564_p2 = ((tmp_6_fu_550_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_3_fu_570_p2 = ((trunc_ln776_1_fu_560_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_4_fu_605_p2 = ((tmp_8_fu_591_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_5_fu_611_p2 = ((trunc_ln776_2_fu_601_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_6_fu_646_p2 = ((tmp_s_fu_632_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_7_fu_652_p2 = ((trunc_ln776_3_fu_642_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_8_fu_687_p2 = ((tmp_11_fu_673_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln776_9_fu_693_p2 = ((trunc_ln776_4_fu_683_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln776_fu_523_p2 = ((tmp_3_fu_509_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln776_1_fu_576_p2 = (icmp_ln776_3_fu_570_p2 | icmp_ln776_2_fu_564_p2);

assign or_ln776_2_fu_617_p2 = (icmp_ln776_5_fu_611_p2 | icmp_ln776_4_fu_605_p2);

assign or_ln776_3_fu_658_p2 = (icmp_ln776_7_fu_652_p2 | icmp_ln776_6_fu_646_p2);

assign or_ln776_4_fu_699_p2 = (icmp_ln776_9_fu_693_p2 | icmp_ln776_8_fu_687_p2);

assign or_ln776_5_fu_740_p2 = (icmp_ln776_11_fu_734_p2 | icmp_ln776_10_fu_728_p2);

assign or_ln776_6_fu_781_p2 = (icmp_ln776_13_fu_775_p2 | icmp_ln776_12_fu_769_p2);

assign or_ln776_7_fu_822_p2 = (icmp_ln776_15_fu_816_p2 | icmp_ln776_14_fu_810_p2);

assign or_ln776_fu_535_p2 = (icmp_ln776_fu_523_p2 | icmp_ln776_1_fu_529_p2);

assign res_addr_11_gep_fu_299_p3 = 64'd5;

assign res_addr_13_gep_fu_333_p3 = 64'd6;

assign res_addr_15_gep_fu_351_p3 = 64'd7;

assign res_addr_1_gep_fu_172_p3 = 64'd0;

assign res_addr_3_gep_fu_195_p3 = 64'd1;

assign res_addr_5_gep_fu_229_p3 = 64'd2;

assign res_addr_7_gep_fu_247_p3 = 64'd3;

assign res_addr_9_gep_fu_281_p3 = 64'd4;

assign select_ln780_1_fu_850_p3 = ((grp_fu_442_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_1_fu_846_p1);

assign select_ln780_2_fu_870_p3 = ((grp_fu_426_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_2_fu_866_p1);

assign select_ln780_3_fu_882_p3 = ((grp_fu_442_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_3_fu_878_p1);

assign select_ln780_4_fu_902_p3 = ((grp_fu_426_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_4_fu_898_p1);

assign select_ln780_5_fu_914_p3 = ((grp_fu_442_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_5_fu_910_p1);

assign select_ln780_6_fu_934_p3 = ((grp_fu_426_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_6_fu_930_p1);

assign select_ln780_7_fu_946_p3 = ((grp_fu_442_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_7_fu_942_p1);

assign select_ln780_fu_838_p3 = ((grp_fu_426_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln780_fu_834_p1);

assign tmp_11_fu_673_p4 = {{bitcast_ln776_4_fu_670_p1[30:23]}};

assign tmp_13_fu_714_p4 = {{bitcast_ln776_5_fu_711_p1[30:23]}};

assign tmp_15_fu_755_p4 = {{bitcast_ln776_6_fu_752_p1[30:23]}};

assign tmp_17_fu_796_p4 = {{bitcast_ln776_7_fu_793_p1[30:23]}};

assign tmp_3_fu_509_p4 = {{bitcast_ln776_fu_506_p1[30:23]}};

assign tmp_6_fu_550_p4 = {{bitcast_ln776_1_fu_547_p1[30:23]}};

assign tmp_8_fu_591_p4 = {{bitcast_ln776_2_fu_588_p1[30:23]}};

assign tmp_s_fu_632_p4 = {{bitcast_ln776_3_fu_629_p1[30:23]}};

assign trunc_ln776_1_fu_560_p1 = bitcast_ln776_1_fu_547_p1[22:0];

assign trunc_ln776_2_fu_601_p1 = bitcast_ln776_2_fu_588_p1[22:0];

assign trunc_ln776_3_fu_642_p1 = bitcast_ln776_3_fu_629_p1[22:0];

assign trunc_ln776_4_fu_683_p1 = bitcast_ln776_4_fu_670_p1[22:0];

assign trunc_ln776_5_fu_724_p1 = bitcast_ln776_5_fu_711_p1[22:0];

assign trunc_ln776_6_fu_765_p1 = bitcast_ln776_6_fu_752_p1[22:0];

assign trunc_ln776_7_fu_806_p1 = bitcast_ln776_7_fu_793_p1[22:0];

assign trunc_ln776_fu_519_p1 = bitcast_ln776_fu_506_p1[22:0];

assign trunc_ln780_1_fu_846_p1 = grp_p_hls_fptosi_float_i32_fu_365_ap_return[9:0];

assign trunc_ln780_2_fu_866_p1 = grp_p_hls_fptosi_float_i32_fu_360_ap_return[9:0];

assign trunc_ln780_3_fu_878_p1 = grp_p_hls_fptosi_float_i32_fu_365_ap_return[9:0];

assign trunc_ln780_4_fu_898_p1 = grp_p_hls_fptosi_float_i32_fu_360_ap_return[9:0];

assign trunc_ln780_5_fu_910_p1 = grp_p_hls_fptosi_float_i32_fu_365_ap_return[9:0];

assign trunc_ln780_6_fu_930_p1 = grp_p_hls_fptosi_float_i32_fu_360_ap_return[9:0];

assign trunc_ln780_7_fu_942_p1 = grp_p_hls_fptosi_float_i32_fu_365_ap_return[9:0];

assign trunc_ln780_fu_834_p1 = grp_p_hls_fptosi_float_i32_fu_360_ap_return[9:0];

assign zext_ln781_1_fu_862_p1 = select_ln780_1_reg_1065;

assign zext_ln781_2_fu_890_p1 = select_ln780_2_reg_1080;

assign zext_ln781_3_fu_894_p1 = select_ln780_3_reg_1085;

assign zext_ln781_4_fu_922_p1 = select_ln780_4_reg_1100;

assign zext_ln781_5_fu_926_p1 = select_ln780_5_reg_1105;

assign zext_ln781_6_fu_954_p1 = select_ln780_6_reg_1120;

assign zext_ln781_7_fu_958_p1 = select_ln780_7_reg_1125;

assign zext_ln781_fu_858_p1 = select_ln780_reg_1060;

endmodule //selu_float_float_selu1_config_struct_s
