Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 28 21:10:27 2018
| Host         : eecs-digital-18 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 159 register/latch pins with no clock driven by root clock pin: JB[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[8]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2324 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.032        0.000                      0                 4650        0.052        0.000                      0                 4650        3.000        0.000                       0                  1216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK_sys                   {0.000 5.000}      10.000          100.000         
video_clk_1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_video_clk      {0.000 20.000}     40.000          25.000          
  clkfbout_video_clk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_sys                         7.415        0.000                      0                    1        0.713        0.000                      0                    1        4.020        0.000                       0                     2  
video_clk_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_video_clk           14.290        0.000                      0                 4649        0.052        0.000                      0                 4649       19.020        0.000                       0                  1210  
  clkfbout_video_clk                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_sys             clk_out1_video_clk        0.032        0.000                      0                  110        3.046        0.000                      0                  110  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_sys
  To Clock:  CLK_sys

Setup :            0  Failing Endpoints,  Worst Slack        7.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[14]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_1/sr_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_sys rise@10.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 1.628ns (75.390%)  route 0.531ns (24.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 14.066 - 10.000 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.407     4.888    reset_1/CLK_100M
    SLICE_X42Y84         SRL16E                                       r  reset_1/sr_reg[14]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.516 r  reset_1/sr_reg[14]_srl15/Q
                         net (fo=1, routed)           0.531     7.048    reset_1/sr_reg[14]_srl15_n_0
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.654    14.066    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
                         clock pessimism              0.491    14.556    
                         clock uncertainty           -0.035    14.521    
    SLICE_X45Y84         FDRE (Setup_fdre_C_D)       -0.058    14.463    reset_1/sr_reg[15]__0
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  7.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[14]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_1/sr_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.490ns (73.524%)  route 0.176ns (26.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.496     1.745    reset_1/CLK_100M
    SLICE_X42Y84         SRL16E                                       r  reset_1/sr_reg[14]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     2.235 r  reset_1/sr_reg[14]_srl15/Q
                         net (fo=1, routed)           0.176     2.412    reset_1/sr_reg[14]_srl15_n_0
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.571     2.009    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
                         clock pessimism             -0.382     1.627    
    SLICE_X45Y84         FDRE (Hold_fdre_C_D)         0.072     1.699    reset_1/sr_reg[15]__0
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.713    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100M }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X45Y84  reset_1/sr_reg[15]__0/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y84  reset_1/sr_reg[14]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y84  reset_1/sr_reg[14]_srl15/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X45Y84  reset_1/sr_reg[15]__0/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X45Y84  reset_1/sr_reg[15]__0/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y84  reset_1/sr_reg[14]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y84  reset_1/sr_reg[14]_srl15/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X45Y84  reset_1/sr_reg[15]__0/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X45Y84  reset_1/sr_reg[15]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_1/inst/clk_in1
  To Clock:  video_clk_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_clk_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_clk
  To Clock:  clk_out1_video_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.290ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.053ns  (logic 6.996ns (27.925%)  route 18.057ns (72.075%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.811ns = ( 37.189 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.614    -2.407    video_playback_1/clk_out1
    SLICE_X55Y81         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.419    -1.988 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.229    -0.759    video_playback_1/display_grid_1/Q[7]
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.299    -0.460 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          2.452     1.992    video_playback_1/display_grid_1/start_y_3
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.116 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.972     3.088    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     3.212 r  video_playback_1/display_grid_1/start_y_i_1/O
                         net (fo=6, routed)           1.193     4.404    video_playback_1/display_grid_1/start_y_i_1_n_0
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     8.245 r  video_playback_1/display_grid_1/start_y/P[5]
                         net (fo=151, routed)         4.137    12.382    video_playback_1/display_grid_1/start_y_n_100
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.506 r  video_playback_1/display_grid_1/rom_1_i_1127/O
                         net (fo=2, routed)           0.446    12.952    video_playback_1/display_grid_1/rom_1_i_1127_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.076 r  video_playback_1/display_grid_1/rom_1_i_1129/O
                         net (fo=1, routed)           0.404    13.480    video_playback_1/display_grid_1/rom_1_i_1129_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  video_playback_1/display_grid_1/rom_1_i_1045/O
                         net (fo=1, routed)           0.000    13.604    video_playback_1/display_grid_1/rom_1_i_1045_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.002 f  video_playback_1/display_grid_1/rom_1_i_648/CO[3]
                         net (fo=17, routed)          1.414    15.416    video_playback_1/display_grid_1/addr_y_component163_out
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.540 r  video_playback_1/display_grid_1/rom_1_i_770/O
                         net (fo=1, routed)           0.000    15.540    video_playback_1/display_grid_1/rom_1_i_770_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.073 r  video_playback_1/display_grid_1/rom_1_i_354/CO[3]
                         net (fo=1, routed)           0.000    16.073    video_playback_1/display_grid_1/rom_1_i_354_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.292 r  video_playback_1/display_grid_1/rom_1_i_254/O[0]
                         net (fo=1, routed)           0.672    16.964    video_playback_1/display_grid_1/address_arr[15]_14[11]
    SLICE_X60Y91         LUT4 (Prop_lut4_I3_O)        0.295    17.259 r  video_playback_1/display_grid_1/rom_1_i_89/O
                         net (fo=1, routed)           0.472    17.731    video_playback_1/display_grid_1/rom_1_i_89_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I4_O)        0.124    17.855 r  video_playback_1/display_grid_1/rom_1_i_13/O
                         net (fo=1, routed)           1.143    18.999    video_playback_1/display_grid_1/rom_1_i_13_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    19.123 r  video_playback_1/display_grid_1/rom_1_i_1/O
                         net (fo=9, routed)           3.523    22.645    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X3Y55         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.621    37.189    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y55         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.599    
                         clock uncertainty           -0.098    37.502    
    RAMB18_X3Y55         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    36.936    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -22.645    
  -------------------------------------------------------------------
                         slack                                 14.290    

Slack (MET) :             14.290ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.053ns  (logic 6.996ns (27.925%)  route 18.057ns (72.075%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.811ns = ( 37.189 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.614    -2.407    video_playback_1/clk_out1
    SLICE_X55Y81         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.419    -1.988 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.229    -0.759    video_playback_1/display_grid_1/Q[7]
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.299    -0.460 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          2.452     1.992    video_playback_1/display_grid_1/start_y_3
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.116 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.972     3.088    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     3.212 r  video_playback_1/display_grid_1/start_y_i_1/O
                         net (fo=6, routed)           1.193     4.404    video_playback_1/display_grid_1/start_y_i_1_n_0
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     8.245 r  video_playback_1/display_grid_1/start_y/P[5]
                         net (fo=151, routed)         4.137    12.382    video_playback_1/display_grid_1/start_y_n_100
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.506 r  video_playback_1/display_grid_1/rom_1_i_1127/O
                         net (fo=2, routed)           0.446    12.952    video_playback_1/display_grid_1/rom_1_i_1127_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.076 r  video_playback_1/display_grid_1/rom_1_i_1129/O
                         net (fo=1, routed)           0.404    13.480    video_playback_1/display_grid_1/rom_1_i_1129_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  video_playback_1/display_grid_1/rom_1_i_1045/O
                         net (fo=1, routed)           0.000    13.604    video_playback_1/display_grid_1/rom_1_i_1045_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.002 f  video_playback_1/display_grid_1/rom_1_i_648/CO[3]
                         net (fo=17, routed)          1.414    15.416    video_playback_1/display_grid_1/addr_y_component163_out
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.540 r  video_playback_1/display_grid_1/rom_1_i_770/O
                         net (fo=1, routed)           0.000    15.540    video_playback_1/display_grid_1/rom_1_i_770_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.073 r  video_playback_1/display_grid_1/rom_1_i_354/CO[3]
                         net (fo=1, routed)           0.000    16.073    video_playback_1/display_grid_1/rom_1_i_354_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.292 r  video_playback_1/display_grid_1/rom_1_i_254/O[0]
                         net (fo=1, routed)           0.672    16.964    video_playback_1/display_grid_1/address_arr[15]_14[11]
    SLICE_X60Y91         LUT4 (Prop_lut4_I3_O)        0.295    17.259 r  video_playback_1/display_grid_1/rom_1_i_89/O
                         net (fo=1, routed)           0.472    17.731    video_playback_1/display_grid_1/rom_1_i_89_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I4_O)        0.124    17.855 r  video_playback_1/display_grid_1/rom_1_i_13/O
                         net (fo=1, routed)           1.143    18.999    video_playback_1/display_grid_1/rom_1_i_13_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    19.123 r  video_playback_1/display_grid_1/rom_1_i_1/O
                         net (fo=9, routed)           3.523    22.645    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X3Y54         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.621    37.189    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y54         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.599    
                         clock uncertainty           -0.098    37.502    
    RAMB18_X3Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    36.936    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -22.645    
  -------------------------------------------------------------------
                         slack                                 14.290    

Slack (MET) :             14.441ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        24.902ns  (logic 6.843ns (27.479%)  route 18.059ns (72.521%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.811ns = ( 37.189 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.614    -2.407    video_playback_1/clk_out1
    SLICE_X55Y81         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.419    -1.988 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.229    -0.759    video_playback_1/display_grid_1/Q[7]
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.299    -0.460 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          2.452     1.992    video_playback_1/display_grid_1/start_y_3
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.116 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.972     3.088    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     3.212 r  video_playback_1/display_grid_1/start_y_i_1/O
                         net (fo=6, routed)           1.193     4.404    video_playback_1/display_grid_1/start_y_i_1_n_0
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      3.841     8.245 r  video_playback_1/display_grid_1/start_y/P[6]
                         net (fo=130, routed)         3.757    12.002    video_playback_1/display_grid_1/start_y_n_99
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.126 r  video_playback_1/display_grid_1/rom_1_i_1115/O
                         net (fo=2, routed)           0.276    12.402    video_playback_1/display_grid_1/rom_1_i_1115_n_0
    SLICE_X55Y89         LUT5 (Prop_lut5_I2_O)        0.124    12.526 r  video_playback_1/display_grid_1/rom_1_i_1116/O
                         net (fo=1, routed)           0.422    12.947    video_playback_1/display_grid_1/rom_1_i_1116_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I4_O)        0.124    13.071 r  video_playback_1/display_grid_1/rom_1_i_1012/O
                         net (fo=1, routed)           0.000    13.071    video_playback_1/display_grid_1/rom_1_i_1012_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.451 r  video_playback_1/display_grid_1/rom_1_i_630/CO[3]
                         net (fo=14, routed)          1.398    14.849    video_playback_1/display_grid_1/addr_y_component11_out
    SLICE_X67Y91         LUT2 (Prop_lut2_I0_O)        0.124    14.973 r  video_playback_1/display_grid_1/rom_1_i_864/O
                         net (fo=1, routed)           0.000    14.973    video_playback_1/display_grid_1/rom_1_i_864_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.579 r  video_playback_1/display_grid_1/rom_1_i_496/O[3]
                         net (fo=1, routed)           0.752    16.331    video_playback_1/display_grid_1/address_arr[46]_45[7]
    SLICE_X68Y91         LUT5 (Prop_lut5_I0_O)        0.306    16.637 r  video_playback_1/display_grid_1/rom_1_i_158/O
                         net (fo=1, routed)           0.969    17.606    video_playback_1/display_grid_1/rom_1_i_158_n_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I4_O)        0.124    17.730 r  video_playback_1/display_grid_1/rom_1_i_40/O
                         net (fo=1, routed)           1.310    19.040    video_playback_1/display_grid_1/rom_1_i_40_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.124    19.164 r  video_playback_1/display_grid_1/rom_1_i_5/O
                         net (fo=9, routed)           3.331    22.495    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X3Y55         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.621    37.189    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y55         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.599    
                         clock uncertainty           -0.098    37.502    
    RAMB18_X3Y55         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    36.936    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -22.495    
  -------------------------------------------------------------------
                         slack                                 14.441    

Slack (MET) :             14.441ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        24.902ns  (logic 6.843ns (27.479%)  route 18.059ns (72.521%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.811ns = ( 37.189 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.614    -2.407    video_playback_1/clk_out1
    SLICE_X55Y81         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.419    -1.988 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.229    -0.759    video_playback_1/display_grid_1/Q[7]
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.299    -0.460 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          2.452     1.992    video_playback_1/display_grid_1/start_y_3
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.116 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.972     3.088    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     3.212 r  video_playback_1/display_grid_1/start_y_i_1/O
                         net (fo=6, routed)           1.193     4.404    video_playback_1/display_grid_1/start_y_i_1_n_0
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      3.841     8.245 r  video_playback_1/display_grid_1/start_y/P[6]
                         net (fo=130, routed)         3.757    12.002    video_playback_1/display_grid_1/start_y_n_99
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.126 r  video_playback_1/display_grid_1/rom_1_i_1115/O
                         net (fo=2, routed)           0.276    12.402    video_playback_1/display_grid_1/rom_1_i_1115_n_0
    SLICE_X55Y89         LUT5 (Prop_lut5_I2_O)        0.124    12.526 r  video_playback_1/display_grid_1/rom_1_i_1116/O
                         net (fo=1, routed)           0.422    12.947    video_playback_1/display_grid_1/rom_1_i_1116_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I4_O)        0.124    13.071 r  video_playback_1/display_grid_1/rom_1_i_1012/O
                         net (fo=1, routed)           0.000    13.071    video_playback_1/display_grid_1/rom_1_i_1012_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.451 r  video_playback_1/display_grid_1/rom_1_i_630/CO[3]
                         net (fo=14, routed)          1.398    14.849    video_playback_1/display_grid_1/addr_y_component11_out
    SLICE_X67Y91         LUT2 (Prop_lut2_I0_O)        0.124    14.973 r  video_playback_1/display_grid_1/rom_1_i_864/O
                         net (fo=1, routed)           0.000    14.973    video_playback_1/display_grid_1/rom_1_i_864_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.579 r  video_playback_1/display_grid_1/rom_1_i_496/O[3]
                         net (fo=1, routed)           0.752    16.331    video_playback_1/display_grid_1/address_arr[46]_45[7]
    SLICE_X68Y91         LUT5 (Prop_lut5_I0_O)        0.306    16.637 r  video_playback_1/display_grid_1/rom_1_i_158/O
                         net (fo=1, routed)           0.969    17.606    video_playback_1/display_grid_1/rom_1_i_158_n_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I4_O)        0.124    17.730 r  video_playback_1/display_grid_1/rom_1_i_40/O
                         net (fo=1, routed)           1.310    19.040    video_playback_1/display_grid_1/rom_1_i_40_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.124    19.164 r  video_playback_1/display_grid_1/rom_1_i_5/O
                         net (fo=9, routed)           3.331    22.495    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X3Y54         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.621    37.189    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y54         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.599    
                         clock uncertainty           -0.098    37.502    
    RAMB18_X3Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    36.936    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -22.495    
  -------------------------------------------------------------------
                         slack                                 14.441    

Slack (MET) :             14.457ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        24.798ns  (logic 6.877ns (27.732%)  route 17.921ns (72.268%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.899ns = ( 37.101 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.614    -2.407    video_playback_1/clk_out1
    SLICE_X55Y81         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.419    -1.988 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.229    -0.759    video_playback_1/display_grid_1/Q[7]
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.299    -0.460 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          2.452     1.992    video_playback_1/display_grid_1/start_y_3
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.116 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.972     3.088    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     3.212 r  video_playback_1/display_grid_1/start_y_i_1/O
                         net (fo=6, routed)           1.193     4.404    video_playback_1/display_grid_1/start_y_i_1_n_0
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841     8.245 r  video_playback_1/display_grid_1/start_y/P[2]
                         net (fo=141, routed)         4.080    12.325    video_playback_1/display_grid_1/start_y_n_103
    SLICE_X59Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.449 r  video_playback_1/display_grid_1/rom_1_i_1138/O
                         net (fo=2, routed)           0.276    12.724    video_playback_1/display_grid_1/rom_1_i_1138_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.848 r  video_playback_1/display_grid_1/rom_1_i_1139/O
                         net (fo=1, routed)           0.422    13.270    video_playback_1/display_grid_1/rom_1_i_1139_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.394 r  video_playback_1/display_grid_1/rom_1_i_1065/O
                         net (fo=1, routed)           0.000    13.394    video_playback_1/display_grid_1/rom_1_i_1065_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.774 r  video_playback_1/display_grid_1/rom_1_i_663/CO[3]
                         net (fo=18, routed)          1.134    14.908    video_playback_1/display_grid_1/addr_y_component1
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.124    15.032 r  video_playback_1/display_grid_1/rom_1_i_919/O
                         net (fo=1, routed)           0.000    15.032    video_playback_1/display_grid_1/rom_1_i_919_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.672 r  video_playback_1/display_grid_1/rom_1_i_536/O[3]
                         net (fo=1, routed)           0.461    16.133    video_playback_1/display_grid_1/address_arr[47]_46[6]
    SLICE_X68Y91         LUT5 (Prop_lut5_I4_O)        0.306    16.439 r  video_playback_1/display_grid_1/rom_1_i_170/O
                         net (fo=1, routed)           0.463    16.902    video_playback_1/display_grid_1/rom_1_i_170_n_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I4_O)        0.124    17.026 r  video_playback_1/display_grid_1/rom_1_i_46/O
                         net (fo=1, routed)           1.426    18.451    video_playback_1/display_grid_1/rom_1_i_46_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.124    18.575 r  video_playback_1/display_grid_1/rom_1_i_6/O
                         net (fo=9, routed)           3.816    22.391    video_playback_1/display_grid_1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y51         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.533    37.101    video_playback_1/display_grid_1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y51         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.511    
                         clock uncertainty           -0.098    37.414    
    RAMB18_X0Y51         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    36.848    video_playback_1/display_grid_1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.848    
                         arrival time                         -22.391    
  -------------------------------------------------------------------
                         slack                                 14.457    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        24.778ns  (logic 6.733ns (27.173%)  route 18.045ns (72.827%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.811ns = ( 37.189 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.614    -2.407    video_playback_1/clk_out1
    SLICE_X55Y81         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.419    -1.988 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.229    -0.759    video_playback_1/display_grid_1/Q[7]
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.299    -0.460 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          2.452     1.992    video_playback_1/display_grid_1/start_y_3
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.116 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.972     3.088    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     3.212 r  video_playback_1/display_grid_1/start_y_i_1/O
                         net (fo=6, routed)           1.193     4.404    video_playback_1/display_grid_1/start_y_i_1_n_0
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      3.841     8.245 r  video_playback_1/display_grid_1/start_y/P[6]
                         net (fo=130, routed)         3.757    12.002    video_playback_1/display_grid_1/start_y_n_99
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.126 r  video_playback_1/display_grid_1/rom_1_i_1115/O
                         net (fo=2, routed)           0.276    12.402    video_playback_1/display_grid_1/rom_1_i_1115_n_0
    SLICE_X55Y89         LUT5 (Prop_lut5_I2_O)        0.124    12.526 r  video_playback_1/display_grid_1/rom_1_i_1116/O
                         net (fo=1, routed)           0.422    12.947    video_playback_1/display_grid_1/rom_1_i_1116_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I4_O)        0.124    13.071 r  video_playback_1/display_grid_1/rom_1_i_1012/O
                         net (fo=1, routed)           0.000    13.071    video_playback_1/display_grid_1/rom_1_i_1012_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.451 r  video_playback_1/display_grid_1/rom_1_i_630/CO[3]
                         net (fo=14, routed)          1.747    15.199    video_playback_1/display_grid_1/addr_y_component11_out
    SLICE_X67Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.584 r  video_playback_1/display_grid_1/rom_1_i_496/CO[3]
                         net (fo=1, routed)           0.000    15.584    video_playback_1/display_grid_1/rom_1_i_496_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.823 r  video_playback_1/display_grid_1/rom_1_i_306/O[2]
                         net (fo=1, routed)           0.631    16.453    video_playback_1/display_grid_1/address_arr[46]_45[10]
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.302    16.755 r  video_playback_1/display_grid_1/rom_1_i_122/O
                         net (fo=1, routed)           0.781    17.537    video_playback_1/display_grid_1/rom_1_i_122_n_0
    SLICE_X64Y95         LUT5 (Prop_lut5_I4_O)        0.124    17.661 r  video_playback_1/display_grid_1/rom_1_i_22/O
                         net (fo=1, routed)           1.204    18.865    video_playback_1/display_grid_1/rom_1_i_22_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.124    18.989 r  video_playback_1/display_grid_1/rom_1_i_2/O
                         net (fo=9, routed)           3.382    22.371    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X3Y55         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.621    37.189    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y55         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.599    
                         clock uncertainty           -0.098    37.502    
    RAMB18_X3Y55         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    36.936    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -22.371    
  -------------------------------------------------------------------
                         slack                                 14.565    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        24.778ns  (logic 6.733ns (27.173%)  route 18.045ns (72.827%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.811ns = ( 37.189 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.614    -2.407    video_playback_1/clk_out1
    SLICE_X55Y81         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.419    -1.988 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.229    -0.759    video_playback_1/display_grid_1/Q[7]
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.299    -0.460 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          2.452     1.992    video_playback_1/display_grid_1/start_y_3
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.116 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.972     3.088    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     3.212 r  video_playback_1/display_grid_1/start_y_i_1/O
                         net (fo=6, routed)           1.193     4.404    video_playback_1/display_grid_1/start_y_i_1_n_0
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      3.841     8.245 r  video_playback_1/display_grid_1/start_y/P[6]
                         net (fo=130, routed)         3.757    12.002    video_playback_1/display_grid_1/start_y_n_99
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.126 r  video_playback_1/display_grid_1/rom_1_i_1115/O
                         net (fo=2, routed)           0.276    12.402    video_playback_1/display_grid_1/rom_1_i_1115_n_0
    SLICE_X55Y89         LUT5 (Prop_lut5_I2_O)        0.124    12.526 r  video_playback_1/display_grid_1/rom_1_i_1116/O
                         net (fo=1, routed)           0.422    12.947    video_playback_1/display_grid_1/rom_1_i_1116_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I4_O)        0.124    13.071 r  video_playback_1/display_grid_1/rom_1_i_1012/O
                         net (fo=1, routed)           0.000    13.071    video_playback_1/display_grid_1/rom_1_i_1012_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.451 r  video_playback_1/display_grid_1/rom_1_i_630/CO[3]
                         net (fo=14, routed)          1.747    15.199    video_playback_1/display_grid_1/addr_y_component11_out
    SLICE_X67Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.584 r  video_playback_1/display_grid_1/rom_1_i_496/CO[3]
                         net (fo=1, routed)           0.000    15.584    video_playback_1/display_grid_1/rom_1_i_496_n_0
    SLICE_X67Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.823 r  video_playback_1/display_grid_1/rom_1_i_306/O[2]
                         net (fo=1, routed)           0.631    16.453    video_playback_1/display_grid_1/address_arr[46]_45[10]
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.302    16.755 r  video_playback_1/display_grid_1/rom_1_i_122/O
                         net (fo=1, routed)           0.781    17.537    video_playback_1/display_grid_1/rom_1_i_122_n_0
    SLICE_X64Y95         LUT5 (Prop_lut5_I4_O)        0.124    17.661 r  video_playback_1/display_grid_1/rom_1_i_22/O
                         net (fo=1, routed)           1.204    18.865    video_playback_1/display_grid_1/rom_1_i_22_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I3_O)        0.124    18.989 r  video_playback_1/display_grid_1/rom_1_i_2/O
                         net (fo=9, routed)           3.382    22.371    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X3Y54         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.621    37.189    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y54         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.599    
                         clock uncertainty           -0.098    37.502    
    RAMB18_X3Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    36.936    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -22.371    
  -------------------------------------------------------------------
                         slack                                 14.565    

Slack (MET) :             14.624ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        24.715ns  (logic 6.996ns (28.307%)  route 17.719ns (71.693%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.815ns = ( 37.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.614    -2.407    video_playback_1/clk_out1
    SLICE_X55Y81         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.419    -1.988 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.229    -0.759    video_playback_1/display_grid_1/Q[7]
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.299    -0.460 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          2.452     1.992    video_playback_1/display_grid_1/start_y_3
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.116 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.972     3.088    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     3.212 r  video_playback_1/display_grid_1/start_y_i_1/O
                         net (fo=6, routed)           1.193     4.404    video_playback_1/display_grid_1/start_y_i_1_n_0
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     8.245 r  video_playback_1/display_grid_1/start_y/P[5]
                         net (fo=151, routed)         4.137    12.382    video_playback_1/display_grid_1/start_y_n_100
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.506 r  video_playback_1/display_grid_1/rom_1_i_1127/O
                         net (fo=2, routed)           0.446    12.952    video_playback_1/display_grid_1/rom_1_i_1127_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.076 r  video_playback_1/display_grid_1/rom_1_i_1129/O
                         net (fo=1, routed)           0.404    13.480    video_playback_1/display_grid_1/rom_1_i_1129_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  video_playback_1/display_grid_1/rom_1_i_1045/O
                         net (fo=1, routed)           0.000    13.604    video_playback_1/display_grid_1/rom_1_i_1045_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.002 f  video_playback_1/display_grid_1/rom_1_i_648/CO[3]
                         net (fo=17, routed)          1.414    15.416    video_playback_1/display_grid_1/addr_y_component163_out
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.540 r  video_playback_1/display_grid_1/rom_1_i_770/O
                         net (fo=1, routed)           0.000    15.540    video_playback_1/display_grid_1/rom_1_i_770_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.073 r  video_playback_1/display_grid_1/rom_1_i_354/CO[3]
                         net (fo=1, routed)           0.000    16.073    video_playback_1/display_grid_1/rom_1_i_354_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.292 r  video_playback_1/display_grid_1/rom_1_i_254/O[0]
                         net (fo=1, routed)           0.672    16.964    video_playback_1/display_grid_1/address_arr[15]_14[11]
    SLICE_X60Y91         LUT4 (Prop_lut4_I3_O)        0.295    17.259 r  video_playback_1/display_grid_1/rom_1_i_89/O
                         net (fo=1, routed)           0.472    17.731    video_playback_1/display_grid_1/rom_1_i_89_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I4_O)        0.124    17.855 r  video_playback_1/display_grid_1/rom_1_i_13/O
                         net (fo=1, routed)           1.143    18.999    video_playback_1/display_grid_1/rom_1_i_13_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    19.123 r  video_playback_1/display_grid_1/rom_1_i_1/O
                         net (fo=9, routed)           3.185    22.307    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X3Y53         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.617    37.185    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y53         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.595    
                         clock uncertainty           -0.098    37.498    
    RAMB18_X3Y53         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    36.932    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -22.307    
  -------------------------------------------------------------------
                         slack                                 14.624    

Slack (MET) :             14.624ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        24.715ns  (logic 6.996ns (28.307%)  route 17.719ns (71.693%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.815ns = ( 37.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.614    -2.407    video_playback_1/clk_out1
    SLICE_X55Y81         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.419    -1.988 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.229    -0.759    video_playback_1/display_grid_1/Q[7]
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.299    -0.460 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          2.452     1.992    video_playback_1/display_grid_1/start_y_3
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.116 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.972     3.088    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     3.212 r  video_playback_1/display_grid_1/start_y_i_1/O
                         net (fo=6, routed)           1.193     4.404    video_playback_1/display_grid_1/start_y_i_1_n_0
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     8.245 r  video_playback_1/display_grid_1/start_y/P[5]
                         net (fo=151, routed)         4.137    12.382    video_playback_1/display_grid_1/start_y_n_100
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.506 r  video_playback_1/display_grid_1/rom_1_i_1127/O
                         net (fo=2, routed)           0.446    12.952    video_playback_1/display_grid_1/rom_1_i_1127_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.076 r  video_playback_1/display_grid_1/rom_1_i_1129/O
                         net (fo=1, routed)           0.404    13.480    video_playback_1/display_grid_1/rom_1_i_1129_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  video_playback_1/display_grid_1/rom_1_i_1045/O
                         net (fo=1, routed)           0.000    13.604    video_playback_1/display_grid_1/rom_1_i_1045_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.002 f  video_playback_1/display_grid_1/rom_1_i_648/CO[3]
                         net (fo=17, routed)          1.414    15.416    video_playback_1/display_grid_1/addr_y_component163_out
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.540 r  video_playback_1/display_grid_1/rom_1_i_770/O
                         net (fo=1, routed)           0.000    15.540    video_playback_1/display_grid_1/rom_1_i_770_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.073 r  video_playback_1/display_grid_1/rom_1_i_354/CO[3]
                         net (fo=1, routed)           0.000    16.073    video_playback_1/display_grid_1/rom_1_i_354_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.292 r  video_playback_1/display_grid_1/rom_1_i_254/O[0]
                         net (fo=1, routed)           0.672    16.964    video_playback_1/display_grid_1/address_arr[15]_14[11]
    SLICE_X60Y91         LUT4 (Prop_lut4_I3_O)        0.295    17.259 r  video_playback_1/display_grid_1/rom_1_i_89/O
                         net (fo=1, routed)           0.472    17.731    video_playback_1/display_grid_1/rom_1_i_89_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I4_O)        0.124    17.855 r  video_playback_1/display_grid_1/rom_1_i_13/O
                         net (fo=1, routed)           1.143    18.999    video_playback_1/display_grid_1/rom_1_i_13_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I0_O)        0.124    19.123 r  video_playback_1/display_grid_1/rom_1_i_1/O
                         net (fo=9, routed)           3.185    22.307    video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X3Y52         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.617    37.185    video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y52         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.595    
                         clock uncertainty           -0.098    37.498    
    RAMB18_X3Y52         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    36.932    video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.932    
                         arrival time                         -22.307    
  -------------------------------------------------------------------
                         slack                                 14.624    

Slack (MET) :             14.643ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        24.700ns  (logic 6.828ns (27.644%)  route 17.872ns (72.356%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.811ns = ( 37.189 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.614    -2.407    video_playback_1/clk_out1
    SLICE_X55Y81         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.419    -1.988 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.229    -0.759    video_playback_1/display_grid_1/Q[7]
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.299    -0.460 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          2.452     1.992    video_playback_1/display_grid_1/start_y_3
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.116 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.972     3.088    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X32Y92         LUT4 (Prop_lut4_I1_O)        0.124     3.212 r  video_playback_1/display_grid_1/start_y_i_1/O
                         net (fo=6, routed)           1.193     4.404    video_playback_1/display_grid_1/start_y_i_1_n_0
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     8.245 r  video_playback_1/display_grid_1/start_y/P[5]
                         net (fo=151, routed)         4.137    12.382    video_playback_1/display_grid_1/start_y_n_100
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.506 r  video_playback_1/display_grid_1/rom_1_i_1127/O
                         net (fo=2, routed)           0.446    12.952    video_playback_1/display_grid_1/rom_1_i_1127_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.076 r  video_playback_1/display_grid_1/rom_1_i_1129/O
                         net (fo=1, routed)           0.404    13.480    video_playback_1/display_grid_1/rom_1_i_1129_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.604 r  video_playback_1/display_grid_1/rom_1_i_1045/O
                         net (fo=1, routed)           0.000    13.604    video_playback_1/display_grid_1/rom_1_i_1045_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.002 r  video_playback_1/display_grid_1/rom_1_i_648/CO[3]
                         net (fo=17, routed)          1.261    15.263    video_playback_1/display_grid_1/addr_y_component163_out
    SLICE_X62Y90         LUT2 (Prop_lut2_I1_O)        0.124    15.387 r  video_playback_1/display_grid_1/rom_1_i_898/O
                         net (fo=1, routed)           0.000    15.387    video_playback_1/display_grid_1/rom_1_i_898_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.965 r  video_playback_1/display_grid_1/rom_1_i_519/O[2]
                         net (fo=1, routed)           0.657    16.622    video_playback_1/display_grid_1/address_arr[15]_14[5]
    SLICE_X60Y90         LUT5 (Prop_lut5_I4_O)        0.301    16.923 r  video_playback_1/display_grid_1/rom_1_i_175/O
                         net (fo=1, routed)           0.490    17.413    video_playback_1/display_grid_1/rom_1_i_175_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I4_O)        0.124    17.537 r  video_playback_1/display_grid_1/rom_1_i_49/O
                         net (fo=1, routed)           1.084    18.621    video_playback_1/display_grid_1/rom_1_i_49_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    18.745 r  video_playback_1/display_grid_1/rom_1_i_7/O
                         net (fo=9, routed)           3.548    22.292    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X3Y55         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.621    37.189    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y55         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.599    
                         clock uncertainty           -0.098    37.502    
    RAMB18_X3Y55         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    36.936    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -22.292    
  -------------------------------------------------------------------
                         slack                                 14.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 char_rec_1/recg_sudoku_reg[296]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/recg_sudoku_reg[292]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.234%)  route 0.248ns (63.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.571    -0.843    char_rec_1/clk_out1
    SLICE_X37Y99         FDRE                                         r  char_rec_1/recg_sudoku_reg[296]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  char_rec_1/recg_sudoku_reg[296]/Q
                         net (fo=2, routed)           0.248    -0.454    char_rec_1/recg_sudoku[296]
    SLICE_X36Y100        FDRE                                         r  char_rec_1/recg_sudoku_reg[292]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.836    -1.275    char_rec_1/clk_out1
    SLICE_X36Y100        FDRE                                         r  char_rec_1/recg_sudoku_reg[292]/C
                         clock pessimism              0.697    -0.578    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.072    -0.506    char_rec_1/recg_sudoku_reg[292]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 frame_parser_1/div_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_parser_1/divider_1/quotient_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.911%)  route 0.163ns (56.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.560    -0.854    frame_parser_1/clk_out1
    SLICE_X49Y82         FDRE                                         r  frame_parser_1/div_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.726 r  frame_parser_1/div_start_reg/Q
                         net (fo=54, routed)          0.163    -0.562    frame_parser_1/divider_1/div_start
    SLICE_X54Y82         FDRE                                         r  frame_parser_1/divider_1/quotient_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.826    -1.285    frame_parser_1/divider_1/clk_out1
    SLICE_X54Y82         FDRE                                         r  frame_parser_1/divider_1/quotient_reg[1]/C
                         clock pessimism              0.692    -0.593    
    SLICE_X54Y82         FDRE (Hold_fdre_C_R)        -0.045    -0.638    frame_parser_1/divider_1/quotient_reg[1]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 frame_parser_1/div_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_parser_1/divider_1/quotient_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.911%)  route 0.163ns (56.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.560    -0.854    frame_parser_1/clk_out1
    SLICE_X49Y82         FDRE                                         r  frame_parser_1/div_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.726 r  frame_parser_1/div_start_reg/Q
                         net (fo=54, routed)          0.163    -0.562    frame_parser_1/divider_1/div_start
    SLICE_X54Y82         FDRE                                         r  frame_parser_1/divider_1/quotient_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.826    -1.285    frame_parser_1/divider_1/clk_out1
    SLICE_X54Y82         FDRE                                         r  frame_parser_1/divider_1/quotient_reg[8]/C
                         clock pessimism              0.692    -0.593    
    SLICE_X54Y82         FDRE (Hold_fdre_C_R)        -0.045    -0.638    frame_parser_1/divider_1/quotient_reg[8]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 frame_parser_1/div_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_parser_1/divider_1/quotient_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.911%)  route 0.163ns (56.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.560    -0.854    frame_parser_1/clk_out1
    SLICE_X49Y82         FDRE                                         r  frame_parser_1/div_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.726 r  frame_parser_1/div_start_reg/Q
                         net (fo=54, routed)          0.163    -0.562    frame_parser_1/divider_1/div_start
    SLICE_X54Y82         FDRE                                         r  frame_parser_1/divider_1/quotient_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.826    -1.285    frame_parser_1/divider_1/clk_out1
    SLICE_X54Y82         FDRE                                         r  frame_parser_1/divider_1/quotient_reg[9]/C
                         clock pessimism              0.692    -0.593    
    SLICE_X54Y82         FDRE (Hold_fdre_C_R)        -0.045    -0.638    frame_parser_1/divider_1/quotient_reg[9]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 video_playback_1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.432%)  route 0.274ns (59.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.558    -0.856    video_playback_1/clk_out1
    SLICE_X55Y82         FDRE                                         r  video_playback_1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  video_playback_1/vcount_reg[3]/Q
                         net (fo=36, routed)          0.274    -0.441    video_playback_1/vcount_reg_n_0_[3]
    SLICE_X51Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.396 r  video_playback_1/memory_addr1_i_7/O
                         net (fo=3, routed)           0.000    -0.396    video_playback_1/memory_addr1_i_7_n_0
    SLICE_X51Y81         FDRE                                         r  video_playback_1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.826    -1.285    video_playback_1/clk_out1
    SLICE_X51Y81         FDRE                                         r  video_playback_1/vcount_reg[5]/C
                         clock pessimism              0.692    -0.593    
    SLICE_X51Y81         FDRE (Hold_fdre_C_D)         0.092    -0.501    video_playback_1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 deb_btnl/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            x2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.256ns (54.027%)  route 0.218ns (45.973%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.563    -0.851    deb_btnl/clk_out1
    SLICE_X45Y83         FDRE                                         r  deb_btnl/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  deb_btnl/clean_reg/Q
                         net (fo=8, routed)           0.218    -0.492    deb_btnl/btnl_cln
    SLICE_X53Y84         LUT2 (Prop_lut2_I1_O)        0.045    -0.447 r  deb_btnl/x2[4]_i_6/O
                         net (fo=1, routed)           0.000    -0.447    deb_btnl/x2[4]_i_6_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.377 r  deb_btnl/x2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.377    deb_btnl_n_19
    SLICE_X53Y84         FDRE                                         r  x2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.828    -1.283    JB_IBUF__0[1]
    SLICE_X53Y84         FDRE                                         r  x2_reg[1]/C
                         clock pessimism              0.692    -0.591    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.105    -0.486    x2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 frame_parser_1/frame_transfer_1/read_data_sr_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.033%)  route 0.381ns (72.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.590    -0.824    frame_parser_1/frame_transfer_1/clk_out1
    SLICE_X73Y83         FDRE                                         r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.683 r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][8]/Q
                         net (fo=6, routed)           0.381    -0.302    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y18         RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.916    -1.194    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.731    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.435    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 frame_parser_1/frame_transfer_1/read_data_sr_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.565%)  route 0.371ns (72.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.589    -0.825    frame_parser_1/frame_transfer_1/clk_out1
    SLICE_X72Y82         FDRE                                         r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][5]/Q
                         net (fo=6, routed)           0.371    -0.313    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y15         RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.904    -1.206    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.743    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.447    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 frame_parser_1/frame_transfer_1/read_data_sr_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.073%)  route 0.347ns (67.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.591    -0.823    frame_parser_1/frame_transfer_1/clk_out1
    SLICE_X74Y82         FDRE                                         r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.659 r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][7]/Q
                         net (fo=6, routed)           0.347    -0.312    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y15         RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.904    -1.206    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.743    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.447    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/SCCB1/tx_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/SCCB1/tx_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.258ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.585    -0.829    camera_1/camera_configure_1/SCCB1/clk_out1
    SLICE_X5Y126         FDRE                                         r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.688 r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[6]/Q
                         net (fo=1, routed)           0.058    -0.629    camera_1/camera_configure_1/SCCB1/tx_byte[6]
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.045    -0.584 r  camera_1/camera_configure_1/SCCB1/tx_byte[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.584    camera_1/camera_configure_1/SCCB1/tx_byte[7]_i_2_n_0
    SLICE_X4Y126         FDRE                                         r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.852    -1.258    camera_1/camera_configure_1/SCCB1/clk_out1
    SLICE_X4Y126         FDRE                                         r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[7]/C
                         clock pessimism              0.442    -0.816    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.091    -0.725    camera_1/camera_configure_1/SCCB1/tx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_clk_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y12     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y13     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y14     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y84     video_playback_1/blank_delay_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y84     video_playback_1/blank_delay_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y127     camera_1/camera_configure_1/SCCB1/latched_address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y127     camera_1/camera_configure_1/SCCB1/latched_address_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y127     camera_1/camera_configure_1/SCCB1/latched_address_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y127     camera_1/camera_configure_1/SCCB1/latched_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y127     camera_1/camera_configure_1/SCCB1/latched_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y127     camera_1/camera_configure_1/SCCB1/latched_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y87     y2_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y120     camera_1/camera_configure_1/SCCB1/timer_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y84     video_playback_1/blank_delay_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y84     video_playback_1/blank_delay_reg_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y82     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y82     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y82     FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y81     frame_parser_1/rescale_start_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y81     frame_parser_1/rescale_start_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y85     video_playback_1/hblank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y85     video_playback_1/hblank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y81     video_playback_1/hcount_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clk
  To Clock:  clkfbout_video_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_clk_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   video_clk_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_sys
  To Clock:  clk_out1_video_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.740ns  (logic 0.580ns (33.342%)  route 1.160ns (66.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 34.578 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.096    34.578    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.456    35.034 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.479    35.513    reset_1/p_0_in
    SLICE_X43Y82         LUT4 (Prop_lut4_I0_O)        0.124    35.637 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.681    36.318    deb_btnd/sr_reg[15]__0
    SLICE_X42Y82         FDRE                                         r  deb_btnd/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.507    37.076    deb_btnd/clk_out1
    SLICE_X42Y82         FDRE                                         r  deb_btnd/count_reg[12]/C
                         clock pessimism              0.000    37.076    
                         clock uncertainty           -0.202    36.874    
    SLICE_X42Y82         FDRE (Setup_fdre_C_R)       -0.524    36.350    deb_btnd/count_reg[12]
  -------------------------------------------------------------------
                         required time                         36.350    
                         arrival time                         -36.318    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.740ns  (logic 0.580ns (33.342%)  route 1.160ns (66.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 34.578 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.096    34.578    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.456    35.034 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.479    35.513    reset_1/p_0_in
    SLICE_X43Y82         LUT4 (Prop_lut4_I0_O)        0.124    35.637 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.681    36.318    deb_btnd/sr_reg[15]__0
    SLICE_X42Y82         FDRE                                         r  deb_btnd/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.507    37.076    deb_btnd/clk_out1
    SLICE_X42Y82         FDRE                                         r  deb_btnd/count_reg[13]/C
                         clock pessimism              0.000    37.076    
                         clock uncertainty           -0.202    36.874    
    SLICE_X42Y82         FDRE (Setup_fdre_C_R)       -0.524    36.350    deb_btnd/count_reg[13]
  -------------------------------------------------------------------
                         required time                         36.350    
                         arrival time                         -36.318    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.740ns  (logic 0.580ns (33.342%)  route 1.160ns (66.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 34.578 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.096    34.578    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.456    35.034 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.479    35.513    reset_1/p_0_in
    SLICE_X43Y82         LUT4 (Prop_lut4_I0_O)        0.124    35.637 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.681    36.318    deb_btnd/sr_reg[15]__0
    SLICE_X42Y82         FDRE                                         r  deb_btnd/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.507    37.076    deb_btnd/clk_out1
    SLICE_X42Y82         FDRE                                         r  deb_btnd/count_reg[14]/C
                         clock pessimism              0.000    37.076    
                         clock uncertainty           -0.202    36.874    
    SLICE_X42Y82         FDRE (Setup_fdre_C_R)       -0.524    36.350    deb_btnd/count_reg[14]
  -------------------------------------------------------------------
                         required time                         36.350    
                         arrival time                         -36.318    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.740ns  (logic 0.580ns (33.342%)  route 1.160ns (66.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 34.578 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.096    34.578    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.456    35.034 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.479    35.513    reset_1/p_0_in
    SLICE_X43Y82         LUT4 (Prop_lut4_I0_O)        0.124    35.637 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.681    36.318    deb_btnd/sr_reg[15]__0
    SLICE_X42Y82         FDRE                                         r  deb_btnd/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.507    37.076    deb_btnd/clk_out1
    SLICE_X42Y82         FDRE                                         r  deb_btnd/count_reg[15]/C
                         clock pessimism              0.000    37.076    
                         clock uncertainty           -0.202    36.874    
    SLICE_X42Y82         FDRE (Setup_fdre_C_R)       -0.524    36.350    deb_btnd/count_reg[15]
  -------------------------------------------------------------------
                         required time                         36.350    
                         arrival time                         -36.318    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.770ns  (logic 0.580ns (32.763%)  route 1.190ns (67.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 34.578 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.096    34.578    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.456    35.034 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.631    35.665    reset_1/p_0_in
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    35.789 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.559    36.348    deb_btnc/sr_reg[15]__0
    SLICE_X36Y82         FDRE                                         r  deb_btnc/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.511    37.080    deb_btnc/clk_out1
    SLICE_X36Y82         FDRE                                         r  deb_btnc/count_reg[0]/C
                         clock pessimism              0.000    37.080    
                         clock uncertainty           -0.202    36.878    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.429    36.449    deb_btnc/count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.449    
                         arrival time                         -36.348    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.770ns  (logic 0.580ns (32.763%)  route 1.190ns (67.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 34.578 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.096    34.578    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.456    35.034 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.631    35.665    reset_1/p_0_in
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    35.789 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.559    36.348    deb_btnc/sr_reg[15]__0
    SLICE_X36Y82         FDRE                                         r  deb_btnc/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.511    37.080    deb_btnc/clk_out1
    SLICE_X36Y82         FDRE                                         r  deb_btnc/count_reg[1]/C
                         clock pessimism              0.000    37.080    
                         clock uncertainty           -0.202    36.878    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.429    36.449    deb_btnc/count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.449    
                         arrival time                         -36.348    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.770ns  (logic 0.580ns (32.763%)  route 1.190ns (67.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 34.578 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.096    34.578    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.456    35.034 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.631    35.665    reset_1/p_0_in
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    35.789 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.559    36.348    deb_btnc/sr_reg[15]__0
    SLICE_X36Y82         FDRE                                         r  deb_btnc/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.511    37.080    deb_btnc/clk_out1
    SLICE_X36Y82         FDRE                                         r  deb_btnc/count_reg[2]/C
                         clock pessimism              0.000    37.080    
                         clock uncertainty           -0.202    36.878    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.429    36.449    deb_btnc/count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.449    
                         arrival time                         -36.348    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.770ns  (logic 0.580ns (32.763%)  route 1.190ns (67.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 37.080 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 34.578 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.096    34.578    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.456    35.034 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.631    35.665    reset_1/p_0_in
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    35.789 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.559    36.348    deb_btnc/sr_reg[15]__0
    SLICE_X36Y82         FDRE                                         r  deb_btnc/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.511    37.080    deb_btnc/clk_out1
    SLICE_X36Y82         FDRE                                         r  deb_btnc/count_reg[3]/C
                         clock pessimism              0.000    37.080    
                         clock uncertainty           -0.202    36.878    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.429    36.449    deb_btnc/count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.449    
                         arrival time                         -36.348    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.759ns  (logic 0.580ns (32.976%)  route 1.179ns (67.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 37.081 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 34.578 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.096    34.578    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.456    35.034 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.631    35.665    reset_1/p_0_in
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    35.789 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.548    36.337    deb_btnc/sr_reg[15]__0
    SLICE_X36Y83         FDRE                                         r  deb_btnc/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.512    37.081    deb_btnc/clk_out1
    SLICE_X36Y83         FDRE                                         r  deb_btnc/count_reg[4]/C
                         clock pessimism              0.000    37.081    
                         clock uncertainty           -0.202    36.879    
    SLICE_X36Y83         FDRE (Setup_fdre_C_R)       -0.429    36.450    deb_btnc/count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                         -36.337    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.759ns  (logic 0.580ns (32.976%)  route 1.179ns (67.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 37.081 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 34.578 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.096    34.578    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.456    35.034 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.631    35.665    reset_1/p_0_in
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    35.789 r  reset_1/new_i_1/O
                         net (fo=21, routed)          0.548    36.337    deb_btnc/sr_reg[15]__0
    SLICE_X36Y83         FDRE                                         r  deb_btnc/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.512    37.081    deb_btnc/clk_out1
    SLICE_X36Y83         FDRE                                         r  deb_btnc/count_reg[5]/C
                         clock pessimism              0.000    37.081    
                         clock uncertainty           -0.202    36.879    
    SLICE_X36Y83         FDRE (Setup_fdre_C_R)       -0.429    36.450    deb_btnc/count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                         -36.337    
  -------------------------------------------------------------------
                         slack                                  0.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.046ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.801%)  route 0.259ns (58.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.364     1.614    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.259     2.014    deb_btnl/p_0_in
    SLICE_X45Y83         LUT6 (Prop_lut6_I0_O)        0.045     2.059 r  deb_btnl/clean_i_1__0/O
                         net (fo=1, routed)           0.000     2.059    deb_btnl/clean_i_1__0_n_0
    SLICE_X45Y83         FDRE                                         r  deb_btnl/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.831    -1.280    deb_btnl/clk_out1
    SLICE_X45Y83         FDRE                                         r  deb_btnl/clean_reg/C
                         clock pessimism              0.000    -1.280    
                         clock uncertainty            0.202    -1.078    
    SLICE_X45Y83         FDRE (Hold_fdre_C_D)         0.091    -0.987    deb_btnl/clean_reg
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.062ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.176%)  route 0.277ns (59.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.364     1.614    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.277     2.032    deb_btnr/p_0_in
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.045     2.077 r  deb_btnr/clean_i_1__1/O
                         net (fo=1, routed)           0.000     2.077    deb_btnr/clean_i_1__1_n_0
    SLICE_X41Y82         FDRE                                         r  deb_btnr/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.832    -1.279    deb_btnr/clk_out1
    SLICE_X41Y82         FDRE                                         r  deb_btnr/clean_reg/C
                         clock pessimism              0.000    -1.279    
                         clock uncertainty            0.202    -1.077    
    SLICE_X41Y82         FDRE (Hold_fdre_C_D)         0.092    -0.985    deb_btnr/clean_reg
  -------------------------------------------------------------------
                         required time                          0.985    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.067ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.598%)  route 0.284ns (60.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.364     1.614    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.284     2.039    deb_btnu/p_0_in
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.045     2.084 r  deb_btnu/clean_i_1__2/O
                         net (fo=1, routed)           0.000     2.084    deb_btnu/clean_i_1__2_n_0
    SLICE_X41Y85         FDRE                                         r  deb_btnu/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.835    -1.276    deb_btnu/clk_out1
    SLICE_X41Y85         FDRE                                         r  deb_btnu/clean_reg/C
                         clock pessimism              0.000    -1.276    
                         clock uncertainty            0.202    -1.074    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.091    -0.983    deb_btnu/clean_reg
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.081ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.386%)  route 0.325ns (63.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.364     1.614    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.325     2.080    deb_btnc/p_0_in
    SLICE_X38Y83         LUT6 (Prop_lut6_I0_O)        0.045     2.125 r  deb_btnc/clean_i_1/O
                         net (fo=1, routed)           0.000     2.125    deb_btnc/clean_i_1_n_0
    SLICE_X38Y83         FDRE                                         r  deb_btnc/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.833    -1.278    deb_btnc/clk_out1
    SLICE_X38Y83         FDRE                                         r  deb_btnc/clean_reg/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.202    -1.076    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.120    -0.956    deb_btnc/clean_reg
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.121ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.825%)  route 0.333ns (64.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.364     1.614    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.333     2.088    deb_btnd/p_0_in
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.045     2.133 r  deb_btnd/clean_i_1__3/O
                         net (fo=1, routed)           0.000     2.133    deb_btnd/clean_i_1__3_n_0
    SLICE_X44Y82         FDRE                                         r  deb_btnd/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.830    -1.281    deb_btnd/clk_out1
    SLICE_X44Y82         FDRE                                         r  deb_btnd/clean_reg/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.202    -1.079    
    SLICE_X44Y82         FDRE (Hold_fdre_C_D)         0.091    -0.988    deb_btnd/clean_reg
  -------------------------------------------------------------------
                         required time                          0.988    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.223ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/new_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.959%)  route 0.331ns (64.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.364     1.614    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.755 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.178     1.933    reset_1/p_0_in
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     1.978 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.153     2.131    deb_btnl/sr_reg[15]__0
    SLICE_X42Y85         FDRE                                         r  deb_btnl/new_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.833    -1.278    deb_btnl/clk_out1
    SLICE_X42Y85         FDRE                                         r  deb_btnl/new_reg/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.202    -1.076    
    SLICE_X42Y85         FDRE (Hold_fdre_C_CE)       -0.016    -1.092    deb_btnl/new_reg
  -------------------------------------------------------------------
                         required time                          1.092    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.230ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.614%)  route 0.336ns (64.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.364     1.614    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.755 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.178     1.933    reset_1/p_0_in
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     1.978 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.158     2.136    deb_btnl/sr_reg[15]__0
    SLICE_X43Y85         FDRE                                         r  deb_btnl/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.833    -1.278    deb_btnl/clk_out1
    SLICE_X43Y85         FDRE                                         r  deb_btnl/count_reg[10]/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.202    -1.076    
    SLICE_X43Y85         FDRE (Hold_fdre_C_R)        -0.018    -1.094    deb_btnl/count_reg[10]
  -------------------------------------------------------------------
                         required time                          1.094    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.230ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.614%)  route 0.336ns (64.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.364     1.614    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.755 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.178     1.933    reset_1/p_0_in
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     1.978 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.158     2.136    deb_btnl/sr_reg[15]__0
    SLICE_X43Y85         FDRE                                         r  deb_btnl/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.833    -1.278    deb_btnl/clk_out1
    SLICE_X43Y85         FDRE                                         r  deb_btnl/count_reg[11]/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.202    -1.076    
    SLICE_X43Y85         FDRE (Hold_fdre_C_R)        -0.018    -1.094    deb_btnl/count_reg[11]
  -------------------------------------------------------------------
                         required time                          1.094    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.230ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.614%)  route 0.336ns (64.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.364     1.614    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.755 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.178     1.933    reset_1/p_0_in
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     1.978 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.158     2.136    deb_btnl/sr_reg[15]__0
    SLICE_X43Y85         FDRE                                         r  deb_btnl/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.833    -1.278    deb_btnl/clk_out1
    SLICE_X43Y85         FDRE                                         r  deb_btnl/count_reg[8]/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.202    -1.076    
    SLICE_X43Y85         FDRE (Hold_fdre_C_R)        -0.018    -1.094    deb_btnl/count_reg[8]
  -------------------------------------------------------------------
                         required time                          1.094    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.230ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.614%)  route 0.336ns (64.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.364     1.614    reset_1/CLK_100M
    SLICE_X45Y84         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.755 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.178     1.933    reset_1/p_0_in
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     1.978 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.158     2.136    deb_btnl/sr_reg[15]__0
    SLICE_X43Y85         FDRE                                         r  deb_btnl/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.833    -1.278    deb_btnl/clk_out1
    SLICE_X43Y85         FDRE                                         r  deb_btnl/count_reg[9]/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.202    -1.076    
    SLICE_X43Y85         FDRE (Hold_fdre_C_R)        -0.018    -1.094    deb_btnl/count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.094    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  3.230    





