0.7
2020.2
Oct 14 2022
05:20:55
D:/Project/FPGA_XILINX/01_counter_4bit/01_counter_4bit.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA_XILINX/01_counter_4bit/01_counter_4bit.srcs/sim_1/new/counter4_tb.v,1698243380,verilog,,,,counter4_tb,,,,,,,,
D:/Project/FPGA_XILINX/01_counter_4bit/01_counter_4bit.srcs/sources_1/new/counter4.v,1698243193,verilog,,D:/Project/FPGA_XILINX/01_counter_4bit/01_counter_4bit.srcs/sim_1/new/counter4_tb.v,,counter4,,,,,,,,
