
*** Running vivado
    with args -log base_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source base_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iavendano/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top base_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_ctrlLoop_0/base_ctrlLoop_0.dcp' for cell 'base_i/ctrlLoop'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_ctrlLoopUart_0/base_ctrlLoopUart_0.dcp' for cell 'base_i/ctrlLoopUart'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0.dcp' for cell 'base_i/plClk'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plIntrController_0/base_plIntrController_0.dcp' for cell 'base_i/plIntrController'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plIrqConcat_0/base_plIrqConcat_0.dcp' for cell 'base_i/plIrqConcat'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.dcp' for cell 'base_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_userReset_0/base_userReset_0.dcp' for cell 'base_i/userReset'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_userResetSlice_0/base_userResetSlice_0.dcp' for cell 'base_i/userResetSlice'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0.dcp' for cell 'base_i/ctrlLoopInterconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_0/base_xbar_0.dcp' for cell 'base_i/psInterconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1.dcp' for cell 'base_i/psInterconnect/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_i/plClk/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/plClk/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/.Xil/Vivado-9638-fabricant/dcp5/base_plClk_0.edf:303]
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_ctrlLoopUart_0/base_ctrlLoopUart_0_board.xdc] for cell 'base_i/ctrlLoopUart/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_ctrlLoopUart_0/base_ctrlLoopUart_0_board.xdc] for cell 'base_i/ctrlLoopUart/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_ctrlLoopUart_0/base_ctrlLoopUart_0.xdc] for cell 'base_i/ctrlLoopUart/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_ctrlLoopUart_0/base_ctrlLoopUart_0.xdc] for cell 'base_i/ctrlLoopUart/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0_board.xdc] for cell 'base_i/plClk/inst'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0_board.xdc] for cell 'base_i/plClk/inst'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0.xdc] for cell 'base_i/plClk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2080.055 ; gain = 525.523 ; free physical = 195108 ; free virtual = 508095
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0.xdc] for cell 'base_i/plClk/inst'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plIntrController_0/base_plIntrController_0.xdc] for cell 'base_i/plIntrController/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plIntrController_0/base_plIntrController_0.xdc] for cell 'base_i/plIntrController/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_userReset_0/base_userReset_0_board.xdc] for cell 'base_i/userReset/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_userReset_0/base_userReset_0_board.xdc] for cell 'base_i/userReset/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_userReset_0/base_userReset_0.xdc] for cell 'base_i/userReset/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_userReset_0/base_userReset_0.xdc] for cell 'base_i/userReset/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc]
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc]
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plIntrController_0/base_plIntrController_0_clocks.xdc] for cell 'base_i/plIntrController/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plIntrController_0/base_plIntrController_0_clocks.xdc] for cell 'base_i/plIntrController/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 36 instances

23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:57 . Memory (MB): peak = 2081.062 ; gain = 904.074 ; free physical = 195110 ; free virtual = 508089
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2145.086 ; gain = 64.023 ; free physical = 195118 ; free virtual = 508097
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f490a827

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2145.086 ; gain = 0.000 ; free physical = 195109 ; free virtual = 508088
INFO: [Opt 31-389] Phase Retarget created 119 cells and removed 157 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16c161a50

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2145.086 ; gain = 0.000 ; free physical = 195109 ; free virtual = 508088
INFO: [Opt 31-389] Phase Constant propagation created 102 cells and removed 648 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17e3885da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2145.086 ; gain = 0.000 ; free physical = 195118 ; free virtual = 508097
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 742 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17e3885da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2145.086 ; gain = 0.000 ; free physical = 195118 ; free virtual = 508097
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17e3885da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2145.086 ; gain = 0.000 ; free physical = 195118 ; free virtual = 508097
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2145.086 ; gain = 0.000 ; free physical = 195118 ; free virtual = 508097
Ending Logic Optimization Task | Checksum: 206327598

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2145.086 ; gain = 0.000 ; free physical = 195118 ; free virtual = 508097

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.575 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 207dbf1ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2423.402 ; gain = 0.000 ; free physical = 195100 ; free virtual = 508079
Ending Power Optimization Task | Checksum: 207dbf1ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2423.402 ; gain = 278.316 ; free physical = 195109 ; free virtual = 508088
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.402 ; gain = 342.340 ; free physical = 195139 ; free virtual = 508118
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2423.402 ; gain = 0.000 ; free physical = 195134 ; free virtual = 508114
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/base_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file base_wrapper_drc_opted.rpt -pb base_wrapper_drc_opted.pb -rpx base_wrapper_drc_opted.rpx
Command: report_drc -file base_wrapper_drc_opted.rpt -pb base_wrapper_drc_opted.pb -rpx base_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/base_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2423.402 ; gain = 0.000 ; free physical = 195134 ; free virtual = 508114
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 128300c3a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2423.402 ; gain = 0.000 ; free physical = 195134 ; free virtual = 508114
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2423.402 ; gain = 0.000 ; free physical = 195131 ; free virtual = 508111

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1595e7d5a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2423.402 ; gain = 0.000 ; free physical = 195117 ; free virtual = 508097

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a7488e47

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2423.402 ; gain = 0.000 ; free physical = 195125 ; free virtual = 508105

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a7488e47

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2423.402 ; gain = 0.000 ; free physical = 195124 ; free virtual = 508104
Phase 1 Placer Initialization | Checksum: 1a7488e47

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2423.402 ; gain = 0.000 ; free physical = 195125 ; free virtual = 508105

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 156586d59

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195097 ; free virtual = 508077

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 156586d59

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195097 ; free virtual = 508077

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f15d3b71

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195080 ; free virtual = 508060

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25b11cca1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195097 ; free virtual = 508077

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25b11cca1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195097 ; free virtual = 508077

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1992e4e75

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195093 ; free virtual = 508073

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f160068b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195095 ; free virtual = 508075

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f160068b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195095 ; free virtual = 508075
Phase 3 Detail Placement | Checksum: 1f160068b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195095 ; free virtual = 508075

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18db8c03d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18db8c03d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195101 ; free virtual = 508081
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.564. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e87d7278

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195101 ; free virtual = 508081
Phase 4.1 Post Commit Optimization | Checksum: 1e87d7278

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195101 ; free virtual = 508081

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e87d7278

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195102 ; free virtual = 508082

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e87d7278

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195102 ; free virtual = 508082

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 153bb75d6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195102 ; free virtual = 508082
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153bb75d6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195102 ; free virtual = 508082
Ending Placer Task | Checksum: 8ff7240f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195116 ; free virtual = 508096
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2423.484 ; gain = 0.082 ; free physical = 195116 ; free virtual = 508096
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 195112 ; free virtual = 508096
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/base_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file base_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 195096 ; free virtual = 508077
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_placed.rpt -pb base_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 195081 ; free virtual = 508063
INFO: [runtcl-4] Executing : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 195068 ; free virtual = 508049
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7bec9d0c ConstDB: 0 ShapeSum: 140a8703 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1838186be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194989 ; free virtual = 507974
Post Restoration Checksum: NetGraph: da62b53d NumContArr: a91ed181 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1838186be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194990 ; free virtual = 507975

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1838186be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194958 ; free virtual = 507944

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1838186be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194958 ; free virtual = 507944
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22ae79a2b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194926 ; free virtual = 507912
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.627  | TNS=0.000  | WHS=-0.186 | THS=-21.711|

Phase 2 Router Initialization | Checksum: 1c8ba8ec6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194933 ; free virtual = 507920

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19fb4294b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194957 ; free virtual = 507943

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.928  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1210d39eb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194937 ; free virtual = 507923

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.928  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 145eda2f8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194951 ; free virtual = 507937
Phase 4 Rip-up And Reroute | Checksum: 145eda2f8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194951 ; free virtual = 507937

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 145eda2f8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194948 ; free virtual = 507934

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 145eda2f8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194947 ; free virtual = 507933
Phase 5 Delay and Skew Optimization | Checksum: 145eda2f8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194947 ; free virtual = 507933

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 837325ec

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194946 ; free virtual = 507933
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.043  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 721ac540

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194946 ; free virtual = 507933
Phase 6 Post Hold Fix | Checksum: 721ac540

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194946 ; free virtual = 507932

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.214042 %
  Global Horizontal Routing Utilization  = 0.29023 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 4f200571

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194943 ; free virtual = 507929

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 4f200571

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194941 ; free virtual = 507927

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c005a379

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194948 ; free virtual = 507934

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.043  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c005a379

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194945 ; free virtual = 507931
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194980 ; free virtual = 507966

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194979 ; free virtual = 507965
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2423.484 ; gain = 0.000 ; free physical = 194973 ; free virtual = 507964
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/base_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file base_wrapper_drc_routed.rpt -pb base_wrapper_drc_routed.pb -rpx base_wrapper_drc_routed.rpx
Command: report_drc -file base_wrapper_drc_routed.rpt -pb base_wrapper_drc_routed.pb -rpx base_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/base_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file base_wrapper_methodology_drc_routed.rpt -pb base_wrapper_methodology_drc_routed.pb -rpx base_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file base_wrapper_methodology_drc_routed.rpt -pb base_wrapper_methodology_drc_routed.pb -rpx base_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/base_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
Command: report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file base_wrapper_route_status.rpt -pb base_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file base_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file base_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_1/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_10/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_11/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_12/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_13/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_14/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_15/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_16/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_17/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_18/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_19/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_2/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_3/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_4/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_5/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_6/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_7/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_8/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_iobuf_9/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_1/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_2/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_3/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_4/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_5/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_6/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJA_iobuf_7/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_1/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_2/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_3/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_4/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_5/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_6/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pmodJB_iobuf_7/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 36 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jul 16 15:08:50 2018. For additional details about this file, please refer to the WebTalk help file at /data/opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:02:20 . Memory (MB): peak = 2666.770 ; gain = 235.258 ; free physical = 194957 ; free virtual = 507949
INFO: [Common 17-206] Exiting Vivado at Mon Jul 16 15:08:50 2018...
