Analysis & Synthesis report for InfraredProto
Mon Feb 10 17:33:31 2014
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |InfraredProto|project1:u0|project1_sdram_0:sdram_0|m_next
 10. State Machine - |InfraredProto|project1:u0|project1_sdram_0:sdram_0|m_state
 11. State Machine - |InfraredProto|project1:u0|project1_sdram_0:sdram_0|i_next
 12. State Machine - |InfraredProto|project1:u0|project1_sdram_0:sdram_0|i_state
 13. State Machine - |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|DRsize
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_a2h1:auto_generated
 21. Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_b2h1:auto_generated
 22. Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ns82:auto_generated
 23. Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
 24. Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 25. Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 26. Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 27. Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 28. Source assignments for project1:u0|project1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_25d1:auto_generated
 29. Source assignments for project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 30. Source assignments for project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 31. Source assignments for project1:u0|project1_altpll_0:altpll_0
 32. Source assignments for project1:u0|project1_altpll_0:altpll_0|project1_altpll_0_stdsync_sv6:stdsync2|project1_altpll_0_dffpipe_l2c:dffpipe3
 33. Source assignments for project1:u0|project1_sdram_0:sdram_0
 34. Source assignments for project1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for project1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for project1:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for project1:u0|project1_cmd_xbar_demux:cmd_xbar_demux
 38. Source assignments for project1:u0|project1_cmd_xbar_demux_001:cmd_xbar_demux_001
 39. Source assignments for project1:u0|project1_rsp_xbar_demux:rsp_xbar_demux
 40. Source assignments for project1:u0|project1_rsp_xbar_demux:rsp_xbar_demux_001
 41. Source assignments for project1:u0|project1_rsp_xbar_demux:rsp_xbar_demux_002
 42. Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_003
 43. Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_004
 44. Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_005
 45. Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_006
 46. Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_007
 47. Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_008
 48. Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_009
 49. Source assignments for project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 50. Source assignments for project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 51. Source assignments for project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 52. Source assignments for project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 53. Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a
 54. Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b
 56. Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
 57. Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component
 58. Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 59. Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component
 60. Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 62. Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 63. Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 64. Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 65. Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:project1_nios2_qsys_0_jtag_debug_module_phy
 66. Parameter Settings for User Entity Instance: project1:u0|project1_onchip_memory2_0:onchip_memory2_0
 67. Parameter Settings for User Entity Instance: project1:u0|project1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 68. Parameter Settings for User Entity Instance: project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo
 69. Parameter Settings for User Entity Instance: project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo
 70. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 71. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 72. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 73. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 74. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:sdram_0_s1_translator
 75. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator
 76. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:leds_s1_translator
 77. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 78. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 79. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:push_button_s1_translator
 80. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
 81. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:ir_emitter_s1_translator
 82. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
 83. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent
 84. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
 85. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
 88. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent
 91. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:gate_timer_s1_translator_avalon_universal_slave_0_agent
 94. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:gate_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent
 97. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
100. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent
103. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:push_button_s1_translator_avalon_universal_slave_0_agent
106. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:push_button_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent
109. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
112. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:ir_emitter_s1_translator_avalon_universal_slave_0_agent
113. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:ir_emitter_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: project1:u0|project1_addr_router:addr_router|project1_addr_router_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: project1:u0|project1_addr_router_001:addr_router_001|project1_addr_router_001_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: project1:u0|project1_id_router:id_router|project1_id_router_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: project1:u0|project1_id_router:id_router_001|project1_id_router_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: project1:u0|project1_id_router_002:id_router_002|project1_id_router_002_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_003|project1_id_router_003_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_004|project1_id_router_003_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_005|project1_id_router_003_default_decode:the_default_decode
123. Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_006|project1_id_router_003_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_007|project1_id_router_003_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_008|project1_id_router_003_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_009|project1_id_router_003_default_decode:the_default_decode
127. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_burst_adapter:burst_adapter
128. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
129. Parameter Settings for User Entity Instance: project1:u0|altera_reset_controller:rst_controller
130. Parameter Settings for User Entity Instance: project1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
131. Parameter Settings for User Entity Instance: project1:u0|altera_reset_controller:rst_controller_001
132. Parameter Settings for User Entity Instance: project1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
133. Parameter Settings for User Entity Instance: project1:u0|altera_reset_controller:rst_controller_002
134. Parameter Settings for User Entity Instance: project1:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
135. Parameter Settings for User Entity Instance: project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
136. Parameter Settings for User Entity Instance: project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
137. Parameter Settings for User Entity Instance: project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
138. Parameter Settings for User Entity Instance: project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
139. Parameter Settings for User Entity Instance: project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
140. Parameter Settings for User Entity Instance: project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
141. Parameter Settings for User Entity Instance: project1:u0|project1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
142. Parameter Settings for User Entity Instance: project1:u0|project1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
143. Parameter Settings for User Entity Instance: project1:u0|project1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
144. Parameter Settings for User Entity Instance: project1:u0|project1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
145. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_width_adapter:width_adapter
146. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_width_adapter:width_adapter_001
147. Parameter Settings for User Entity Instance: project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser
149. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
150. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
151. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
152. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001
153. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
154. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
155. Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
156. altsyncram Parameter Settings by Entity Instance
157. scfifo Parameter Settings by Entity Instance
158. Port Connectivity Checks: "project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001"
159. Port Connectivity Checks: "project1:u0|altera_avalon_st_handshake_clock_crosser:crosser"
160. Port Connectivity Checks: "project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
161. Port Connectivity Checks: "project1:u0|altera_merlin_width_adapter:width_adapter_001"
162. Port Connectivity Checks: "project1:u0|altera_merlin_width_adapter:width_adapter"
163. Port Connectivity Checks: "project1:u0|project1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
164. Port Connectivity Checks: "project1:u0|project1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
165. Port Connectivity Checks: "project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
166. Port Connectivity Checks: "project1:u0|altera_reset_controller:rst_controller_002"
167. Port Connectivity Checks: "project1:u0|altera_reset_controller:rst_controller_001"
168. Port Connectivity Checks: "project1:u0|altera_reset_controller:rst_controller"
169. Port Connectivity Checks: "project1:u0|project1_id_router_003:id_router_003|project1_id_router_003_default_decode:the_default_decode"
170. Port Connectivity Checks: "project1:u0|project1_id_router_002:id_router_002|project1_id_router_002_default_decode:the_default_decode"
171. Port Connectivity Checks: "project1:u0|project1_id_router:id_router|project1_id_router_default_decode:the_default_decode"
172. Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
173. Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
174. Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
175. Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
176. Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
177. Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
178. Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
179. Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
180. Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
181. Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
182. Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
183. Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:ir_emitter_s1_translator"
184. Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
185. Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:push_button_s1_translator"
186. Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
187. Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
188. Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:leds_s1_translator"
189. Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator"
190. Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:sdram_0_s1_translator"
191. Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
192. Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
193. Port Connectivity Checks: "project1:u0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
194. Port Connectivity Checks: "project1:u0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
195. Port Connectivity Checks: "project1:u0|project1_sdram_0:sdram_0|project1_sdram_0_input_efifo_module:the_project1_sdram_0_input_efifo_module"
196. Port Connectivity Checks: "project1:u0|project1_altpll_0:altpll_0|project1_altpll_0_altpll_mqa2:sd1"
197. Port Connectivity Checks: "project1:u0|project1_altpll_0:altpll_0"
198. Port Connectivity Checks: "project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic"
199. Port Connectivity Checks: "project1:u0|project1_jtag_uart_0:jtag_uart_0"
200. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:project1_nios2_qsys_0_jtag_debug_module_phy"
201. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
202. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
203. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component"
204. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_pib:the_project1_nios2_qsys_0_nios2_oci_pib"
205. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_fifo:the_project1_nios2_qsys_0_nios2_oci_fifo|project1_nios2_qsys_0_nios2_oci_fifowp_inc:project1_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp"
206. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dtrace:the_project1_nios2_qsys_0_nios2_oci_dtrace|project1_nios2_qsys_0_nios2_oci_td_mode:project1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
207. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_itrace:the_project1_nios2_qsys_0_nios2_oci_itrace"
208. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dbrk:the_project1_nios2_qsys_0_nios2_oci_dbrk"
209. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_xbrk:the_project1_nios2_qsys_0_nios2_oci_xbrk"
210. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component"
211. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_debug:the_project1_nios2_qsys_0_nios2_oci_debug"
212. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci"
213. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_test_bench:the_project1_nios2_qsys_0_test_bench"
214. Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0"
215. Port Connectivity Checks: "project1:u0"
216. Elapsed Time Per Partition
217. Analysis & Synthesis Messages
218. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                           ;
+------------------------------------+---------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 10 17:33:31 2014             ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1.33 SJ Full Version ;
; Revision Name                      ; InfraredProto                                     ;
; Top-level Entity Name              ; InfraredProto                                     ;
; Family                             ; Cyclone IV E                                      ;
; Total logic elements               ; 2,526                                             ;
;     Total combinational functions  ; 2,213                                             ;
;     Dedicated logic registers      ; 1,397                                             ;
; Total registers                    ; 1397                                              ;
; Total pins                         ; 51                                                ;
; Total virtual pins                 ; 0                                                 ;
; Total memory bits                  ; 142,336                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                 ;
; Total PLLs                         ; 1                                                 ;
+------------------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; InfraredProto      ; InfraredProto      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; File Name with User-Entered Path                                                                                           ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                               ; Library                       ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; InfraredProto.vhd                                                                                                          ; yes             ; User VHDL File                     ; C:/Users/gongal/ARCap/Repository/InfraredProto/InfraredProto.vhd                                                           ;                               ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/project1.v                                                   ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/project1.v                                                   ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_avalon_sc_fifo.v                           ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_avalon_sc_fifo.v                           ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_avalon_st_clock_crosser.v                  ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_avalon_st_clock_crosser.v                  ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_avalon_st_handshake_clock_crosser.v        ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_avalon_st_handshake_clock_crosser.v        ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_arbitrator.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_arbitrator.sv                       ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_burst_adapter.sv                    ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_burst_adapter.sv                    ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_burst_uncompressor.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_burst_uncompressor.sv               ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_master_agent.sv                     ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_master_agent.sv                     ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_master_translator.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_master_translator.sv                ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_slave_agent.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_slave_agent.sv                      ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_slave_translator.sv                 ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_slave_translator.sv                 ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_width_adapter.sv                    ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_width_adapter.sv                    ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_reset_controller.v                         ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_reset_controller.v                         ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_reset_synchronizer.v                       ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_reset_synchronizer.v                       ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_addr_router.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_addr_router.sv                           ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_addr_router_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_addr_router_001.sv                       ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_altpll_0.v                               ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_altpll_0.v                               ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_cmd_xbar_demux.sv                        ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_cmd_xbar_demux.sv                        ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_cmd_xbar_demux_001.sv                    ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_cmd_xbar_demux_001.sv                    ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_cmd_xbar_mux.sv                          ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_cmd_xbar_mux.sv                          ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_gate_timer.v                             ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_gate_timer.v                             ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_id_router.sv                             ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_id_router.sv                             ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_id_router_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_id_router_002.sv                         ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_id_router_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_id_router_003.sv                         ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_ir_emitter.v                             ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_ir_emitter.v                             ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_irq_mapper.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_irq_mapper.sv                            ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_jtag_uart_0.v                            ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_jtag_uart_0.v                            ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_leds.v                                   ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_leds.v                                   ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_nios2_qsys_0.v                           ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_nios2_qsys_0.v                           ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_nios2_qsys_0_jtag_debug_module_sysclk.v  ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_nios2_qsys_0_jtag_debug_module_sysclk.v  ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_nios2_qsys_0_jtag_debug_module_tck.v     ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_nios2_qsys_0_jtag_debug_module_tck.v     ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_nios2_qsys_0_jtag_debug_module_wrapper.v ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_nios2_qsys_0_jtag_debug_module_wrapper.v ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_nios2_qsys_0_oci_test_bench.v            ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_nios2_qsys_0_oci_test_bench.v            ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_nios2_qsys_0_test_bench.v                ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_nios2_qsys_0_test_bench.v                ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_onchip_memory2_0.v                       ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_onchip_memory2_0.v                       ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_push_button.v                            ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_push_button.v                            ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_rsp_xbar_demux.sv                        ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_rsp_xbar_demux.sv                        ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_rsp_xbar_demux_003.sv                    ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_rsp_xbar_demux_003.sv                    ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_rsp_xbar_mux.sv                          ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_rsp_xbar_mux.sv                          ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_rsp_xbar_mux_001.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_rsp_xbar_mux_001.sv                      ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_sdram_0.v                                ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_sdram_0.v                                ; altera_reserved_qsys_project1 ;
; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_sysid_qsys_0.v                           ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/project1_sysid_qsys_0.v                           ; altera_reserved_qsys_project1 ;
; altsyncram.tdf                                                                                                             ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;                               ;
; stratix_ram_block.inc                                                                                                      ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;                               ;
; lpm_mux.inc                                                                                                                ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;                               ;
; lpm_decode.inc                                                                                                             ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;                               ;
; aglobal121.inc                                                                                                             ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc                                                           ;                               ;
; a_rdenreg.inc                                                                                                              ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;                               ;
; altrom.inc                                                                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc                                                               ;                               ;
; altram.inc                                                                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc                                                               ;                               ;
; altdpram.inc                                                                                                               ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc                                                             ;                               ;
; db/altsyncram_a2h1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/altsyncram_a2h1.tdf                                                      ;                               ;
; db/altsyncram_b2h1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/altsyncram_b2h1.tdf                                                      ;                               ;
; db/altsyncram_ns82.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/altsyncram_ns82.tdf                                                      ;                               ;
; db/altsyncram_0a02.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/altsyncram_0a02.tdf                                                      ;                               ;
; altera_std_synchronizer.v                                                                                                  ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                ;                               ;
; sld_virtual_jtag_basic.v                                                                                                   ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                 ;                               ;
; db/altsyncram_25d1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/altsyncram_25d1.tdf                                                      ;                               ;
; scfifo.tdf                                                                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf                                                               ;                               ;
; a_regfifo.inc                                                                                                              ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                            ;                               ;
; a_dpfifo.inc                                                                                                               ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                             ;                               ;
; a_i2fifo.inc                                                                                                               ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                             ;                               ;
; a_fffifo.inc                                                                                                               ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                             ;                               ;
; a_f2fifo.inc                                                                                                               ; yes             ; Megafunction                       ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                             ;                               ;
; db/scfifo_jr21.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/scfifo_jr21.tdf                                                          ;                               ;
; db/a_dpfifo_q131.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/a_dpfifo_q131.tdf                                                        ;                               ;
; db/a_fefifo_7cf.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/a_fefifo_7cf.tdf                                                         ;                               ;
; db/cntr_do7.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/cntr_do7.tdf                                                             ;                               ;
; db/dpram_nl21.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/dpram_nl21.tdf                                                           ;                               ;
; db/altsyncram_r1m1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/altsyncram_r1m1.tdf                                                      ;                               ;
; db/cntr_1ob.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction        ; C:/Users/gongal/ARCap/Repository/InfraredProto/db/cntr_1ob.tdf                                                             ;                               ;
; alt_jtag_atlantic.v                                                                                                        ; yes             ; Encrypted Megafunction             ; c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                      ;                               ;
; sld_hub.vhd                                                                                                                ; yes             ; Encrypted Megafunction             ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                              ;                               ;
; sld_jtag_hub.vhd                                                                                                           ; yes             ; Encrypted Megafunction             ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;                               ;
; sld_rom_sr.vhd                                                                                                             ; yes             ; Encrypted Megafunction             ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;                               ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 2,526  ;
;                                             ;        ;
; Total combinational functions               ; 2213   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 1127   ;
;     -- 3 input functions                    ; 680    ;
;     -- <=2 input functions                  ; 406    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 2021   ;
;     -- arithmetic mode                      ; 192    ;
;                                             ;        ;
; Total registers                             ; 1397   ;
;     -- Dedicated logic registers            ; 1397   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 51     ;
; Total memory bits                           ; 142336 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out                             ; 1323   ;
; Total fan-out                               ; 14867  ;
; Average fan-out                             ; 3.83   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                          ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |InfraredProto                                                                                                                  ; 2213 (1)          ; 1397 (0)     ; 142336      ; 0            ; 0       ; 0         ; 51   ; 0            ; |InfraredProto                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;    |project1:u0|                                                                                                                ; 2051 (0)          ; 1300 (0)     ; 142336      ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|                           ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                     ;              ;
;       |altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                             ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                       ;              ;
;       |altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                  ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                            ;              ;
;       |altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                  ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                            ;              ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                            ;              ;
;       |altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ;              ;
;       |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                           ;              ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                            ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                      ;              ;
;       |altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                 ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                           ;              ;
;       |altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                     ; 61 (61)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                               ;              ;
;       |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                               ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                    ; 4 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                              ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                             ; 4 (4)             ; 10 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                     ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                      ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                      ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                                        ; 3 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                             ; 3 (3)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                         ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                          ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                          ;              ;
;       |altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                    ;              ;
;       |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                     ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                                               ;              ;
;       |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                              ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                                                        ;              ;
;       |altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|                                  ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                            ;              ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                              ;              ;
;       |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                ;              ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                           ;              ;
;       |altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|                                          ; 17 (9)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                    ;              ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                        ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                      ;              ;
;       |altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                    ;              ;
;       |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                            ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                                      ;              ;
;       |altera_merlin_slave_translator:gate_timer_s1_translator|                                                                 ; 8 (8)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator                                                                                                                                                                                                                                                                                                           ;              ;
;       |altera_merlin_slave_translator:ir_emitter_s1_translator|                                                                 ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_translator:ir_emitter_s1_translator                                                                                                                                                                                                                                                                                                           ;              ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                 ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                           ;              ;
;       |altera_merlin_slave_translator:leds_s1_translator|                                                                       ; 7 (7)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                                                                 ;              ;
;       |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                                ; 14 (14)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                                                          ;              ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                     ;              ;
;       |altera_merlin_slave_translator:push_button_s1_translator|                                                                ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_translator:push_button_s1_translator                                                                                                                                                                                                                                                                                                          ;              ;
;       |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                    ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                              ;              ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                                           ; 26 (26)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                                                     ;              ;
;       |altera_merlin_width_adapter:width_adapter|                                                                               ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                                                         ;              ;
;       |altera_reset_controller:rst_controller_001|                                                                              ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                        ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                             ;              ;
;       |altera_reset_controller:rst_controller_002|                                                                              ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                        ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                             ;              ;
;       |altera_reset_controller:rst_controller|                                                                                  ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                            ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                 ;              ;
;       |project1_addr_router:addr_router|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_addr_router:addr_router                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |project1_addr_router_001:addr_router_001|                                                                                ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                                                          ;              ;
;       |project1_altpll_0:altpll_0|                                                                                              ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |project1_altpll_0_altpll_mqa2:sd1|                                                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_altpll_0:altpll_0|project1_altpll_0_altpll_mqa2:sd1                                                                                                                                                                                                                                                                                                      ;              ;
;          |project1_altpll_0_stdsync_sv6:stdsync2|                                                                               ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_altpll_0:altpll_0|project1_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                 ;              ;
;             |project1_altpll_0_dffpipe_l2c:dffpipe3|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_altpll_0:altpll_0|project1_altpll_0_stdsync_sv6:stdsync2|project1_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                          ;              ;
;       |project1_cmd_xbar_demux:cmd_xbar_demux|                                                                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                            ;              ;
;       |project1_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                                    ;              ;
;       |project1_cmd_xbar_mux:cmd_xbar_mux_001|                                                                                  ; 56 (52)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                                            ;              ;
;          |altera_merlin_arbitrator:arb|                                                                                         ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ;              ;
;       |project1_cmd_xbar_mux:cmd_xbar_mux_002|                                                                                  ; 49 (45)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                                                                                            ;              ;
;          |altera_merlin_arbitrator:arb|                                                                                         ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ;              ;
;       |project1_cmd_xbar_mux:cmd_xbar_mux|                                                                                      ; 53 (49)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                                ;              ;
;          |altera_merlin_arbitrator:arb|                                                                                         ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                   ;              ;
;       |project1_gate_timer:gate_timer|                                                                                          ; 129 (129)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_gate_timer:gate_timer                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |project1_ir_emitter:ir_emitter|                                                                                          ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_ir_emitter:ir_emitter                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |project1_jtag_uart_0:jtag_uart_0|                                                                                        ; 142 (36)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|                                                             ; 55 (55)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                         ;              ;
;          |project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                  ;              ;
;             |scfifo:rfifo|                                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                     ;              ;
;                |scfifo_jr21:auto_generated|                                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                          ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                     ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                  ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ;              ;
;                         |cntr_do7:count_usedw|                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                        ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                               ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                     ;              ;
;                      |dpram_nl21:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                  ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                      ;              ;
;          |project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                  ;              ;
;             |scfifo:wfifo|                                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                     ;              ;
;                |scfifo_jr21:auto_generated|                                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                          ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                     ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                  ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ;              ;
;                         |cntr_do7:count_usedw|                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                        ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                               ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                     ;              ;
;                      |dpram_nl21:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                  ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                      ;              ;
;       |project1_leds:leds|                                                                                                      ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_leds:leds                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |project1_nios2_qsys_0:nios2_qsys_0|                                                                                      ; 919 (690)         ; 498 (314)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                ;              ;
;          |project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|                                                  ; 229 (30)          ; 183 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                            ;              ;
;             |project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|               ; 95 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                        ;              ;
;                |project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|              ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|                    ; 84 (84)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:project1_nios2_qsys_0_jtag_debug_module_phy|                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:project1_nios2_qsys_0_jtag_debug_module_phy                                                                                     ;              ;
;             |project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|                                 ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                          ;              ;
;             |project1_nios2_qsys_0_nios2_oci_break:the_project1_nios2_qsys_0_nios2_oci_break|                                   ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_break:the_project1_nios2_qsys_0_nios2_oci_break                                                                                                                                                                            ;              ;
;             |project1_nios2_qsys_0_nios2_oci_debug:the_project1_nios2_qsys_0_nios2_oci_debug|                                   ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_debug:the_project1_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                            ;              ;
;             |project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|                                         ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                  ;              ;
;                |project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_ns82:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ns82:auto_generated          ;              ;
;          |project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a|                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;              ;
;                |altsyncram_a2h1:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_a2h1:auto_generated                                                                                                                                                                                    ;              ;
;          |project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b|                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;              ;
;                |altsyncram_b2h1:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_b2h1:auto_generated                                                                                                                                                                                    ;              ;
;          |project1_nios2_qsys_0_test_bench:the_project1_nios2_qsys_0_test_bench|                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_test_bench:the_project1_nios2_qsys_0_test_bench                                                                                                                                                                                                                                                          ;              ;
;       |project1_onchip_memory2_0:onchip_memory2_0|                                                                              ; 1 (1)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                        ;              ;
;          |altsyncram:the_altsyncram|                                                                                            ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                              ;              ;
;             |altsyncram_25d1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_25d1:auto_generated                                                                                                                                                                                                                                                               ;              ;
;       |project1_push_button:push_button|                                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_push_button:push_button                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |project1_rsp_xbar_demux:rsp_xbar_demux_001|                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                                        ;              ;
;       |project1_rsp_xbar_demux:rsp_xbar_demux_002|                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                                                                                        ;              ;
;       |project1_rsp_xbar_demux:rsp_xbar_demux|                                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                                            ;              ;
;       |project1_rsp_xbar_mux:rsp_xbar_mux|                                                                                      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                                ;              ;
;       |project1_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                              ; 75 (75)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                                        ;              ;
;       |project1_sdram_0:sdram_0|                                                                                                ; 263 (212)         ; 238 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_sdram_0:sdram_0                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |project1_sdram_0_input_efifo_module:the_project1_sdram_0_input_efifo_module|                                          ; 51 (51)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|project1:u0|project1_sdram_0:sdram_0|project1_sdram_0_input_efifo_module:the_project1_sdram_0_input_efifo_module                                                                                                                                                                                                                                                              ;              ;
;    |sld_hub:auto_hub|                                                                                                           ; 161 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                            ; 160 (118)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                 ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                                              ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                         ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                            ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |InfraredProto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                       ;              ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                              ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                              ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ns82:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; project1_nios2_qsys_0_ociram_default_contents.mif ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_a2h1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; project1_nios2_qsys_0_rf_ram_a.mif                ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_b2h1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; project1_nios2_qsys_0_rf_ram_b.mif                ;
; project1:u0|project1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_25d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; project1_onchip_memory2_0.hex                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |InfraredProto|project1:u0|project1_sdram_0:sdram_0|m_next                   ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |InfraredProto|project1:u0|project1_sdram_0:sdram_0|m_state                                                                                                                           ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |InfraredProto|project1:u0|project1_sdram_0:sdram_0|i_next ;
+------------+------------+------------+------------+------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000             ;
+------------+------------+------------+------------+------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                      ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                      ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                      ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                      ;
+------------+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |InfraredProto|project1:u0|project1_sdram_0:sdram_0|i_state                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; project1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; project1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; project1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; project1:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_itrace:the_project1_nios2_qsys_0_nios2_oci_itrace|itm[0..35]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61,67,68,83..85]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61,67,68,83..85]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_002|locked[0,1]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_translator:ir_emitter_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_translator:ir_emitter_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2..4,6,12,15,17,18,24,26,27,29,31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_sdram_0:sdram_0|i_addr[4,5]                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_push_button:push_button|readdata[1..31]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2..31]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[2..31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dbrk:the_project1_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dbrk:the_project1_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dbrk:the_project1_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_xbrk:the_project1_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2..31]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                           ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                           ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                           ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                           ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                           ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                           ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                           ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                           ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                           ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                           ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                           ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                          ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                          ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                           ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                           ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                           ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                           ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                          ;
; project1:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                           ; Merged with project1:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                           ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                 ; Merged with project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                 ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                 ; Merged with project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                 ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                            ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                            ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                            ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                            ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                 ; Merged with project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                 ; Merged with project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                       ; Merged with project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                       ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                       ; Merged with project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                       ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                 ; Merged with project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                 ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                 ; Merged with project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                 ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                           ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                           ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                           ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                           ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                           ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                ;
; project1:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,1,5,7..11,13,14,16,19..23,25,28]                                                                                                                                                                                           ; Merged with project1:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                          ;
; project1:u0|project1_sdram_0:sdram_0|i_addr[0..3,6..10]                                                                                                                                                                                                                                                                       ; Merged with project1:u0|project1_sdram_0:sdram_0|i_addr[11]                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[1]                                                                                                                                                                                                                                               ; Merged with project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0]                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                 ; Merged with project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                 ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                 ; Merged with project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_agent:ir_emitter_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                  ; Merged with project1:u0|altera_merlin_slave_agent:ir_emitter_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                  ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                          ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                            ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                            ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                            ; Merged with project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                            ;
; project1:u0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                             ; Merged with project1:u0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                             ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                ;
; project1:u0|altera_merlin_slave_agent:push_button_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                 ; Merged with project1:u0|altera_merlin_slave_agent:push_button_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                 ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                     ; Merged with project1:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                 ; Merged with project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                 ; Merged with project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                  ; Merged with project1:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                       ; Merged with project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                       ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                       ; Merged with project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                       ;
; project1:u0|altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                        ; Merged with project1:u0|altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                 ; Merged with project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                 ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                 ; Merged with project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_agent:gate_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                  ; Merged with project1:u0|altera_merlin_slave_agent:gate_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                  ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                           ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                           ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                           ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                           ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                           ; Merged with project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                           ;
; project1:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                            ; Merged with project1:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                ; Merged with project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                ;
; project1:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                 ; Merged with project1:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ;
; project1:u0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                      ; Merged with project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ;
; project1:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ;
; project1:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ;
; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                               ; Merged with project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ;
; project1:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ; Merged with project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_break:the_project1_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0,2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[0..24]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..24]                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:ir_emitter_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:ir_emitter_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:push_button_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:push_button_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:gate_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:gate_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dbrk:the_project1_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_break:the_project1_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                                    ; Merged with project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_sdram_0:sdram_0|m_next~9                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_sdram_0:sdram_0|m_next~10                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_sdram_0:sdram_0|m_next~13                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_sdram_0:sdram_0|m_next~14                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_sdram_0:sdram_0|m_next~16                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_sdram_0:sdram_0|i_next~4                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_sdram_0:sdram_0|i_next~5                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_sdram_0:sdram_0|i_next~6                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_sdram_0:sdram_0|i_state~14                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_sdram_0:sdram_0|i_state~15                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_sdram_0:sdram_0|i_state~16                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter|address_reg[24]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter|address_reg[23]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_sdram_0:sdram_0|m_count[2]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 1126                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read                                                                                                                                                                                                                                                  ; Stuck at GND                   ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[14],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[13],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[1],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter|address_reg[24],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_width_adapter:width_adapter|address_reg[23],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                    ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                                                        ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                  ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                             ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                                                 ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                  ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                                                 ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                  ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                                ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                 ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                                 ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                  ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                                 ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                  ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                                 ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                  ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                                                 ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                  ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dbrk:the_project1_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                           ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dbrk:the_project1_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_break:the_project1_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                                                 ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                  ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                                                 ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                  ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                               ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_merlin_slave_agent:ir_emitter_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                  ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                              ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_merlin_slave_agent:push_button_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                 ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                  ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                               ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ;
; project1:u0|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                    ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                               ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_merlin_slave_agent:gate_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                  ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                            ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                         ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                              ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                 ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                     ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; project1:u0|altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ;
; project1:u0|project1_push_button:push_button|readdata[22]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[21]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[20]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[19]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[18]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[17]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[16]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[15]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[14]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[13]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[12]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[11]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[10]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[9]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[8]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[7]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[6]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[5]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[4]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[3]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[2]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[1]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[5]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[3]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[3]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dbrk:the_project1_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                 ; Stuck at GND                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_break:the_project1_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[31]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[30]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[29]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[28]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[27]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[26]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[25]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[24]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0]                                                                                                                                                                                                                                             ; Stuck at GND                   ; project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[24]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[23]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[22]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[21]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[20]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[19]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[18]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[17]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[16]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[15]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[14]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[13]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[12]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[11]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[10]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[9]                                                                                                                                                                                                                                           ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[8]                                                                                                                                                                                                                                           ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[7]                                                                                                                                                                                                                                           ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[6]                                                                                                                                                                                                                                           ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[5]                                                                                                                                                                                                                                           ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[4]                                                                                                                                                                                                                                           ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[3]                                                                                                                                                                                                                                           ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[2]                                                                                                                                                                                                                                           ; Stuck at GND                   ; project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_push_button:push_button|readdata[23]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project1:u0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                              ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                    ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                              ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                 ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                             ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                              ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                             ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                        ; Stuck at GND                   ; project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1397  ;
; Number of registers using Synchronous Clear  ; 93    ;
; Number of registers using Synchronous Load   ; 231   ;
; Number of registers using Asynchronous Clear ; 1039  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 775   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; project1:u0|project1_gate_timer:gate_timer|internal_counter[0]                                                                                                                                                      ; 3       ;
; project1:u0|project1_gate_timer:gate_timer|internal_counter[1]                                                                                                                                                      ; 3       ;
; project1:u0|project1_gate_timer:gate_timer|internal_counter[2]                                                                                                                                                      ; 3       ;
; project1:u0|project1_gate_timer:gate_timer|internal_counter[3]                                                                                                                                                      ; 3       ;
; project1:u0|project1_gate_timer:gate_timer|internal_counter[6]                                                                                                                                                      ; 3       ;
; project1:u0|project1_gate_timer:gate_timer|internal_counter[8]                                                                                                                                                      ; 3       ;
; project1:u0|project1_gate_timer:gate_timer|internal_counter[9]                                                                                                                                                      ; 3       ;
; project1:u0|project1_gate_timer:gate_timer|internal_counter[14]                                                                                                                                                     ; 3       ;
; project1:u0|project1_gate_timer:gate_timer|internal_counter[15]                                                                                                                                                     ; 3       ;
; project1:u0|project1_sdram_0:sdram_0|m_cmd[0]                                                                                                                                                                       ; 2       ;
; project1:u0|project1_sdram_0:sdram_0|m_cmd[1]                                                                                                                                                                       ; 2       ;
; project1:u0|project1_sdram_0:sdram_0|m_cmd[2]                                                                                                                                                                       ; 2       ;
; project1:u0|project1_sdram_0:sdram_0|m_cmd[3]                                                                                                                                                                       ; 1       ;
; project1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                               ; 910     ;
; project1:u0|project1_sdram_0:sdram_0|i_addr[11]                                                                                                                                                                     ; 10      ;
; project1:u0|project1_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                       ; 2       ;
; project1:u0|project1_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                       ; 2       ;
; project1:u0|project1_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                       ; 2       ;
; project1:u0|project1_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                       ; 2       ;
; project1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                ; 1       ;
; project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator|waitrequest_reset_override                                                                                                                      ; 22      ;
; project1:u0|altera_merlin_slave_translator:ir_emitter_s1_translator|waitrequest_reset_override                                                                                                                      ; 2       ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                               ; 8       ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                                                                                                                             ; 2       ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                                                                                                                             ; 4       ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                         ; 3       ;
; project1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; 35      ;
; project1:u0|project1_sdram_0:sdram_0|refresh_counter[12]                                                                                                                                                            ; 2       ;
; project1:u0|project1_sdram_0:sdram_0|refresh_counter[9]                                                                                                                                                             ; 2       ;
; project1:u0|project1_sdram_0:sdram_0|refresh_counter[8]                                                                                                                                                             ; 2       ;
; project1:u0|project1_sdram_0:sdram_0|refresh_counter[7]                                                                                                                                                             ; 2       ;
; project1:u0|project1_sdram_0:sdram_0|refresh_counter[3]                                                                                                                                                             ; 2       ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                      ; 11      ;
; project1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                ; 1       ;
; project1:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; 8       ;
; project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                 ; 2       ;
; project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                     ; 2       ;
; project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                 ; 2       ;
; project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                 ; 4       ;
; project1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; 1       ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                       ; 9       ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                  ; 3       ;
; project1:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; 1       ;
; project1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; 1       ;
; project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                          ; 3       ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; project1:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; 1       ;
; project1:u0|project1_gate_timer:gate_timer|period_l_register[0]                                                                                                                                                     ; 2       ;
; project1:u0|project1_gate_timer:gate_timer|period_l_register[1]                                                                                                                                                     ; 2       ;
; project1:u0|project1_gate_timer:gate_timer|period_l_register[2]                                                                                                                                                     ; 2       ;
; project1:u0|project1_gate_timer:gate_timer|period_l_register[3]                                                                                                                                                     ; 2       ;
; project1:u0|project1_gate_timer:gate_timer|period_l_register[6]                                                                                                                                                     ; 2       ;
; project1:u0|project1_gate_timer:gate_timer|period_l_register[8]                                                                                                                                                     ; 2       ;
; project1:u0|project1_gate_timer:gate_timer|period_l_register[9]                                                                                                                                                     ; 2       ;
; project1:u0|project1_gate_timer:gate_timer|period_l_register[14]                                                                                                                                                    ; 2       ;
; project1:u0|project1_gate_timer:gate_timer|period_l_register[15]                                                                                                                                                    ; 2       ;
; project1:u0|project1_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                        ; 3       ;
; Total number of inverted registers = 61                                                                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |InfraredProto|project1:u0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |InfraredProto|project1:u0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                                                                                                                                        ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |InfraredProto|project1:u0|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |InfraredProto|project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |InfraredProto|project1:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |InfraredProto|project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |InfraredProto|project1:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |InfraredProto|project1:u0|altera_merlin_slave_translator:push_button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |InfraredProto|project1:u0|altera_merlin_slave_translator:ir_emitter_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|E_src2[13]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|E_src1[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|E_src1[10]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[7]                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[3]                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|D_iw[22]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]                                                                                                                                                                                                                   ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|E_src2[19]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|MonDReg[27]                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]                                                                                                                                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|MonDReg[14]                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|d_writedata[30]                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|sr[19] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                                                                                                                                                                                                                           ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|MonAReg[2]                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_sdram_0:sdram_0|m_bank[1]                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_break:the_project1_nios2_qsys_0_nios2_oci_break|break_readreg[16]                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_sdram_0:sdram_0|m_addr[11]                                                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_sdram_0:sdram_0|m_addr[4]                                                                                                                                                                                                                                                                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_sdram_0:sdram_0|m_addr[6]                                                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |InfraredProto|project1:u0|project1_sdram_0:sdram_0|active_rnw                                                                                                                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_sdram_0:sdram_0|m_data[1]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|E_logic_result[23]                                                                                                                                                                                                                                                         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[23]                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |InfraredProto|project1:u0|project1_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]                                                                                                                                                                                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |InfraredProto|project1:u0|project1_addr_router_001:addr_router_001|src_channel[1]                                                                                                                                                                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |InfraredProto|project1:u0|project1_sdram_0:sdram_0|Selector35                                                                                                                                                                                                                                                                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |InfraredProto|project1:u0|project1_sdram_0:sdram_0|Selector27                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |InfraredProto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |InfraredProto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |InfraredProto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |InfraredProto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |InfraredProto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |InfraredProto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |InfraredProto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                        ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |InfraredProto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                 ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |InfraredProto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                          ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |InfraredProto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_a2h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_b2h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ns82:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_25d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for project1:u0|project1_altpll_0:altpll_0 ;
+----------------+-------+------+-------------------------------+
; Assignment     ; Value ; From ; To                            ;
+----------------+-------+------+-------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                    ;
+----------------+-------+------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_altpll_0:altpll_0|project1_altpll_0_stdsync_sv6:stdsync2|project1_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for project1:u0|project1_sdram_0:sdram_0   ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------+
; Assignment      ; Value ; From ; To                                       ;
+-----------------+-------+------+------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                    ;
+-----------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------------------+
; Assignment      ; Value ; From ; To                                               ;
+-----------------+-------+------+--------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                            ;
+-----------------+-------+------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------+
; Assignment      ; Value ; From ; To                                       ;
+-----------------+-------+------+------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                    ;
+-----------------+-------+------+------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------+
; Assignment      ; Value ; From ; To                                           ;
+-----------------+-------+------+----------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                        ;
+-----------------+-------+------+----------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_rsp_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+----------------------------------------------+
; Assignment      ; Value ; From ; To                                           ;
+-----------------+-------+------+----------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                        ;
+-----------------+-------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_003 ;
+-----------------+-------+------+--------------------------------------------------+
; Assignment      ; Value ; From ; To                                               ;
+-----------------+-------+------+--------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                            ;
+-----------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_004 ;
+-----------------+-------+------+--------------------------------------------------+
; Assignment      ; Value ; From ; To                                               ;
+-----------------+-------+------+--------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                            ;
+-----------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_005 ;
+-----------------+-------+------+--------------------------------------------------+
; Assignment      ; Value ; From ; To                                               ;
+-----------------+-------+------+--------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                            ;
+-----------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_006 ;
+-----------------+-------+------+--------------------------------------------------+
; Assignment      ; Value ; From ; To                                               ;
+-----------------+-------+------+--------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                            ;
+-----------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_007 ;
+-----------------+-------+------+--------------------------------------------------+
; Assignment      ; Value ; From ; To                                               ;
+-----------------+-------+------+--------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                            ;
+-----------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_008 ;
+-----------------+-------+------+--------------------------------------------------+
; Assignment      ; Value ; From ; To                                               ;
+-----------------+-------+------+--------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                            ;
+-----------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_009 ;
+-----------------+-------+------+--------------------------------------------------+
; Assignment      ; Value ; From ; To                                               ;
+-----------------+-------+------+--------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                            ;
+-----------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a ;
+----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                              ; Type                                                                                                                     ;
+----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; project1_nios2_qsys_0_rf_ram_a.mif ; String                                                                                                                   ;
+----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                                                                                           ;
+------------------------------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                                                                                                                        ;
; WIDTH_A                            ; 32                                 ; Signed Integer                                                                                                                 ;
; WIDTHAD_A                          ; 5                                  ; Signed Integer                                                                                                                 ;
; NUMWORDS_A                         ; 32                                 ; Signed Integer                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                                                                                        ;
; WIDTH_B                            ; 32                                 ; Signed Integer                                                                                                                 ;
; WIDTHAD_B                          ; 5                                  ; Signed Integer                                                                                                                 ;
; NUMWORDS_B                         ; 32                                 ; Signed Integer                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0                             ; Untyped                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                             ; Untyped                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                                                                                        ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                                                                                        ;
; INIT_FILE                          ; project1_nios2_qsys_0_rf_ram_a.mif ; Untyped                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Signed Integer                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_a2h1                    ; Untyped                                                                                                                        ;
+------------------------------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b ;
+----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                              ; Type                                                                                                                     ;
+----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; project1_nios2_qsys_0_rf_ram_b.mif ; String                                                                                                                   ;
+----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                                                                                           ;
+------------------------------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                                                                                                                        ;
; WIDTH_A                            ; 32                                 ; Signed Integer                                                                                                                 ;
; WIDTHAD_A                          ; 5                                  ; Signed Integer                                                                                                                 ;
; NUMWORDS_A                         ; 32                                 ; Signed Integer                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                                                                                        ;
; WIDTH_B                            ; 32                                 ; Signed Integer                                                                                                                 ;
; WIDTHAD_B                          ; 5                                  ; Signed Integer                                                                                                                 ;
; NUMWORDS_B                         ; 32                                 ; Signed Integer                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0                             ; Untyped                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                             ; Untyped                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                                                                                        ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                                                                                        ;
; INIT_FILE                          ; project1_nios2_qsys_0_rf_ram_b.mif ; Untyped                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Signed Integer                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_b2h1                    ; Untyped                                                                                                                        ;
+------------------------------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                             ; Type                                                                                                                                                                                                                                                                                ;
+----------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; project1_nios2_qsys_0_ociram_default_contents.mif ; String                                                                                                                                                                                                                                                                              ;
+----------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                                                                                                                                                                                                                                                                      ;
+------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                                                                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                                                                                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                   ; Untyped                                                                                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 32                                                ; Signed Integer                                                                                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 8                                                 ; Signed Integer                                                                                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 256                                               ; Signed Integer                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                                                                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 32                                                ; Signed Integer                                                                                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 8                                                 ; Signed Integer                                                                                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 256                                               ; Signed Integer                                                                                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                                                                                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                                                                                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                                                                                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                                                                                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                                                                                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                                                 ; Signed Integer                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                                                                                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                                                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                          ; Untyped                                                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                                                                                                                                                                                                                                                                   ;
; INIT_FILE                          ; project1_nios2_qsys_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                                                                                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                                                                                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                                                                                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                                                                                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ns82                                   ; Untyped                                                                                                                                                                                                                                                                                   ;
+------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_0a02      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:project1_nios2_qsys_0_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------------+-------------------------------------------------+
; Parameter Name ; Value                            ; Type                                            ;
+----------------+----------------------------------+-------------------------------------------------+
; INIT_FILE      ; ../project1_onchip_memory2_0.hex ; String                                          ;
+----------------+----------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                     ;
+------------------------------------+-------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                                  ;
; WIDTH_A                            ; 32                            ; Signed Integer                                           ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                                           ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                  ;
; WIDTH_B                            ; 1                             ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 4                             ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                  ;
; INIT_FILE                          ; project1_onchip_memory2_0.hex ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 4096                          ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_25d1               ; Untyped                                                  ;
+------------------------------------+-------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                         ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                           ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:sdram_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                       ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                       ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                       ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                       ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                       ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                       ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                       ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                          ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                    ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                          ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                       ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:push_button_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                           ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_translator:ir_emitter_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                          ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                      ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                      ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                      ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                      ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                      ;
; ID                        ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                      ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                      ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 82    ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 83    ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 83    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:gate_timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:gate_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:push_button_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:push_button_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:ir_emitter_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_slave_agent:ir_emitter_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_addr_router:addr_router|project1_addr_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 2     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 2     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_addr_router_001:addr_router_001|project1_addr_router_001_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 2     ; Signed Integer                                                                                                                     ;
; DEFAULT_DESTID  ; 2     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_id_router:id_router|project1_id_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_id_router:id_router_001|project1_id_router_default_decode:the_default_decode ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                       ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_id_router_002:id_router_002|project1_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_003|project1_id_router_003_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_004|project1_id_router_003_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_005|project1_id_router_003_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_006|project1_id_router_003_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_007|project1_id_router_003_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_008|project1_id_router_003_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_id_router_003:id_router_009|project1_id_router_003_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                           ;
+---------------------------+-------+----------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                 ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                 ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                 ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                 ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                 ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                 ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                 ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                 ;
; PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                 ;
; PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                 ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                 ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                 ;
; ST_DATA_W                 ; 82    ; Signed Integer                                                 ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                 ;
; BYTEENABLE_SYNTHESIS      ; 0     ; Signed Integer                                                 ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                 ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                 ;
; OUT_BYTE_CNT_H            ; 50    ; Signed Integer                                                 ;
; OUT_BURSTWRAP_H           ; 54    ; Signed Integer                                                 ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                 ;
+---------------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 51    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_L ; 49    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                               ;
; ST_DATA_W      ; 82    ; Signed Integer                                                                                                                                                               ;
; ST_CHANNEL_W   ; 10    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_reset_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                       ;
+-------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                     ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                             ;
+-------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+----------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                           ;
+-------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                         ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                 ;
+-------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_reset_controller:rst_controller_002 ;
+-------------------------+----------+----------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                           ;
+-------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                         ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                 ;
+-------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                            ;
; SCHEME         ; round-robin ; String                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                ;
; SCHEME         ; round-robin ; String                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                ;
; SCHEME         ; round-robin ; String                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 10     ; Signed Integer                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|project1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                       ;
+-------------------------------+-------+------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                             ;
; IN_PKT_ADDR_H                 ; 60    ; Signed Integer                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 61    ; Signed Integer                                             ;
; IN_PKT_BYTE_CNT_L             ; 67    ; Signed Integer                                             ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                             ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                             ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                             ;
; IN_PKT_BURST_SIZE_L           ; 73    ; Signed Integer                                             ;
; IN_PKT_BURST_SIZE_H           ; 75    ; Signed Integer                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 66    ; Signed Integer                                             ;
; IN_PKT_BURST_TYPE_L           ; 76    ; Signed Integer                                             ;
; IN_PKT_BURST_TYPE_H           ; 77    ; Signed Integer                                             ;
; IN_ST_DATA_W                  ; 100   ; Signed Integer                                             ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                             ;
; OUT_PKT_ADDR_H                ; 42    ; Signed Integer                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                             ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                             ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                             ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                             ;
; OUT_PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                             ;
; OUT_PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                             ;
; OUT_PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                             ;
; OUT_PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 48    ; Signed Integer                                             ;
; OUT_PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                             ;
; OUT_PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                             ;
; OUT_ST_DATA_W                 ; 82    ; Signed Integer                                             ;
; ST_CHANNEL_W                  ; 10    ; Signed Integer                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                             ;
; PACKING                       ; 1     ; Signed Integer                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                             ;
+-------------------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+----------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                           ;
+-------------------------------+-------+----------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                 ;
; IN_PKT_ADDR_H                 ; 42    ; Signed Integer                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                 ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                 ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                 ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 43    ; Signed Integer                                                 ;
; IN_PKT_BYTE_CNT_L             ; 49    ; Signed Integer                                                 ;
; IN_PKT_BYTE_CNT_H             ; 51    ; Signed Integer                                                 ;
; IN_PKT_BURSTWRAP_L            ; 52    ; Signed Integer                                                 ;
; IN_PKT_BURSTWRAP_H            ; 54    ; Signed Integer                                                 ;
; IN_PKT_BURST_SIZE_L           ; 55    ; Signed Integer                                                 ;
; IN_PKT_BURST_SIZE_H           ; 57    ; Signed Integer                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 48    ; Signed Integer                                                 ;
; IN_PKT_BURST_TYPE_L           ; 58    ; Signed Integer                                                 ;
; IN_PKT_BURST_TYPE_H           ; 59    ; Signed Integer                                                 ;
; IN_ST_DATA_W                  ; 82    ; Signed Integer                                                 ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                 ;
; OUT_PKT_ADDR_H                ; 60    ; Signed Integer                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                 ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                 ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                 ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                 ;
; OUT_ST_DATA_W                 ; 100   ; Signed Integer                                                 ;
; ST_CHANNEL_W                  ; 10    ; Signed Integer                                                 ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                 ;
+-------------------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 100   ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH          ; 100   ; Signed Integer                                                                  ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                  ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                  ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                  ;
; USE_ERROR           ; 0     ; Signed Integer                                                                  ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                  ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                  ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                  ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; project1:u0|project1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                         ;
; Entity Instance            ; project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
; Entity Instance            ; project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+--------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                      ;
+-----------+--------+----------+--------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                 ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                 ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                       ;
; out_error ; Output ; Info     ; Explicitly unconnected                                       ;
+-----------+--------+----------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                             ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                             ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                             ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                   ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                   ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+---------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                     ;
+----------------------+-------+----------+---------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                ;
+----------------------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+-----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                 ;
+----------------------+-------+----------+-----------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                            ;
+----------------------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; b[19..1] ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_reset_controller:rst_controller_002" ;
+------------+-------+----------+----------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                            ;
+------------+-------+----------+----------------------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in2  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                       ;
+------------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_reset_controller:rst_controller_001" ;
+------------+-------+----------+----------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                            ;
+------------+-------+----------+----------------------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                       ;
+------------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_reset_controller:rst_controller" ;
+------------+-------+----------+------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                        ;
+------------+-------+----------+------------------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                   ;
+------------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_id_router_003:id_router_003|project1_id_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_id_router_002:id_router_002|project1_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_id_router:id_router|project1_id_router_default_decode:the_default_decode"        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:ir_emitter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:push_button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:gate_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:ir_emitter_s1_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                             ;
+-----------------------+--------+----------+-----------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                              ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                              ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                              ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                              ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                              ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                        ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                        ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                              ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                              ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                              ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                        ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                              ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                              ;
+-----------------------+--------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+-----------------------+--------+----------+----------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                   ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                   ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                   ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                   ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                             ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                             ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                   ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                   ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                                   ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                   ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                             ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                   ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------------------+--------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:push_button_s1_translator" ;
+-----------------------+--------+----------+------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                              ;
+-----------------------+--------+----------+------------------------------------------------------+
; av_write              ; Output ; Info     ; Explicitly unconnected                               ;
; av_read               ; Output ; Info     ; Explicitly unconnected                               ;
; av_writedata          ; Output ; Info     ; Explicitly unconnected                               ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                               ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                               ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                               ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                               ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                         ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                         ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                               ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                               ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                               ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                               ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                         ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                               ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                               ;
+-----------------------+--------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+-----------------------+--------+----------+------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                          ;
+-----------------------+--------+----------+------------------------------------------------------------------+
; av_write              ; Output ; Info     ; Explicitly unconnected                                           ;
; av_read               ; Output ; Info     ; Explicitly unconnected                                           ;
; av_writedata          ; Output ; Info     ; Explicitly unconnected                                           ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                           ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                           ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                     ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                     ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                           ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                           ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                     ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                           ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                             ;
+-----------------------+--------+----------+---------------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                              ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                              ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                              ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                              ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                        ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                              ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                              ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                              ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                        ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                              ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                              ;
+-----------------------+--------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:leds_s1_translator" ;
+-----------------------+--------+----------+-----------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                       ;
+-----------------------+--------+----------+-----------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                        ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                        ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                        ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                        ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                        ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                  ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                  ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                        ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                        ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                        ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                  ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                        ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                        ;
+-----------------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                             ;
+-----------------------+--------+----------+-----------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                              ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                              ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                              ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                              ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                              ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                        ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                        ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                              ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                              ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                              ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                        ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                              ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                              ;
+-----------------------+--------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:sdram_0_s1_translator" ;
+-----------------------+--------+----------+--------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                          ;
+-----------------------+--------+----------+--------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                           ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                           ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                           ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                           ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                           ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                     ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                           ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                           ;
+-----------------------+--------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                    ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                    ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                    ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                    ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                              ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                              ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                    ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                    ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                              ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                    ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+-----------------------+--------+----------+----------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                              ;
+-----------------------+--------+----------+----------------------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                               ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                               ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                               ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                         ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                         ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                               ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                               ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                               ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                         ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                               ;
+-----------------------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                                    ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                    ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                                    ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                                    ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                                          ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                                    ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                          ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+-----------------------+--------+----------+------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                ;
+-----------------------+--------+----------+------------------------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                                           ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                                                           ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                           ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                                           ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                                           ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_write              ; Input  ; Info     ; Stuck at GND                                                           ;
; av_writedata          ; Input  ; Info     ; Stuck at GND                                                           ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                                           ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                                           ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_sdram_0:sdram_0|project1_sdram_0_input_efifo_module:the_project1_sdram_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_altpll_0:altpll_0|project1_altpll_0_altpll_mqa2:sd1"                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_altpll_0:altpll_0" ;
+-----------+--------+----------+------------------------------------+
; Port      ; Type   ; Severity ; Details                            ;
+-----------+--------+----------+------------------------------------+
; areset    ; Input  ; Info     ; Explicitly unconnected             ;
; locked    ; Output ; Info     ; Explicitly unconnected             ;
; phasedone ; Output ; Info     ; Explicitly unconnected             ;
+-----------+--------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic"                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_jtag_uart_0:jtag_uart_0"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:project1_nios2_qsys_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (7 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                          ;
; clocken0  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                ;
; clocken1  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_pib:the_project1_nios2_qsys_0_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_fifo:the_project1_nios2_qsys_0_nios2_oci_fifo|project1_nios2_qsys_0_nios2_oci_fifowp_inc:project1_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dtrace:the_project1_nios2_qsys_0_nios2_oci_dtrace|project1_nios2_qsys_0_nios2_oci_td_mode:project1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_itrace:the_project1_nios2_qsys_0_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dbrk:the_project1_nios2_qsys_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_xbrk:the_project1_nios2_qsys_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                              ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_debug:the_project1_nios2_qsys_0_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_test_bench:the_project1_nios2_qsys_0_test_bench" ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                     ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                                ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0|project1_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+-----------------------------------------+
; Port         ; Type   ; Severity ; Details                                 ;
+--------------+--------+----------+-----------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                  ;
+--------------+--------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project1:u0"                                                                                                                  ;
+-------------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity         ; Details                                                                                                  ;
+-------------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; sdram_0_wire_addr ; Output ; Critical Warning ; Can't connect array with 13 elements in array dimension 1 to port with 12 elements in the same dimension ;
+-------------------+--------+------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:06     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version
    Info: Processing started: Mon Feb 10 17:32:30 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off InfraredProto -c InfraredProto
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "project1.qsys"
Info (12250): 2014.02.10.17:32:33 Progress: Loading InfraredProto/project1.qsys
Info (12250): 2014.02.10.17:32:33 Progress: Reading input file
Info (12250): 2014.02.10.17:32:34 Progress: Adding clk_0 [clock_source 12.1]
Info (12250): 2014.02.10.17:32:34 Progress: Parameterizing module clk_0
Info (12250): 2014.02.10.17:32:34 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Info (12250): 2014.02.10.17:32:34 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2014.02.10.17:32:34 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Info (12250): 2014.02.10.17:32:34 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2014.02.10.17:32:34 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Info (12250): 2014.02.10.17:32:34 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2014.02.10.17:32:34 Progress: Adding gate_timer [altera_avalon_timer 12.1]
Info (12250): 2014.02.10.17:32:34 Progress: Parameterizing module gate_timer
Info (12250): 2014.02.10.17:32:34 Progress: Adding leds [altera_avalon_pio 12.1]
Info (12250): 2014.02.10.17:32:34 Progress: Parameterizing module leds
Info (12250): 2014.02.10.17:32:34 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Info (12250): 2014.02.10.17:32:35 Progress: Parameterizing module jtag_uart_0
Info (12250): 2014.02.10.17:32:35 Progress: Adding push_button [altera_avalon_pio 12.1]
Info (12250): 2014.02.10.17:32:35 Progress: Parameterizing module push_button
Info (12250): 2014.02.10.17:32:35 Progress: Adding altpll_0 [altpll 12.1]
Info (12250): 2014.02.10.17:32:35 Progress: Parameterizing module altpll_0
Info (12250): 2014.02.10.17:32:35 Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Info (12250): 2014.02.10.17:32:35 Progress: Parameterizing module sdram_0
Info (12250): 2014.02.10.17:32:35 Progress: Adding ir_emitter [altera_avalon_pio 12.1]
Info (12250): 2014.02.10.17:32:35 Progress: Parameterizing module ir_emitter
Info (12250): 2014.02.10.17:32:35 Progress: Building connections
Info (12250): 2014.02.10.17:32:35 Progress: Parameterizing connections
Info (12250): 2014.02.10.17:32:35 Progress: Validating
Info (12250): 2014.02.10.17:32:35 Progress: Done reading input file
Info (12250): Project1.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info (12250): Project1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Project1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info (12250): Project1.push_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning (12251): Project1.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Project1.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Project1.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info (12250): Project1: Generating project1 "project1" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 11 modules, 44 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_translator_transform: After transform: 23 modules, 91 connections
Info (12250): Merlin_domain_transform: After transform: 47 modules, 247 connections
Info (12250): Merlin_router_transform: After transform: 59 modules, 294 connections
Info (12250): Merlin_burst_transform: After transform: 60 modules, 298 connections
Info (12250): Reset_adaptation_transform: After transform: 63 modules, 242 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 86 modules, 292 connections
Info (12250): Merlin_width_transform: After transform: 88 modules, 298 connections
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src8 and cmd_xbar_mux_008.sink0
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_001.sink8
Info (12250): Com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 90 modules, 308 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 91 modules, 311 connections
Info (12250): Nios2_qsys_0: Starting RTL generation for module 'project1_nios2_qsys_0'
Info (12250): Nios2_qsys_0:   Generation command is [exec C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.1sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1sp1/quartus/sopc_builder/bin -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=project1_nios2_qsys_0 --dir=C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/12.1sp1/quartus --verilog --config=C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0001_nios2_qsys_0_gen//project1_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info (12250): Nios2_qsys_0: # 2014.02.10 17:32:39 (*) Starting Nios II generation
Info (12250): Nios2_qsys_0: # 2014.02.10 17:32:39 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys_0: # 2014.02.10 17:32:39 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus
Info (12250): Nios2_qsys_0: # 2014.02.10 17:32:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2014.02.10 17:32:39 (*)   Plaintext license not found.
Info (12250): Nios2_qsys_0: # 2014.02.10 17:32:39 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2_qsys_0: # 2014.02.10 17:32:39 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys_0: # 2014.02.10 17:32:39 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys_0: # 2014.02.10 17:32:40 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys_0: # 2014.02.10 17:32:40 (*)   Creating plain-text RTL
Info (12250): Nios2_qsys_0: # 2014.02.10 17:32:43 (*) Done Nios II generation
Info (12250): Nios2_qsys_0: Done RTL generation for module 'project1_nios2_qsys_0'
Info (12250): Nios2_qsys_0: "project1" instantiated altera_nios2_qsys "nios2_qsys_0"
Info (12250): Starting classic module elaboration.
Info (12250): 2014.02.10.17:32:43 cygwin warning:
Info (12250): 2014.02.10.17:32:43   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:43   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:43   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:32:43   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:32:43     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:32:43 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0002_sopclgen  --no_splash --refresh C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2014.02.10.17:32:44 Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0002_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2014.02.10.17:32:45 cygwin warning:
Info (12250): 2014.02.10.17:32:45   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:45   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:45   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:32:45   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:32:45     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:32:45 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0002_sopclgen  --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): 2014.02.10.17:32:46 No .sopc_builder configuration file(!)
Info (12250): 2014.02.10.17:32:46 .
Info (12250): 2014.02.10.17:32:47 # 2014.02.10 17:32:47 (*) Success: sopc_builder finished.
Info (12250): Onchip_memory2_0: "project1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sysid_qsys_0: "project1" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Starting classic module elaboration.
Info (12250): 2014.02.10.17:32:47 cygwin warning:
Info (12250): 2014.02.10.17:32:47   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:47   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:47   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:32:47   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:32:47     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:32:48 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0004_sopclgen  --no_splash --refresh C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2014.02.10.17:32:49 Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0004_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2014.02.10.17:32:49 cygwin warning:
Info (12250): 2014.02.10.17:32:49   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:49   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:49   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:32:49   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:32:49     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:32:49 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0004_sopclgen  --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): 2014.02.10.17:32:50 No .sopc_builder configuration file(!)
Info (12250): 2014.02.10.17:32:50 .
Info (12250): 2014.02.10.17:32:51 # 2014.02.10 17:32:51 (*) Success: sopc_builder finished.
Info (12250): Gate_timer: "project1" instantiated altera_avalon_timer "gate_timer"
Info (12250): Starting classic module elaboration.
Info (12250): 2014.02.10.17:32:52 cygwin warning:
Info (12250): 2014.02.10.17:32:52   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:52   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:52   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:32:52   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:32:52     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:32:52 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0005_sopclgen  --no_splash --refresh C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0005_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2014.02.10.17:32:53 Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0005_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2014.02.10.17:32:53 cygwin warning:
Info (12250): 2014.02.10.17:32:53   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:53   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:53   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:32:53   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:32:53     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:32:54 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0005_sopclgen  --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0005_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): 2014.02.10.17:32:55 No .sopc_builder configuration file(!)
Info (12250): 2014.02.10.17:32:55 .
Info (12250): 2014.02.10.17:32:55 # 2014.02.10 17:32:55 (*) Success: sopc_builder finished.
Info (12250): Leds: "project1" instantiated altera_avalon_pio "leds"
Info (12250): Starting classic module elaboration.
Info (12250): 2014.02.10.17:32:56 cygwin warning:
Info (12250): 2014.02.10.17:32:56   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:56   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:56   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:32:56   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:32:56     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:32:56 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0006_sopclgen  --no_splash --refresh C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0006_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2014.02.10.17:32:57 Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0006_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2014.02.10.17:32:57 cygwin warning:
Info (12250): 2014.02.10.17:32:57   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:57   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:32:57   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:32:57   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:32:57     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:32:58 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0006_sopclgen  --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0006_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): 2014.02.10.17:32:59 No .sopc_builder configuration file(!)
Info (12250): 2014.02.10.17:32:59 .
Info (12250): 2014.02.10.17:33:00 # 2014.02.10 17:33:00 (*) Success: sopc_builder finished.
Info (12250): Jtag_uart_0: "project1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Starting classic module elaboration.
Info (12250): 2014.02.10.17:33:00 cygwin warning:
Info (12250): 2014.02.10.17:33:00   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:33:00   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:33:00   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:33:00   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:33:00     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:33:01 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0007_sopclgen  --no_splash --refresh C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0007_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2014.02.10.17:33:02 Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0007_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2014.02.10.17:33:02 cygwin warning:
Info (12250): 2014.02.10.17:33:02   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:33:02   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:33:02   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:33:02   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:33:02     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:33:02 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0007_sopclgen  --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0007_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): 2014.02.10.17:33:03 No .sopc_builder configuration file(!)
Info (12250): 2014.02.10.17:33:03 .
Info (12250): 2014.02.10.17:33:04 # 2014.02.10 17:33:04 (*) Success: sopc_builder finished.
Info (12250): Push_button: "project1" instantiated altera_avalon_pio "push_button"
Info (12250): Altpll_0: "project1" instantiated altpll "altpll_0"
Info (12250): Starting classic module elaboration.
Info (12250): 2014.02.10.17:33:06 cygwin warning:
Info (12250): 2014.02.10.17:33:06   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:33:06   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:33:06   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:33:06   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:33:06     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:33:06 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0010_sopclgen  --no_splash --refresh C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0010_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2014.02.10.17:33:07 Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0010_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2014.02.10.17:33:07 cygwin warning:
Info (12250): 2014.02.10.17:33:07   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:33:07   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:33:07   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:33:07   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:33:07     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:33:08 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0010_sopclgen  --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0010_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): 2014.02.10.17:33:09 No .sopc_builder configuration file(!)
Info (12250): 2014.02.10.17:33:09 .
Info (12250): 2014.02.10.17:33:10 .
Info (12250): 2014.02.10.17:33:10 # 2014.02.10 17:33:09 (*) Running Test Generator Program for project1_sdram_0
Info (12250): 2014.02.10.17:33:11 # 2014.02.10 17:33:10 (*) Success: sopc_builder finished.
Info (12250): Sdram_0: "project1" instantiated altera_avalon_new_sdram_controller "sdram_0"
Info (12250): Starting classic module elaboration.
Info (12250): 2014.02.10.17:33:11 cygwin warning:
Info (12250): 2014.02.10.17:33:11   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:33:11   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:33:11   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:33:11   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:33:11     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:33:11 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0011_sopclgen  --no_splash --refresh C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0011_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2014.02.10.17:33:12 Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0011_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2014.02.10.17:33:13 cygwin warning:
Info (12250): 2014.02.10.17:33:13   MS-DOS style path detected: C:/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:33:13   Preferred POSIX equivalent is: /cygdrive/c/altera/12.1sp1/quartus/sopc_builder/bin/nios_sh
Info (12250): 2014.02.10.17:33:13   CYGWIN environment variable option "nodosfilewarning" turns off this warning.
Info (12250): 2014.02.10.17:33:13   Consult the user's guide for more details about POSIX paths:
Info (12250): 2014.02.10.17:33:13     http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Info (12250): 2014.02.10.17:33:13 "c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0011_sopclgen  --generate C:/Users/gongal/AppData/Local/Temp/alt6112_8938720520674225056.dir/0011_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info (12250): 2014.02.10.17:33:14 No .sopc_builder configuration file(!)
Info (12250): 2014.02.10.17:33:14 .
Info (12250): 2014.02.10.17:33:15 # 2014.02.10 17:33:15 (*) Success: sopc_builder finished.
Info (12250): Ir_emitter: "project1" instantiated altera_avalon_pio "ir_emitter"
Info (12250): Nios2_qsys_0_instruction_master_translator: "project1" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator: "project1" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info (12250): Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "project1" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "project1" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "project1" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "project1" instantiated altera_merlin_router "addr_router"
Info (12250): Addr_router_001: "project1" instantiated altera_merlin_router "addr_router_001"
Info (12250): Id_router: "project1" instantiated altera_merlin_router "id_router"
Info (12250): Id_router_002: "project1" instantiated altera_merlin_router "id_router_002"
Info (12250): Id_router_003: "project1" instantiated altera_merlin_router "id_router_003"
Info (12250): Burst_adapter: "project1" instantiated altera_merlin_burst_adapter "burst_adapter"
Info (12250): Rst_controller: "project1" instantiated altera_reset_controller "rst_controller"
Info (12250): Cmd_xbar_demux: "project1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_demux_001: "project1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info (12250): Cmd_xbar_mux: "project1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Rsp_xbar_demux: "project1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info (12250): Rsp_xbar_demux_003: "project1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info (12250): Rsp_xbar_mux: "project1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_mux_001: "project1" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info (12250): Reusing file C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_arbitrator.sv
Info (12250): Width_adapter: "project1" instantiated altera_merlin_width_adapter "width_adapter"
Info (12250): Reusing file C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Reusing file C:/Users/gongal/ARCap/Repository/InfraredProto/db/ip/project1/submodules/altera_merlin_address_alignment.sv
Info (12250): Crosser: "project1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Irq_mapper: "project1" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Project1: Done project1" with 33 modules, 123 files, 2275520 bytes
Info (12249): Finished elaborating Qsys system entity "project1.qsys"
Info (12021): Found 3 design units, including 1 entities, in source file infraredproto.vhd
    Info (12022): Found design unit 1: InfraredProto-structure
    Info (12022): Found design unit 2: DE0_CONSTANTS
    Info (12023): Found entity 1: InfraredProto
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/project1.v
    Info (12023): Found entity 1: project1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/project1/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/project1/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/project1/submodules/project1_addr_router.sv
    Info (12023): Found entity 1: project1_addr_router_default_decode
    Info (12023): Found entity 2: project1_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/project1/submodules/project1_addr_router_001.sv
    Info (12023): Found entity 1: project1_addr_router_001_default_decode
    Info (12023): Found entity 2: project1_addr_router_001
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/project1/submodules/project1_altpll_0.v
    Info (12023): Found entity 1: project1_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: project1_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: project1_altpll_0_altpll_mqa2
    Info (12023): Found entity 4: project1_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_cmd_xbar_demux.sv
    Info (12023): Found entity 1: project1_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: project1_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_cmd_xbar_mux.sv
    Info (12023): Found entity 1: project1_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_gate_timer.v
    Info (12023): Found entity 1: project1_gate_timer
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/project1/submodules/project1_id_router.sv
    Info (12023): Found entity 1: project1_id_router_default_decode
    Info (12023): Found entity 2: project1_id_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/project1/submodules/project1_id_router_002.sv
    Info (12023): Found entity 1: project1_id_router_002_default_decode
    Info (12023): Found entity 2: project1_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/project1/submodules/project1_id_router_003.sv
    Info (12023): Found entity 1: project1_id_router_003_default_decode
    Info (12023): Found entity 2: project1_id_router_003
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_ir_emitter.v
    Info (12023): Found entity 1: project1_ir_emitter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_irq_mapper.sv
    Info (12023): Found entity 1: project1_irq_mapper
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/project1/submodules/project1_jtag_uart_0.v
    Info (12023): Found entity 1: project1_jtag_uart_0_log_module
    Info (12023): Found entity 2: project1_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: project1_jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: project1_jtag_uart_0_drom_module
    Info (12023): Found entity 5: project1_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: project1_jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: project1_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_leds.v
    Info (12023): Found entity 1: project1_leds
Info (12021): Found 22 design units, including 22 entities, in source file db/ip/project1/submodules/project1_nios2_qsys_0.v
    Info (12023): Found entity 1: project1_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: project1_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: project1_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 5: project1_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: project1_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: project1_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: project1_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: project1_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: project1_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: project1_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: project1_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: project1_nios2_qsys_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: project1_nios2_qsys_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: project1_nios2_qsys_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: project1_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: project1_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 19: project1_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 20: project1_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 21: project1_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 22: project1_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: project1_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: project1_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: project1_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: project1_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: project1_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_onchip_memory2_0.v
    Info (12023): Found entity 1: project1_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_push_button.v
    Info (12023): Found entity 1: project1_push_button
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_rsp_xbar_demux.sv
    Info (12023): Found entity 1: project1_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: project1_rsp_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_rsp_xbar_mux.sv
    Info (12023): Found entity 1: project1_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: project1_rsp_xbar_mux_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/project1/submodules/project1_sdram_0.v
    Info (12023): Found entity 1: project1_sdram_0_input_efifo_module
    Info (12023): Found entity 2: project1_sdram_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/project1/submodules/project1_sysid_qsys_0.v
    Info (12023): Found entity 1: project1_sysid_qsys_0
Info (12127): Elaborating entity "InfraredProto" for the top level hierarchy
Info (12128): Elaborating entity "project1" for hierarchy "project1:u0"
Info (12128): Elaborating entity "project1_nios2_qsys_0" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "project1_nios2_qsys_0_test_bench" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_test_bench:the_project1_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "project1_nios2_qsys_0_register_bank_a_module" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "project1_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a2h1.tdf
    Info (12023): Found entity 1: altsyncram_a2h1
Info (12128): Elaborating entity "altsyncram_a2h1" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_a_module:project1_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_a2h1:auto_generated"
Info (12128): Elaborating entity "project1_nios2_qsys_0_register_bank_b_module" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "project1_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b2h1.tdf
    Info (12023): Found entity 1: altsyncram_b2h1
Info (12128): Elaborating entity "altsyncram_b2h1" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_register_bank_b_module:project1_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_b2h1:auto_generated"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci_debug" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_debug:the_project1_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_ocimem" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "project1_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ns82.tdf
    Info (12023): Found entity 1: altsyncram_ns82
Info (12128): Elaborating entity "altsyncram_ns82" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_ocimem:the_project1_nios2_qsys_0_nios2_ocimem|project1_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ns82:auto_generated"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_avalon_reg" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_avalon_reg:the_project1_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci_break" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_break:the_project1_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_xbrk:the_project1_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dbrk:the_project1_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci_itrace" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_itrace:the_project1_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dtrace:the_project1_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_dtrace:the_project1_nios2_qsys_0_nios2_oci_dtrace|project1_nios2_qsys_0_nios2_oci_td_mode:project1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci_fifo" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_fifo:the_project1_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci_compute_tm_count" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_fifo:the_project1_nios2_qsys_0_nios2_oci_fifo|project1_nios2_qsys_0_nios2_oci_compute_tm_count:project1_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci_fifowp_inc" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_fifo:the_project1_nios2_qsys_0_nios2_oci_fifo|project1_nios2_qsys_0_nios2_oci_fifowp_inc:project1_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci_fifocount_inc" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_fifo:the_project1_nios2_qsys_0_nios2_oci_fifo|project1_nios2_qsys_0_nios2_oci_fifocount_inc:project1_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "project1_nios2_qsys_0_oci_test_bench" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_fifo:the_project1_nios2_qsys_0_nios2_oci_fifo|project1_nios2_qsys_0_oci_test_bench:the_project1_nios2_qsys_0_oci_test_bench"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci_pib" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_pib:the_project1_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "project1_nios2_qsys_0_nios2_oci_im" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info (12023): Found entity 1: altsyncram_0a02
Info (12128): Elaborating entity "altsyncram_0a02" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated"
Info (12128): Elaborating entity "project1_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "project1_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_tck:the_project1_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "project1_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|project1_nios2_qsys_0_jtag_debug_module_sysclk:the_project1_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:project1_nios2_qsys_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:project1_nios2_qsys_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:project1_nios2_qsys_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:project1_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:project1_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_jtag_debug_module_wrapper:the_project1_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:project1_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "project1_onchip_memory2_0" for hierarchy "project1:u0|project1_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "project1:u0|project1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "project1:u0|project1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "project1:u0|project1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "project1_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_25d1.tdf
    Info (12023): Found entity 1: altsyncram_25d1
Info (12128): Elaborating entity "altsyncram_25d1" for hierarchy "project1:u0|project1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_25d1:auto_generated"
Info (12128): Elaborating entity "project1_sysid_qsys_0" for hierarchy "project1:u0|project1_sysid_qsys_0:sysid_qsys_0"
Info (12128): Elaborating entity "project1_gate_timer" for hierarchy "project1:u0|project1_gate_timer:gate_timer"
Info (12128): Elaborating entity "project1_leds" for hierarchy "project1:u0|project1_leds:leds"
Info (12128): Elaborating entity "project1_jtag_uart_0" for hierarchy "project1:u0|project1_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "project1_jtag_uart_0_scfifo_w" for hierarchy "project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_w:the_project1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "project1_jtag_uart_0_scfifo_r" for hierarchy "project1:u0|project1_jtag_uart_0:jtag_uart_0|project1_jtag_uart_0_scfifo_r:the_project1_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "project1:u0|project1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project1_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "project1_push_button" for hierarchy "project1:u0|project1_push_button:push_button"
Info (12128): Elaborating entity "project1_altpll_0" for hierarchy "project1:u0|project1_altpll_0:altpll_0"
Info (12128): Elaborating entity "project1_altpll_0_stdsync_sv6" for hierarchy "project1:u0|project1_altpll_0:altpll_0|project1_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "project1_altpll_0_dffpipe_l2c" for hierarchy "project1:u0|project1_altpll_0:altpll_0|project1_altpll_0_stdsync_sv6:stdsync2|project1_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "project1_altpll_0_altpll_mqa2" for hierarchy "project1:u0|project1_altpll_0:altpll_0|project1_altpll_0_altpll_mqa2:sd1"
Info (12128): Elaborating entity "project1_sdram_0" for hierarchy "project1:u0|project1_sdram_0:sdram_0"
Info (12128): Elaborating entity "project1_sdram_0_input_efifo_module" for hierarchy "project1:u0|project1_sdram_0:sdram_0|project1_sdram_0_input_efifo_module:the_project1_sdram_0_input_efifo_module"
Info (12128): Elaborating entity "project1_ir_emitter" for hierarchy "project1:u0|project1_ir_emitter:ir_emitter"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "project1:u0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "project1:u0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project1:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project1:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project1:u0|altera_merlin_slave_translator:sdram_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project1:u0|altera_merlin_slave_translator:gate_timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project1:u0|altera_merlin_slave_translator:leds_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project1:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project1:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project1:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "project1:u0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "project1:u0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "project1:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "project1:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "project1:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "project1:u0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "project1:u0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "project1:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "project1_addr_router" for hierarchy "project1:u0|project1_addr_router:addr_router"
Info (12128): Elaborating entity "project1_addr_router_default_decode" for hierarchy "project1:u0|project1_addr_router:addr_router|project1_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "project1_addr_router_001" for hierarchy "project1:u0|project1_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "project1_addr_router_001_default_decode" for hierarchy "project1:u0|project1_addr_router_001:addr_router_001|project1_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "project1_id_router" for hierarchy "project1:u0|project1_id_router:id_router"
Info (12128): Elaborating entity "project1_id_router_default_decode" for hierarchy "project1:u0|project1_id_router:id_router|project1_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "project1_id_router_002" for hierarchy "project1:u0|project1_id_router_002:id_router_002"
Info (12128): Elaborating entity "project1_id_router_002_default_decode" for hierarchy "project1:u0|project1_id_router_002:id_router_002|project1_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "project1_id_router_003" for hierarchy "project1:u0|project1_id_router_003:id_router_003"
Info (12128): Elaborating entity "project1_id_router_003_default_decode" for hierarchy "project1:u0|project1_id_router_003:id_router_003|project1_id_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "project1:u0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "project1:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "project1:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "project1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "project1:u0|altera_reset_controller:rst_controller_002"
Info (12128): Elaborating entity "project1_cmd_xbar_demux" for hierarchy "project1:u0|project1_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "project1_cmd_xbar_demux_001" for hierarchy "project1:u0|project1_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "project1_cmd_xbar_mux" for hierarchy "project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "project1:u0|project1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "project1_rsp_xbar_demux" for hierarchy "project1:u0|project1_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "project1_rsp_xbar_demux_003" for hierarchy "project1:u0|project1_rsp_xbar_demux_003:rsp_xbar_demux_003"
Info (12128): Elaborating entity "project1_rsp_xbar_mux" for hierarchy "project1:u0|project1_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "project1:u0|project1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "project1:u0|project1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "project1_rsp_xbar_mux_001" for hierarchy "project1:u0|project1_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "project1:u0|project1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "project1:u0|project1_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "project1:u0|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "project1:u0|altera_merlin_width_adapter:width_adapter_001"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "project1:u0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "project1:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "project1_irq_mapper" for hierarchy "project1:u0|project1_irq_mapper:irq_mapper"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "project1:u0|project1_nios2_qsys_0:nios2_qsys_0|project1_nios2_qsys_0_nios2_oci:the_project1_nios2_qsys_0_nios2_oci|project1_nios2_qsys_0_nios2_oci_im:the_project1_nios2_qsys_0_nios2_oci_im|project1_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:project1_nios2_qsys_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[0]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 338 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/gongal/ARCap/Repository/InfraredProto/output_files/InfraredProto.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2900 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 2699 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 612 megabytes
    Info: Processing ended: Mon Feb 10 17:33:31 2014
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/gongal/ARCap/Repository/InfraredProto/output_files/InfraredProto.map.smsg.


