Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\root\Documents\TEIS2016\VHDL-Grund\Uppgift9b\sources_probes.qsys --synthesis=VHDL --output-directory=C:\Users\root\Documents\TEIS2016\VHDL-Grund\Uppgift9b\sources_probes\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Uppgift9b/sources_probes.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 16.0]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sources_probes: Generating sources_probes "sources_probes" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "sources_probes" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: sources_probes: Done "sources_probes" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
