digraph "CFG for '_Z27setTensorCheckPatternKernelPjj' function" {
	label="CFG for '_Z27setTensorCheckPatternKernelPjj' function";

	Node0x62be2c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %11 = bitcast i8 addrspace(4)* %10 to i32 addrspace(4)*\l  %12 = load i32, i32 addrspace(4)* %11, align 4, !tbaa !7\l  %13 = mul i32 %4, %9\l  %14 = add i32 %13, %3\l  %15 = icmp ult i32 %14, %1\l  br i1 %15, label %16, label %23\l|{<s0>T|<s1>F}}"];
	Node0x62be2c0:s0 -> Node0x62bf2a0;
	Node0x62be2c0:s1 -> Node0x62c05b0;
	Node0x62bf2a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%16:\l16:                                               \l  %17 = udiv i32 %12, %9\l  %18 = mul i32 %17, %9\l  %19 = icmp ugt i32 %12, %18\l  %20 = zext i1 %19 to i32\l  %21 = add i32 %17, %20\l  %22 = mul i32 %21, %9\l  br label %24\l}"];
	Node0x62bf2a0 -> Node0x62c0ab0;
	Node0x62c05b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%23:\l23:                                               \l  ret void\l}"];
	Node0x62c0ab0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%24:\l24:                                               \l  %25 = phi i32 [ %14, %16 ], [ %28, %24 ]\l  %26 = zext i32 %25 to i64\l  %27 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %26\l  store i32 %25, i32 addrspace(1)* %27, align 4, !tbaa !16\l  %28 = add i32 %22, %25\l  %29 = icmp ult i32 %28, %1\l  br i1 %29, label %24, label %23, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x62c0ab0:s0 -> Node0x62c0ab0;
	Node0x62c0ab0:s1 -> Node0x62c05b0;
}
