Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Oct  7 14:01:30 2021
| Host         : FITSERVER2 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file impl_1_timing_summary.log
| Design       : FIT_TESTMODULE_v2
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                31792        0.051        0.000                      0                31680        0.264        0.000                       0                 15421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                 ------------         ----------      --------------
CLK40_PM                                                                                              {0.000 12.500}       25.000          40.000          
  clk_out1_TCM_PLL320                                                                                 {0.000 1.563}        3.125           320.000         
  clkfbout_TCM_PLL320                                                                                 {0.000 12.500}       25.000          40.000          
FMC_HPC_DATACLK                                                                                       {0.000 12.500}       25.000          40.000          
  CLK320_90_MMCM320_PH                                                                                {0.781 2.344}        3.125           320.000         
  CLK320_MMCM320_PH                                                                                   {0.000 1.563}        3.125           320.000         
  Data_clk_40                                                                                         {0.000 12.500}       25.000          40.000          
  SystemCLK_320                                                                                       {0.000 1.563}        3.125           320.000         
  clkfbout_CDM_Clk_pll                                                                                {0.000 12.500}       25.000          40.000          
  clkfbout_MMCM320_PH                                                                                 {0.000 12.500}       25.000          40.000          
FMC_HPC_REFCLK                                                                                        {0.000 2.500}        5.000           200.000         
PM_sck                                                                                                {0.000 32.000}       64.000          15.625          
RxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
  RXDataCLK                                                                                           {0.000 12.500}       24.999          40.002          
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                      {0.000 4.167}        8.333           120.005         
TxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
USER_CLK_P                                                                                            {0.000 2.500}        5.000           200.000         
eth_refclk                                                                                            {0.000 4.000}        8.000           125.000         
  clk_ipb                                                                                             {0.000 16.000}       32.000          31.250          
  clkfbout_PLL125                                                                                     {0.000 4.000}        8.000           125.000         
  dly_clk                                                                                             {0.000 2.500}        5.000           200.000         
  free_clk                                                                                            {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout_MMCM125ETH                                                                                 {0.000 8.000}        16.000          62.500          
  eth_clk_125                                                                                         {0.000 4.000}        8.000           125.000         
  eth_clk_62_5                                                                                        {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK40_PM                                                                                                   24.462        0.000                      0                    1        0.203        0.000                      0                    1        7.500        0.000                       0                     3  
  clk_out1_TCM_PLL320                                                                                       0.675        0.000                      0                  140        0.131        0.000                      0                  140        1.162        0.000                       0                    72  
  clkfbout_TCM_PLL320                                                                                                                                                                                                                                  23.592        0.000                       0                     3  
FMC_HPC_DATACLK                                                                                            23.681        0.000                      0                   19        0.114        0.000                      0                   19        7.500        0.000                       0                    20  
  CLK320_90_MMCM320_PH                                                                                                                                                                                                                                  1.717        0.000                       0                     2  
  CLK320_MMCM320_PH                                                                                         0.240        0.000                      0                  440        0.131        0.000                      0                  440        0.563        0.000                       0                   231  
  Data_clk_40                                                                                              17.324        0.000                      0                 5088        0.055        0.000                      0                 5088       12.100        0.000                       0                  3390  
  SystemCLK_320                                                                                             0.001        0.000                      0                 6497        0.051        0.000                      0                 6497        0.920        0.000                       0                  2850  
  clkfbout_CDM_Clk_pll                                                                                                                                                                                                                                 23.592        0.000                       0                     3  
  clkfbout_MMCM320_PH                                                                                                                                                                                                                                  23.929        0.000                       0                     2  
FMC_HPC_REFCLK                                                                                              4.029        0.000                      0                    7        0.172        0.000                      0                    7        1.858        0.000                       0                    12  
PM_sck                                                                                                     61.385        0.000                      0                  122        0.093        0.000                      0                  122       31.600        0.000                       0                    51  
RxWordCLK                                                                                                   1.686        0.000                      0                  760        0.108        0.000                      0                  760        2.166        0.000                       0                   453  
  RXDataCLK                                                                                                11.493        0.000                      0                 2311        0.092        0.000                      0                 2311       12.099        0.000                       0                   993  
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                                                                                                                                                                        6.925        0.000                       0                     3  
TxWordCLK                                                                                                   5.562        0.000                      0                  130        0.108        0.000                      0                  130        3.766        0.000                       0                    46  
eth_refclk                                                                                                  5.388        0.000                      0                  110        0.138        0.000                      0                  110        2.000        0.000                       0                    69  
  clk_ipb                                                                                                  18.213        0.000                      0                 4680        0.085        0.000                      0                 4680       15.600        0.000                       0                  2175  
  clkfbout_PLL125                                                                                                                                                                                                                                       6.929        0.000                       0                     2  
  dly_clk                                                                                                                                                                                                                                               0.264        0.000                       0                     3  
  free_clk                                                                                                 13.038        0.000                      0                  503        0.113        0.000                      0                  503        7.600        0.000                       0                   280  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK       12.245        0.000                      0                  607        0.054        0.000                      0                  607        7.232        0.000                       0                   220  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout_MMCM125ETH                                                                                                                                                                                                                                  14.929        0.000                       0                     2  
  eth_clk_125                                                                                               2.806        0.000                      0                 9256        0.083        0.000                      0                 9256        3.232        0.000                       0                  4468  
  eth_clk_62_5                                                                                             13.570        0.000                      0                   82        0.153        0.000                      0                   82        7.600        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK40_PM             clk_out1_TCM_PLL320        0.833        0.000                      0                    1        0.357        0.000                      0                    1  
FMC_HPC_DATACLK      Data_clk_40               21.395        0.000                      0                    1        1.120        0.000                      0                    1  
SystemCLK_320        Data_clk_40                0.226        0.000                      0                  223        0.083        0.000                      0                  189  
CLK320_MMCM320_PH    SystemCLK_320              0.282        0.000                      0                   33                                                                        
Data_clk_40          SystemCLK_320              0.140        0.000                      0                  247        0.098        0.000                      0                  213  
RXDataCLK            RxWordCLK                  3.423        0.000                      0                    1        0.118        0.000                      0                    1  
RxWordCLK            RXDataCLK                  4.304        0.000                      0                  167        0.116        0.000                      0                  167  
eth_refclk           clk_ipb                    3.429        0.000                      0                    2        1.323        0.000                      0                    2  
eth_refclk           free_clk                   4.374        0.000                      0                   35        0.753        0.000                      0                   35  
eth_clk_62_5         eth_clk_125                5.968        0.000                      0                    1        0.399        0.000                      0                    1  
eth_clk_125          eth_clk_62_5               6.153        0.000                      0                   22        0.157        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Data_clk_40        Data_clk_40             21.446        0.000                      0                  137        0.475        0.000                      0                  137  
**async_default**  RxWordCLK          RXDataCLK                2.101        0.000                      0                   13        4.483        0.000                      0                   13  
**async_default**  RxWordCLK          RxWordCLK                2.490        0.000                      0                   73        0.540        0.000                      0                   73  
**async_default**  TxWordCLK          TxWordCLK                5.140        0.000                      0                    2        1.716        0.000                      0                    2  
**async_default**  clk_ipb            clk_ipb                 28.178        0.000                      0                  123        0.765        0.000                      0                  123  
**async_default**  eth_clk_125        eth_clk_125              5.594        0.000                      0                   19        0.560        0.000                      0                   19  
**async_default**  eth_refclk         eth_refclk               5.758        0.000                      0                   17        0.787        0.000                      0                   17  
**async_default**  eth_refclk         free_clk                 4.617        0.000                      0                   16        0.910        0.000                      0                   16  
**default**        CLK320_MMCM320_PH                          11.085        0.000                      0                    4                                                                        
**default**        FMC_HPC_DATACLK                             8.904        0.000                      0                    2                                                                        
**default**        clk_ipb                                     5.439        0.000                      0                    3                                                                        
**default**        eth_clk_125                                 8.325        0.000                      0                    2                                                                        
**default**        eth_refclk                                  8.515        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK40_PM
  To Clock:  CLK40_PM

Setup :            0  Failing Endpoints,  Worst Slack       24.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.462ns  (required time - arrival time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK40_PM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK40_PM fall@37.500ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        0.541ns  (logic 0.271ns (50.080%)  route 0.270ns (49.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 42.508 - 37.500 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 17.869 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.756    13.256 f  CLKi_buf_1/O
                         net (fo=1, routed)           2.651    15.907    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    16.000 f  MCLKB1/O
                         net (fo=2, routed)           1.869    17.869    CLK_PM
    SLICE_X5Y8           FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.228    18.097 f  t40_reg/Q
                         net (fo=2, routed)           0.270    18.368    t40
    SLICE_X5Y8           LUT1 (Prop_lut1_I0_O)        0.043    18.411 r  t40_i_1/O
                         net (fo=1, routed)           0.000    18.411    t40_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  t40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK40_PM fall edge)
                                                     37.500    37.500 f  
    AE23                                              0.000    37.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    37.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.680    38.180 f  CLKi_buf_1/O
                         net (fo=1, routed)           2.516    40.696    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    40.779 f  MCLKB1/O
                         net (fo=2, routed)           1.729    42.508    CLK_PM
    SLICE_X5Y8           FDRE                                         r  t40_reg/C  (IS_INVERTED)
                         clock pessimism              0.362    42.869    
                         clock uncertainty           -0.035    42.834    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.038    42.872    t40_reg
  -------------------------------------------------------------------
                         required time                         42.872    
                         arrival time                         -18.411    
  -------------------------------------------------------------------
                         slack                                 24.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK40_PM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK40_PM fall@12.500ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        0.271ns  (logic 0.135ns (49.791%)  route 0.136ns (50.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 15.372 - 12.500 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 14.963 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.381    12.881 f  CLKi_buf_1/O
                         net (fo=1, routed)           1.278    14.159    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.185 f  MCLKB1/O
                         net (fo=2, routed)           0.778    14.963    CLK_PM
    SLICE_X5Y8           FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.107    15.070 f  t40_reg/Q
                         net (fo=2, routed)           0.136    15.206    t40
    SLICE_X5Y8           LUT1 (Prop_lut1_I0_O)        0.028    15.234 r  t40_i_1/O
                         net (fo=1, routed)           0.000    15.234    t40_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  t40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.453    12.953 f  CLKi_buf_1/O
                         net (fo=1, routed)           1.351    14.304    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    14.334 f  MCLKB1/O
                         net (fo=2, routed)           1.038    15.372    CLK_PM
    SLICE_X5Y8           FDRE                                         r  t40_reg/C  (IS_INVERTED)
                         clock pessimism             -0.410    14.963    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.068    15.031    t40_reg
  -------------------------------------------------------------------
                         required time                        -15.031    
                         arrival time                          15.234    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK40_PM
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLKPM_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.409         25.000      23.592     BUFGCTRL_X0Y3   MCLKB1/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TCM_PLL320
  To Clock:  clk_out1_TCM_PLL320

Setup :            0  Failing Endpoints,  Worst Slack        0.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 T_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            T_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_TCM_PLL320 rise@3.125ns - clk_out1_TCM_PLL320 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.394ns (20.000%)  route 1.576ns (80.000%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 8.136 - 3.125 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      0.000     0.000 r  
    AE23                                              0.000     0.000 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     0.000    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.756     0.756 r  CLKi_buf_1/O
                         net (fo=1, routed)           2.651     3.407    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.500 r  MCLKB1/O
                         net (fo=2, routed)           1.594     5.094    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385     1.709 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     3.409    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.502 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.872     5.374    clk320_tcm
    SLICE_X2Y10          FDRE                                         r  T_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.259     5.633 f  T_cnt_reg[9]/Q
                         net (fo=2, routed)           0.441     6.075    T_cnt_reg[9]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.043     6.118 f  T0[4]_i_3/O
                         net (fo=1, routed)           0.325     6.443    T0[4]_i_3_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.043     6.486 r  T0[4]_i_2/O
                         net (fo=16, routed)          0.354     6.839    T0[4]_i_2_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I0_O)        0.049     6.888 r  T0[4]_i_1/O
                         net (fo=19, routed)          0.456     7.344    T0[4]_i_1_n_0
    SLICE_X2Y11          FDSE                                         r  T_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      3.125     3.125 r  
    AE23                                              0.000     3.125 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     3.125    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.680     3.805 r  CLKi_buf_1/O
                         net (fo=1, routed)           2.516     6.321    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.404 r  MCLKB1/O
                         net (fo=2, routed)           1.400     7.804    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     4.755 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568     6.323    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     6.406 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.730     8.136    clk320_tcm
    SLICE_X2Y11          FDSE                                         r  T_cnt_reg[12]/C
                         clock pessimism              0.338     8.473    
                         clock uncertainty           -0.080     8.394    
    SLICE_X2Y11          FDSE (Setup_fdse_C_S)       -0.374     8.020    T_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  0.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rq_irq0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rq_irq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TCM_PLL320 rise@0.000ns - clk_out1_TCM_PLL320 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      0.000     0.000 r  
    AE23                                              0.000     0.000 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     0.000    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.381     0.381 r  CLKi_buf_1/O
                         net (fo=1, routed)           1.278     1.659    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.685 r  MCLKB1/O
                         net (fo=2, routed)           0.677     2.362    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.872 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     1.661    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.687 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          0.774     2.461    clk320_tcm
    SLICE_X6Y18          FDRE                                         r  rq_irq0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.118     2.579 r  rq_irq0_reg/Q
                         net (fo=1, routed)           0.055     2.634    rq_irq0
    SLICE_X6Y18          FDRE                                         r  rq_irq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      0.000     0.000 r  
    AE23                                              0.000     0.000 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     0.000    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  CLKi_buf_1/O
                         net (fo=1, routed)           1.351     1.804    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.834 r  MCLKB1/O
                         net (fo=2, routed)           0.912     2.746    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797     0.949 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     1.806    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.836 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.032     2.868    clk320_tcm
    SLICE_X6Y18          FDRE                                         r  rq_irq1_reg/C
                         clock pessimism             -0.408     2.461    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.042     2.503    rq_irq1_reg
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TCM_PLL320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { TCM_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         3.125       1.717      BUFGCTRL_X0Y24  TCM_PLL/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       3.125       156.875    PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.400         1.562       1.162      SLICE_X4Y13     rq_irq2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         1.562       1.212      SLICE_X3Y12     A0_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TCM_PLL320
  To Clock:  clkfbout_TCM_PLL320

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TCM_PLL320
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { TCM_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.409         25.000      23.592     BUFGCTRL_X0Y25  TCM_PLL/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  FMC_HPC_DATACLK
  To Clock:  FMC_HPC_DATACLK

Setup :            0  Failing Endpoints,  Worst Slack       23.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.681ns  (required time - arrival time)
  Source:                 PLL_Reset_Generator_comp/FSM_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PLL_Reset_Generator_comp/reset_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FMC_HPC_DATACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FMC_HPC_DATACLK rise@25.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.345ns (25.556%)  route 1.005ns (74.444%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 28.614 - 25.000 ) 
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.378     3.942    PLL_Reset_Generator_comp/reset_lgc_reg_0
    SLICE_X58Y123        FDRE                                         r  PLL_Reset_Generator_comp/FSM_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y123        FDRE (Prop_fdre_C_Q)         0.259     4.201 r  PLL_Reset_Generator_comp/FSM_STATE_reg[1]/Q
                         net (fo=5, routed)           0.426     4.627    PLL_Reset_Generator_comp/FSM_STATE[1]
    SLICE_X58Y122        LUT2 (Prop_lut2_I1_O)        0.043     4.670 r  PLL_Reset_Generator_comp/reset_cnt[3]_i_2/O
                         net (fo=4, routed)           0.579     5.249    PLL_Reset_Generator_comp/reset_cnt[3]_i_2_n_0
    SLICE_X58Y123        LUT6 (Prop_lut6_I0_O)        0.043     5.292 r  PLL_Reset_Generator_comp/reset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.292    PLL_Reset_Generator_comp/reset_cnt[0]_i_1_n_0
    SLICE_X58Y123        FDRE                                         r  PLL_Reset_Generator_comp/reset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_DATACLK rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.249    28.614    PLL_Reset_Generator_comp/reset_lgc_reg_0
    SLICE_X58Y123        FDRE                                         r  PLL_Reset_Generator_comp/reset_cnt_reg[0]/C
                         clock pessimism              0.328    28.942    
                         clock uncertainty           -0.035    28.907    
    SLICE_X58Y123        FDRE (Setup_fdre_C_D)        0.066    28.973    PLL_Reset_Generator_comp/reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         28.973    
                         arrival time                          -5.292    
  -------------------------------------------------------------------
                         slack                                 23.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 HDMI0/rstcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI0/srst_reg/D
                            (rising edge-triggered cell FDPE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FMC_HPC_DATACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FMC_HPC_DATACLK rise@0.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.343%)  route 0.084ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.677     1.880    HDMI0/srst_reg_0
    SLICE_X7Y102         FDCE                                         r  HDMI0/rstcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.100     1.980 f  HDMI0/rstcount_reg[2]/Q
                         net (fo=4, routed)           0.084     2.065    HDMI0/rstcount_reg[2]
    SLICE_X6Y102         LUT5 (Prop_lut5_I2_O)        0.028     2.093 r  HDMI0/srst_i_1/O
                         net (fo=1, routed)           0.000     2.093    HDMI0/srst_i_1_n_0
    SLICE_X6Y102         FDPE                                         r  HDMI0/srst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.898     2.246    HDMI0/srst_reg_0
    SLICE_X6Y102         FDPE                                         r  HDMI0/srst_reg/C
                         clock pessimism             -0.355     1.891    
    SLICE_X6Y102         FDPE (Hold_fdpe_C_D)         0.087     1.978    HDMI0/srst_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_HPC_DATACLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { FMC_HPC_clk_A_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.409         25.000      23.592     BUFGCTRL_X0Y26  CDM_clk_A_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_90_MMCM320_PH
  To Clock:  CLK320_90_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_90_MMCM320_PH
Waveform(ns):       { 0.781 2.344 }
Period(ns):         3.125
Sources:            { HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         3.125       1.717      BUFGCTRL_X0Y2    HDMI0/PLL1/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_MMCM320_PH
  To Clock:  CLK320_MMCM320_PH

Setup :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 HDMI0/TDi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            HDMI0/TDi_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320_MMCM320_PH
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK320_MMCM320_PH rise@3.125ns - CLK320_MMCM320_PH rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.521ns (24.134%)  route 1.638ns (75.866%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.773ns = ( 10.898 - 3.125 ) 
    Source Clock Delay      (SCD):    8.459ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320_MMCM320_PH rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.766     4.330    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.407 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143     6.550    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.643 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         1.816     8.459    HDMI0/CLK
    ILOGIC_X0Y58         FDRE                                         r  HDMI0/TDi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.392     8.851 f  HDMI0/TDi_reg[3]/Q
                         net (fo=2, routed)           0.802     9.653    HDMI0/Q[3]
    SLICE_X5Y69          LUT4 (Prop_lut4_I2_O)        0.086     9.739 f  HDMI0/TDi[3]_i_2/O
                         net (fo=1, routed)           0.101     9.839    HDMI0/TDi[3]_i_2_n_0
    SLICE_X5Y69          LUT5 (Prop_lut5_I0_O)        0.043     9.882 r  HDMI0/TDi[3]_i_1/O
                         net (fo=4, routed)           0.735    10.618    HDMI0/TDi[3]_i_1_n_0
    ILOGIC_X0Y54         FDRE                                         r  HDMI0/TDi_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK320_MMCM320_PH rise edge)
                                                      3.125     3.125 r  
    C25                                               0.000     3.125 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     3.125    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759     3.884 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523     5.407    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     5.490 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.608     7.098    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.171 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     9.188    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.271 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         1.627    10.898    HDMI0/CLK
    ILOGIC_X0Y54         FDRE                                         r  HDMI0/TDi_reg[2]/C
                         clock pessimism              0.632    11.530    
                         clock uncertainty           -0.066    11.464    
    ILOGIC_X0Y54         FDRE (Setup_fdre_C_R)       -0.606    10.858    HDMI0/TDi_reg[2]
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  0.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 HDMI0/TD_bpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            HDMI0/TD_bpos_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320_MMCM320_PH
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK320_MMCM320_PH rise@0.000ns - CLK320_MMCM320_PH rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.100ns (56.338%)  route 0.078ns (43.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.361ns
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320_MMCM320_PH rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.914    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.964 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948     2.912    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.938 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         0.717     3.655    HDMI0/CLK
    SLICE_X7Y71          FDRE                                         r  HDMI0/TD_bpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.100     3.755 r  HDMI0/TD_bpos_reg[0]/Q
                         net (fo=7, routed)           0.078     3.833    HDMI0/TD_bpos_reg_n_0_[0]
    SLICE_X7Y71          FDRE                                         r  HDMI0/TD_bpos_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320_MMCM320_PH rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.960     2.308    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.361 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015     3.376    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.406 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         0.955     4.361    HDMI0/CLK
    SLICE_X7Y71          FDRE                                         r  HDMI0/TD_bpos_0_reg[0]/C
                         clock pessimism             -0.706     3.655    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.047     3.702    HDMI0/TD_bpos_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.702    
                         arrival time                           3.833    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_MMCM320_PH
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.125       1.125      IDELAY_X0Y59     HDMI0/IDL1N/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.000         1.562       0.563      MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.000         1.563       0.563      MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  Data_clk_40
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack       17.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.324ns  (required time - arrival time)
  Source:                 ipbus_face_comp/readout_control_reg[trg_data_select][25]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Data_clk_40 rise@25.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 0.478ns (6.886%)  route 6.463ns (93.114%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 28.547 - 25.000 ) 
    Source Clock Delay      (SCD):    4.004ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        1.438     4.004    ipbus_face_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X38Y252        FDRE                                         r  ipbus_face_comp/readout_control_reg[trg_data_select][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y252        FDRE (Prop_fdre_C_Q)         0.259     4.263 r  ipbus_face_comp/readout_control_reg[trg_data_select][25]/Q
                         net (fo=2, routed)           0.671     4.934    FitGbtPrg/Event_Selector_comp/Control_register_I[trg_data_select][25]
    SLICE_X39Y243        LUT4 (Prop_lut4_I1_O)        0.043     4.977 r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c_i_17/O
                         net (fo=1, routed)           0.355     5.331    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c_i_17_n_0
    SLICE_X39Y243        LUT5 (Prop_lut5_I4_O)        0.043     5.374 r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c_i_13/O
                         net (fo=1, routed)           0.232     5.606    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c_i_13_n_0
    SLICE_X39Y243        LUT6 (Prop_lut6_I5_O)        0.043     5.649 r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c_i_5/O
                         net (fo=1, routed)           0.284     5.933    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c_i_5_n_0
    SLICE_X41Y242        LUT6 (Prop_lut6_I2_O)        0.043     5.976 r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c_i_1/O
                         net (fo=11, routed)          0.958     6.934    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X56Y232        LUT2 (Prop_lut2_I0_O)        0.047     6.981 r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4/O
                         net (fo=45, routed)          3.964    10.945    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_wr_en
    RAMB36_X0Y48         RAMB36E1                                     r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        1.180    28.547    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y48         RAMB36E1                                     r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.212    28.759    
                         clock uncertainty           -0.071    28.688    
    RAMB36_X0Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.419    28.269    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.269    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 17.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.278ns (65.702%)  route 0.145ns (34.298%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        0.527     1.732    FitGbtPrg/cru_ltu_emu_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X71Y248        FDRE                                         r  FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y248        FDRE (Prop_fdre_C_Q)         0.100     1.832 r  FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[3]/Q
                         net (fo=6, routed)           0.144     1.977    FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[3]
    SLICE_X71Y248        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.089 r  FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.089    FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[0]_i_2_n_0
    SLICE_X71Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.114 r  FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.115    FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[4]_i_1_n_0
    SLICE_X71Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.156 r  FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.156    FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[8]_i_1_n_7
    SLICE_X71Y250        FDRE                                         r  FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        0.832     2.182    FitGbtPrg/cru_ltu_emu_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X71Y250        FDRE                                         r  FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[8]/C
                         clock pessimism             -0.153     2.029    
    SLICE_X71Y250        FDRE (Hold_fdre_C_D)         0.071     2.100    FitGbtPrg/cru_ltu_emu_comp/bc_gen_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Data_clk_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         25.000      19.286     GTXE2_CHANNEL_X0Y10  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0     n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0       CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         12.500      12.100     SLICE_X71Y241        ipbus_face_comp/readout_status_ff_reg[GBT_status][Rx_Phase_error]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         12.500      12.150     SLICE_X51Y267        FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SystemCLK_320
  To Clock:  SystemCLK_320

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 FitGbtPrg/DataConverter_comp/header_pcklen_latch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (SystemCLK_320 rise@3.125ns - SystemCLK_320 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.611ns (22.971%)  route 2.049ns (77.029%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 6.669 - 3.125 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2848, routed)        1.273     3.839    FitGbtPrg/DataConverter_comp/FSM_Clocks_I[System_Clk]
    SLICE_X34Y233        FDRE                                         r  FitGbtPrg/DataConverter_comp/header_pcklen_latch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y233        FDRE (Prop_fdre_C_Q)         0.223     4.062 r  FitGbtPrg/DataConverter_comp/header_pcklen_latch_reg[0]/Q
                         net (fo=6, routed)           0.456     4.518    FitGbtPrg/DataConverter_comp/header_pcklen_latch[0]
    SLICE_X34Y232        LUT4 (Prop_lut4_I0_O)        0.043     4.561 r  FitGbtPrg/DataConverter_comp/data_fifo_we_inferred_i_8/O
                         net (fo=1, routed)           0.000     4.561    FitGbtPrg/DataConverter_comp/data_fifo_we_inferred_i_8_n_0
    SLICE_X34Y232        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.820 r  FitGbtPrg/DataConverter_comp/data_fifo_we_inferred_i_2/CO[3]
                         net (fo=15, routed)          0.450     5.270    FitGbtPrg/DataConverter_comp/ltOp
    SLICE_X36Y232        LUT5 (Prop_lut5_I3_O)        0.043     5.313 r  FitGbtPrg/DataConverter_comp/data_fifo_we_inferred_i_1/O
                         net (fo=6, routed)           0.131     5.444    FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X36Y232        LUT2 (Prop_lut2_I0_O)        0.043     5.487 r  FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=55, routed)          1.012     6.499    FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_wr_en
    RAMB36_X1Y41         RAMB36E1                                     r  FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      3.125     3.125 r  
    C25                                               0.000     3.125 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     3.125    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759     3.884 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523     5.407    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     5.490 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798     7.288    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.225     3.063 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.346     5.409    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.492 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2848, routed)        1.177     6.669    FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y41         RAMB36E1                                     r  FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.292     6.961    
                         clock uncertainty           -0.057     6.904    
    RAMB36_X1Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404     6.500    FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.500    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  0.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[2][data_word][43]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[3][data_word][43]/D
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SystemCLK_320 rise@0.000ns - SystemCLK_320 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.454%)  route 0.111ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2848, routed)        0.606     1.811    FitGbtPrg/Module_Data_Gen_comp/FSM_Clocks_I[System_Clk]
    SLICE_X76Y250        FDRE                                         r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[2][data_word][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y250        FDRE (Prop_fdre_C_Q)         0.100     1.911 r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[2][data_word][43]/Q
                         net (fo=1, routed)           0.111     2.022    FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[2][data_word][43]
    SLICE_X76Y249        FDRE                                         r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[3][data_word][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2848, routed)        0.731     2.081    FitGbtPrg/Module_Data_Gen_comp/FSM_Clocks_I[System_Clk]
    SLICE_X76Y249        FDRE                                         r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[3][data_word][43]/C
                         clock pessimism             -0.153     1.928    
    SLICE_X76Y249        FDRE (Hold_fdre_C_D)         0.043     1.971    FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[3][data_word][43]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SystemCLK_320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         3.125       1.286      RAMB36_X1Y47    FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       3.125       156.875    PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X78Y249   FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][36]_srl10___Board_data_gen_pipe_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X66Y254   FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][10]_srl10___Board_data_gen_pipe_reg_r_8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CDM_Clk_pll
  To Clock:  clkfbout_CDM_Clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CDM_Clk_pll
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CDMClkpllcomp/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.409         25.000      23.592     BUFGCTRL_X0Y6   CDMClkpllcomp/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM320_PH
  To Clock:  clkfbout_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM320_PH
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { HDMI0/PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  FMC_HPC_REFCLK
  To Clock:  FMC_HPC_REFCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             FMC_HPC_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (FMC_HPC_REFCLK rise@5.000ns - FMC_HPC_REFCLK rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 8.705 - 5.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    1.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_REFCLK rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           1.508     3.863    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     4.177 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.709     4.886    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y301        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y301        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.886 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.886    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y301        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_REFCLK rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           1.353     7.771    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289     8.060 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.645     8.705    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y301        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.181     9.886    
                         clock uncertainty           -0.035     9.850    
    SLICE_X78Y301        FDRE (Setup_fdre_C_D)        0.064     9.914    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  4.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             FMC_HPC_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FMC_HPC_REFCLK rise@0.000ns - FMC_HPC_REFCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_REFCLK rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           0.581     1.022    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     1.112 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.352     1.464    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y301        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y301        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.735 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.735    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y301        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_REFCLK rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           0.792     1.524    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     1.617 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.394     2.011    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y301        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.547     1.464    
    SLICE_X78Y301        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.563    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_HPC_REFCLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { FMC_HPC_clk_200_p }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I       n/a            1.851         5.000       3.149      BUFR_X0Y25     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         2.500       1.858      SLICE_X78Y301  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         2.500       1.858      SLICE_X78Y301  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  PM_sck
  To Clock:  PM_sck

Setup :            0  Failing Endpoints,  Worst Slack       61.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.385ns  (required time - arrival time)
  Source:                 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            PSPI/SPI_DATA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             PM_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (PM_sck rise@64.000ns - PM_sck rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 1.843ns (71.180%)  route 0.746ns (28.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 69.816 - 64.000 ) 
    Source Clock Delay      (SCD):    6.784ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PM_sck rise edge)     0.000     0.000 r  
    AG25                                              0.000     0.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000     0.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         1.261     1.261 r  Pspi_sck/O
                         net (fo=1, routed)           3.935     5.196    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.289 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          1.495     6.784    PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y44         RAMB18E1                                     r  PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      1.800     8.584 r  PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           0.746     9.330    PSPI/mem_rd_data[27]
    SLICE_X22Y112        LUT5 (Prop_lut5_I0_O)        0.043     9.373 r  PSPI/SPI_DATA[11]_i_1/O
                         net (fo=1, routed)           0.000     9.373    PSPI/p_0_in1_in[11]
    SLICE_X22Y112        FDRE                                         r  PSPI/SPI_DATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PM_sck rise edge)    64.000    64.000 r  
    AG25                                              0.000    64.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000    64.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         1.148    65.148 r  Pspi_sck/O
                         net (fo=1, routed)           3.255    68.403    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    68.486 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          1.330    69.816    PSPI/pm_sck_BUFG
    SLICE_X22Y112        FDRE                                         r  PSPI/SPI_DATA_reg[11]/C
                         clock pessimism              0.913    70.729    
                         clock uncertainty           -0.035    70.694    
    SLICE_X22Y112        FDRE (Setup_fdre_C_D)        0.064    70.758    PSPI/SPI_DATA_reg[11]
  -------------------------------------------------------------------
                         required time                         70.758    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 61.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 PSPI/SPI_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            PSPI/spi_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             PM_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PM_sck rise@0.000ns - PM_sck rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.077%)  route 0.063ns (32.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.160ns
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PM_sck rise edge)     0.000     0.000 r  
    AG25                                              0.000     0.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000     0.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         0.651     0.651 r  Pspi_sck/O
                         net (fo=1, routed)           2.035     2.686    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.712 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          0.639     3.351    PSPI/pm_sck_BUFG
    SLICE_X23Y111        FDRE                                         r  PSPI/SPI_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y111        FDRE (Prop_fdre_C_Q)         0.100     3.451 r  PSPI/SPI_DATA_reg[3]/Q
                         net (fo=4, routed)           0.063     3.514    PSPI/p_2_in[4]
    SLICE_X22Y111        LUT4 (Prop_lut4_I0_O)        0.028     3.542 r  PSPI/spi_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     3.542    PSPI/p_0_in__0__0[4]
    SLICE_X22Y111        FDRE                                         r  PSPI/spi_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PM_sck rise edge)     0.000     0.000 r  
    AG25                                              0.000     0.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000     0.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         0.817     0.817 r  Pspi_sck/O
                         net (fo=1, routed)           2.454     3.271    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.301 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          0.859     4.160    PSPI/pm_sck_BUFG
    SLICE_X22Y111        FDRE                                         r  PSPI/spi_addr_reg[4]/C
                         clock pessimism             -0.798     3.362    
    SLICE_X22Y111        FDRE (Hold_fdre_C_D)         0.087     3.449    PSPI/spi_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PM_sck
Waveform(ns):       { 0.000 32.000 }
Period(ns):         64.000
Sources:            { PM_SPI_SCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         64.000      62.161     RAMB18_X1Y44   PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X23Y112  PSPI/spi_wr_data_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         32.000      31.650     SLICE_X21Y110  PSPI/SPI_DATA_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME2_ADV clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RxWordCLK rise@8.333ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.762ns (13.041%)  route 5.081ns (86.959%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 10.534 - 8.333 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.876     3.088    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/psclk
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_PSCLK_PSDONE)
                                                      0.676     3.764 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/PSDONE
                         net (fo=3, routed)           4.787     8.551    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/psdone
    SLICE_X89Y227        LUT6 (Prop_lut6_I2_O)        0.043     8.594 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/__1/i_/O
                         net (fo=2, routed)           0.295     8.888    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/__1/i__n_0
    SLICE_X92Y228        LUT4 (Prop_lut4_I2_O)        0.043     8.931 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM[0]_i_1/O
                         net (fo=1, routed)           0.000     8.931    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM[0]_i_1_n_0
    SLICE_X92Y228        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.074    10.534    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X92Y228        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[0]/C
                         clock pessimism              0.085    10.619    
                         clock uncertainty           -0.035    10.584    
    SLICE_X92Y228        FDPE (Setup_fdpe_C_D)        0.034    10.618    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[0]
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  1.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.648     1.215    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X135Y281       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y281       FDRE (Prop_fdre_C_Q)         0.100     1.315 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X135Y281       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.871     1.482    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X135Y281       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.267     1.215    
    SLICE_X135Y281       FDRE (Hold_fdre_C_D)         0.047     1.262    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.166       2.166      MMCME2_ADV_X0Y0      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.493ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (RXDataCLK fall@12.500ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.266ns (31.151%)  route 0.588ns (68.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 14.708 - 12.500 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.938     3.150    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.511    -1.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.482     1.121    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.214 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.218     2.432    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X96Y232        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y232        FDRE (Prop_fdre_C_Q)         0.223     2.655 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.299     2.954    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X94Y232        LUT1 (Prop_lut1_I0_O)        0.043     2.997 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_i_1/O
                         net (fo=2, routed)           0.289     3.286    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_0_in
    SLICE_X95Y232        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.543    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    13.627 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.778    15.405    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.207    11.198 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.348    13.545    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.628 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.080    14.708    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X95Y232        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
                         clock pessimism              0.178    14.887    
                         clock uncertainty           -0.090    14.797    
    SLICE_X95Y232        FDRE (Setup_fdre_C_D)       -0.018    14.779    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 11.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.763     1.330    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.922    -0.592 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.135     0.543    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.569 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.534     1.103    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X91Y247        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y247        FDCE (Prop_fdce_C_Q)         0.100     1.203 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[20]/Q
                         net (fo=2, routed)           0.062     1.265    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[20]_0[3]
    SLICE_X90Y247        LUT3 (Prop_lut3_I2_O)        0.028     1.293 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O[18]_i_1/O
                         net (fo=1, routed)           0.000     1.293    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/p_40_out[18]
    SLICE_X90Y247        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.032     1.643    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.264    -0.621 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.204     0.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.738     1.351    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X90Y247        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[18]/C
                         clock pessimism             -0.237     1.114    
    SLICE_X90Y247        FDRE (Hold_fdre_C_D)         0.087     1.201    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RXDataCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         24.999      23.160     RAMB36_X2Y32     ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.999      188.361    MMCME2_ADV_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.499      12.099     SLICE_X122Y219   ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.499      12.149     SLICE_X103Y217   ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
  To Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         8.333       6.925      BUFGCTRL_X0Y5    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.944ns (38.892%)  route 1.483ns (61.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 10.672 - 8.333 ) 
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.612     2.824    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     3.768 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           1.483     5.252    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/tx_reset_done_0
    SLICE_X115Y274       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.212    10.672    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X115Y274       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r_reg[1]/C
                         clock pessimism              0.208    10.880    
                         clock uncertainty           -0.035    10.845    
    SLICE_X115Y274       FDCE (Setup_fdce_C_D)       -0.031    10.814    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                  5.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.614     1.181    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X109Y281       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y281       FDRE (Prop_fdre_C_Q)         0.100     1.281 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.336    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X109Y281       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.837     1.448    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X109Y281       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.267     1.181    
    SLICE_X109Y281       FDRE (Hold_fdre_C_D)         0.047     1.228    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         4.167       3.766      SLICE_X108Y277       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         4.166       3.816      SLICE_X110Y279       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 ipbus_module/eth/to_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/to_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.352ns (15.660%)  route 1.896ns (84.340%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 11.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.529     5.097    ipbus_module/eth/clk_gt125
    SLICE_X71Y304        FDRE                                         r  ipbus_module/eth/to_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y304        FDRE (Prop_fdre_C_Q)         0.223     5.320 r  ipbus_module/eth/to_cnt_reg[18]/Q
                         net (fo=2, routed)           0.562     5.882    ipbus_module/eth/to_cnt_reg[18]
    SLICE_X71Y306        LUT5 (Prop_lut5_I0_O)        0.043     5.925 r  ipbus_module/eth/rst_cnt[0]_i_8/O
                         net (fo=1, routed)           0.493     6.418    ipbus_module/eth/rst_cnt[0]_i_8_n_0
    SLICE_X70Y303        LUT4 (Prop_lut4_I3_O)        0.043     6.461 f  ipbus_module/eth/rst_cnt[0]_i_4/O
                         net (fo=8, routed)           0.249     6.710    ipbus_module/eth/rst_cnt[0]_i_4_n_0
    SLICE_X69Y303        LUT6 (Prop_lut6_I3_O)        0.043     6.753 r  ipbus_module/eth/to_cnt[0]_i_1/O
                         net (fo=23, routed)          0.592     7.345    ipbus_module/eth/to_cnt[0]_i_1_n_0
    SLICE_X71Y302        FDRE                                         r  ipbus_module/eth/to_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    10.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.331    11.877    ipbus_module/eth/clk_gt125
    SLICE_X71Y302        FDRE                                         r  ipbus_module/eth/to_cnt_reg[10]/C
                         clock pessimism              1.195    13.072    
                         clock uncertainty           -0.035    13.037    
    SLICE_X71Y302        FDRE (Setup_fdre_C_R)       -0.304    12.733    ipbus_module/eth/to_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  5.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/nuke_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.607     1.616    ipbus_module/clocks/clk_gt125
    SLICE_X58Y296        FDRE                                         r  ipbus_module/clocks/nuke_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y296        FDRE (Prop_fdre_C_Q)         0.107     1.723 r  ipbus_module/clocks/nuke_d2_reg/Q
                         net (fo=1, routed)           0.054     1.777    ipbus_module/clocks/nuke_d2
    SLICE_X58Y296        LUT2 (Prop_lut2_I0_O)        0.064     1.841 r  ipbus_module/clocks/rst_i_1/O
                         net (fo=1, routed)           0.000     1.841    ipbus_module/clocks/rst0
    SLICE_X58Y296        FDRE                                         r  ipbus_module/clocks/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.831     2.175    ipbus_module/clocks/clk_gt125
    SLICE_X58Y296        FDRE                                         r  ipbus_module/clocks/rst_reg/C
                         clock pessimism             -0.559     1.616    
    SLICE_X58Y296        FDRE (Hold_fdre_C_D)         0.087     1.703    ipbus_module/clocks/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKIN1      n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack       18.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.213ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb rise@32.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        13.313ns  (logic 0.865ns (6.498%)  route 12.448ns (93.502%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.437ns = ( 39.437 - 32.000 ) 
    Source Clock Delay      (SCD):    8.711ns
    Clock Pessimism Removal (CPR):    1.427ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.752     5.320    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.397 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937     7.334    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.427 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.284     8.711    ipbus_module/ipbus/trans/sm/clkout1
    SLICE_X26Y247        FDRE                                         r  ipbus_module/ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y247        FDRE (Prop_fdre_C_Q)         0.223     8.934 f  ipbus_module/ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=69, routed)          0.913     9.847    ipbus_face_comp/debug_ipb_addr[0]
    SLICE_X37Y250        LUT2 (Prop_lut2_I0_O)        0.043     9.890 r  ipbus_face_comp/ipbus_addr_int_inferred_i_15/O
                         net (fo=1, routed)           0.000     9.890    ipbus_face_comp/ipbus_addr_int_inferred_i_15_n_0
    SLICE_X37Y250        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    10.108 r  ipbus_face_comp/ipbus_addr_int_inferred_i_3/O[1]
                         net (fo=179, routed)         5.162    15.270    ipbus_face_comp/ipbus_addr_int[1]
    SLICE_X77Y235        LUT6 (Prop_lut6_I2_O)        0.123    15.393 r  ipbus_face_comp/IPBUS_data_out_O[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.543    15.935    ipbus_face_comp/IPBUS_data_out_O[11]_INST_0_i_8_n_0
    SLICE_X83Y235        LUT6 (Prop_lut6_I5_O)        0.043    15.978 r  ipbus_face_comp/IPBUS_data_out_O[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.105    17.083    ipbus_face_comp/stat_reg_ipbclk[0]__0[11]
    SLICE_X44Y241        LUT5 (Prop_lut5_I4_O)        0.043    17.126 r  ipbus_face_comp/IPBUS_data_out_O[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.575    17.701    ipbus_face_comp/IPBUS_data_out_O[11]_INST_0_i_1_n_0
    SLICE_X39Y241        LUT5 (Prop_lut5_I2_O)        0.043    17.744 r  ipbus_face_comp/IPBUS_data_out_O[11]_INST_0/O
                         net (fo=1, routed)           0.456    18.200    ipbus_module/ipbus/trans/sm/IPBUS_data_out_O[11]
    SLICE_X34Y241        LUT4 (Prop_lut4_I1_O)        0.043    18.243 r  ipbus_module/ipbus/trans/sm/ram_reg_2_i_19/O
                         net (fo=1, routed)           0.789    19.032    ipbus_module/ipbus/trans/sm/ram_reg_2_i_19_n_0
    SLICE_X16Y238        LUT5 (Prop_lut5_I4_O)        0.043    19.075 r  ipbus_module/ipbus/trans/sm/ram_reg_2_i_5/O
                         net (fo=2, routed)           0.559    19.634    ipbus_module/ipbus/trans/sm/ram_reg_2_i_5_n_0
    SLICE_X16Y242        LUT6 (Prop_lut6_I1_O)        0.043    19.677 r  ipbus_module/ipbus/trans/sm/ram_reg_2_i_1/O
                         net (fo=1, routed)           2.347    22.024    ipbus_module/ipbus/udp_if/ipbus_tx_ram/tx_dia[11]
    RAMB36_X0Y64         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    34.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    36.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    37.930    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    38.013 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.425    39.437    ipbus_module/ipbus/udp_if/ipbus_tx_ram/clkout1
    RAMB36_X0Y64         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.427    40.864    
                         clock uncertainty           -0.085    40.780    
    RAMB36_X0Y64         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    40.237    ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         40.237    
                         arrival time                         -22.024    
  -------------------------------------------------------------------
                         slack                                 18.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus_module/ipbus/trans/sm/rmw_coeff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus_module/ipbus/trans/sm/rmw_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.274ns
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.755     1.764    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.814 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     2.800    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.826 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.575     3.401    ipbus_module/ipbus/trans/sm/clkout1
    SLICE_X21Y247        FDRE                                         r  ipbus_module/ipbus/trans/sm/rmw_coeff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y247        FDRE (Prop_fdre_C_Q)         0.100     3.501 r  ipbus_module/ipbus/trans/sm/rmw_coeff_reg[15]/Q
                         net (fo=1, routed)           0.055     3.555    ipbus_module/ipbus/trans/sm/rmw_coeff[15]
    SLICE_X20Y247        LUT5 (Prop_lut5_I2_O)        0.028     3.583 r  ipbus_module/ipbus/trans/sm/rmw_result[15]_i_1/O
                         net (fo=1, routed)           0.000     3.583    ipbus_module/ipbus/trans/sm/rmw_result[15]
    SLICE_X20Y247        FDRE                                         r  ipbus_module/ipbus/trans/sm/rmw_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     3.464    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.494 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.780     4.274    ipbus_module/ipbus/trans/sm/clkout1
    SLICE_X20Y247        FDRE                                         r  ipbus_module/ipbus/trans/sm/rmw_result_reg[15]/C
                         clock pessimism             -0.862     3.412    
    SLICE_X20Y247        FDRE (Hold_fdre_C_D)         0.087     3.499    ipbus_module/ipbus/trans/sm/rmw_result_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.499    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         32.000      28.000     XADC_X0Y0       SNS/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y6  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.400         16.000      15.600     SLICE_X121Y214  ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         16.000      15.650     SLICE_X122Y216  ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL125
  To Clock:  clkfbout_PLL125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y6  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y6  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dly_clk
  To Clock:  dly_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dly_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  IDL1/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDL1/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  free_clk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.038ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (free_clk rise@16.000ns - free_clk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.352ns (13.234%)  route 2.308ns (86.766%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns = ( 21.822 - 16.000 ) 
    Source Clock Delay      (SCD):    7.267ns
    Clock Pessimism Removal (CPR):    1.420ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.752     5.320    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.397 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.168     6.565    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.103     6.668 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.599     7.267    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X83Y305        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y305        FDRE (Prop_fdre_C_Q)         0.223     7.490 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[22]/Q
                         net (fo=2, routed)           0.803     8.293    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[22]
    SLICE_X82Y303        LUT4 (Prop_lut4_I1_O)        0.043     8.336 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_8/O
                         net (fo=1, routed)           0.244     8.580    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_8_n_0
    SLICE_X82Y303        LUT5 (Prop_lut5_I4_O)        0.043     8.623 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_3/O
                         net (fo=2, routed)           0.623     9.246    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_3_n_0
    SLICE_X82Y305        LUT4 (Prop_lut4_I0_O)        0.043     9.289 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count[0]_i_1/O
                         net (fo=32, routed)          0.637     9.927    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count
    SLICE_X83Y300        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    16.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    17.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    18.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    18.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    20.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.055    21.202    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066    21.268 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.554    21.822    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X83Y300        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[0]/C
                         clock pessimism              1.420    23.242    
                         clock uncertainty           -0.076    23.166    
    SLICE_X83Y300        FDRE (Setup_fdre_C_CE)      -0.201    22.965    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.965    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                 13.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - free_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.528%)  route 0.083ns (39.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    0.813ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.755     1.764    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.814 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.393     2.207    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.023     2.230 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.298     2.528    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X99Y304        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y304        FDCE (Prop_fdce_C_Q)         0.100     2.628 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/Q
                         net (fo=7, routed)           0.083     2.711    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
    SLICE_X98Y304        LUT6 (Prop_lut6_I3_O)        0.028     2.739 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.739    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/p_0_in__1[5]
    SLICE_X98Y304        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.451     2.858    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.045     2.903 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.449     3.352    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X98Y304        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.813     2.539    
    SLICE_X98Y304        FDCE (Hold_fdce_C_D)         0.087     2.626    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         free_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         16.000      14.462     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1             n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         8.000       7.600      SLICE_X90Y311        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X91Y306        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlocked_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       12.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.245ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@16.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.338ns (10.185%)  route 2.981ns (89.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 17.162 - 16.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.592     1.282    ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X80Y314        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y314        FDPE (Prop_fdpe_C_Q)         0.204     1.486 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.432     2.918    ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X89Y321        LUT2 (Prop_lut2_I0_O)        0.134     3.052 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          1.548     4.601    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X110Y314       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531    16.531    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066    16.597 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.565    17.162    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X110Y314       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[17]/C
                         clock pessimism              0.093    17.255    
                         clock uncertainty           -0.035    17.220    
    SLICE_X110Y314       FDRE (Setup_fdre_C_R)       -0.374    16.846    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[17]
  -------------------------------------------------------------------
                         required time                         16.846    
                         arrival time                          -4.601    
  -------------------------------------------------------------------
                         slack                                 12.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_18_20/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.748%)  route 0.123ns (55.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.653ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.283     0.451    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X83Y318        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y318        FDRE (Prop_fdre_C_Q)         0.100     0.551 r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[5]/Q
                         net (fo=52, routed)          0.123     0.674    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_18_20/ADDRD5
    SLICE_X82Y317        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_18_20/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.433     0.653    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_18_20/WCLK
    SLICE_X82Y317        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_18_20/RAMA/CLK
                         clock pessimism             -0.189     0.464    
    SLICE_X82Y317        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     0.620    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Low Pulse Width   Slow    RAMD64E/CLK             n/a            0.768         8.000       7.232      SLICE_X82Y321        ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK             n/a            0.768         8.000       7.232      SLICE_X82Y321        ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM125ETH
  To Clock:  clkfbout_MMCM125ETH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM125ETH
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y6  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y6  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        2.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/udp_if/my_rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.132ns (21.893%)  route 4.039ns (78.107%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 11.123 - 8.000 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.589     3.419    ipbus_module/ipbus/udp_if/clkout2
    SLICE_X54Y310        FDRE                                         r  ipbus_module/ipbus/udp_if/my_rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y310        FDRE (Prop_fdre_C_Q)         0.259     3.678 f  ipbus_module/ipbus/udp_if/my_rx_valid_reg/Q
                         net (fo=258, routed)         0.560     4.238    ipbus_module/ipbus/udp_if/rx_reset_block/E[0]
    SLICE_X52Y313        LUT2 (Prop_lut2_I1_O)        0.043     4.281 r  ipbus_module/ipbus/udp_if/rx_reset_block/set_addr_i_1__3/O
                         net (fo=828, routed)         2.096     6.377    ipbus_module/ipbus/udp_if/primary_mode.ping/addr_to_set_reg[1]_0
    SLICE_X26Y320        LUT3 (Prop_lut3_I2_O)        0.054     6.431 r  ipbus_module/ipbus/udp_if/primary_mode.ping/low_addr_i_i_2/O
                         net (fo=6, routed)           0.389     6.819    ipbus_module/ipbus/udp_if/primary_mode.ping/set_addr_buf1
    SLICE_X26Y317        LUT5 (Prop_lut5_I3_O)        0.137     6.956 r  ipbus_module/ipbus/udp_if/primary_mode.ping/addr_int[1]_i_2__0/O
                         net (fo=2, routed)           0.316     7.272    ipbus_module/ipbus/udp_if/primary_mode.ping/addr_int[1]_i_2__0_n_0
    SLICE_X25Y317        LUT5 (Prop_lut5_I0_O)        0.043     7.315 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr[4]_i_5/O
                         net (fo=1, routed)           0.000     7.315    ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr[4]_i_5_n_0
    SLICE_X25Y317        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.574 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.574    ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[4]_i_1_n_0
    SLICE_X25Y318        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.627 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[8]_i_1_n_0
    SLICE_X25Y319        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     7.746 f  ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.432     8.177    ipbus_module/ipbus/udp_if/primary_mode.ping/plusOp[11]
    SLICE_X24Y319        LUT4 (Prop_lut4_I1_O)        0.122     8.299 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_i_2/O
                         net (fo=1, routed)           0.247     8.547    ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_i_2_n_0
    SLICE_X24Y318        LUT4 (Prop_lut4_I0_O)        0.043     8.590 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_i_1/O
                         net (fo=1, routed)           0.000     8.590    ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_i_1_n_0
    SLICE_X24Y318        FDRE                                         r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066     8.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    10.449    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.066    10.515 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.608    11.123    ipbus_module/ipbus/udp_if/primary_mode.ping/clkout2
    SLICE_X24Y318        FDRE                                         r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_reg/C
                         clock pessimism              0.315    11.438    
                         clock uncertainty           -0.077    11.361    
    SLICE_X24Y318        FDRE (Setup_fdre_C_D)        0.034    11.395    ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_reg
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  2.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ipbus_module/ipbus/udp_if/resend/pkt_mask_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/ipbus/udp_if/resend/pkt_mask_reg[33]_srl32____ipbus_module_ipbus_udp_if_resend_pkt_mask_reg_s_43/D
                            (rising edge-triggered cell SRLC32E clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.326     1.294    ipbus_module/ipbus/udp_if/resend/clkout2
    SLICE_X39Y308        FDRE                                         r  ipbus_module/ipbus/udp_if/resend/pkt_mask_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y308        FDRE (Prop_fdre_C_Q)         0.100     1.394 r  ipbus_module/ipbus/udp_if/resend/pkt_mask_reg[1]/Q
                         net (fo=1, routed)           0.096     1.490    ipbus_module/ipbus/udp_if/resend/pkt_mask[1]
    SLICE_X38Y309        SRLC32E                                      r  ipbus_module/ipbus/udp_if/resend/pkt_mask_reg[33]_srl32____ipbus_module_ipbus_udp_if_resend_pkt_mask_reg_s_43/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.477     1.739    ipbus_module/ipbus/udp_if/resend/clkout2
    SLICE_X38Y309        SRLC32E                                      r  ipbus_module/ipbus/udp_if/resend/pkt_mask_reg[33]_srl32____ipbus_module_ipbus_udp_if_resend_pkt_mask_reg_s_43/CLK
                         clock pessimism             -0.431     1.308    
    SLICE_X38Y309        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.407    ipbus_module/ipbus/udp_if/resend/pkt_mask_reg[33]_srl32____ipbus_module_ipbus_udp_if_resend_pkt_mask_reg_s_43
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X1Y64     ipbus_module/ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y6  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X66Y313    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X66Y314    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack       13.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.570ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.352ns (16.624%)  route 1.765ns (83.376%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 19.067 - 16.000 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.599     3.429    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X80Y305        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y305        FDRE (Prop_fdre_C_Q)         0.223     3.652 f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.440     4.092    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X81Y306        LUT4 (Prop_lut4_I0_O)        0.043     4.135 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.433     4.568    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X81Y305        LUT4 (Prop_lut4_I3_O)        0.043     4.611 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.337     4.947    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X80Y303        LUT2 (Prop_lut2_I0_O)        0.043     4.990 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.556     5.546    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X80Y308        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066    16.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    18.449    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.066    18.515 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.552    19.067    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X80Y308        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.335    19.402    
                         clock uncertainty           -0.085    19.317    
    SLICE_X80Y308        FDRE (Setup_fdre_C_CE)      -0.201    19.116    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                 13.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.289     1.257    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X80Y309        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y309        FDPE (Prop_fdpe_C_Q)         0.091     1.348 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.056     1.404    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync_reg1
    SLICE_X80Y309        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.440     1.702    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X80Y309        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism             -0.445     1.257    
    SLICE_X80Y309        FDPE (Hold_fdpe_C_D)        -0.006     1.251    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_62_5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         8.000       7.600      SLICE_X82Y302        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         8.000       7.650      SLICE_X81Y303        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK40_PM
  To Clock:  clk_out1_TCM_PLL320

Setup :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_TCM_PLL320 rise@15.625ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        1.765ns  (logic 0.280ns (15.863%)  route 1.485ns (84.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 20.638 - 15.625 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 17.869 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.756    13.256 f  CLKi_buf_1/O
                         net (fo=1, routed)           2.651    15.907    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    16.000 f  MCLKB1/O
                         net (fo=2, routed)           1.869    17.869    CLK_PM
    SLICE_X5Y8           FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.228    18.097 r  t40_reg/Q
                         net (fo=2, routed)           0.769    18.866    t40
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.052    18.918 r  t40_hold_fix/O
                         net (fo=1, routed)           0.716    19.634    t40_hold_fix_1
    SLICE_X5Y7           FDRE                                         r  t40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                     15.625    15.625 r  
    AE23                                              0.000    15.625 r  CLKPM_P (IN)
                         net (fo=0)                   0.000    15.625    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.680    16.305 r  CLKi_buf_1/O
                         net (fo=1, routed)           2.516    18.821    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    18.904 r  MCLKB1/O
                         net (fo=2, routed)           1.400    20.304    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049    17.255 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    18.823    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    18.906 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.732    20.638    clk320_tcm
    SLICE_X5Y7           FDRE                                         r  t40_0_reg/C
                         clock pessimism              0.222    20.859    
                         clock uncertainty           -0.277    20.583    
    SLICE_X5Y7           FDRE (Setup_fdre_C_D)       -0.115    20.468    t40_0_reg
  -------------------------------------------------------------------
                         required time                         20.468    
                         arrival time                         -19.634    
  -------------------------------------------------------------------
                         slack                                  0.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TCM_PLL320 rise@12.500ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        0.896ns  (logic 0.137ns (15.289%)  route 0.759ns (84.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 15.376 - 12.500 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 14.963 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.381    12.881 f  CLKi_buf_1/O
                         net (fo=1, routed)           1.278    14.159    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.185 f  MCLKB1/O
                         net (fo=2, routed)           0.778    14.963    CLK_PM
    SLICE_X5Y8           FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.107    15.070 r  t40_reg/Q
                         net (fo=2, routed)           0.402    15.471    t40
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.030    15.501 r  t40_hold_fix/O
                         net (fo=1, routed)           0.357    15.859    t40_hold_fix_1
    SLICE_X5Y7           FDRE                                         r  t40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                     12.500    12.500 r  
    AE23                                              0.000    12.500 r  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.453    12.953 r  CLKi_buf_1/O
                         net (fo=1, routed)           1.351    14.304    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    14.334 r  MCLKB1/O
                         net (fo=2, routed)           0.912    15.246    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    13.449 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857    14.306    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030    14.336 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.040    15.376    clk320_tcm
    SLICE_X5Y7           FDRE                                         r  t40_0_reg/C
                         clock pessimism             -0.150    15.227    
                         clock uncertainty            0.277    15.503    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)        -0.001    15.502    t40_0_reg
  -------------------------------------------------------------------
                         required time                        -15.502    
                         arrival time                          15.859    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
From Clock:  FMC_HPC_DATACLK
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack       21.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.395ns  (required time - arrival time)
  Source:                 PLL_Reset_Generator_comp/reset_lgc_o_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Data_clk_40 rise@25.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.204ns (6.467%)  route 2.950ns (93.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 28.567 - 25.000 ) 
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.378     3.942    PLL_Reset_Generator_comp/reset_lgc_reg_0
    SLICE_X59Y123        FDRE                                         r  PLL_Reset_Generator_comp/reset_lgc_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.204     4.146 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/Q
                         net (fo=4, routed)           2.950     7.096    FitGbtPrg/Reset_Generator_comp/RESET40_I
    SLICE_X56Y264        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        1.200    28.567    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X56Y264        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/C
                         clock pessimism              0.199    28.766    
                         clock uncertainty           -0.203    28.563    
    SLICE_X56Y264        FDRE (Setup_fdre_C_D)       -0.072    28.491    FitGbtPrg/Reset_Generator_comp/reset_in_reg
  -------------------------------------------------------------------
                         required time                         28.491    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                 21.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 PLL_Reset_Generator_comp/reset_lgc_o_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.091ns (5.788%)  route 1.481ns (94.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.788    PLL_Reset_Generator_comp/reset_lgc_reg_0
    SLICE_X59Y123        FDRE                                         r  PLL_Reset_Generator_comp/reset_lgc_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.091     1.879 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/Q
                         net (fo=4, routed)           1.481     3.361    FitGbtPrg/Reset_Generator_comp/RESET40_I
    SLICE_X56Y264        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        0.828     2.178    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X56Y264        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/C
                         clock pessimism             -0.145     2.033    
                         clock uncertainty            0.203     2.236    
    SLICE_X56Y264        FDRE (Hold_fdre_C_D)         0.004     2.240    FitGbtPrg/Reset_Generator_comp/reset_in_reg
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  1.120    





---------------------------------------------------------------------------------------------------
From Clock:  SystemCLK_320
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 FitGbtPrg/DataConverter_comp/sending_event_reg/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/DataConverter_comp/no_data_o_reg/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Data_clk_40 rise@25.000ns - SystemCLK_320 rise@21.875ns)
  Data Path Delay:        2.267ns  (logic 0.318ns (14.030%)  route 1.949ns (85.970%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 28.442 - 25.000 ) 
    Source Clock Delay      (SCD):    3.841ns = ( 25.716 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                     21.875    21.875 r  
    C25                                               0.000    21.875 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    21.875    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837    22.712 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634    24.346    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    24.439 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961    26.400    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.532    21.868 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.480    24.348    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    24.441 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2848, routed)        1.275    25.716    FitGbtPrg/DataConverter_comp/FSM_Clocks_I[System_Clk]
    SLICE_X33Y235        FDRE                                         r  FitGbtPrg/DataConverter_comp/sending_event_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y235        FDRE (Prop_fdre_C_Q)         0.223    25.939 f  FitGbtPrg/DataConverter_comp/sending_event_reg/Q
                         net (fo=5, routed)           0.991    26.930    FitGbtPrg/DataConverter_comp/sending_event
    SLICE_X55Y244        LUT4 (Prop_lut4_I3_O)        0.043    26.973 r  FitGbtPrg/DataConverter_comp/no_data_o_i_1/O
                         net (fo=1, routed)           0.526    27.499    FitGbtPrg/DataConverter_comp/no_data_o0
    SLICE_X68Y244        LUT1 (Prop_lut1_I0_O)        0.052    27.551 r  FitGbtPrg/DataConverter_comp/no_data_o0_hold_fix/O
                         net (fo=1, routed)           0.432    27.983    FitGbtPrg/DataConverter_comp/no_data_o0_hold_fix_1
    SLICE_X55Y244        FDRE                                         r  FitGbtPrg/DataConverter_comp/no_data_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        1.075    28.442    FitGbtPrg/DataConverter_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X55Y244        FDRE                                         r  FitGbtPrg/DataConverter_comp/no_data_o_reg/C
                         clock pessimism              0.055    28.497    
                         clock uncertainty           -0.191    28.306    
    SLICE_X55Y244        FDRE (Setup_fdre_C_D)       -0.098    28.208    FitGbtPrg/DataConverter_comp/no_data_o_reg
  -------------------------------------------------------------------
                         required time                         28.208    
                         arrival time                         -27.983    
  -------------------------------------------------------------------
                         slack                                  0.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FitGbtPrg/Event_Selector_comp/drop_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/packets_dropped_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - SystemCLK_320 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.100ns (16.884%)  route 0.492ns (83.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2848, routed)        0.533     1.738    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[System_Clk]
    SLICE_X88Y244        FDRE                                         r  FitGbtPrg/Event_Selector_comp/drop_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y244        FDRE (Prop_fdre_C_Q)         0.100     1.838 r  FitGbtPrg/Event_Selector_comp/drop_counter_reg[13]/Q
                         net (fo=3, routed)           0.492     2.331    FitGbtPrg/Event_Selector_comp/drop_counter_reg[13]
    SLICE_X89Y243        FDRE                                         r  FitGbtPrg/Event_Selector_comp/packets_dropped_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        0.737     2.087    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X89Y243        FDRE                                         r  FitGbtPrg/Event_Selector_comp/packets_dropped_o_reg[13]/C
                         clock pessimism             -0.070     2.017    
                         clock uncertainty            0.191     2.208    
    SLICE_X89Y243        FDRE (Hold_fdre_C_D)         0.039     2.247    FitGbtPrg/Event_Selector_comp/packets_dropped_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  CLK320_MMCM320_PH
  To Clock:  SystemCLK_320

Setup :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 HDMI0/DValid_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            hdmi_ready0_reg/D
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.709ns  (logic 0.223ns (31.445%)  route 0.486ns (68.555%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134                                     0.000     0.000 r  HDMI0/DValid_reg/C
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  HDMI0/DValid_reg/Q
                         net (fo=2, routed)           0.486     0.709    hdmi_ready
    SLICE_X36Y148        FDRE                                         r  hdmi_ready0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X36Y148        FDRE (Setup_fdre_C_D)       -0.009     0.991    hdmi_ready0_reg
  -------------------------------------------------------------------
                         required time                          0.991    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
From Clock:  Data_clk_40
  To Clock:  SystemCLK_320

Setup :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (SystemCLK_320 rise@3.125ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.275ns (14.290%)  route 1.649ns (85.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.484ns = ( 6.609 - 3.125 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        1.206     3.772    FitGbtPrg/ltu_rx_decoder_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X51Y177        FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y177        FDRE (Prop_fdre_C_Q)         0.223     3.995 r  FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O_reg[8]/Q
                         net (fo=9, routed)           0.928     4.923    FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O[8]
    SLICE_X36Y160        LUT1 (Prop_lut1_I0_O)        0.052     4.975 r  FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O[8]_hold_fix/O
                         net (fo=1, routed)           0.721     5.696    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ORBC_ID_from_CRU_O[8]_hold_fix_1_alias
    RAMB36_X2Y32         RAMB36E1                                     r  ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      3.125     3.125 r  
    C25                                               0.000     3.125 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     3.125    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759     3.884 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523     5.407    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     5.490 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798     7.288    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.225     3.063 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.346     5.409    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.492 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2848, routed)        1.117     6.609    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y32         RAMB36E1                                     r  ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.055     6.664    
                         clock uncertainty           -0.191     6.473    
    RAMB36_X2Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.636     5.837    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.837    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  0.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 FitGbtPrg/Event_Selector_comp/curr_orbit_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SystemCLK_320 rise@0.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.100ns (16.351%)  route 0.512ns (83.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        0.565     1.770    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X27Y231        FDRE                                         r  FitGbtPrg/Event_Selector_comp/curr_orbit_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y231        FDRE (Prop_fdre_C_Q)         0.100     1.870 r  FitGbtPrg/Event_Selector_comp/curr_orbit_reg[25]/Q
                         net (fo=1, routed)           0.512     2.382    FitGbtPrg/Event_Selector_comp/curr_orbit_reg_n_0_[25]
    SLICE_X19Y231        FDRE                                         r  FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2848, routed)        0.773     2.123    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[System_Clk]
    SLICE_X19Y231        FDRE                                         r  FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[25]/C
                         clock pessimism             -0.070     2.053    
                         clock uncertainty            0.191     2.244    
    SLICE_X19Y231        FDRE (Hold_fdre_C_D)         0.040     2.284    FitGbtPrg/Event_Selector_comp/curr_orbit_sc_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.266ns (62.582%)  route 0.159ns (37.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 6.372 - 4.167 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.938     3.150    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.511    -1.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.482     1.121    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.214 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.218     2.432    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X96Y232        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y232        FDRE (Prop_fdre_C_Q)         0.223     2.655 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.159     2.814    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X97Y232        LUT2 (Prop_lut2_I1_O)        0.043     2.857 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.000     2.857    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X97Y232        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     5.211    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     5.294 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.079     6.373    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X97Y232        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.085     6.458    
                         clock uncertainty           -0.215     6.242    
    SLICE_X97Y232        FDCE (Setup_fdce_C_D)        0.038     6.280    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.280    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                  3.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK fall@12.500ns - RXDataCLK fall@12.500ns)
  Data Path Delay:        0.601ns  (logic 0.135ns (22.447%)  route 0.466ns (77.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 13.842 - 12.500 ) 
    Source Clock Delay      (SCD):    1.098ns = ( 13.597 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541    13.041    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    13.067 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.763    13.830    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.922    11.908 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.135    13.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.069 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.529    13.598    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X95Y232        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDRE (Prop_fdre_C_Q)         0.107    13.705 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/Q
                         net (fo=1, routed)           0.466    14.171    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn
    SLICE_X97Y232        LUT2 (Prop_lut2_I0_O)        0.028    14.199 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.000    14.199    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X97Y232        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581    13.081    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030    13.111 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.731    13.842    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X97Y232        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.044    13.798    
                         clock uncertainty            0.215    14.013    
    SLICE_X97Y232        FDCE (Hold_fdce_C_D)         0.068    14.081    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.081    
                         arrival time                          14.199    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RXDataCLK rise@24.999ns - RxWordCLK rise@16.666ns)
  Data Path Delay:        3.704ns  (logic 0.474ns (12.796%)  route 3.230ns (87.204%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 27.215 - 24.999 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 19.111 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                     16.666    16.666 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.666 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    17.785    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    17.878 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.233    19.111    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X104Y247       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y247       FDCE (Prop_fdce_C_Q)         0.259    19.370 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[28]/Q
                         net (fo=9, routed)           0.819    20.189    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Q[12]
    SLICE_X101Y244       LUT6 (Prop_lut6_I1_O)        0.043    20.232 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/ERROR_DETECT_O_i_88/O
                         net (fo=1, routed)           0.434    20.666    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/ERROR_DETECT_O_i_88_n_0
    SLICE_X102Y244       LUT6 (Prop_lut6_I2_O)        0.043    20.709 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/ERROR_DETECT_O_i_83/O
                         net (fo=39, routed)          1.061    21.770    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/s1_from_syndromes_0[3]
    SLICE_X104Y239       LUT4 (Prop_lut4_I0_O)        0.043    21.813 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38__0/O
                         net (fo=1, routed)           0.372    22.185    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38__0_n_0
    SLICE_X104Y239       LUT5 (Prop_lut5_I4_O)        0.043    22.228 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7__0/O
                         net (fo=1, routed)           0.544    22.772    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7__0_n_0
    SLICE_X103Y237       LUT6 (Prop_lut6_I5_O)        0.043    22.815 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_1__0/O
                         net (fo=1, routed)           0.000    22.815    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg_1
    SLICE_X103Y237       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    26.126 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.778    27.904    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.207    23.697 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.348    26.045    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    26.128 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.087    27.215    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/RX_FRAMECLK_O
    SLICE_X103Y237       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/C
                         clock pessimism              0.085    27.300    
                         clock uncertainty           -0.215    27.085    
    SLICE_X103Y237       FDRE (Setup_fdre_C_D)        0.034    27.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg
  -------------------------------------------------------------------
                         required time                         27.119    
                         arrival time                         -22.815    
  -------------------------------------------------------------------
                         slack                                  4.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/D
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.146ns (22.683%)  route 0.498ns (77.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns
  Timing Exception:       MultiCycle Path   Setup -start 3    Hold  -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.615     1.182    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X98Y256        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y256        FDCE (Prop_fdce_C_Q)         0.118     1.300 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[3]/Q
                         net (fo=10, routed)          0.498     1.798    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/Q[3]
    SLICE_X94Y256        LUT5 (Prop_lut5_I1_O)        0.028     1.826 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/RX_ISDATA_FLAG_O0/O
                         net (fo=1, routed)           0.000     1.826    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/rxIsDataFlag_from_decoder
    SLICE_X94Y256        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.032     1.643    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.264    -0.621 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.204     0.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.839     1.452    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_FRAMECLK_O
    SLICE_X94Y256        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/C
                         clock pessimism             -0.044     1.408    
                         clock uncertainty            0.215     1.623    
    SLICE_X94Y256        FDCE (Hold_fdce_C_D)         0.087     1.710    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack        3.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/rst_ipb_ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb rise@32.000ns - eth_refclk rise@24.000ns)
  Data Path Delay:        7.653ns  (logic 0.311ns (4.064%)  route 7.342ns (95.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.276ns = ( 39.276 - 32.000 ) 
    Source Clock Delay      (SCD):    4.939ns = ( 28.939 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    24.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120    27.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    27.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.371    28.939    ipbus_module/clocks/clk_gt125
    SLICE_X58Y296        FDRE                                         r  ipbus_module/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y296        FDRE (Prop_fdre_C_Q)         0.259    29.198 r  ipbus_module/clocks/rst_reg/Q
                         net (fo=4, routed)           2.701    31.899    ipbus_module/clocks/rst_reg_n_0
    SLICE_X59Y119        LUT1 (Prop_lut1_I0_O)        0.052    31.951 r  ipbus_module/clocks/rst_reg_n_0_hold_fix/O
                         net (fo=2, routed)           4.641    36.592    ipbus_module/clocks/rst_reg_n_0_hold_fix_1
    SLICE_X42Y292        FDRE                                         r  ipbus_module/clocks/rst_ipb_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    34.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    36.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    37.930    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    38.013 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.263    39.276    ipbus_module/clocks/clkout1
    SLICE_X42Y292        FDRE                                         r  ipbus_module/clocks/rst_ipb_ctrl_reg/C
                         clock pessimism              1.022    40.298    
                         clock uncertainty           -0.182    40.116    
    SLICE_X42Y292        FDRE (Setup_fdre_C_D)       -0.095    40.021    ipbus_module/clocks/rst_ipb_ctrl_reg
  -------------------------------------------------------------------
                         required time                         40.021    
                         arrival time                         -36.592    
  -------------------------------------------------------------------
                         slack                                  3.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.148ns (3.791%)  route 3.756ns (96.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.607     1.616    ipbus_module/clocks/clk_gt125
    SLICE_X58Y296        FDRE                                         r  ipbus_module/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y296        FDRE (Prop_fdre_C_Q)         0.118     1.734 r  ipbus_module/clocks/rst_reg/Q
                         net (fo=4, routed)           1.396     3.130    ipbus_module/clocks/rst_reg_n_0
    SLICE_X59Y119        LUT1 (Prop_lut1_I0_O)        0.030     3.160 r  ipbus_module/clocks/rst_reg_n_0_hold_fix/O
                         net (fo=2, routed)           2.360     5.520    ipbus_module/clocks/rst_reg_n_0_hold_fix_1
    SLICE_X42Y284        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     3.464    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.494 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.860     4.354    ipbus_module/clocks/clkout1
    SLICE_X42Y284        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
                         clock pessimism             -0.335     4.019    
                         clock uncertainty            0.182     4.201    
    SLICE_X42Y284        FDRE (Hold_fdre_C_D)        -0.004     4.197    ipbus_module/clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -4.197    
                         arrival time                           5.520    
  -------------------------------------------------------------------
                         slack                                  1.323    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.753ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        4.965ns  (logic 0.311ns (6.263%)  route 4.654ns (93.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 21.827 - 16.000 ) 
    Source Clock Delay      (SCD):    4.939ns = ( 12.939 - 8.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120    11.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.371    12.939    ipbus_module/clocks/clk_gt125
    SLICE_X58Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y299        FDRE (Prop_fdre_C_Q)         0.259    13.198 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.947    15.144    ipbus_module/clocks/rst_eth
    SLICE_X34Y349        LUT1 (Prop_lut1_I0_O)        0.052    15.196 r  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          2.708    17.904    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X93Y307        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    16.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    17.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    18.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    18.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    20.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.055    21.202    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066    21.268 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.559    21.827    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X93Y307        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[6]/C
                         clock pessimism              1.022    22.849    
                         clock uncertainty           -0.173    22.676    
    SLICE_X93Y307        FDRE (Setup_fdre_C_R)       -0.397    22.279    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[6]
  -------------------------------------------------------------------
                         required time                         22.279    
                         arrival time                         -17.904    
  -------------------------------------------------------------------
                         slack                                  4.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.148ns (6.537%)  route 2.116ns (93.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.608     1.617    ipbus_module/clocks/clk_gt125
    SLICE_X58Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y299        FDRE (Prop_fdre_C_Q)         0.118     1.735 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.082     2.816    ipbus_module/clocks/rst_eth
    SLICE_X34Y349        LUT1 (Prop_lut1_I0_O)        0.030     2.846 r  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          1.034     3.881    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X81Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.451     2.858    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.045     2.903 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.442     3.345    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X81Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg/C
                         clock pessimism             -0.335     3.010    
                         clock uncertainty            0.173     3.183    
    SLICE_X81Y302        FDRE (Hold_fdre_C_R)        -0.055     3.128    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.881    
  -------------------------------------------------------------------
                         slack                                  0.753    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.259ns (16.921%)  route 1.272ns (83.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.667     3.497    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X130Y302       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y302       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.272     5.028    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X79Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066     8.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    10.449    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.066    10.515 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.542    11.057    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X79Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.165    11.222    
                         clock uncertainty           -0.205    11.017    
    SLICE_X79Y303        FDRE (Setup_fdre_C_D)       -0.022    10.995    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                  5.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.118ns (14.345%)  route 0.705ns (85.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.336     1.304    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X130Y302       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y302       FDRE (Prop_fdre_C_Q)         0.118     1.422 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.705     2.127    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X79Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.437     1.699    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X79Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.216     1.483    
                         clock uncertainty            0.205     1.688    
    SLICE_X79Y303        FDRE (Hold_fdre_C_D)         0.040     1.728    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.399    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack        6.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_125 rise@8.000ns)
  Data Path Delay:        1.383ns  (logic 0.204ns (14.748%)  route 1.179ns (85.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 19.084 - 16.000 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 11.417 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     8.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.170    10.727    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.103    10.830 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.587    11.417    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X79Y306        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y306        FDRE (Prop_fdre_C_Q)         0.204    11.621 r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.179    12.800    ipbus_module/eth/phy/U0/transceiver_inst/txdata_double[9]
    SLICE_X108Y306       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066    16.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    18.449    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.066    18.515 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.569    19.084    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X108Y306       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.165    19.249    
                         clock uncertainty           -0.205    19.044    
    SLICE_X108Y306       FDRE (Setup_fdre_C_D)       -0.091    18.953    ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  6.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.100ns (15.417%)  route 0.549ns (84.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.285     1.253    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X79Y305        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y305        FDRE (Prop_fdre_C_Q)         0.100     1.353 r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.549     1.902    ipbus_module/eth/phy/U0/transceiver_inst/txdata_double[13]
    SLICE_X114Y305       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.457     1.719    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X114Y305       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.216     1.503    
                         clock uncertainty            0.205     1.708    
    SLICE_X114Y305       FDRE (Hold_fdre_C_D)         0.037     1.745    ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Data_clk_40
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack       21.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.446ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[18]/PRE
                            (recovery check against rising-edge clock Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Data_clk_40 rise@25.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.259ns (7.903%)  route 3.018ns (92.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.594ns = ( 28.594 - 25.000 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        1.369     3.935    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X90Y271        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y271        FDPE (Prop_fdpe_C_Q)         0.259     4.194 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/Q
                         net (fo=89, routed)          3.018     7.212    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[0]_0
    SLICE_X114Y259       FDPE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        1.227    28.594    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/TXDataClk
    SLICE_X114Y259       FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[18]/C
                         clock pessimism              0.322    28.916    
                         clock uncertainty           -0.071    28.845    
    SLICE_X114Y259       FDPE (Recov_fdpe_C_PRE)     -0.187    28.658    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[18]
  -------------------------------------------------------------------
                         required time                         28.658    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                 21.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[2]/CLR
                            (removal check against rising-edge clock Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.118ns (27.573%)  route 0.310ns (72.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        0.603     1.808    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X90Y271        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y271        FDPE (Prop_fdpe_C_Q)         0.118     1.926 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/Q
                         net (fo=89, routed)          0.310     2.236    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[2]_0
    SLICE_X91Y260        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3389, routed)        0.835     2.185    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/TXDataClk
    SLICE_X91Y260        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[2]/C
                         clock pessimism             -0.355     1.830    
    SLICE_X91Y260        FDCE (Remov_fdce_C_CLR)     -0.069     1.761    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.475    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[3]/CLR
                            (recovery check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RXDataCLK rise@24.999ns - RxWordCLK fall@20.833ns)
  Data Path Delay:        1.637ns  (logic 0.306ns (18.690%)  route 1.331ns (81.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 27.341 - 24.999 ) 
    Source Clock Delay      (SCD):    2.428ns = ( 23.260 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                     20.833    20.833 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    20.833 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    21.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    22.045 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.216    23.260    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X94Y234        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y234        FDCE (Prop_fdce_C_Q)         0.263    23.524 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.933    24.456    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X96Y262        LUT2 (Prop_lut2_I1_O)        0.043    24.499 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.398    24.898    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X96Y265        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    26.126 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.778    27.904    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.207    23.697 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.348    26.045    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    26.128 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.213    27.341    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X96Y265        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[3]/C
                         clock pessimism              0.085    27.426    
                         clock uncertainty           -0.215    27.211    
    SLICE_X96Y265        FDCE (Recov_fdce_C_CLR)     -0.212    26.999    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[3]
  -------------------------------------------------------------------
                         required time                         26.999    
                         arrival time                         -24.898    
  -------------------------------------------------------------------
                         slack                                  2.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.483ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[5]/CLR
                            (removal check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.167ns  (RXDataCLK rise@0.000ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        0.791ns  (logic 0.151ns (19.091%)  route 0.640ns (80.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.096ns = ( 5.263 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     4.707    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     4.734 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.529     5.262    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X94Y234        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y234        FDCE (Prop_fdce_C_Q)         0.123     5.385 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.499     5.884    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X96Y262        LUT2 (Prop_lut2_I1_O)        0.028     5.912 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.141     6.053    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X98Y263        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.032     1.643    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.264    -0.621 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.204     0.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.836     1.449    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X98Y263        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[5]/C
                         clock pessimism             -0.044     1.405    
                         clock uncertainty            0.215     1.620    
    SLICE_X98Y263        FDCE (Remov_fdce_C_CLR)     -0.050     1.570    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           6.053    
  -------------------------------------------------------------------
                         slack                                  4.483    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[2]/CLR
                            (recovery check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK rise@8.333ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        1.379ns  (logic 0.228ns (16.539%)  route 1.151ns (83.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 10.531 - 8.333 ) 
    Source Clock Delay      (SCD):    2.427ns = ( 6.594 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     5.286    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     5.378 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.215     6.594    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X92Y233        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y233        FDPE (Prop_fdpe_C_Q)         0.228     6.822 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/Q
                         net (fo=40, routed)          1.151     7.972    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/reset_phaseshift_fsm
    SLICE_X89Y227        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.071    10.531    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X89Y227        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[2]/C
                         clock pessimism              0.178    10.709    
                         clock uncertainty           -0.035    10.674    
    SLICE_X89Y227        FDCE (Recov_fdce_C_CLR)     -0.212    10.462    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[2]
  -------------------------------------------------------------------
                         required time                         10.462    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  2.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR
                            (removal check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.551%)  route 0.373ns (74.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.602     1.169    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X97Y275        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y275        FDCE (Prop_fdce_C_Q)         0.100     1.269 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/Q
                         net (fo=1, routed)           0.170     1.439    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/ready_from_rightShifter
    SLICE_X94Y275        LUT2 (Prop_lut2_I1_O)        0.028     1.467 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_state[4]_i_3/O
                         net (fo=26, routed)          0.203     1.670    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg_1
    SLICE_X98Y275        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.823     1.434    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg_1
    SLICE_X98Y275        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/C
                         clock pessimism             -0.254     1.180    
    SLICE_X98Y275        FDCE (Remov_fdce_C_CLR)     -0.050     1.130    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.540    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (recovery check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.987ns (36.985%)  route 1.682ns (63.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 10.672 - 8.333 ) 
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.612     2.824    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     3.768 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           1.365     5.133    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X115Y274       LUT1 (Prop_lut1_I0_O)        0.043     5.176 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.317     5.493    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X115Y274       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.212    10.672    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X115Y274       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism              0.208    10.880    
                         clock uncertainty           -0.035    10.845    
    SLICE_X115Y274       FDCE (Recov_fdce_C_CLR)     -0.212    10.633    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                  5.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (removal check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.557ns (38.056%)  route 0.907ns (61.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.821     1.388    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     1.917 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.764     2.681    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X115Y274       LUT1 (Prop_lut1_I0_O)        0.028     2.709 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.143     2.852    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X115Y274       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.831     1.442    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X115Y274       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism             -0.237     1.205    
    SLICE_X115Y274       FDCE (Remov_fdce_C_CLR)     -0.069     1.136    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  1.716    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ipb
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack       28.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.178ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slave_spi/spi/ctrl_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb rise@32.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.259ns (7.968%)  route 2.992ns (92.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.151ns = ( 39.151 - 32.000 ) 
    Source Clock Delay      (SCD):    8.853ns
    Clock Pessimism Removal (CPR):    1.427ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.752     5.320    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.397 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937     7.334    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.427 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.426     8.853    ipbus_module/clocks/clkout1
    SLICE_X42Y284        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y284        FDRE (Prop_fdre_C_Q)         0.259     9.112 f  ipbus_module/clocks/rst_ipb_reg/Q
                         net (fo=228, routed)         2.992    12.103    slave_spi/spi/IPBUS_rst_I
    SLICE_X37Y247        FDCE                                         f  slave_spi/spi/ctrl_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    34.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    36.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    37.930    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    38.013 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.138    39.151    slave_spi/spi/clkout1
    SLICE_X37Y247        FDCE                                         r  slave_spi/spi/ctrl_reg[3]/C
                         clock pessimism              1.427    40.578    
                         clock uncertainty           -0.085    40.493    
    SLICE_X37Y247        FDCE (Recov_fdce_C_CLR)     -0.212    40.281    slave_spi/spi/ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         40.281    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                 28.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slave_spi/spi/shift/data_reg[25]/CLR
                            (removal check against rising-edge clock clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.118ns (14.341%)  route 0.705ns (85.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.267ns
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.755     1.764    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.814 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     2.800    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.826 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.638     3.464    ipbus_module/clocks/clkout1
    SLICE_X42Y284        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y284        FDRE (Prop_fdre_C_Q)         0.118     3.582 f  ipbus_module/clocks/rst_ipb_reg/Q
                         net (fo=228, routed)         0.705     4.287    slave_spi/spi/shift/IPBUS_rst_I
    SLICE_X33Y249        FDCE                                         f  slave_spi/spi/shift/data_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     3.464    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.494 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.773     4.267    slave_spi/spi/shift/clkout1
    SLICE_X33Y249        FDCE                                         r  slave_spi/spi/shift/data_reg[25]/C
                         clock pessimism             -0.676     3.591    
    SLICE_X33Y249        FDCE (Remov_fdce_C_CLR)     -0.069     3.522    slave_spi/spi/shift/data_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.522    
                         arrival time                           4.287    
  -------------------------------------------------------------------
                         slack                                  0.765    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 ipbus_module/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/stretch/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 1.043ns (50.234%)  route 1.033ns (49.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 11.131 - 8.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.657     3.487    ipbus_module/stretch/clkdiv/CLK
    SLICE_X38Y300        SRL16E                                       r  ipbus_module/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y300        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.487 r  ipbus_module/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.453     4.940    ipbus_module/stretch/clkdiv/rst_b
    SLICE_X30Y300        LUT1 (Prop_lut1_I0_O)        0.043     4.983 f  ipbus_module/stretch/clkdiv/cnt[0]_i_2__0/O
                         net (fo=17, routed)          0.580     5.563    ipbus_module/stretch/clkdiv/cnt[0]_i_2__0_n_0
    SLICE_X31Y304        FDCE                                         f  ipbus_module/stretch/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066     8.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    10.449    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.066    10.515 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.616    11.131    ipbus_module/stretch/clkdiv/CLK
    SLICE_X31Y304        FDCE                                         r  ipbus_module/stretch/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.315    11.446    
                         clock uncertainty           -0.077    11.369    
    SLICE_X31Y304        FDCE (Recov_fdce_C_CLR)     -0.212    11.157    ipbus_module/stretch/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         11.157    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  5.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.171ns (34.023%)  route 0.332ns (65.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.285     1.253    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X74Y307        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y307        FDPE (Prop_fdpe_C_Q)         0.107     1.360 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.160     1.520    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X76Y307        LUT2 (Prop_lut2_I0_O)        0.064     1.584 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.172     1.756    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X77Y306        FDPE                                         f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.438     1.700    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X77Y306        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.432     1.268    
    SLICE_X77Y306        FDPE (Remov_fdpe_C_PRE)     -0.072     1.196    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.560    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 1.043ns (53.525%)  route 0.906ns (46.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.748ns = ( 11.748 - 8.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.371     4.939    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X58Y295        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y295        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.939 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.329     6.268    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X60Y295        LUT1 (Prop_lut1_I0_O)        0.043     6.311 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.577     6.888    ipbus_module/clocks/clkdiv/clear
    SLICE_X63Y297        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    10.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.202    11.748    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X63Y297        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              1.145    12.893    
                         clock uncertainty           -0.035    12.858    
    SLICE_X63Y297        FDCE (Recov_fdce_C_CLR)     -0.212    12.646    ipbus_module/clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                  5.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[10]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.426ns (56.976%)  route 0.322ns (43.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.607     1.616    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X58Y295        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y295        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.014 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.166     2.180    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X60Y295        LUT1 (Prop_lut1_I0_O)        0.028     2.208 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.156     2.364    ipbus_module/clocks/clkdiv/clear
    SLICE_X63Y295        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.830     2.174    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X63Y295        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.528     1.646    
    SLICE_X63Y295        FDCE (Remov_fdce_C_CLR)     -0.069     1.577    ipbus_module/clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.787    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        4.816ns  (logic 0.311ns (6.457%)  route 4.505ns (93.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 21.829 - 16.000 ) 
    Source Clock Delay      (SCD):    4.939ns = ( 12.939 - 8.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120    11.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.371    12.939    ipbus_module/clocks/clk_gt125
    SLICE_X58Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y299        FDRE (Prop_fdre_C_Q)         0.259    13.198 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.947    15.144    ipbus_module/clocks/rst_eth
    SLICE_X34Y349        LUT1 (Prop_lut1_I0_O)        0.052    15.196 f  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          2.559    17.755    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X99Y304        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    16.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    17.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    18.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    18.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    20.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.055    21.202    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066    21.268 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.561    21.829    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X99Y304        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              1.022    22.851    
                         clock uncertainty           -0.173    22.678    
    SLICE_X99Y304        FDCE (Recov_fdce_C_CLR)     -0.305    22.373    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.373    
                         arrival time                         -17.755    
  -------------------------------------------------------------------
                         slack                                  4.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.148ns (6.253%)  route 2.219ns (93.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.608     1.617    ipbus_module/clocks/clk_gt125
    SLICE_X58Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y299        FDRE (Prop_fdre_C_Q)         0.118     1.735 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.082     2.816    ipbus_module/clocks/rst_eth
    SLICE_X34Y349        LUT1 (Prop_lut1_I0_O)        0.030     2.846 f  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          1.137     3.984    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X84Y303        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.451     2.858    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.045     2.903 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.443     3.346    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X84Y303        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.335     3.011    
                         clock uncertainty            0.173     3.184    
    SLICE_X84Y303        FDCE (Remov_fdce_C_CLR)     -0.110     3.074    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.910    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK320_MMCM320_PH
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       11.085ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.085ns  (required time - arrival time)
  Source:                 LAI_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            LA[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        3.915ns  (logic 2.633ns (67.244%)  route 1.282ns (32.756%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66                                       0.000     0.000 r  LAI_reg[2]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  LAI_reg[2]/Q
                         net (fo=1, routed)           1.282     1.505    LAI[2]
    AE28                 OBUF (Prop_obuf_I_O)         2.410     3.915 r  ILA[2].ILA0/O
                         net (fo=0)                   0.000     3.915    LA[2]
    AE28                                                              r  LA[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                 11.085    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  FMC_HPC_DATACLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.904ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 PLL_Reset_Generator_comp/reset_lgc_o_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LA[8]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        6.096ns  (logic 2.727ns (44.729%)  route 3.369ns (55.271%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123                                     0.000     0.000 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/C
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/Q
                         net (fo=4, routed)           3.369     3.573    GPIO_LED_1_OBUF
    AK30                 OBUF (Prop_obuf_I_O)         2.523     6.096 r  ILA[8].ILA0/O
                         net (fo=0)                   0.000     6.096    LA[8]
    AK30                                                              r  LA[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  8.904    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_ipb
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.439ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/trans/sm/hdr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            LA[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.561ns  (logic 3.067ns (32.082%)  route 6.494ns (67.918%))
  Logic Levels:           6  (LUT3=1 LUT4=4 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y251                                     0.000     0.000 r  ipbus_module/ipbus/trans/sm/hdr_reg[5]/C
    SLICE_X16Y251        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ipbus_module/ipbus/trans/sm/hdr_reg[5]/Q
                         net (fo=14, routed)          0.750     1.009    ipbus_module/ipbus/trans/sm/trans_type[1]
    SLICE_X21Y254        LUT4 (Prop_lut4_I3_O)        0.053     1.062 f  ipbus_module/ipbus/trans/sm/timer[8]_i_2/O
                         net (fo=12, routed)          0.445     1.507    ipbus_module/ipbus/trans/sm/ipb_str
    SLICE_X26Y251        LUT4 (Prop_lut4_I0_O)        0.135     1.642 f  ipbus_module/ipbus/trans/sm/rmw_input[9]_i_10/O
                         net (fo=4, routed)           0.362     2.004    ipbus_module/ipbus/trans/sm/rmw_input[9]_i_10_n_0
    SLICE_X30Y251        LUT4 (Prop_lut4_I3_O)        0.043     2.047 f  ipbus_module/ipbus/trans/sm/rmw_input[9]_i_4/O
                         net (fo=34, routed)          0.649     2.695    ipbus_module/ipbus/trans/sm/addr_reg[25]_0
    SLICE_X34Y254        LUT4 (Prop_lut4_I0_O)        0.052     2.747 f  ipbus_module/ipbus/trans/sm/Tspi_sck_i_2/O
                         net (fo=28, routed)          0.345     3.092    pm_sc/Dreg_reg[46]_0
    SLICE_X32Y254        LUT3 (Prop_lut3_I0_O)        0.132     3.224 r  pm_sc/Tspi_sck_i_1/O
                         net (fo=2, routed)           3.943     7.168    LAI[6]
    AC26                 OBUF (Prop_obuf_I_O)         2.393     9.561 r  ILA[6].ILA0/O
                         net (fo=0)                   0.000     9.561    LA[6]
    AC26                                                              r  LA[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  5.439    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_clk_125
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.325ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.325ns  (required time - arrival time)
  Source:                 ipbus_module/stretch/lgen[0].scnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GPIO_LED_6
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        6.675ns  (logic 3.022ns (45.276%)  route 3.653ns (54.724%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y300                                     0.000     0.000 r  ipbus_module/stretch/lgen[0].scnt_reg[2]/C
    SLICE_X24Y300        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ipbus_module/stretch/lgen[0].scnt_reg[2]/Q
                         net (fo=6, routed)           0.555     0.778    ipbus_module/stretch/lgen[0].scnt_reg[2]
    SLICE_X25Y299        LUT4 (Prop_lut4_I0_O)        0.043     0.821 r  ipbus_module/stretch/GPIO_LED_6_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.368     1.190    ipbus_module/stretch/GPIO_LED_6_OBUF_inst_i_2_n_0
    SLICE_X25Y299        LUT4 (Prop_lut4_I0_O)        0.043     1.233 r  ipbus_module/stretch/GPIO_LED_6_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.729     3.962    GPIO_LED_6_OBUF
    E18                  OBUF (Prop_obuf_I_O)         2.713     6.675 r  GPIO_LED_6_OBUF_inst/O
                         net (fo=0)                   0.000     6.675    GPIO_LED_6
    E18                                                               r  GPIO_LED_6 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  8.325    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_refclk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.515ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.515ns  (required time - arrival time)
  Source:                 ipbus_module/eth/sgmii_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GPIO_LED_5
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        6.485ns  (logic 2.994ns (46.173%)  route 3.491ns (53.827%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y303                                     0.000     0.000 r  ipbus_module/eth/sgmii_reg/C
    SLICE_X75Y303        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ipbus_module/eth/sgmii_reg/Q
                         net (fo=7, routed)           0.835     1.058    ipbus_module/eth/sgmii_reg_n_0
    SLICE_X68Y307        LUT3 (Prop_lut3_I1_O)        0.051     1.109 r  ipbus_module/eth/GPIO_LED_5_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.656     3.765    GPIO_LED_5_OBUF
    G19                  OBUF (Prop_obuf_I_O)         2.720     6.485 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     6.485    GPIO_LED_5
    G19                                                               r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  8.515    





