Timing Analyzer report for Milestone3
Thu Jun 13 22:25:12 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 17. Slow 1200mV 85C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 26. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 27. Slow 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 28. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 30. Slow 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 38. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 39. Fast 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 40. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 41. Fast 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 42. Fast 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Milestone3                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+
; Clock Name                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                      ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+
; CLOCK_50                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                 ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] } ;
+--------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                      ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; 275.03 MHz ; 275.03 MHz      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ;                                                               ;
; 456.62 MHz ; 250.0 MHz       ; CLOCK_50                                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                               ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.636 ; -256.623      ;
; CLOCK_50                                                                 ; -1.260 ; -1.260        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                               ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.386 ; 0.000         ;
; CLOCK_50                                                                 ; 0.407 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                            ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.289 ; -112.866      ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                            ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.828 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.570        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.285 ; -182.470      ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.636 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.554      ;
; -2.611 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.522      ;
; -2.611 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.522      ;
; -2.587 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.505      ;
; -2.587 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.505      ;
; -2.587 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.505      ;
; -2.587 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.505      ;
; -2.582 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.499      ;
; -2.568 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.485      ;
; -2.568 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.485      ;
; -2.568 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.485      ;
; -2.568 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.485      ;
; -2.560 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 3.480      ;
; -2.544 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.463      ;
; -2.535 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.453      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.485 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.403      ;
; -2.476 ; i2c_master:i2c_master_1|bit_count[1]                                  ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.393      ;
; -2.470 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.389      ;
; -2.460 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.371      ;
; -2.460 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.371      ;
; -2.452 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[2] ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.496     ; 2.954      ;
; -2.434 ; codec_controller:codec_controller_1|count[1]                          ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 3.357      ;
; -2.432 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.351      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.420 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.339      ;
; -2.398 ; i2c_master:i2c_master_1|bit_count[1]                                  ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.315      ;
; -2.398 ; i2c_master:i2c_master_1|bit_count[1]                                  ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.315      ;
; -2.398 ; i2c_master:i2c_master_1|bit_count[1]                                  ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.315      ;
; -2.398 ; i2c_master:i2c_master_1|bit_count[1]                                  ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.081     ; 3.315      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.380 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.298      ;
; -2.374 ; i2c_master:i2c_master_1|bit_count[1]                                  ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.293      ;
; -2.352 ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.270      ;
; -2.352 ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.270      ;
; -2.352 ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.270      ;
; -2.352 ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 3.270      ;
; -2.351 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.262      ;
; -2.351 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.262      ;
; -2.351 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.262      ;
; -2.351 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.262      ;
; -2.351 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.262      ;
; -2.351 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.262      ;
; -2.351 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.262      ;
; -2.351 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.262      ;
; -2.351 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.262      ;
; -2.351 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.262      ;
; -2.351 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.262      ;
; -2.351 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.087     ; 3.262      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.260 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 2.960      ; 4.940      ;
; -1.190 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.081     ; 2.107      ;
; -0.807 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 2.960      ; 4.987      ;
; 0.152  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.386 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk_o                      ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk_o                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.427 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.709      ;
; 0.428 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.693      ;
; 0.429 ; i2c_master:i2c_master_1|data[8]                                         ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; i2c_master:i2c_master_1|data[17]                                        ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; i2c_master:i2c_master_1|data[9]                                         ; i2c_master:i2c_master_1|data[10]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.434 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.716      ;
; 0.435 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.717      ;
; 0.435 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.717      ;
; 0.435 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.717      ;
; 0.435 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.718      ;
; 0.435 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.718      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.718      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.718      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.718      ;
; 0.436 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.718      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.719      ;
; 0.437 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.720      ;
; 0.438 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.721      ;
; 0.476 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.742      ;
; 0.476 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.741      ;
; 0.552 ; i2c_master:i2c_master_1|clk_mask[0]                                     ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.818      ;
; 0.554 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.820      ;
; 0.558 ; i2c_master:i2c_master_1|data[5]                                         ; i2c_master:i2c_master_1|data[6]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.824      ;
; 0.559 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.842      ;
; 0.559 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.842      ;
; 0.560 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.842      ;
; 0.560 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.842      ;
; 0.561 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.843      ;
; 0.578 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.843      ;
; 0.580 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.863      ;
; 0.590 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.855      ;
; 0.593 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.858      ;
; 0.594 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.859      ;
; 0.595 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.860      ;
; 0.601 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.605 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.098      ; 0.889      ;
; 0.605 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.888      ;
; 0.607 ; i2c_master:i2c_master_1|clk_mask[0]                                     ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.873      ;
; 0.615 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.880      ;
; 0.620 ; i2c_master:i2c_master_1|ack_error                                       ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.496      ; 1.302      ;
; 0.622 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.904      ;
; 0.623 ; i2c_master:i2c_master_1|data[12]                                        ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.081      ; 0.890      ;
; 0.625 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.907      ;
; 0.637 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.902      ;
; 0.639 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.904      ;
; 0.639 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.904      ;
; 0.640 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.906      ;
; 0.642 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.907      ;
; 0.642 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_START                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.907      ;
; 0.647 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.096      ; 0.929      ;
; 0.651 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.916      ;
; 0.658 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.925      ;
; 0.684 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 0.950      ;
; 0.690 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[5]              ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[5]            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.955      ;
; 0.699 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[4]              ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[4]            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.964      ;
; 0.703 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.144      ; 1.033      ;
; 0.704 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 0.987      ;
; 0.723 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.988      ;
; 0.727 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 0.992      ;
; 0.728 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 1.011      ;
; 0.747 ; i2c_master:i2c_master_1|data[16]                                        ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.012      ;
; 0.747 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.080      ; 1.013      ;
; 0.749 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.097      ; 1.032      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.407 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 1.121 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 3.073      ; 4.642      ;
; 1.547 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.081      ; 1.814      ;
; 1.611 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 3.073      ; 4.632      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -1.289 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.207      ;
; -1.289 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 2.207      ;
; -1.268 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.194      ;
; -1.268 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.194      ;
; -1.268 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.194      ;
; -1.268 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.194      ;
; -1.268 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.194      ;
; -1.268 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.194      ;
; -1.268 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.194      ;
; -1.268 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk_o               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 2.194      ;
; -1.248 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 2.162      ;
; -1.248 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 2.162      ;
; -1.248 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 2.162      ;
; -1.248 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 2.162      ;
; -1.248 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 2.162      ;
; -1.248 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 2.162      ;
; -1.248 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.084     ; 2.162      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.086 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.011      ;
; -1.055 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.982      ;
; -1.055 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.982      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.910      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.910      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.910      ;
; -0.985 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 1.910      ;
; -0.963 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.886      ;
; -0.963 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.886      ;
; -0.963 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.886      ;
; -0.963 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.886      ;
; -0.963 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.886      ;
; -0.963 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.886      ;
; -0.963 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.886      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.928 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.074     ; 1.852      ;
; -0.914 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.832      ;
; -0.914 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.832      ;
; -0.914 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.832      ;
; -0.914 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.832      ;
; -0.914 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.832      ;
; -0.914 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.832      ;
; -0.914 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.832      ;
; -0.914 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.832      ;
; -0.914 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.832      ;
; -0.914 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.832      ;
; -0.914 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.832      ;
; -0.914 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.832      ;
; -0.914 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.080     ; 1.832      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.833      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.833      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.833      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.833      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.833      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.833      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.833      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.833      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.833      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.833      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.833      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.833      ;
; -0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.833      ;
; -0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.734      ;
; -0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.734      ;
; -0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.734      ;
; -0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.734      ;
; -0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.734      ;
; -0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.734      ;
; -0.815 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 1.734      ;
; -0.678 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.313      ; 1.989      ;
; -0.643 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.348      ; 1.989      ;
; -0.643 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.348      ; 1.989      ;
; -0.643 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.348      ; 1.989      ;
; -0.643 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.348      ; 1.989      ;
; -0.643 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.348      ; 1.989      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.828 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.538      ; 1.552      ;
; 0.828 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.538      ; 1.552      ;
; 0.828 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.538      ; 1.552      ;
; 0.866 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.500      ; 1.552      ;
; 0.866 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.500      ; 1.552      ;
; 0.866 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.500      ; 1.552      ;
; 1.014 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.523      ; 1.723      ;
; 1.015 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.510      ; 1.711      ;
; 1.015 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.510      ; 1.711      ;
; 1.016 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.546      ; 1.748      ;
; 1.016 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.546      ; 1.748      ;
; 1.016 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.546      ; 1.748      ;
; 1.047 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.723      ;
; 1.047 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.723      ;
; 1.047 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.723      ;
; 1.047 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.723      ;
; 1.047 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.723      ;
; 1.047 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.723      ;
; 1.047 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.723      ;
; 1.047 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.723      ;
; 1.047 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.723      ;
; 1.047 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.723      ;
; 1.047 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.723      ;
; 1.047 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.723      ;
; 1.047 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.490      ; 1.723      ;
; 1.101 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.504      ; 1.791      ;
; 1.101 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.504      ; 1.791      ;
; 1.101 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.504      ; 1.791      ;
; 1.101 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.504      ; 1.791      ;
; 1.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.524      ; 1.840      ;
; 1.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.524      ; 1.840      ;
; 1.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.524      ; 1.840      ;
; 1.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.524      ; 1.840      ;
; 1.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.524      ; 1.840      ;
; 1.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.524      ; 1.840      ;
; 1.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.524      ; 1.840      ;
; 1.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.524      ; 1.840      ;
; 1.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.524      ; 1.840      ;
; 1.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.524      ; 1.840      ;
; 1.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.524      ; 1.840      ;
; 1.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.524      ; 1.840      ;
; 1.130 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.524      ; 1.840      ;
; 1.166 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.488      ; 1.840      ;
; 1.344 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.609      ;
; 1.344 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.609      ;
; 1.344 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.609      ;
; 1.344 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.609      ;
; 1.344 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.609      ;
; 1.344 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.609      ;
; 1.344 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.079      ; 1.609      ;
; 1.447 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.711      ;
; 1.447 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.711      ;
; 1.447 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.711      ;
; 1.447 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.711      ;
; 1.447 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.711      ;
; 1.447 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.711      ;
; 1.447 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.711      ;
; 1.447 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.711      ;
; 1.447 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.711      ;
; 1.447 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.711      ;
; 1.447 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.711      ;
; 1.447 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.711      ;
; 1.447 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.078      ; 1.711      ;
; 1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.718      ;
; 1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.718      ;
; 1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.718      ;
; 1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.718      ;
; 1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.718      ;
; 1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.718      ;
; 1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.718      ;
; 1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.718      ;
; 1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.718      ;
; 1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.718      ;
; 1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.718      ;
; 1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.718      ;
; 1.448 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.084      ; 1.718      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.451 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.722      ;
; 1.486 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.083      ; 1.755      ;
; 1.486 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.083      ; 1.755      ;
; 1.486 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.083      ; 1.755      ;
; 1.486 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.083      ; 1.755      ;
; 1.486 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.083      ; 1.755      ;
; 1.486 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.083      ; 1.755      ;
; 1.486 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.083      ; 1.755      ;
; 1.505 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.776      ;
; 1.505 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.085      ; 1.776      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                       ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                               ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
; 301.48 MHz ; 301.48 MHz      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ;                                                               ;
; 491.16 MHz ; 250.0 MHz       ; CLOCK_50                                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.317 ; -222.069      ;
; CLOCK_50                                                                 ; -1.114 ; -1.114        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.339 ; 0.000         ;
; CLOCK_50                                                                 ; 0.364 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.103 ; -90.914       ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.763 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.570        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.285 ; -182.470      ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -2.317 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.237      ;
; -2.317 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.237      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.306 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.234      ;
; -2.260 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.188      ;
; -2.257 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.185      ;
; -2.257 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.185      ;
; -2.257 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.185      ;
; -2.257 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.185      ;
; -2.234 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.163      ;
; -2.232 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.160      ;
; -2.229 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.157      ;
; -2.229 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.157      ;
; -2.229 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.157      ;
; -2.229 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.157      ;
; -2.211 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 3.141      ;
; -2.207 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.136      ;
; -2.190 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.110      ;
; -2.190 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 3.110      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.179 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.107      ;
; -2.177 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 3.107      ;
; -2.164 ; i2c_master:i2c_master_1|bit_count[1]                                  ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.091      ;
; -2.164 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[2] ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.449     ; 2.714      ;
; -2.135 ; codec_controller:codec_controller_1|count[1]                          ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 3.067      ;
; -2.125 ; i2c_master:i2c_master_1|bit_count[1]                                  ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.052      ;
; -2.125 ; i2c_master:i2c_master_1|bit_count[1]                                  ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.052      ;
; -2.125 ; i2c_master:i2c_master_1|bit_count[1]                                  ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.052      ;
; -2.125 ; i2c_master:i2c_master_1|bit_count[1]                                  ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 3.052      ;
; -2.102 ; i2c_master:i2c_master_1|bit_count[1]                                  ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 3.030      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.084 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.013      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.083 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.070     ; 3.012      ;
; -2.067 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.988      ;
; -2.067 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.988      ;
; -2.067 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.988      ;
; -2.067 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.988      ;
; -2.067 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.988      ;
; -2.067 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.988      ;
; -2.067 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.988      ;
; -2.067 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.988      ;
; -2.067 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.988      ;
; -2.067 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.988      ;
; -2.067 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.988      ;
; -2.067 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.988      ;
; -2.067 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.078     ; 2.988      ;
; -2.067 ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                          ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 2.997      ;
; -2.043 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[6]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 2.963      ;
; -2.043 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[6]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.079     ; 2.963      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.114 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 2.686      ; 4.502      ;
; -1.036 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.073     ; 1.962      ;
; -0.792 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 2.686      ; 4.680      ;
; 0.243  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.073     ; 0.683      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.339 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk_o                      ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk_o                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.608      ;
; 0.386 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.643      ;
; 0.387 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.629      ;
; 0.397 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; i2c_master:i2c_master_1|data[17]                                        ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; i2c_master:i2c_master_1|data[9]                                         ; i2c_master:i2c_master_1|data[10]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; i2c_master:i2c_master_1|data[8]                                         ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.401 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.658      ;
; 0.401 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.658      ;
; 0.401 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.659      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.659      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.659      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.659      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.659      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.659      ;
; 0.402 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.660      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.660      ;
; 0.403 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.660      ;
; 0.404 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.662      ;
; 0.404 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.662      ;
; 0.430 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.672      ;
; 0.442 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.501 ; i2c_master:i2c_master_1|clk_mask[0]                                     ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.743      ;
; 0.507 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.749      ;
; 0.510 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.751      ;
; 0.513 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.770      ;
; 0.513 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.770      ;
; 0.513 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.771      ;
; 0.513 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.771      ;
; 0.513 ; i2c_master:i2c_master_1|data[5]                                         ; i2c_master:i2c_master_1|data[6]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.754      ;
; 0.514 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.771      ;
; 0.530 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.772      ;
; 0.536 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.794      ;
; 0.544 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.786      ;
; 0.546 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.788      ;
; 0.549 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.793      ;
; 0.552 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.810      ;
; 0.553 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.088      ; 0.812      ;
; 0.555 ; i2c_master:i2c_master_1|clk_mask[0]                                     ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.797      ;
; 0.561 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.803      ;
; 0.570 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.827      ;
; 0.573 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.830      ;
; 0.578 ; i2c_master:i2c_master_1|data[12]                                        ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.820      ;
; 0.582 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; i2c_master:i2c_master_1|ack_error                                       ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.449      ; 1.206      ;
; 0.587 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_START                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.830      ;
; 0.592 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.086      ; 0.849      ;
; 0.603 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.848      ;
; 0.626 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.868      ;
; 0.630 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[5]              ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[5]            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.871      ;
; 0.639 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[4]              ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[4]            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 0.880      ;
; 0.654 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.912      ;
; 0.658 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.130      ; 0.959      ;
; 0.674 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.916      ;
; 0.677 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.919      ;
; 0.678 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.936      ;
; 0.682 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[0]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.050      ; 0.903      ;
; 0.687 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 0.929      ;
; 0.698 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.087      ; 0.956      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.364 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 1.082 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 2.787      ; 4.283      ;
; 1.379 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.073      ; 1.623      ;
; 1.443 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 2.787      ; 4.144      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -1.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.029      ;
; -1.103 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.073     ; 2.029      ;
; -1.081 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 2.016      ;
; -1.081 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 2.016      ;
; -1.081 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 2.016      ;
; -1.081 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 2.016      ;
; -1.081 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 2.016      ;
; -1.081 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 2.016      ;
; -1.081 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 2.016      ;
; -1.081 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk_o               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.064     ; 2.016      ;
; -1.017 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.941      ;
; -1.017 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.941      ;
; -1.017 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.941      ;
; -1.017 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.941      ;
; -1.017 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.941      ;
; -1.017 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.941      ;
; -1.017 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.075     ; 1.941      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.882 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.065     ; 1.816      ;
; -0.852 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.063     ; 1.788      ;
; -0.852 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.063     ; 1.788      ;
; -0.817 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.750      ;
; -0.817 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.750      ;
; -0.817 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.750      ;
; -0.817 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.750      ;
; -0.793 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.723      ;
; -0.793 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.723      ;
; -0.793 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.723      ;
; -0.793 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.723      ;
; -0.793 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.723      ;
; -0.793 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.723      ;
; -0.793 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.069     ; 1.723      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.762 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.066     ; 1.695      ;
; -0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.685      ;
; -0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.685      ;
; -0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.685      ;
; -0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.685      ;
; -0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.685      ;
; -0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.685      ;
; -0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.685      ;
; -0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.685      ;
; -0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.685      ;
; -0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.685      ;
; -0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.685      ;
; -0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.685      ;
; -0.753 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.067     ; 1.685      ;
; -0.748 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.675      ;
; -0.748 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.675      ;
; -0.748 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.675      ;
; -0.748 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.675      ;
; -0.748 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.675      ;
; -0.748 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.675      ;
; -0.748 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.675      ;
; -0.748 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.675      ;
; -0.748 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.675      ;
; -0.748 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.675      ;
; -0.748 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.675      ;
; -0.748 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.675      ;
; -0.748 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.072     ; 1.675      ;
; -0.638 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.566      ;
; -0.638 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.566      ;
; -0.638 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.566      ;
; -0.638 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.566      ;
; -0.638 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.566      ;
; -0.638 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.566      ;
; -0.638 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.071     ; 1.566      ;
; -0.513 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.287      ; 1.799      ;
; -0.478 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.322      ; 1.799      ;
; -0.478 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.322      ; 1.799      ;
; -0.478 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.322      ; 1.799      ;
; -0.478 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.322      ; 1.799      ;
; -0.478 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.322      ; 1.799      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.763 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.491      ; 1.425      ;
; 0.763 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.491      ; 1.425      ;
; 0.763 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.491      ; 1.425      ;
; 0.801 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 1.425      ;
; 0.801 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 1.425      ;
; 0.801 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.453      ; 1.425      ;
; 0.904 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.468      ; 1.543      ;
; 0.904 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.468      ; 1.543      ;
; 0.910 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.561      ;
; 0.917 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.502      ; 1.590      ;
; 0.917 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.502      ; 1.590      ;
; 0.917 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.502      ; 1.590      ;
; 0.943 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.447      ; 1.561      ;
; 0.943 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.447      ; 1.561      ;
; 0.943 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.447      ; 1.561      ;
; 0.943 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.447      ; 1.561      ;
; 0.943 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.447      ; 1.561      ;
; 0.943 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.447      ; 1.561      ;
; 0.943 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.447      ; 1.561      ;
; 0.943 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.447      ; 1.561      ;
; 0.943 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.447      ; 1.561      ;
; 0.943 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.447      ; 1.561      ;
; 0.943 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.447      ; 1.561      ;
; 0.943 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.447      ; 1.561      ;
; 0.943 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.447      ; 1.561      ;
; 0.981 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.461      ; 1.613      ;
; 0.981 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.461      ; 1.613      ;
; 0.981 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.461      ; 1.613      ;
; 0.981 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.461      ; 1.613      ;
; 1.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.680      ;
; 1.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.680      ;
; 1.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.680      ;
; 1.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.680      ;
; 1.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.680      ;
; 1.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.680      ;
; 1.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.680      ;
; 1.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.680      ;
; 1.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.680      ;
; 1.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.680      ;
; 1.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.680      ;
; 1.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.680      ;
; 1.029 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.480      ; 1.680      ;
; 1.066 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.443      ; 1.680      ;
; 1.215 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.457      ;
; 1.215 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.457      ;
; 1.215 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.457      ;
; 1.215 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.457      ;
; 1.215 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.457      ;
; 1.215 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.457      ;
; 1.215 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.071      ; 1.457      ;
; 1.299 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.545      ;
; 1.299 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.545      ;
; 1.299 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.545      ;
; 1.299 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.545      ;
; 1.299 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.545      ;
; 1.299 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.545      ;
; 1.299 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.545      ;
; 1.299 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.545      ;
; 1.299 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.545      ;
; 1.299 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.545      ;
; 1.299 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.545      ;
; 1.299 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.545      ;
; 1.299 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.545      ;
; 1.302 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.543      ;
; 1.302 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.543      ;
; 1.302 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.543      ;
; 1.302 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.543      ;
; 1.302 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.543      ;
; 1.302 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.543      ;
; 1.302 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.543      ;
; 1.302 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.543      ;
; 1.302 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.543      ;
; 1.302 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.543      ;
; 1.302 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.543      ;
; 1.302 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.543      ;
; 1.302 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.070      ; 1.543      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.313 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.075      ; 1.559      ;
; 1.345 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.589      ;
; 1.345 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.589      ;
; 1.345 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.589      ;
; 1.345 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.589      ;
; 1.345 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.589      ;
; 1.345 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.589      ;
; 1.345 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.073      ; 1.589      ;
; 1.361 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.076      ; 1.608      ;
; 1.361 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.076      ; 1.608      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -0.765 ; -58.316       ;
; CLOCK_50                                                                 ; -0.510 ; -0.510        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.174 ; 0.000         ;
; CLOCK_50                                                                 ; 0.187 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                             ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -0.186 ; -3.915        ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                             ;
+--------------------------------------------------------------------------+-------+---------------+
; Clock                                                                    ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------+-------+---------------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.382 ; 0.000         ;
+--------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                 ; -3.000 ; -5.700        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -1.000 ; -142.000      ;
+--------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.711      ;
; -0.761 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.707      ;
; -0.761 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.707      ;
; -0.761 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.707      ;
; -0.761 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.707      ;
; -0.747 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.695      ;
; -0.737 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.683      ;
; -0.734 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 1.673      ;
; -0.734 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 1.673      ;
; -0.713 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.658      ;
; -0.713 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.658      ;
; -0.713 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.658      ;
; -0.713 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.658      ;
; -0.713 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 1.658      ;
; -0.699 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.646      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.696 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.642      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.673 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 1.620      ;
; -0.660 ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[2] ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.237     ; 1.410      ;
; -0.657 ; i2c_master:i2c_master_1|bit_count[1]                                  ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.043     ; 1.601      ;
; -0.655 ; codec_controller:codec_controller_1|count[1]                          ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 1.606      ;
; -0.654 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.602      ;
; -0.651 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 1.590      ;
; -0.651 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 1.590      ;
; -0.646 ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.592      ;
; -0.646 ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.592      ;
; -0.646 ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.592      ;
; -0.646 ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.592      ;
; -0.645 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[6]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 1.584      ;
; -0.645 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[6]            ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.048     ; 1.584      ;
; -0.637 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.585      ;
; -0.634 ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; i2c_master:i2c_master_1|data[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.148      ; 1.769      ;
; -0.632 ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.039     ; 1.580      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.625 ; i2c_master:i2c_master_1|clk_edge_mask[1]                              ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.571      ;
; -0.622 ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.568      ;
; -0.619 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.141      ; 1.747      ;
; -0.609 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.555      ;
; -0.609 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.555      ;
; -0.609 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.555      ;
; -0.609 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.555      ;
; -0.609 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.555      ;
; -0.609 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.555      ;
; -0.609 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.555      ;
; -0.609 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.555      ;
; -0.609 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.555      ;
; -0.609 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.555      ;
; -0.609 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]            ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.041     ; 1.555      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.510 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.500        ; 1.514      ; 2.606      ;
; -0.068 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.043     ; 1.012      ;
; 0.204  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 1.000        ; 1.514      ; 2.392      ;
; 0.585  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 1.000        ; -0.043     ; 0.359      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                               ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.174 ; i2c_master:i2c_master_1|scl                                             ; i2c_master:i2c_master_1|scl                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|data[0]                                         ; i2c_master:i2c_master_1|data[0]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                           ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|byte_count[1]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[0]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|bit_count[2]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|fsm_state.S_IDLE                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master:i2c_master_1|ack                                             ; i2c_master:i2c_master_1|ack                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|sda                                             ; i2c_master:i2c_master_1|sda                                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                  ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[2]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; codec_controller:codec_controller_1|count[3]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; codec_controller:codec_controller_1|fsm_reg.state_idle                  ; codec_controller:codec_controller_1|fsm_reg.state_idle                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[1]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; i2c_master:i2c_master_1|data[17]                                        ; i2c_master:i2c_master_1|data[18]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; i2c_master:i2c_master_1|data[15]                                        ; i2c_master:i2c_master_1|data[16]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; i2c_master:i2c_master_1|data[14]                                        ; i2c_master:i2c_master_1|data[15]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; i2c_master:i2c_master_1|data[9]                                         ; i2c_master:i2c_master_1|data[10]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; i2c_master:i2c_master_1|data[8]                                         ; i2c_master:i2c_master_1|data[9]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; i2c_master:i2c_master_1|bit_count[0]                                    ; i2c_master:i2c_master_1|bit_count[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; codec_controller:codec_controller_1|count[0]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk_o                      ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk_o                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[0] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.324      ;
; 0.192 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.325      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.326      ;
; 0.193 ; i2c_master:i2c_master_1|clk_divider[4]                                  ; i2c_master:i2c_master_1|clk_divider[4]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; i2c_master:i2c_master_1|bit_count[1]                                    ; i2c_master:i2c_master_1|bit_count[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.326      ;
; 0.194 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.326      ;
; 0.195 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.328      ;
; 0.195 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.328      ;
; 0.216 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.341      ;
; 0.221 ; codec_controller:codec_controller_1|count[2]                            ; codec_controller:codec_controller_1|count[3]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.345      ;
; 0.248 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.372      ;
; 0.249 ; i2c_master:i2c_master_1|data[20]                                        ; i2c_master:i2c_master_1|data[21]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; i2c_master:i2c_master_1|data[5]                                         ; i2c_master:i2c_master_1|data[6]                                       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.384      ;
; 0.252 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.384      ;
; 0.252 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.385      ;
; 0.253 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.385      ;
; 0.253 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.386      ;
; 0.253 ; i2c_master:i2c_master_1|clk_mask[0]                                     ; i2c_master:i2c_master_1|clk_edge_mask[2]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.378      ;
; 0.254 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.386      ;
; 0.255 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.379      ;
; 0.256 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.380      ;
; 0.258 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.382      ;
; 0.260 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.384      ;
; 0.262 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; infrastructure:infrastructure_1|synchronize:synchronize_2|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_2|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.265 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.398      ;
; 0.266 ; i2c_master:i2c_master_1|clk_mask[0]                                     ; i2c_master:i2c_master_1|clk_edge_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.400      ;
; 0.268 ; i2c_master:i2c_master_1|data[12]                                        ; i2c_master:i2c_master_1|data[13]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.042      ; 0.394      ;
; 0.272 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                       ; i2c_master:i2c_master_1|fsm_state.S_STOP                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.396      ;
; 0.277 ; i2c_master:i2c_master_1|ack_error                                       ; i2c_master:i2c_master_1|write_done                                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.598      ;
; 0.283 ; i2c_master:i2c_master_1|clk_divider[2]                                  ; i2c_master:i2c_master_1|clk_divider[2]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.415      ;
; 0.285 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.417      ;
; 0.288 ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START                      ; i2c_master:i2c_master_1|fsm_state.S_START                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.412      ;
; 0.290 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.414      ;
; 0.291 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; i2c_master:i2c_master_1|data[10]                                        ; i2c_master:i2c_master_1|data[11]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.417      ;
; 0.295 ; i2c_master:i2c_master_1|clk_divider[3]                                  ; i2c_master:i2c_master_1|clk_divider[3]                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.048      ; 0.427      ;
; 0.297 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.421      ;
; 0.300 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; codec_controller:codec_controller_1|count[1]                            ; codec_controller:codec_controller_1|count[0]                          ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; i2c_master:i2c_master_1|byte_count[0]                                   ; i2c_master:i2c_master_1|byte_count[1]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.310 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.069      ; 0.463      ;
; 0.311 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.444      ;
; 0.316 ; i2c_master:i2c_master_1|fsm_state.S_IDLE                                ; i2c_master:i2c_master_1|data[12]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.041      ; 0.441      ;
; 0.318 ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]         ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.442      ;
; 0.320 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[5]              ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[5]            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.444      ;
; 0.321 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.454      ;
; 0.322 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13]        ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13]      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.446      ;
; 0.326 ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]         ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.049      ; 0.459      ;
; 0.327 ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[4]              ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[4]            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.451      ;
; 0.327 ; i2c_master:i2c_master_1|data[16]                                        ; i2c_master:i2c_master_1|data[17]                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.451      ;
; 0.335 ; infrastructure:infrastructure_1|synchronize:synchronize_1|tmp_signal[1] ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.459      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.187 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.314      ;
; 0.396 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; 0.000        ; 1.577      ; 2.192      ;
; 0.705 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[0] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; CLOCK_50    ; 0.000        ; 0.043      ; 0.832      ;
; 1.082 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50    ; -0.500       ; 1.577      ; 2.378      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -0.186 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.128      ;
; -0.186 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.128      ;
; -0.171 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[6]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.121      ;
; -0.171 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[0]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.121      ;
; -0.171 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[1]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.121      ;
; -0.171 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[2]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.121      ;
; -0.171 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[4]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.121      ;
; -0.171 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[3]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.121      ;
; -0.171 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|bit_counter:bit_counter_1|count[5]       ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.121      ;
; -0.171 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|BCLK_GEN:bckl_gen_1|bclk_o               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 1.121      ;
; -0.118 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.060      ;
; -0.118 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.060      ;
; -0.118 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.060      ;
; -0.118 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.060      ;
; -0.118 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.060      ;
; -0.118 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.060      ;
; -0.118 ; i2c_master:i2c_master_1|ack_error                                     ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.045     ; 1.060      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.038     ; 1.023      ;
; -0.057 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[1]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.013      ;
; -0.057 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|byte_count[0]                            ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.031     ; 1.013      ;
; -0.011 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.034     ; 0.964      ;
; -0.011 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.034     ; 0.964      ;
; -0.011 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[2]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.034     ; 0.964      ;
; -0.011 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[0]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.034     ; 0.964      ;
; -0.001 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 0.951      ;
; -0.001 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 0.951      ;
; -0.001 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 0.951      ;
; -0.001 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 0.951      ;
; -0.001 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 0.951      ;
; -0.001 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 0.951      ;
; -0.001 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.037     ; 0.951      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.024  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.035     ; 0.928      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.919      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.919      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.919      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.919      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.919      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.919      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.919      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.919      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.919      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.919      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.919      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.919      ;
; 0.026  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.042     ; 0.919      ;
; 0.031  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 0.920      ;
; 0.031  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 0.920      ;
; 0.031  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 0.920      ;
; 0.031  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 0.920      ;
; 0.031  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 0.920      ;
; 0.031  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 0.920      ;
; 0.031  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 0.920      ;
; 0.031  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 0.920      ;
; 0.031  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 0.920      ;
; 0.031  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 0.920      ;
; 0.031  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 0.920      ;
; 0.031  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 0.920      ;
; 0.031  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.036     ; 0.920      ;
; 0.112  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.835      ;
; 0.112  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.835      ;
; 0.112  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.835      ;
; 0.112  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.835      ;
; 0.112  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.835      ;
; 0.112  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.835      ;
; 0.112  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; -0.040     ; 0.835      ;
; 0.117  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.144      ; 1.014      ;
; 0.133  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.160      ; 1.014      ;
; 0.133  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.160      ; 1.014      ;
; 0.133  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.160      ; 1.014      ;
; 0.133  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.160      ; 1.014      ;
; 0.133  ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1.000        ; 0.160      ; 1.014      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]'                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                          ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.382 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.258      ; 0.724      ;
; 0.382 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.258      ; 0.724      ;
; 0.382 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.258      ; 0.724      ;
; 0.399 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.241      ; 0.724      ;
; 0.399 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[4]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.241      ; 0.724      ;
; 0.399 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|write_done                               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.241      ; 0.724      ;
; 0.469 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|scl                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.252      ; 0.805      ;
; 0.471 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.242      ; 0.797      ;
; 0.471 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.242      ; 0.797      ;
; 0.472 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[3]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.262      ; 0.818      ;
; 0.472 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[2]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.262      ; 0.818      ;
; 0.472 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[1]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.262      ; 0.818      ;
; 0.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.805      ;
; 0.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.805      ;
; 0.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.805      ;
; 0.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.805      ;
; 0.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.805      ;
; 0.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.805      ;
; 0.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.805      ;
; 0.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.805      ;
; 0.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.805      ;
; 0.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.805      ;
; 0.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.805      ;
; 0.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.805      ;
; 0.484 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_1|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.237      ; 0.805      ;
; 0.516 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[4]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.236      ; 0.836      ;
; 0.516 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[3]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.236      ; 0.836      ;
; 0.516 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[2]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.236      ; 0.836      ;
; 0.516 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_divider[1]                           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.236      ; 0.836      ;
; 0.531 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.864      ;
; 0.531 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.864      ;
; 0.531 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.864      ;
; 0.531 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.864      ;
; 0.531 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.864      ;
; 0.531 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.864      ;
; 0.531 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.864      ;
; 0.531 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.864      ;
; 0.531 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.864      ;
; 0.531 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.864      ;
; 0.531 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[2]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.864      ;
; 0.531 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[1]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.864      ;
; 0.531 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_s2p:shiftreg_s2p_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.249      ; 0.864      ;
; 0.548 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_2|shiftreg[0]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.232      ; 0.864      ;
; 0.648 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_start_write    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.772      ;
; 0.648 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[2]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.772      ;
; 0.648 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[0]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.772      ;
; 0.648 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[3]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.772      ;
; 0.648 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_idle           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.772      ;
; 0.648 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|count[1]                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.772      ;
; 0.648 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; codec_controller:codec_controller_1|fsm_reg.state_wait           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.040      ; 0.772      ;
; 0.671 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[23]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.800      ;
; 0.671 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[18]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.800      ;
; 0.671 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[17]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.800      ;
; 0.671 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[12]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.800      ;
; 0.671 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[0]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.800      ;
; 0.671 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_SEND_BYTE                    ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.800      ;
; 0.671 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_IDLE                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.800      ;
; 0.671 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.800      ;
; 0.671 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|ack_error                                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.800      ;
; 0.671 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[2]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.800      ;
; 0.671 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[0]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.800      ;
; 0.671 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[1]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.800      ;
; 0.671 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_mask[0]                              ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.045      ; 0.800      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[22]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[21]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[20]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[16]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[15]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[14]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[13]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[11]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[10]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[9]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[8]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[7]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[6]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[5]                                  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.674 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|clk_edge_mask[1]                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.046      ; 0.804      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[15] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[14] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[13] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[12] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[11] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[10] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[9]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[8]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[7]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[6]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[5]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[4]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.797      ;
; 0.675 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2s_master:i2s_master_1|shiftreg_p2s:shiftreg_p2s_1|shiftreg[3]  ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.038      ; 0.797      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|sda                                      ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.819      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_START               ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.819      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_ACK_BYTE                     ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.819      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_STOP                ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.819      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_WAIT_FOR_NEXT_BYTE           ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.819      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_START                        ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.819      ;
; 0.692 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|fsm_state.S_STOP                         ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.043      ; 0.819      ;
; 0.695 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|data[19]                                 ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.047      ; 0.826      ;
; 0.695 ; infrastructure:infrastructure_1|synchronize:synchronize_1|signal_o[0] ; i2c_master:i2c_master_1|bit_count[1]                             ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 0.000        ; 0.047      ; 0.826      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                          ; -2.636   ; 0.174 ; -1.289   ; 0.382   ; -3.000              ;
;  CLOCK_50                                                                 ; -1.260   ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -2.636   ; 0.174 ; -1.289   ; 0.382   ; -1.285              ;
; Design-wide TNS                                                           ; -257.883 ; 0.0   ; -112.866 ; 0.0     ; -188.04             ;
;  CLOCK_50                                                                 ; -1.260   ; 0.000 ; N/A      ; N/A     ; -5.700              ;
;  infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; -256.623 ; 0.000 ; -112.866 ; 0.000   ; -182.470            ;
+---------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GPIO_26                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                 ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; 2        ; 0        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; 1        ; 1        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1867     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                  ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; 2        ; 0        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; CLOCK_50                                                                 ; 1        ; 1        ; 0        ; 0        ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 1867     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                              ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 137      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                               ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; 137      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                     ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+
; Target                                                                   ; Clock                                                                    ; Type ; Status      ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+
; CLOCK_50                                                                 ; CLOCK_50                                                                 ; Base ; Constrained ;
; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] ; Base ; Constrained ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 13 22:25:07 2019
Info: Command: quartus_sta Milestone3 -c Milestone3
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Milestone3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.636            -256.623 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -1.260              -1.260 CLOCK_50 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.407               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.289            -112.866 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 0.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.828               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CLOCK_50 
    Info (332119):    -1.285            -182.470 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.317            -222.069 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -1.114              -1.114 CLOCK_50 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.364               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.103             -90.914 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 0.763
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.763               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 CLOCK_50 
    Info (332119):    -1.285            -182.470 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.765
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.765             -58.316 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):    -0.510              -0.510 CLOCK_50 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
    Info (332119):     0.187               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.186              -3.915 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case removal slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.700 CLOCK_50 
    Info (332119):    -1.000            -142.000 infrastructure:infrastructure_1|modulo_divider:modulo_divider_1|count[1] 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4856 megabytes
    Info: Processing ended: Thu Jun 13 22:25:12 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


