{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@164:184@HdlStmProcess", "\n  always @(posedge dma_clk) begin\n    dma_waddr_rel_t_m <= {dma_waddr_rel_t_m[1:0], adc_waddr_rel_t};\n  end\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rst <= 1'b1;\n      dma_waddr_rel <= 'd0;\n    end else begin\n      dma_rst <= 1'b0;\n      if (dma_waddr_rel_t_s == 1'b1) begin\n        dma_waddr_rel <= adc_waddr_rel;\n      end\n    end\n  end\n\n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr < dma_waddr_rel_s) ? dma_wready_s : 1'b0;\n\n  always @(posedge dma_clk) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[170, "    if (dma_xfer_req == 1'b0) begin\n"], [171, "      dma_rst <= 1'b1;\n"], [172, "      dma_waddr_rel <= 'd0;\n"], [174, "      dma_rst <= 1'b0;\n"], [175, "      if (dma_waddr_rel_t_s == 1'b1) begin\n"], [176, "        dma_waddr_rel <= adc_waddr_rel;\n"], [177, "      end\n"]], "Add": [[172, "    if (dma_read_rst_s == 1'b1) begin\n"], [172, "      dma_waddr_int <= 'd0;\n"], [177, "      dma_waddr_int <= {dma_waddr_int_s,{ADDRESS_PADDING_WIDTH{1'b0}}};\n"], [179, "  assign dma_read_rst_s = ~dma_xfer_req;\n"]]}}