\hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status}{}\doxysection{A\+HB Peripheral Clock Enable Disable Status}
\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status}\index{AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the A\+HB peripheral clock.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gaab05e603c9cadd72e4b6397837b46cef}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+D\+M\+A1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gae89d94d6252c79e450623f69eb939ed6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+D\+M\+A1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga87efa23f18c79992ea64654c4d159f3b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+S\+R\+A\+M\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga44b59a52419512fd34d2d87190bf39c8}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+S\+R\+A\+M\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga40f5675d8f45c678b8a2f43fca8f991e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gaeab36991bb98be402aae3d70b0887658}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga0e1b25cbf589c1c47c1d069e4c803d56}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+C\+R\+C\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga3d2645916b9ee9bad8c724a719c621d9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+C\+R\+C\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Get the enable or disable status of the A\+HB peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga3d2645916b9ee9bad8c724a719c621d9}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga3d2645916b9ee9bad8c724a719c621d9}} 
\index{AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED}!AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+C\+R\+C\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})}

\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga0e1b25cbf589c1c47c1d069e4c803d56}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga0e1b25cbf589c1c47c1d069e4c803d56}} 
\index{AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED}!AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+C\+R\+C\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})}

\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gae89d94d6252c79e450623f69eb939ed6}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gae89d94d6252c79e450623f69eb939ed6}} 
\index{AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}!AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+D\+M\+A1\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})}

\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gaab05e603c9cadd72e4b6397837b46cef}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gaab05e603c9cadd72e4b6397837b46cef}} 
\index{AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}!AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+D\+M\+A1\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})}

\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gaeab36991bb98be402aae3d70b0887658}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gaeab36991bb98be402aae3d70b0887658}} 
\index{AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_FLITF\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_DISABLED}!AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})}

\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga40f5675d8f45c678b8a2f43fca8f991e}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga40f5675d8f45c678b8a2f43fca8f991e}} 
\index{AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_FLITF\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_ENABLED}!AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+F\+L\+I\+T\+F\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})}

\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga44b59a52419512fd34d2d87190bf39c8}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga44b59a52419512fd34d2d87190bf39c8}} 
\index{AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SRAM\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SRAM\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SRAM\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SRAM\_IS\_CLK\_DISABLED}!AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SRAM\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+S\+R\+A\+M\+EN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})}

\mbox{\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga87efa23f18c79992ea64654c4d159f3b}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga87efa23f18c79992ea64654c4d159f3b}} 
\index{AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SRAM\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SRAM\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SRAM\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SRAM\_IS\_CLK\_ENABLED}!AHB Peripheral Clock Enable Disable Status@{AHB Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SRAM\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+H\+B\+E\+NR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{R\+C\+C\+\_\+\+A\+H\+B\+E\+N\+R\+\_\+\+S\+R\+A\+M\+EN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{R\+E\+S\+ET}})}

