

================================================================
== Vitis HLS Report for 'backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I'
================================================================
* Date:           Sun Nov  9 16:02:12 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.467 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |       10|       10|  50.000 ns|  50.000 ns|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BWD_I   |        8|        8|         5|          3|          1|     2|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./components.h:104]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load"   --->   Operation 9 'read' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load"   --->   Operation 10 'read' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load"   --->   Operation 11 'read' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load"   --->   Operation 12 'read' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%delta_2_cast2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_2_cast2"   --->   Operation 13 'read' 'delta_2_cast2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%delta_2_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_2_cast"   --->   Operation 14 'read' 'delta_2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%delta_2_cast2_cast = sext i16 %delta_2_cast2_read"   --->   Operation 15 'sext' 'delta_2_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%delta_2_cast_cast = sext i16 %delta_2_cast_read"   --->   Operation 16 'sext' 'delta_2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln104 = store i2 0, i2 %i" [./components.h:104]   --->   Operation 29 'store' 'store_ln104' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [./components.h:104]   --->   Operation 31 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.43ns)   --->   "%icmp_ln104 = icmp_eq  i2 %i_1, i2 2" [./components.h:104]   --->   Operation 32 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.43ns)   --->   "%icmp_ln108 = icmp_eq  i2 %i_1, i2 1" [./components.h:108]   --->   Operation 33 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.27ns)   --->   "%k = select i1 %icmp_ln108, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load_read, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load_read" [./components.h:108]   --->   Operation 34 'select' 'k' <Predicate = (!icmp_ln104)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i3 %k" [./components.h:108]   --->   Operation 35 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2" [./components.h:108]   --->   Operation 36 'bitselect' 'tmp' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.30ns)   --->   "%u_index = select i1 %icmp_ln108, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load_read, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load_read" [./components.h:109]   --->   Operation 37 'select' 'u_index' <Predicate = (!icmp_ln104)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i8 %u_index" [./components.h:112]   --->   Operation 38 'zext' 'zext_ln112_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%LUT_B0_addr = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln112_1" [./components.h:112]   --->   Operation 39 'getelementptr' 'LUT_B0_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.62ns)   --->   "%LUT_B0_load = load i8 %LUT_B0_addr" [./components.h:112]   --->   Operation 40 'load' 'LUT_B0_load' <Predicate = (!icmp_ln104)> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%LUT_B1_addr = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln112_1" [./components.h:113]   --->   Operation 41 'getelementptr' 'LUT_B1_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.64ns)   --->   "%LUT_B1_load = load i8 %LUT_B1_addr" [./components.h:113]   --->   Operation 42 'load' 'LUT_B1_load' <Predicate = (!icmp_ln104)> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%LUT_B2_addr = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln112_1" [./components.h:114]   --->   Operation 43 'getelementptr' 'LUT_B2_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.64ns)   --->   "%LUT_B2_load = load i8 %LUT_B2_addr" [./components.h:114]   --->   Operation 44 'load' 'LUT_B2_load' <Predicate = (!icmp_ln104)> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%LUT_B3_addr = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln112_1" [./components.h:115]   --->   Operation 45 'getelementptr' 'LUT_B3_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.62ns)   --->   "%LUT_B3_load = load i8 %LUT_B3_addr" [./components.h:115]   --->   Operation 46 'load' 'LUT_B3_load' <Predicate = (!icmp_ln104)> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i1 %tmp" [./components.h:108]   --->   Operation 47 'zext' 'zext_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.62ns)   --->   "%LUT_B0_load = load i8 %LUT_B0_addr" [./components.h:112]   --->   Operation 48 'load' 'LUT_B0_load' <Predicate = (!icmp_ln104)> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i8 %LUT_B0_load" [./components.h:112]   --->   Operation 49 'zext' 'zext_ln112_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.94ns)   --->   "%mul_ln112 = mul i24 %zext_ln112_2, i24 %delta_2_cast_cast" [./components.h:112]   --->   Operation 50 'mul' 'mul_ln112' <Predicate = (!icmp_ln104)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 51 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 52 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 53 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 54 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 55 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 56 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 57 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 58 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:112]   --->   Operation 59 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 60 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:112]   --->   Operation 60 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 61 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:112]   --->   Operation 61 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 62 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:112]   --->   Operation 62 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 63 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:112]   --->   Operation 63 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 64 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:112]   --->   Operation 64 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 65 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:112]   --->   Operation 65 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 66 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:112]   --->   Operation 66 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 67 [1/2] (0.64ns)   --->   "%LUT_B1_load = load i8 %LUT_B1_addr" [./components.h:113]   --->   Operation 67 'load' 'LUT_B1_load' <Predicate = (!icmp_ln104)> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i10 %LUT_B1_load" [./components.h:113]   --->   Operation 68 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.94ns)   --->   "%mul_ln113 = mul i26 %zext_ln113_2, i26 %delta_2_cast2_cast" [./components.h:113]   --->   Operation 69 'mul' 'mul_ln113' <Predicate = (!icmp_ln104)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.57ns)   --->   "%add_ln113 = add i3 %k, i3 1" [./components.h:113]   --->   Operation 70 'add' 'add_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln113, i32 2" [./components.h:113]   --->   Operation 71 'bitselect' 'tmp_66' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i1 %tmp_66" [./components.h:113]   --->   Operation 72 'zext' 'zext_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 73 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 74 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 75 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 76 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 77 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 78 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 79 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 80 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:113]   --->   Operation 81 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 82 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:113]   --->   Operation 82 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 83 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:113]   --->   Operation 83 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 84 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:113]   --->   Operation 84 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 85 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:113]   --->   Operation 85 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 86 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:113]   --->   Operation 86 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 87 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:113]   --->   Operation 87 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 88 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:113]   --->   Operation 88 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 89 [1/2] (0.64ns)   --->   "%LUT_B2_load = load i8 %LUT_B2_addr" [./components.h:114]   --->   Operation 89 'load' 'LUT_B2_load' <Predicate = (!icmp_ln104)> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_2 : Operation 90 [1/1] (0.57ns)   --->   "%add_ln114 = add i3 %k, i3 2" [./components.h:114]   --->   Operation 90 'add' 'add_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114, i32 2" [./components.h:114]   --->   Operation 91 'bitselect' 'tmp_72' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i1 %tmp_72" [./components.h:114]   --->   Operation 92 'zext' 'zext_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 93 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 94 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 95 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 96 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 97 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 98 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 99 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 100 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 101 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 102 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 102 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 103 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 103 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 104 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 104 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 105 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 105 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 106 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 106 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 107 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 107 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 108 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 108 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 109 [1/2] (0.62ns)   --->   "%LUT_B3_load = load i8 %LUT_B3_addr" [./components.h:115]   --->   Operation 109 'load' 'LUT_B3_load' <Predicate = (!icmp_ln104)> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 110 [1/1] (0.57ns)   --->   "%add_ln115 = add i3 %k, i3 3" [./components.h:115]   --->   Operation 110 'add' 'add_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115, i32 2" [./components.h:115]   --->   Operation 111 'bitselect' 'tmp_78' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i1 %tmp_78" [./components.h:115]   --->   Operation 112 'zext' 'zext_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 113 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 114 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 115 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 116 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 117 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 118 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 119 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 120 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:115]   --->   Operation 121 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 122 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:115]   --->   Operation 122 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 123 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:115]   --->   Operation 123 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 124 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:115]   --->   Operation 124 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 125 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:115]   --->   Operation 125 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 126 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:115]   --->   Operation 126 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 127 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:115]   --->   Operation 127 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 128 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:115]   --->   Operation 128 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 3.46>
ST_3 : Operation 129 [1/1] (0.43ns)   --->   "%add_ln104 = add i2 %i_1, i2 1" [./components.h:104]   --->   Operation 129 'add' 'add_ln104' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.body4.split, void %for.end62.exitStub" [./components.h:104]   --->   Operation 130 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [./components.h:105]   --->   Operation 131 'specpipeline' 'specpipeline_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln104 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [./components.h:104]   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [./components.h:104]   --->   Operation 133 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 134 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:112]   --->   Operation 134 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 135 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:112]   --->   Operation 135 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 136 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:112]   --->   Operation 136 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 137 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:112]   --->   Operation 137 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 138 [1/1] (0.45ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6, i16 0, i2 %trunc_ln108" [./components.h:112]   --->   Operation 138 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln104 & !icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:112]   --->   Operation 139 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 140 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:112]   --->   Operation 140 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 141 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:112]   --->   Operation 141 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 142 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:112]   --->   Operation 142 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 143 [1/1] (0.45ns)   --->   "%tmp_47 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6, i16 0, i2 %trunc_ln108" [./components.h:112]   --->   Operation 143 'sparsemux' 'tmp_47' <Predicate = (!icmp_ln104 & icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.24ns)   --->   "%select_ln112 = select i1 %icmp_ln108, i16 %tmp_47, i16 %tmp_s" [./components.h:112]   --->   Operation 144 'select' 'select_ln112' <Predicate = (!icmp_ln104)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln112, i10 0" [./components.h:112]   --->   Operation 145 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i26 %shl_ln" [./components.h:112]   --->   Operation 146 'sext' 'sext_ln112' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i24 %mul_ln112" [./components.h:112]   --->   Operation 147 'sext' 'sext_ln112_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln112_2 = sext i24 %mul_ln112" [./components.h:112]   --->   Operation 148 'sext' 'sext_ln112_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.84ns)   --->   "%sub_ln112 = sub i27 %sext_ln112, i27 %sext_ln112_2" [./components.h:112]   --->   Operation 149 'sub' 'sub_ln112' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.84ns)   --->   "%icmp_ln112 = icmp_eq  i26 %shl_ln, i26 %sext_ln112_1" [./components.h:112]   --->   Operation 150 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.43ns)   --->   "%icmp_ln112_1 = icmp_eq  i2 %i_1, i2 0" [./components.h:112]   --->   Operation 151 'icmp' 'icmp_ln112_1' <Predicate = (!icmp_ln104)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %if.end.i.i511, void %if.then.i.i509" [./components.h:112]   --->   Operation 152 'br' 'br_ln112' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i482680.case.191, void %V42.i.i22.i.i482680.case.090" [./components.h:112]   --->   Operation 153 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.3103, i2 0, void %V42.i.i22.i.i482680.case.0100, i2 1, void %V42.i.i22.i.i482680.case.1101, i2 2, void %V42.i.i22.i.i482680.case.2102" [./components.h:112]   --->   Operation 154 'switch' 'switch_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 155 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:112]   --->   Operation 155 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit99" [./components.h:112]   --->   Operation 156 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:112]   --->   Operation 157 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit99" [./components.h:112]   --->   Operation 158 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:112]   --->   Operation 159 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit99" [./components.h:112]   --->   Operation 160 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:112]   --->   Operation 161 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit99" [./components.h:112]   --->   Operation 162 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit89" [./components.h:112]   --->   Operation 163 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.397, i2 0, void %V42.i.i22.i.i482680.case.094, i2 1, void %V42.i.i22.i.i482680.case.195, i2 2, void %V42.i.i22.i.i482680.case.296" [./components.h:112]   --->   Operation 164 'switch' 'switch_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 165 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:112]   --->   Operation 165 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit93" [./components.h:112]   --->   Operation 166 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:112]   --->   Operation 167 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit93" [./components.h:112]   --->   Operation 168 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:112]   --->   Operation 169 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit93" [./components.h:112]   --->   Operation 170 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:112]   --->   Operation 171 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit93" [./components.h:112]   --->   Operation 172 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit89" [./components.h:112]   --->   Operation 173 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end.i.i511" [./components.h:112]   --->   Operation 174 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.318, i2 0, void %V42.i.i22.i.i482680.case.015, i2 1, void %V42.i.i22.i.i482680.case.116, i2 2, void %V42.i.i22.i.i482680.case.217" [./components.h:112]   --->   Operation 175 'switch' 'switch_ln112' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:112]   --->   Operation 176 'br' 'br_ln112' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.3, i2 0, void %V42.i.i22.i.i482680.case.011, i2 1, void %V42.i.i22.i.i482680.case.112, i2 2, void %V42.i.i22.i.i482680.case.2" [./components.h:112]   --->   Operation 177 'switch' 'switch_ln112' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:112]   --->   Operation 178 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 179 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:113]   --->   Operation 179 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 180 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:113]   --->   Operation 180 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 181 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:113]   --->   Operation 181 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 182 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:113]   --->   Operation 182 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 183 [1/1] (0.45ns)   --->   "%tmp_48 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5, i16 0, i2 %trunc_ln108" [./components.h:113]   --->   Operation 183 'sparsemux' 'tmp_48' <Predicate = (!icmp_ln104 & !icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:113]   --->   Operation 184 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 185 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:113]   --->   Operation 185 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 186 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:113]   --->   Operation 186 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 187 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:113]   --->   Operation 187 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 188 [1/1] (0.45ns)   --->   "%tmp_49 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5, i16 0, i2 %trunc_ln108" [./components.h:113]   --->   Operation 188 'sparsemux' 'tmp_49' <Predicate = (!icmp_ln104 & icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.24ns)   --->   "%select_ln113 = select i1 %icmp_ln108, i16 %tmp_49, i16 %tmp_48" [./components.h:113]   --->   Operation 189 'select' 'select_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln113, i10 0" [./components.h:113]   --->   Operation 190 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i26 %shl_ln1" [./components.h:113]   --->   Operation 191 'sext' 'sext_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln113_1 = sext i26 %mul_ln113" [./components.h:113]   --->   Operation 192 'sext' 'sext_ln113_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.84ns)   --->   "%sub_ln113 = sub i27 %sext_ln113, i27 %sext_ln113_1" [./components.h:113]   --->   Operation 193 'sub' 'sub_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.84ns)   --->   "%icmp_ln113 = icmp_eq  i26 %shl_ln1, i26 %mul_ln113" [./components.h:113]   --->   Operation 194 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %if.end.i.i319, void %if.then.i.i317" [./components.h:113]   --->   Operation 195 'br' 'br_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i290706.case.1136, void %V42.i.i22.i.i290706.case.0135" [./components.h:113]   --->   Operation 196 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0145, i2 2, void %V42.i.i22.i.i290706.case.3148, i2 0, void %V42.i.i22.i.i290706.case.1146, i2 1, void %V42.i.i22.i.i290706.case.2147" [./components.h:113]   --->   Operation 197 'switch' 'switch_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & icmp_ln113)> <Delay = 0.66>
ST_3 : Operation 198 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:113]   --->   Operation 198 'store' 'store_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit144" [./components.h:113]   --->   Operation 199 'br' 'br_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:113]   --->   Operation 200 'store' 'store_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit144" [./components.h:113]   --->   Operation 201 'br' 'br_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:113]   --->   Operation 202 'store' 'store_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit144" [./components.h:113]   --->   Operation 203 'br' 'br_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:113]   --->   Operation 204 'store' 'store_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit144" [./components.h:113]   --->   Operation 205 'br' 'br_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit134" [./components.h:113]   --->   Operation 206 'br' 'br_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0139, i2 2, void %V42.i.i22.i.i290706.case.3142, i2 0, void %V42.i.i22.i.i290706.case.1140, i2 1, void %V42.i.i22.i.i290706.case.2141" [./components.h:113]   --->   Operation 207 'switch' 'switch_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & icmp_ln113)> <Delay = 0.66>
ST_3 : Operation 208 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:113]   --->   Operation 208 'store' 'store_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit138" [./components.h:113]   --->   Operation 209 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:113]   --->   Operation 210 'store' 'store_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit138" [./components.h:113]   --->   Operation 211 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:113]   --->   Operation 212 'store' 'store_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit138" [./components.h:113]   --->   Operation 213 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:113]   --->   Operation 214 'store' 'store_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit138" [./components.h:113]   --->   Operation 215 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit134" [./components.h:113]   --->   Operation 216 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln113 = br void %if.end.i.i319" [./components.h:113]   --->   Operation 217 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.035, i2 2, void %V42.i.i22.i.i290706.case.338, i2 0, void %V42.i.i22.i.i290706.case.136, i2 1, void %V42.i.i22.i.i290706.case.237" [./components.h:113]   --->   Operation 218 'switch' 'switch_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:113]   --->   Operation 219 'br' 'br_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.031, i2 2, void %V42.i.i22.i.i290706.case.3, i2 0, void %V42.i.i22.i.i290706.case.132, i2 1, void %V42.i.i22.i.i290706.case.2" [./components.h:113]   --->   Operation 220 'switch' 'switch_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:113]   --->   Operation 221 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i10 %LUT_B2_load" [./components.h:114]   --->   Operation 222 'zext' 'zext_ln114_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (1.94ns)   --->   "%mul_ln114 = mul i26 %zext_ln114_2, i26 %delta_2_cast2_cast" [./components.h:114]   --->   Operation 223 'mul' 'mul_ln114' <Predicate = (!icmp_ln104)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 224 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 225 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 225 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 226 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 226 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 227 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 227 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 228 [1/1] (0.45ns)   --->   "%tmp_50 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4, i16 0, i2 %trunc_ln108" [./components.h:114]   --->   Operation 228 'sparsemux' 'tmp_50' <Predicate = (!icmp_ln104 & !icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 229 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 230 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 230 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 231 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 231 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 232 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 232 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 233 [1/1] (0.45ns)   --->   "%tmp_51 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4, i16 0, i2 %trunc_ln108" [./components.h:114]   --->   Operation 233 'sparsemux' 'tmp_51' <Predicate = (!icmp_ln104 & icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.24ns)   --->   "%select_ln114 = select i1 %icmp_ln108, i16 %tmp_51, i16 %tmp_50" [./components.h:114]   --->   Operation 234 'select' 'select_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln114, i10 0" [./components.h:114]   --->   Operation 235 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i26 %shl_ln2" [./components.h:114]   --->   Operation 236 'sext' 'sext_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln114_1 = sext i26 %mul_ln114" [./components.h:114]   --->   Operation 237 'sext' 'sext_ln114_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.84ns)   --->   "%sub_ln114 = sub i27 %sext_ln114, i27 %sext_ln114_1" [./components.h:114]   --->   Operation 238 'sub' 'sub_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.84ns)   --->   "%icmp_ln114 = icmp_eq  i26 %shl_ln2, i26 %mul_ln114" [./components.h:114]   --->   Operation 239 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %if.end.i.i127, void %if.then.i.i125" [./components.h:114]   --->   Operation 240 'br' 'br_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i98733.case.1181, void %V42.i.i22.i.i98733.case.0180" [./components.h:114]   --->   Operation 241 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1191, i2 2, void %V42.i.i22.i.i98733.case.0190, i2 1, void %V42.i.i22.i.i98733.case.3193, i2 0, void %V42.i.i22.i.i98733.case.2192" [./components.h:114]   --->   Operation 242 'switch' 'switch_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & icmp_ln114)> <Delay = 0.66>
ST_3 : Operation 243 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 243 'store' 'store_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit189" [./components.h:114]   --->   Operation 244 'br' 'br_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 245 'store' 'store_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit189" [./components.h:114]   --->   Operation 246 'br' 'br_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 247 'store' 'store_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit189" [./components.h:114]   --->   Operation 248 'br' 'br_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 249 'store' 'store_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit189" [./components.h:114]   --->   Operation 250 'br' 'br_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit179" [./components.h:114]   --->   Operation 251 'br' 'br_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1185, i2 2, void %V42.i.i22.i.i98733.case.0184, i2 1, void %V42.i.i22.i.i98733.case.3187, i2 0, void %V42.i.i22.i.i98733.case.2186" [./components.h:114]   --->   Operation 252 'switch' 'switch_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & icmp_ln114)> <Delay = 0.66>
ST_3 : Operation 253 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 253 'store' 'store_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit183" [./components.h:114]   --->   Operation 254 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 255 'store' 'store_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit183" [./components.h:114]   --->   Operation 256 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 257 'store' 'store_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit183" [./components.h:114]   --->   Operation 258 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 259 'store' 'store_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit183" [./components.h:114]   --->   Operation 260 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit179" [./components.h:114]   --->   Operation 261 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end.i.i127" [./components.h:114]   --->   Operation 262 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.156, i2 2, void %V42.i.i22.i.i98733.case.055, i2 1, void %V42.i.i22.i.i98733.case.358, i2 0, void %V42.i.i22.i.i98733.case.257" [./components.h:114]   --->   Operation 263 'switch' 'switch_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:114]   --->   Operation 264 'br' 'br_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.152, i2 2, void %V42.i.i22.i.i98733.case.051, i2 1, void %V42.i.i22.i.i98733.case.3, i2 0, void %V42.i.i22.i.i98733.case.2" [./components.h:114]   --->   Operation 265 'switch' 'switch_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:114]   --->   Operation 266 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i8 %LUT_B3_load" [./components.h:115]   --->   Operation 267 'zext' 'zext_ln115_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.94ns)   --->   "%mul_ln115 = mul i24 %zext_ln115_2, i24 %delta_2_cast_cast" [./components.h:115]   --->   Operation 268 'mul' 'mul_ln115' <Predicate = (!icmp_ln104)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:115]   --->   Operation 269 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 270 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:115]   --->   Operation 270 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 271 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:115]   --->   Operation 271 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 272 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:115]   --->   Operation 272 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 273 [1/1] (0.45ns)   --->   "%tmp_52 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, i16 0, i2 %trunc_ln108" [./components.h:115]   --->   Operation 273 'sparsemux' 'tmp_52' <Predicate = (!icmp_ln104 & !icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:115]   --->   Operation 274 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 275 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:115]   --->   Operation 275 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 276 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:115]   --->   Operation 276 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 277 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:115]   --->   Operation 277 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 278 [1/1] (0.45ns)   --->   "%tmp_53 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, i16 0, i2 %trunc_ln108" [./components.h:115]   --->   Operation 278 'sparsemux' 'tmp_53' <Predicate = (!icmp_ln104 & icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.24ns)   --->   "%select_ln115 = select i1 %icmp_ln108, i16 %tmp_53, i16 %tmp_52" [./components.h:115]   --->   Operation 279 'select' 'select_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln115, i10 0" [./components.h:115]   --->   Operation 280 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i26 %shl_ln3" [./components.h:115]   --->   Operation 281 'sext' 'sext_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i24 %mul_ln115" [./components.h:115]   --->   Operation 282 'sext' 'sext_ln115_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln115_2 = sext i24 %mul_ln115" [./components.h:115]   --->   Operation 283 'sext' 'sext_ln115_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.84ns)   --->   "%sub_ln115 = sub i27 %sext_ln115, i27 %sext_ln115_2" [./components.h:115]   --->   Operation 284 'sub' 'sub_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.84ns)   --->   "%icmp_ln115 = icmp_eq  i26 %shl_ln3, i26 %sext_ln115_1" [./components.h:115]   --->   Operation 285 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %if.end.i.i, void %if.then.i.i" [./components.h:115]   --->   Operation 286 'br' 'br_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i760.case.1246, void %V42.i.i22.i.i760.case.0245" [./components.h:115]   --->   Operation 287 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2257, i2 1, void %V42.i.i22.i.i760.case.0255, i2 2, void %V42.i.i22.i.i760.case.1256, i2 0, void %V42.i.i22.i.i760.case.3258" [./components.h:115]   --->   Operation 288 'switch' 'switch_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & icmp_ln115)> <Delay = 0.66>
ST_3 : Operation 289 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:115]   --->   Operation 289 'store' 'store_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit254" [./components.h:115]   --->   Operation 290 'br' 'br_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:115]   --->   Operation 291 'store' 'store_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit254" [./components.h:115]   --->   Operation 292 'br' 'br_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:115]   --->   Operation 293 'store' 'store_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit254" [./components.h:115]   --->   Operation 294 'br' 'br_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:115]   --->   Operation 295 'store' 'store_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit254" [./components.h:115]   --->   Operation 296 'br' 'br_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit244" [./components.h:115]   --->   Operation 297 'br' 'br_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2251, i2 1, void %V42.i.i22.i.i760.case.0249, i2 2, void %V42.i.i22.i.i760.case.1250, i2 0, void %V42.i.i22.i.i760.case.3252" [./components.h:115]   --->   Operation 298 'switch' 'switch_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & icmp_ln115)> <Delay = 0.66>
ST_3 : Operation 299 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:115]   --->   Operation 299 'store' 'store_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit248" [./components.h:115]   --->   Operation 300 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:115]   --->   Operation 301 'store' 'store_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit248" [./components.h:115]   --->   Operation 302 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:115]   --->   Operation 303 'store' 'store_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit248" [./components.h:115]   --->   Operation 304 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:115]   --->   Operation 305 'store' 'store_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit248" [./components.h:115]   --->   Operation 306 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit244" [./components.h:115]   --->   Operation 307 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln115 = br void %if.end.i.i" [./components.h:115]   --->   Operation 308 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2212, i2 1, void %V42.i.i22.i.i760.case.0210, i2 2, void %V42.i.i22.i.i760.case.1211, i2 0, void %V42.i.i22.i.i760.case.3213" [./components.h:115]   --->   Operation 309 'switch' 'switch_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:115]   --->   Operation 310 'br' 'br_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2, i2 1, void %V42.i.i22.i.i760.case.0206, i2 2, void %V42.i.i22.i.i760.case.1207, i2 0, void %V42.i.i22.i.i760.case.3" [./components.h:115]   --->   Operation 311 'switch' 'switch_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:115]   --->   Operation 312 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.38ns)   --->   "%store_ln104 = store i2 %add_ln104, i2 %i" [./components.h:104]   --->   Operation 313 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.38>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.body4" [./components.h:104]   --->   Operation 314 'br' 'br_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 667 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 26" [./components.h:112]   --->   Operation 315 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln112, i32 10, i32 25" [./components.h:112]   --->   Operation 316 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 9" [./components.h:112]   --->   Operation 317 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i27 %sub_ln112" [./components.h:112]   --->   Operation 318 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.71ns)   --->   "%icmp_ln112_3 = icmp_ne  i9 %trunc_ln112, i9 0" [./components.h:112]   --->   Operation 319 'icmp' 'icmp_ln112_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 25" [./components.h:112]   --->   Operation 320 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 10" [./components.h:112]   --->   Operation 321 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%or_ln112 = or i1 %tmp_64, i1 %icmp_ln112_3" [./components.h:112]   --->   Operation 322 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%and_ln112 = and i1 %or_ln112, i1 %tmp_62" [./components.h:112]   --->   Operation 323 'and' 'and_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%zext_ln112 = zext i1 %and_ln112" [./components.h:112]   --->   Operation 324 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln112 = add i16 %trunc_ln4, i16 %zext_ln112" [./components.h:112]   --->   Operation 325 'add' 'add_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i482680.case.1, void %V42.i.i22.i.i482680.case.0" [./components.h:112]   --->   Operation 326 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:112]   --->   Operation 327 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit14" [./components.h:112]   --->   Operation 328 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:112]   --->   Operation 329 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit14" [./components.h:112]   --->   Operation 330 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:112]   --->   Operation 331 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit14" [./components.h:112]   --->   Operation 332 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:112]   --->   Operation 333 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit14" [./components.h:112]   --->   Operation 334 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:112]   --->   Operation 335 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit10" [./components.h:112]   --->   Operation 336 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:112]   --->   Operation 337 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit10" [./components.h:112]   --->   Operation 338 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:112]   --->   Operation 339 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit10" [./components.h:112]   --->   Operation 340 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:112]   --->   Operation 341 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit10" [./components.h:112]   --->   Operation 342 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln112, i32 15" [./components.h:112]   --->   Operation 343 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%xor_ln112 = xor i1 %tmp_63, i1 1" [./components.h:112]   --->   Operation 344 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%or_ln112_3 = or i1 %tmp_65, i1 %xor_ln112" [./components.h:112]   --->   Operation 345 'or' 'or_ln112_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%xor_ln112_1 = xor i1 %tmp_61, i1 1" [./components.h:112]   --->   Operation 346 'xor' 'xor_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%xor_ln112_2 = xor i1 1, i1 %tmp_61" [./components.h:112]   --->   Operation 347 'xor' 'xor_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%xor_ln112_3 = xor i1 %xor_ln112_2, i1 %or_ln112_3" [./components.h:112]   --->   Operation 348 'xor' 'xor_ln112_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%or_ln112_1 = or i1 %tmp_65, i1 %xor_ln112_3" [./components.h:112]   --->   Operation 349 'or' 'or_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln112_1 = and i1 %or_ln112_1, i1 %xor_ln112_1" [./components.h:112]   --->   Operation 350 'and' 'and_ln112_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_2)   --->   "%or_ln112_4 = or i1 %tmp_63, i1 %tmp_65" [./components.h:112]   --->   Operation 351 'or' 'or_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_2)   --->   "%xor_ln112_4 = xor i1 %or_ln112_4, i1 1" [./components.h:112]   --->   Operation 352 'xor' 'xor_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln112_2 = and i1 %tmp_61, i1 %xor_ln112_4" [./components.h:112]   --->   Operation 353 'and' 'and_ln112_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.12ns)   --->   "%or_ln112_2 = or i1 %and_ln112_2, i1 %and_ln112_1" [./components.h:112]   --->   Operation 354 'or' 'or_ln112_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %or_ln112_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602, void %if.end.i.i.i588" [./components.h:112]   --->   Operation 355 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %and_ln112_1, void %if.else.i.i.i596, void %if.then2.i.i.i595" [./components.h:112]   --->   Operation 356 'br' 'br_ln112' <Predicate = (or_ln112_2)> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %and_ln112_2, void %if.end15.i.i.i601, void %if.then9.i.i.i600" [./components.h:112]   --->   Operation 357 'br' 'br_ln112' <Predicate = (or_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i482680.case.161, void %V42.i.i22.i.i482680.case.060" [./components.h:112]   --->   Operation 358 'br' 'br_ln112' <Predicate = (or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.373, i2 0, void %V42.i.i22.i.i482680.case.070, i2 1, void %V42.i.i22.i.i482680.case.171, i2 2, void %V42.i.i22.i.i482680.case.272" [./components.h:112]   --->   Operation 359 'switch' 'switch_ln112' <Predicate = (!icmp_ln112_1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.66>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit59" [./components.h:112]   --->   Operation 360 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.367, i2 0, void %V42.i.i22.i.i482680.case.064, i2 1, void %V42.i.i22.i.i482680.case.165, i2 2, void %V42.i.i22.i.i482680.case.266" [./components.h:112]   --->   Operation 361 'switch' 'switch_ln112' <Predicate = (icmp_ln112_1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.66>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit59" [./components.h:112]   --->   Operation 362 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end15.i.i.i601" [./components.h:112]   --->   Operation 363 'br' 'br_ln112' <Predicate = (or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln112 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602" [./components.h:112]   --->   Operation 364 'br' 'br_ln112' <Predicate = (or_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i482680.case.176, void %V42.i.i22.i.i482680.case.075" [./components.h:112]   --->   Operation 365 'br' 'br_ln112' <Predicate = (or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.388, i2 0, void %V42.i.i22.i.i482680.case.085, i2 1, void %V42.i.i22.i.i482680.case.186, i2 2, void %V42.i.i22.i.i482680.case.287" [./components.h:112]   --->   Operation 366 'switch' 'switch_ln112' <Predicate = (!icmp_ln112_1 & or_ln112_2 & and_ln112_1)> <Delay = 0.66>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit74" [./components.h:112]   --->   Operation 367 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.382, i2 0, void %V42.i.i22.i.i482680.case.079, i2 1, void %V42.i.i22.i.i482680.case.180, i2 2, void %V42.i.i22.i.i482680.case.281" [./components.h:112]   --->   Operation 368 'switch' 'switch_ln112' <Predicate = (icmp_ln112_1 & or_ln112_2 & and_ln112_1)> <Delay = 0.66>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit74" [./components.h:112]   --->   Operation 369 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln112 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602" [./components.h:112]   --->   Operation 370 'br' 'br_ln112' <Predicate = (or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 26" [./components.h:113]   --->   Operation 371 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln113, i32 10, i32 25" [./components.h:113]   --->   Operation 372 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 9" [./components.h:113]   --->   Operation 373 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i27 %sub_ln113" [./components.h:113]   --->   Operation 374 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.71ns)   --->   "%icmp_ln113_1 = icmp_ne  i9 %trunc_ln113, i9 0" [./components.h:113]   --->   Operation 375 'icmp' 'icmp_ln113_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 25" [./components.h:113]   --->   Operation 376 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 10" [./components.h:113]   --->   Operation 377 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%or_ln113 = or i1 %tmp_70, i1 %icmp_ln113_1" [./components.h:113]   --->   Operation 378 'or' 'or_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%and_ln113 = and i1 %or_ln113, i1 %tmp_68" [./components.h:113]   --->   Operation 379 'and' 'and_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%zext_ln113_1 = zext i1 %and_ln113" [./components.h:113]   --->   Operation 380 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln113_1 = add i16 %trunc_ln5, i16 %zext_ln113_1" [./components.h:113]   --->   Operation 381 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i290706.case.1, void %V42.i.i22.i.i290706.case.0" [./components.h:113]   --->   Operation 382 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:113]   --->   Operation 383 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit34" [./components.h:113]   --->   Operation 384 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:113]   --->   Operation 385 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit34" [./components.h:113]   --->   Operation 386 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:113]   --->   Operation 387 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit34" [./components.h:113]   --->   Operation 388 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:113]   --->   Operation 389 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit34" [./components.h:113]   --->   Operation 390 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:113]   --->   Operation 391 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit30" [./components.h:113]   --->   Operation 392 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:113]   --->   Operation 393 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit30" [./components.h:113]   --->   Operation 394 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:113]   --->   Operation 395 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit30" [./components.h:113]   --->   Operation 396 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:113]   --->   Operation 397 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit30" [./components.h:113]   --->   Operation 398 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln113_1, i32 15" [./components.h:113]   --->   Operation 399 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113 = xor i1 %tmp_69, i1 1" [./components.h:113]   --->   Operation 400 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%or_ln113_3 = or i1 %tmp_71, i1 %xor_ln113" [./components.h:113]   --->   Operation 401 'or' 'or_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113_1 = xor i1 %tmp_67, i1 1" [./components.h:113]   --->   Operation 402 'xor' 'xor_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113_2 = xor i1 1, i1 %tmp_67" [./components.h:113]   --->   Operation 403 'xor' 'xor_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113_3 = xor i1 %xor_ln113_2, i1 %or_ln113_3" [./components.h:113]   --->   Operation 404 'xor' 'xor_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%or_ln113_1 = or i1 %tmp_71, i1 %xor_ln113_3" [./components.h:113]   --->   Operation 405 'or' 'or_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_1 = and i1 %or_ln113_1, i1 %xor_ln113_1" [./components.h:113]   --->   Operation 406 'and' 'and_ln113_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_2)   --->   "%or_ln113_4 = or i1 %tmp_69, i1 %tmp_71" [./components.h:113]   --->   Operation 407 'or' 'or_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_2)   --->   "%xor_ln113_4 = xor i1 %or_ln113_4, i1 1" [./components.h:113]   --->   Operation 408 'xor' 'xor_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_2 = and i1 %tmp_67, i1 %xor_ln113_4" [./components.h:113]   --->   Operation 409 'and' 'and_ln113_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.12ns)   --->   "%or_ln113_2 = or i1 %and_ln113_2, i1 %and_ln113_1" [./components.h:113]   --->   Operation 410 'or' 'or_ln113_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %or_ln113_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410, void %if.end.i.i.i396" [./components.h:113]   --->   Operation 411 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %and_ln113_1, void %if.else.i.i.i404, void %if.then2.i.i.i403" [./components.h:113]   --->   Operation 412 'br' 'br_ln113' <Predicate = (or_ln113_2)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %and_ln113_2, void %if.end15.i.i.i409, void %if.then9.i.i.i408" [./components.h:113]   --->   Operation 413 'br' 'br_ln113' <Predicate = (or_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i290706.case.1106, void %V42.i.i22.i.i290706.case.0105" [./components.h:113]   --->   Operation 414 'br' 'br_ln113' <Predicate = (or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0115, i2 2, void %V42.i.i22.i.i290706.case.3118, i2 0, void %V42.i.i22.i.i290706.case.1116, i2 1, void %V42.i.i22.i.i290706.case.2117" [./components.h:113]   --->   Operation 415 'switch' 'switch_ln113' <Predicate = (!icmp_ln112_1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.66>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit104" [./components.h:113]   --->   Operation 416 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0109, i2 2, void %V42.i.i22.i.i290706.case.3112, i2 0, void %V42.i.i22.i.i290706.case.1110, i2 1, void %V42.i.i22.i.i290706.case.2111" [./components.h:113]   --->   Operation 417 'switch' 'switch_ln113' <Predicate = (icmp_ln112_1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.66>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit104" [./components.h:113]   --->   Operation 418 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln113 = br void %if.end15.i.i.i409" [./components.h:113]   --->   Operation 419 'br' 'br_ln113' <Predicate = (or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410" [./components.h:113]   --->   Operation 420 'br' 'br_ln113' <Predicate = (or_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i290706.case.1121, void %V42.i.i22.i.i290706.case.0120" [./components.h:113]   --->   Operation 421 'br' 'br_ln113' <Predicate = (or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0130, i2 2, void %V42.i.i22.i.i290706.case.3133, i2 0, void %V42.i.i22.i.i290706.case.1131, i2 1, void %V42.i.i22.i.i290706.case.2132" [./components.h:113]   --->   Operation 422 'switch' 'switch_ln113' <Predicate = (!icmp_ln112_1 & or_ln113_2 & and_ln113_1)> <Delay = 0.66>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit119" [./components.h:113]   --->   Operation 423 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0124, i2 2, void %V42.i.i22.i.i290706.case.3127, i2 0, void %V42.i.i22.i.i290706.case.1125, i2 1, void %V42.i.i22.i.i290706.case.2126" [./components.h:113]   --->   Operation 424 'switch' 'switch_ln113' <Predicate = (icmp_ln112_1 & or_ln113_2 & and_ln113_1)> <Delay = 0.66>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit119" [./components.h:113]   --->   Operation 425 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410" [./components.h:113]   --->   Operation 426 'br' 'br_ln113' <Predicate = (or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 26" [./components.h:114]   --->   Operation 427 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln114, i32 10, i32 25" [./components.h:114]   --->   Operation 428 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 9" [./components.h:114]   --->   Operation 429 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i27 %sub_ln114" [./components.h:114]   --->   Operation 430 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.71ns)   --->   "%icmp_ln114_1 = icmp_ne  i9 %trunc_ln114, i9 0" [./components.h:114]   --->   Operation 431 'icmp' 'icmp_ln114_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 25" [./components.h:114]   --->   Operation 432 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 10" [./components.h:114]   --->   Operation 433 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%or_ln114 = or i1 %tmp_76, i1 %icmp_ln114_1" [./components.h:114]   --->   Operation 434 'or' 'or_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%and_ln114 = and i1 %or_ln114, i1 %tmp_74" [./components.h:114]   --->   Operation 435 'and' 'and_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%zext_ln114_1 = zext i1 %and_ln114" [./components.h:114]   --->   Operation 436 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln114_1 = add i16 %trunc_ln6, i16 %zext_ln114_1" [./components.h:114]   --->   Operation 437 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i98733.case.1, void %V42.i.i22.i.i98733.case.0" [./components.h:114]   --->   Operation 438 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 439 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit54" [./components.h:114]   --->   Operation 440 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 441 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit54" [./components.h:114]   --->   Operation 442 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 443 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit54" [./components.h:114]   --->   Operation 444 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 445 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit54" [./components.h:114]   --->   Operation 446 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 447 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit50" [./components.h:114]   --->   Operation 448 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 449 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit50" [./components.h:114]   --->   Operation 450 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 451 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit50" [./components.h:114]   --->   Operation 452 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 453 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit50" [./components.h:114]   --->   Operation 454 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln114_1, i32 15" [./components.h:114]   --->   Operation 455 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114 = xor i1 %tmp_75, i1 1" [./components.h:114]   --->   Operation 456 'xor' 'xor_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%or_ln114_3 = or i1 %tmp_77, i1 %xor_ln114" [./components.h:114]   --->   Operation 457 'or' 'or_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114_1 = xor i1 %tmp_73, i1 1" [./components.h:114]   --->   Operation 458 'xor' 'xor_ln114_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114_2 = xor i1 1, i1 %tmp_73" [./components.h:114]   --->   Operation 459 'xor' 'xor_ln114_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114_3 = xor i1 %xor_ln114_2, i1 %or_ln114_3" [./components.h:114]   --->   Operation 460 'xor' 'xor_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%or_ln114_1 = or i1 %tmp_77, i1 %xor_ln114_3" [./components.h:114]   --->   Operation 461 'or' 'or_ln114_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln114_1 = and i1 %or_ln114_1, i1 %xor_ln114_1" [./components.h:114]   --->   Operation 462 'and' 'and_ln114_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_2)   --->   "%or_ln114_4 = or i1 %tmp_75, i1 %tmp_77" [./components.h:114]   --->   Operation 463 'or' 'or_ln114_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_2)   --->   "%xor_ln114_4 = xor i1 %or_ln114_4, i1 1" [./components.h:114]   --->   Operation 464 'xor' 'xor_ln114_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln114_2 = and i1 %tmp_73, i1 %xor_ln114_4" [./components.h:114]   --->   Operation 465 'and' 'and_ln114_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [1/1] (0.12ns)   --->   "%or_ln114_2 = or i1 %and_ln114_2, i1 %and_ln114_1" [./components.h:114]   --->   Operation 466 'or' 'or_ln114_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %or_ln114_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218, void %if.end.i.i.i204" [./components.h:114]   --->   Operation 467 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %and_ln114_1, void %if.else.i.i.i212, void %if.then2.i.i.i211" [./components.h:114]   --->   Operation 468 'br' 'br_ln114' <Predicate = (or_ln114_2)> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %and_ln114_2, void %if.end15.i.i.i217, void %if.then9.i.i.i216" [./components.h:114]   --->   Operation 469 'br' 'br_ln114' <Predicate = (or_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i98733.case.1151, void %V42.i.i22.i.i98733.case.0150" [./components.h:114]   --->   Operation 470 'br' 'br_ln114' <Predicate = (or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1161, i2 2, void %V42.i.i22.i.i98733.case.0160, i2 1, void %V42.i.i22.i.i98733.case.3163, i2 0, void %V42.i.i22.i.i98733.case.2162" [./components.h:114]   --->   Operation 471 'switch' 'switch_ln114' <Predicate = (!icmp_ln112_1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.66>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit149" [./components.h:114]   --->   Operation 472 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1155, i2 2, void %V42.i.i22.i.i98733.case.0154, i2 1, void %V42.i.i22.i.i98733.case.3157, i2 0, void %V42.i.i22.i.i98733.case.2156" [./components.h:114]   --->   Operation 473 'switch' 'switch_ln114' <Predicate = (icmp_ln112_1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.66>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit149" [./components.h:114]   --->   Operation 474 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end15.i.i.i217" [./components.h:114]   --->   Operation 475 'br' 'br_ln114' <Predicate = (or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218" [./components.h:114]   --->   Operation 476 'br' 'br_ln114' <Predicate = (or_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i98733.case.1166, void %V42.i.i22.i.i98733.case.0165" [./components.h:114]   --->   Operation 477 'br' 'br_ln114' <Predicate = (or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1176, i2 2, void %V42.i.i22.i.i98733.case.0175, i2 1, void %V42.i.i22.i.i98733.case.3178, i2 0, void %V42.i.i22.i.i98733.case.2177" [./components.h:114]   --->   Operation 478 'switch' 'switch_ln114' <Predicate = (!icmp_ln112_1 & or_ln114_2 & and_ln114_1)> <Delay = 0.66>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit164" [./components.h:114]   --->   Operation 479 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1170, i2 2, void %V42.i.i22.i.i98733.case.0169, i2 1, void %V42.i.i22.i.i98733.case.3172, i2 0, void %V42.i.i22.i.i98733.case.2171" [./components.h:114]   --->   Operation 480 'switch' 'switch_ln114' <Predicate = (icmp_ln112_1 & or_ln114_2 & and_ln114_1)> <Delay = 0.66>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit164" [./components.h:114]   --->   Operation 481 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218" [./components.h:114]   --->   Operation 482 'br' 'br_ln114' <Predicate = (or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 26" [./components.h:115]   --->   Operation 483 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln115, i32 10, i32 25" [./components.h:115]   --->   Operation 484 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 9" [./components.h:115]   --->   Operation 485 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i27 %sub_ln115" [./components.h:115]   --->   Operation 486 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.71ns)   --->   "%icmp_ln115_1 = icmp_ne  i9 %trunc_ln115, i9 0" [./components.h:115]   --->   Operation 487 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 25" [./components.h:115]   --->   Operation 488 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 10" [./components.h:115]   --->   Operation 489 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%or_ln115 = or i1 %tmp_82, i1 %icmp_ln115_1" [./components.h:115]   --->   Operation 490 'or' 'or_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%and_ln115 = and i1 %or_ln115, i1 %tmp_80" [./components.h:115]   --->   Operation 491 'and' 'and_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%zext_ln115_1 = zext i1 %and_ln115" [./components.h:115]   --->   Operation 492 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln115_1 = add i16 %trunc_ln7, i16 %zext_ln115_1" [./components.h:115]   --->   Operation 493 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i760.case.1, void %V42.i.i22.i.i760.case.0" [./components.h:115]   --->   Operation 494 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:115]   --->   Operation 495 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit209" [./components.h:115]   --->   Operation 496 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:115]   --->   Operation 497 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit209" [./components.h:115]   --->   Operation 498 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:115]   --->   Operation 499 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit209" [./components.h:115]   --->   Operation 500 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:115]   --->   Operation 501 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit209" [./components.h:115]   --->   Operation 502 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:115]   --->   Operation 503 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit205" [./components.h:115]   --->   Operation 504 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:115]   --->   Operation 505 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit205" [./components.h:115]   --->   Operation 506 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:115]   --->   Operation 507 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit205" [./components.h:115]   --->   Operation 508 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:115]   --->   Operation 509 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit205" [./components.h:115]   --->   Operation 510 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln115_1, i32 15" [./components.h:115]   --->   Operation 511 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115 = xor i1 %tmp_81, i1 1" [./components.h:115]   --->   Operation 512 'xor' 'xor_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%or_ln115_3 = or i1 %tmp_83, i1 %xor_ln115" [./components.h:115]   --->   Operation 513 'or' 'or_ln115_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115_1 = xor i1 %tmp_79, i1 1" [./components.h:115]   --->   Operation 514 'xor' 'xor_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115_2 = xor i1 1, i1 %tmp_79" [./components.h:115]   --->   Operation 515 'xor' 'xor_ln115_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115_3 = xor i1 %xor_ln115_2, i1 %or_ln115_3" [./components.h:115]   --->   Operation 516 'xor' 'xor_ln115_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%or_ln115_1 = or i1 %tmp_83, i1 %xor_ln115_3" [./components.h:115]   --->   Operation 517 'or' 'or_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln115_1 = and i1 %or_ln115_1, i1 %xor_ln115_1" [./components.h:115]   --->   Operation 518 'and' 'and_ln115_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%or_ln115_4 = or i1 %tmp_81, i1 %tmp_83" [./components.h:115]   --->   Operation 519 'or' 'or_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%xor_ln115_4 = xor i1 %or_ln115_4, i1 1" [./components.h:115]   --->   Operation 520 'xor' 'xor_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln115_2 = and i1 %tmp_79, i1 %xor_ln115_4" [./components.h:115]   --->   Operation 521 'and' 'and_ln115_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.12ns)   --->   "%or_ln115_2 = or i1 %and_ln115_2, i1 %and_ln115_1" [./components.h:115]   --->   Operation 522 'or' 'or_ln115_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %or_ln115_2, void %for.inc, void %if.end.i.i.i25" [./components.h:115]   --->   Operation 523 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %and_ln115_1, void %if.else.i.i.i, void %if.then2.i.i.i" [./components.h:115]   --->   Operation 524 'br' 'br_ln115' <Predicate = (or_ln115_2)> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %and_ln115_2, void %if.end15.i.i.i, void %if.then9.i.i.i" [./components.h:115]   --->   Operation 525 'br' 'br_ln115' <Predicate = (or_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i760.case.1216, void %V42.i.i22.i.i760.case.0215" [./components.h:115]   --->   Operation 526 'br' 'br_ln115' <Predicate = (or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2227, i2 1, void %V42.i.i22.i.i760.case.0225, i2 2, void %V42.i.i22.i.i760.case.1226, i2 0, void %V42.i.i22.i.i760.case.3228" [./components.h:115]   --->   Operation 527 'switch' 'switch_ln115' <Predicate = (!icmp_ln112_1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.66>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit214" [./components.h:115]   --->   Operation 528 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2221, i2 1, void %V42.i.i22.i.i760.case.0219, i2 2, void %V42.i.i22.i.i760.case.1220, i2 0, void %V42.i.i22.i.i760.case.3222" [./components.h:115]   --->   Operation 529 'switch' 'switch_ln115' <Predicate = (icmp_ln112_1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.66>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit214" [./components.h:115]   --->   Operation 530 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln115 = br void %if.end15.i.i.i" [./components.h:115]   --->   Operation 531 'br' 'br_ln115' <Predicate = (or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc" [./components.h:115]   --->   Operation 532 'br' 'br_ln115' <Predicate = (or_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i760.case.1231, void %V42.i.i22.i.i760.case.0230" [./components.h:115]   --->   Operation 533 'br' 'br_ln115' <Predicate = (or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2242, i2 1, void %V42.i.i22.i.i760.case.0240, i2 2, void %V42.i.i22.i.i760.case.1241, i2 0, void %V42.i.i22.i.i760.case.3243" [./components.h:115]   --->   Operation 534 'switch' 'switch_ln115' <Predicate = (!icmp_ln112_1 & or_ln115_2 & and_ln115_1)> <Delay = 0.66>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit229" [./components.h:115]   --->   Operation 535 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2236, i2 1, void %V42.i.i22.i.i760.case.0234, i2 2, void %V42.i.i22.i.i760.case.1235, i2 0, void %V42.i.i22.i.i760.case.3237" [./components.h:115]   --->   Operation 536 'switch' 'switch_ln115' <Predicate = (icmp_ln112_1 & or_ln115_2 & and_ln115_1)> <Delay = 0.66>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit229" [./components.h:115]   --->   Operation 537 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc" [./components.h:115]   --->   Operation 538 'br' 'br_ln115' <Predicate = (or_ln115_2 & and_ln115_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.68>
ST_5 : Operation 539 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:112]   --->   Operation 539 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit69" [./components.h:112]   --->   Operation 540 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 541 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:112]   --->   Operation 541 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit69" [./components.h:112]   --->   Operation 542 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 543 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:112]   --->   Operation 543 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit69" [./components.h:112]   --->   Operation 544 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 545 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:112]   --->   Operation 545 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit69" [./components.h:112]   --->   Operation 546 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:112]   --->   Operation 547 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit63" [./components.h:112]   --->   Operation 548 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:112]   --->   Operation 549 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit63" [./components.h:112]   --->   Operation 550 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 551 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:112]   --->   Operation 551 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit63" [./components.h:112]   --->   Operation 552 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 553 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:112]   --->   Operation 553 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit63" [./components.h:112]   --->   Operation 554 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:112]   --->   Operation 555 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit84" [./components.h:112]   --->   Operation 556 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 557 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:112]   --->   Operation 557 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit84" [./components.h:112]   --->   Operation 558 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:112]   --->   Operation 559 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit84" [./components.h:112]   --->   Operation 560 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:112]   --->   Operation 561 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit84" [./components.h:112]   --->   Operation 562 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 563 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:112]   --->   Operation 563 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit78" [./components.h:112]   --->   Operation 564 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 565 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:112]   --->   Operation 565 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit78" [./components.h:112]   --->   Operation 566 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 567 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:112]   --->   Operation 567 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit78" [./components.h:112]   --->   Operation 568 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 569 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:112]   --->   Operation 569 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit78" [./components.h:112]   --->   Operation 570 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 571 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:113]   --->   Operation 571 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit114" [./components.h:113]   --->   Operation 572 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 573 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:113]   --->   Operation 573 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit114" [./components.h:113]   --->   Operation 574 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 575 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:113]   --->   Operation 575 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit114" [./components.h:113]   --->   Operation 576 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:113]   --->   Operation 577 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit114" [./components.h:113]   --->   Operation 578 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:113]   --->   Operation 579 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit108" [./components.h:113]   --->   Operation 580 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:113]   --->   Operation 581 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit108" [./components.h:113]   --->   Operation 582 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:113]   --->   Operation 583 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit108" [./components.h:113]   --->   Operation 584 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 585 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:113]   --->   Operation 585 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit108" [./components.h:113]   --->   Operation 586 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 587 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:113]   --->   Operation 587 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit129" [./components.h:113]   --->   Operation 588 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 589 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:113]   --->   Operation 589 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit129" [./components.h:113]   --->   Operation 590 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 591 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:113]   --->   Operation 591 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit129" [./components.h:113]   --->   Operation 592 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 593 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:113]   --->   Operation 593 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit129" [./components.h:113]   --->   Operation 594 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 595 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:113]   --->   Operation 595 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit123" [./components.h:113]   --->   Operation 596 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 597 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:113]   --->   Operation 597 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit123" [./components.h:113]   --->   Operation 598 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:113]   --->   Operation 599 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit123" [./components.h:113]   --->   Operation 600 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 601 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:113]   --->   Operation 601 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit123" [./components.h:113]   --->   Operation 602 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 603 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit159" [./components.h:114]   --->   Operation 604 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 605 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 605 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 606 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit159" [./components.h:114]   --->   Operation 606 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 607 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 607 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit159" [./components.h:114]   --->   Operation 608 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 609 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 609 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit159" [./components.h:114]   --->   Operation 610 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 611 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 611 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit153" [./components.h:114]   --->   Operation 612 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 613 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 613 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit153" [./components.h:114]   --->   Operation 614 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 615 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 615 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit153" [./components.h:114]   --->   Operation 616 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 617 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 617 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit153" [./components.h:114]   --->   Operation 618 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 619 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 619 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit174" [./components.h:114]   --->   Operation 620 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 621 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 621 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit174" [./components.h:114]   --->   Operation 622 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 623 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 623 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit174" [./components.h:114]   --->   Operation 624 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 625 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 625 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit174" [./components.h:114]   --->   Operation 626 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 627 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 627 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit168" [./components.h:114]   --->   Operation 628 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 629 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 629 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit168" [./components.h:114]   --->   Operation 630 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 631 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 631 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit168" [./components.h:114]   --->   Operation 632 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 633 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 633 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit168" [./components.h:114]   --->   Operation 634 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 635 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:115]   --->   Operation 635 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit224" [./components.h:115]   --->   Operation 636 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 637 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:115]   --->   Operation 637 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit224" [./components.h:115]   --->   Operation 638 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 639 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:115]   --->   Operation 639 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit224" [./components.h:115]   --->   Operation 640 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 641 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:115]   --->   Operation 641 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit224" [./components.h:115]   --->   Operation 642 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 643 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:115]   --->   Operation 643 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit218" [./components.h:115]   --->   Operation 644 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:115]   --->   Operation 645 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit218" [./components.h:115]   --->   Operation 646 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 647 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:115]   --->   Operation 647 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit218" [./components.h:115]   --->   Operation 648 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 649 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:115]   --->   Operation 649 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit218" [./components.h:115]   --->   Operation 650 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:115]   --->   Operation 651 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit239" [./components.h:115]   --->   Operation 652 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:115]   --->   Operation 653 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 654 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit239" [./components.h:115]   --->   Operation 654 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 655 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:115]   --->   Operation 655 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 656 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit239" [./components.h:115]   --->   Operation 656 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 657 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:115]   --->   Operation 657 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit239" [./components.h:115]   --->   Operation 658 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:115]   --->   Operation 659 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit233" [./components.h:115]   --->   Operation 660 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 661 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:115]   --->   Operation 661 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 662 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit233" [./components.h:115]   --->   Operation 662 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 663 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:115]   --->   Operation 663 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit233" [./components.h:115]   --->   Operation 664 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 665 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:115]   --->   Operation 665 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit233" [./components.h:115]   --->   Operation 666 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.767ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln104', ./components.h:104) of constant 0 on local variable 'i', ./components.h:104 [40]  (0.387 ns)
	'load' operation 2 bit ('i', ./components.h:104) on local variable 'i', ./components.h:104 [43]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln108', ./components.h:108) [51]  (0.436 ns)
	'select' operation 8 bit ('u_index', ./components.h:109) [56]  (0.303 ns)
	'getelementptr' operation 8 bit ('LUT_B2_addr', ./components.h:114) [469]  (0.000 ns)
	'load' operation 10 bit ('LUT_B2_load', ./components.h:114) on array 'LUT_B2' [470]  (0.641 ns)

 <State 2>: 2.581ns
The critical path consists of the following:
	'load' operation 10 bit ('LUT_B1_load', ./components.h:113) on array 'LUT_B1' [264]  (0.641 ns)
	'mul' operation 26 bit ('mul_ln113', ./components.h:113) [266]  (1.940 ns)

 <State 3>: 3.467ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln114', ./components.h:114) [472]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln114', ./components.h:114) [499]  (0.844 ns)
	blocking operation 0.683 ns on control path)

 <State 4>: 2.183ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln113_1', ./components.h:113) [336]  (0.715 ns)
	'or' operation 1 bit ('or_ln113', ./components.h:113) [339]  (0.000 ns)
	'and' operation 1 bit ('and_ln113', ./components.h:113) [340]  (0.000 ns)
	'add' operation 16 bit ('add_ln113_1', ./components.h:113) [342]  (0.785 ns)
	'store' operation 0 bit ('store_ln113', ./components.h:113) of variable 'add_ln113_1', ./components.h:113 on array 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2' [347]  (0.683 ns)

 <State 5>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln112', ./components.h:112) of constant 32768 on array 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2' [193]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
