<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="BNN_6" solutionName="solution1" date="2021-03-28T12:14:36.142+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="BNN_6" solutionName="solution1" date="2021-03-28T12:14:36.122+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="BNN_6" solutionName="solution1" date="2021-03-28T12:14:36.115+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization." projectName="BNN_6" solutionName="solution1" date="2021-03-28T12:14:36.110+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization." projectName="BNN_6" solutionName="solution1" date="2021-03-28T12:14:36.070+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization." projectName="BNN_6" solutionName="solution1" date="2021-03-28T12:14:32.262+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:867) in function 'top'." projectName="BNN_6" solutionName="solution1" date="2021-03-28T12:14:15.314+0530" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:680: variable-indexed range selection may cause suboptimal QoR." projectName="BNN_6" solutionName="solution1" date="2021-03-28T12:14:13.414+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'." projectName="BNN_6" solutionName="solution1" date="2021-03-28T12:10:40.776+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'." projectName="BNN_6" solutionName="solution1" date="2021-03-28T12:10:39.882+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'." projectName="BNN_6" solutionName="solution1" date="2021-03-28T12:15:29.733+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'." projectName="BNN_6" solutionName="solution1" date="2021-03-28T12:15:28.994+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
