// Seed: 1708984624
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_0 (
    input tri module_1,
    output supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    output tri id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    output wand id_9,
    output supply1 id_10,
    output supply0 id_11,
    input wor id_12,
    output wire id_13,
    output wand id_14,
    input tri id_15,
    input uwire id_16,
    output wand id_17,
    output wire id_18
);
  always @(posedge 1 or posedge 1 ^ 1) begin
    #1;
    id_4  = 1'b0;
    id_17 = 1;
  end
  module_0();
endmodule
