#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 30 17:22:30 2021
# Process ID: 17784
# Current directory: C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.runs/synth_1
# Command line: vivado.exe -log sistema.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema.tcl
# Log file: C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.runs/synth_1/sistema.vds
# Journal file: C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sistema.tcl -notrace
Command: synth_design -top sistema -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19916 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 815.879 ; gain = 178.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/sistema.vhd:42]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'deb_read' of component 'debouncer' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/sistema.vhd:82]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/debouncer.vhd:45]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter button_noise_time bound to: 6500000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/debouncer.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/debouncer.vhd:45]
	Parameter X bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'tester_automatico' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/tester_automatico.vhd:34' bound to instance 'tester' of component 'tester_automatico' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/sistema.vhd:83]
INFO: [Synth 8-638] synthesizing module 'tester_automatico' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/tester_automatico.vhd:43]
	Parameter X bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'gestore_read' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/gestore_read.vhd:34' bound to instance 'gest_read1' of component 'gestore_read' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/tester_automatico.vhd:70]
INFO: [Synth 8-638] synthesizing module 'gestore_read' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/gestore_read.vhd:41]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gestore_read' (2#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/gestore_read.vhd:41]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/delay.vhd:34' bound to instance 'delay1' of component 'delay' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/tester_automatico.vhd:72]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/delay.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/delay.vhd:40]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/ROM.vhd:34' bound to instance 'rom1' of component 'rom' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/tester_automatico.vhd:74]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/ROM.vhd:40]
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/ROM.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'ROM' (4#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'tester_automatico' (5#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/tester_automatico.vhd:43]
INFO: [Synth 8-3491] module 'macchina_da_testare' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/macchina_da_testare.vhd:34' bound to instance 'macchina' of component 'macchina_da_testare' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/sistema.vhd:85]
INFO: [Synth 8-638] synthesizing module 'macchina_da_testare' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/macchina_da_testare.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'macchina_da_testare' (6#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/macchina_da_testare.vhd:39]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'deb_reset' of component 'debouncer' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/sistema.vhd:87]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'memoria' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/memoria.vhd:34' bound to instance 'mem1' of component 'memoria' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/sistema.vhd:88]
INFO: [Synth 8-638] synthesizing module 'memoria' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/memoria.vhd:42]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memoria' (7#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/memoria.vhd:42]
	Parameter N bound to: 100000000 - type: integer 
	Parameter X bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'gestore_led' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/gestore_led.vhd:34' bound to instance 'gestore_led1' of component 'gestore_led' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/sistema.vhd:90]
INFO: [Synth 8-638] synthesizing module 'gestore_led' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/gestore_led.vhd:42]
	Parameter N bound to: 100000000 - type: integer 
	Parameter X bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gestore_led' (8#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/gestore_led.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'sistema' (9#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/sistema.vhd:42]
WARNING: [Synth 8-3331] design macchina_da_testare has unconnected port ingresso[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 879.277 ; gain = 241.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 879.277 ; gain = 241.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 879.277 ; gain = 241.547
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sistema_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sistema_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 989.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 989.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 989.223 ; gain = 351.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 989.223 ; gain = 351.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 989.223 ; gain = 351.492
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ROM" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 989.223 ; gain = 351.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module gestore_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
Module memoria 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module gestore_led 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'tester/rom1/temp_reg' and it is trimmed from '4' to '3' bits. [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.srcs/sources_1/new/ROM.vhd:55]
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[3]' (FDE) to 'tester/rom1/count_reg[4]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[4]' (FDE) to 'tester/rom1/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[5]' (FDE) to 'tester/rom1/count_reg[6]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[6]' (FDE) to 'tester/rom1/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[7]' (FDE) to 'tester/rom1/count_reg[8]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[8]' (FDE) to 'tester/rom1/count_reg[9]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[9]' (FDE) to 'tester/rom1/count_reg[10]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[10]' (FDE) to 'tester/rom1/count_reg[11]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[11]' (FDE) to 'tester/rom1/count_reg[12]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[12]' (FDE) to 'tester/rom1/count_reg[13]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[13]' (FDE) to 'tester/rom1/count_reg[14]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[14]' (FDE) to 'tester/rom1/count_reg[15]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[15]' (FDE) to 'tester/rom1/count_reg[16]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[16]' (FDE) to 'tester/rom1/count_reg[17]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[17]' (FDE) to 'tester/rom1/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[18]' (FDE) to 'tester/rom1/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[19]' (FDE) to 'tester/rom1/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[20]' (FDE) to 'tester/rom1/count_reg[21]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[21]' (FDE) to 'tester/rom1/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[22]' (FDE) to 'tester/rom1/count_reg[23]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[23]' (FDE) to 'tester/rom1/count_reg[24]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[24]' (FDE) to 'tester/rom1/count_reg[25]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[25]' (FDE) to 'tester/rom1/count_reg[26]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[26]' (FDE) to 'tester/rom1/count_reg[27]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[27]' (FDE) to 'tester/rom1/count_reg[28]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[28]' (FDE) to 'tester/rom1/count_reg[29]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[29]' (FDE) to 'tester/rom1/count_reg[30]'
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[30]' (FDE) to 'tester/rom1/count_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 989.223 ; gain = 351.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 989.223 ; gain = 351.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'tester/rom1/count_reg[2]' (FDE) to 'tester/rom1/count_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tester/rom1/count_reg[31] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 995.039 ; gain = 357.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 995.902 ; gain = 358.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1001.730 ; gain = 364.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1001.730 ; gain = 364.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1001.730 ; gain = 364.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1001.730 ; gain = 364.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1001.730 ; gain = 364.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1001.730 ; gain = 364.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    33|
|3     |LUT1   |     4|
|4     |LUT2   |     6|
|5     |LUT3   |     2|
|6     |LUT4   |    22|
|7     |LUT5   |    25|
|8     |LUT6   |    20|
|9     |FDRE   |   163|
|10    |FDSE   |     1|
|11    |IBUF   |     3|
|12    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------------+------------------+------+
|      |Instance       |Module            |Cells |
+------+---------------+------------------+------+
|1     |top            |                  |   283|
|2     |  deb_read     |debouncer         |    58|
|3     |  deb_reset    |debouncer_0       |    58|
|4     |  gestore_led1 |gestore_led       |    58|
|5     |  mem1         |memoria           |    38|
|6     |  tester       |tester_automatico |    64|
|7     |    delay1     |delay             |     1|
|8     |    gest_read1 |gestore_read      |    54|
|9     |    rom1       |ROM               |     9|
+------+---------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1001.730 ; gain = 364.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1001.730 ; gain = 254.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1001.730 ; gain = 364.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1018.590 ; gain = 639.891
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.590 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio6/Esercizio6.runs/synth_1/sistema.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_utilization_synth.rpt -pb sistema_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 30 17:23:05 2021...
