{
  "design": {
    "design_info": {
      "boundary_crc": "0xBB9DDF3EBB9DDF3E",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "Instruction_Decoder_0": "",
      "Register_A_0": "",
      "Register_B_0": ""
    },
    "ports": {
      "ALU_Sel_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "instruction_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "A0_0": {
        "direction": "I"
      },
      "A1_0": {
        "direction": "I"
      },
      "A2_0": {
        "direction": "I"
      },
      "A3_0": {
        "direction": "I"
      },
      "regA_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "regB_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "B0_0": {
        "direction": "I"
      },
      "B1_0": {
        "direction": "I"
      },
      "B2_0": {
        "direction": "I"
      },
      "B3_0": {
        "direction": "I"
      }
    },
    "components": {
      "Instruction_Decoder_0": {
        "vlnv": "xilinx.com:module_ref:Instruction_Decoder:1.0",
        "xci_name": "design_1_Instruction_Decoder_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Instruction_Decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "instruction": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "loadA": {
            "direction": "O"
          },
          "loadB": {
            "direction": "O"
          },
          "ALU_Sel": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Register_A_0": {
        "vlnv": "xilinx.com:module_ref:Register_A:1.0",
        "xci_name": "design_1_Register_A_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register_A",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A0": {
            "direction": "I"
          },
          "A1": {
            "direction": "I"
          },
          "A2": {
            "direction": "I"
          },
          "A3": {
            "direction": "I"
          },
          "loadA": {
            "direction": "I"
          },
          "regA": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Register_B_0": {
        "vlnv": "xilinx.com:module_ref:Register_B:1.0",
        "xci_name": "design_1_Register_B_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register_B",
          "boundary_crc": "0x0"
        },
        "ports": {
          "B0": {
            "direction": "I"
          },
          "B1": {
            "direction": "I"
          },
          "B2": {
            "direction": "I"
          },
          "B3": {
            "direction": "I"
          },
          "loadB": {
            "direction": "I"
          },
          "regB": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Instruction_Decoder_0_loadA": {
        "ports": [
          "Instruction_Decoder_0/loadA",
          "Register_A_0/loadA"
        ]
      },
      "Instruction_Decoder_0_loadB": {
        "ports": [
          "Instruction_Decoder_0/loadB",
          "Register_B_0/loadB"
        ]
      },
      "Instruction_Decoder_0_ALU_Sel": {
        "ports": [
          "Instruction_Decoder_0/ALU_Sel",
          "ALU_Sel_0"
        ]
      },
      "instruction_0_1": {
        "ports": [
          "instruction_0",
          "Instruction_Decoder_0/instruction"
        ]
      },
      "A0_0_1": {
        "ports": [
          "A0_0",
          "Register_A_0/A0"
        ]
      },
      "A1_0_1": {
        "ports": [
          "A1_0",
          "Register_A_0/A1"
        ]
      },
      "A2_0_1": {
        "ports": [
          "A2_0",
          "Register_A_0/A2"
        ]
      },
      "A3_0_1": {
        "ports": [
          "A3_0",
          "Register_A_0/A3"
        ]
      },
      "Register_A_0_regA": {
        "ports": [
          "Register_A_0/regA",
          "regA_0"
        ]
      },
      "Register_B_0_regB": {
        "ports": [
          "Register_B_0/regB",
          "regB_0"
        ]
      },
      "B0_0_1": {
        "ports": [
          "B0_0",
          "Register_B_0/B0"
        ]
      },
      "B1_0_1": {
        "ports": [
          "B1_0",
          "Register_B_0/B1"
        ]
      },
      "B2_0_1": {
        "ports": [
          "B2_0",
          "Register_B_0/B2"
        ]
      },
      "B3_0_1": {
        "ports": [
          "B3_0",
          "Register_B_0/B3"
        ]
      }
    }
  }
}