<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/1999/REC-html401-19991224/strict.dtd">
<html>
<head>
<META http-equiv=Content-Type content="text/html; charset=windows-1252">
<title>Virus.Win9x.Apop.1086 - DRP.INC.html</title>
<style type="text/css">
span {
	font-family: 'Courier New';
	font-size: 10pt;
	color: #000000;
}
.sc0 {
}
.sc2 {
	color: #FF8000;
}
.sc4 {
	font-weight: bold;
	color: #000080;
}
.sc5 {
}
.sc6 {
	font-weight: bold;
	color: #0000FF;
}
.sc9 {
	color: #0080FF;
}
.sc10 {
	font-weight: bold;
	color: #000080;
}
.sc12 {
	color: #808000;
}
</style>
</head>
<body>
<div style="float: left; white-space: pre; line-height: 1; background: #FFFFFF; "><span class="sc5">DRP</span><span class="sc0"> </span><span class="sc9">STRUC</span><span class="sc0">
    </span><span class="sc5">DRP_eyecatch_str</span><span class="sc0">    </span><span class="sc9">DB</span><span class="sc0">  </span><span class="sc2">8</span><span class="sc0"> </span><span class="sc9">DUP</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc10">?</span><span class="sc4">)</span><span class="sc0">
    </span><span class="sc5">DRP_LGN</span><span class="sc0">         </span><span class="sc9">DD</span><span class="sc0">  </span><span class="sc10">?</span><span class="sc0">
    </span><span class="sc5">DRP_aer</span><span class="sc0">         </span><span class="sc9">DD</span><span class="sc0">  </span><span class="sc10">?</span><span class="sc0">
    </span><span class="sc5">DRP_ilb</span><span class="sc0">         </span><span class="sc9">DD</span><span class="sc0">  </span><span class="sc10">?</span><span class="sc0">
    </span><span class="sc5">DRP_ascii_name</span><span class="sc0">      </span><span class="sc9">DB</span><span class="sc0">  </span><span class="sc2">16</span><span class="sc0"> </span><span class="sc9">DUP</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc10">?</span><span class="sc4">)</span><span class="sc0">
    </span><span class="sc5">DRP_revision</span><span class="sc0">        </span><span class="sc9">DB</span><span class="sc0">  </span><span class="sc10">?</span><span class="sc0">
    </span><span class="sc5">DRP_feature_code</span><span class="sc0">    </span><span class="sc9">DD</span><span class="sc0">  </span><span class="sc10">?</span><span class="sc0">
    </span><span class="sc5">DRP_if_requirements</span><span class="sc0"> </span><span class="sc9">DW</span><span class="sc0">  </span><span class="sc10">?</span><span class="sc0">
    </span><span class="sc5">DRP_bus_type</span><span class="sc0">        </span><span class="sc9">DB</span><span class="sc0">  </span><span class="sc10">?</span><span class="sc0">
    </span><span class="sc5">DRP_reg_result</span><span class="sc0">      </span><span class="sc9">DW</span><span class="sc0">  </span><span class="sc10">?</span><span class="sc0">
    </span><span class="sc5">DRP_reference_data</span><span class="sc0">  </span><span class="sc9">DD</span><span class="sc0">  </span><span class="sc10">?</span><span class="sc0">
    </span><span class="sc5">DRP_reserved1</span><span class="sc0">       </span><span class="sc9">DB</span><span class="sc0">  </span><span class="sc2">2</span><span class="sc0"> </span><span class="sc9">DUP</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc10">?</span><span class="sc4">)</span><span class="sc0">
    </span><span class="sc5">DRP_reserved2</span><span class="sc0">       </span><span class="sc9">DD</span><span class="sc0">  </span><span class="sc2">1</span><span class="sc0"> </span><span class="sc9">DUP</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc10">?</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP</span><span class="sc0"> </span><span class="sc9">ENDS</span><span class="sc0">

</span><span class="sc5">DRP_FC_SCAN_DOWN</span><span class="sc0">        </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">04H</span><span class="sc0">
</span><span class="sc5">DRP_FC_IO_FOR_INQ_AEP</span><span class="sc0">       </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">40H</span><span class="sc0">
</span><span class="sc5">DRP_FC_HALF_SEC</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">2000H</span><span class="sc0">
</span><span class="sc5">DRP_FC_1_SEC</span><span class="sc0">            </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">2000H</span><span class="sc0">
</span><span class="sc5">DRP_FC_2_SECS</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">4000H</span><span class="sc0">
</span><span class="sc5">DRP_FC_4_SECS</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">8000H</span><span class="sc0">
</span><span class="sc5">DRP_FC_DYNALOAD</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">10000H</span><span class="sc0">
</span><span class="sc5">DRP_FC_NEED_PRELOAD</span><span class="sc0">     </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">20000H</span><span class="sc0">
</span><span class="sc5">DRP_FC_NEED_PRE_POST_LOAD</span><span class="sc0">   </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">40000H</span><span class="sc0">
</span><span class="sc5">DRP_IF_ISA</span><span class="sc0">          </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">0001H</span><span class="sc0">
</span><span class="sc5">DRP_IF_EISA</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">0002H</span><span class="sc0">
</span><span class="sc5">DRP_IF_MCA</span><span class="sc0">          </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">0004H</span><span class="sc0">
</span><span class="sc5">DRP_IF_STD</span><span class="sc0">          </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">00ffH</span><span class="sc0">
</span><span class="sc5">DRP_BT_ESDI</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">00H</span><span class="sc0">
</span><span class="sc5">DRP_BT_SCSI</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">01H</span><span class="sc0">
</span><span class="sc5">DRP_BT_FLOPPY</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">02H</span><span class="sc0">
</span><span class="sc5">DRP_BT_SMART</span><span class="sc0">            </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">03H</span><span class="sc0">
</span><span class="sc5">DRP_BT_ABIOS</span><span class="sc0">            </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">04H</span><span class="sc0">
</span><span class="sc5">DRP_IFS_BIT</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">00H</span><span class="sc0">
</span><span class="sc5">DRP_RESRVD1_BIT</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">01H</span><span class="sc0">
</span><span class="sc5">DRP_FSD_BIT</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">02H</span><span class="sc0">
</span><span class="sc5">DRP_FSD_EXT_1_BIT</span><span class="sc0">       </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">03H</span><span class="sc0">
</span><span class="sc5">DRP_FSD_EXT_2_BIT</span><span class="sc0">       </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">04H</span><span class="sc0">
</span><span class="sc5">DRP_VOLTRK_BIT</span><span class="sc0">          </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">05H</span><span class="sc0">
</span><span class="sc5">DRP_CLASS_DRV_BIT</span><span class="sc0">       </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">06H</span><span class="sc0">
</span><span class="sc5">DRP_TSD_BIT</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">07H</span><span class="sc0">
</span><span class="sc5">DRP_VSD_1_BIT</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">08H</span><span class="sc0">
</span><span class="sc5">DRP_VSD_2_BIT</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">09H</span><span class="sc0">
</span><span class="sc5">DRP_VSD_3_BIT</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">0aH</span><span class="sc0">
</span><span class="sc5">DRP_SCSI_LAYER_BIT</span><span class="sc0">      </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">0bH</span><span class="sc0">
</span><span class="sc5">DRP_VSD_4_BIT</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">0cH</span><span class="sc0">
</span><span class="sc5">DRP_VSD_5_BIT</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">0dH</span><span class="sc0">
</span><span class="sc5">DRP_VSD_6_BIT</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">0eH</span><span class="sc0">
</span><span class="sc5">DRP_VSD_7_BIT</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">0fH</span><span class="sc0">
</span><span class="sc5">DRP_VSD_8_BIT</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">10H</span><span class="sc0">
</span><span class="sc5">DRP_VSD_9_BIT</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">11H</span><span class="sc0">
</span><span class="sc5">DRP_RESRVD18_BIT</span><span class="sc0">        </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">12H</span><span class="sc0">
</span><span class="sc5">DRP_MISC_PD_BIT</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">13H</span><span class="sc0">
</span><span class="sc5">DRP_NT_MPD_BIT</span><span class="sc0">          </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">14H</span><span class="sc0">
</span><span class="sc5">DRP_NT_PD_BIT</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">15H</span><span class="sc0">
</span><span class="sc5">DRP_ESDI_PD_BIT</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">16H</span><span class="sc0">
</span><span class="sc5">DRP_ESDIEMUL_PD_BIT</span><span class="sc0">     </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">17H</span><span class="sc0">
</span><span class="sc5">DRP_RESRVD23_BIT</span><span class="sc0">        </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">18H</span><span class="sc0">
</span><span class="sc5">DRP_ABIOS_PD_BIT</span><span class="sc0">        </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">19H</span><span class="sc0">
</span><span class="sc5">DRP_ABIOS_PREMPT_PD_BIT</span><span class="sc0">     </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">1aH</span><span class="sc0">
</span><span class="sc5">DRP_NEC_FLOPPY_BIT</span><span class="sc0">      </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">1bH</span><span class="sc0">
</span><span class="sc5">DRP_RESRVD28_BIT</span><span class="sc0">        </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">1cH</span><span class="sc0">
</span><span class="sc5">DRP_SOC_SER_DRV_BIT</span><span class="sc0">     </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">1dH</span><span class="sc0">
</span><span class="sc5">DRP_SOC_DRV_BIT</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">1eH</span><span class="sc0">
</span><span class="sc5">DRP_IOS_REG_BIT</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">1fH</span><span class="sc0">
</span><span class="sc5">DRP_LGN_MAX</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">1fH</span><span class="sc0">
</span><span class="sc5">DRP_IFS</span><span class="sc0">             </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_IFS_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_RESRVD1</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_RESRVD1_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_FSD</span><span class="sc0">             </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_FSD_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_FSD_EXT_1</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_FSD_EXT_1_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_FSD_EXT_2</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_FSD_EXT_2_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_VOLTRK</span><span class="sc0">          </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_VOLTRK_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_CLASS_DRV</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_CLASS_DRV_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_TSD</span><span class="sc0">             </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_TSD_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_VSD_1</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_VSD_1_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_VSD_2</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_VSD_2_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_VSD_3</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_VSD_3_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_SCSI_LAYER</span><span class="sc0">          </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_SCSI_LAYER_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_VSD_4</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_VSD_4_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_VSD_5</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_VSD_5_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_VSD_6</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_VSD_6_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_VSD_7</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_VSD_7_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_VSD_8</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_VSD_8_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_VSD_9</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_VSD_9_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_RESRVD18</span><span class="sc0">            </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_RESRVD18_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_MISC_PD</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_MISC_PD_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_NT_MPD</span><span class="sc0">          </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_NT_MPD_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_NT_PD</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_NT_PD_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_RESRVD20</span><span class="sc0">            </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">&lt;(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_RESRVD20_BIT</span><span class="sc4">)&gt;</span><span class="sc0">
</span><span class="sc5">DRP_ESDI_PD</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_ESDI_PD_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_ESDIEMUL_PD</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_ESDIEMUL_PD_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_RESRVD23</span><span class="sc0">            </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_RESRVD23_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_ABIOS_PD</span><span class="sc0">            </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_ABIOS_PD_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_ABIOS_PREMPT_PD</span><span class="sc0">     </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_ABIOS_PREMPT_PD_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_NEC_FLOPPY</span><span class="sc0">          </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_NEC_FLOPPY_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_RESRVD28</span><span class="sc0">            </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_RESRVD28_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_SOC_SER_DRV</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_SOC_SER_DRV_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_SOC_DRV</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_SOC_DRV_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_IOS_REG</span><span class="sc0">         </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">(</span><span class="sc2">1</span><span class="sc0"> </span><span class="sc6">SHL</span><span class="sc0"> </span><span class="sc5">DRP_IOS_REG_BIT</span><span class="sc4">)</span><span class="sc0">
</span><span class="sc5">DRP_REMAIN_RESIDENT</span><span class="sc0">     </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">1</span><span class="sc0">
</span><span class="sc5">DRP_MINIMIZE</span><span class="sc0">            </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">2</span><span class="sc0">
</span><span class="sc5">DRP_ABORT</span><span class="sc0">           </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">3</span><span class="sc0">
</span><span class="sc5">DRP_INVALID_LAYER</span><span class="sc0">       </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc2">4</span><span class="sc0">
</span><span class="sc5">EyeCatcher</span><span class="sc0">          </span><span class="sc9">EQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc12">'XXXXXXXX'</span><span class="sc4">&gt;</span></div></body>
</html>
