---
# Copyright 2021 seL4 Project a Series of LF Projects, LLC.
# SPDX-License-Identifier: CC-BY-SA-4.0
title: Performance
sub: '
<p>
 seL4 stands apart with its unparalleled formal verification, without any
 compromise in performance. In fact it is <a href="#fastest">fastest operating
 system kernel</a> available on IPC performance. This page explains this claim
 and its significance, while also providing
 <a href="#perf-numbers"> detailed seL4 performance metrics</a>.
 <img src="images/sel4-fast.svg"
      alt="speeding seL4 logo with 2-10x faster byline"
      class="rounded-lg mt-8 w-1/2 mx-auto">
</p>'
redirect_from:
- /About/Performance/home.pml
- /About/Performance/index.html
layout: card
---


<div class="theprose mx-auto">
<h2 id="fastest">The world's fastest kernel</h2>

<p>
  seL4 has been designed for real-world use. From
  the <a href="About/history.html">beginning</a> when verification started,
  the aim was to achieve the highest assurance level through formal proof,
  without sacrificing more than 10% in performance compared to the fastest
  kernels at the time.
</p>

<p>
  seL4 not only beat the performance of those earlier kernels, but it now
  outperforms any microkernels by a factor of 2 to 10 times on key benchmarks.
  While independent performance comparisons are scarce, the few available
  studies corroborate our claims. We provide public performance numbers and a
  public experimental setup to enable repeatable independent benchmarks.
</p>
<p>
  By providing both proved security and performance, seL4 is designed to support
  a wide range of real-world <a href="use.html">use cases</a>.
</p>


<h3>Why IPC Benchmarks?</h3>

<p>
  Microkernel-based systems tend to divide up software into a greater number of
  components than monolithic systems. Usually these components run in separate
  address spaces. This is excellent for improving security, but can incur
  overhead if done incorrectly.
</p>
<p>
  Components on top of seL4 communicate with IPC (inter-process communication),
  notifications, and shared memory, where IPC is most commonly used as the
  mechanism for protected procedure calls. The IPC benchmarks below measure the
  overhead of these calls and show that they are on the order of normal function
  calls in monolithic systems. This is the key benchmark for showing that
  improved security is possible without sacrificing performance.
</p>

<h2 id="perf-numbers">Performance numbers</h2>

<p>This section displays the latest benchmark numbers for seL4 from the publicly
available <a href="https://github.com/seL4/sel4bench">sel4bench repository</a>.
The following times are reported as mean and standard deviation in
the format <em>mean (std dev)</em>, both rounded to the nearest integer.</p>

<ul>
  <li><strong>IRQ invoke</strong>: Time in cycles to invoke a user-level interrupt handler running in a different
    address space as the interrupted thread.</li>
  <li><strong>IPC call</strong>: Time in cycles for invoking a server in a different address space on the same core.
  </li>
  <li><strong>IPC reply</strong>: Time in cycles for a server replying to a client in a different address space on
    the same core.</li>
  <li><strong>Notify</strong>: Time in cycles to send a signal from a process with priority 1 to a higher
    priority (255) process in a different address space</li>
</ul>
</div>

<!-- FIXME: read all of this from a json file instead -->
<div class="max-w-4xl mx-auto">
<h3 class="h3-size text-dark mt-12 mb-6">Default</h3>

<table class="data-table">
  <tr>
    <th style=" width: 8ex;" colspan="1">ISA</th>
    <th style="text-align: center; width: 4ex;" colspan="1">Mode</th>
    <th style=" width: 40%;" colspan="1">Core/SoC/Board</th>
    <th style="text-align: center; width: 8ex;" colspan="1">Clock</th>
    <th style="text-align: center;" colspan="2">IRQ Invoke</th>
    <th style="text-align: center;" colspan="2">IPC call</th>
    <th style="text-align: center;" colspan="2">IPC reply</th>
    <th style="text-align: center;" colspan="2">Notify</th>
  </tr>  <tr>
    <td>Armv7a</td>
    <td class="data-table-right">32</td>
    <td>A9/i.MX6/Sabre</td>
    <td class="data-table-right">1.0 GHz</td>
    <td class="data-mean">590</td>
    <td class="data-stddev">(14)</td>
    <td class="data-mean">316</td>
    <td class="data-stddev">(2)</td>
    <td class="data-mean">334</td>
    <td class="data-stddev">(1)</td>
    <td class="data-mean">859</td>
    <td class="data-stddev">(17)</td>
  </tr>  <tr>
    <td>x86_64</td>
    <td class="data-table-right">64</td>
    <td>i7-4770/Haswell</td>
    <td class="data-table-right">3.4 GHz</td>
    <td class="data-mean">1640</td>
    <td class="data-stddev">(255)</td>
    <td class="data-mean">593</td>
    <td class="data-stddev">(13)</td>
    <td class="data-mean">593</td>
    <td class="data-stddev">(13)</td>
    <td class="data-mean">1323</td>
    <td class="data-stddev">(5)</td>
  </tr>  <tr>
    <td>x86_64</td>
    <td class="data-table-right">64</td>
    <td>i7-6700/Skylake<sup>*</sup></td>
    <td class="data-table-right">3.4 GHz</td>
    <td class="data-mean">1472</td>
    <td class="data-stddev">(200)</td>
    <td class="data-mean">385</td>
    <td class="data-stddev">(4)</td>
    <td class="data-mean">383</td>
    <td class="data-stddev">(4)</td>
    <td class="data-mean">749</td>
    <td class="data-stddev">(11)</td>
  </tr>  <tr>
    <td>Armv8a</td>
    <td class="data-table-right">64</td>
    <td>A57/Tx1/Jetson</td>
    <td class="data-table-right">1.9 GHz</td>
    <td class="data-mean">736</td>
    <td class="data-stddev">(6)</td>
    <td class="data-mean">405</td>
    <td class="data-stddev">(9)</td>
    <td class="data-mean">416</td>
    <td class="data-stddev">(1)</td>
    <td class="data-mean">881</td>
    <td class="data-stddev">(11)</td>
  </tr>  <tr>
    <td>RV64IMAC</td>
    <td class="data-table-right">64</td>
    <td>U54-MC/SiFive Freedom U540/Hifive</td>
    <td class="data-table-right">1.5 GHz</td>
    <td class="data-mean">1039</td>
    <td class="data-stddev">(89)</td>
    <td class="data-mean">813</td>
    <td class="data-stddev">(91)</td>
    <td class="data-mean">830</td>
    <td class="data-stddev">(85)</td>
    <td class="data-mean">1697</td>
    <td class="data-stddev">(78)</td>
  </tr></table>

  <p class="text-light text-xs sm:text-sm mt-4">
  <sup>*</sup> without meltdown mitigation
  </p>

<h3 class="h3-size text-dark mt-12 mb-6">MCS</h3>
<table class="data-table">
  <tr>
    <th style=" width: 8ex;" colspan="1">ISA</th>
    <th style="text-align: center; width: 4ex;" colspan="1">Mode</th>
    <th style=" width: 40%;" colspan="1">Core/SoC/Board</th>
    <th style="text-align: center; width: 8ex;" colspan="1">Clock</th>
    <th style="text-align: center;" colspan="2">IRQ Invoke</th>
    <th style="text-align: center;" colspan="2">IPC call</th>
    <th style="text-align: center;" colspan="2">IPC reply</th>
    <th style="text-align: center;" colspan="2">Notify</th>
  </tr>  <tr>
    <td>Armv7a</td>
    <td class="data-table-right">32</td>
    <td>A9/i.MX6/Sabre</td>
    <td class="data-table-right">1.0 GHz</td>
    <td class="data-mean">773</td>
    <td class="data-stddev">(13)</td>
    <td class="data-mean">325</td>
    <td class="data-stddev">(2)</td>
    <td class="data-mean">364</td>
    <td class="data-stddev">(2)</td>
    <td class="data-mean">1145</td>
    <td class="data-stddev">(13)</td>
  </tr>  <tr>
    <td>x86_64</td>
    <td class="data-table-right">64</td>
    <td>i7-4770/Haswell</td>
    <td class="data-table-right">3.4 GHz</td>
    <td class="data-mean">1999</td>
    <td class="data-stddev">(418)</td>
    <td class="data-mean">606</td>
    <td class="data-stddev">(13)</td>
    <td class="data-mean">602</td>
    <td class="data-stddev">(12)</td>
    <td class="data-mean">1573</td>
    <td class="data-stddev">(14)</td>
  </tr>  <tr>
    <td>x86_64</td>
    <td class="data-table-right">64</td>
    <td>i7-6700/Skylake<sup>*</sup></td>
    <td class="data-table-right">3.4 GHz</td>
    <td class="data-mean">1824</td>
    <td class="data-stddev">(322)</td>
    <td class="data-mean">388</td>
    <td class="data-stddev">(2)</td>
    <td class="data-mean">414</td>
    <td class="data-stddev">(7)</td>
    <td class="data-mean">1054</td>
    <td class="data-stddev">(9)</td>
  </tr>  <tr>
    <td>Armv8a</td>
    <td class="data-table-right">64</td>
    <td>A57/Tx1/Jetson</td>
    <td class="data-table-right">1.9 GHz</td>
    <td class="data-mean">932</td>
    <td class="data-stddev">(72)</td>
    <td class="data-mean">419</td>
    <td class="data-stddev">(6)</td>
    <td class="data-mean">430</td>
    <td class="data-stddev">(2)</td>
    <td class="data-mean">1021</td>
    <td class="data-stddev">(25)</td>
  </tr>  <tr>
    <td>RV64IMAC</td>
    <td class="data-table-right">64</td>
    <td>U54-MC/SiFive Freedom U540/Hifive</td>
    <td class="data-table-right">1.5 GHz</td>
    <td class="data-mean">3373</td>
    <td class="data-stddev">(121)</td>
    <td class="data-mean">677</td>
    <td class="data-stddev">(20)</td>
    <td class="data-mean">747</td>
    <td class="data-stddev">(84)</td>
    <td class="data-mean">4211</td>
    <td class="data-stddev">(161)</td>
  </tr></table>

  <p class="text-light text-xs sm:text-sm mt-4">
    <sup>*</sup> without meltdown mitigation
  </p>
</div>

<div class="theprose mx-auto pt-20">
<h2 id="compil-details">Compilation Details</h2>
<p>All benchmarks were built using the trustworthy-systems/sel4
docker image from the <a href="https://github.com/seL4/seL4-CAmkES-L4v-dockerfiles">seL4
docker file repository</a></p>
</div>

<details>
<summary class="theprose mx-auto">See details on compiler and build commands</summary>
<h3 class="h3-size text-dark mt-12 mb-6 max-w-4xl mx-auto">Default</h3>
<table class="data-table">
  <tr>
    <th>ISA</th>
    <th>Mode</th>
    <th>Core/SoC/Board</th>
    <th>Clock</th>
    <th>Compiler</th>
    <th>Build command</th>
  </tr>  <tr>
    <td>Armv7a</td>
    <td class="data-table-right">32</td>
    <td>A9/i.MX6/Sabre</td>
    <td class="data-table-right">1.0 GHz</td>
    <td>arm-linux-gnueabi-gcc GNU 10.2.1</td>
    <td class="monospace">init-build.sh -DFASTPATH=TRUE -DHARDWARE=TRUE -DFAULT=TRUE -DAARCH32=TRUE -DPLATFORM=sabre</td>
  </tr>  <tr>
    <td>x86_64</td>
    <td class="data-table-right">64</td>
    <td>i7-4770/Haswell</td>
    <td class="data-table-right">3.4 GHz</td>
    <td>gcc GNU 10.2.1</td>
    <td class="monospace">init-build.sh -DFASTPATH=TRUE -DHARDWARE=TRUE -DFAULT=TRUE -DPLATFORM=x86_64</td>
  </tr>  <tr>
    <td>x86_64</td>
    <td class="data-table-right">64</td>
    <td>i7-6700/Skylake</td>
    <td class="data-table-right">3.4 GHz</td>
    <td>gcc GNU 10.2.1</td>
    <td class="monospace">init-build.sh -DKernelSkimWindow=FALSE -DFASTPATH=TRUE -DHARDWARE=TRUE -DFAULT=TRUE -DPLATFORM=x86_64</td>
  </tr>  <tr>
    <td>Armv8a</td>
    <td class="data-table-right">64</td>
    <td>A57/Tx1/Jetson</td>
    <td class="data-table-right">1.9 GHz</td>
    <td>aarch64-linux-gnu-gcc GNU 10.2.1</td>
    <td class="monospace">init-build.sh -DFASTPATH=TRUE -DHARDWARE=TRUE -DFAULT=TRUE -DAARCH64=TRUE -DPLATFORM=tx1</td>
  </tr>  <tr>
    <td>RV64IMAC</td>
    <td class="data-table-right">64</td>
    <td>U54-MC/SiFive Freedom U540/Hifive</td>
    <td class="data-table-right">1.5 GHz</td>
    <td>riscv64-unknown-elf-gcc GNU 8.3.0</td>
    <td class="monospace">init-build.sh -DFASTPATH=TRUE -DHARDWARE=FALSE -DFAULT=FALSE -DRISCV64=TRUE -DPLATFORM=hifive</td>
  </tr></table>

<h3 class="h3-size text-dark mt-12 mb-6 max-w-4xl mx-auto">MCS</h3>
<table class="data-table">
  <tr>
    <th>ISA</th>
    <th>Mode</th>
    <th>Core/SoC/Board</th>
    <th>Clock</th>
    <th>Compiler</th>
    <th>Build command</th>
  </tr>  <tr>
    <td>Armv7a</td>
    <td class="data-table-right">32</td>
    <td>A9/i.MX6/Sabre</td>
    <td class="data-table-right">1.0 GHz</td>
    <td>arm-linux-gnueabi-gcc GNU 10.2.1</td>
    <td class="monospace">init-build.sh -DFASTPATH=TRUE -DHARDWARE=TRUE -DFAULT=TRUE -DAARCH32=TRUE -DPLATFORM=sabre -DMCS=TRUE</td>
  </tr>  <tr>
    <td>x86_64</td>
    <td class="data-table-right">64</td>
    <td>i7-4770/Haswell</td>
    <td class="data-table-right">3.4 GHz</td>
    <td>gcc GNU 10.2.1</td>
    <td class="monospace">init-build.sh -DFASTPATH=TRUE -DHARDWARE=TRUE -DFAULT=TRUE -DPLATFORM=x86_64 -DMCS=TRUE</td>
  </tr>  <tr>
    <td>x86_64</td>
    <td class="data-table-right">64</td>
    <td>i7-6700/Skylake</td>
    <td class="data-table-right">3.4 GHz</td>
    <td>gcc GNU 10.2.1</td>
    <td class="monospace">init-build.sh -DKernelSkimWindow=FALSE -DMCS=TRUE -DFASTPATH=TRUE -DHARDWARE=TRUE -DFAULT=TRUE -DPLATFORM=x86_64</td>
  </tr>  <tr>
    <td>Armv8a</td>
    <td class="data-table-right">64</td>
    <td>A57/Tx1/Jetson</td>
    <td class="data-table-right">1.9 GHz</td>
    <td>aarch64-linux-gnu-gcc GNU 10.2.1</td>
    <td class="monospace">init-build.sh -DFASTPATH=TRUE -DHARDWARE=TRUE -DFAULT=TRUE -DAARCH64=TRUE -DPLATFORM=tx1 -DMCS=TRUE</td>
  </tr>  <tr>
    <td>RV64IMAC</td>
    <td class="data-table-right">64</td>
    <td>U54-MC/SiFive Freedom U540/Hifive</td>
    <td class="data-table-right">1.5 GHz</td>
    <td>riscv64-unknown-elf-gcc GNU 8.3.0</td>
    <td class="monospace">init-build.sh -DFASTPATH=TRUE -DHARDWARE=FALSE -DFAULT=FALSE -DRISCV64=TRUE -DPLATFORM=hifive -DMCS=TRUE</td>
  </tr></table>
</details>

<div class="theprose mx-auto pb-20">
<h2>Source Code</h2>
<p>This page was generated on 2025-04-14 for sel4bench-manifest <a href="https://github.com/seL4/sel4bench-manifest/blob/4cf8e02abda9b3f2dfd04984f33b47f3073aa3a2/default.xml">4cf8e02a</a>.</p>
</div>
