# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do eightBitAdder_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitAdder_tb/oneBitFullAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitFullAdder
# -- Compiling architecture struct of oneBitFullAdder
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitAdder_tb/eightBitAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitAdder
# -- Compiling architecture struct of eightBitAdder
# 
vcom -reportprogress 300 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitAdder_tb/eightBitAdder_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitAdder_tb
# -- Compiling architecture behavioral of eightBitAdder_tb
vsim +altera -do eightBitAdder_run_msim_rtl_vhdl.do -l msim_transcript -gui work.eightbitadder_tb
# vsim +altera -do eightBitAdder_run_msim_rtl_vhdl.do -l msim_transcript -gui work.eightbitadder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.eightbitadder_tb(behavioral)
# Loading work.eightbitadder(struct)
# Loading work.onebitfulladder(struct)
# do eightBitAdder_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitAdder_tb/oneBitFullAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitFullAdder
# -- Compiling architecture struct of oneBitFullAdder
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitAdder_tb/eightBitAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitAdder
# -- Compiling architecture struct of eightBitAdder
# 
add wave -position end  sim:/eightbitadder_tb/UUT/i_x
add wave -position end  sim:/eightbitadder_tb/UUT/i_y
add wave -position end  sim:/eightbitadder_tb/UUT/i_cin
add wave -position end  sim:/eightbitadder_tb/UUT/o_cout
add wave -position end  sim:/eightbitadder_tb/UUT/o_s
add wave -position end  sim:/eightbitadder_tb/UUT/int_c
run
