;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* PWM */
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT0_PC1
Tx_1__0__PORT EQU 0
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT0_AG
Tx_1__AMUX EQU CYREG_PRT0_AMUX
Tx_1__BIE EQU CYREG_PRT0_BIE
Tx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx_1__BYP EQU CYREG_PRT0_BYP
Tx_1__CTL EQU CYREG_PRT0_CTL
Tx_1__DM0 EQU CYREG_PRT0_DM0
Tx_1__DM1 EQU CYREG_PRT0_DM1
Tx_1__DM2 EQU CYREG_PRT0_DM2
Tx_1__DR EQU CYREG_PRT0_DR
Tx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 0
Tx_1__PRT EQU CYREG_PRT0_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx_1__PS EQU CYREG_PRT0_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT0_SLW

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_1__0__MASK EQU 0x04
Pin_1__0__PC EQU CYREG_PRT2_PC2
Pin_1__0__PORT EQU 2
Pin_1__0__SHIFT EQU 2
Pin_1__AG EQU CYREG_PRT2_AG
Pin_1__AMUX EQU CYREG_PRT2_AMUX
Pin_1__BIE EQU CYREG_PRT2_BIE
Pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__BYP EQU CYREG_PRT2_BYP
Pin_1__CTL EQU CYREG_PRT2_CTL
Pin_1__DM0 EQU CYREG_PRT2_DM0
Pin_1__DM1 EQU CYREG_PRT2_DM1
Pin_1__DM2 EQU CYREG_PRT2_DM2
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__MASK EQU 0x04
Pin_1__PORT EQU 2
Pin_1__PRT EQU CYREG_PRT2_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 2
Pin_1__SLW EQU CYREG_PRT2_SLW

/* Pin_2 */
Pin_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
Pin_2__0__MASK EQU 0x08
Pin_2__0__PC EQU CYREG_PRT6_PC3
Pin_2__0__PORT EQU 6
Pin_2__0__SHIFT EQU 3
Pin_2__AG EQU CYREG_PRT6_AG
Pin_2__AMUX EQU CYREG_PRT6_AMUX
Pin_2__BIE EQU CYREG_PRT6_BIE
Pin_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_2__BYP EQU CYREG_PRT6_BYP
Pin_2__CTL EQU CYREG_PRT6_CTL
Pin_2__DM0 EQU CYREG_PRT6_DM0
Pin_2__DM1 EQU CYREG_PRT6_DM1
Pin_2__DM2 EQU CYREG_PRT6_DM2
Pin_2__DR EQU CYREG_PRT6_DR
Pin_2__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_2__MASK EQU 0x08
Pin_2__PORT EQU 6
Pin_2__PRT EQU CYREG_PRT6_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_2__PS EQU CYREG_PRT6_PS
Pin_2__SHIFT EQU 3
Pin_2__SLW EQU CYREG_PRT6_SLW

/* H_Dir1 */
H_Dir1__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
H_Dir1__0__MASK EQU 0x01
H_Dir1__0__PC EQU CYREG_PRT5_PC0
H_Dir1__0__PORT EQU 5
H_Dir1__0__SHIFT EQU 0
H_Dir1__AG EQU CYREG_PRT5_AG
H_Dir1__AMUX EQU CYREG_PRT5_AMUX
H_Dir1__BIE EQU CYREG_PRT5_BIE
H_Dir1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
H_Dir1__BYP EQU CYREG_PRT5_BYP
H_Dir1__CTL EQU CYREG_PRT5_CTL
H_Dir1__DM0 EQU CYREG_PRT5_DM0
H_Dir1__DM1 EQU CYREG_PRT5_DM1
H_Dir1__DM2 EQU CYREG_PRT5_DM2
H_Dir1__DR EQU CYREG_PRT5_DR
H_Dir1__INP_DIS EQU CYREG_PRT5_INP_DIS
H_Dir1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
H_Dir1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
H_Dir1__LCD_EN EQU CYREG_PRT5_LCD_EN
H_Dir1__MASK EQU 0x01
H_Dir1__PORT EQU 5
H_Dir1__PRT EQU CYREG_PRT5_PRT
H_Dir1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
H_Dir1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
H_Dir1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
H_Dir1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
H_Dir1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
H_Dir1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
H_Dir1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
H_Dir1__PS EQU CYREG_PRT5_PS
H_Dir1__SHIFT EQU 0
H_Dir1__SLW EQU CYREG_PRT5_SLW

/* H_Dir2 */
H_Dir2__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
H_Dir2__0__MASK EQU 0x02
H_Dir2__0__PC EQU CYREG_PRT5_PC1
H_Dir2__0__PORT EQU 5
H_Dir2__0__SHIFT EQU 1
H_Dir2__AG EQU CYREG_PRT5_AG
H_Dir2__AMUX EQU CYREG_PRT5_AMUX
H_Dir2__BIE EQU CYREG_PRT5_BIE
H_Dir2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
H_Dir2__BYP EQU CYREG_PRT5_BYP
H_Dir2__CTL EQU CYREG_PRT5_CTL
H_Dir2__DM0 EQU CYREG_PRT5_DM0
H_Dir2__DM1 EQU CYREG_PRT5_DM1
H_Dir2__DM2 EQU CYREG_PRT5_DM2
H_Dir2__DR EQU CYREG_PRT5_DR
H_Dir2__INP_DIS EQU CYREG_PRT5_INP_DIS
H_Dir2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
H_Dir2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
H_Dir2__LCD_EN EQU CYREG_PRT5_LCD_EN
H_Dir2__MASK EQU 0x02
H_Dir2__PORT EQU 5
H_Dir2__PRT EQU CYREG_PRT5_PRT
H_Dir2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
H_Dir2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
H_Dir2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
H_Dir2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
H_Dir2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
H_Dir2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
H_Dir2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
H_Dir2__PS EQU CYREG_PRT5_PS
H_Dir2__SHIFT EQU 1
H_Dir2__SLW EQU CYREG_PRT5_SLW

/* UART_1 */
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x04
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x10
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x10

/* Pin_A_M */
Pin_A_M__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_A_M__0__MASK EQU 0x01
Pin_A_M__0__PC EQU CYREG_PRT2_PC0
Pin_A_M__0__PORT EQU 2
Pin_A_M__0__SHIFT EQU 0
Pin_A_M__AG EQU CYREG_PRT2_AG
Pin_A_M__AMUX EQU CYREG_PRT2_AMUX
Pin_A_M__BIE EQU CYREG_PRT2_BIE
Pin_A_M__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_A_M__BYP EQU CYREG_PRT2_BYP
Pin_A_M__CTL EQU CYREG_PRT2_CTL
Pin_A_M__DM0 EQU CYREG_PRT2_DM0
Pin_A_M__DM1 EQU CYREG_PRT2_DM1
Pin_A_M__DM2 EQU CYREG_PRT2_DM2
Pin_A_M__DR EQU CYREG_PRT2_DR
Pin_A_M__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_A_M__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_A_M__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_A_M__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_A_M__MASK EQU 0x01
Pin_A_M__PORT EQU 2
Pin_A_M__PRT EQU CYREG_PRT2_PRT
Pin_A_M__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_A_M__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_A_M__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_A_M__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_A_M__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_A_M__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_A_M__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_A_M__PS EQU CYREG_PRT2_PS
Pin_A_M__SHIFT EQU 0
Pin_A_M__SLW EQU CYREG_PRT2_SLW

/* Pin_B_M */
Pin_B_M__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_B_M__0__MASK EQU 0x02
Pin_B_M__0__PC EQU CYREG_PRT2_PC1
Pin_B_M__0__PORT EQU 2
Pin_B_M__0__SHIFT EQU 1
Pin_B_M__AG EQU CYREG_PRT2_AG
Pin_B_M__AMUX EQU CYREG_PRT2_AMUX
Pin_B_M__BIE EQU CYREG_PRT2_BIE
Pin_B_M__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_B_M__BYP EQU CYREG_PRT2_BYP
Pin_B_M__CTL EQU CYREG_PRT2_CTL
Pin_B_M__DM0 EQU CYREG_PRT2_DM0
Pin_B_M__DM1 EQU CYREG_PRT2_DM1
Pin_B_M__DM2 EQU CYREG_PRT2_DM2
Pin_B_M__DR EQU CYREG_PRT2_DR
Pin_B_M__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_B_M__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_B_M__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_B_M__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_B_M__MASK EQU 0x02
Pin_B_M__PORT EQU 2
Pin_B_M__PRT EQU CYREG_PRT2_PRT
Pin_B_M__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_B_M__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_B_M__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_B_M__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_B_M__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_B_M__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_B_M__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_B_M__PS EQU CYREG_PRT2_PS
Pin_B_M__SHIFT EQU 1
Pin_B_M__SLW EQU CYREG_PRT2_SLW

/* H_Enable */
H_Enable__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
H_Enable__0__MASK EQU 0x04
H_Enable__0__PC EQU CYREG_PRT5_PC2
H_Enable__0__PORT EQU 5
H_Enable__0__SHIFT EQU 2
H_Enable__AG EQU CYREG_PRT5_AG
H_Enable__AMUX EQU CYREG_PRT5_AMUX
H_Enable__BIE EQU CYREG_PRT5_BIE
H_Enable__BIT_MASK EQU CYREG_PRT5_BIT_MASK
H_Enable__BYP EQU CYREG_PRT5_BYP
H_Enable__CTL EQU CYREG_PRT5_CTL
H_Enable__DM0 EQU CYREG_PRT5_DM0
H_Enable__DM1 EQU CYREG_PRT5_DM1
H_Enable__DM2 EQU CYREG_PRT5_DM2
H_Enable__DR EQU CYREG_PRT5_DR
H_Enable__INP_DIS EQU CYREG_PRT5_INP_DIS
H_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
H_Enable__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
H_Enable__LCD_EN EQU CYREG_PRT5_LCD_EN
H_Enable__MASK EQU 0x04
H_Enable__PORT EQU 5
H_Enable__PRT EQU CYREG_PRT5_PRT
H_Enable__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
H_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
H_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
H_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
H_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
H_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
H_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
H_Enable__PS EQU CYREG_PRT5_PS
H_Enable__SHIFT EQU 2
H_Enable__SLW EQU CYREG_PRT5_SLW

/* Pin_A_S2 */
Pin_A_S2__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_A_S2__0__MASK EQU 0x40
Pin_A_S2__0__PC EQU CYREG_PRT1_PC6
Pin_A_S2__0__PORT EQU 1
Pin_A_S2__0__SHIFT EQU 6
Pin_A_S2__AG EQU CYREG_PRT1_AG
Pin_A_S2__AMUX EQU CYREG_PRT1_AMUX
Pin_A_S2__BIE EQU CYREG_PRT1_BIE
Pin_A_S2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_A_S2__BYP EQU CYREG_PRT1_BYP
Pin_A_S2__CTL EQU CYREG_PRT1_CTL
Pin_A_S2__DM0 EQU CYREG_PRT1_DM0
Pin_A_S2__DM1 EQU CYREG_PRT1_DM1
Pin_A_S2__DM2 EQU CYREG_PRT1_DM2
Pin_A_S2__DR EQU CYREG_PRT1_DR
Pin_A_S2__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_A_S2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_A_S2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_A_S2__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_A_S2__MASK EQU 0x40
Pin_A_S2__PORT EQU 1
Pin_A_S2__PRT EQU CYREG_PRT1_PRT
Pin_A_S2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_A_S2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_A_S2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_A_S2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_A_S2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_A_S2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_A_S2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_A_S2__PS EQU CYREG_PRT1_PS
Pin_A_S2__SHIFT EQU 6
Pin_A_S2__SLW EQU CYREG_PRT1_SLW

/* Pin_B_S2 */
Pin_B_S2__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_B_S2__0__MASK EQU 0x80
Pin_B_S2__0__PC EQU CYREG_PRT1_PC7
Pin_B_S2__0__PORT EQU 1
Pin_B_S2__0__SHIFT EQU 7
Pin_B_S2__AG EQU CYREG_PRT1_AG
Pin_B_S2__AMUX EQU CYREG_PRT1_AMUX
Pin_B_S2__BIE EQU CYREG_PRT1_BIE
Pin_B_S2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_B_S2__BYP EQU CYREG_PRT1_BYP
Pin_B_S2__CTL EQU CYREG_PRT1_CTL
Pin_B_S2__DM0 EQU CYREG_PRT1_DM0
Pin_B_S2__DM1 EQU CYREG_PRT1_DM1
Pin_B_S2__DM2 EQU CYREG_PRT1_DM2
Pin_B_S2__DR EQU CYREG_PRT1_DR
Pin_B_S2__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_B_S2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_B_S2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_B_S2__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_B_S2__MASK EQU 0x80
Pin_B_S2__PORT EQU 1
Pin_B_S2__PRT EQU CYREG_PRT1_PRT
Pin_B_S2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_B_S2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_B_S2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_B_S2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_B_S2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_B_S2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_B_S2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_B_S2__PS EQU CYREG_PRT1_PS
Pin_B_S2__SHIFT EQU 7
Pin_B_S2__SLW EQU CYREG_PRT1_SLW

/* START_BTN */
START_BTN__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
START_BTN__0__MASK EQU 0x02
START_BTN__0__PC EQU CYREG_PRT6_PC1
START_BTN__0__PORT EQU 6
START_BTN__0__SHIFT EQU 1
START_BTN__AG EQU CYREG_PRT6_AG
START_BTN__AMUX EQU CYREG_PRT6_AMUX
START_BTN__BIE EQU CYREG_PRT6_BIE
START_BTN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
START_BTN__BYP EQU CYREG_PRT6_BYP
START_BTN__CTL EQU CYREG_PRT6_CTL
START_BTN__DM0 EQU CYREG_PRT6_DM0
START_BTN__DM1 EQU CYREG_PRT6_DM1
START_BTN__DM2 EQU CYREG_PRT6_DM2
START_BTN__DR EQU CYREG_PRT6_DR
START_BTN__INP_DIS EQU CYREG_PRT6_INP_DIS
START_BTN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
START_BTN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
START_BTN__LCD_EN EQU CYREG_PRT6_LCD_EN
START_BTN__MASK EQU 0x02
START_BTN__PORT EQU 6
START_BTN__PRT EQU CYREG_PRT6_PRT
START_BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
START_BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
START_BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
START_BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
START_BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
START_BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
START_BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
START_BTN__PS EQU CYREG_PRT6_PS
START_BTN__SHIFT EQU 1
START_BTN__SLW EQU CYREG_PRT6_SLW

/* isr_Timer */
isr_Timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Timer__INTC_MASK EQU 0x01
isr_Timer__INTC_NUMBER EQU 0
isr_Timer__INTC_PRIOR_NUM EQU 7
isr_Timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_Timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

/* ADC_DelSig_1 */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

/* QuadDec_Motor */
QuadDec_Motor_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_Motor_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_Motor_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_Motor_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_Motor_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_Motor_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_Motor_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_Motor_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_Motor_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_Motor_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
QuadDec_Motor_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec_Motor_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* Timer_TimerHW */
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* QuadDec_Sensor */
QuadDec_Sensor_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_Sensor_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_Sensor_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_Sensor_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_Sensor_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
QuadDec_Sensor_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
QuadDec_Sensor_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_Sensor_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_Sensor_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_Sensor_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_Sensor_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_Sensor_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
QuadDec_Sensor_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
QuadDec_Sensor_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Sensor_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Sensor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
QuadDec_Sensor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
