C:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis   -part M2S090TS  -package FBGA484  -grade -1    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\synlog\report\M2S_MSS_fpga_mapper.xml  -top_level_module  M2S_MSS  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.edn   -freq 100.000   C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\synwork\M2S_MSS_prem.srd  -sap  C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.sap  -otap  C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.tap  -omap  C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.map  -devicelib  C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v  -sap  C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.sap  -ologparam  C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\syntmp\M2S_MSS.plg  -osyn  C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srm  -prjdir  C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\  -prjname  M2S_MSS_syn  -log  C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\synlog\M2S_MSS_fpga_mapper.srr 
rc:1 success:1
C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\scratchproject.prs|o|1486025521|3234
C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.edn|o|1486025528|645208
C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\synwork\M2S_MSS_prem.srd|i|1486025525|193049
C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.sap|o|1486025525|34172
C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.tap|o|0|0
C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.map|o|1486025528|28
C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v|i|1449250530|16359
C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.sap|o|1486025525|34172
C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\syntmp\M2S_MSS.plg|o|1486025528|4529
C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srm|o|1486025527|13932
C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\synlog\M2S_MSS_fpga_mapper.srr|o|1486025528|54165
C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\m_generic.exe|i|1449767944|15814144
C:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\m_generic.exe|i|1449769556|27632640
