Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Tue Oct  3 20:14:45 2017
| Host         : DESKTOP-UA5FUC7 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/xillybus_wrapper_timing_synth.rpt
| Design       : xillybus_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 Mx_V_read_assign_reg_1388_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_wrapper_lbW_U9/xillybus_wrapper_lbW_MulnS_1_U/p_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 4.573ns (84.253%)  route 0.855ns (15.747%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1242, unset)         0.973     0.973    ap_clk
                         FDSE                                         r  Mx_V_read_assign_reg_1388_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.362     1.335 r  Mx_V_read_assign_reg_1388_reg[16]/Q
                         net (fo=2, unplaced)         0.800     2.135    xillybus_wrapper_lbW_U9/xillybus_wrapper_lbW_MulnS_1_U/Q[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.211     6.346 r  xillybus_wrapper_lbW_U9/xillybus_wrapper_lbW_MulnS_1_U/tmp_product/PCOUT[0]
                         net (fo=1, unplaced)         0.055     6.401    xillybus_wrapper_lbW_U9/xillybus_wrapper_lbW_MulnS_1_U/tmp_product_n_155
                         DSP48E1                                      r  xillybus_wrapper_lbW_U9/xillybus_wrapper_lbW_MulnS_1_U/p_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1242, unset)         0.924    10.924    xillybus_wrapper_lbW_U9/xillybus_wrapper_lbW_MulnS_1_U/ap_clk
                         DSP48E1                                      r  xillybus_wrapper_lbW_U9/xillybus_wrapper_lbW_MulnS_1_U/p_reg__0/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    xillybus_wrapper_lbW_U9/xillybus_wrapper_lbW_MulnS_1_U/p_reg__0
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  3.088    




