
APPS_ENDDEVICE_DEMO1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001b6c4  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0001b6c4  0001b6c4  0002b6c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a10  20000000  0001b6cc  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .lpram        00000000  30000000  30000000  00030a10  2**0
                  CONTENTS
  4 .bss          000013f0  20000a10  0001c0e0  00030a10  2**3
                  ALLOC
  5 .stack        00002000  20001e00  0001d4d0  00030a10  2**0
                  ALLOC
  6 .ARM.attributes 00000028  00000000  00000000  00030a10  2**0
                  CONTENTS, READONLY
  7 .comment      0000008c  00000000  00000000  00030a38  2**0
                  CONTENTS, READONLY
  8 .debug_info   0008890a  00000000  00000000  00030ac4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000cd53  00000000  00000000  000b93ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00017245  00000000  00000000  000c6121  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001458  00000000  00000000  000dd366  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001be8  00000000  00000000  000de7be  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00030f03  00000000  00000000  000e03a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000329a5  00000000  00000000  001112a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000acdfb  00000000  00000000  00143c4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004920  00000000  00000000  001f0a4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	00 3e 00 20 61 37 00 00 5d 37 00 00 5d 37 00 00     .>. a7..]7..]7..
	...
      2c:	5d 37 00 00 00 00 00 00 00 00 00 00 5d 37 00 00     ]7..........]7..
      3c:	5d 37 00 00 5d 37 00 00 5d 37 00 00 d5 11 00 00     ]7..]7..]7......
      4c:	6d 09 00 00 5d 37 00 00 5d 37 00 00 5d 37 00 00     m...]7..]7..]7..
      5c:	5d 37 00 00 8d 1f 00 00 9d 1f 00 00 ad 1f 00 00     ]7..............
      6c:	bd 1f 00 00 cd 1f 00 00 dd 1f 00 00 5d 37 00 00     ............]7..
      7c:	5d 37 00 00 5d 37 00 00 19 33 00 00 29 33 00 00     ]7..]7...3..)3..
      8c:	39 33 00 00 49 33 00 00 59 33 00 00 b9 06 00 00     93..I3..Y3......
      9c:	5d 37 00 00 5d 37 00 00 5d 37 00 00 5d 37 00 00     ]7..]7..]7..]7..
      ac:	5d 37 00 00 00 00 00 00                             ]7......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000a10 	.word	0x20000a10
      d4:	00000000 	.word	0x00000000
      d8:	0001b6cc 	.word	0x0001b6cc

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000a14 	.word	0x20000a14
     108:	0001b6cc 	.word	0x0001b6cc
     10c:	0001b6cc 	.word	0x0001b6cc
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00003049 	.word	0x00003049
     140:	00010399 	.word	0x00010399
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     180:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     182:	4b08      	ldr	r3, [pc, #32]	; (1a4 <delay_cycles_ms+0x24>)
     184:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     186:	4a08      	ldr	r2, [pc, #32]	; (1a8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     188:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0249      	lsls	r1, r1, #9
	while (n--) {
     18e:	3801      	subs	r0, #1
     190:	d307      	bcc.n	1a2 <delay_cycles_ms+0x22>
	if (n > 0) {
     192:	2c00      	cmp	r4, #0
     194:	d0fb      	beq.n	18e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     196:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     198:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     19a:	6813      	ldr	r3, [r2, #0]
     19c:	420b      	tst	r3, r1
     19e:	d0fc      	beq.n	19a <delay_cycles_ms+0x1a>
     1a0:	e7f5      	b.n	18e <delay_cycles_ms+0xe>
	}
}
     1a2:	bd30      	pop	{r4, r5, pc}
     1a4:	20000000 	.word	0x20000000
     1a8:	e000e010 	.word	0xe000e010

000001ac <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     1ac:	4b0c      	ldr	r3, [pc, #48]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1ae:	681b      	ldr	r3, [r3, #0]
     1b0:	2b00      	cmp	r3, #0
     1b2:	d106      	bne.n	1c2 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     1b4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     1b8:	2b00      	cmp	r3, #0
     1ba:	d007      	beq.n	1cc <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     1bc:	2200      	movs	r2, #0
     1be:	4b09      	ldr	r3, [pc, #36]	; (1e4 <cpu_irq_enter_critical+0x38>)
     1c0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     1c2:	4a07      	ldr	r2, [pc, #28]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1c4:	6813      	ldr	r3, [r2, #0]
     1c6:	3301      	adds	r3, #1
     1c8:	6013      	str	r3, [r2, #0]
}
     1ca:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     1cc:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     1ce:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1d2:	2200      	movs	r2, #0
     1d4:	4b04      	ldr	r3, [pc, #16]	; (1e8 <cpu_irq_enter_critical+0x3c>)
     1d6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1d8:	3201      	adds	r2, #1
     1da:	4b02      	ldr	r3, [pc, #8]	; (1e4 <cpu_irq_enter_critical+0x38>)
     1dc:	701a      	strb	r2, [r3, #0]
     1de:	e7f0      	b.n	1c2 <cpu_irq_enter_critical+0x16>
     1e0:	20000a2c 	.word	0x20000a2c
     1e4:	20000a30 	.word	0x20000a30
     1e8:	20000008 	.word	0x20000008

000001ec <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1ec:	4b08      	ldr	r3, [pc, #32]	; (210 <cpu_irq_leave_critical+0x24>)
     1ee:	681a      	ldr	r2, [r3, #0]
     1f0:	3a01      	subs	r2, #1
     1f2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1f4:	681b      	ldr	r3, [r3, #0]
     1f6:	2b00      	cmp	r3, #0
     1f8:	d109      	bne.n	20e <cpu_irq_leave_critical+0x22>
     1fa:	4b06      	ldr	r3, [pc, #24]	; (214 <cpu_irq_leave_critical+0x28>)
     1fc:	781b      	ldrb	r3, [r3, #0]
     1fe:	2b00      	cmp	r3, #0
     200:	d005      	beq.n	20e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     202:	2201      	movs	r2, #1
     204:	4b04      	ldr	r3, [pc, #16]	; (218 <cpu_irq_leave_critical+0x2c>)
     206:	701a      	strb	r2, [r3, #0]
     208:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     20c:	b662      	cpsie	i
	}
}
     20e:	4770      	bx	lr
     210:	20000a2c 	.word	0x20000a2c
     214:	20000a30 	.word	0x20000a30
     218:	20000008 	.word	0x20000008

0000021c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     21c:	b5f0      	push	{r4, r5, r6, r7, lr}
     21e:	46c6      	mov	lr, r8
     220:	b500      	push	{lr}
     222:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     224:	ac01      	add	r4, sp, #4
     226:	2501      	movs	r5, #1
     228:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     22a:	2300      	movs	r3, #0
     22c:	4698      	mov	r8, r3
     22e:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     230:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     232:	0021      	movs	r1, r4
     234:	2013      	movs	r0, #19
     236:	4e12      	ldr	r6, [pc, #72]	; (280 <system_board_init+0x64>)
     238:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     23a:	4f12      	ldr	r7, [pc, #72]	; (284 <system_board_init+0x68>)
     23c:	2380      	movs	r3, #128	; 0x80
     23e:	031b      	lsls	r3, r3, #12
     240:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
	
	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     242:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_1_PIN, &pin_conf);
     244:	0021      	movs	r1, r4
     246:	2012      	movs	r0, #18
     248:	47b0      	blx	r6
     24a:	2380      	movs	r3, #128	; 0x80
     24c:	02db      	lsls	r3, r3, #11
     24e:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_1_PIN, LED_1_INACTIVE);
#ifdef RFSWITCH_ENABLE
	/* Configure RFSWITCH as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     250:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(RF_SWITCH_PIN, &pin_conf);
     252:	0021      	movs	r1, r4
     254:	200d      	movs	r0, #13
     256:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
     258:	2380      	movs	r3, #128	; 0x80
     25a:	019b      	lsls	r3, r3, #6
     25c:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
#endif

#ifdef TCXO_ENABLE
	/* Configure TXPO PWR as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     25e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(TCXO_PWR_PIN, &pin_conf);
     260:	0021      	movs	r1, r4
     262:	2009      	movs	r0, #9
     264:	47b0      	blx	r6
     266:	2380      	movs	r3, #128	; 0x80
     268:	009b      	lsls	r3, r3, #2
     26a:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     26c:	4643      	mov	r3, r8
     26e:	7023      	strb	r3, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     270:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     272:	0021      	movs	r1, r4
     274:	201c      	movs	r0, #28
     276:	47b0      	blx	r6
		
}
     278:	b002      	add	sp, #8
     27a:	bc04      	pop	{r2}
     27c:	4690      	mov	r8, r2
     27e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     280:	00000ec9 	.word	0x00000ec9
     284:	40002800 	.word	0x40002800

00000288 <_adc_get_inst_index>:
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     288:	2000      	movs	r0, #0
     28a:	4770      	bx	lr

0000028c <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     28c:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     28e:	2300      	movs	r3, #0
     290:	2200      	movs	r2, #0
     292:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
     294:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
     296:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     298:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     29a:	2100      	movs	r1, #0
     29c:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     29e:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
     2a0:	61c3      	str	r3, [r0, #28]
#if SAMR30 || SAMR34 || SAMR35
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
     2a2:	2406      	movs	r4, #6
     2a4:	7104      	strb	r4, [r0, #4]
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
     2a6:	24c0      	movs	r4, #192	; 0xc0
     2a8:	0164      	lsls	r4, r4, #5
     2aa:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     2ac:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     2ae:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
     2b0:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
     2b2:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
     2b4:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     2b6:	242a      	movs	r4, #42	; 0x2a
     2b8:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
     2ba:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
     2bc:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
     2be:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
     2c0:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
     2c2:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
     2c4:	3c06      	subs	r4, #6
     2c6:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     2c8:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     2ca:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     2cc:	7541      	strb	r1, [r0, #21]
}
     2ce:	bd10      	pop	{r4, pc}

000002d0 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     2d0:	b5f0      	push	{r4, r5, r6, r7, lr}
     2d2:	46ce      	mov	lr, r9
     2d4:	b500      	push	{lr}
     2d6:	b098      	sub	sp, #96	; 0x60
     2d8:	0005      	movs	r5, r0
     2da:	000c      	movs	r4, r1
     2dc:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
     2de:	0008      	movs	r0, r1
     2e0:	4bb2      	ldr	r3, [pc, #712]	; (5ac <adc_init+0x2dc>)
     2e2:	4798      	blx	r3

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     2e4:	602c      	str	r4, [r5, #0]

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
			break;
		case SYSTEM_CLOCK_APB_APBD:
			MCLK->APBDMASK.reg |= mask;
     2e6:	4ab2      	ldr	r2, [pc, #712]	; (5b0 <adc_init+0x2e0>)
     2e8:	6a13      	ldr	r3, [r2, #32]
     2ea:	2108      	movs	r1, #8
     2ec:	430b      	orrs	r3, r1
     2ee:	6213      	str	r3, [r2, #32]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     2f0:	7822      	ldrb	r2, [r4, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     2f2:	2305      	movs	r3, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     2f4:	07d2      	lsls	r2, r2, #31
     2f6:	d504      	bpl.n	302 <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
     2f8:	0018      	movs	r0, r3
     2fa:	b018      	add	sp, #96	; 0x60
     2fc:	bc04      	pop	{r2}
     2fe:	4691      	mov	r9, r2
     300:	bdf0      	pop	{r4, r5, r6, r7, pc}
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     302:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
     304:	8c13      	ldrh	r3, [r2, #32]
     306:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     308:	2b00      	cmp	r3, #0
     30a:	d1fb      	bne.n	304 <adc_init+0x34>
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     30c:	7822      	ldrb	r2, [r4, #0]
		return STATUS_ERR_DENIED;
     30e:	331c      	adds	r3, #28
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     310:	0792      	lsls	r2, r2, #30
     312:	d4f1      	bmi.n	2f8 <adc_init+0x28>
	module_inst->reference = config->reference;
     314:	7873      	ldrb	r3, [r6, #1]
     316:	712b      	strb	r3, [r5, #4]
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
     318:	2b00      	cmp	r3, #0
     31a:	d104      	bne.n	326 <adc_init+0x56>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
     31c:	4aa5      	ldr	r2, [pc, #660]	; (5b4 <adc_init+0x2e4>)
     31e:	69d3      	ldr	r3, [r2, #28]
     320:	2104      	movs	r1, #4
     322:	430b      	orrs	r3, r1
     324:	61d3      	str	r3, [r2, #28]
		module_inst->callback[i] = NULL;
     326:	2300      	movs	r3, #0
     328:	60ab      	str	r3, [r5, #8]
     32a:	60eb      	str	r3, [r5, #12]
     32c:	612b      	str	r3, [r5, #16]
	module_inst->registered_callback_mask = 0;
     32e:	76ab      	strb	r3, [r5, #26]
	module_inst->enabled_callback_mask = 0;
     330:	76eb      	strb	r3, [r5, #27]
	module_inst->remaining_conversions = 0;
     332:	832b      	strh	r3, [r5, #24]
	module_inst->job_status = STATUS_OK;
     334:	772b      	strb	r3, [r5, #28]
	_adc_instances[instance] = module_inst;
     336:	0080      	lsls	r0, r0, #2
     338:	4b9f      	ldr	r3, [pc, #636]	; (5b8 <adc_init+0x2e8>)
     33a:	50c5      	str	r5, [r0, r3]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     33c:	232a      	movs	r3, #42	; 0x2a
     33e:	5cf3      	ldrb	r3, [r6, r3]
     340:	2b00      	cmp	r3, #0
     342:	d105      	bne.n	350 <adc_init+0x80>
     344:	7b33      	ldrb	r3, [r6, #12]
     346:	2b00      	cmp	r3, #0
     348:	d102      	bne.n	350 <adc_init+0x80>
		module_inst->software_trigger = true;
     34a:	3301      	adds	r3, #1
     34c:	776b      	strb	r3, [r5, #29]
     34e:	e001      	b.n	354 <adc_init+0x84>
		module_inst->software_trigger = false;
     350:	2300      	movs	r3, #0
     352:	776b      	strb	r3, [r5, #29]
	Adc *const adc_module = module_inst->hw;
     354:	682f      	ldr	r7, [r5, #0]
	gclk_chan_conf.source_generator = config->clock_source;
     356:	7833      	ldrb	r3, [r6, #0]
     358:	466a      	mov	r2, sp
     35a:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
     35c:	4669      	mov	r1, sp
     35e:	201e      	movs	r0, #30
     360:	4b96      	ldr	r3, [pc, #600]	; (5bc <adc_init+0x2ec>)
     362:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
     364:	201e      	movs	r0, #30
     366:	4b96      	ldr	r3, [pc, #600]	; (5c0 <adc_init+0x2f0>)
     368:	4798      	blx	r3
	_adc_configure_ain_pin(index, config->positive_input);
     36a:	7934      	ldrb	r4, [r6, #4]
	const uint32_t pinmapping[] = {
     36c:	2258      	movs	r2, #88	; 0x58
     36e:	4995      	ldr	r1, [pc, #596]	; (5c4 <adc_init+0x2f4>)
     370:	a802      	add	r0, sp, #8
     372:	4b95      	ldr	r3, [pc, #596]	; (5c8 <adc_init+0x2f8>)
     374:	4798      	blx	r3
	if (pin <= _adc_extchannel_msb[index]) {
     376:	2c13      	cmp	r4, #19
     378:	d90b      	bls.n	392 <adc_init+0xc2>
	_adc_configure_ain_pin(index, config->negative_input);
     37a:	88f4      	ldrh	r4, [r6, #6]
	const uint32_t pinmapping[] = {
     37c:	2258      	movs	r2, #88	; 0x58
     37e:	4991      	ldr	r1, [pc, #580]	; (5c4 <adc_init+0x2f4>)
     380:	a802      	add	r0, sp, #8
     382:	4b91      	ldr	r3, [pc, #580]	; (5c8 <adc_init+0x2f8>)
     384:	4798      	blx	r3
	if (pin <= _adc_extchannel_msb[index]) {
     386:	2c13      	cmp	r4, #19
     388:	d911      	bls.n	3ae <adc_init+0xde>
     38a:	2400      	movs	r4, #0
	const uint32_t pinmapping[] = {
     38c:	4b8e      	ldr	r3, [pc, #568]	; (5c8 <adc_init+0x2f8>)
     38e:	4699      	mov	r9, r3
     390:	e01e      	b.n	3d0 <adc_init+0x100>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     392:	00a4      	lsls	r4, r4, #2
     394:	ab02      	add	r3, sp, #8
     396:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     398:	a901      	add	r1, sp, #4
     39a:	2300      	movs	r3, #0
     39c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     39e:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     3a0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     3a2:	3301      	adds	r3, #1
     3a4:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3a6:	b2c0      	uxtb	r0, r0
     3a8:	4b88      	ldr	r3, [pc, #544]	; (5cc <adc_init+0x2fc>)
     3aa:	4798      	blx	r3
     3ac:	e7e5      	b.n	37a <adc_init+0xaa>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     3ae:	00a4      	lsls	r4, r4, #2
     3b0:	ab02      	add	r3, sp, #8
     3b2:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3b4:	a901      	add	r1, sp, #4
     3b6:	2300      	movs	r3, #0
     3b8:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     3ba:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     3bc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     3be:	3301      	adds	r3, #1
     3c0:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3c2:	b2c0      	uxtb	r0, r0
     3c4:	4b81      	ldr	r3, [pc, #516]	; (5cc <adc_init+0x2fc>)
     3c6:	4798      	blx	r3
     3c8:	e7df      	b.n	38a <adc_init+0xba>
     3ca:	3401      	adds	r4, #1
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
     3cc:	2c14      	cmp	r4, #20
     3ce:	d018      	beq.n	402 <adc_init+0x132>
		if(config->positive_input_sequence_mask_enable & (1 << i)){
     3d0:	2301      	movs	r3, #1
     3d2:	40a3      	lsls	r3, r4
     3d4:	6932      	ldr	r2, [r6, #16]
     3d6:	421a      	tst	r2, r3
     3d8:	d0f7      	beq.n	3ca <adc_init+0xfa>
	const uint32_t pinmapping[] = {
     3da:	2258      	movs	r2, #88	; 0x58
     3dc:	4979      	ldr	r1, [pc, #484]	; (5c4 <adc_init+0x2f4>)
     3de:	a802      	add	r0, sp, #8
     3e0:	47c8      	blx	r9
	if (pin <= _adc_extchannel_msb[index]) {
     3e2:	2c13      	cmp	r4, #19
     3e4:	d8f1      	bhi.n	3ca <adc_init+0xfa>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     3e6:	00a3      	lsls	r3, r4, #2
     3e8:	aa02      	add	r2, sp, #8
     3ea:	5898      	ldr	r0, [r3, r2]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3ec:	a901      	add	r1, sp, #4
     3ee:	2300      	movs	r3, #0
     3f0:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     3f2:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     3f4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     3f6:	3301      	adds	r3, #1
     3f8:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3fa:	b2c0      	uxtb	r0, r0
     3fc:	4b73      	ldr	r3, [pc, #460]	; (5cc <adc_init+0x2fc>)
     3fe:	4798      	blx	r3
     400:	e7e3      	b.n	3ca <adc_init+0xfa>
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
     402:	7b73      	ldrb	r3, [r6, #13]
     404:	019b      	lsls	r3, r3, #6
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;
     406:	7bb2      	ldrb	r2, [r6, #14]
     408:	01d2      	lsls	r2, r2, #7
     40a:	4313      	orrs	r3, r2
     40c:	b2db      	uxtb	r3, r3
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
     40e:	703b      	strb	r3, [r7, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
     410:	7d33      	ldrb	r3, [r6, #20]
     412:	01db      	lsls	r3, r3, #7
			| (config->reference);
     414:	7872      	ldrb	r2, [r6, #1]
     416:	4313      	orrs	r3, r2
     418:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     41a:	70bb      	strb	r3, [r7, #2]
	switch (config->resolution) {
     41c:	78f3      	ldrb	r3, [r6, #3]
     41e:	2b34      	cmp	r3, #52	; 0x34
     420:	d900      	bls.n	424 <adc_init+0x154>
     422:	e140      	b.n	6a6 <adc_init+0x3d6>
     424:	009b      	lsls	r3, r3, #2
     426:	4a6a      	ldr	r2, [pc, #424]	; (5d0 <adc_init+0x300>)
     428:	58d3      	ldr	r3, [r2, r3]
     42a:	469f      	mov	pc, r3
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     42c:	2204      	movs	r2, #4
		resolution = ADC_RESOLUTION_16BIT;
     42e:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_4;
     430:	2102      	movs	r1, #2
     432:	e01a      	b.n	46a <adc_init+0x19a>
		adjres = config->divide_result;
     434:	7a71      	ldrb	r1, [r6, #9]
		accumulate = config->accumulate_samples;
     436:	7a32      	ldrb	r2, [r6, #8]
		resolution = ADC_RESOLUTION_16BIT;
     438:	2010      	movs	r0, #16
     43a:	e016      	b.n	46a <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     43c:	2206      	movs	r2, #6
		resolution = ADC_RESOLUTION_16BIT;
     43e:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_2;
     440:	2101      	movs	r1, #1
     442:	e012      	b.n	46a <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     444:	2208      	movs	r2, #8
		resolution = ADC_RESOLUTION_16BIT;
     446:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     448:	2100      	movs	r1, #0
     44a:	e00e      	b.n	46a <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     44c:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_8BIT;
     44e:	2030      	movs	r0, #48	; 0x30
	uint8_t adjres = 0;
     450:	2100      	movs	r1, #0
     452:	e00a      	b.n	46a <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     454:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_10BIT;
     456:	2020      	movs	r0, #32
	uint8_t adjres = 0;
     458:	2100      	movs	r1, #0
     45a:	e006      	b.n	46a <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     45c:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_12BIT;
     45e:	2000      	movs	r0, #0
	uint8_t adjres = 0;
     460:	2100      	movs	r1, #0
     462:	e002      	b.n	46a <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     464:	2202      	movs	r2, #2
		resolution = ADC_RESOLUTION_16BIT;
     466:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_2;
     468:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     46a:	0109      	lsls	r1, r1, #4
     46c:	2370      	movs	r3, #112	; 0x70
     46e:	400b      	ands	r3, r1
     470:	4313      	orrs	r3, r2
     472:	733b      	strb	r3, [r7, #12]
	Adc *const adc_module = module_inst->hw;
     474:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     476:	8c13      	ldrh	r3, [r2, #32]
     478:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     47a:	2b00      	cmp	r3, #0
     47c:	d1fb      	bne.n	476 <adc_init+0x1a6>
	if (config->sample_length > 63) {
     47e:	7d72      	ldrb	r2, [r6, #21]
		return STATUS_ERR_INVALID_ARG;
     480:	3317      	adds	r3, #23
	if (config->sample_length > 63) {
     482:	2a3f      	cmp	r2, #63	; 0x3f
     484:	d900      	bls.n	488 <adc_init+0x1b8>
     486:	e737      	b.n	2f8 <adc_init+0x28>
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
     488:	7bf3      	ldrb	r3, [r6, #15]
     48a:	01db      	lsls	r3, r3, #7
     48c:	431a      	orrs	r2, r3
     48e:	b2d2      	uxtb	r2, r2
		adc_module->SAMPCTRL.reg =
     490:	737a      	strb	r2, [r7, #13]
	Adc *const adc_module = module_inst->hw;
     492:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     494:	8c13      	ldrh	r3, [r2, #32]
     496:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     498:	2b00      	cmp	r3, #0
     49a:	d1fb      	bne.n	494 <adc_init+0x1c4>
			config->clock_prescaler;
     49c:	78b3      	ldrb	r3, [r6, #2]
	adc_module->CTRLB.reg =
     49e:	707b      	strb	r3, [r7, #1]
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
     4a0:	2324      	movs	r3, #36	; 0x24
     4a2:	5cf3      	ldrb	r3, [r6, r3]
     4a4:	00db      	lsls	r3, r3, #3
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
     4a6:	7b32      	ldrb	r2, [r6, #12]
     4a8:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
     4aa:	431a      	orrs	r2, r3
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);
     4ac:	7af3      	ldrb	r3, [r6, #11]
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
     4ae:	4313      	orrs	r3, r2
     4b0:	7ab2      	ldrb	r2, [r6, #10]
     4b2:	0052      	lsls	r2, r2, #1
     4b4:	4313      	orrs	r3, r2
     4b6:	4303      	orrs	r3, r0
	adc_module->CTRLC.reg =
     4b8:	817b      	strh	r3, [r7, #10]
	Adc *const adc_module = module_inst->hw;
     4ba:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     4bc:	8c13      	ldrh	r3, [r2, #32]
     4be:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     4c0:	2b00      	cmp	r3, #0
     4c2:	d1fb      	bne.n	4bc <adc_init+0x1ec>
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     4c4:	8b32      	ldrh	r2, [r6, #24]
     4c6:	2a00      	cmp	r2, #0
     4c8:	d020      	beq.n	50c <adc_init+0x23c>
		switch (resolution) {
     4ca:	2810      	cmp	r0, #16
     4cc:	d100      	bne.n	4d0 <adc_init+0x200>
     4ce:	e0c9      	b.n	664 <adc_init+0x394>
     4d0:	d800      	bhi.n	4d4 <adc_init+0x204>
     4d2:	e083      	b.n	5dc <adc_init+0x30c>
     4d4:	2820      	cmp	r0, #32
     4d6:	d100      	bne.n	4da <adc_init+0x20a>
     4d8:	e0a3      	b.n	622 <adc_init+0x352>
     4da:	2830      	cmp	r0, #48	; 0x30
     4dc:	d116      	bne.n	50c <adc_init+0x23c>
			if (config->differential_mode &&
     4de:	7af3      	ldrb	r3, [r6, #11]
     4e0:	2b00      	cmp	r3, #0
     4e2:	d00a      	beq.n	4fa <adc_init+0x22a>
					(config->window.window_lower_value > 127 ||
     4e4:	69f1      	ldr	r1, [r6, #28]
     4e6:	3180      	adds	r1, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     4e8:	2317      	movs	r3, #23
			if (config->differential_mode &&
     4ea:	29ff      	cmp	r1, #255	; 0xff
     4ec:	d900      	bls.n	4f0 <adc_init+0x220>
     4ee:	e703      	b.n	2f8 <adc_init+0x28>
					config->window.window_lower_value < -128 ||
     4f0:	6a31      	ldr	r1, [r6, #32]
     4f2:	3180      	adds	r1, #128	; 0x80
     4f4:	29ff      	cmp	r1, #255	; 0xff
     4f6:	d900      	bls.n	4fa <adc_init+0x22a>
     4f8:	e6fe      	b.n	2f8 <adc_init+0x28>
				return STATUS_ERR_INVALID_ARG;
     4fa:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 255 ||
     4fc:	69f1      	ldr	r1, [r6, #28]
     4fe:	29ff      	cmp	r1, #255	; 0xff
     500:	dd00      	ble.n	504 <adc_init+0x234>
     502:	e6f9      	b.n	2f8 <adc_init+0x28>
     504:	6a31      	ldr	r1, [r6, #32]
     506:	29ff      	cmp	r1, #255	; 0xff
     508:	dd00      	ble.n	50c <adc_init+0x23c>
     50a:	e6f5      	b.n	2f8 <adc_init+0x28>
	adc_module->CTRLC.reg |= config->window.window_mode;
     50c:	897b      	ldrh	r3, [r7, #10]
     50e:	431a      	orrs	r2, r3
     510:	817a      	strh	r2, [r7, #10]
	Adc *const adc_module = module_inst->hw;
     512:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     514:	8c13      	ldrh	r3, [r2, #32]
     516:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     518:	2b00      	cmp	r3, #0
     51a:	d1fb      	bne.n	514 <adc_init+0x244>
	adc_module->WINLT.reg =
     51c:	8bb3      	ldrh	r3, [r6, #28]
     51e:	81fb      	strh	r3, [r7, #14]
	Adc *const adc_module = module_inst->hw;
     520:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     522:	8c13      	ldrh	r3, [r2, #32]
     524:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     526:	2b00      	cmp	r3, #0
     528:	d1fb      	bne.n	522 <adc_init+0x252>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     52a:	8c33      	ldrh	r3, [r6, #32]
     52c:	823b      	strh	r3, [r7, #16]
	Adc *const adc_module = module_inst->hw;
     52e:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     530:	8c13      	ldrh	r3, [r2, #32]
     532:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     534:	2b00      	cmp	r3, #0
     536:	d1fb      	bne.n	530 <adc_init+0x260>
			config->positive_input;
     538:	7933      	ldrb	r3, [r6, #4]
			config->negative_input |
     53a:	88f2      	ldrh	r2, [r6, #6]
     53c:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     53e:	813b      	strh	r3, [r7, #8]
	Adc *const adc_module = module_inst->hw;
     540:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     542:	8c13      	ldrh	r3, [r2, #32]
     544:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     546:	2b00      	cmp	r3, #0
     548:	d1fb      	bne.n	542 <adc_init+0x272>
	adc_module->EVCTRL.reg = config->event_action;
     54a:	332a      	adds	r3, #42	; 0x2a
     54c:	5cf3      	ldrb	r3, [r6, r3]
     54e:	70fb      	strb	r3, [r7, #3]
	adc_module->INTENCLR.reg =
     550:	2307      	movs	r3, #7
     552:	713b      	strb	r3, [r7, #4]
	if (config->correction.correction_enable){
     554:	331d      	adds	r3, #29
     556:	5cf3      	ldrb	r3, [r6, r3]
     558:	2b00      	cmp	r3, #0
     55a:	d01b      	beq.n	594 <adc_init+0x2c4>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     55c:	8cf2      	ldrh	r2, [r6, #38]	; 0x26
     55e:	491d      	ldr	r1, [pc, #116]	; (5d4 <adc_init+0x304>)
			return STATUS_ERR_INVALID_ARG;
     560:	2317      	movs	r3, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     562:	428a      	cmp	r2, r1
     564:	d900      	bls.n	568 <adc_init+0x298>
     566:	e6c7      	b.n	2f8 <adc_init+0x28>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     568:	827a      	strh	r2, [r7, #18]
	Adc *const adc_module = module_inst->hw;
     56a:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     56c:	8c13      	ldrh	r3, [r2, #32]
     56e:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
     570:	2b00      	cmp	r3, #0
     572:	d1fb      	bne.n	56c <adc_init+0x29c>
		if (config->correction.offset_correction > 2047 ||
     574:	8d31      	ldrh	r1, [r6, #40]	; 0x28
     576:	2380      	movs	r3, #128	; 0x80
     578:	011b      	lsls	r3, r3, #4
     57a:	18ca      	adds	r2, r1, r3
     57c:	4815      	ldr	r0, [pc, #84]	; (5d4 <adc_init+0x304>)
     57e:	b292      	uxth	r2, r2
			return STATUS_ERR_INVALID_ARG;
     580:	2317      	movs	r3, #23
		if (config->correction.offset_correction > 2047 ||
     582:	4282      	cmp	r2, r0
     584:	d900      	bls.n	588 <adc_init+0x2b8>
     586:	e6b7      	b.n	2f8 <adc_init+0x28>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     588:	82b9      	strh	r1, [r7, #20]
	Adc *const adc_module = module_inst->hw;
     58a:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     58c:	8c13      	ldrh	r3, [r2, #32]
     58e:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
     590:	2b00      	cmp	r3, #0
     592:	d1fb      	bne.n	58c <adc_init+0x2bc>
			ADC_CALIB_BIASREFBUF(
     594:	4b10      	ldr	r3, [pc, #64]	; (5d8 <adc_init+0x308>)
     596:	681b      	ldr	r3, [r3, #0]
     598:	021a      	lsls	r2, r3, #8
     59a:	21e0      	movs	r1, #224	; 0xe0
     59c:	00c9      	lsls	r1, r1, #3
     59e:	400a      	ands	r2, r1
			ADC_CALIB_BIASCOMP(
     5a0:	069b      	lsls	r3, r3, #26
     5a2:	0f5b      	lsrs	r3, r3, #29
			) |
     5a4:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     5a6:	85bb      	strh	r3, [r7, #44]	; 0x2c
	return STATUS_OK;
     5a8:	2300      	movs	r3, #0
     5aa:	e6a5      	b.n	2f8 <adc_init+0x28>
     5ac:	00000289 	.word	0x00000289
     5b0:	40000400 	.word	0x40000400
     5b4:	40001400 	.word	0x40001400
     5b8:	20001064 	.word	0x20001064
     5bc:	00003125 	.word	0x00003125
     5c0:	000030b5 	.word	0x000030b5
     5c4:	00019d20 	.word	0x00019d20
     5c8:	00013549 	.word	0x00013549
     5cc:	00003221 	.word	0x00003221
     5d0:	00019c4c 	.word	0x00019c4c
     5d4:	00000fff 	.word	0x00000fff
     5d8:	00806020 	.word	0x00806020
		switch (resolution) {
     5dc:	2800      	cmp	r0, #0
     5de:	d195      	bne.n	50c <adc_init+0x23c>
			if (config->differential_mode &&
     5e0:	7af3      	ldrb	r3, [r6, #11]
     5e2:	2b00      	cmp	r3, #0
     5e4:	d012      	beq.n	60c <adc_init+0x33c>
					(config->window.window_lower_value > 2047 ||
     5e6:	69f3      	ldr	r3, [r6, #28]
     5e8:	2080      	movs	r0, #128	; 0x80
     5ea:	0100      	lsls	r0, r0, #4
     5ec:	4684      	mov	ip, r0
     5ee:	4463      	add	r3, ip
     5f0:	0019      	movs	r1, r3
			if (config->differential_mode &&
     5f2:	482e      	ldr	r0, [pc, #184]	; (6ac <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
     5f4:	2317      	movs	r3, #23
			if (config->differential_mode &&
     5f6:	4281      	cmp	r1, r0
     5f8:	d900      	bls.n	5fc <adc_init+0x32c>
     5fa:	e67d      	b.n	2f8 <adc_init+0x28>
					config->window.window_lower_value < -2048 ||
     5fc:	6a33      	ldr	r3, [r6, #32]
     5fe:	4463      	add	r3, ip
     600:	0019      	movs	r1, r3
     602:	482a      	ldr	r0, [pc, #168]	; (6ac <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
     604:	2317      	movs	r3, #23
					config->window.window_lower_value < -2048 ||
     606:	4281      	cmp	r1, r0
     608:	d900      	bls.n	60c <adc_init+0x33c>
     60a:	e675      	b.n	2f8 <adc_init+0x28>
			} else if (config->window.window_lower_value > 4095 ||
     60c:	4927      	ldr	r1, [pc, #156]	; (6ac <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
     60e:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 4095 ||
     610:	69f0      	ldr	r0, [r6, #28]
     612:	4288      	cmp	r0, r1
     614:	dd00      	ble.n	618 <adc_init+0x348>
     616:	e66f      	b.n	2f8 <adc_init+0x28>
     618:	6a30      	ldr	r0, [r6, #32]
     61a:	4288      	cmp	r0, r1
     61c:	dd00      	ble.n	620 <adc_init+0x350>
     61e:	e66b      	b.n	2f8 <adc_init+0x28>
     620:	e774      	b.n	50c <adc_init+0x23c>
			if (config->differential_mode &&
     622:	7af3      	ldrb	r3, [r6, #11]
     624:	2b00      	cmp	r3, #0
     626:	d012      	beq.n	64e <adc_init+0x37e>
					(config->window.window_lower_value > 511 ||
     628:	69f3      	ldr	r3, [r6, #28]
     62a:	2080      	movs	r0, #128	; 0x80
     62c:	0080      	lsls	r0, r0, #2
     62e:	4684      	mov	ip, r0
     630:	4463      	add	r3, ip
     632:	0019      	movs	r1, r3
			if (config->differential_mode &&
     634:	481e      	ldr	r0, [pc, #120]	; (6b0 <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
     636:	2317      	movs	r3, #23
			if (config->differential_mode &&
     638:	4281      	cmp	r1, r0
     63a:	d900      	bls.n	63e <adc_init+0x36e>
     63c:	e65c      	b.n	2f8 <adc_init+0x28>
					config->window.window_lower_value < -512 ||
     63e:	6a33      	ldr	r3, [r6, #32]
     640:	4463      	add	r3, ip
     642:	0019      	movs	r1, r3
     644:	481a      	ldr	r0, [pc, #104]	; (6b0 <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
     646:	2317      	movs	r3, #23
					config->window.window_lower_value < -512 ||
     648:	4281      	cmp	r1, r0
     64a:	d900      	bls.n	64e <adc_init+0x37e>
     64c:	e654      	b.n	2f8 <adc_init+0x28>
			} else if (config->window.window_lower_value > 1023 ||
     64e:	4918      	ldr	r1, [pc, #96]	; (6b0 <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
     650:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 1023 ||
     652:	69f0      	ldr	r0, [r6, #28]
     654:	4288      	cmp	r0, r1
     656:	dd00      	ble.n	65a <adc_init+0x38a>
     658:	e64e      	b.n	2f8 <adc_init+0x28>
     65a:	6a30      	ldr	r0, [r6, #32]
     65c:	4288      	cmp	r0, r1
     65e:	dd00      	ble.n	662 <adc_init+0x392>
     660:	e64a      	b.n	2f8 <adc_init+0x28>
     662:	e753      	b.n	50c <adc_init+0x23c>
			if (config->differential_mode &&
     664:	7af3      	ldrb	r3, [r6, #11]
     666:	2b00      	cmp	r3, #0
     668:	d012      	beq.n	690 <adc_init+0x3c0>
					(config->window.window_lower_value > 32767 ||
     66a:	69f3      	ldr	r3, [r6, #28]
     66c:	2080      	movs	r0, #128	; 0x80
     66e:	0200      	lsls	r0, r0, #8
     670:	4684      	mov	ip, r0
     672:	4463      	add	r3, ip
     674:	0019      	movs	r1, r3
			if (config->differential_mode &&
     676:	480f      	ldr	r0, [pc, #60]	; (6b4 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
     678:	2317      	movs	r3, #23
			if (config->differential_mode &&
     67a:	4281      	cmp	r1, r0
     67c:	d900      	bls.n	680 <adc_init+0x3b0>
     67e:	e63b      	b.n	2f8 <adc_init+0x28>
					config->window.window_lower_value < -32768 ||
     680:	6a33      	ldr	r3, [r6, #32]
     682:	4463      	add	r3, ip
     684:	0019      	movs	r1, r3
     686:	480b      	ldr	r0, [pc, #44]	; (6b4 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
     688:	2317      	movs	r3, #23
					config->window.window_lower_value < -32768 ||
     68a:	4281      	cmp	r1, r0
     68c:	d900      	bls.n	690 <adc_init+0x3c0>
     68e:	e633      	b.n	2f8 <adc_init+0x28>
			} else if (config->window.window_lower_value > 65535 ||
     690:	4908      	ldr	r1, [pc, #32]	; (6b4 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
     692:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 65535 ||
     694:	69f0      	ldr	r0, [r6, #28]
     696:	4288      	cmp	r0, r1
     698:	dd00      	ble.n	69c <adc_init+0x3cc>
     69a:	e62d      	b.n	2f8 <adc_init+0x28>
     69c:	6a30      	ldr	r0, [r6, #32]
     69e:	4288      	cmp	r0, r1
     6a0:	dd00      	ble.n	6a4 <adc_init+0x3d4>
     6a2:	e629      	b.n	2f8 <adc_init+0x28>
     6a4:	e732      	b.n	50c <adc_init+0x23c>
		return STATUS_ERR_INVALID_ARG;
     6a6:	2317      	movs	r3, #23
     6a8:	e626      	b.n	2f8 <adc_init+0x28>
     6aa:	46c0      	nop			; (mov r8, r8)
     6ac:	00000fff 	.word	0x00000fff
     6b0:	000003ff 	.word	0x000003ff
     6b4:	0000ffff 	.word	0x0000ffff

000006b8 <ADC_Handler>:
		}

	MREPEAT(ADC_INST_NUM, _ADC_INTERRUPT_HANDLER, 0)
#else
void ADC_Handler(void)
{
     6b8:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     6ba:	4b2f      	ldr	r3, [pc, #188]	; (778 <ADC_Handler+0xc0>)
     6bc:	681c      	ldr	r4, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
     6be:	6823      	ldr	r3, [r4, #0]
     6c0:	799a      	ldrb	r2, [r3, #6]
     6c2:	795d      	ldrb	r5, [r3, #5]
     6c4:	4015      	ands	r5, r2
	if (flags & ADC_INTFLAG_RESRDY) {
     6c6:	07ea      	lsls	r2, r5, #31
     6c8:	d52a      	bpl.n	720 <ADC_Handler+0x68>
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     6ca:	2201      	movs	r2, #1
     6cc:	719a      	strb	r2, [r3, #6]
		*(module->job_buffer++) = module->hw->RESULT.reg;
     6ce:	6962      	ldr	r2, [r4, #20]
     6d0:	1c93      	adds	r3, r2, #2
     6d2:	6163      	str	r3, [r4, #20]
     6d4:	6823      	ldr	r3, [r4, #0]
     6d6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
     6d8:	b29b      	uxth	r3, r3
     6da:	8013      	strh	r3, [r2, #0]
		if (--module->remaining_conversions > 0) {
     6dc:	8b23      	ldrh	r3, [r4, #24]
     6de:	3b01      	subs	r3, #1
     6e0:	b29b      	uxth	r3, r3
     6e2:	8323      	strh	r3, [r4, #24]
     6e4:	2b00      	cmp	r3, #0
     6e6:	d015      	beq.n	714 <ADC_Handler+0x5c>
			if (module->software_trigger == true
     6e8:	7f63      	ldrb	r3, [r4, #29]
     6ea:	2b00      	cmp	r3, #0
     6ec:	d018      	beq.n	720 <ADC_Handler+0x68>
				&& (!(module->hw->SEQSTATUS.reg & ADC_SEQSTATUS_SEQBUSY))) {
     6ee:	6822      	ldr	r2, [r4, #0]
     6f0:	79d3      	ldrb	r3, [r2, #7]
     6f2:	b25b      	sxtb	r3, r3
     6f4:	2b00      	cmp	r3, #0
     6f6:	db13      	blt.n	720 <ADC_Handler+0x68>
     6f8:	8c13      	ldrh	r3, [r2, #32]
     6fa:	b29b      	uxth	r3, r3
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	while (adc_is_syncing(module_inst)) {
     6fc:	2b00      	cmp	r3, #0
     6fe:	d1fb      	bne.n	6f8 <ADC_Handler+0x40>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     700:	7e13      	ldrb	r3, [r2, #24]
     702:	2102      	movs	r1, #2
     704:	430b      	orrs	r3, r1
     706:	7613      	strb	r3, [r2, #24]
	Adc *const adc_module = module_inst->hw;
     708:	6822      	ldr	r2, [r4, #0]
	if (adc_module->SYNCBUSY.reg) {
     70a:	8c13      	ldrh	r3, [r2, #32]
     70c:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     70e:	2b00      	cmp	r3, #0
     710:	d1fb      	bne.n	70a <ADC_Handler+0x52>
     712:	e005      	b.n	720 <ADC_Handler+0x68>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     714:	2301      	movs	r3, #1
     716:	6822      	ldr	r2, [r4, #0]
     718:	7113      	strb	r3, [r2, #4]
			if (module->job_status == STATUS_BUSY) {
     71a:	7f23      	ldrb	r3, [r4, #28]
     71c:	2b05      	cmp	r3, #5
     71e:	d016      	beq.n	74e <ADC_Handler+0x96>
	if (flags & ADC_INTFLAG_WINMON) {
     720:	076b      	lsls	r3, r5, #29
     722:	d508      	bpl.n	736 <ADC_Handler+0x7e>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     724:	2304      	movs	r3, #4
     726:	6822      	ldr	r2, [r4, #0]
     728:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     72a:	7ee3      	ldrb	r3, [r4, #27]
     72c:	079b      	lsls	r3, r3, #30
     72e:	d502      	bpl.n	736 <ADC_Handler+0x7e>
     730:	7ea3      	ldrb	r3, [r4, #26]
     732:	079b      	lsls	r3, r3, #30
     734:	d417      	bmi.n	766 <ADC_Handler+0xae>
	if (flags & ADC_INTFLAG_OVERRUN) {
     736:	07ab      	lsls	r3, r5, #30
     738:	d508      	bpl.n	74c <ADC_Handler+0x94>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     73a:	2302      	movs	r3, #2
     73c:	6822      	ldr	r2, [r4, #0]
     73e:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     740:	7ee3      	ldrb	r3, [r4, #27]
     742:	075b      	lsls	r3, r3, #29
     744:	d502      	bpl.n	74c <ADC_Handler+0x94>
     746:	7ea3      	ldrb	r3, [r4, #26]
     748:	075b      	lsls	r3, r3, #29
     74a:	d410      	bmi.n	76e <ADC_Handler+0xb6>
	_adc_interrupt_handler(0);
}
     74c:	bd70      	pop	{r4, r5, r6, pc}
				module->job_status = STATUS_OK;
     74e:	2300      	movs	r3, #0
     750:	7723      	strb	r3, [r4, #28]
				if ((module->enabled_callback_mask &
     752:	7ee3      	ldrb	r3, [r4, #27]
     754:	07db      	lsls	r3, r3, #31
     756:	d5e3      	bpl.n	720 <ADC_Handler+0x68>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
     758:	7ea3      	ldrb	r3, [r4, #26]
     75a:	07db      	lsls	r3, r3, #31
     75c:	d5e0      	bpl.n	720 <ADC_Handler+0x68>
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     75e:	0020      	movs	r0, r4
     760:	68a3      	ldr	r3, [r4, #8]
     762:	4798      	blx	r3
     764:	e7dc      	b.n	720 <ADC_Handler+0x68>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     766:	0020      	movs	r0, r4
     768:	68e3      	ldr	r3, [r4, #12]
     76a:	4798      	blx	r3
     76c:	e7e3      	b.n	736 <ADC_Handler+0x7e>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     76e:	6923      	ldr	r3, [r4, #16]
     770:	0020      	movs	r0, r4
     772:	4798      	blx	r3
}
     774:	e7ea      	b.n	74c <ADC_Handler+0x94>
     776:	46c0      	nop			; (mov r8, r8)
     778:	20001064 	.word	0x20001064

0000077c <aes_get_config_defaults>:
		struct aes_config *const config)
{

	/* Sanity check arguments */
	Assert(config);
	config->encrypt_mode = AES_ENCRYPTION;
     77c:	2301      	movs	r3, #1
     77e:	7003      	strb	r3, [r0, #0]
	config->key_size = AES_KEY_SIZE_128;
     780:	2300      	movs	r3, #0
     782:	7043      	strb	r3, [r0, #1]
	config->start_mode = AES_MANUAL_START;
     784:	7083      	strb	r3, [r0, #2]
	config->opmode= AES_ECB_MODE;
     786:	70c3      	strb	r3, [r0, #3]
	config->cfb_size = AES_CFB_SIZE_128;
     788:	7103      	strb	r3, [r0, #4]
	config->ctype = AES_COUNTERMEASURE_TYPE_ALL;
     78a:	220f      	movs	r2, #15
     78c:	7142      	strb	r2, [r0, #5]
	config->enable_xor_key = false;
     78e:	7183      	strb	r3, [r0, #6]
	config->enable_key_gen = false;
     790:	71c3      	strb	r3, [r0, #7]
	config->lod = false;
     792:	7203      	strb	r3, [r0, #8]
}
     794:	4770      	bx	lr

00000796 <aes_enable>:
 */
void aes_enable(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLA.reg |= AES_CTRLA_ENABLE;
     796:	6802      	ldr	r2, [r0, #0]
     798:	6813      	ldr	r3, [r2, #0]
     79a:	2102      	movs	r1, #2
     79c:	430b      	orrs	r3, r1
     79e:	6013      	str	r3, [r2, #0]

}
     7a0:	4770      	bx	lr

000007a2 <aes_disable>:
{
	Assert(module);
	Assert(module->hw);

	/* Disbale interrupt */
	module->hw->INTENCLR.reg = AES_INTENCLR_MASK;
     7a2:	2303      	movs	r3, #3
     7a4:	6802      	ldr	r2, [r0, #0]
     7a6:	7153      	strb	r3, [r2, #5]
	/* Clear interrupt flag */
	module->hw->INTFLAG.reg = AES_INTFLAG_MASK;
     7a8:	6802      	ldr	r2, [r0, #0]
     7aa:	71d3      	strb	r3, [r2, #7]

	module->hw->CTRLA.reg &= (~AES_CTRLA_ENABLE);
     7ac:	6802      	ldr	r2, [r0, #0]
     7ae:	6813      	ldr	r3, [r2, #0]
     7b0:	2102      	movs	r1, #2
     7b2:	438b      	bics	r3, r1
     7b4:	6013      	str	r3, [r2, #0]
}
     7b6:	4770      	bx	lr

000007b8 <aes_set_config>:
 */
void aes_set_config(
		struct aes_module *const module,
		Aes *const hw,
		struct aes_config *const config)
{
     7b8:	b570      	push	{r4, r5, r6, lr}
     7ba:	0004      	movs	r4, r0
     7bc:	000d      	movs	r5, r1
	/* Validate arguments. */
	Assert(hw);
	Assert(config);
	Assert(module);

	module->opmode = config->opmode;
     7be:	78d3      	ldrb	r3, [r2, #3]
     7c0:	7103      	strb	r3, [r0, #4]
	module->hw = hw;
     7c2:	6021      	str	r1, [r4, #0]
	module->key_size = config->key_size;
     7c4:	7853      	ldrb	r3, [r2, #1]
     7c6:	7143      	strb	r3, [r0, #5]
	module->cfb_size = config->cfb_size;
     7c8:	7913      	ldrb	r3, [r2, #4]
     7ca:	7183      	strb	r3, [r0, #6]

	ul_mode |= (config->encrypt_mode << AES_CTRLA_CIPHER_Pos)
     7cc:	7813      	ldrb	r3, [r2, #0]
     7ce:	029b      	lsls	r3, r3, #10
			 | (config->start_mode << AES_CTRLA_STARTMODE_Pos)
     7d0:	7891      	ldrb	r1, [r2, #2]
     7d2:	02c9      	lsls	r1, r1, #11
     7d4:	430b      	orrs	r3, r1
			 | (config->key_size << AES_CTRLA_KEYSIZE_Pos)
     7d6:	7851      	ldrb	r1, [r2, #1]
     7d8:	0209      	lsls	r1, r1, #8
     7da:	430b      	orrs	r3, r1
			 | (config->opmode << AES_CTRLA_AESMODE_Pos)
     7dc:	78d1      	ldrb	r1, [r2, #3]
     7de:	0089      	lsls	r1, r1, #2
     7e0:	430b      	orrs	r3, r1
			 | (config->cfb_size << AES_CTRLA_CFBS_Pos)
     7e2:	7911      	ldrb	r1, [r2, #4]
     7e4:	0149      	lsls	r1, r1, #5
     7e6:	430b      	orrs	r3, r1
			 | (AES_CTRLA_CTYPE(config->ctype))
			 | (config->enable_xor_key << AES_CTRLA_XORKEY_Pos)
     7e8:	7991      	ldrb	r1, [r2, #6]
     7ea:	0389      	lsls	r1, r1, #14
			 | (config->enable_key_gen << AES_CTRLA_KEYGEN_Pos)
     7ec:	79d0      	ldrb	r0, [r2, #7]
     7ee:	0340      	lsls	r0, r0, #13
			 | (config->lod << AES_CTRLA_LOD_Pos);
     7f0:	4301      	orrs	r1, r0
     7f2:	7a10      	ldrb	r0, [r2, #8]
     7f4:	0300      	lsls	r0, r0, #12
     7f6:	4301      	orrs	r1, r0
			 | (AES_CTRLA_CTYPE(config->ctype))
     7f8:	7952      	ldrb	r2, [r2, #5]
     7fa:	0412      	lsls	r2, r2, #16
     7fc:	20f0      	movs	r0, #240	; 0xf0
     7fe:	0300      	lsls	r0, r0, #12
     800:	4002      	ands	r2, r0
			 | (config->lod << AES_CTRLA_LOD_Pos);
     802:	430a      	orrs	r2, r1
     804:	4313      	orrs	r3, r2
     806:	001e      	movs	r6, r3
	if (hw->CTRLA.reg & AES_CTRLA_ENABLE) {
     808:	682b      	ldr	r3, [r5, #0]
     80a:	079b      	lsls	r3, r3, #30
     80c:	d401      	bmi.n	812 <aes_set_config+0x5a>
		aes_disable(module);
		hw->CTRLA.reg = ul_mode;
		aes_enable(module);
	} else {
		hw->CTRLA.reg = ul_mode;
     80e:	602e      	str	r6, [r5, #0]
	}
}
     810:	bd70      	pop	{r4, r5, r6, pc}
		aes_disable(module);
     812:	0020      	movs	r0, r4
     814:	4b03      	ldr	r3, [pc, #12]	; (824 <aes_set_config+0x6c>)
     816:	4798      	blx	r3
		hw->CTRLA.reg = ul_mode;
     818:	602e      	str	r6, [r5, #0]
		aes_enable(module);
     81a:	0020      	movs	r0, r4
     81c:	4b02      	ldr	r3, [pc, #8]	; (828 <aes_set_config+0x70>)
     81e:	4798      	blx	r3
     820:	e7f6      	b.n	810 <aes_set_config+0x58>
     822:	46c0      	nop			; (mov r8, r8)
     824:	000007a3 	.word	0x000007a3
     828:	00000797 	.word	0x00000797

0000082c <aes_init>:
{
     82c:	b570      	push	{r4, r5, r6, lr}
			MCLK->APBCMASK.reg |= mask;
     82e:	4c05      	ldr	r4, [pc, #20]	; (844 <aes_init+0x18>)
     830:	69e5      	ldr	r5, [r4, #28]
     832:	2380      	movs	r3, #128	; 0x80
     834:	019b      	lsls	r3, r3, #6
     836:	432b      	orrs	r3, r5
     838:	61e3      	str	r3, [r4, #28]
	hw->CTRLA.reg = AES_CTRLA_SWRST;
     83a:	2301      	movs	r3, #1
     83c:	600b      	str	r3, [r1, #0]
	aes_set_config(module,hw, config);
     83e:	4b02      	ldr	r3, [pc, #8]	; (848 <aes_init+0x1c>)
     840:	4798      	blx	r3
}
     842:	bd70      	pop	{r4, r5, r6, pc}
     844:	40000400 	.word	0x40000400
     848:	000007b9 	.word	0x000007b9

0000084c <aes_write_key>:
 * \note The key size depends on the current AES configuration.
 */
void aes_write_key(
		struct aes_module *const module,
		const uint32_t *key)
{
     84c:	b570      	push	{r4, r5, r6, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(key);

	switch (module->key_size) {
     84e:	7943      	ldrb	r3, [r0, #5]
     850:	2b01      	cmp	r3, #1
     852:	d005      	beq.n	860 <aes_write_key+0x14>
     854:	2b00      	cmp	r3, #0
     856:	d010      	beq.n	87a <aes_write_key+0x2e>
     858:	2b02      	cmp	r3, #2
     85a:	d10d      	bne.n	878 <aes_write_key+0x2c>
	case AES_KEY_SIZE_192:
		key_length = 6;
		break;

	case AES_KEY_SIZE_256:
		key_length = 8;
     85c:	2508      	movs	r5, #8
     85e:	e000      	b.n	862 <aes_write_key+0x16>
		key_length = 6;
     860:	2506      	movs	r5, #6
{
     862:	2300      	movs	r3, #0
	default:
		break;
	}

	for (i = 0; i < key_length; i++) {
		module->hw->KEYWORD[i].reg = *key;
     864:	c910      	ldmia	r1!, {r4}
     866:	1c9a      	adds	r2, r3, #2
     868:	0092      	lsls	r2, r2, #2
     86a:	6806      	ldr	r6, [r0, #0]
     86c:	46b4      	mov	ip, r6
     86e:	4462      	add	r2, ip
     870:	6054      	str	r4, [r2, #4]
	for (i = 0; i < key_length; i++) {
     872:	3301      	adds	r3, #1
     874:	42ab      	cmp	r3, r5
     876:	d3f5      	bcc.n	864 <aes_write_key+0x18>
		key++;
	}
}
     878:	bd70      	pop	{r4, r5, r6, pc}
		key_length = 4;
     87a:	2504      	movs	r5, #4
     87c:	e7f1      	b.n	862 <aes_write_key+0x16>
	...

00000880 <aes_write_input_data>:
 * \param[in] input_data_buffer Pointer to an input data buffer
 */
void aes_write_input_data(
		struct aes_module *const module,
		const uint32_t *input_data_buffer)
{
     880:	b510      	push	{r4, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);;
	Assert(input_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
     882:	2300      	movs	r3, #0
     884:	6802      	ldr	r2, [r0, #0]
     886:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
     888:	4b0f      	ldr	r3, [pc, #60]	; (8c8 <aes_write_input_data+0x48>)
     88a:	6842      	ldr	r2, [r0, #4]
     88c:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
     88e:	4a0f      	ldr	r2, [pc, #60]	; (8cc <aes_write_input_data+0x4c>)
     890:	4293      	cmp	r3, r2
     892:	d00a      	beq.n	8aa <aes_write_input_data+0x2a>
		for (i = 0; i < 2; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
			input_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
     894:	7903      	ldrb	r3, [r0, #4]
     896:	2b03      	cmp	r3, #3
     898:	d00e      	beq.n	8b8 <aes_write_input_data+0x38>
     89a:	000c      	movs	r4, r1
     89c:	3410      	adds	r4, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		module->hw->INDATA.reg = *input_data_buffer;
	} else {
		for (i = 0; i < 4; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
     89e:	6803      	ldr	r3, [r0, #0]
     8a0:	c904      	ldmia	r1!, {r2}
     8a2:	639a      	str	r2, [r3, #56]	; 0x38
		for (i = 0; i < 4; i++) {
     8a4:	428c      	cmp	r4, r1
     8a6:	d1fa      	bne.n	89e <aes_write_input_data+0x1e>
			input_data_buffer++;
		}
	}
}
     8a8:	bd10      	pop	{r4, pc}
			module->hw->INDATA.reg = *input_data_buffer;
     8aa:	6803      	ldr	r3, [r0, #0]
     8ac:	680a      	ldr	r2, [r1, #0]
     8ae:	639a      	str	r2, [r3, #56]	; 0x38
     8b0:	6803      	ldr	r3, [r0, #0]
     8b2:	684a      	ldr	r2, [r1, #4]
     8b4:	639a      	str	r2, [r3, #56]	; 0x38
     8b6:	e7f7      	b.n	8a8 <aes_write_input_data+0x28>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
     8b8:	7983      	ldrb	r3, [r0, #6]
     8ba:	3b02      	subs	r3, #2
     8bc:	2b01      	cmp	r3, #1
     8be:	d8ec      	bhi.n	89a <aes_write_input_data+0x1a>
		module->hw->INDATA.reg = *input_data_buffer;
     8c0:	6803      	ldr	r3, [r0, #0]
     8c2:	680a      	ldr	r2, [r1, #0]
     8c4:	639a      	str	r2, [r3, #56]	; 0x38
     8c6:	e7ef      	b.n	8a8 <aes_write_input_data+0x28>
     8c8:	00ff00ff 	.word	0x00ff00ff
     8cc:	00010003 	.word	0x00010003

000008d0 <aes_read_output_data>:
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(output_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
     8d0:	2300      	movs	r3, #0
     8d2:	6802      	ldr	r2, [r0, #0]
     8d4:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
     8d6:	4b10      	ldr	r3, [pc, #64]	; (918 <aes_read_output_data+0x48>)
     8d8:	6842      	ldr	r2, [r0, #4]
     8da:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
     8dc:	4a0f      	ldr	r2, [pc, #60]	; (91c <aes_read_output_data+0x4c>)
     8de:	4293      	cmp	r3, r2
     8e0:	d00a      	beq.n	8f8 <aes_read_output_data+0x28>
		for (i = 0; i < 2; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
			output_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
     8e2:	7903      	ldrb	r3, [r0, #4]
     8e4:	2b03      	cmp	r3, #3
     8e6:	d00e      	beq.n	906 <aes_read_output_data+0x36>
     8e8:	000a      	movs	r2, r1
     8ea:	3210      	adds	r2, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		*output_data_buffer = module->hw->INDATA.reg;
	} else {
		for (i = 0; i < 4; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
     8ec:	6803      	ldr	r3, [r0, #0]
     8ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     8f0:	c108      	stmia	r1!, {r3}
		for (i = 0; i < 4; i++) {
     8f2:	428a      	cmp	r2, r1
     8f4:	d1fa      	bne.n	8ec <aes_read_output_data+0x1c>
			output_data_buffer++;
		}
	}
}
     8f6:	4770      	bx	lr
			*output_data_buffer = module->hw->INDATA.reg;
     8f8:	6803      	ldr	r3, [r0, #0]
     8fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     8fc:	600b      	str	r3, [r1, #0]
     8fe:	6803      	ldr	r3, [r0, #0]
     900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     902:	604b      	str	r3, [r1, #4]
     904:	e7f7      	b.n	8f6 <aes_read_output_data+0x26>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
     906:	7983      	ldrb	r3, [r0, #6]
     908:	3b02      	subs	r3, #2
     90a:	2b01      	cmp	r3, #1
     90c:	d8ec      	bhi.n	8e8 <aes_read_output_data+0x18>
		*output_data_buffer = module->hw->INDATA.reg;
     90e:	6803      	ldr	r3, [r0, #0]
     910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     912:	600b      	str	r3, [r1, #0]
     914:	e7ef      	b.n	8f6 <aes_read_output_data+0x26>
     916:	46c0      	nop			; (mov r8, r8)
     918:	00ff00ff 	.word	0x00ff00ff
     91c:	00010003 	.word	0x00010003

00000920 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     920:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     922:	2a00      	cmp	r2, #0
     924:	d001      	beq.n	92a <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     926:	0018      	movs	r0, r3
     928:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     92a:	008b      	lsls	r3, r1, #2
     92c:	4a06      	ldr	r2, [pc, #24]	; (948 <extint_register_callback+0x28>)
     92e:	589b      	ldr	r3, [r3, r2]
     930:	2b00      	cmp	r3, #0
     932:	d003      	beq.n	93c <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     934:	4283      	cmp	r3, r0
     936:	d005      	beq.n	944 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     938:	231d      	movs	r3, #29
     93a:	e7f4      	b.n	926 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     93c:	0089      	lsls	r1, r1, #2
     93e:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     940:	2300      	movs	r3, #0
     942:	e7f0      	b.n	926 <extint_register_callback+0x6>
		return STATUS_OK;
     944:	2300      	movs	r3, #0
     946:	e7ee      	b.n	926 <extint_register_callback+0x6>
     948:	2000106c 	.word	0x2000106c

0000094c <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     94c:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     94e:	2900      	cmp	r1, #0
     950:	d001      	beq.n	956 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     952:	0018      	movs	r0, r3
     954:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     956:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     958:	281f      	cmp	r0, #31
     95a:	d800      	bhi.n	95e <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     95c:	4a02      	ldr	r2, [pc, #8]	; (968 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     95e:	2301      	movs	r3, #1
     960:	4083      	lsls	r3, r0
     962:	6113      	str	r3, [r2, #16]
	return STATUS_OK;
     964:	2300      	movs	r3, #0
     966:	e7f4      	b.n	952 <extint_chan_enable_callback+0x6>
     968:	40002400 	.word	0x40002400

0000096c <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     96c:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     96e:	2200      	movs	r2, #0
     970:	4b10      	ldr	r3, [pc, #64]	; (9b4 <EIC_Handler+0x48>)
     972:	701a      	strb	r2, [r3, #0]
     974:	2300      	movs	r3, #0
     976:	4910      	ldr	r1, [pc, #64]	; (9b8 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     978:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     97a:	4e10      	ldr	r6, [pc, #64]	; (9bc <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     97c:	4c0d      	ldr	r4, [pc, #52]	; (9b4 <EIC_Handler+0x48>)
     97e:	e00a      	b.n	996 <EIC_Handler+0x2a>
		return eics[eic_index];
     980:	490d      	ldr	r1, [pc, #52]	; (9b8 <EIC_Handler+0x4c>)
     982:	e008      	b.n	996 <EIC_Handler+0x2a>
     984:	7823      	ldrb	r3, [r4, #0]
     986:	3301      	adds	r3, #1
     988:	b2db      	uxtb	r3, r3
     98a:	7023      	strb	r3, [r4, #0]
     98c:	2b0f      	cmp	r3, #15
     98e:	d810      	bhi.n	9b2 <EIC_Handler+0x46>
		return NULL;
     990:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     992:	2b1f      	cmp	r3, #31
     994:	d9f4      	bls.n	980 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     996:	0028      	movs	r0, r5
     998:	4018      	ands	r0, r3
     99a:	2201      	movs	r2, #1
     99c:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     99e:	6948      	ldr	r0, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
     9a0:	4210      	tst	r0, r2
     9a2:	d0ef      	beq.n	984 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     9a4:	614a      	str	r2, [r1, #20]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     9a6:	009b      	lsls	r3, r3, #2
     9a8:	599b      	ldr	r3, [r3, r6]
     9aa:	2b00      	cmp	r3, #0
     9ac:	d0ea      	beq.n	984 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     9ae:	4798      	blx	r3
     9b0:	e7e8      	b.n	984 <EIC_Handler+0x18>
			}
		}
	}
}
     9b2:	bd70      	pop	{r4, r5, r6, pc}
     9b4:	20001068 	.word	0x20001068
     9b8:	40002400 	.word	0x40002400
     9bc:	2000106c 	.word	0x2000106c

000009c0 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
     9c0:	4a06      	ldr	r2, [pc, #24]	; (9dc <_extint_enable+0x1c>)
     9c2:	7813      	ldrb	r3, [r2, #0]
     9c4:	2102      	movs	r1, #2
     9c6:	430b      	orrs	r3, r1
     9c8:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     9ca:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     9cc:	6853      	ldr	r3, [r2, #4]
     9ce:	4219      	tst	r1, r3
     9d0:	d1fc      	bne.n	9cc <_extint_enable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     9d2:	6853      	ldr	r3, [r2, #4]
     9d4:	4218      	tst	r0, r3
     9d6:	d1f9      	bne.n	9cc <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     9d8:	4770      	bx	lr
     9da:	46c0      	nop			; (mov r8, r8)
     9dc:	40002400 	.word	0x40002400

000009e0 <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
     9e0:	4a06      	ldr	r2, [pc, #24]	; (9fc <_extint_disable+0x1c>)
     9e2:	7813      	ldrb	r3, [r2, #0]
     9e4:	2102      	movs	r1, #2
     9e6:	438b      	bics	r3, r1
     9e8:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     9ea:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     9ec:	6853      	ldr	r3, [r2, #4]
     9ee:	4219      	tst	r1, r3
     9f0:	d1fc      	bne.n	9ec <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     9f2:	6853      	ldr	r3, [r2, #4]
     9f4:	4218      	tst	r0, r3
     9f6:	d1f9      	bne.n	9ec <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     9f8:	4770      	bx	lr
     9fa:	46c0      	nop			; (mov r8, r8)
     9fc:	40002400 	.word	0x40002400

00000a00 <_system_extint_init>:
{
     a00:	b510      	push	{r4, lr}
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
     a02:	4a12      	ldr	r2, [pc, #72]	; (a4c <_system_extint_init+0x4c>)
     a04:	6951      	ldr	r1, [r2, #20]
     a06:	2380      	movs	r3, #128	; 0x80
     a08:	009b      	lsls	r3, r3, #2
     a0a:	430b      	orrs	r3, r1
     a0c:	6153      	str	r3, [r2, #20]
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
     a0e:	4a10      	ldr	r2, [pc, #64]	; (a50 <_system_extint_init+0x50>)
     a10:	7813      	ldrb	r3, [r2, #0]
     a12:	2101      	movs	r1, #1
     a14:	430b      	orrs	r3, r1
     a16:	7013      	strb	r3, [r2, #0]
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     a18:	3101      	adds	r1, #1
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     a1a:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     a1c:	6853      	ldr	r3, [r2, #4]
     a1e:	4219      	tst	r1, r3
     a20:	d1fc      	bne.n	a1c <_system_extint_init+0x1c>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     a22:	6853      	ldr	r3, [r2, #4]
     a24:	4218      	tst	r0, r3
     a26:	d1f9      	bne.n	a1c <_system_extint_init+0x1c>
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_ULP32K;
     a28:	4a09      	ldr	r2, [pc, #36]	; (a50 <_system_extint_init+0x50>)
     a2a:	7813      	ldrb	r3, [r2, #0]
     a2c:	2110      	movs	r1, #16
     a2e:	430b      	orrs	r3, r1
     a30:	7013      	strb	r3, [r2, #0]
     a32:	4b08      	ldr	r3, [pc, #32]	; (a54 <_system_extint_init+0x54>)
     a34:	0019      	movs	r1, r3
     a36:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     a38:	2200      	movs	r2, #0
     a3a:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     a3c:	428b      	cmp	r3, r1
     a3e:	d1fc      	bne.n	a3a <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     a40:	2208      	movs	r2, #8
     a42:	4b05      	ldr	r3, [pc, #20]	; (a58 <_system_extint_init+0x58>)
     a44:	601a      	str	r2, [r3, #0]
	_extint_enable();
     a46:	4b05      	ldr	r3, [pc, #20]	; (a5c <_system_extint_init+0x5c>)
     a48:	4798      	blx	r3
}
     a4a:	bd10      	pop	{r4, pc}
     a4c:	40000400 	.word	0x40000400
     a50:	40002400 	.word	0x40002400
     a54:	2000106c 	.word	0x2000106c
     a58:	e000e100 	.word	0xe000e100
     a5c:	000009c1 	.word	0x000009c1

00000a60 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     a60:	2300      	movs	r3, #0
     a62:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     a64:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     a66:	2201      	movs	r2, #1
     a68:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
     a6a:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     a6c:	3201      	adds	r2, #1
     a6e:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
     a70:	7243      	strb	r3, [r0, #9]
}
     a72:	4770      	bx	lr

00000a74 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     a74:	b5f0      	push	{r4, r5, r6, r7, lr}
     a76:	b083      	sub	sp, #12
     a78:	0005      	movs	r5, r0
     a7a:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
     a7c:	4b1c      	ldr	r3, [pc, #112]	; (af0 <extint_chan_set_config+0x7c>)
     a7e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     a80:	a901      	add	r1, sp, #4
     a82:	2300      	movs	r3, #0
     a84:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     a86:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     a88:	7923      	ldrb	r3, [r4, #4]
     a8a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     a8c:	7a23      	ldrb	r3, [r4, #8]
     a8e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     a90:	7820      	ldrb	r0, [r4, #0]
     a92:	4b18      	ldr	r3, [pc, #96]	; (af4 <extint_chan_set_config+0x80>)
     a94:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     a96:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     a98:	2d1f      	cmp	r5, #31
     a9a:	d800      	bhi.n	a9e <extint_chan_set_config+0x2a>
		return eics[eic_index];
     a9c:	4916      	ldr	r1, [pc, #88]	; (af8 <extint_chan_set_config+0x84>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     a9e:	2207      	movs	r2, #7
     aa0:	402a      	ands	r2, r5
     aa2:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     aa4:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     aa6:	7aa3      	ldrb	r3, [r4, #10]
     aa8:	2b00      	cmp	r3, #0
     aaa:	d001      	beq.n	ab0 <extint_chan_set_config+0x3c>
     aac:	2308      	movs	r3, #8
     aae:	431f      	orrs	r7, r3
     ab0:	08eb      	lsrs	r3, r5, #3
     ab2:	009b      	lsls	r3, r3, #2
     ab4:	18cb      	adds	r3, r1, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     ab6:	69d8      	ldr	r0, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     ab8:	260f      	movs	r6, #15
     aba:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     abc:	43b0      	bics	r0, r6
			(new_config << config_pos);
     abe:	4097      	lsls	r7, r2
     ac0:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     ac2:	4302      	orrs	r2, r0
		= (EIC_module->CONFIG[channel / 8].reg &
     ac4:	61da      	str	r2, [r3, #28]
#if (SAML22) || (SAML21XXXB) || (SAMC20) || (SAMR30) || (SAMR34) || (SAMR35)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
     ac6:	7a63      	ldrb	r3, [r4, #9]
     ac8:	2b00      	cmp	r3, #0
     aca:	d10b      	bne.n	ae4 <extint_chan_set_config+0x70>
		EIC_module->ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
     acc:	698a      	ldr	r2, [r1, #24]
     ace:	2301      	movs	r3, #1
     ad0:	40ab      	lsls	r3, r5
     ad2:	43db      	mvns	r3, r3
     ad4:	041b      	lsls	r3, r3, #16
     ad6:	0c1b      	lsrs	r3, r3, #16
     ad8:	4013      	ands	r3, r2
     ada:	618b      	str	r3, [r1, #24]
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
	_extint_enable();
     adc:	4b07      	ldr	r3, [pc, #28]	; (afc <extint_chan_set_config+0x88>)
     ade:	4798      	blx	r3
}
     ae0:	b003      	add	sp, #12
     ae2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->ASYNCH.reg |= (1UL << channel);
     ae4:	698a      	ldr	r2, [r1, #24]
     ae6:	2301      	movs	r3, #1
     ae8:	40ab      	lsls	r3, r5
     aea:	4313      	orrs	r3, r2
     aec:	618b      	str	r3, [r1, #24]
     aee:	e7f5      	b.n	adc <extint_chan_set_config+0x68>
     af0:	000009e1 	.word	0x000009e1
     af4:	00003221 	.word	0x00003221
     af8:	40002400 	.word	0x40002400
     afc:	000009c1 	.word	0x000009c1

00000b00 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
     b00:	b510      	push	{r4, lr}
			MCLK->APBBMASK.reg |= mask;
     b02:	4a1e      	ldr	r2, [pc, #120]	; (b7c <nvm_set_config+0x7c>)
     b04:	6993      	ldr	r3, [r2, #24]
     b06:	2104      	movs	r1, #4
     b08:	430b      	orrs	r3, r1
     b0a:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     b0c:	4b1c      	ldr	r3, [pc, #112]	; (b80 <nvm_set_config+0x80>)
     b0e:	2220      	movs	r2, #32
     b10:	32ff      	adds	r2, #255	; 0xff
     b12:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
     b14:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
     b16:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
     b18:	07d2      	lsls	r2, r2, #31
     b1a:	d401      	bmi.n	b20 <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
     b1c:	0018      	movs	r0, r3
     b1e:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     b20:	7803      	ldrb	r3, [r0, #0]
     b22:	021b      	lsls	r3, r3, #8
     b24:	22c0      	movs	r2, #192	; 0xc0
     b26:	0092      	lsls	r2, r2, #2
     b28:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     b2a:	7841      	ldrb	r1, [r0, #1]
     b2c:	01c9      	lsls	r1, r1, #7
     b2e:	22ff      	movs	r2, #255	; 0xff
     b30:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     b32:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     b34:	7881      	ldrb	r1, [r0, #2]
     b36:	0049      	lsls	r1, r1, #1
     b38:	221e      	movs	r2, #30
     b3a:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     b3c:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     b3e:	78c2      	ldrb	r2, [r0, #3]
     b40:	0492      	lsls	r2, r2, #18
     b42:	2180      	movs	r1, #128	; 0x80
     b44:	02c9      	lsls	r1, r1, #11
     b46:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     b48:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
     b4a:	7902      	ldrb	r2, [r0, #4]
     b4c:	0412      	lsls	r2, r2, #16
     b4e:	21c0      	movs	r1, #192	; 0xc0
     b50:	0289      	lsls	r1, r1, #10
     b52:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     b54:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
     b56:	4a0a      	ldr	r2, [pc, #40]	; (b80 <nvm_set_config+0x80>)
     b58:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
     b5a:	6893      	ldr	r3, [r2, #8]
     b5c:	035b      	lsls	r3, r3, #13
     b5e:	0f5b      	lsrs	r3, r3, #29
     b60:	4908      	ldr	r1, [pc, #32]	; (b84 <nvm_set_config+0x84>)
     b62:	2408      	movs	r4, #8
     b64:	409c      	lsls	r4, r3
     b66:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
     b68:	6893      	ldr	r3, [r2, #8]
     b6a:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
     b6c:	7843      	ldrb	r3, [r0, #1]
     b6e:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     b70:	8b13      	ldrh	r3, [r2, #24]
     b72:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
     b74:	0fdb      	lsrs	r3, r3, #31
     b76:	011b      	lsls	r3, r3, #4
     b78:	e7d0      	b.n	b1c <nvm_set_config+0x1c>
     b7a:	46c0      	nop			; (mov r8, r8)
     b7c:	40000400 	.word	0x40000400
     b80:	41004000 	.word	0x41004000
     b84:	20000a34 	.word	0x20000a34

00000b88 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
     b88:	b530      	push	{r4, r5, lr}
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
     b8a:	4a30      	ldr	r2, [pc, #192]	; (c4c <nvm_execute_command+0xc4>)
     b8c:	8814      	ldrh	r4, [r2, #0]
     b8e:	8853      	ldrh	r3, [r2, #2]
     b90:	4363      	muls	r3, r4
     b92:	428b      	cmp	r3, r1
     b94:	d20b      	bcs.n	bae <nvm_execute_command+0x26>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
     b96:	2280      	movs	r2, #128	; 0x80
     b98:	0192      	lsls	r2, r2, #6
     b9a:	4b2d      	ldr	r3, [pc, #180]	; (c50 <nvm_execute_command+0xc8>)
     b9c:	18cb      	adds	r3, r1, r3
     b9e:	4293      	cmp	r3, r2
     ba0:	d905      	bls.n	bae <nvm_execute_command+0x26>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     ba2:	4c2c      	ldr	r4, [pc, #176]	; (c54 <nvm_execute_command+0xcc>)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     ba4:	2318      	movs	r3, #24
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     ba6:	4a2c      	ldr	r2, [pc, #176]	; (c58 <nvm_execute_command+0xd0>)
     ba8:	188a      	adds	r2, r1, r2
     baa:	42a2      	cmp	r2, r4
     bac:	d80e      	bhi.n	bcc <nvm_execute_command+0x44>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
     bae:	4b2b      	ldr	r3, [pc, #172]	; (c5c <nvm_execute_command+0xd4>)
     bb0:	685c      	ldr	r4, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2))))
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
     bb2:	2280      	movs	r2, #128	; 0x80
     bb4:	02d2      	lsls	r2, r2, #11
     bb6:	4322      	orrs	r2, r4
     bb8:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     bba:	2220      	movs	r2, #32
     bbc:	32ff      	adds	r2, #255	; 0xff
     bbe:	831a      	strh	r2, [r3, #24]
     bc0:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
     bc2:	07db      	lsls	r3, r3, #31
     bc4:	d404      	bmi.n	bd0 <nvm_execute_command+0x48>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
     bc6:	4b25      	ldr	r3, [pc, #148]	; (c5c <nvm_execute_command+0xd4>)
     bc8:	605c      	str	r4, [r3, #4]
		return STATUS_BUSY;
     bca:	2305      	movs	r3, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
     bcc:	0018      	movs	r0, r3
     bce:	bd30      	pop	{r4, r5, pc}
	switch (command) {
     bd0:	2845      	cmp	r0, #69	; 0x45
     bd2:	d829      	bhi.n	c28 <nvm_execute_command+0xa0>
     bd4:	0083      	lsls	r3, r0, #2
     bd6:	4a22      	ldr	r2, [pc, #136]	; (c60 <nvm_execute_command+0xd8>)
     bd8:	58d3      	ldr	r3, [r2, r3]
     bda:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     bdc:	4b1f      	ldr	r3, [pc, #124]	; (c5c <nvm_execute_command+0xd4>)
     bde:	8b1b      	ldrh	r3, [r3, #24]
     be0:	05db      	lsls	r3, r3, #23
     be2:	d503      	bpl.n	bec <nvm_execute_command+0x64>
				nvm_module->CTRLB.reg = ctrlb_bak;
     be4:	4b1d      	ldr	r3, [pc, #116]	; (c5c <nvm_execute_command+0xd4>)
     be6:	605c      	str	r4, [r3, #4]
				return STATUS_ERR_IO;
     be8:	2310      	movs	r3, #16
     bea:	e7ef      	b.n	bcc <nvm_execute_command+0x44>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     bec:	0889      	lsrs	r1, r1, #2
     bee:	0049      	lsls	r1, r1, #1
     bf0:	4b1a      	ldr	r3, [pc, #104]	; (c5c <nvm_execute_command+0xd4>)
     bf2:	61d9      	str	r1, [r3, #28]
			break;
     bf4:	e003      	b.n	bfe <nvm_execute_command+0x76>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     bf6:	0889      	lsrs	r1, r1, #2
     bf8:	0049      	lsls	r1, r1, #1
     bfa:	4b18      	ldr	r3, [pc, #96]	; (c5c <nvm_execute_command+0xd4>)
     bfc:	61d9      	str	r1, [r3, #28]
	if( command == NVM_COMMAND_RWWEE_ERASE_ROW || command == NVM_COMMAND_RWWEE_WRITE_PAGE)
     bfe:	23fd      	movs	r3, #253	; 0xfd
     c00:	0005      	movs	r5, r0
     c02:	3d1a      	subs	r5, #26
     c04:	401d      	ands	r5, r3
     c06:	d013      	beq.n	c30 <nvm_execute_command+0xa8>
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
     c08:	23a5      	movs	r3, #165	; 0xa5
     c0a:	021b      	lsls	r3, r3, #8
     c0c:	4318      	orrs	r0, r3
     c0e:	4b13      	ldr	r3, [pc, #76]	; (c5c <nvm_execute_command+0xd4>)
     c10:	8018      	strh	r0, [r3, #0]
     c12:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     c14:	2201      	movs	r2, #1
     c16:	7d0b      	ldrb	r3, [r1, #20]
     c18:	4213      	tst	r3, r2
     c1a:	d0fc      	beq.n	c16 <nvm_execute_command+0x8e>
	if( command == NVM_COMMAND_RWWEE_ERASE_ROW || command == NVM_COMMAND_RWWEE_WRITE_PAGE)
     c1c:	2d00      	cmp	r5, #0
     c1e:	d00f      	beq.n	c40 <nvm_execute_command+0xb8>
	nvm_module->CTRLB.reg = ctrlb_bak;
     c20:	4b0e      	ldr	r3, [pc, #56]	; (c5c <nvm_execute_command+0xd4>)
     c22:	605c      	str	r4, [r3, #4]
	return STATUS_OK;
     c24:	2300      	movs	r3, #0
     c26:	e7d1      	b.n	bcc <nvm_execute_command+0x44>
			nvm_module->CTRLB.reg = ctrlb_bak;
     c28:	4b0c      	ldr	r3, [pc, #48]	; (c5c <nvm_execute_command+0xd4>)
     c2a:	605c      	str	r4, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
     c2c:	2317      	movs	r3, #23
     c2e:	e7cd      	b.n	bcc <nvm_execute_command+0x44>
		nvm_module->CTRLB.bit.CACHEDIS = 1;
     c30:	4b0a      	ldr	r3, [pc, #40]	; (c5c <nvm_execute_command+0xd4>)
     c32:	6859      	ldr	r1, [r3, #4]
     c34:	2280      	movs	r2, #128	; 0x80
     c36:	02d2      	lsls	r2, r2, #11
     c38:	430a      	orrs	r2, r1
     c3a:	605a      	str	r2, [r3, #4]
		nvm_module->CTRLB.reg;
     c3c:	685b      	ldr	r3, [r3, #4]
     c3e:	e7e3      	b.n	c08 <nvm_execute_command+0x80>
		nvm_module->CTRLB.bit.CACHEDIS = 0;
     c40:	4a06      	ldr	r2, [pc, #24]	; (c5c <nvm_execute_command+0xd4>)
     c42:	6853      	ldr	r3, [r2, #4]
     c44:	4907      	ldr	r1, [pc, #28]	; (c64 <nvm_execute_command+0xdc>)
     c46:	400b      	ands	r3, r1
     c48:	6053      	str	r3, [r2, #4]
     c4a:	e7e9      	b.n	c20 <nvm_execute_command+0x98>
     c4c:	20000a34 	.word	0x20000a34
     c50:	ff7fc000 	.word	0xff7fc000
     c54:	00001fff 	.word	0x00001fff
     c58:	ffc00000 	.word	0xffc00000
     c5c:	41004000 	.word	0x41004000
     c60:	00019d78 	.word	0x00019d78
     c64:	fffbffff 	.word	0xfffbffff

00000c68 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
     c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     c6a:	4b2f      	ldr	r3, [pc, #188]	; (d28 <nvm_write_buffer+0xc0>)
     c6c:	881c      	ldrh	r4, [r3, #0]
     c6e:	885b      	ldrh	r3, [r3, #2]
     c70:	4363      	muls	r3, r4
	if (destination_address >
     c72:	4283      	cmp	r3, r0
     c74:	d207      	bcs.n	c86 <nvm_write_buffer+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     c76:	4e2d      	ldr	r6, [pc, #180]	; (d2c <nvm_write_buffer+0xc4>)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     c78:	2518      	movs	r5, #24
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     c7a:	4b2d      	ldr	r3, [pc, #180]	; (d30 <nvm_write_buffer+0xc8>)
     c7c:	18c3      	adds	r3, r0, r3
     c7e:	42b3      	cmp	r3, r6
     c80:	d806      	bhi.n	c90 <nvm_write_buffer+0x28>
		}
		is_rww_eeprom = true;
     c82:	2601      	movs	r6, #1
     c84:	e000      	b.n	c88 <nvm_write_buffer+0x20>
	bool is_rww_eeprom = false;
     c86:	2600      	movs	r6, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
     c88:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
     c8a:	2518      	movs	r5, #24
	if (destination_address & (_nvm_dev.page_size - 1)) {
     c8c:	4218      	tst	r0, r3
     c8e:	d001      	beq.n	c94 <nvm_write_buffer+0x2c>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
     c90:	0028      	movs	r0, r5
     c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
     c94:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
     c96:	4294      	cmp	r4, r2
     c98:	d3fa      	bcc.n	c90 <nvm_write_buffer+0x28>
     c9a:	4b26      	ldr	r3, [pc, #152]	; (d34 <nvm_write_buffer+0xcc>)
     c9c:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     c9e:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
     ca0:	07db      	lsls	r3, r3, #31
     ca2:	d5f5      	bpl.n	c90 <nvm_write_buffer+0x28>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
     ca4:	4c24      	ldr	r4, [pc, #144]	; (d38 <nvm_write_buffer+0xd0>)
     ca6:	4b23      	ldr	r3, [pc, #140]	; (d34 <nvm_write_buffer+0xcc>)
     ca8:	801c      	strh	r4, [r3, #0]
     caa:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
     cac:	2401      	movs	r4, #1
     cae:	7d2b      	ldrb	r3, [r5, #20]
     cb0:	4223      	tst	r3, r4
     cb2:	d0fc      	beq.n	cae <nvm_write_buffer+0x46>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     cb4:	2420      	movs	r4, #32
     cb6:	34ff      	adds	r4, #255	; 0xff
     cb8:	4b1e      	ldr	r3, [pc, #120]	; (d34 <nvm_write_buffer+0xcc>)
     cba:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     cbc:	2a00      	cmp	r2, #0
     cbe:	d02c      	beq.n	d1a <nvm_write_buffer+0xb2>
     cc0:	2301      	movs	r3, #1
     cc2:	0005      	movs	r5, r0
     cc4:	439d      	bics	r5, r3
     cc6:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     cc8:	1e54      	subs	r4, r2, #1
     cca:	46a4      	mov	ip, r4
     ccc:	e009      	b.n	ce2 <nvm_write_buffer+0x7a>
			data |= (buffer[i + 1] << 8);
     cce:	18cf      	adds	r7, r1, r3
     cd0:	787f      	ldrb	r7, [r7, #1]
     cd2:	023f      	lsls	r7, r7, #8
     cd4:	433c      	orrs	r4, r7
		NVM_MEMORY[nvm_address++] = data;
     cd6:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
     cd8:	3302      	adds	r3, #2
     cda:	b29b      	uxth	r3, r3
     cdc:	3502      	adds	r5, #2
     cde:	429a      	cmp	r2, r3
     ce0:	d904      	bls.n	cec <nvm_write_buffer+0x84>
		data = buffer[i];
     ce2:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
     ce4:	4563      	cmp	r3, ip
     ce6:	dbf2      	blt.n	cce <nvm_write_buffer+0x66>
		data = buffer[i];
     ce8:	b2a4      	uxth	r4, r4
     cea:	e7f4      	b.n	cd6 <nvm_write_buffer+0x6e>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     cec:	4b0e      	ldr	r3, [pc, #56]	; (d28 <nvm_write_buffer+0xc0>)
     cee:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     cf0:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     cf2:	2b00      	cmp	r3, #0
     cf4:	d1cc      	bne.n	c90 <nvm_write_buffer+0x28>
     cf6:	2a3f      	cmp	r2, #63	; 0x3f
     cf8:	d8ca      	bhi.n	c90 <nvm_write_buffer+0x28>
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
     cfa:	2e00      	cmp	r6, #0
     cfc:	d106      	bne.n	d0c <nvm_write_buffer+0xa4>
     cfe:	2200      	movs	r2, #0
     d00:	0001      	movs	r1, r0
     d02:	2004      	movs	r0, #4
     d04:	4b0d      	ldr	r3, [pc, #52]	; (d3c <nvm_write_buffer+0xd4>)
     d06:	4798      	blx	r3
     d08:	0005      	movs	r5, r0
     d0a:	e7c1      	b.n	c90 <nvm_write_buffer+0x28>
     d0c:	2200      	movs	r2, #0
     d0e:	0001      	movs	r1, r0
     d10:	201c      	movs	r0, #28
     d12:	4b0a      	ldr	r3, [pc, #40]	; (d3c <nvm_write_buffer+0xd4>)
     d14:	4798      	blx	r3
     d16:	0005      	movs	r5, r0
     d18:	e7ba      	b.n	c90 <nvm_write_buffer+0x28>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     d1a:	4b03      	ldr	r3, [pc, #12]	; (d28 <nvm_write_buffer+0xc0>)
     d1c:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     d1e:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     d20:	2b00      	cmp	r3, #0
     d22:	d0ea      	beq.n	cfa <nvm_write_buffer+0x92>
     d24:	e7b4      	b.n	c90 <nvm_write_buffer+0x28>
     d26:	46c0      	nop			; (mov r8, r8)
     d28:	20000a34 	.word	0x20000a34
     d2c:	00001fff 	.word	0x00001fff
     d30:	ffc00000 	.word	0xffc00000
     d34:	41004000 	.word	0x41004000
     d38:	ffffa544 	.word	0xffffa544
     d3c:	00000b89 	.word	0x00000b89

00000d40 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
     d40:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     d42:	4b1b      	ldr	r3, [pc, #108]	; (db0 <nvm_read_buffer+0x70>)
     d44:	881c      	ldrh	r4, [r3, #0]
     d46:	885b      	ldrh	r3, [r3, #2]
     d48:	4363      	muls	r3, r4
	if (source_address >
     d4a:	4283      	cmp	r3, r0
     d4c:	d205      	bcs.n	d5a <nvm_read_buffer+0x1a>
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     d4e:	4e19      	ldr	r6, [pc, #100]	; (db4 <nvm_read_buffer+0x74>)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     d50:	2518      	movs	r5, #24
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     d52:	4b19      	ldr	r3, [pc, #100]	; (db8 <nvm_read_buffer+0x78>)
     d54:	18c3      	adds	r3, r0, r3
     d56:	42b3      	cmp	r3, r6
     d58:	d803      	bhi.n	d62 <nvm_read_buffer+0x22>
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
     d5a:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
     d5c:	2518      	movs	r5, #24
	if (source_address & (_nvm_dev.page_size - 1)) {
     d5e:	4218      	tst	r0, r3
     d60:	d001      	beq.n	d66 <nvm_read_buffer+0x26>
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
}
     d62:	0028      	movs	r0, r5
     d64:	bd70      	pop	{r4, r5, r6, pc}
		return STATUS_ERR_INVALID_ARG;
     d66:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
     d68:	4294      	cmp	r4, r2
     d6a:	d3fa      	bcc.n	d62 <nvm_read_buffer+0x22>
     d6c:	4b13      	ldr	r3, [pc, #76]	; (dbc <nvm_read_buffer+0x7c>)
     d6e:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     d70:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
     d72:	07db      	lsls	r3, r3, #31
     d74:	d5f5      	bpl.n	d62 <nvm_read_buffer+0x22>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     d76:	2420      	movs	r4, #32
     d78:	34ff      	adds	r4, #255	; 0xff
     d7a:	4b10      	ldr	r3, [pc, #64]	; (dbc <nvm_read_buffer+0x7c>)
     d7c:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     d7e:	2a00      	cmp	r2, #0
     d80:	d014      	beq.n	dac <nvm_read_buffer+0x6c>
     d82:	2301      	movs	r3, #1
     d84:	4398      	bics	r0, r3
     d86:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     d88:	1e56      	subs	r6, r2, #1
     d8a:	e004      	b.n	d96 <nvm_read_buffer+0x56>
	for (uint16_t i = 0; i < length; i += 2) {
     d8c:	3302      	adds	r3, #2
     d8e:	b29b      	uxth	r3, r3
     d90:	3002      	adds	r0, #2
     d92:	429a      	cmp	r2, r3
     d94:	d908      	bls.n	da8 <nvm_read_buffer+0x68>
		uint16_t data = NVM_MEMORY[page_address++];
     d96:	8804      	ldrh	r4, [r0, #0]
     d98:	b2a4      	uxth	r4, r4
		buffer[i] = (data & 0xFF);
     d9a:	54cc      	strb	r4, [r1, r3]
		if (i < (length - 1)) {
     d9c:	42b3      	cmp	r3, r6
     d9e:	daf5      	bge.n	d8c <nvm_read_buffer+0x4c>
			buffer[i + 1] = (data >> 8);
     da0:	18cd      	adds	r5, r1, r3
     da2:	0a24      	lsrs	r4, r4, #8
     da4:	706c      	strb	r4, [r5, #1]
     da6:	e7f1      	b.n	d8c <nvm_read_buffer+0x4c>
	return STATUS_OK;
     da8:	2500      	movs	r5, #0
     daa:	e7da      	b.n	d62 <nvm_read_buffer+0x22>
     dac:	2500      	movs	r5, #0
     dae:	e7d8      	b.n	d62 <nvm_read_buffer+0x22>
     db0:	20000a34 	.word	0x20000a34
     db4:	00001fff 	.word	0x00001fff
     db8:	ffc00000 	.word	0xffc00000
     dbc:	41004000 	.word	0x41004000

00000dc0 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
     dc0:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     dc2:	4a22      	ldr	r2, [pc, #136]	; (e4c <nvm_erase_row+0x8c>)
     dc4:	8813      	ldrh	r3, [r2, #0]
     dc6:	8852      	ldrh	r2, [r2, #2]
     dc8:	435a      	muls	r2, r3
	if (row_address >
     dca:	4282      	cmp	r2, r0
     dcc:	d207      	bcs.n	dde <nvm_erase_row+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     dce:	4c20      	ldr	r4, [pc, #128]	; (e50 <nvm_erase_row+0x90>)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     dd0:	2218      	movs	r2, #24
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     dd2:	4920      	ldr	r1, [pc, #128]	; (e54 <nvm_erase_row+0x94>)
     dd4:	1841      	adds	r1, r0, r1
     dd6:	42a1      	cmp	r1, r4
     dd8:	d807      	bhi.n	dea <nvm_erase_row+0x2a>
		}
		is_rww_eeprom = true;
     dda:	2401      	movs	r4, #1
     ddc:	e000      	b.n	de0 <nvm_erase_row+0x20>
		bool is_rww_eeprom = false;
     dde:	2400      	movs	r4, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     de0:	009b      	lsls	r3, r3, #2
     de2:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
     de4:	2218      	movs	r2, #24
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     de6:	4218      	tst	r0, r3
     de8:	d001      	beq.n	dee <nvm_erase_row+0x2e>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
     dea:	0010      	movs	r0, r2
     dec:	bd10      	pop	{r4, pc}
     dee:	4b1a      	ldr	r3, [pc, #104]	; (e58 <nvm_erase_row+0x98>)
     df0:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     df2:	3a13      	subs	r2, #19
	if (!nvm_is_ready()) {
     df4:	07db      	lsls	r3, r3, #31
     df6:	d5f8      	bpl.n	dea <nvm_erase_row+0x2a>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     df8:	4b17      	ldr	r3, [pc, #92]	; (e58 <nvm_erase_row+0x98>)
     dfa:	2220      	movs	r2, #32
     dfc:	32ff      	adds	r2, #255	; 0xff
     dfe:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
     e00:	0880      	lsrs	r0, r0, #2
     e02:	0040      	lsls	r0, r0, #1
     e04:	61d8      	str	r0, [r3, #28]
	if (is_rww_eeprom) {
     e06:	2c00      	cmp	r4, #0
     e08:	d01b      	beq.n	e42 <nvm_erase_row+0x82>
		nvm_module->CTRLB.bit.CACHEDIS = 1;
     e0a:	6859      	ldr	r1, [r3, #4]
     e0c:	2280      	movs	r2, #128	; 0x80
     e0e:	02d2      	lsls	r2, r2, #11
     e10:	430a      	orrs	r2, r1
     e12:	605a      	str	r2, [r3, #4]
		nvm_module->CTRLB.reg;
     e14:	685a      	ldr	r2, [r3, #4]
		nvm_module->CTRLA.reg = NVM_COMMAND_RWWEE_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
     e16:	4a11      	ldr	r2, [pc, #68]	; (e5c <nvm_erase_row+0x9c>)
     e18:	801a      	strh	r2, [r3, #0]
     e1a:	490f      	ldr	r1, [pc, #60]	; (e58 <nvm_erase_row+0x98>)
	while (!nvm_is_ready()) {
     e1c:	2201      	movs	r2, #1
     e1e:	7d0b      	ldrb	r3, [r1, #20]
     e20:	4213      	tst	r3, r2
     e22:	d0fc      	beq.n	e1e <nvm_erase_row+0x5e>
	if (is_rww_eeprom) {
     e24:	2c00      	cmp	r4, #0
     e26:	d004      	beq.n	e32 <nvm_erase_row+0x72>
		nvm_module->CTRLB.bit.CACHEDIS = 0;
     e28:	4a0b      	ldr	r2, [pc, #44]	; (e58 <nvm_erase_row+0x98>)
     e2a:	6853      	ldr	r3, [r2, #4]
     e2c:	490c      	ldr	r1, [pc, #48]	; (e60 <nvm_erase_row+0xa0>)
     e2e:	400b      	ands	r3, r1
     e30:	6053      	str	r3, [r2, #4]
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
     e32:	4b09      	ldr	r3, [pc, #36]	; (e58 <nvm_erase_row+0x98>)
     e34:	8b1a      	ldrh	r2, [r3, #24]
     e36:	201c      	movs	r0, #28
     e38:	4002      	ands	r2, r0
	return STATUS_OK;
     e3a:	1e50      	subs	r0, r2, #1
     e3c:	4182      	sbcs	r2, r0
     e3e:	0092      	lsls	r2, r2, #2
     e40:	e7d3      	b.n	dea <nvm_erase_row+0x2a>
		nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
     e42:	4a08      	ldr	r2, [pc, #32]	; (e64 <nvm_erase_row+0xa4>)
     e44:	4b04      	ldr	r3, [pc, #16]	; (e58 <nvm_erase_row+0x98>)
     e46:	801a      	strh	r2, [r3, #0]
     e48:	e7e7      	b.n	e1a <nvm_erase_row+0x5a>
     e4a:	46c0      	nop			; (mov r8, r8)
     e4c:	20000a34 	.word	0x20000a34
     e50:	00001fff 	.word	0x00001fff
     e54:	ffc00000 	.word	0xffc00000
     e58:	41004000 	.word	0x41004000
     e5c:	ffffa51a 	.word	0xffffa51a
     e60:	fffbffff 	.word	0xfffbffff
     e64:	ffffa502 	.word	0xffffa502

00000e68 <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     e68:	4b15      	ldr	r3, [pc, #84]	; (ec0 <nvm_get_parameters+0x58>)
     e6a:	2220      	movs	r2, #32
     e6c:	32ff      	adds	r2, #255	; 0xff
     e6e:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
     e70:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
     e72:	0359      	lsls	r1, r3, #13
     e74:	0f49      	lsrs	r1, r1, #29
     e76:	3a18      	subs	r2, #24
     e78:	3aff      	subs	r2, #255	; 0xff
     e7a:	408a      	lsls	r2, r1
	parameters->page_size =
     e7c:	7002      	strb	r2, [r0, #0]

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
     e7e:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

#ifdef FEATURE_NVM_RWWEE
	/* Mask out rwwee number of pages count */
	parameters->rww_eeprom_number_of_pages =
			(param_reg & NVMCTRL_PARAM_RWWEEP_Msk) >> NVMCTRL_PARAM_RWWEEP_Pos;
     e80:	0d1b      	lsrs	r3, r3, #20
	parameters->rww_eeprom_number_of_pages =
     e82:	8183      	strh	r3, [r0, #12]
#endif

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
     e84:	4b0f      	ldr	r3, [pc, #60]	; (ec4 <nvm_get_parameters+0x5c>)
     e86:	881b      	ldrh	r3, [r3, #0]
	uint16_t eeprom_fuse_value =
     e88:	065b      	lsls	r3, r3, #25
     e8a:	0f5b      	lsrs	r3, r3, #29
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
     e8c:	2b07      	cmp	r3, #7
     e8e:	d010      	beq.n	eb2 <nvm_get_parameters+0x4a>
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
     e90:	2206      	movs	r2, #6
     e92:	1ad2      	subs	r2, r2, r3
     e94:	2304      	movs	r3, #4
     e96:	4093      	lsls	r3, r2
		parameters->eeprom_number_of_pages =
     e98:	6043      	str	r3, [r0, #4]
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
     e9a:	4b0a      	ldr	r3, [pc, #40]	; (ec4 <nvm_get_parameters+0x5c>)
     e9c:	881b      	ldrh	r3, [r3, #0]
	uint16_t boot_fuse_value =
     e9e:	2207      	movs	r2, #7
     ea0:	4013      	ands	r3, r2
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
     ea2:	2b07      	cmp	r3, #7
     ea4:	d008      	beq.n	eb8 <nvm_get_parameters+0x50>
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
     ea6:	2207      	movs	r2, #7
     ea8:	1ad2      	subs	r2, r2, r3
     eaa:	2304      	movs	r3, #4
     eac:	4093      	lsls	r3, r2
		parameters->bootloader_number_of_pages =
     eae:	6083      	str	r3, [r0, #8]
	}
}
     eb0:	4770      	bx	lr
		parameters->eeprom_number_of_pages = 0;
     eb2:	2300      	movs	r3, #0
     eb4:	6043      	str	r3, [r0, #4]
     eb6:	e7f0      	b.n	e9a <nvm_get_parameters+0x32>
		parameters->bootloader_number_of_pages = 0;
     eb8:	2300      	movs	r3, #0
     eba:	6083      	str	r3, [r0, #8]
     ebc:	e7f8      	b.n	eb0 <nvm_get_parameters+0x48>
     ebe:	46c0      	nop			; (mov r8, r8)
     ec0:	41004000 	.word	0x41004000
     ec4:	00804000 	.word	0x00804000

00000ec8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     ec8:	b500      	push	{lr}
     eca:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     ecc:	ab01      	add	r3, sp, #4
     ece:	2280      	movs	r2, #128	; 0x80
     ed0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     ed2:	780a      	ldrb	r2, [r1, #0]
     ed4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     ed6:	784a      	ldrb	r2, [r1, #1]
     ed8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     eda:	788a      	ldrb	r2, [r1, #2]
     edc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     ede:	0019      	movs	r1, r3
     ee0:	4b01      	ldr	r3, [pc, #4]	; (ee8 <port_pin_set_config+0x20>)
     ee2:	4798      	blx	r3
}
     ee4:	b003      	add	sp, #12
     ee6:	bd00      	pop	{pc}
     ee8:	00003221 	.word	0x00003221

00000eec <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     eec:	6803      	ldr	r3, [r0, #0]

	if (rtc_module->MODE0.SYNCBUSY.reg) {
     eee:	6918      	ldr	r0, [r3, #16]
     ef0:	1e43      	subs	r3, r0, #1
     ef2:	4198      	sbcs	r0, r3
     ef4:	b2c0      	uxtb	r0, r0
		return true;
	}

	return false;
}
     ef6:	4770      	bx	lr

00000ef8 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     ef8:	b570      	push	{r4, r5, r6, lr}
     efa:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     efc:	6806      	ldr	r6, [r0, #0]
     efe:	2204      	movs	r2, #4
     f00:	4b08      	ldr	r3, [pc, #32]	; (f24 <rtc_count_enable+0x2c>)
     f02:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     f04:	4d08      	ldr	r5, [pc, #32]	; (f28 <rtc_count_enable+0x30>)
     f06:	0020      	movs	r0, r4
     f08:	47a8      	blx	r5
     f0a:	2800      	cmp	r0, #0
     f0c:	d1fb      	bne.n	f06 <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
     f0e:	8833      	ldrh	r3, [r6, #0]
     f10:	2202      	movs	r2, #2
     f12:	4313      	orrs	r3, r2
     f14:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
     f16:	4d04      	ldr	r5, [pc, #16]	; (f28 <rtc_count_enable+0x30>)
     f18:	0020      	movs	r0, r4
     f1a:	47a8      	blx	r5
     f1c:	2800      	cmp	r0, #0
     f1e:	d1fb      	bne.n	f18 <rtc_count_enable+0x20>
		/* Wait for synchronization */
	}
}
     f20:	bd70      	pop	{r4, r5, r6, pc}
     f22:	46c0      	nop			; (mov r8, r8)
     f24:	e000e100 	.word	0xe000e100
     f28:	00000eed 	.word	0x00000eed

00000f2c <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     f2c:	b570      	push	{r4, r5, r6, lr}
     f2e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     f30:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     f32:	2104      	movs	r1, #4
     f34:	2380      	movs	r3, #128	; 0x80
     f36:	4a0a      	ldr	r2, [pc, #40]	; (f60 <rtc_count_disable+0x34>)
     f38:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     f3a:	4d0a      	ldr	r5, [pc, #40]	; (f64 <rtc_count_disable+0x38>)
     f3c:	0020      	movs	r0, r4
     f3e:	47a8      	blx	r5
     f40:	2800      	cmp	r0, #0
     f42:	d1fb      	bne.n	f3c <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
     f44:	4b08      	ldr	r3, [pc, #32]	; (f68 <rtc_count_disable+0x3c>)
     f46:	8133      	strh	r3, [r6, #8]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
     f48:	81b3      	strh	r3, [r6, #12]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
     f4a:	8833      	ldrh	r3, [r6, #0]
     f4c:	2202      	movs	r2, #2
     f4e:	4393      	bics	r3, r2
     f50:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
     f52:	4d04      	ldr	r5, [pc, #16]	; (f64 <rtc_count_disable+0x38>)
     f54:	0020      	movs	r0, r4
     f56:	47a8      	blx	r5
     f58:	2800      	cmp	r0, #0
     f5a:	d1fb      	bne.n	f54 <rtc_count_disable+0x28>
		/* Wait for synchronization */
	}
}
     f5c:	bd70      	pop	{r4, r5, r6, pc}
     f5e:	46c0      	nop			; (mov r8, r8)
     f60:	e000e100 	.word	0xe000e100
     f64:	00000eed 	.word	0x00000eed
     f68:	ffff81ff 	.word	0xffff81ff

00000f6c <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     f6c:	b570      	push	{r4, r5, r6, lr}
     f6e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     f70:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     f72:	4b0a      	ldr	r3, [pc, #40]	; (f9c <rtc_count_reset+0x30>)
     f74:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     f76:	2300      	movs	r3, #0
     f78:	86a3      	strh	r3, [r4, #52]	; 0x34
	module->enabled_callback    = 0;
     f7a:	86e3      	strh	r3, [r4, #54]	; 0x36
#endif

	while (rtc_count_is_syncing(module)) {
     f7c:	4d08      	ldr	r5, [pc, #32]	; (fa0 <rtc_count_reset+0x34>)
     f7e:	0020      	movs	r0, r4
     f80:	47a8      	blx	r5
     f82:	2800      	cmp	r0, #0
     f84:	d1fb      	bne.n	f7e <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_SWRST;
     f86:	8833      	ldrh	r3, [r6, #0]
     f88:	2201      	movs	r2, #1
     f8a:	4313      	orrs	r3, r2
     f8c:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
     f8e:	4d04      	ldr	r5, [pc, #16]	; (fa0 <rtc_count_reset+0x34>)
     f90:	0020      	movs	r0, r4
     f92:	47a8      	blx	r5
     f94:	2800      	cmp	r0, #0
     f96:	d1fb      	bne.n	f90 <rtc_count_reset+0x24>
		/* Wait for synchronization */
	}
}
     f98:	bd70      	pop	{r4, r5, r6, pc}
     f9a:	46c0      	nop			; (mov r8, r8)
     f9c:	00000f2d 	.word	0x00000f2d
     fa0:	00000eed 	.word	0x00000eed

00000fa4 <rtc_count_set_count>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were provided
 */
enum status_code rtc_count_set_count(
		struct rtc_module *const module,
		const uint32_t count_value)
{
     fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     fa6:	0004      	movs	r4, r0
     fa8:	000e      	movs	r6, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     faa:	6807      	ldr	r7, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     fac:	4d0c      	ldr	r5, [pc, #48]	; (fe0 <rtc_count_set_count+0x3c>)
     fae:	0020      	movs	r0, r4
     fb0:	47a8      	blx	r5
     fb2:	2800      	cmp	r0, #0
     fb4:	d1fb      	bne.n	fae <rtc_count_set_count+0xa>
		/* Wait for synchronization */
	}

	/* Set count according to mode */
	switch(module->mode){
     fb6:	7923      	ldrb	r3, [r4, #4]
     fb8:	2b00      	cmp	r3, #0
     fba:	d009      	beq.n	fd0 <rtc_count_set_count+0x2c>

			break;

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     fbc:	2017      	movs	r0, #23
	switch(module->mode){
     fbe:	2b01      	cmp	r3, #1
     fc0:	d105      	bne.n	fce <rtc_count_set_count+0x2a>
			rtc_module->MODE0.COUNT.reg = count_value;
     fc2:	61be      	str	r6, [r7, #24]
	}

	while (rtc_count_is_syncing(module)) {
     fc4:	4d06      	ldr	r5, [pc, #24]	; (fe0 <rtc_count_set_count+0x3c>)
     fc6:	0020      	movs	r0, r4
     fc8:	47a8      	blx	r5
     fca:	2800      	cmp	r0, #0
     fcc:	d1fb      	bne.n	fc6 <rtc_count_set_count+0x22>
		/* Wait for synchronization */
	}
	return STATUS_OK;
}
     fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(count_value > 0xffff){
     fd0:	4b04      	ldr	r3, [pc, #16]	; (fe4 <rtc_count_set_count+0x40>)
				return STATUS_ERR_INVALID_ARG;
     fd2:	2017      	movs	r0, #23
			if(count_value > 0xffff){
     fd4:	429e      	cmp	r6, r3
     fd6:	d8fa      	bhi.n	fce <rtc_count_set_count+0x2a>
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;
     fd8:	b2b6      	uxth	r6, r6
     fda:	833e      	strh	r6, [r7, #24]
			break;
     fdc:	e7f2      	b.n	fc4 <rtc_count_set_count+0x20>
     fde:	46c0      	nop			; (mov r8, r8)
     fe0:	00000eed 	.word	0x00000eed
     fe4:	0000ffff 	.word	0x0000ffff

00000fe8 <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
     fe8:	b570      	push	{r4, r5, r6, lr}
     fea:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     fec:	6806      	ldr	r6, [r0, #0]

	/* Initialize return value. */
	uint32_t ret_val;

	while (rtc_count_is_syncing(module)) {
     fee:	4d08      	ldr	r5, [pc, #32]	; (1010 <rtc_count_get_count+0x28>)
     ff0:	0020      	movs	r0, r4
     ff2:	47a8      	blx	r5
     ff4:	2800      	cmp	r0, #0
     ff6:	d1fb      	bne.n	ff0 <rtc_count_get_count+0x8>
		/* Wait for synchronization */
	}

	/* Read value based on mode. */
	switch (module->mode) {
     ff8:	7923      	ldrb	r3, [r4, #4]
     ffa:	2b00      	cmp	r3, #0
     ffc:	d004      	beq.n	1008 <rtc_count_get_count+0x20>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
     ffe:	2000      	movs	r0, #0
	switch (module->mode) {
    1000:	2b01      	cmp	r3, #1
    1002:	d100      	bne.n	1006 <rtc_count_get_count+0x1e>
			ret_val = rtc_module->MODE0.COUNT.reg;
    1004:	69b0      	ldr	r0, [r6, #24]
			break;
	}

	return ret_val;
}
    1006:	bd70      	pop	{r4, r5, r6, pc}
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
    1008:	8b30      	ldrh	r0, [r6, #24]
    100a:	b280      	uxth	r0, r0
			break;
    100c:	e7fb      	b.n	1006 <rtc_count_get_count+0x1e>
    100e:	46c0      	nop			; (mov r8, r8)
    1010:	00000eed 	.word	0x00000eed

00001014 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
    1014:	b5f0      	push	{r4, r5, r6, r7, lr}
    1016:	b083      	sub	sp, #12
    1018:	0004      	movs	r4, r0
    101a:	9101      	str	r1, [sp, #4]
    101c:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    101e:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
    1020:	4f13      	ldr	r7, [pc, #76]	; (1070 <rtc_count_set_compare+0x5c>)
    1022:	0020      	movs	r0, r4
    1024:	47b8      	blx	r7
    1026:	2800      	cmp	r0, #0
    1028:	d1fb      	bne.n	1022 <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
    102a:	7923      	ldrb	r3, [r4, #4]
    102c:	2b00      	cmp	r3, #0
    102e:	d00e      	beq.n	104e <rtc_count_set_compare+0x3a>
    1030:	2b01      	cmp	r3, #1
    1032:	d119      	bne.n	1068 <rtc_count_set_compare+0x54>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
				return STATUS_ERR_INVALID_ARG;
    1034:	3017      	adds	r0, #23
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
    1036:	2d01      	cmp	r5, #1
    1038:	d817      	bhi.n	106a <rtc_count_set_compare+0x56>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
    103a:	3508      	adds	r5, #8
    103c:	00ad      	lsls	r5, r5, #2
    103e:	9b01      	ldr	r3, [sp, #4]
    1040:	51ab      	str	r3, [r5, r6]
		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	while (rtc_count_is_syncing(module)) {
    1042:	4d0b      	ldr	r5, [pc, #44]	; (1070 <rtc_count_set_compare+0x5c>)
    1044:	0020      	movs	r0, r4
    1046:	47a8      	blx	r5
    1048:	2800      	cmp	r0, #0
    104a:	d1fb      	bne.n	1044 <rtc_count_set_compare+0x30>
    104c:	e00d      	b.n	106a <rtc_count_set_compare+0x56>
				return STATUS_ERR_INVALID_ARG;
    104e:	2017      	movs	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
    1050:	2d02      	cmp	r5, #2
    1052:	d80a      	bhi.n	106a <rtc_count_set_compare+0x56>
			if (comp_value > 0xffff) {
    1054:	4b07      	ldr	r3, [pc, #28]	; (1074 <rtc_count_set_compare+0x60>)
    1056:	9a01      	ldr	r2, [sp, #4]
    1058:	429a      	cmp	r2, r3
    105a:	d806      	bhi.n	106a <rtc_count_set_compare+0x56>
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
    105c:	466b      	mov	r3, sp
    105e:	889b      	ldrh	r3, [r3, #4]
    1060:	3510      	adds	r5, #16
    1062:	006d      	lsls	r5, r5, #1
    1064:	53ab      	strh	r3, [r5, r6]
			break;
    1066:	e7ec      	b.n	1042 <rtc_count_set_compare+0x2e>
			return STATUS_ERR_BAD_FORMAT;
    1068:	201a      	movs	r0, #26
		/* Wait for synchronization */
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
    106a:	b003      	add	sp, #12
    106c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    106e:	46c0      	nop			; (mov r8, r8)
    1070:	00000eed 	.word	0x00000eed
    1074:	0000ffff 	.word	0x0000ffff

00001078 <rtc_count_init>:
{
    1078:	b570      	push	{r4, r5, r6, lr}
    107a:	0004      	movs	r4, r0
    107c:	0015      	movs	r5, r2
	module->hw = hw;
    107e:	6001      	str	r1, [r0, #0]
    1080:	4a1f      	ldr	r2, [pc, #124]	; (1100 <rtc_count_init+0x88>)
    1082:	6951      	ldr	r1, [r2, #20]
    1084:	2380      	movs	r3, #128	; 0x80
    1086:	005b      	lsls	r3, r3, #1
    1088:	430b      	orrs	r3, r1
    108a:	6153      	str	r3, [r2, #20]
	OSC32KCTRL->RTCCTRL.reg = RTC_CLOCK_SOURCE;
    108c:	2205      	movs	r2, #5
    108e:	4b1d      	ldr	r3, [pc, #116]	; (1104 <rtc_count_init+0x8c>)
    1090:	611a      	str	r2, [r3, #16]
	rtc_count_reset(module);
    1092:	4b1d      	ldr	r3, [pc, #116]	; (1108 <rtc_count_init+0x90>)
    1094:	4798      	blx	r3
	module->mode                = config->mode;
    1096:	78ab      	ldrb	r3, [r5, #2]
    1098:	7123      	strb	r3, [r4, #4]
	_rtc_instance[0] = module;
    109a:	4b1c      	ldr	r3, [pc, #112]	; (110c <rtc_count_init+0x94>)
    109c:	601c      	str	r4, [r3, #0]
	Rtc *const rtc_module = module->hw;
    109e:	6822      	ldr	r2, [r4, #0]
				    | (config->enable_read_sync << RTC_MODE0_CTRLA_COUNTSYNC_Pos)
    10a0:	792b      	ldrb	r3, [r5, #4]
    10a2:	03db      	lsls	r3, r3, #15
				    | config->prescaler;
    10a4:	8829      	ldrh	r1, [r5, #0]
    10a6:	430b      	orrs	r3, r1
    10a8:	b29b      	uxth	r3, r3
	rtc_module->MODE0.CTRLA.reg = RTC_MODE0_CTRLA_MODE(0)
    10aa:	8013      	strh	r3, [r2, #0]
	switch (config->mode) {
    10ac:	78ab      	ldrb	r3, [r5, #2]
    10ae:	2b00      	cmp	r3, #0
    10b0:	d013      	beq.n	10da <rtc_count_init+0x62>
			return STATUS_ERR_INVALID_ARG;
    10b2:	2017      	movs	r0, #23
	switch (config->mode) {
    10b4:	2b01      	cmp	r3, #1
    10b6:	d10f      	bne.n	10d8 <rtc_count_init+0x60>
			rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MODE(0);
    10b8:	8813      	ldrh	r3, [r2, #0]
    10ba:	b29b      	uxth	r3, r3
    10bc:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
    10be:	78eb      	ldrb	r3, [r5, #3]
    10c0:	2b00      	cmp	r3, #0
    10c2:	d003      	beq.n	10cc <rtc_count_init+0x54>
				rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MATCHCLR;
    10c4:	8813      	ldrh	r3, [r2, #0]
    10c6:	2180      	movs	r1, #128	; 0x80
    10c8:	430b      	orrs	r3, r1
    10ca:	8013      	strh	r3, [r2, #0]
				rtc_count_set_compare(module, config->compare_values[i],
    10cc:	68a9      	ldr	r1, [r5, #8]
    10ce:	2200      	movs	r2, #0
    10d0:	0020      	movs	r0, r4
    10d2:	4b0f      	ldr	r3, [pc, #60]	; (1110 <rtc_count_init+0x98>)
    10d4:	4798      	blx	r3
	return STATUS_OK;
    10d6:	2000      	movs	r0, #0
}
    10d8:	bd70      	pop	{r4, r5, r6, pc}
			rtc_module->MODE1.CTRLA.reg |= RTC_MODE1_CTRLA_MODE(1);
    10da:	8813      	ldrh	r3, [r2, #0]
    10dc:	2104      	movs	r1, #4
    10de:	430b      	orrs	r3, r1
    10e0:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
    10e2:	78eb      	ldrb	r3, [r5, #3]
				return STATUS_ERR_INVALID_ARG;
    10e4:	2017      	movs	r0, #23
			if (config->clear_on_match) {
    10e6:	2b00      	cmp	r3, #0
    10e8:	d1f6      	bne.n	10d8 <rtc_count_init+0x60>
				rtc_count_set_compare(module, config->compare_values[i],
    10ea:	2200      	movs	r2, #0
    10ec:	68a9      	ldr	r1, [r5, #8]
    10ee:	0020      	movs	r0, r4
    10f0:	4e07      	ldr	r6, [pc, #28]	; (1110 <rtc_count_init+0x98>)
    10f2:	47b0      	blx	r6
    10f4:	68e9      	ldr	r1, [r5, #12]
    10f6:	2201      	movs	r2, #1
    10f8:	0020      	movs	r0, r4
    10fa:	47b0      	blx	r6
	return STATUS_OK;
    10fc:	2000      	movs	r0, #0
    10fe:	e7eb      	b.n	10d8 <rtc_count_init+0x60>
    1100:	40000400 	.word	0x40000400
    1104:	40001000 	.word	0x40001000
    1108:	00000f6d 	.word	0x00000f6d
    110c:	200010ac 	.word	0x200010ac
    1110:	00001015 	.word	0x00001015

00001114 <rtc_count_register_callback>:
{

	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW
    1114:	2a0a      	cmp	r2, #10
    1116:	d009      	beq.n	112c <rtc_count_register_callback+0x18>
#ifdef FEATURE_RTC_TAMPER_DETECTION
		|| callback_type == RTC_COUNT_CALLBACK_TAMPER
#endif
		|| (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    1118:	2a07      	cmp	r2, #7
    111a:	d907      	bls.n	112c <rtc_count_register_callback+0x18>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7)) {
		status = STATUS_OK;
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
    111c:	7903      	ldrb	r3, [r0, #4]
    111e:	2b00      	cmp	r3, #0
    1120:	d010      	beq.n	1144 <rtc_count_register_callback+0x30>
    1122:	2b01      	cmp	r3, #1
    1124:	d112      	bne.n	114c <rtc_count_register_callback+0x38>
    1126:	3316      	adds	r3, #22
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > (RTC_COMP32_NUM + RTC_PER_NUM)) {
    1128:	2a09      	cmp	r2, #9
    112a:	d809      	bhi.n	1140 <rtc_count_register_callback+0x2c>
		}
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
    112c:	1c93      	adds	r3, r2, #2
    112e:	009b      	lsls	r3, r3, #2
    1130:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
    1132:	8e83      	ldrh	r3, [r0, #52]	; 0x34
    1134:	2101      	movs	r1, #1
    1136:	4091      	lsls	r1, r2
    1138:	430b      	orrs	r3, r1
    113a:	b29b      	uxth	r3, r3
    113c:	8683      	strh	r3, [r0, #52]	; 0x34
    113e:	2300      	movs	r3, #0
	}

	return status;
}
    1140:	0018      	movs	r0, r3
    1142:	4770      	bx	lr
    1144:	2317      	movs	r3, #23
			if (callback_type > (RTC_NUM_OF_COMP16 + RTC_PER_NUM)) {
    1146:	2a0a      	cmp	r2, #10
    1148:	d8fa      	bhi.n	1140 <rtc_count_register_callback+0x2c>
    114a:	e7ef      	b.n	112c <rtc_count_register_callback+0x18>
			status = STATUS_ERR_INVALID_ARG;
    114c:	2317      	movs	r3, #23
    114e:	e7f7      	b.n	1140 <rtc_count_register_callback+0x2c>

00001150 <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    1150:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1152:	6802      	ldr	r2, [r0, #0]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    1154:	290a      	cmp	r1, #10
    1156:	d011      	beq.n	117c <rtc_count_enable_callback+0x2c>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    1158:	2907      	cmp	r1, #7
    115a:	d912      	bls.n	1182 <rtc_count_enable_callback+0x32>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
	}else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
    115c:	2380      	movs	r3, #128	; 0x80
    115e:	005b      	lsls	r3, r3, #1
    1160:	000c      	movs	r4, r1
    1162:	3c08      	subs	r4, #8
    1164:	40a3      	lsls	r3, r4
    1166:	24c0      	movs	r4, #192	; 0xc0
    1168:	00a4      	lsls	r4, r4, #2
    116a:	4023      	ands	r3, r4
    116c:	8153      	strh	r3, [r2, #10]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    116e:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
    1170:	2201      	movs	r2, #1
    1172:	408a      	lsls	r2, r1
    1174:	4313      	orrs	r3, r2
    1176:	b29b      	uxth	r3, r3
    1178:	86c3      	strh	r3, [r0, #54]	; 0x36
}
    117a:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
    117c:	4b04      	ldr	r3, [pc, #16]	; (1190 <rtc_count_enable_callback+0x40>)
    117e:	8153      	strh	r3, [r2, #10]
    1180:	e7f5      	b.n	116e <rtc_count_enable_callback+0x1e>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
    1182:	2401      	movs	r4, #1
    1184:	408c      	lsls	r4, r1
    1186:	23ff      	movs	r3, #255	; 0xff
    1188:	4023      	ands	r3, r4
    118a:	8153      	strh	r3, [r2, #10]
    118c:	e7ef      	b.n	116e <rtc_count_enable_callback+0x1e>
    118e:	46c0      	nop			; (mov r8, r8)
    1190:	ffff8000 	.word	0xffff8000

00001194 <rtc_count_disable_callback>:
 * \param[in]     callback_type Callback type to disable
 */
void rtc_count_disable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    1194:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1196:	6802      	ldr	r2, [r0, #0]

	/* Disable interrupt */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    1198:	290a      	cmp	r1, #10
    119a:	d010      	beq.n	11be <rtc_count_disable_callback+0x2a>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if(callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    119c:	2907      	cmp	r1, #7
    119e:	d911      	bls.n	11c4 <rtc_count_disable_callback+0x30>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7){
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
	}else {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
    11a0:	2380      	movs	r3, #128	; 0x80
    11a2:	005b      	lsls	r3, r3, #1
    11a4:	000c      	movs	r4, r1
    11a6:	3c08      	subs	r4, #8
    11a8:	40a3      	lsls	r3, r4
    11aa:	24c0      	movs	r4, #192	; 0xc0
    11ac:	00a4      	lsls	r4, r4, #2
    11ae:	4023      	ands	r3, r4
    11b0:	8113      	strh	r3, [r2, #8]
	}

	/* Mark callback as disabled. */
	module->enabled_callback &= ~(1 << callback_type);
    11b2:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
    11b4:	2201      	movs	r2, #1
    11b6:	408a      	lsls	r2, r1
    11b8:	4393      	bics	r3, r2
    11ba:	86c3      	strh	r3, [r0, #54]	; 0x36
}
    11bc:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
    11be:	4b04      	ldr	r3, [pc, #16]	; (11d0 <rtc_count_disable_callback+0x3c>)
    11c0:	8113      	strh	r3, [r2, #8]
    11c2:	e7f6      	b.n	11b2 <rtc_count_disable_callback+0x1e>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
    11c4:	2401      	movs	r4, #1
    11c6:	408c      	lsls	r4, r1
    11c8:	23ff      	movs	r3, #255	; 0xff
    11ca:	4023      	ands	r3, r4
    11cc:	8113      	strh	r3, [r2, #8]
    11ce:	e7f0      	b.n	11b2 <rtc_count_disable_callback+0x1e>
    11d0:	ffff8000 	.word	0xffff8000

000011d4 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    11d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    11d6:	46de      	mov	lr, fp
    11d8:	4657      	mov	r7, sl
    11da:	464e      	mov	r6, r9
    11dc:	4645      	mov	r5, r8
    11de:	b5e0      	push	{r5, r6, r7, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
    11e0:	4b2b      	ldr	r3, [pc, #172]	; (1290 <RTC_Handler+0xbc>)
    11e2:	681b      	ldr	r3, [r3, #0]
    11e4:	469a      	mov	sl, r3
	Rtc *const rtc_module = module->hw;
    11e6:	681e      	ldr	r6, [r3, #0]
	uint16_t callback_mask = module->enabled_callback;
    11e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
	callback_mask &= module->registered_callback;
    11ea:	4652      	mov	r2, sl
    11ec:	8e92      	ldrh	r2, [r2, #52]	; 0x34
    11ee:	401a      	ands	r2, r3
    11f0:	4690      	mov	r8, r2
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
    11f2:	89b2      	ldrh	r2, [r6, #12]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
    11f4:	8973      	ldrh	r3, [r6, #10]
    11f6:	4013      	ands	r3, r2
	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
    11f8:	b21a      	sxth	r2, r3
    11fa:	2a00      	cmp	r2, #0
    11fc:	db08      	blt.n	1210 <RTC_Handler+0x3c>
    11fe:	27ff      	movs	r7, #255	; 0xff
    1200:	401f      	ands	r7, r3
	} else if (interrupt_status & RTC_MODE1_INTFLAG_PER(0xff)) {
    1202:	d02a      	beq.n	125a <RTC_Handler+0x86>
    1204:	2400      	movs	r4, #0
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    1206:	2301      	movs	r3, #1
    1208:	4699      	mov	r9, r3
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    120a:	33fe      	adds	r3, #254	; 0xfe
    120c:	469b      	mov	fp, r3
    120e:	e014      	b.n	123a <RTC_Handler+0x66>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
    1210:	4643      	mov	r3, r8
    1212:	055b      	lsls	r3, r3, #21
    1214:	d407      	bmi.n	1226 <RTC_Handler+0x52>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
    1216:	4b1f      	ldr	r3, [pc, #124]	; (1294 <RTC_Handler+0xc0>)
    1218:	81b3      	strh	r3, [r6, #12]
	_rtc_interrupt_handler(0);
}
    121a:	bc3c      	pop	{r2, r3, r4, r5}
    121c:	4690      	mov	r8, r2
    121e:	4699      	mov	r9, r3
    1220:	46a2      	mov	sl, r4
    1222:	46ab      	mov	fp, r5
    1224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
    1226:	4653      	mov	r3, sl
    1228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    122a:	4798      	blx	r3
    122c:	e7f3      	b.n	1216 <RTC_Handler+0x42>
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    122e:	465b      	mov	r3, fp
    1230:	401d      	ands	r5, r3
    1232:	81b5      	strh	r5, [r6, #12]
    1234:	3401      	adds	r4, #1
		for ( i = 0;i < RTC_PER_NUM;i++) {
    1236:	2c08      	cmp	r4, #8
    1238:	d0ef      	beq.n	121a <RTC_Handler+0x46>
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    123a:	0023      	movs	r3, r4
    123c:	464d      	mov	r5, r9
    123e:	40a5      	lsls	r5, r4
    1240:	422f      	tst	r7, r5
    1242:	d0f4      	beq.n	122e <RTC_Handler+0x5a>
			  && (callback_mask & (1 << i))) {
    1244:	4642      	mov	r2, r8
    1246:	4122      	asrs	r2, r4
    1248:	4649      	mov	r1, r9
    124a:	4211      	tst	r1, r2
    124c:	d0ef      	beq.n	122e <RTC_Handler+0x5a>
				module->callbacks[i]();
    124e:	3302      	adds	r3, #2
    1250:	009b      	lsls	r3, r3, #2
    1252:	4652      	mov	r2, sl
    1254:	589b      	ldr	r3, [r3, r2]
    1256:	4798      	blx	r3
    1258:	e7e9      	b.n	122e <RTC_Handler+0x5a>
	}else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
    125a:	05da      	lsls	r2, r3, #23
    125c:	d50a      	bpl.n	1274 <RTC_Handler+0xa0>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
    125e:	4643      	mov	r3, r8
    1260:	05db      	lsls	r3, r3, #23
    1262:	d403      	bmi.n	126c <RTC_Handler+0x98>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
    1264:	2380      	movs	r3, #128	; 0x80
    1266:	005b      	lsls	r3, r3, #1
    1268:	81b3      	strh	r3, [r6, #12]
    126a:	e7d6      	b.n	121a <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
    126c:	4653      	mov	r3, sl
    126e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1270:	4798      	blx	r3
    1272:	e7f7      	b.n	1264 <RTC_Handler+0x90>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
    1274:	059b      	lsls	r3, r3, #22
    1276:	d5d0      	bpl.n	121a <RTC_Handler+0x46>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
    1278:	4643      	mov	r3, r8
    127a:	059b      	lsls	r3, r3, #22
    127c:	d403      	bmi.n	1286 <RTC_Handler+0xb2>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
    127e:	2380      	movs	r3, #128	; 0x80
    1280:	009b      	lsls	r3, r3, #2
    1282:	81b3      	strh	r3, [r6, #12]
}
    1284:	e7c9      	b.n	121a <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
    1286:	4653      	mov	r3, sl
    1288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    128a:	4798      	blx	r3
    128c:	e7f7      	b.n	127e <RTC_Handler+0xaa>
    128e:	46c0      	nop			; (mov r8, r8)
    1290:	200010ac 	.word	0x200010ac
    1294:	ffff8000 	.word	0xffff8000

00001298 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1298:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    129a:	2207      	movs	r2, #7
    129c:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    129e:	421a      	tst	r2, r3
    12a0:	d1fc      	bne.n	129c <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    12a2:	4770      	bx	lr

000012a4 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    12a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    12a6:	46d6      	mov	lr, sl
    12a8:	464f      	mov	r7, r9
    12aa:	4646      	mov	r6, r8
    12ac:	b5c0      	push	{r6, r7, lr}
    12ae:	b08a      	sub	sp, #40	; 0x28
    12b0:	0007      	movs	r7, r0
    12b2:	000e      	movs	r6, r1
    12b4:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    12b6:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    12b8:	0008      	movs	r0, r1
    12ba:	4ba5      	ldr	r3, [pc, #660]	; (1550 <i2c_master_init+0x2ac>)
    12bc:	4798      	blx	r3

#if (SAML22) || (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
    12be:	2805      	cmp	r0, #5
    12c0:	d100      	bne.n	12c4 <i2c_master_init+0x20>
    12c2:	e13d      	b.n	1540 <i2c_master_init+0x29c>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    12c4:	0005      	movs	r5, r0
    12c6:	3512      	adds	r5, #18
			MCLK->APBCMASK.reg |= mask;
    12c8:	4aa2      	ldr	r2, [pc, #648]	; (1554 <i2c_master_init+0x2b0>)
    12ca:	69d1      	ldr	r1, [r2, #28]
	/* Turn on module in PM */
#if (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    12cc:	2301      	movs	r3, #1
    12ce:	4083      	lsls	r3, r0
    12d0:	430b      	orrs	r3, r1
    12d2:	61d3      	str	r3, [r2, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    12d4:	a909      	add	r1, sp, #36	; 0x24
    12d6:	7b23      	ldrb	r3, [r4, #12]
    12d8:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    12da:	b2ed      	uxtb	r5, r5
    12dc:	0028      	movs	r0, r5
    12de:	4b9e      	ldr	r3, [pc, #632]	; (1558 <i2c_master_init+0x2b4>)
    12e0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    12e2:	0028      	movs	r0, r5
    12e4:	4b9d      	ldr	r3, [pc, #628]	; (155c <i2c_master_init+0x2b8>)
    12e6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    12e8:	7b20      	ldrb	r0, [r4, #12]
    12ea:	2100      	movs	r1, #0
    12ec:	4b9c      	ldr	r3, [pc, #624]	; (1560 <i2c_master_init+0x2bc>)
    12ee:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    12f0:	6833      	ldr	r3, [r6, #0]
		return STATUS_ERR_DENIED;
    12f2:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    12f4:	079b      	lsls	r3, r3, #30
    12f6:	d505      	bpl.n	1304 <i2c_master_init+0x60>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    12f8:	b00a      	add	sp, #40	; 0x28
    12fa:	bc1c      	pop	{r2, r3, r4}
    12fc:	4690      	mov	r8, r2
    12fe:	4699      	mov	r9, r3
    1300:	46a2      	mov	sl, r4
    1302:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    1304:	6833      	ldr	r3, [r6, #0]
		return STATUS_BUSY;
    1306:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    1308:	07db      	lsls	r3, r3, #31
    130a:	d4f5      	bmi.n	12f8 <i2c_master_init+0x54>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    130c:	6838      	ldr	r0, [r7, #0]
    130e:	4b90      	ldr	r3, [pc, #576]	; (1550 <i2c_master_init+0x2ac>)
    1310:	4699      	mov	r9, r3
    1312:	4798      	blx	r3
    1314:	0005      	movs	r5, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    1316:	4993      	ldr	r1, [pc, #588]	; (1564 <i2c_master_init+0x2c0>)
    1318:	4b93      	ldr	r3, [pc, #588]	; (1568 <i2c_master_init+0x2c4>)
    131a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    131c:	00ad      	lsls	r5, r5, #2
    131e:	4b93      	ldr	r3, [pc, #588]	; (156c <i2c_master_init+0x2c8>)
    1320:	50ef      	str	r7, [r5, r3]
	module->registered_callback = 0;
    1322:	2300      	movs	r3, #0
    1324:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
    1326:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
    1328:	2500      	movs	r5, #0
    132a:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
    132c:	83bb      	strh	r3, [r7, #28]
	module->status = STATUS_OK;
    132e:	2225      	movs	r2, #37	; 0x25
    1330:	54bd      	strb	r5, [r7, r2]
	module->buffer = NULL;
    1332:	623b      	str	r3, [r7, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    1334:	3314      	adds	r3, #20
    1336:	6033      	str	r3, [r6, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1338:	683b      	ldr	r3, [r7, #0]
    133a:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    133c:	0018      	movs	r0, r3
    133e:	47c8      	blx	r9
    1340:	4681      	mov	r9, r0
    1342:	2380      	movs	r3, #128	; 0x80
    1344:	aa08      	add	r2, sp, #32
    1346:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1348:	7055      	strb	r5, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    134a:	2301      	movs	r3, #1
    134c:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
    134e:	70d5      	strb	r5, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
    1350:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
    1352:	6a26      	ldr	r6, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
    1354:	2800      	cmp	r0, #0
    1356:	d100      	bne.n	135a <i2c_master_init+0xb6>
    1358:	e0af      	b.n	14ba <i2c_master_init+0x216>
	pin_conf.mux_position = pad0 & 0xFFFF;
    135a:	ab08      	add	r3, sp, #32
    135c:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    135e:	2302      	movs	r3, #2
    1360:	aa08      	add	r2, sp, #32
    1362:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    1364:	0c00      	lsrs	r0, r0, #16
    1366:	b2c0      	uxtb	r0, r0
    1368:	0011      	movs	r1, r2
    136a:	4b81      	ldr	r3, [pc, #516]	; (1570 <i2c_master_init+0x2cc>)
    136c:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
    136e:	2e00      	cmp	r6, #0
    1370:	d100      	bne.n	1374 <i2c_master_init+0xd0>
    1372:	e0a7      	b.n	14c4 <i2c_master_init+0x220>
	pin_conf.mux_position = pad1 & 0xFFFF;
    1374:	ab08      	add	r3, sp, #32
    1376:	701e      	strb	r6, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    1378:	2302      	movs	r3, #2
    137a:	aa08      	add	r2, sp, #32
    137c:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    137e:	0c36      	lsrs	r6, r6, #16
    1380:	b2f0      	uxtb	r0, r6
    1382:	0011      	movs	r1, r2
    1384:	4b7a      	ldr	r3, [pc, #488]	; (1570 <i2c_master_init+0x2cc>)
    1386:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    1388:	8aa3      	ldrh	r3, [r4, #20]
    138a:	80fb      	strh	r3, [r7, #6]
	module->buffer_timeout = config->buffer_timeout;
    138c:	8ae3      	ldrh	r3, [r4, #22]
    138e:	813b      	strh	r3, [r7, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
    1390:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    1392:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
    1394:	2b00      	cmp	r3, #0
    1396:	d104      	bne.n	13a2 <i2c_master_init+0xfe>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1398:	4b76      	ldr	r3, [pc, #472]	; (1574 <i2c_master_init+0x2d0>)
    139a:	789b      	ldrb	r3, [r3, #2]
    139c:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    139e:	0fdb      	lsrs	r3, r3, #31
    13a0:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
    13a2:	68a1      	ldr	r1, [r4, #8]
    13a4:	6923      	ldr	r3, [r4, #16]
    13a6:	430b      	orrs	r3, r1
    13a8:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
    13aa:	2224      	movs	r2, #36	; 0x24
    13ac:	5ca2      	ldrb	r2, [r4, r2]
    13ae:	2a00      	cmp	r2, #0
    13b0:	d002      	beq.n	13b8 <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    13b2:	2280      	movs	r2, #128	; 0x80
    13b4:	05d2      	lsls	r2, r2, #23
    13b6:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
    13b8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    13ba:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    13bc:	222c      	movs	r2, #44	; 0x2c
    13be:	5ca2      	ldrb	r2, [r4, r2]
    13c0:	2a00      	cmp	r2, #0
    13c2:	d103      	bne.n	13cc <i2c_master_init+0x128>
    13c4:	2280      	movs	r2, #128	; 0x80
    13c6:	0492      	lsls	r2, r2, #18
    13c8:	4291      	cmp	r1, r2
    13ca:	d102      	bne.n	13d2 <i2c_master_init+0x12e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    13cc:	2280      	movs	r2, #128	; 0x80
    13ce:	0512      	lsls	r2, r2, #20
    13d0:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
    13d2:	222d      	movs	r2, #45	; 0x2d
    13d4:	5ca2      	ldrb	r2, [r4, r2]
    13d6:	2a00      	cmp	r2, #0
    13d8:	d002      	beq.n	13e0 <i2c_master_init+0x13c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    13da:	2280      	movs	r2, #128	; 0x80
    13dc:	0412      	lsls	r2, r2, #16
    13de:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
    13e0:	222e      	movs	r2, #46	; 0x2e
    13e2:	5ca2      	ldrb	r2, [r4, r2]
    13e4:	2a00      	cmp	r2, #0
    13e6:	d002      	beq.n	13ee <i2c_master_init+0x14a>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    13e8:	2280      	movs	r2, #128	; 0x80
    13ea:	03d2      	lsls	r2, r2, #15
    13ec:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
    13ee:	4642      	mov	r2, r8
    13f0:	6812      	ldr	r2, [r2, #0]
    13f2:	4313      	orrs	r3, r2
    13f4:	4642      	mov	r2, r8
    13f6:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    13f8:	2380      	movs	r3, #128	; 0x80
    13fa:	005b      	lsls	r3, r3, #1
    13fc:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    13fe:	464d      	mov	r5, r9
    1400:	3512      	adds	r5, #18
    1402:	b2e8      	uxtb	r0, r5
    1404:	4b5c      	ldr	r3, [pc, #368]	; (1578 <i2c_master_init+0x2d4>)
    1406:	4798      	blx	r3
    1408:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
    140a:	23fa      	movs	r3, #250	; 0xfa
    140c:	009b      	lsls	r3, r3, #2
    140e:	6822      	ldr	r2, [r4, #0]
    1410:	435a      	muls	r2, r3
    1412:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    1414:	6863      	ldr	r3, [r4, #4]
    1416:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
    1418:	4d58      	ldr	r5, [pc, #352]	; (157c <i2c_master_init+0x2d8>)
    141a:	47a8      	blx	r5
    141c:	9000      	str	r0, [sp, #0]
    141e:	9101      	str	r1, [sp, #4]
    1420:	464b      	mov	r3, r9
    1422:	0058      	lsls	r0, r3, #1
    1424:	47a8      	blx	r5
    1426:	9002      	str	r0, [sp, #8]
    1428:	9103      	str	r1, [sp, #12]
    142a:	8e20      	ldrh	r0, [r4, #48]	; 0x30
    142c:	47a8      	blx	r5
    142e:	9004      	str	r0, [sp, #16]
    1430:	9105      	str	r1, [sp, #20]
    1432:	4f53      	ldr	r7, [pc, #332]	; (1580 <i2c_master_init+0x2dc>)
    1434:	4a53      	ldr	r2, [pc, #332]	; (1584 <i2c_master_init+0x2e0>)
    1436:	4b54      	ldr	r3, [pc, #336]	; (1588 <i2c_master_init+0x2e4>)
    1438:	9800      	ldr	r0, [sp, #0]
    143a:	9901      	ldr	r1, [sp, #4]
    143c:	47b8      	blx	r7
    143e:	0002      	movs	r2, r0
    1440:	000b      	movs	r3, r1
    1442:	9804      	ldr	r0, [sp, #16]
    1444:	9905      	ldr	r1, [sp, #20]
    1446:	47b8      	blx	r7
    1448:	4e50      	ldr	r6, [pc, #320]	; (158c <i2c_master_init+0x2e8>)
    144a:	2200      	movs	r2, #0
    144c:	4b50      	ldr	r3, [pc, #320]	; (1590 <i2c_master_init+0x2ec>)
    144e:	47b0      	blx	r6
    1450:	9004      	str	r0, [sp, #16]
    1452:	9105      	str	r1, [sp, #20]
    1454:	4648      	mov	r0, r9
    1456:	47a8      	blx	r5
    1458:	0002      	movs	r2, r0
    145a:	000b      	movs	r3, r1
    145c:	9804      	ldr	r0, [sp, #16]
    145e:	9905      	ldr	r1, [sp, #20]
    1460:	47b8      	blx	r7
    1462:	0002      	movs	r2, r0
    1464:	000b      	movs	r3, r1
    1466:	4d4b      	ldr	r5, [pc, #300]	; (1594 <i2c_master_init+0x2f0>)
    1468:	9800      	ldr	r0, [sp, #0]
    146a:	9901      	ldr	r1, [sp, #4]
    146c:	47a8      	blx	r5
    146e:	9a02      	ldr	r2, [sp, #8]
    1470:	9b03      	ldr	r3, [sp, #12]
    1472:	47b0      	blx	r6
    1474:	2200      	movs	r2, #0
    1476:	4b48      	ldr	r3, [pc, #288]	; (1598 <i2c_master_init+0x2f4>)
    1478:	47a8      	blx	r5
    147a:	9a02      	ldr	r2, [sp, #8]
    147c:	9b03      	ldr	r3, [sp, #12]
    147e:	4d47      	ldr	r5, [pc, #284]	; (159c <i2c_master_init+0x2f8>)
    1480:	47a8      	blx	r5
    1482:	4b47      	ldr	r3, [pc, #284]	; (15a0 <i2c_master_init+0x2fc>)
    1484:	4798      	blx	r3
    1486:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    1488:	2380      	movs	r3, #128	; 0x80
    148a:	049b      	lsls	r3, r3, #18
    148c:	68a2      	ldr	r2, [r4, #8]
    148e:	429a      	cmp	r2, r3
    1490:	d01e      	beq.n	14d0 <i2c_master_init+0x22c>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    1492:	0003      	movs	r3, r0
    1494:	2040      	movs	r0, #64	; 0x40
    1496:	2dff      	cmp	r5, #255	; 0xff
    1498:	d900      	bls.n	149c <i2c_master_init+0x1f8>
    149a:	e72d      	b.n	12f8 <i2c_master_init+0x54>
	int32_t tmp_baudlow_hs = 0;
    149c:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
    149e:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    14a0:	25ff      	movs	r5, #255	; 0xff
    14a2:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    14a4:	0624      	lsls	r4, r4, #24
    14a6:	4325      	orrs	r5, r4
    14a8:	0400      	lsls	r0, r0, #16
    14aa:	23ff      	movs	r3, #255	; 0xff
    14ac:	041b      	lsls	r3, r3, #16
    14ae:	4018      	ands	r0, r3
    14b0:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    14b2:	4643      	mov	r3, r8
    14b4:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
    14b6:	2000      	movs	r0, #0
    14b8:	e71e      	b.n	12f8 <i2c_master_init+0x54>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    14ba:	2100      	movs	r1, #0
    14bc:	4640      	mov	r0, r8
    14be:	4b39      	ldr	r3, [pc, #228]	; (15a4 <i2c_master_init+0x300>)
    14c0:	4798      	blx	r3
    14c2:	e74a      	b.n	135a <i2c_master_init+0xb6>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    14c4:	2101      	movs	r1, #1
    14c6:	4640      	mov	r0, r8
    14c8:	4b36      	ldr	r3, [pc, #216]	; (15a4 <i2c_master_init+0x300>)
    14ca:	4798      	blx	r3
    14cc:	0006      	movs	r6, r0
    14ce:	e751      	b.n	1374 <i2c_master_init+0xd0>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    14d0:	26fa      	movs	r6, #250	; 0xfa
    14d2:	00b6      	lsls	r6, r6, #2
    14d4:	4653      	mov	r3, sl
    14d6:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    14d8:	9800      	ldr	r0, [sp, #0]
    14da:	9901      	ldr	r1, [sp, #4]
    14dc:	0002      	movs	r2, r0
    14de:	000b      	movs	r3, r1
    14e0:	4c2a      	ldr	r4, [pc, #168]	; (158c <i2c_master_init+0x2e8>)
    14e2:	47a0      	blx	r4
    14e4:	9000      	str	r0, [sp, #0]
    14e6:	9101      	str	r1, [sp, #4]
    14e8:	0030      	movs	r0, r6
    14ea:	4b24      	ldr	r3, [pc, #144]	; (157c <i2c_master_init+0x2d8>)
    14ec:	4798      	blx	r3
    14ee:	2200      	movs	r2, #0
    14f0:	4b2d      	ldr	r3, [pc, #180]	; (15a8 <i2c_master_init+0x304>)
    14f2:	47b8      	blx	r7
    14f4:	0002      	movs	r2, r0
    14f6:	000b      	movs	r3, r1
    14f8:	9800      	ldr	r0, [sp, #0]
    14fa:	9901      	ldr	r1, [sp, #4]
    14fc:	4c27      	ldr	r4, [pc, #156]	; (159c <i2c_master_init+0x2f8>)
    14fe:	47a0      	blx	r4
    1500:	2200      	movs	r2, #0
    1502:	4b25      	ldr	r3, [pc, #148]	; (1598 <i2c_master_init+0x2f4>)
    1504:	4c23      	ldr	r4, [pc, #140]	; (1594 <i2c_master_init+0x2f0>)
    1506:	47a0      	blx	r4
    1508:	4b25      	ldr	r3, [pc, #148]	; (15a0 <i2c_master_init+0x2fc>)
    150a:	4798      	blx	r3
    150c:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
    150e:	d00c      	beq.n	152a <i2c_master_init+0x286>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    1510:	0031      	movs	r1, r6
    1512:	9807      	ldr	r0, [sp, #28]
    1514:	4b25      	ldr	r3, [pc, #148]	; (15ac <i2c_master_init+0x308>)
    1516:	4798      	blx	r3
    1518:	3802      	subs	r0, #2
    151a:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    151c:	002b      	movs	r3, r5
    151e:	2dff      	cmp	r5, #255	; 0xff
    1520:	d80c      	bhi.n	153c <i2c_master_init+0x298>
    1522:	28ff      	cmp	r0, #255	; 0xff
    1524:	d9bc      	bls.n	14a0 <i2c_master_init+0x1fc>
    1526:	2040      	movs	r0, #64	; 0x40
    1528:	e6e6      	b.n	12f8 <i2c_master_init+0x54>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    152a:	0071      	lsls	r1, r6, #1
    152c:	1e48      	subs	r0, r1, #1
    152e:	9b07      	ldr	r3, [sp, #28]
    1530:	469c      	mov	ip, r3
    1532:	4460      	add	r0, ip
    1534:	4b1d      	ldr	r3, [pc, #116]	; (15ac <i2c_master_init+0x308>)
    1536:	4798      	blx	r3
    1538:	3801      	subs	r0, #1
    153a:	e7ef      	b.n	151c <i2c_master_init+0x278>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    153c:	2040      	movs	r0, #64	; 0x40
    153e:	e6db      	b.n	12f8 <i2c_master_init+0x54>
			MCLK->APBDMASK.reg |= mask;
    1540:	4a04      	ldr	r2, [pc, #16]	; (1554 <i2c_master_init+0x2b0>)
    1542:	6a13      	ldr	r3, [r2, #32]
    1544:	2102      	movs	r1, #2
    1546:	430b      	orrs	r3, r1
    1548:	6213      	str	r3, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    154a:	2518      	movs	r5, #24
    154c:	e6c2      	b.n	12d4 <i2c_master_init+0x30>
    154e:	46c0      	nop			; (mov r8, r8)
    1550:	00001ee5 	.word	0x00001ee5
    1554:	40000400 	.word	0x40000400
    1558:	00003125 	.word	0x00003125
    155c:	000030b5 	.word	0x000030b5
    1560:	00001d3d 	.word	0x00001d3d
    1564:	000019d9 	.word	0x000019d9
    1568:	00001f21 	.word	0x00001f21
    156c:	200010b0 	.word	0x200010b0
    1570:	00003221 	.word	0x00003221
    1574:	41002000 	.word	0x41002000
    1578:	00003149 	.word	0x00003149
    157c:	00012f81 	.word	0x00012f81
    1580:	000123ed 	.word	0x000123ed
    1584:	e826d695 	.word	0xe826d695
    1588:	3e112e0b 	.word	0x3e112e0b
    158c:	00011765 	.word	0x00011765
    1590:	40240000 	.word	0x40240000
    1594:	000128ed 	.word	0x000128ed
    1598:	3ff00000 	.word	0x3ff00000
    159c:	00011d85 	.word	0x00011d85
    15a0:	00012f19 	.word	0x00012f19
    15a4:	00001d89 	.word	0x00001d89
    15a8:	40080000 	.word	0x40080000
    15ac:	00010399 	.word	0x00010399

000015b0 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    15b0:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    15b2:	7e1a      	ldrb	r2, [r3, #24]
    15b4:	0792      	lsls	r2, r2, #30
    15b6:	d507      	bpl.n	15c8 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    15b8:	2202      	movs	r2, #2
    15ba:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    15bc:	8b5b      	ldrh	r3, [r3, #26]
    15be:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    15c0:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    15c2:	17db      	asrs	r3, r3, #31
    15c4:	4018      	ands	r0, r3
}
    15c6:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    15c8:	8b5a      	ldrh	r2, [r3, #26]
    15ca:	0752      	lsls	r2, r2, #29
    15cc:	d506      	bpl.n	15dc <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    15ce:	6859      	ldr	r1, [r3, #4]
    15d0:	22c0      	movs	r2, #192	; 0xc0
    15d2:	0292      	lsls	r2, r2, #10
    15d4:	430a      	orrs	r2, r1
    15d6:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
    15d8:	2018      	movs	r0, #24
    15da:	e7f4      	b.n	15c6 <_i2c_master_address_response+0x16>
	return STATUS_OK;
    15dc:	2000      	movs	r0, #0
    15de:	e7f2      	b.n	15c6 <_i2c_master_address_response+0x16>

000015e0 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    15e0:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    15e2:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    15e4:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    15e6:	2401      	movs	r4, #1
    15e8:	2502      	movs	r5, #2
    15ea:	7e11      	ldrb	r1, [r2, #24]
    15ec:	4221      	tst	r1, r4
    15ee:	d10b      	bne.n	1608 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    15f0:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    15f2:	4229      	tst	r1, r5
    15f4:	d106      	bne.n	1604 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    15f6:	3301      	adds	r3, #1
    15f8:	b29b      	uxth	r3, r3
    15fa:	8901      	ldrh	r1, [r0, #8]
    15fc:	4299      	cmp	r1, r3
    15fe:	d8f4      	bhi.n	15ea <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
    1600:	2012      	movs	r0, #18
    1602:	e002      	b.n	160a <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
    1604:	2000      	movs	r0, #0
    1606:	e000      	b.n	160a <_i2c_master_wait_for_bus+0x2a>
    1608:	2000      	movs	r0, #0
}
    160a:	bd30      	pop	{r4, r5, pc}

0000160c <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    160c:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    160e:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1610:	6862      	ldr	r2, [r4, #4]
    1612:	2380      	movs	r3, #128	; 0x80
    1614:	02db      	lsls	r3, r3, #11
    1616:	4313      	orrs	r3, r2
    1618:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    161a:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    161c:	4b02      	ldr	r3, [pc, #8]	; (1628 <_i2c_master_send_hs_master_code+0x1c>)
    161e:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1620:	2301      	movs	r3, #1
    1622:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    1624:	bd10      	pop	{r4, pc}
    1626:	46c0      	nop			; (mov r8, r8)
    1628:	000015e1 	.word	0x000015e1

0000162c <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    162c:	b5f0      	push	{r4, r5, r6, r7, lr}
    162e:	46de      	mov	lr, fp
    1630:	4657      	mov	r7, sl
    1632:	464e      	mov	r6, r9
    1634:	4645      	mov	r5, r8
    1636:	b5e0      	push	{r5, r6, r7, lr}
    1638:	b083      	sub	sp, #12
    163a:	0006      	movs	r6, r0
    163c:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    163e:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    1640:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1642:	682b      	ldr	r3, [r5, #0]
    1644:	011b      	lsls	r3, r3, #4
    1646:	0fdb      	lsrs	r3, r3, #31
    1648:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    164a:	7a4b      	ldrb	r3, [r1, #9]
    164c:	2b00      	cmp	r3, #0
    164e:	d12b      	bne.n	16a8 <_i2c_master_read_packet+0x7c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1650:	686b      	ldr	r3, [r5, #4]
    1652:	4a58      	ldr	r2, [pc, #352]	; (17b4 <_i2c_master_read_packet+0x188>)
    1654:	4013      	ands	r3, r2
    1656:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    1658:	464b      	mov	r3, r9
    165a:	7a1b      	ldrb	r3, [r3, #8]
    165c:	2b00      	cmp	r3, #0
    165e:	d127      	bne.n	16b0 <_i2c_master_read_packet+0x84>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    1660:	464b      	mov	r3, r9
    1662:	881b      	ldrh	r3, [r3, #0]
    1664:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    1666:	464a      	mov	r2, r9
    1668:	7a52      	ldrb	r2, [r2, #9]
    166a:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    166c:	4313      	orrs	r3, r2
    166e:	2201      	movs	r2, #1
    1670:	4313      	orrs	r3, r2
    1672:	626b      	str	r3, [r5, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1674:	0030      	movs	r0, r6
    1676:	4b50      	ldr	r3, [pc, #320]	; (17b8 <_i2c_master_read_packet+0x18c>)
    1678:	4798      	blx	r3
    167a:	9001      	str	r0, [sp, #4]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    167c:	4653      	mov	r3, sl
    167e:	2b00      	cmp	r3, #0
    1680:	d003      	beq.n	168a <_i2c_master_read_packet+0x5e>
    1682:	464b      	mov	r3, r9
    1684:	885b      	ldrh	r3, [r3, #2]
    1686:	2b01      	cmp	r3, #1
    1688:	d03b      	beq.n	1702 <_i2c_master_read_packet+0xd6>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    168a:	686b      	ldr	r3, [r5, #4]
    168c:	4a49      	ldr	r2, [pc, #292]	; (17b4 <_i2c_master_read_packet+0x188>)
    168e:	4013      	ands	r3, r2
    1690:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1692:	9b01      	ldr	r3, [sp, #4]
    1694:	2b00      	cmp	r3, #0
    1696:	d03a      	beq.n	170e <_i2c_master_read_packet+0xe2>
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
    1698:	9801      	ldr	r0, [sp, #4]
    169a:	b003      	add	sp, #12
    169c:	bc3c      	pop	{r2, r3, r4, r5}
    169e:	4690      	mov	r8, r2
    16a0:	4699      	mov	r9, r3
    16a2:	46a2      	mov	sl, r4
    16a4:	46ab      	mov	fp, r5
    16a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    16a8:	7a89      	ldrb	r1, [r1, #10]
    16aa:	4b44      	ldr	r3, [pc, #272]	; (17bc <_i2c_master_read_packet+0x190>)
    16ac:	4798      	blx	r3
    16ae:	e7cf      	b.n	1650 <_i2c_master_read_packet+0x24>
		i2c_module->ADDR.reg = (packet->address << 1) |
    16b0:	464b      	mov	r3, r9
    16b2:	881b      	ldrh	r3, [r3, #0]
    16b4:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    16b6:	464a      	mov	r2, r9
    16b8:	7a52      	ldrb	r2, [r2, #9]
    16ba:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
    16bc:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    16be:	2280      	movs	r2, #128	; 0x80
    16c0:	0212      	lsls	r2, r2, #8
    16c2:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
    16c4:	626b      	str	r3, [r5, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
    16c6:	0030      	movs	r0, r6
    16c8:	4b3b      	ldr	r3, [pc, #236]	; (17b8 <_i2c_master_read_packet+0x18c>)
    16ca:	4798      	blx	r3
    16cc:	9001      	str	r0, [sp, #4]
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    16ce:	686b      	ldr	r3, [r5, #4]
    16d0:	4a38      	ldr	r2, [pc, #224]	; (17b4 <_i2c_master_read_packet+0x188>)
    16d2:	4013      	ands	r3, r2
    16d4:	606b      	str	r3, [r5, #4]
		if (tmp_status == STATUS_OK) {
    16d6:	2800      	cmp	r0, #0
    16d8:	d1de      	bne.n	1698 <_i2c_master_read_packet+0x6c>
			tmp_status = _i2c_master_address_response(module);
    16da:	0030      	movs	r0, r6
    16dc:	4b38      	ldr	r3, [pc, #224]	; (17c0 <_i2c_master_read_packet+0x194>)
    16de:	4798      	blx	r3
    16e0:	9001      	str	r0, [sp, #4]
		if (tmp_status == STATUS_OK) {
    16e2:	2800      	cmp	r0, #0
    16e4:	d1d8      	bne.n	1698 <_i2c_master_read_packet+0x6c>
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    16e6:	464b      	mov	r3, r9
    16e8:	881b      	ldrh	r3, [r3, #0]
    16ea:	0a1b      	lsrs	r3, r3, #8
    16ec:	2278      	movs	r2, #120	; 0x78
    16ee:	4313      	orrs	r3, r2
    16f0:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    16f2:	464a      	mov	r2, r9
    16f4:	7a52      	ldrb	r2, [r2, #9]
    16f6:	0392      	lsls	r2, r2, #14
    16f8:	2101      	movs	r1, #1
    16fa:	430a      	orrs	r2, r1
    16fc:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    16fe:	626b      	str	r3, [r5, #36]	; 0x24
    1700:	e7b8      	b.n	1674 <_i2c_master_read_packet+0x48>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1702:	686a      	ldr	r2, [r5, #4]
    1704:	2380      	movs	r3, #128	; 0x80
    1706:	02db      	lsls	r3, r3, #11
    1708:	4313      	orrs	r3, r2
    170a:	606b      	str	r3, [r5, #4]
    170c:	e7c1      	b.n	1692 <_i2c_master_read_packet+0x66>
		tmp_status = _i2c_master_address_response(module);
    170e:	0030      	movs	r0, r6
    1710:	4b2b      	ldr	r3, [pc, #172]	; (17c0 <_i2c_master_read_packet+0x194>)
    1712:	4798      	blx	r3
    1714:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    1716:	2800      	cmp	r0, #0
    1718:	d1be      	bne.n	1698 <_i2c_master_read_packet+0x6c>
    171a:	3c01      	subs	r4, #1
    171c:	b2a4      	uxth	r4, r4
    171e:	4680      	mov	r8, r0
		while (tmp_data_length--) {
    1720:	4b28      	ldr	r3, [pc, #160]	; (17c4 <_i2c_master_read_packet+0x198>)
    1722:	469b      	mov	fp, r3
    1724:	e015      	b.n	1752 <_i2c_master_read_packet+0x126>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    1726:	2c01      	cmp	r4, #1
    1728:	d020      	beq.n	176c <_i2c_master_read_packet+0x140>
				_i2c_master_wait_for_sync(module);
    172a:	0030      	movs	r0, r6
    172c:	4b26      	ldr	r3, [pc, #152]	; (17c8 <_i2c_master_read_packet+0x19c>)
    172e:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    1730:	4643      	mov	r3, r8
    1732:	1c5f      	adds	r7, r3, #1
    1734:	b2bf      	uxth	r7, r7
    1736:	2328      	movs	r3, #40	; 0x28
    1738:	5ceb      	ldrb	r3, [r5, r3]
    173a:	464a      	mov	r2, r9
    173c:	6852      	ldr	r2, [r2, #4]
    173e:	4641      	mov	r1, r8
    1740:	5453      	strb	r3, [r2, r1]
				tmp_status = _i2c_master_wait_for_bus(module);
    1742:	0030      	movs	r0, r6
    1744:	4b1c      	ldr	r3, [pc, #112]	; (17b8 <_i2c_master_read_packet+0x18c>)
    1746:	4798      	blx	r3
    1748:	3c01      	subs	r4, #1
    174a:	b2a4      	uxth	r4, r4
			if (tmp_status != STATUS_OK) {
    174c:	2800      	cmp	r0, #0
    174e:	d115      	bne.n	177c <_i2c_master_read_packet+0x150>
				packet->data[counter++] = i2c_module->DATA.reg;
    1750:	46b8      	mov	r8, r7
		while (tmp_data_length--) {
    1752:	455c      	cmp	r4, fp
    1754:	d014      	beq.n	1780 <_i2c_master_read_packet+0x154>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1756:	8b6b      	ldrh	r3, [r5, #26]
    1758:	069b      	lsls	r3, r3, #26
    175a:	d527      	bpl.n	17ac <_i2c_master_read_packet+0x180>
			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    175c:	7af3      	ldrb	r3, [r6, #11]
    175e:	2b00      	cmp	r3, #0
    1760:	d0e3      	beq.n	172a <_i2c_master_read_packet+0xfe>
    1762:	4653      	mov	r3, sl
    1764:	2b00      	cmp	r3, #0
    1766:	d1de      	bne.n	1726 <_i2c_master_read_packet+0xfa>
    1768:	2c00      	cmp	r4, #0
    176a:	d1de      	bne.n	172a <_i2c_master_read_packet+0xfe>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    176c:	686a      	ldr	r2, [r5, #4]
    176e:	2380      	movs	r3, #128	; 0x80
    1770:	02db      	lsls	r3, r3, #11
    1772:	4313      	orrs	r3, r2
    1774:	606b      	str	r3, [r5, #4]
    1776:	3c01      	subs	r4, #1
    1778:	b2a4      	uxth	r4, r4
    177a:	e7ea      	b.n	1752 <_i2c_master_read_packet+0x126>
				packet->data[counter++] = i2c_module->DATA.reg;
    177c:	46b8      	mov	r8, r7
				tmp_status = _i2c_master_wait_for_bus(module);
    177e:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    1780:	7ab3      	ldrb	r3, [r6, #10]
    1782:	2b00      	cmp	r3, #0
    1784:	d109      	bne.n	179a <_i2c_master_read_packet+0x16e>
		_i2c_master_wait_for_sync(module);
    1786:	0030      	movs	r0, r6
    1788:	4b0f      	ldr	r3, [pc, #60]	; (17c8 <_i2c_master_read_packet+0x19c>)
    178a:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    178c:	2328      	movs	r3, #40	; 0x28
    178e:	5cea      	ldrb	r2, [r5, r3]
    1790:	464b      	mov	r3, r9
    1792:	685b      	ldr	r3, [r3, #4]
    1794:	4641      	mov	r1, r8
    1796:	545a      	strb	r2, [r3, r1]
    1798:	e77e      	b.n	1698 <_i2c_master_read_packet+0x6c>
			_i2c_master_wait_for_sync(module);
    179a:	0030      	movs	r0, r6
    179c:	4b0a      	ldr	r3, [pc, #40]	; (17c8 <_i2c_master_read_packet+0x19c>)
    179e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    17a0:	686a      	ldr	r2, [r5, #4]
    17a2:	23c0      	movs	r3, #192	; 0xc0
    17a4:	029b      	lsls	r3, r3, #10
    17a6:	4313      	orrs	r3, r2
    17a8:	606b      	str	r3, [r5, #4]
    17aa:	e7ec      	b.n	1786 <_i2c_master_read_packet+0x15a>
				return STATUS_ERR_PACKET_COLLISION;
    17ac:	2341      	movs	r3, #65	; 0x41
    17ae:	9301      	str	r3, [sp, #4]
    17b0:	e772      	b.n	1698 <_i2c_master_read_packet+0x6c>
    17b2:	46c0      	nop			; (mov r8, r8)
    17b4:	fffbffff 	.word	0xfffbffff
    17b8:	000015e1 	.word	0x000015e1
    17bc:	0000160d 	.word	0x0000160d
    17c0:	000015b1 	.word	0x000015b1
    17c4:	0000ffff 	.word	0x0000ffff
    17c8:	00001299 	.word	0x00001299

000017cc <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    17cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    17ce:	46de      	mov	lr, fp
    17d0:	4657      	mov	r7, sl
    17d2:	464e      	mov	r6, r9
    17d4:	4645      	mov	r5, r8
    17d6:	b5e0      	push	{r5, r6, r7, lr}
    17d8:	b083      	sub	sp, #12
    17da:	0006      	movs	r6, r0
    17dc:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    17de:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    17e0:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
    17e2:	4b32      	ldr	r3, [pc, #200]	; (18ac <_i2c_master_write_packet+0xe0>)
    17e4:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    17e6:	7a7b      	ldrb	r3, [r7, #9]
    17e8:	2b00      	cmp	r3, #0
    17ea:	d11d      	bne.n	1828 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    17ec:	686b      	ldr	r3, [r5, #4]
    17ee:	4a30      	ldr	r2, [pc, #192]	; (18b0 <_i2c_master_write_packet+0xe4>)
    17f0:	4013      	ands	r3, r2
    17f2:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    17f4:	7a3b      	ldrb	r3, [r7, #8]
    17f6:	2b00      	cmp	r3, #0
    17f8:	d01b      	beq.n	1832 <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    17fa:	883b      	ldrh	r3, [r7, #0]
    17fc:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    17fe:	7a7a      	ldrb	r2, [r7, #9]
    1800:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1802:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1804:	2280      	movs	r2, #128	; 0x80
    1806:	0212      	lsls	r2, r2, #8
    1808:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    180a:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    180c:	0030      	movs	r0, r6
    180e:	4b29      	ldr	r3, [pc, #164]	; (18b4 <_i2c_master_write_packet+0xe8>)
    1810:	4798      	blx	r3
    1812:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1814:	2800      	cmp	r0, #0
    1816:	d013      	beq.n	1840 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
    1818:	9801      	ldr	r0, [sp, #4]
    181a:	b003      	add	sp, #12
    181c:	bc3c      	pop	{r2, r3, r4, r5}
    181e:	4690      	mov	r8, r2
    1820:	4699      	mov	r9, r3
    1822:	46a2      	mov	sl, r4
    1824:	46ab      	mov	fp, r5
    1826:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1828:	7ab9      	ldrb	r1, [r7, #10]
    182a:	0030      	movs	r0, r6
    182c:	4b22      	ldr	r3, [pc, #136]	; (18b8 <_i2c_master_write_packet+0xec>)
    182e:	4798      	blx	r3
    1830:	e7dc      	b.n	17ec <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1832:	883b      	ldrh	r3, [r7, #0]
    1834:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    1836:	7a7a      	ldrb	r2, [r7, #9]
    1838:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    183a:	4313      	orrs	r3, r2
    183c:	626b      	str	r3, [r5, #36]	; 0x24
    183e:	e7e5      	b.n	180c <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
    1840:	0030      	movs	r0, r6
    1842:	4b1e      	ldr	r3, [pc, #120]	; (18bc <_i2c_master_write_packet+0xf0>)
    1844:	4798      	blx	r3
    1846:	1e03      	subs	r3, r0, #0
    1848:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    184a:	d1e5      	bne.n	1818 <_i2c_master_write_packet+0x4c>
    184c:	46a0      	mov	r8, r4
    184e:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1850:	3320      	adds	r3, #32
    1852:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
    1854:	4b15      	ldr	r3, [pc, #84]	; (18ac <_i2c_master_write_packet+0xe0>)
    1856:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
    1858:	4b16      	ldr	r3, [pc, #88]	; (18b4 <_i2c_master_write_packet+0xe8>)
    185a:	469a      	mov	sl, r3
		while (tmp_data_length--) {
    185c:	4544      	cmp	r4, r8
    185e:	d015      	beq.n	188c <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1860:	8b6b      	ldrh	r3, [r5, #26]
    1862:	464a      	mov	r2, r9
    1864:	4213      	tst	r3, r2
    1866:	d01d      	beq.n	18a4 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
    1868:	0030      	movs	r0, r6
    186a:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    186c:	687b      	ldr	r3, [r7, #4]
    186e:	5d1a      	ldrb	r2, [r3, r4]
    1870:	2328      	movs	r3, #40	; 0x28
    1872:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
    1874:	0030      	movs	r0, r6
    1876:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
    1878:	2800      	cmp	r0, #0
    187a:	d106      	bne.n	188a <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    187c:	8b6b      	ldrh	r3, [r5, #26]
    187e:	3401      	adds	r4, #1
    1880:	075b      	lsls	r3, r3, #29
    1882:	d5eb      	bpl.n	185c <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
    1884:	231e      	movs	r3, #30
    1886:	9301      	str	r3, [sp, #4]
    1888:	e000      	b.n	188c <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
    188a:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    188c:	7ab3      	ldrb	r3, [r6, #10]
    188e:	2b00      	cmp	r3, #0
    1890:	d0c2      	beq.n	1818 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
    1892:	0030      	movs	r0, r6
    1894:	4b05      	ldr	r3, [pc, #20]	; (18ac <_i2c_master_write_packet+0xe0>)
    1896:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1898:	686a      	ldr	r2, [r5, #4]
    189a:	23c0      	movs	r3, #192	; 0xc0
    189c:	029b      	lsls	r3, r3, #10
    189e:	4313      	orrs	r3, r2
    18a0:	606b      	str	r3, [r5, #4]
    18a2:	e7b9      	b.n	1818 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
    18a4:	2341      	movs	r3, #65	; 0x41
    18a6:	9301      	str	r3, [sp, #4]
    18a8:	e7b6      	b.n	1818 <_i2c_master_write_packet+0x4c>
    18aa:	46c0      	nop			; (mov r8, r8)
    18ac:	00001299 	.word	0x00001299
    18b0:	fffbffff 	.word	0xfffbffff
    18b4:	000015e1 	.word	0x000015e1
    18b8:	0000160d 	.word	0x0000160d
    18bc:	000015b1 	.word	0x000015b1

000018c0 <i2c_master_read_packet_wait>:
{
    18c0:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
    18c2:	8b83      	ldrh	r3, [r0, #28]
    18c4:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    18c6:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
    18c8:	2b00      	cmp	r3, #0
    18ca:	d001      	beq.n	18d0 <i2c_master_read_packet_wait+0x10>
}
    18cc:	0010      	movs	r0, r2
    18ce:	bd10      	pop	{r4, pc}
	module->send_stop = true;
    18d0:	3301      	adds	r3, #1
    18d2:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    18d4:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
    18d6:	4b02      	ldr	r3, [pc, #8]	; (18e0 <i2c_master_read_packet_wait+0x20>)
    18d8:	4798      	blx	r3
    18da:	0002      	movs	r2, r0
    18dc:	e7f6      	b.n	18cc <i2c_master_read_packet_wait+0xc>
    18de:	46c0      	nop			; (mov r8, r8)
    18e0:	0000162d 	.word	0x0000162d

000018e4 <i2c_master_write_packet_wait_no_stop>:
 *                                      more data
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    18e4:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    18e6:	8b83      	ldrh	r3, [r0, #28]
    18e8:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    18ea:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
    18ec:	2b00      	cmp	r3, #0
    18ee:	d001      	beq.n	18f4 <i2c_master_write_packet_wait_no_stop+0x10>

	module->send_stop = false;
	module->send_nack = true;

	return _i2c_master_write_packet(module, packet);
}
    18f0:	0010      	movs	r0, r2
    18f2:	bd10      	pop	{r4, pc}
	module->send_stop = false;
    18f4:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    18f6:	3301      	adds	r3, #1
    18f8:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
    18fa:	4b02      	ldr	r3, [pc, #8]	; (1904 <i2c_master_write_packet_wait_no_stop+0x20>)
    18fc:	4798      	blx	r3
    18fe:	0002      	movs	r2, r0
    1900:	e7f6      	b.n	18f0 <i2c_master_write_packet_wait_no_stop+0xc>
    1902:	46c0      	nop			; (mov r8, r8)
    1904:	000017cd 	.word	0x000017cd

00001908 <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1908:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    190a:	2207      	movs	r2, #7
    190c:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
    190e:	421a      	tst	r2, r3
    1910:	d1fc      	bne.n	190c <_i2c_master_wait_for_sync+0x4>
}
    1912:	4770      	bx	lr

00001914 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    1914:	b570      	push	{r4, r5, r6, lr}
    1916:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1918:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    191a:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    191c:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
    191e:	8b83      	ldrh	r3, [r0, #28]
    1920:	1aed      	subs	r5, r5, r3
    1922:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    1924:	8b83      	ldrh	r3, [r0, #28]
    1926:	3b01      	subs	r3, #1
    1928:	b29b      	uxth	r3, r3
    192a:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
    192c:	0113      	lsls	r3, r2, #4
    192e:	d51d      	bpl.n	196c <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
    1930:	7ac3      	ldrb	r3, [r0, #11]
    1932:	2b00      	cmp	r3, #0
    1934:	d003      	beq.n	193e <_i2c_master_read+0x2a>
    1936:	8b83      	ldrh	r3, [r0, #28]
    1938:	b29b      	uxth	r3, r3
    193a:	2b01      	cmp	r3, #1
    193c:	d010      	beq.n	1960 <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
    193e:	8ba3      	ldrh	r3, [r4, #28]
    1940:	b29b      	uxth	r3, r3
    1942:	2b00      	cmp	r3, #0
    1944:	d102      	bne.n	194c <_i2c_master_read+0x38>
		if (module->send_stop) {
    1946:	7aa3      	ldrb	r3, [r4, #10]
    1948:	2b00      	cmp	r3, #0
    194a:	d11c      	bne.n	1986 <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    194c:	0020      	movs	r0, r4
    194e:	4b12      	ldr	r3, [pc, #72]	; (1998 <_i2c_master_read+0x84>)
    1950:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    1952:	6a23      	ldr	r3, [r4, #32]
    1954:	195d      	adds	r5, r3, r5
    1956:	2328      	movs	r3, #40	; 0x28
    1958:	5cf3      	ldrb	r3, [r6, r3]
    195a:	b2db      	uxtb	r3, r3
    195c:	702b      	strb	r3, [r5, #0]
}
    195e:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1960:	6872      	ldr	r2, [r6, #4]
    1962:	2380      	movs	r3, #128	; 0x80
    1964:	02db      	lsls	r3, r3, #11
    1966:	4313      	orrs	r3, r2
    1968:	6073      	str	r3, [r6, #4]
    196a:	e7e8      	b.n	193e <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
    196c:	7ac3      	ldrb	r3, [r0, #11]
    196e:	2b00      	cmp	r3, #0
    1970:	d0e5      	beq.n	193e <_i2c_master_read+0x2a>
    1972:	8b83      	ldrh	r3, [r0, #28]
    1974:	b29b      	uxth	r3, r3
    1976:	2b00      	cmp	r3, #0
    1978:	d1e1      	bne.n	193e <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    197a:	6872      	ldr	r2, [r6, #4]
    197c:	2380      	movs	r3, #128	; 0x80
    197e:	02db      	lsls	r3, r3, #11
    1980:	4313      	orrs	r3, r2
    1982:	6073      	str	r3, [r6, #4]
    1984:	e7db      	b.n	193e <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
    1986:	0020      	movs	r0, r4
    1988:	4b03      	ldr	r3, [pc, #12]	; (1998 <_i2c_master_read+0x84>)
    198a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    198c:	6872      	ldr	r2, [r6, #4]
    198e:	23c0      	movs	r3, #192	; 0xc0
    1990:	029b      	lsls	r3, r3, #10
    1992:	4313      	orrs	r3, r2
    1994:	6073      	str	r3, [r6, #4]
    1996:	e7d9      	b.n	194c <_i2c_master_read+0x38>
    1998:	00001909 	.word	0x00001909

0000199c <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    199c:	b570      	push	{r4, r5, r6, lr}
    199e:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    19a0:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    19a2:	8b6b      	ldrh	r3, [r5, #26]
    19a4:	075b      	lsls	r3, r3, #29
    19a6:	d503      	bpl.n	19b0 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    19a8:	221e      	movs	r2, #30
    19aa:	2325      	movs	r3, #37	; 0x25
    19ac:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
    19ae:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
    19b0:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
    19b2:	8b83      	ldrh	r3, [r0, #28]
    19b4:	1af6      	subs	r6, r6, r3
    19b6:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
    19b8:	8b83      	ldrh	r3, [r0, #28]
    19ba:	3b01      	subs	r3, #1
    19bc:	b29b      	uxth	r3, r3
    19be:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
    19c0:	4b04      	ldr	r3, [pc, #16]	; (19d4 <_i2c_master_write+0x38>)
    19c2:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    19c4:	6a23      	ldr	r3, [r4, #32]
    19c6:	199e      	adds	r6, r3, r6
    19c8:	7833      	ldrb	r3, [r6, #0]
    19ca:	b2db      	uxtb	r3, r3
    19cc:	2228      	movs	r2, #40	; 0x28
    19ce:	54ab      	strb	r3, [r5, r2]
    19d0:	e7ed      	b.n	19ae <_i2c_master_write+0x12>
    19d2:	46c0      	nop			; (mov r8, r8)
    19d4:	00001909 	.word	0x00001909

000019d8 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    19d8:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    19da:	0080      	lsls	r0, r0, #2
    19dc:	4b75      	ldr	r3, [pc, #468]	; (1bb4 <_i2c_master_interrupt_handler+0x1dc>)
    19de:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    19e0:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    19e2:	682b      	ldr	r3, [r5, #0]
    19e4:	011b      	lsls	r3, r3, #4
    19e6:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    19e8:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
    19ea:	7e26      	ldrb	r6, [r4, #24]
    19ec:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    19ee:	8b63      	ldrh	r3, [r4, #26]
    19f0:	b29b      	uxth	r3, r3
    19f2:	2b00      	cmp	r3, #0
    19f4:	d103      	bne.n	19fe <_i2c_master_interrupt_handler+0x26>
    19f6:	8ba3      	ldrh	r3, [r4, #28]
    19f8:	b29b      	uxth	r3, r3
    19fa:	2b00      	cmp	r3, #0
    19fc:	d123      	bne.n	1a46 <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    19fe:	8b63      	ldrh	r3, [r4, #26]
    1a00:	b29b      	uxth	r3, r3
    1a02:	2b00      	cmp	r3, #0
    1a04:	d008      	beq.n	1a18 <_i2c_master_interrupt_handler+0x40>
    1a06:	8ba3      	ldrh	r3, [r4, #28]
    1a08:	b29b      	uxth	r3, r3
    1a0a:	2b00      	cmp	r3, #0
    1a0c:	d104      	bne.n	1a18 <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
    1a0e:	3325      	adds	r3, #37	; 0x25
    1a10:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1a12:	2b05      	cmp	r3, #5
    1a14:	d100      	bne.n	1a18 <_i2c_master_interrupt_handler+0x40>
    1a16:	e06d      	b.n	1af4 <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    1a18:	8b63      	ldrh	r3, [r4, #26]
    1a1a:	b29b      	uxth	r3, r3
    1a1c:	2b00      	cmp	r3, #0
    1a1e:	d024      	beq.n	1a6a <_i2c_master_interrupt_handler+0x92>
    1a20:	8ba3      	ldrh	r3, [r4, #28]
    1a22:	b29b      	uxth	r3, r3
    1a24:	2b00      	cmp	r3, #0
    1a26:	d020      	beq.n	1a6a <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    1a28:	8b6b      	ldrh	r3, [r5, #26]
    1a2a:	069b      	lsls	r3, r3, #26
    1a2c:	d500      	bpl.n	1a30 <_i2c_master_interrupt_handler+0x58>
    1a2e:	e081      	b.n	1b34 <_i2c_master_interrupt_handler+0x15c>
    1a30:	2a00      	cmp	r2, #0
    1a32:	d004      	beq.n	1a3e <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    1a34:	8ba3      	ldrh	r3, [r4, #28]
    1a36:	b29b      	uxth	r3, r3
    1a38:	2b01      	cmp	r3, #1
    1a3a:	d100      	bne.n	1a3e <_i2c_master_interrupt_handler+0x66>
    1a3c:	e07a      	b.n	1b34 <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1a3e:	2241      	movs	r2, #65	; 0x41
    1a40:	2325      	movs	r3, #37	; 0x25
    1a42:	54e2      	strb	r2, [r4, r3]
    1a44:	e011      	b.n	1a6a <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    1a46:	7e2b      	ldrb	r3, [r5, #24]
    1a48:	07db      	lsls	r3, r3, #31
    1a4a:	d507      	bpl.n	1a5c <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1a4c:	2301      	movs	r3, #1
    1a4e:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1a50:	8b6b      	ldrh	r3, [r5, #26]
    1a52:	079b      	lsls	r3, r3, #30
    1a54:	d52e      	bpl.n	1ab4 <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1a56:	2241      	movs	r2, #65	; 0x41
    1a58:	2325      	movs	r3, #37	; 0x25
    1a5a:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
    1a5c:	8ba3      	ldrh	r3, [r4, #28]
    1a5e:	b29b      	uxth	r3, r3
    1a60:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
    1a62:	2325      	movs	r3, #37	; 0x25
    1a64:	5ce3      	ldrb	r3, [r4, r3]
    1a66:	2b05      	cmp	r3, #5
    1a68:	d038      	beq.n	1adc <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1a6a:	8b63      	ldrh	r3, [r4, #26]
    1a6c:	b29b      	uxth	r3, r3
    1a6e:	2b00      	cmp	r3, #0
    1a70:	d007      	beq.n	1a82 <_i2c_master_interrupt_handler+0xaa>
    1a72:	8ba3      	ldrh	r3, [r4, #28]
    1a74:	b29b      	uxth	r3, r3
    1a76:	2b00      	cmp	r3, #0
    1a78:	d103      	bne.n	1a82 <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
    1a7a:	3325      	adds	r3, #37	; 0x25
    1a7c:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1a7e:	2b05      	cmp	r3, #5
    1a80:	d064      	beq.n	1b4c <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    1a82:	2325      	movs	r3, #37	; 0x25
    1a84:	5ce3      	ldrb	r3, [r4, r3]
    1a86:	2b05      	cmp	r3, #5
    1a88:	d013      	beq.n	1ab2 <_i2c_master_interrupt_handler+0xda>
    1a8a:	2325      	movs	r3, #37	; 0x25
    1a8c:	5ce3      	ldrb	r3, [r4, r3]
    1a8e:	2b00      	cmp	r3, #0
    1a90:	d00f      	beq.n	1ab2 <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1a92:	2303      	movs	r3, #3
    1a94:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1a96:	2300      	movs	r3, #0
    1a98:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    1a9a:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    1a9c:	3325      	adds	r3, #37	; 0x25
    1a9e:	5ce3      	ldrb	r3, [r4, r3]
    1aa0:	2b41      	cmp	r3, #65	; 0x41
    1aa2:	d003      	beq.n	1aac <_i2c_master_interrupt_handler+0xd4>
    1aa4:	7aa3      	ldrb	r3, [r4, #10]
    1aa6:	2b00      	cmp	r3, #0
    1aa8:	d000      	beq.n	1aac <_i2c_master_interrupt_handler+0xd4>
    1aaa:	e075      	b.n	1b98 <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    1aac:	0773      	lsls	r3, r6, #29
    1aae:	d500      	bpl.n	1ab2 <_i2c_master_interrupt_handler+0xda>
    1ab0:	e07b      	b.n	1baa <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
    1ab2:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1ab4:	8b6b      	ldrh	r3, [r5, #26]
    1ab6:	075b      	lsls	r3, r3, #29
    1ab8:	d5d0      	bpl.n	1a5c <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    1aba:	2218      	movs	r2, #24
    1abc:	2325      	movs	r3, #37	; 0x25
    1abe:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
    1ac0:	2300      	movs	r3, #0
    1ac2:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
    1ac4:	7aa3      	ldrb	r3, [r4, #10]
    1ac6:	2b00      	cmp	r3, #0
    1ac8:	d0c8      	beq.n	1a5c <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
    1aca:	0020      	movs	r0, r4
    1acc:	4b3a      	ldr	r3, [pc, #232]	; (1bb8 <_i2c_master_interrupt_handler+0x1e0>)
    1ace:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1ad0:	686a      	ldr	r2, [r5, #4]
    1ad2:	23c0      	movs	r3, #192	; 0xc0
    1ad4:	029b      	lsls	r3, r3, #10
    1ad6:	4313      	orrs	r3, r2
    1ad8:	606b      	str	r3, [r5, #4]
    1ada:	e7bf      	b.n	1a5c <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1adc:	331f      	adds	r3, #31
    1ade:	5ce3      	ldrb	r3, [r4, r3]
    1ae0:	2b00      	cmp	r3, #0
    1ae2:	d003      	beq.n	1aec <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
    1ae4:	0020      	movs	r0, r4
    1ae6:	4b35      	ldr	r3, [pc, #212]	; (1bbc <_i2c_master_interrupt_handler+0x1e4>)
    1ae8:	4798      	blx	r3
    1aea:	e7be      	b.n	1a6a <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
    1aec:	0020      	movs	r0, r4
    1aee:	4b34      	ldr	r3, [pc, #208]	; (1bc0 <_i2c_master_interrupt_handler+0x1e8>)
    1af0:	4798      	blx	r3
    1af2:	e7ba      	b.n	1a6a <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1af4:	331f      	adds	r3, #31
    1af6:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    1af8:	2b00      	cmp	r3, #0
    1afa:	d000      	beq.n	1afe <_i2c_master_interrupt_handler+0x126>
    1afc:	e78c      	b.n	1a18 <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
    1afe:	3303      	adds	r3, #3
    1b00:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    1b02:	2300      	movs	r3, #0
    1b04:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1b06:	3325      	adds	r3, #37	; 0x25
    1b08:	2200      	movs	r2, #0
    1b0a:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
    1b0c:	7aa3      	ldrb	r3, [r4, #10]
    1b0e:	2b00      	cmp	r3, #0
    1b10:	d107      	bne.n	1b22 <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1b12:	2301      	movs	r3, #1
    1b14:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    1b16:	07f3      	lsls	r3, r6, #31
    1b18:	d5a7      	bpl.n	1a6a <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1b1a:	68e3      	ldr	r3, [r4, #12]
    1b1c:	0020      	movs	r0, r4
    1b1e:	4798      	blx	r3
    1b20:	e7a3      	b.n	1a6a <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
    1b22:	0020      	movs	r0, r4
    1b24:	4b24      	ldr	r3, [pc, #144]	; (1bb8 <_i2c_master_interrupt_handler+0x1e0>)
    1b26:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1b28:	686a      	ldr	r2, [r5, #4]
    1b2a:	23c0      	movs	r3, #192	; 0xc0
    1b2c:	029b      	lsls	r3, r3, #10
    1b2e:	4313      	orrs	r3, r2
    1b30:	606b      	str	r3, [r5, #4]
    1b32:	e7f0      	b.n	1b16 <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1b34:	2324      	movs	r3, #36	; 0x24
    1b36:	5ce3      	ldrb	r3, [r4, r3]
    1b38:	2b00      	cmp	r3, #0
    1b3a:	d103      	bne.n	1b44 <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
    1b3c:	0020      	movs	r0, r4
    1b3e:	4b20      	ldr	r3, [pc, #128]	; (1bc0 <_i2c_master_interrupt_handler+0x1e8>)
    1b40:	4798      	blx	r3
    1b42:	e792      	b.n	1a6a <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
    1b44:	0020      	movs	r0, r4
    1b46:	4b1d      	ldr	r3, [pc, #116]	; (1bbc <_i2c_master_interrupt_handler+0x1e4>)
    1b48:	4798      	blx	r3
    1b4a:	e78e      	b.n	1a6a <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    1b4c:	331f      	adds	r3, #31
    1b4e:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    1b50:	2b01      	cmp	r3, #1
    1b52:	d196      	bne.n	1a82 <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1b54:	7e2b      	ldrb	r3, [r5, #24]
    1b56:	079b      	lsls	r3, r3, #30
    1b58:	d501      	bpl.n	1b5e <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1b5a:	2302      	movs	r3, #2
    1b5c:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
    1b5e:	2303      	movs	r3, #3
    1b60:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    1b62:	2300      	movs	r3, #0
    1b64:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1b66:	3325      	adds	r3, #37	; 0x25
    1b68:	2200      	movs	r2, #0
    1b6a:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    1b6c:	07b3      	lsls	r3, r6, #30
    1b6e:	d503      	bpl.n	1b78 <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    1b70:	2324      	movs	r3, #36	; 0x24
    1b72:	5ce3      	ldrb	r3, [r4, r3]
    1b74:	2b01      	cmp	r3, #1
    1b76:	d00b      	beq.n	1b90 <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    1b78:	07f3      	lsls	r3, r6, #31
    1b7a:	d400      	bmi.n	1b7e <_i2c_master_interrupt_handler+0x1a6>
    1b7c:	e781      	b.n	1a82 <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1b7e:	2324      	movs	r3, #36	; 0x24
    1b80:	5ce3      	ldrb	r3, [r4, r3]
    1b82:	2b00      	cmp	r3, #0
    1b84:	d000      	beq.n	1b88 <_i2c_master_interrupt_handler+0x1b0>
    1b86:	e77c      	b.n	1a82 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1b88:	68e3      	ldr	r3, [r4, #12]
    1b8a:	0020      	movs	r0, r4
    1b8c:	4798      	blx	r3
    1b8e:	e778      	b.n	1a82 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    1b90:	6923      	ldr	r3, [r4, #16]
    1b92:	0020      	movs	r0, r4
    1b94:	4798      	blx	r3
    1b96:	e774      	b.n	1a82 <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
    1b98:	0020      	movs	r0, r4
    1b9a:	4b07      	ldr	r3, [pc, #28]	; (1bb8 <_i2c_master_interrupt_handler+0x1e0>)
    1b9c:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    1b9e:	686a      	ldr	r2, [r5, #4]
    1ba0:	23e0      	movs	r3, #224	; 0xe0
    1ba2:	02db      	lsls	r3, r3, #11
    1ba4:	4313      	orrs	r3, r2
    1ba6:	606b      	str	r3, [r5, #4]
    1ba8:	e780      	b.n	1aac <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    1baa:	6963      	ldr	r3, [r4, #20]
    1bac:	0020      	movs	r0, r4
    1bae:	4798      	blx	r3
}
    1bb0:	e77f      	b.n	1ab2 <_i2c_master_interrupt_handler+0xda>
    1bb2:	46c0      	nop			; (mov r8, r8)
    1bb4:	200010b0 	.word	0x200010b0
    1bb8:	00001909 	.word	0x00001909
    1bbc:	00001915 	.word	0x00001915
    1bc0:	0000199d 	.word	0x0000199d

00001bc4 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    1bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1bc6:	46de      	mov	lr, fp
    1bc8:	4657      	mov	r7, sl
    1bca:	464e      	mov	r6, r9
    1bcc:	4645      	mov	r5, r8
    1bce:	b5e0      	push	{r5, r6, r7, lr}
    1bd0:	b087      	sub	sp, #28
    1bd2:	4680      	mov	r8, r0
    1bd4:	9104      	str	r1, [sp, #16]
    1bd6:	0016      	movs	r6, r2
    1bd8:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1bda:	2200      	movs	r2, #0
    1bdc:	2300      	movs	r3, #0
    1bde:	2100      	movs	r1, #0
    1be0:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    1be2:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1be4:	2001      	movs	r0, #1
    1be6:	0021      	movs	r1, r4
    1be8:	9600      	str	r6, [sp, #0]
    1bea:	9701      	str	r7, [sp, #4]
    1bec:	465c      	mov	r4, fp
    1bee:	9403      	str	r4, [sp, #12]
    1bf0:	4644      	mov	r4, r8
    1bf2:	9405      	str	r4, [sp, #20]
    1bf4:	e013      	b.n	1c1e <long_division+0x5a>
    1bf6:	2420      	movs	r4, #32
    1bf8:	1a64      	subs	r4, r4, r1
    1bfa:	0005      	movs	r5, r0
    1bfc:	40e5      	lsrs	r5, r4
    1bfe:	46a8      	mov	r8, r5
    1c00:	e014      	b.n	1c2c <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    1c02:	9c00      	ldr	r4, [sp, #0]
    1c04:	9d01      	ldr	r5, [sp, #4]
    1c06:	1b12      	subs	r2, r2, r4
    1c08:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1c0a:	465c      	mov	r4, fp
    1c0c:	464d      	mov	r5, r9
    1c0e:	432c      	orrs	r4, r5
    1c10:	46a3      	mov	fp, r4
    1c12:	9c03      	ldr	r4, [sp, #12]
    1c14:	4645      	mov	r5, r8
    1c16:	432c      	orrs	r4, r5
    1c18:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    1c1a:	3901      	subs	r1, #1
    1c1c:	d325      	bcc.n	1c6a <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    1c1e:	2420      	movs	r4, #32
    1c20:	4264      	negs	r4, r4
    1c22:	190c      	adds	r4, r1, r4
    1c24:	d4e7      	bmi.n	1bf6 <long_division+0x32>
    1c26:	0005      	movs	r5, r0
    1c28:	40a5      	lsls	r5, r4
    1c2a:	46a8      	mov	r8, r5
    1c2c:	0004      	movs	r4, r0
    1c2e:	408c      	lsls	r4, r1
    1c30:	46a1      	mov	r9, r4
		r = r << 1;
    1c32:	1892      	adds	r2, r2, r2
    1c34:	415b      	adcs	r3, r3
    1c36:	0014      	movs	r4, r2
    1c38:	001d      	movs	r5, r3
		if (n & bit_shift) {
    1c3a:	9e05      	ldr	r6, [sp, #20]
    1c3c:	464f      	mov	r7, r9
    1c3e:	403e      	ands	r6, r7
    1c40:	46b4      	mov	ip, r6
    1c42:	9e04      	ldr	r6, [sp, #16]
    1c44:	4647      	mov	r7, r8
    1c46:	403e      	ands	r6, r7
    1c48:	46b2      	mov	sl, r6
    1c4a:	4666      	mov	r6, ip
    1c4c:	4657      	mov	r7, sl
    1c4e:	433e      	orrs	r6, r7
    1c50:	d003      	beq.n	1c5a <long_division+0x96>
			r |= 0x01;
    1c52:	0006      	movs	r6, r0
    1c54:	4326      	orrs	r6, r4
    1c56:	0032      	movs	r2, r6
    1c58:	002b      	movs	r3, r5
		if (r >= d) {
    1c5a:	9c00      	ldr	r4, [sp, #0]
    1c5c:	9d01      	ldr	r5, [sp, #4]
    1c5e:	429d      	cmp	r5, r3
    1c60:	d8db      	bhi.n	1c1a <long_division+0x56>
    1c62:	d1ce      	bne.n	1c02 <long_division+0x3e>
    1c64:	4294      	cmp	r4, r2
    1c66:	d8d8      	bhi.n	1c1a <long_division+0x56>
    1c68:	e7cb      	b.n	1c02 <long_division+0x3e>
    1c6a:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    1c6c:	4658      	mov	r0, fp
    1c6e:	0019      	movs	r1, r3
    1c70:	b007      	add	sp, #28
    1c72:	bc3c      	pop	{r2, r3, r4, r5}
    1c74:	4690      	mov	r8, r2
    1c76:	4699      	mov	r9, r3
    1c78:	46a2      	mov	sl, r4
    1c7a:	46ab      	mov	fp, r5
    1c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001c7e <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1c7e:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1c80:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1c82:	2340      	movs	r3, #64	; 0x40
    1c84:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    1c86:	4281      	cmp	r1, r0
    1c88:	d202      	bcs.n	1c90 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    1c8a:	0018      	movs	r0, r3
    1c8c:	bd10      	pop	{r4, pc}
		baud_calculated++;
    1c8e:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    1c90:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1c92:	1c63      	adds	r3, r4, #1
    1c94:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    1c96:	4288      	cmp	r0, r1
    1c98:	d9f9      	bls.n	1c8e <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1c9a:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    1c9c:	2cff      	cmp	r4, #255	; 0xff
    1c9e:	d8f4      	bhi.n	1c8a <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    1ca0:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1ca2:	2300      	movs	r3, #0
    1ca4:	e7f1      	b.n	1c8a <_sercom_get_sync_baud_val+0xc>
	...

00001ca8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1caa:	b083      	sub	sp, #12
    1cac:	000f      	movs	r7, r1
    1cae:	0016      	movs	r6, r2
    1cb0:	aa08      	add	r2, sp, #32
    1cb2:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1cb4:	0004      	movs	r4, r0
    1cb6:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cb8:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    1cba:	42bc      	cmp	r4, r7
    1cbc:	d902      	bls.n	1cc4 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    1cbe:	0010      	movs	r0, r2
    1cc0:	b003      	add	sp, #12
    1cc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1cc4:	2b00      	cmp	r3, #0
    1cc6:	d114      	bne.n	1cf2 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1cc8:	0002      	movs	r2, r0
    1cca:	0008      	movs	r0, r1
    1ccc:	2100      	movs	r1, #0
    1cce:	4c19      	ldr	r4, [pc, #100]	; (1d34 <_sercom_get_async_baud_val+0x8c>)
    1cd0:	47a0      	blx	r4
    1cd2:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    1cd4:	003a      	movs	r2, r7
    1cd6:	2300      	movs	r3, #0
    1cd8:	2000      	movs	r0, #0
    1cda:	4c17      	ldr	r4, [pc, #92]	; (1d38 <_sercom_get_async_baud_val+0x90>)
    1cdc:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1cde:	2200      	movs	r2, #0
    1ce0:	2301      	movs	r3, #1
    1ce2:	1a12      	subs	r2, r2, r0
    1ce4:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1ce6:	0c12      	lsrs	r2, r2, #16
    1ce8:	041b      	lsls	r3, r3, #16
    1cea:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    1cec:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    1cee:	2200      	movs	r2, #0
    1cf0:	e7e5      	b.n	1cbe <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    1cf2:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1cf4:	2b01      	cmp	r3, #1
    1cf6:	d1f9      	bne.n	1cec <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    1cf8:	000a      	movs	r2, r1
    1cfa:	2300      	movs	r3, #0
    1cfc:	2100      	movs	r1, #0
    1cfe:	4c0d      	ldr	r4, [pc, #52]	; (1d34 <_sercom_get_async_baud_val+0x8c>)
    1d00:	47a0      	blx	r4
    1d02:	0002      	movs	r2, r0
    1d04:	000b      	movs	r3, r1
    1d06:	9200      	str	r2, [sp, #0]
    1d08:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    1d0a:	0038      	movs	r0, r7
    1d0c:	2100      	movs	r1, #0
    1d0e:	4c0a      	ldr	r4, [pc, #40]	; (1d38 <_sercom_get_async_baud_val+0x90>)
    1d10:	47a0      	blx	r4
    1d12:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    1d14:	2380      	movs	r3, #128	; 0x80
    1d16:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1d18:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    1d1a:	4298      	cmp	r0, r3
    1d1c:	d8cf      	bhi.n	1cbe <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    1d1e:	0f79      	lsrs	r1, r7, #29
    1d20:	00f8      	lsls	r0, r7, #3
    1d22:	9a00      	ldr	r2, [sp, #0]
    1d24:	9b01      	ldr	r3, [sp, #4]
    1d26:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    1d28:	00ea      	lsls	r2, r5, #3
    1d2a:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    1d2c:	b2d2      	uxtb	r2, r2
    1d2e:	0352      	lsls	r2, r2, #13
    1d30:	432a      	orrs	r2, r5
    1d32:	e7db      	b.n	1cec <_sercom_get_async_baud_val+0x44>
    1d34:	00010739 	.word	0x00010739
    1d38:	00001bc5 	.word	0x00001bc5

00001d3c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1d3c:	b510      	push	{r4, lr}
    1d3e:	b082      	sub	sp, #8
    1d40:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1d42:	4b0e      	ldr	r3, [pc, #56]	; (1d7c <sercom_set_gclk_generator+0x40>)
    1d44:	781b      	ldrb	r3, [r3, #0]
    1d46:	2b00      	cmp	r3, #0
    1d48:	d007      	beq.n	1d5a <sercom_set_gclk_generator+0x1e>
    1d4a:	2900      	cmp	r1, #0
    1d4c:	d105      	bne.n	1d5a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1d4e:	4b0b      	ldr	r3, [pc, #44]	; (1d7c <sercom_set_gclk_generator+0x40>)
    1d50:	785b      	ldrb	r3, [r3, #1]
    1d52:	4283      	cmp	r3, r0
    1d54:	d010      	beq.n	1d78 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1d56:	201d      	movs	r0, #29
    1d58:	e00c      	b.n	1d74 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1d5a:	a901      	add	r1, sp, #4
    1d5c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1d5e:	2011      	movs	r0, #17
    1d60:	4b07      	ldr	r3, [pc, #28]	; (1d80 <sercom_set_gclk_generator+0x44>)
    1d62:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1d64:	2011      	movs	r0, #17
    1d66:	4b07      	ldr	r3, [pc, #28]	; (1d84 <sercom_set_gclk_generator+0x48>)
    1d68:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    1d6a:	4b04      	ldr	r3, [pc, #16]	; (1d7c <sercom_set_gclk_generator+0x40>)
    1d6c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1d6e:	2201      	movs	r2, #1
    1d70:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1d72:	2000      	movs	r0, #0
}
    1d74:	b002      	add	sp, #8
    1d76:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1d78:	2000      	movs	r0, #0
    1d7a:	e7fb      	b.n	1d74 <sercom_set_gclk_generator+0x38>
    1d7c:	20000a3c 	.word	0x20000a3c
    1d80:	00003125 	.word	0x00003125
    1d84:	000030b5 	.word	0x000030b5

00001d88 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1d88:	4b3c      	ldr	r3, [pc, #240]	; (1e7c <_sercom_get_default_pad+0xf4>)
    1d8a:	4298      	cmp	r0, r3
    1d8c:	d032      	beq.n	1df4 <_sercom_get_default_pad+0x6c>
    1d8e:	d90a      	bls.n	1da6 <_sercom_get_default_pad+0x1e>
    1d90:	4b3b      	ldr	r3, [pc, #236]	; (1e80 <_sercom_get_default_pad+0xf8>)
    1d92:	4298      	cmp	r0, r3
    1d94:	d04e      	beq.n	1e34 <_sercom_get_default_pad+0xac>
    1d96:	4b3b      	ldr	r3, [pc, #236]	; (1e84 <_sercom_get_default_pad+0xfc>)
    1d98:	4298      	cmp	r0, r3
    1d9a:	d055      	beq.n	1e48 <_sercom_get_default_pad+0xc0>
    1d9c:	4b3a      	ldr	r3, [pc, #232]	; (1e88 <_sercom_get_default_pad+0x100>)
    1d9e:	4298      	cmp	r0, r3
    1da0:	d038      	beq.n	1e14 <_sercom_get_default_pad+0x8c>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1da2:	2000      	movs	r0, #0
}
    1da4:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    1da6:	2384      	movs	r3, #132	; 0x84
    1da8:	05db      	lsls	r3, r3, #23
    1daa:	4298      	cmp	r0, r3
    1dac:	d00c      	beq.n	1dc8 <_sercom_get_default_pad+0x40>
    1dae:	4b37      	ldr	r3, [pc, #220]	; (1e8c <_sercom_get_default_pad+0x104>)
    1db0:	4298      	cmp	r0, r3
    1db2:	d1f6      	bne.n	1da2 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1db4:	2901      	cmp	r1, #1
    1db6:	d017      	beq.n	1de8 <_sercom_get_default_pad+0x60>
    1db8:	2900      	cmp	r1, #0
    1dba:	d057      	beq.n	1e6c <_sercom_get_default_pad+0xe4>
    1dbc:	2902      	cmp	r1, #2
    1dbe:	d015      	beq.n	1dec <_sercom_get_default_pad+0x64>
    1dc0:	2903      	cmp	r1, #3
    1dc2:	d015      	beq.n	1df0 <_sercom_get_default_pad+0x68>
	return 0;
    1dc4:	2000      	movs	r0, #0
    1dc6:	e7ed      	b.n	1da4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1dc8:	2901      	cmp	r1, #1
    1dca:	d007      	beq.n	1ddc <_sercom_get_default_pad+0x54>
    1dcc:	2900      	cmp	r1, #0
    1dce:	d04b      	beq.n	1e68 <_sercom_get_default_pad+0xe0>
    1dd0:	2902      	cmp	r1, #2
    1dd2:	d005      	beq.n	1de0 <_sercom_get_default_pad+0x58>
    1dd4:	2903      	cmp	r1, #3
    1dd6:	d005      	beq.n	1de4 <_sercom_get_default_pad+0x5c>
	return 0;
    1dd8:	2000      	movs	r0, #0
    1dda:	e7e3      	b.n	1da4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ddc:	482c      	ldr	r0, [pc, #176]	; (1e90 <_sercom_get_default_pad+0x108>)
    1dde:	e7e1      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1de0:	482c      	ldr	r0, [pc, #176]	; (1e94 <_sercom_get_default_pad+0x10c>)
    1de2:	e7df      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1de4:	482c      	ldr	r0, [pc, #176]	; (1e98 <_sercom_get_default_pad+0x110>)
    1de6:	e7dd      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1de8:	482c      	ldr	r0, [pc, #176]	; (1e9c <_sercom_get_default_pad+0x114>)
    1dea:	e7db      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1dec:	482c      	ldr	r0, [pc, #176]	; (1ea0 <_sercom_get_default_pad+0x118>)
    1dee:	e7d9      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1df0:	482c      	ldr	r0, [pc, #176]	; (1ea4 <_sercom_get_default_pad+0x11c>)
    1df2:	e7d7      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1df4:	2901      	cmp	r1, #1
    1df6:	d007      	beq.n	1e08 <_sercom_get_default_pad+0x80>
    1df8:	2900      	cmp	r1, #0
    1dfa:	d039      	beq.n	1e70 <_sercom_get_default_pad+0xe8>
    1dfc:	2902      	cmp	r1, #2
    1dfe:	d005      	beq.n	1e0c <_sercom_get_default_pad+0x84>
    1e00:	2903      	cmp	r1, #3
    1e02:	d005      	beq.n	1e10 <_sercom_get_default_pad+0x88>
	return 0;
    1e04:	2000      	movs	r0, #0
    1e06:	e7cd      	b.n	1da4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1e08:	4827      	ldr	r0, [pc, #156]	; (1ea8 <_sercom_get_default_pad+0x120>)
    1e0a:	e7cb      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e0c:	4827      	ldr	r0, [pc, #156]	; (1eac <_sercom_get_default_pad+0x124>)
    1e0e:	e7c9      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e10:	4827      	ldr	r0, [pc, #156]	; (1eb0 <_sercom_get_default_pad+0x128>)
    1e12:	e7c7      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e14:	2901      	cmp	r1, #1
    1e16:	d007      	beq.n	1e28 <_sercom_get_default_pad+0xa0>
    1e18:	2900      	cmp	r1, #0
    1e1a:	d02b      	beq.n	1e74 <_sercom_get_default_pad+0xec>
    1e1c:	2902      	cmp	r1, #2
    1e1e:	d005      	beq.n	1e2c <_sercom_get_default_pad+0xa4>
    1e20:	2903      	cmp	r1, #3
    1e22:	d005      	beq.n	1e30 <_sercom_get_default_pad+0xa8>
	return 0;
    1e24:	2000      	movs	r0, #0
    1e26:	e7bd      	b.n	1da4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1e28:	4822      	ldr	r0, [pc, #136]	; (1eb4 <_sercom_get_default_pad+0x12c>)
    1e2a:	e7bb      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e2c:	4822      	ldr	r0, [pc, #136]	; (1eb8 <_sercom_get_default_pad+0x130>)
    1e2e:	e7b9      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e30:	4822      	ldr	r0, [pc, #136]	; (1ebc <_sercom_get_default_pad+0x134>)
    1e32:	e7b7      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e34:	2902      	cmp	r1, #2
    1e36:	d003      	beq.n	1e40 <_sercom_get_default_pad+0xb8>
    1e38:	2903      	cmp	r1, #3
    1e3a:	d003      	beq.n	1e44 <_sercom_get_default_pad+0xbc>
    1e3c:	2000      	movs	r0, #0
    1e3e:	e7b1      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e40:	481f      	ldr	r0, [pc, #124]	; (1ec0 <_sercom_get_default_pad+0x138>)
    1e42:	e7af      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e44:	481f      	ldr	r0, [pc, #124]	; (1ec4 <_sercom_get_default_pad+0x13c>)
    1e46:	e7ad      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e48:	2901      	cmp	r1, #1
    1e4a:	d007      	beq.n	1e5c <_sercom_get_default_pad+0xd4>
    1e4c:	2900      	cmp	r1, #0
    1e4e:	d013      	beq.n	1e78 <_sercom_get_default_pad+0xf0>
    1e50:	2902      	cmp	r1, #2
    1e52:	d005      	beq.n	1e60 <_sercom_get_default_pad+0xd8>
    1e54:	2903      	cmp	r1, #3
    1e56:	d005      	beq.n	1e64 <_sercom_get_default_pad+0xdc>
	return 0;
    1e58:	2000      	movs	r0, #0
    1e5a:	e7a3      	b.n	1da4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1e5c:	481a      	ldr	r0, [pc, #104]	; (1ec8 <_sercom_get_default_pad+0x140>)
    1e5e:	e7a1      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e60:	481a      	ldr	r0, [pc, #104]	; (1ecc <_sercom_get_default_pad+0x144>)
    1e62:	e79f      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e64:	481a      	ldr	r0, [pc, #104]	; (1ed0 <_sercom_get_default_pad+0x148>)
    1e66:	e79d      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e68:	481a      	ldr	r0, [pc, #104]	; (1ed4 <_sercom_get_default_pad+0x14c>)
    1e6a:	e79b      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e6c:	2003      	movs	r0, #3
    1e6e:	e799      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e70:	4819      	ldr	r0, [pc, #100]	; (1ed8 <_sercom_get_default_pad+0x150>)
    1e72:	e797      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e74:	4819      	ldr	r0, [pc, #100]	; (1edc <_sercom_get_default_pad+0x154>)
    1e76:	e795      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e78:	4819      	ldr	r0, [pc, #100]	; (1ee0 <_sercom_get_default_pad+0x158>)
    1e7a:	e793      	b.n	1da4 <_sercom_get_default_pad+0x1c>
    1e7c:	42000800 	.word	0x42000800
    1e80:	42001000 	.word	0x42001000
    1e84:	43000400 	.word	0x43000400
    1e88:	42000c00 	.word	0x42000c00
    1e8c:	42000400 	.word	0x42000400
    1e90:	00050003 	.word	0x00050003
    1e94:	00060003 	.word	0x00060003
    1e98:	00070003 	.word	0x00070003
    1e9c:	00010003 	.word	0x00010003
    1ea0:	001e0003 	.word	0x001e0003
    1ea4:	001f0003 	.word	0x001f0003
    1ea8:	00090003 	.word	0x00090003
    1eac:	000a0003 	.word	0x000a0003
    1eb0:	000b0003 	.word	0x000b0003
    1eb4:	00110003 	.word	0x00110003
    1eb8:	00120003 	.word	0x00120003
    1ebc:	00130003 	.word	0x00130003
    1ec0:	000e0003 	.word	0x000e0003
    1ec4:	000f0003 	.word	0x000f0003
    1ec8:	00170003 	.word	0x00170003
    1ecc:	00180003 	.word	0x00180003
    1ed0:	00190003 	.word	0x00190003
    1ed4:	00040003 	.word	0x00040003
    1ed8:	00080003 	.word	0x00080003
    1edc:	00100003 	.word	0x00100003
    1ee0:	00160003 	.word	0x00160003

00001ee4 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1ee4:	b530      	push	{r4, r5, lr}
    1ee6:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1ee8:	4b0b      	ldr	r3, [pc, #44]	; (1f18 <_sercom_get_sercom_inst_index+0x34>)
    1eea:	466a      	mov	r2, sp
    1eec:	cb32      	ldmia	r3!, {r1, r4, r5}
    1eee:	c232      	stmia	r2!, {r1, r4, r5}
    1ef0:	cb32      	ldmia	r3!, {r1, r4, r5}
    1ef2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1ef4:	9b00      	ldr	r3, [sp, #0]
    1ef6:	4283      	cmp	r3, r0
    1ef8:	d00b      	beq.n	1f12 <_sercom_get_sercom_inst_index+0x2e>
    1efa:	2301      	movs	r3, #1
    1efc:	009a      	lsls	r2, r3, #2
    1efe:	4669      	mov	r1, sp
    1f00:	5852      	ldr	r2, [r2, r1]
    1f02:	4282      	cmp	r2, r0
    1f04:	d006      	beq.n	1f14 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1f06:	3301      	adds	r3, #1
    1f08:	2b06      	cmp	r3, #6
    1f0a:	d1f7      	bne.n	1efc <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1f0c:	2000      	movs	r0, #0
}
    1f0e:	b007      	add	sp, #28
    1f10:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1f12:	2300      	movs	r3, #0
			return i;
    1f14:	b2d8      	uxtb	r0, r3
    1f16:	e7fa      	b.n	1f0e <_sercom_get_sercom_inst_index+0x2a>
    1f18:	00019e90 	.word	0x00019e90

00001f1c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1f1c:	4770      	bx	lr
	...

00001f20 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1f20:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1f22:	4b0a      	ldr	r3, [pc, #40]	; (1f4c <_sercom_set_handler+0x2c>)
    1f24:	781b      	ldrb	r3, [r3, #0]
    1f26:	2b00      	cmp	r3, #0
    1f28:	d10c      	bne.n	1f44 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1f2a:	4f09      	ldr	r7, [pc, #36]	; (1f50 <_sercom_set_handler+0x30>)
    1f2c:	4e09      	ldr	r6, [pc, #36]	; (1f54 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1f2e:	4d0a      	ldr	r5, [pc, #40]	; (1f58 <_sercom_set_handler+0x38>)
    1f30:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1f32:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1f34:	195a      	adds	r2, r3, r5
    1f36:	6014      	str	r4, [r2, #0]
    1f38:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1f3a:	2b18      	cmp	r3, #24
    1f3c:	d1f9      	bne.n	1f32 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    1f3e:	2201      	movs	r2, #1
    1f40:	4b02      	ldr	r3, [pc, #8]	; (1f4c <_sercom_set_handler+0x2c>)
    1f42:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1f44:	0080      	lsls	r0, r0, #2
    1f46:	4b02      	ldr	r3, [pc, #8]	; (1f50 <_sercom_set_handler+0x30>)
    1f48:	50c1      	str	r1, [r0, r3]
}
    1f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f4c:	20000a3e 	.word	0x20000a3e
    1f50:	20000a40 	.word	0x20000a40
    1f54:	00001f1d 	.word	0x00001f1d
    1f58:	200010b0 	.word	0x200010b0

00001f5c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1f5c:	b500      	push	{lr}
    1f5e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1f60:	2308      	movs	r3, #8
    1f62:	466a      	mov	r2, sp
    1f64:	7013      	strb	r3, [r2, #0]
    1f66:	3301      	adds	r3, #1
    1f68:	7053      	strb	r3, [r2, #1]
    1f6a:	3301      	adds	r3, #1
    1f6c:	7093      	strb	r3, [r2, #2]
    1f6e:	3301      	adds	r3, #1
    1f70:	70d3      	strb	r3, [r2, #3]
    1f72:	3301      	adds	r3, #1
    1f74:	7113      	strb	r3, [r2, #4]
    1f76:	3301      	adds	r3, #1
    1f78:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1f7a:	4b03      	ldr	r3, [pc, #12]	; (1f88 <_sercom_get_interrupt_vector+0x2c>)
    1f7c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1f7e:	466b      	mov	r3, sp
    1f80:	5618      	ldrsb	r0, [r3, r0]
}
    1f82:	b003      	add	sp, #12
    1f84:	bd00      	pop	{pc}
    1f86:	46c0      	nop			; (mov r8, r8)
    1f88:	00001ee5 	.word	0x00001ee5

00001f8c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1f8c:	b510      	push	{r4, lr}
    1f8e:	4b02      	ldr	r3, [pc, #8]	; (1f98 <SERCOM0_Handler+0xc>)
    1f90:	681b      	ldr	r3, [r3, #0]
    1f92:	2000      	movs	r0, #0
    1f94:	4798      	blx	r3
    1f96:	bd10      	pop	{r4, pc}
    1f98:	20000a40 	.word	0x20000a40

00001f9c <SERCOM1_Handler>:
    1f9c:	b510      	push	{r4, lr}
    1f9e:	4b02      	ldr	r3, [pc, #8]	; (1fa8 <SERCOM1_Handler+0xc>)
    1fa0:	685b      	ldr	r3, [r3, #4]
    1fa2:	2001      	movs	r0, #1
    1fa4:	4798      	blx	r3
    1fa6:	bd10      	pop	{r4, pc}
    1fa8:	20000a40 	.word	0x20000a40

00001fac <SERCOM2_Handler>:
    1fac:	b510      	push	{r4, lr}
    1fae:	4b02      	ldr	r3, [pc, #8]	; (1fb8 <SERCOM2_Handler+0xc>)
    1fb0:	689b      	ldr	r3, [r3, #8]
    1fb2:	2002      	movs	r0, #2
    1fb4:	4798      	blx	r3
    1fb6:	bd10      	pop	{r4, pc}
    1fb8:	20000a40 	.word	0x20000a40

00001fbc <SERCOM3_Handler>:
    1fbc:	b510      	push	{r4, lr}
    1fbe:	4b02      	ldr	r3, [pc, #8]	; (1fc8 <SERCOM3_Handler+0xc>)
    1fc0:	68db      	ldr	r3, [r3, #12]
    1fc2:	2003      	movs	r0, #3
    1fc4:	4798      	blx	r3
    1fc6:	bd10      	pop	{r4, pc}
    1fc8:	20000a40 	.word	0x20000a40

00001fcc <SERCOM4_Handler>:
    1fcc:	b510      	push	{r4, lr}
    1fce:	4b02      	ldr	r3, [pc, #8]	; (1fd8 <SERCOM4_Handler+0xc>)
    1fd0:	691b      	ldr	r3, [r3, #16]
    1fd2:	2004      	movs	r0, #4
    1fd4:	4798      	blx	r3
    1fd6:	bd10      	pop	{r4, pc}
    1fd8:	20000a40 	.word	0x20000a40

00001fdc <SERCOM5_Handler>:
    1fdc:	b510      	push	{r4, lr}
    1fde:	4b02      	ldr	r3, [pc, #8]	; (1fe8 <SERCOM5_Handler+0xc>)
    1fe0:	695b      	ldr	r3, [r3, #20]
    1fe2:	2005      	movs	r0, #5
    1fe4:	4798      	blx	r3
    1fe6:	bd10      	pop	{r4, pc}
    1fe8:	20000a40 	.word	0x20000a40

00001fec <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1fec:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fee:	46d6      	mov	lr, sl
    1ff0:	464f      	mov	r7, r9
    1ff2:	4646      	mov	r6, r8
    1ff4:	b5c0      	push	{r6, r7, lr}
    1ff6:	b08a      	sub	sp, #40	; 0x28
    1ff8:	0006      	movs	r6, r0
    1ffa:	000f      	movs	r7, r1
    1ffc:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1ffe:	6031      	str	r1, [r6, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    2000:	680b      	ldr	r3, [r1, #0]
    2002:	079b      	lsls	r3, r3, #30
    2004:	d40a      	bmi.n	201c <STACK_SIZE+0x1c>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    2006:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    2008:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    200a:	07db      	lsls	r3, r3, #31
    200c:	d400      	bmi.n	2010 <STACK_SIZE+0x10>
    200e:	e097      	b.n	2140 <STACK_SIZE+0x140>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    2010:	b00a      	add	sp, #40	; 0x28
    2012:	bc1c      	pop	{r2, r3, r4}
    2014:	4690      	mov	r8, r2
    2016:	4699      	mov	r9, r3
    2018:	46a2      	mov	sl, r4
    201a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    201c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    201e:	9305      	str	r3, [sp, #20]
    2020:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    2022:	9306      	str	r3, [sp, #24]
    2024:	6b13      	ldr	r3, [r2, #48]	; 0x30
    2026:	9307      	str	r3, [sp, #28]
    2028:	6b53      	ldr	r3, [r2, #52]	; 0x34
    202a:	9308      	str	r3, [sp, #32]
    202c:	2500      	movs	r5, #0
    202e:	e00a      	b.n	2046 <STACK_SIZE+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2030:	0038      	movs	r0, r7
    2032:	4b9a      	ldr	r3, [pc, #616]	; (229c <STACK_SIZE+0x29c>)
    2034:	4798      	blx	r3
    2036:	e00e      	b.n	2056 <STACK_SIZE+0x56>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    2038:	230f      	movs	r3, #15
    203a:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    203c:	4581      	cmp	r9, r0
    203e:	d130      	bne.n	20a2 <STACK_SIZE+0xa2>
    2040:	3501      	adds	r5, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    2042:	2d04      	cmp	r5, #4
    2044:	d031      	beq.n	20aa <STACK_SIZE+0xaa>
    2046:	b2e9      	uxtb	r1, r5
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2048:	00ab      	lsls	r3, r5, #2
    204a:	aa02      	add	r2, sp, #8
    204c:	200c      	movs	r0, #12
    204e:	1812      	adds	r2, r2, r0
    2050:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    2052:	2800      	cmp	r0, #0
    2054:	d0ec      	beq.n	2030 <STACK_SIZE+0x30>
		if (current_pinmux == PINMUX_UNUSED) {
    2056:	1c43      	adds	r3, r0, #1
    2058:	d0f2      	beq.n	2040 <STACK_SIZE+0x40>
		if ((current_pinmux & 0xFFFF) !=
    205a:	0401      	lsls	r1, r0, #16
    205c:	0c0b      	lsrs	r3, r1, #16
    205e:	4699      	mov	r9, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    2060:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    2062:	b2c3      	uxtb	r3, r0
    2064:	469c      	mov	ip, r3
		return NULL;
    2066:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2068:	0602      	lsls	r2, r0, #24
    206a:	d405      	bmi.n	2078 <STACK_SIZE+0x78>
		return &(ports[port_index]->Group[group_index]);
    206c:	4663      	mov	r3, ip
    206e:	095b      	lsrs	r3, r3, #5
    2070:	01db      	lsls	r3, r3, #7
    2072:	4a8b      	ldr	r2, [pc, #556]	; (22a0 <STACK_SIZE+0x2a0>)
    2074:	4690      	mov	r8, r2
    2076:	4443      	add	r3, r8
	uint32_t pin_index = (gpio_pin % 32);
    2078:	221f      	movs	r2, #31
    207a:	4660      	mov	r0, ip
    207c:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    207e:	1898      	adds	r0, r3, r2
    2080:	3040      	adds	r0, #64	; 0x40
    2082:	7800      	ldrb	r0, [r0, #0]
    2084:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    2086:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    2088:	4651      	mov	r1, sl
    208a:	07c9      	lsls	r1, r1, #31
    208c:	d5d6      	bpl.n	203c <STACK_SIZE+0x3c>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    208e:	0852      	lsrs	r2, r2, #1
    2090:	189b      	adds	r3, r3, r2
    2092:	3330      	adds	r3, #48	; 0x30
    2094:	7818      	ldrb	r0, [r3, #0]
    2096:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    2098:	4663      	mov	r3, ip
    209a:	07db      	lsls	r3, r3, #31
    209c:	d5cc      	bpl.n	2038 <STACK_SIZE+0x38>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    209e:	0900      	lsrs	r0, r0, #4
    20a0:	e7cc      	b.n	203c <STACK_SIZE+0x3c>
			module->hw = NULL;
    20a2:	2300      	movs	r3, #0
    20a4:	6033      	str	r3, [r6, #0]
			return STATUS_ERR_DENIED;
    20a6:	201c      	movs	r0, #28
    20a8:	e7b2      	b.n	2010 <STACK_SIZE+0x10>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    20aa:	2011      	movs	r0, #17
    20ac:	4b7d      	ldr	r3, [pc, #500]	; (22a4 <STACK_SIZE+0x2a4>)
    20ae:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    20b0:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    20b2:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    20b4:	2a01      	cmp	r2, #1
    20b6:	d026      	beq.n	2106 <STACK_SIZE+0x106>
	ctrla |= config->mux_setting;
    20b8:	6863      	ldr	r3, [r4, #4]
    20ba:	68a2      	ldr	r2, [r4, #8]
    20bc:	4313      	orrs	r3, r2
    20be:	68e2      	ldr	r2, [r4, #12]
    20c0:	4313      	orrs	r3, r2
    20c2:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    20c4:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    20c6:	7c61      	ldrb	r1, [r4, #17]
    20c8:	2900      	cmp	r1, #0
    20ca:	d001      	beq.n	20d0 <STACK_SIZE+0xd0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    20cc:	2180      	movs	r1, #128	; 0x80
    20ce:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    20d0:	7ca1      	ldrb	r1, [r4, #18]
    20d2:	2900      	cmp	r1, #0
    20d4:	d002      	beq.n	20dc <STACK_SIZE+0xdc>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    20d6:	2180      	movs	r1, #128	; 0x80
    20d8:	0289      	lsls	r1, r1, #10
    20da:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    20dc:	7ce1      	ldrb	r1, [r4, #19]
    20de:	2900      	cmp	r1, #0
    20e0:	d002      	beq.n	20e8 <STACK_SIZE+0xe8>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    20e2:	2180      	movs	r1, #128	; 0x80
    20e4:	0089      	lsls	r1, r1, #2
    20e6:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    20e8:	7d21      	ldrb	r1, [r4, #20]
    20ea:	2900      	cmp	r1, #0
    20ec:	d002      	beq.n	20f4 <STACK_SIZE+0xf4>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    20ee:	2180      	movs	r1, #128	; 0x80
    20f0:	0189      	lsls	r1, r1, #6
    20f2:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    20f4:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    20f6:	2002      	movs	r0, #2
    20f8:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    20fa:	428b      	cmp	r3, r1
    20fc:	d017      	beq.n	212e <STACK_SIZE+0x12e>
	module->hw = NULL;
    20fe:	2300      	movs	r3, #0
    2100:	6033      	str	r3, [r6, #0]
	return STATUS_ERR_DENIED;
    2102:	201c      	movs	r0, #28
    2104:	e784      	b.n	2010 <STACK_SIZE+0x10>
		enum status_code error_code = _sercom_get_sync_baud_val(
    2106:	aa04      	add	r2, sp, #16
    2108:	0001      	movs	r1, r0
    210a:	69a0      	ldr	r0, [r4, #24]
    210c:	4b66      	ldr	r3, [pc, #408]	; (22a8 <STACK_SIZE+0x2a8>)
    210e:	4798      	blx	r3
    2110:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    2112:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    2114:	2b00      	cmp	r3, #0
    2116:	d000      	beq.n	211a <STACK_SIZE+0x11a>
    2118:	e77a      	b.n	2010 <STACK_SIZE+0x10>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    211a:	7b3b      	ldrb	r3, [r7, #12]
    211c:	b2db      	uxtb	r3, r3
    211e:	aa04      	add	r2, sp, #16
    2120:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    2122:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    2124:	429a      	cmp	r2, r3
    2126:	d000      	beq.n	212a <STACK_SIZE+0x12a>
    2128:	e772      	b.n	2010 <STACK_SIZE+0x10>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    212a:	350c      	adds	r5, #12
    212c:	e7c4      	b.n	20b8 <STACK_SIZE+0xb8>
			spi_module->CTRLB.reg == ctrlb) {
    212e:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    2130:	4293      	cmp	r3, r2
    2132:	d1e4      	bne.n	20fe <STACK_SIZE+0xfe>
		module->mode           = config->mode;
    2134:	7823      	ldrb	r3, [r4, #0]
    2136:	7173      	strb	r3, [r6, #5]
		module->character_size = config->character_size;
    2138:	7c23      	ldrb	r3, [r4, #16]
    213a:	71b3      	strb	r3, [r6, #6]
		return STATUS_OK;
    213c:	2000      	movs	r0, #0
    213e:	e767      	b.n	2010 <STACK_SIZE+0x10>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2140:	0008      	movs	r0, r1
    2142:	4b5a      	ldr	r3, [pc, #360]	; (22ac <STACK_SIZE+0x2ac>)
    2144:	4798      	blx	r3
	if (sercom_index == 5) {
    2146:	2805      	cmp	r0, #5
    2148:	d100      	bne.n	214c <STACK_SIZE+0x14c>
    214a:	e09f      	b.n	228c <STACK_SIZE+0x28c>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    214c:	0003      	movs	r3, r0
    214e:	3312      	adds	r3, #18
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    2150:	4957      	ldr	r1, [pc, #348]	; (22b0 <STACK_SIZE+0x2b0>)
    2152:	69cd      	ldr	r5, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2154:	2201      	movs	r2, #1
    2156:	4082      	lsls	r2, r0
    2158:	432a      	orrs	r2, r5
    215a:	61ca      	str	r2, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    215c:	a909      	add	r1, sp, #36	; 0x24
    215e:	2524      	movs	r5, #36	; 0x24
    2160:	5d62      	ldrb	r2, [r4, r5]
    2162:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2164:	b2db      	uxtb	r3, r3
    2166:	9301      	str	r3, [sp, #4]
    2168:	0018      	movs	r0, r3
    216a:	4b52      	ldr	r3, [pc, #328]	; (22b4 <STACK_SIZE+0x2b4>)
    216c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    216e:	9801      	ldr	r0, [sp, #4]
    2170:	4b51      	ldr	r3, [pc, #324]	; (22b8 <STACK_SIZE+0x2b8>)
    2172:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2174:	5d60      	ldrb	r0, [r4, r5]
    2176:	2100      	movs	r1, #0
    2178:	4b50      	ldr	r3, [pc, #320]	; (22bc <STACK_SIZE+0x2bc>)
    217a:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    217c:	7823      	ldrb	r3, [r4, #0]
    217e:	2b01      	cmp	r3, #1
    2180:	d019      	beq.n	21b6 <STACK_SIZE+0x1b6>
	SercomSpi *const spi_module = &(module->hw->SPI);
    2182:	6833      	ldr	r3, [r6, #0]
    2184:	4698      	mov	r8, r3
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2186:	ab04      	add	r3, sp, #16
    2188:	2280      	movs	r2, #128	; 0x80
    218a:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    218c:	2200      	movs	r2, #0
    218e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2190:	2101      	movs	r1, #1
    2192:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    2194:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    2196:	7823      	ldrb	r3, [r4, #0]
    2198:	2b00      	cmp	r3, #0
    219a:	d101      	bne.n	21a0 <STACK_SIZE+0x1a0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    219c:	ab04      	add	r3, sp, #16
    219e:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    21a0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    21a2:	9305      	str	r3, [sp, #20]
    21a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    21a6:	9306      	str	r3, [sp, #24]
    21a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
    21aa:	9307      	str	r3, [sp, #28]
    21ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
    21ae:	9308      	str	r3, [sp, #32]
    21b0:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    21b2:	ad05      	add	r5, sp, #20
    21b4:	e011      	b.n	21da <STACK_SIZE+0x1da>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    21b6:	683b      	ldr	r3, [r7, #0]
    21b8:	220c      	movs	r2, #12
    21ba:	4313      	orrs	r3, r2
    21bc:	603b      	str	r3, [r7, #0]
    21be:	e7e0      	b.n	2182 <STACK_SIZE+0x182>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    21c0:	4640      	mov	r0, r8
    21c2:	4b36      	ldr	r3, [pc, #216]	; (229c <STACK_SIZE+0x29c>)
    21c4:	4798      	blx	r3
    21c6:	e00d      	b.n	21e4 <STACK_SIZE+0x1e4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    21c8:	a904      	add	r1, sp, #16
    21ca:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    21cc:	0c00      	lsrs	r0, r0, #16
    21ce:	b2c0      	uxtb	r0, r0
    21d0:	4b3b      	ldr	r3, [pc, #236]	; (22c0 <STACK_SIZE+0x2c0>)
    21d2:	4798      	blx	r3
    21d4:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    21d6:	2f04      	cmp	r7, #4
    21d8:	d007      	beq.n	21ea <STACK_SIZE+0x1ea>
    21da:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    21dc:	00bb      	lsls	r3, r7, #2
    21de:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    21e0:	2800      	cmp	r0, #0
    21e2:	d0ed      	beq.n	21c0 <STACK_SIZE+0x1c0>
		if (current_pinmux != PINMUX_UNUSED) {
    21e4:	1c43      	adds	r3, r0, #1
    21e6:	d1ef      	bne.n	21c8 <STACK_SIZE+0x1c8>
    21e8:	e7f4      	b.n	21d4 <STACK_SIZE+0x1d4>
	module->mode             = config->mode;
    21ea:	7823      	ldrb	r3, [r4, #0]
    21ec:	7173      	strb	r3, [r6, #5]
	module->character_size   = config->character_size;
    21ee:	7c23      	ldrb	r3, [r4, #16]
    21f0:	71b3      	strb	r3, [r6, #6]
	module->receiver_enabled = config->receiver_enable;
    21f2:	7ca3      	ldrb	r3, [r4, #18]
    21f4:	71f3      	strb	r3, [r6, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    21f6:	7d23      	ldrb	r3, [r4, #20]
    21f8:	7233      	strb	r3, [r6, #8]
	uint16_t baud = 0;
    21fa:	2200      	movs	r2, #0
    21fc:	ab02      	add	r3, sp, #8
    21fe:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    2200:	7823      	ldrb	r3, [r4, #0]
    2202:	2b01      	cmp	r3, #1
    2204:	d02a      	beq.n	225c <STACK_SIZE+0x25c>
	ctrla |= config->transfer_mode;
    2206:	6863      	ldr	r3, [r4, #4]
    2208:	68a2      	ldr	r2, [r4, #8]
    220a:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    220c:	68e2      	ldr	r2, [r4, #12]
    220e:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    2210:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    2212:	7c62      	ldrb	r2, [r4, #17]
    2214:	2a00      	cmp	r2, #0
    2216:	d103      	bne.n	2220 <STACK_SIZE+0x220>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    2218:	4a2a      	ldr	r2, [pc, #168]	; (22c4 <STACK_SIZE+0x2c4>)
    221a:	7892      	ldrb	r2, [r2, #2]
    221c:	0792      	lsls	r2, r2, #30
    221e:	d501      	bpl.n	2224 <STACK_SIZE+0x224>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    2220:	2280      	movs	r2, #128	; 0x80
    2222:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    2224:	7ca2      	ldrb	r2, [r4, #18]
    2226:	2a00      	cmp	r2, #0
    2228:	d002      	beq.n	2230 <STACK_SIZE+0x230>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    222a:	2280      	movs	r2, #128	; 0x80
    222c:	0292      	lsls	r2, r2, #10
    222e:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    2230:	7ce2      	ldrb	r2, [r4, #19]
    2232:	2a00      	cmp	r2, #0
    2234:	d002      	beq.n	223c <STACK_SIZE+0x23c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    2236:	2280      	movs	r2, #128	; 0x80
    2238:	0092      	lsls	r2, r2, #2
    223a:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    223c:	7d22      	ldrb	r2, [r4, #20]
    223e:	2a00      	cmp	r2, #0
    2240:	d002      	beq.n	2248 <STACK_SIZE+0x248>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    2242:	2280      	movs	r2, #128	; 0x80
    2244:	0192      	lsls	r2, r2, #6
    2246:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    2248:	4642      	mov	r2, r8
    224a:	6812      	ldr	r2, [r2, #0]
    224c:	4313      	orrs	r3, r2
    224e:	4642      	mov	r2, r8
    2250:	6013      	str	r3, [r2, #0]
	spi_module->CTRLB.reg |= ctrlb;
    2252:	6853      	ldr	r3, [r2, #4]
    2254:	430b      	orrs	r3, r1
    2256:	6053      	str	r3, [r2, #4]
	return STATUS_OK;
    2258:	2000      	movs	r0, #0
    225a:	e6d9      	b.n	2010 <STACK_SIZE+0x10>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    225c:	6830      	ldr	r0, [r6, #0]
    225e:	4b13      	ldr	r3, [pc, #76]	; (22ac <STACK_SIZE+0x2ac>)
    2260:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2262:	3012      	adds	r0, #18
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    2264:	b2c0      	uxtb	r0, r0
    2266:	4b0f      	ldr	r3, [pc, #60]	; (22a4 <STACK_SIZE+0x2a4>)
    2268:	4798      	blx	r3
    226a:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    226c:	ab02      	add	r3, sp, #8
    226e:	1d9a      	adds	r2, r3, #6
    2270:	69a0      	ldr	r0, [r4, #24]
    2272:	4b0d      	ldr	r3, [pc, #52]	; (22a8 <STACK_SIZE+0x2a8>)
    2274:	4798      	blx	r3
    2276:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    2278:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    227a:	2b00      	cmp	r3, #0
    227c:	d000      	beq.n	2280 <STACK_SIZE+0x280>
    227e:	e6c7      	b.n	2010 <STACK_SIZE+0x10>
		spi_module->BAUD.reg = (uint8_t)baud;
    2280:	ab02      	add	r3, sp, #8
    2282:	3306      	adds	r3, #6
    2284:	781b      	ldrb	r3, [r3, #0]
    2286:	4642      	mov	r2, r8
    2288:	7313      	strb	r3, [r2, #12]
    228a:	e7bc      	b.n	2206 <STACK_SIZE+0x206>
			break;
		case SYSTEM_CLOCK_APB_APBD:
			MCLK->APBDMASK.reg |= mask;
    228c:	4a08      	ldr	r2, [pc, #32]	; (22b0 <STACK_SIZE+0x2b0>)
    228e:	6a13      	ldr	r3, [r2, #32]
    2290:	2102      	movs	r1, #2
    2292:	430b      	orrs	r3, r1
    2294:	6213      	str	r3, [r2, #32]
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    2296:	2318      	movs	r3, #24
    2298:	e760      	b.n	215c <STACK_SIZE+0x15c>
    229a:	46c0      	nop			; (mov r8, r8)
    229c:	00001d89 	.word	0x00001d89
    22a0:	40002800 	.word	0x40002800
    22a4:	00003149 	.word	0x00003149
    22a8:	00001c7f 	.word	0x00001c7f
    22ac:	00001ee5 	.word	0x00001ee5
    22b0:	40000400 	.word	0x40000400
    22b4:	00003125 	.word	0x00003125
    22b8:	000030b5 	.word	0x000030b5
    22bc:	00001d3d 	.word	0x00001d3d
    22c0:	00003221 	.word	0x00003221
    22c4:	41002000 	.word	0x41002000

000022c8 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    22c8:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    22ca:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    22cc:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    22ce:	2c01      	cmp	r4, #1
    22d0:	d001      	beq.n	22d6 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    22d2:	0018      	movs	r0, r3
    22d4:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    22d6:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    22d8:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    22da:	2c00      	cmp	r4, #0
    22dc:	d1f9      	bne.n	22d2 <spi_select_slave+0xa>
		if (select) {
    22de:	2a00      	cmp	r2, #0
    22e0:	d058      	beq.n	2394 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    22e2:	784b      	ldrb	r3, [r1, #1]
    22e4:	2b00      	cmp	r3, #0
    22e6:	d044      	beq.n	2372 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    22e8:	6803      	ldr	r3, [r0, #0]
    22ea:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    22ec:	07db      	lsls	r3, r3, #31
    22ee:	d410      	bmi.n	2312 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    22f0:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    22f2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    22f4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    22f6:	2900      	cmp	r1, #0
    22f8:	d104      	bne.n	2304 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    22fa:	0953      	lsrs	r3, r2, #5
    22fc:	01db      	lsls	r3, r3, #7
    22fe:	492e      	ldr	r1, [pc, #184]	; (23b8 <spi_select_slave+0xf0>)
    2300:	468c      	mov	ip, r1
    2302:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2304:	211f      	movs	r1, #31
    2306:	4011      	ands	r1, r2
    2308:	2201      	movs	r2, #1
    230a:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    230c:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    230e:	2305      	movs	r3, #5
    2310:	e7df      	b.n	22d2 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    2312:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    2314:	09d4      	lsrs	r4, r2, #7
		return NULL;
    2316:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2318:	2c00      	cmp	r4, #0
    231a:	d104      	bne.n	2326 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    231c:	0953      	lsrs	r3, r2, #5
    231e:	01db      	lsls	r3, r3, #7
    2320:	4c25      	ldr	r4, [pc, #148]	; (23b8 <spi_select_slave+0xf0>)
    2322:	46a4      	mov	ip, r4
    2324:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2326:	241f      	movs	r4, #31
    2328:	4014      	ands	r4, r2
    232a:	2201      	movs	r2, #1
    232c:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    232e:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2330:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2332:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2334:	07d2      	lsls	r2, r2, #31
    2336:	d501      	bpl.n	233c <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2338:	788a      	ldrb	r2, [r1, #2]
    233a:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    233c:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    233e:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    2340:	2a00      	cmp	r2, #0
    2342:	d1c6      	bne.n	22d2 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    2344:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    2346:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2348:	7e13      	ldrb	r3, [r2, #24]
    234a:	420b      	tst	r3, r1
    234c:	d0fc      	beq.n	2348 <spi_select_slave+0x80>
    234e:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    2350:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2352:	0749      	lsls	r1, r1, #29
    2354:	d5bd      	bpl.n	22d2 <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2356:	8b53      	ldrh	r3, [r2, #26]
    2358:	075b      	lsls	r3, r3, #29
    235a:	d501      	bpl.n	2360 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    235c:	2304      	movs	r3, #4
    235e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2360:	7983      	ldrb	r3, [r0, #6]
    2362:	2b01      	cmp	r3, #1
    2364:	d002      	beq.n	236c <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2366:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2368:	2300      	movs	r3, #0
    236a:	e7b2      	b.n	22d2 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    236c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    236e:	2300      	movs	r3, #0
    2370:	e7af      	b.n	22d2 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    2372:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    2374:	09d1      	lsrs	r1, r2, #7
		return NULL;
    2376:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2378:	2900      	cmp	r1, #0
    237a:	d104      	bne.n	2386 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    237c:	0953      	lsrs	r3, r2, #5
    237e:	01db      	lsls	r3, r3, #7
    2380:	490d      	ldr	r1, [pc, #52]	; (23b8 <spi_select_slave+0xf0>)
    2382:	468c      	mov	ip, r1
    2384:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2386:	211f      	movs	r1, #31
    2388:	4011      	ands	r1, r2
    238a:	2201      	movs	r2, #1
    238c:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    238e:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    2390:	2300      	movs	r3, #0
    2392:	e79e      	b.n	22d2 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    2394:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    2396:	09d1      	lsrs	r1, r2, #7
		return NULL;
    2398:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    239a:	2900      	cmp	r1, #0
    239c:	d104      	bne.n	23a8 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    239e:	0953      	lsrs	r3, r2, #5
    23a0:	01db      	lsls	r3, r3, #7
    23a2:	4905      	ldr	r1, [pc, #20]	; (23b8 <spi_select_slave+0xf0>)
    23a4:	468c      	mov	ip, r1
    23a6:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    23a8:	211f      	movs	r1, #31
    23aa:	4011      	ands	r1, r2
    23ac:	2201      	movs	r2, #1
    23ae:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    23b0:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    23b2:	2300      	movs	r3, #0
    23b4:	e78d      	b.n	22d2 <spi_select_slave+0xa>
    23b6:	46c0      	nop			; (mov r8, r8)
    23b8:	40002800 	.word	0x40002800

000023bc <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    23bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    23be:	46de      	mov	lr, fp
    23c0:	4657      	mov	r7, sl
    23c2:	464e      	mov	r6, r9
    23c4:	4645      	mov	r5, r8
    23c6:	b5e0      	push	{r5, r6, r7, lr}
    23c8:	b091      	sub	sp, #68	; 0x44
    23ca:	0005      	movs	r5, r0
    23cc:	000c      	movs	r4, r1
    23ce:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    23d0:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    23d2:	0008      	movs	r0, r1
    23d4:	4bc4      	ldr	r3, [pc, #784]	; (26e8 <usart_init+0x32c>)
    23d6:	4798      	blx	r3
    23d8:	0002      	movs	r2, r0
	uint32_t pm_index, gclk_index; 
#if (SAML22) || (SAMC20) 
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
    23da:	2805      	cmp	r0, #5
    23dc:	d00d      	beq.n	23fa <usart_init+0x3e>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    23de:	0007      	movs	r7, r0
    23e0:	3712      	adds	r7, #18
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    23e2:	0003      	movs	r3, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    23e4:	6821      	ldr	r1, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    23e6:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    23e8:	07c9      	lsls	r1, r1, #31
    23ea:	d509      	bpl.n	2400 <usart_init+0x44>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    23ec:	b011      	add	sp, #68	; 0x44
    23ee:	bc3c      	pop	{r2, r3, r4, r5}
    23f0:	4690      	mov	r8, r2
    23f2:	4699      	mov	r9, r3
    23f4:	46a2      	mov	sl, r4
    23f6:	46ab      	mov	fp, r5
    23f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    23fa:	2718      	movs	r7, #24
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
    23fc:	2301      	movs	r3, #1
    23fe:	e7f1      	b.n	23e4 <usart_init+0x28>
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2400:	6821      	ldr	r1, [r4, #0]
		return STATUS_ERR_DENIED;
    2402:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2404:	0789      	lsls	r1, r1, #30
    2406:	d4f1      	bmi.n	23ec <usart_init+0x30>
	if (sercom_index == 5) {
    2408:	2a05      	cmp	r2, #5
    240a:	d049      	beq.n	24a0 <usart_init+0xe4>
			MCLK->APBCMASK.reg |= mask;
    240c:	49b7      	ldr	r1, [pc, #732]	; (26ec <usart_init+0x330>)
    240e:	69c8      	ldr	r0, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
    2410:	2201      	movs	r2, #1
    2412:	409a      	lsls	r2, r3
    2414:	0013      	movs	r3, r2
    2416:	4303      	orrs	r3, r0
    2418:	61cb      	str	r3, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    241a:	a90f      	add	r1, sp, #60	; 0x3c
    241c:	232d      	movs	r3, #45	; 0x2d
    241e:	4698      	mov	r8, r3
    2420:	5cf3      	ldrb	r3, [r6, r3]
    2422:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2424:	b2ff      	uxtb	r7, r7
    2426:	0038      	movs	r0, r7
    2428:	4bb1      	ldr	r3, [pc, #708]	; (26f0 <usart_init+0x334>)
    242a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    242c:	0038      	movs	r0, r7
    242e:	4bb1      	ldr	r3, [pc, #708]	; (26f4 <usart_init+0x338>)
    2430:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2432:	4643      	mov	r3, r8
    2434:	5cf0      	ldrb	r0, [r6, r3]
    2436:	2100      	movs	r1, #0
    2438:	4baf      	ldr	r3, [pc, #700]	; (26f8 <usart_init+0x33c>)
    243a:	4798      	blx	r3
	module->character_size = config->character_size;
    243c:	7af3      	ldrb	r3, [r6, #11]
    243e:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    2440:	2324      	movs	r3, #36	; 0x24
    2442:	5cf3      	ldrb	r3, [r6, r3]
    2444:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    2446:	2325      	movs	r3, #37	; 0x25
    2448:	5cf3      	ldrb	r3, [r6, r3]
    244a:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    244c:	7ef3      	ldrb	r3, [r6, #27]
    244e:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    2450:	7f33      	ldrb	r3, [r6, #28]
    2452:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2454:	682b      	ldr	r3, [r5, #0]
    2456:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2458:	0018      	movs	r0, r3
    245a:	4ba3      	ldr	r3, [pc, #652]	; (26e8 <usart_init+0x32c>)
    245c:	4798      	blx	r3
	if (sercom_index == 5) {
    245e:	2805      	cmp	r0, #5
    2460:	d026      	beq.n	24b0 <usart_init+0xf4>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2462:	3012      	adds	r0, #18
	uint16_t baud  = 0;
    2464:	2200      	movs	r2, #0
    2466:	230e      	movs	r3, #14
    2468:	a906      	add	r1, sp, #24
    246a:	468c      	mov	ip, r1
    246c:	4463      	add	r3, ip
    246e:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    2470:	8a32      	ldrh	r2, [r6, #16]
    2472:	9202      	str	r2, [sp, #8]
    2474:	2380      	movs	r3, #128	; 0x80
    2476:	01db      	lsls	r3, r3, #7
    2478:	429a      	cmp	r2, r3
    247a:	d100      	bne.n	247e <usart_init+0xc2>
    247c:	e0a7      	b.n	25ce <usart_init+0x212>
    247e:	d919      	bls.n	24b4 <usart_init+0xf8>
    2480:	23c0      	movs	r3, #192	; 0xc0
    2482:	01db      	lsls	r3, r3, #7
    2484:	9a02      	ldr	r2, [sp, #8]
    2486:	429a      	cmp	r2, r3
    2488:	d100      	bne.n	248c <usart_init+0xd0>
    248a:	e09b      	b.n	25c4 <usart_init+0x208>
    248c:	2380      	movs	r3, #128	; 0x80
    248e:	021b      	lsls	r3, r3, #8
    2490:	429a      	cmp	r2, r3
    2492:	d000      	beq.n	2496 <usart_init+0xda>
    2494:	e123      	b.n	26de <usart_init+0x322>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    2496:	2303      	movs	r3, #3
    2498:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    249a:	2300      	movs	r3, #0
    249c:	9307      	str	r3, [sp, #28]
    249e:	e012      	b.n	24c6 <usart_init+0x10a>
			MCLK->APBDMASK.reg |= mask;
    24a0:	4992      	ldr	r1, [pc, #584]	; (26ec <usart_init+0x330>)
    24a2:	6a08      	ldr	r0, [r1, #32]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
    24a4:	3a04      	subs	r2, #4
    24a6:	409a      	lsls	r2, r3
    24a8:	0013      	movs	r3, r2
    24aa:	4303      	orrs	r3, r0
    24ac:	620b      	str	r3, [r1, #32]
    24ae:	e7b4      	b.n	241a <usart_init+0x5e>
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    24b0:	2018      	movs	r0, #24
    24b2:	e7d7      	b.n	2464 <usart_init+0xa8>
	switch (config->sample_rate) {
    24b4:	2380      	movs	r3, #128	; 0x80
    24b6:	019b      	lsls	r3, r3, #6
    24b8:	429a      	cmp	r2, r3
    24ba:	d000      	beq.n	24be <usart_init+0x102>
    24bc:	e10f      	b.n	26de <usart_init+0x322>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    24be:	2310      	movs	r3, #16
    24c0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    24c2:	3b0f      	subs	r3, #15
    24c4:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    24c6:	6833      	ldr	r3, [r6, #0]
    24c8:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    24ca:	68f3      	ldr	r3, [r6, #12]
    24cc:	469b      	mov	fp, r3
		config->sample_adjustment |
    24ce:	6973      	ldr	r3, [r6, #20]
    24d0:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    24d2:	7e33      	ldrb	r3, [r6, #24]
    24d4:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    24d6:	2326      	movs	r3, #38	; 0x26
    24d8:	5cf3      	ldrb	r3, [r6, r3]
    24da:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    24dc:	6873      	ldr	r3, [r6, #4]
    24de:	4699      	mov	r9, r3
	switch (transfer_mode)
    24e0:	2b00      	cmp	r3, #0
    24e2:	d100      	bne.n	24e6 <usart_init+0x12a>
    24e4:	e09b      	b.n	261e <usart_init+0x262>
    24e6:	2380      	movs	r3, #128	; 0x80
    24e8:	055b      	lsls	r3, r3, #21
    24ea:	4599      	cmp	r9, r3
    24ec:	d104      	bne.n	24f8 <usart_init+0x13c>
			if (!config->use_external_clock) {
    24ee:	2327      	movs	r3, #39	; 0x27
    24f0:	5cf3      	ldrb	r3, [r6, r3]
    24f2:	2b00      	cmp	r3, #0
    24f4:	d100      	bne.n	24f8 <usart_init+0x13c>
    24f6:	e080      	b.n	25fa <usart_init+0x23e>
	if(config->encoding_format_enable) {
    24f8:	7e73      	ldrb	r3, [r6, #25]
    24fa:	2b00      	cmp	r3, #0
    24fc:	d002      	beq.n	2504 <usart_init+0x148>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    24fe:	7eb3      	ldrb	r3, [r6, #26]
    2500:	4642      	mov	r2, r8
    2502:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
    2504:	230e      	movs	r3, #14
    2506:	aa06      	add	r2, sp, #24
    2508:	4694      	mov	ip, r2
    250a:	4463      	add	r3, ip
    250c:	881b      	ldrh	r3, [r3, #0]
    250e:	4642      	mov	r2, r8
    2510:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    2512:	9b05      	ldr	r3, [sp, #20]
    2514:	465a      	mov	r2, fp
    2516:	4313      	orrs	r3, r2
    2518:	9a03      	ldr	r2, [sp, #12]
    251a:	4313      	orrs	r3, r2
    251c:	464a      	mov	r2, r9
    251e:	4313      	orrs	r3, r2
    2520:	9f02      	ldr	r7, [sp, #8]
    2522:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2524:	9b04      	ldr	r3, [sp, #16]
    2526:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    2528:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    252a:	4653      	mov	r3, sl
    252c:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    252e:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    2530:	2327      	movs	r3, #39	; 0x27
    2532:	5cf3      	ldrb	r3, [r6, r3]
    2534:	2b00      	cmp	r3, #0
    2536:	d101      	bne.n	253c <usart_init+0x180>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    2538:	3304      	adds	r3, #4
    253a:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    253c:	7e73      	ldrb	r3, [r6, #25]
    253e:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2540:	7f32      	ldrb	r2, [r6, #28]
    2542:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2544:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2546:	7f72      	ldrb	r2, [r6, #29]
    2548:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    254a:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    254c:	2224      	movs	r2, #36	; 0x24
    254e:	5cb2      	ldrb	r2, [r6, r2]
    2550:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2552:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    2554:	2225      	movs	r2, #37	; 0x25
    2556:	5cb2      	ldrb	r2, [r6, r2]
    2558:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    255a:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    255c:	7ab1      	ldrb	r1, [r6, #10]
    255e:	7af2      	ldrb	r2, [r6, #11]
    2560:	4311      	orrs	r1, r2
    2562:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    2564:	8933      	ldrh	r3, [r6, #8]
    2566:	2bff      	cmp	r3, #255	; 0xff
    2568:	d07d      	beq.n	2666 <usart_init+0x2aa>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    256a:	2280      	movs	r2, #128	; 0x80
    256c:	0452      	lsls	r2, r2, #17
    256e:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    2570:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    2572:	232c      	movs	r3, #44	; 0x2c
    2574:	5cf3      	ldrb	r3, [r6, r3]
    2576:	2b00      	cmp	r3, #0
    2578:	d103      	bne.n	2582 <usart_init+0x1c6>
    257a:	4b60      	ldr	r3, [pc, #384]	; (26fc <usart_init+0x340>)
    257c:	789b      	ldrb	r3, [r3, #2]
    257e:	079b      	lsls	r3, r3, #30
    2580:	d501      	bpl.n	2586 <usart_init+0x1ca>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    2582:	2380      	movs	r3, #128	; 0x80
    2584:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2586:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2588:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    258a:	2b00      	cmp	r3, #0
    258c:	d1fc      	bne.n	2588 <usart_init+0x1cc>
	usart_hw->CTRLB.reg = ctrlb;
    258e:	4643      	mov	r3, r8
    2590:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2592:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2594:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2596:	2b00      	cmp	r3, #0
    2598:	d1fc      	bne.n	2594 <usart_init+0x1d8>
	usart_hw->CTRLA.reg = ctrla;
    259a:	4643      	mov	r3, r8
    259c:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    259e:	ab0e      	add	r3, sp, #56	; 0x38
    25a0:	2280      	movs	r2, #128	; 0x80
    25a2:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    25a4:	2200      	movs	r2, #0
    25a6:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    25a8:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    25aa:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    25ac:	6b33      	ldr	r3, [r6, #48]	; 0x30
    25ae:	930a      	str	r3, [sp, #40]	; 0x28
    25b0:	6b73      	ldr	r3, [r6, #52]	; 0x34
    25b2:	930b      	str	r3, [sp, #44]	; 0x2c
    25b4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    25b6:	930c      	str	r3, [sp, #48]	; 0x30
    25b8:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    25ba:	9302      	str	r3, [sp, #8]
    25bc:	930d      	str	r3, [sp, #52]	; 0x34
    25be:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    25c0:	ae0a      	add	r6, sp, #40	; 0x28
    25c2:	e05e      	b.n	2682 <usart_init+0x2c6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    25c4:	2308      	movs	r3, #8
    25c6:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    25c8:	3b07      	subs	r3, #7
    25ca:	9307      	str	r3, [sp, #28]
    25cc:	e77b      	b.n	24c6 <usart_init+0x10a>
	ctrla = (uint32_t)config->data_order |
    25ce:	6833      	ldr	r3, [r6, #0]
    25d0:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    25d2:	68f3      	ldr	r3, [r6, #12]
    25d4:	469b      	mov	fp, r3
		config->sample_adjustment |
    25d6:	6973      	ldr	r3, [r6, #20]
    25d8:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    25da:	7e33      	ldrb	r3, [r6, #24]
    25dc:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    25de:	2326      	movs	r3, #38	; 0x26
    25e0:	5cf3      	ldrb	r3, [r6, r3]
    25e2:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    25e4:	6873      	ldr	r3, [r6, #4]
    25e6:	4699      	mov	r9, r3
	switch (transfer_mode)
    25e8:	2b00      	cmp	r3, #0
    25ea:	d014      	beq.n	2616 <usart_init+0x25a>
    25ec:	2380      	movs	r3, #128	; 0x80
    25ee:	055b      	lsls	r3, r3, #21
    25f0:	4599      	cmp	r9, r3
    25f2:	d100      	bne.n	25f6 <usart_init+0x23a>
    25f4:	e77b      	b.n	24ee <usart_init+0x132>
	enum status_code status_code = STATUS_OK;
    25f6:	2000      	movs	r0, #0
    25f8:	e020      	b.n	263c <usart_init+0x280>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    25fa:	6a33      	ldr	r3, [r6, #32]
    25fc:	001f      	movs	r7, r3
    25fe:	b2c0      	uxtb	r0, r0
    2600:	4b3f      	ldr	r3, [pc, #252]	; (2700 <usart_init+0x344>)
    2602:	4798      	blx	r3
    2604:	0001      	movs	r1, r0
    2606:	220e      	movs	r2, #14
    2608:	ab06      	add	r3, sp, #24
    260a:	469c      	mov	ip, r3
    260c:	4462      	add	r2, ip
    260e:	0038      	movs	r0, r7
    2610:	4b3c      	ldr	r3, [pc, #240]	; (2704 <usart_init+0x348>)
    2612:	4798      	blx	r3
    2614:	e012      	b.n	263c <usart_init+0x280>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2616:	2308      	movs	r3, #8
    2618:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    261a:	2300      	movs	r3, #0
    261c:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    261e:	2327      	movs	r3, #39	; 0x27
    2620:	5cf3      	ldrb	r3, [r6, r3]
    2622:	2b00      	cmp	r3, #0
    2624:	d00e      	beq.n	2644 <usart_init+0x288>
				status_code =
    2626:	9b06      	ldr	r3, [sp, #24]
    2628:	9300      	str	r3, [sp, #0]
    262a:	9b07      	ldr	r3, [sp, #28]
    262c:	220e      	movs	r2, #14
    262e:	a906      	add	r1, sp, #24
    2630:	468c      	mov	ip, r1
    2632:	4462      	add	r2, ip
    2634:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    2636:	6a30      	ldr	r0, [r6, #32]
    2638:	4f33      	ldr	r7, [pc, #204]	; (2708 <usart_init+0x34c>)
    263a:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    263c:	2800      	cmp	r0, #0
    263e:	d000      	beq.n	2642 <usart_init+0x286>
    2640:	e6d4      	b.n	23ec <usart_init+0x30>
    2642:	e759      	b.n	24f8 <usart_init+0x13c>
						_sercom_get_async_baud_val(config->baudrate,
    2644:	6a33      	ldr	r3, [r6, #32]
    2646:	001f      	movs	r7, r3
    2648:	b2c0      	uxtb	r0, r0
    264a:	4b2d      	ldr	r3, [pc, #180]	; (2700 <usart_init+0x344>)
    264c:	4798      	blx	r3
    264e:	0001      	movs	r1, r0
				status_code =
    2650:	9b06      	ldr	r3, [sp, #24]
    2652:	9300      	str	r3, [sp, #0]
    2654:	9b07      	ldr	r3, [sp, #28]
    2656:	220e      	movs	r2, #14
    2658:	a806      	add	r0, sp, #24
    265a:	4684      	mov	ip, r0
    265c:	4462      	add	r2, ip
    265e:	0038      	movs	r0, r7
    2660:	4f29      	ldr	r7, [pc, #164]	; (2708 <usart_init+0x34c>)
    2662:	47b8      	blx	r7
    2664:	e7ea      	b.n	263c <usart_init+0x280>
		if(config->lin_slave_enable) {
    2666:	7ef3      	ldrb	r3, [r6, #27]
    2668:	2b00      	cmp	r3, #0
    266a:	d082      	beq.n	2572 <usart_init+0x1b6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    266c:	2380      	movs	r3, #128	; 0x80
    266e:	04db      	lsls	r3, r3, #19
    2670:	431f      	orrs	r7, r3
    2672:	e77e      	b.n	2572 <usart_init+0x1b6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2674:	0020      	movs	r0, r4
    2676:	4b25      	ldr	r3, [pc, #148]	; (270c <usart_init+0x350>)
    2678:	4798      	blx	r3
    267a:	e007      	b.n	268c <usart_init+0x2d0>
    267c:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    267e:	2f04      	cmp	r7, #4
    2680:	d00d      	beq.n	269e <usart_init+0x2e2>
    2682:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2684:	00bb      	lsls	r3, r7, #2
    2686:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    2688:	2800      	cmp	r0, #0
    268a:	d0f3      	beq.n	2674 <usart_init+0x2b8>
		if (current_pinmux != PINMUX_UNUSED) {
    268c:	1c43      	adds	r3, r0, #1
    268e:	d0f5      	beq.n	267c <usart_init+0x2c0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2690:	a90e      	add	r1, sp, #56	; 0x38
    2692:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2694:	0c00      	lsrs	r0, r0, #16
    2696:	b2c0      	uxtb	r0, r0
    2698:	4b1d      	ldr	r3, [pc, #116]	; (2710 <usart_init+0x354>)
    269a:	4798      	blx	r3
    269c:	e7ee      	b.n	267c <usart_init+0x2c0>
		module->callback[i]            = NULL;
    269e:	2300      	movs	r3, #0
    26a0:	60eb      	str	r3, [r5, #12]
    26a2:	612b      	str	r3, [r5, #16]
    26a4:	616b      	str	r3, [r5, #20]
    26a6:	61ab      	str	r3, [r5, #24]
    26a8:	61eb      	str	r3, [r5, #28]
    26aa:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    26ac:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    26ae:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    26b0:	2200      	movs	r2, #0
    26b2:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    26b4:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    26b6:	3330      	adds	r3, #48	; 0x30
    26b8:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    26ba:	3301      	adds	r3, #1
    26bc:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    26be:	3301      	adds	r3, #1
    26c0:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    26c2:	3301      	adds	r3, #1
    26c4:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    26c6:	6828      	ldr	r0, [r5, #0]
    26c8:	4b07      	ldr	r3, [pc, #28]	; (26e8 <usart_init+0x32c>)
    26ca:	4798      	blx	r3
    26cc:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    26ce:	4911      	ldr	r1, [pc, #68]	; (2714 <usart_init+0x358>)
    26d0:	4b11      	ldr	r3, [pc, #68]	; (2718 <usart_init+0x35c>)
    26d2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    26d4:	00a4      	lsls	r4, r4, #2
    26d6:	4b11      	ldr	r3, [pc, #68]	; (271c <usart_init+0x360>)
    26d8:	50e5      	str	r5, [r4, r3]
	return status_code;
    26da:	2000      	movs	r0, #0
    26dc:	e686      	b.n	23ec <usart_init+0x30>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    26de:	2310      	movs	r3, #16
    26e0:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    26e2:	2300      	movs	r3, #0
    26e4:	9307      	str	r3, [sp, #28]
    26e6:	e6ee      	b.n	24c6 <usart_init+0x10a>
    26e8:	00001ee5 	.word	0x00001ee5
    26ec:	40000400 	.word	0x40000400
    26f0:	00003125 	.word	0x00003125
    26f4:	000030b5 	.word	0x000030b5
    26f8:	00001d3d 	.word	0x00001d3d
    26fc:	41002000 	.word	0x41002000
    2700:	00003149 	.word	0x00003149
    2704:	00001c7f 	.word	0x00001c7f
    2708:	00001ca9 	.word	0x00001ca9
    270c:	00001d89 	.word	0x00001d89
    2710:	00003221 	.word	0x00003221
    2714:	00002849 	.word	0x00002849
    2718:	00001f21 	.word	0x00001f21
    271c:	200010b0 	.word	0x200010b0

00002720 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2720:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    2722:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    2724:	2a00      	cmp	r2, #0
    2726:	d101      	bne.n	272c <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    2728:	0018      	movs	r0, r3
    272a:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    272c:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    272e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2730:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    2732:	2a00      	cmp	r2, #0
    2734:	d1f8      	bne.n	2728 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    2736:	6802      	ldr	r2, [r0, #0]
	usart_hw->DATA.reg = tx_data;
    2738:	8511      	strh	r1, [r2, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    273a:	2102      	movs	r1, #2
    273c:	7e13      	ldrb	r3, [r2, #24]
    273e:	420b      	tst	r3, r1
    2740:	d0fc      	beq.n	273c <usart_write_wait+0x1c>
	return STATUS_OK;
    2742:	2300      	movs	r3, #0
    2744:	e7f0      	b.n	2728 <usart_write_wait+0x8>

00002746 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2746:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    2748:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    274a:	2a00      	cmp	r2, #0
    274c:	d101      	bne.n	2752 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    274e:	0018      	movs	r0, r3
    2750:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    2752:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    2754:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2756:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    2758:	2a00      	cmp	r2, #0
    275a:	d1f8      	bne.n	274e <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    275c:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    275e:	7e10      	ldrb	r0, [r2, #24]
    2760:	0740      	lsls	r0, r0, #29
    2762:	d5f4      	bpl.n	274e <usart_read_wait+0x8>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2764:	8b53      	ldrh	r3, [r2, #26]
    2766:	b2db      	uxtb	r3, r3
	if (error_code) {
    2768:	0698      	lsls	r0, r3, #26
    276a:	d01d      	beq.n	27a8 <usart_read_wait+0x62>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    276c:	0798      	lsls	r0, r3, #30
    276e:	d503      	bpl.n	2778 <usart_read_wait+0x32>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2770:	2302      	movs	r3, #2
    2772:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    2774:	3318      	adds	r3, #24
    2776:	e7ea      	b.n	274e <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2778:	0758      	lsls	r0, r3, #29
    277a:	d503      	bpl.n	2784 <usart_read_wait+0x3e>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    277c:	2304      	movs	r3, #4
    277e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    2780:	331a      	adds	r3, #26
    2782:	e7e4      	b.n	274e <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2784:	07d8      	lsls	r0, r3, #31
    2786:	d503      	bpl.n	2790 <usart_read_wait+0x4a>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2788:	2301      	movs	r3, #1
    278a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    278c:	3312      	adds	r3, #18
    278e:	e7de      	b.n	274e <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    2790:	06d8      	lsls	r0, r3, #27
    2792:	d503      	bpl.n	279c <usart_read_wait+0x56>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2794:	2310      	movs	r3, #16
    2796:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    2798:	3332      	adds	r3, #50	; 0x32
    279a:	e7d8      	b.n	274e <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    279c:	069b      	lsls	r3, r3, #26
    279e:	d503      	bpl.n	27a8 <usart_read_wait+0x62>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    27a0:	2320      	movs	r3, #32
    27a2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    27a4:	3321      	adds	r3, #33	; 0x21
    27a6:	e7d2      	b.n	274e <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    27a8:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    27aa:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    27ac:	2300      	movs	r3, #0
    27ae:	e7ce      	b.n	274e <usart_read_wait+0x8>

000027b0 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    27b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    27b2:	46d6      	mov	lr, sl
    27b4:	b500      	push	{lr}
    27b6:	b084      	sub	sp, #16
    27b8:	0004      	movs	r4, r0
    27ba:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    27bc:	2017      	movs	r0, #23
	if (length == 0) {
    27be:	2a00      	cmp	r2, #0
    27c0:	d103      	bne.n	27ca <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    27c2:	b004      	add	sp, #16
    27c4:	bc04      	pop	{r2}
    27c6:	4692      	mov	sl, r2
    27c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    27ca:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    27cc:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    27ce:	2b00      	cmp	r3, #0
    27d0:	d0f7      	beq.n	27c2 <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    27d2:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    27d4:	3a01      	subs	r2, #1
    27d6:	b293      	uxth	r3, r2
    27d8:	469a      	mov	sl, r3
    27da:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    27dc:	2704      	movs	r7, #4
    27de:	e019      	b.n	2814 <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    27e0:	2300      	movs	r3, #0
    27e2:	aa02      	add	r2, sp, #8
    27e4:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    27e6:	1d91      	adds	r1, r2, #6
    27e8:	0020      	movs	r0, r4
    27ea:	4b15      	ldr	r3, [pc, #84]	; (2840 <usart_read_buffer_wait+0x90>)
    27ec:	4798      	blx	r3
		if (retval != STATUS_OK) {
    27ee:	2800      	cmp	r0, #0
    27f0:	d1e7      	bne.n	27c2 <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    27f2:	1c69      	adds	r1, r5, #1
    27f4:	b289      	uxth	r1, r1
    27f6:	ab02      	add	r3, sp, #8
    27f8:	88db      	ldrh	r3, [r3, #6]
    27fa:	9a01      	ldr	r2, [sp, #4]
    27fc:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    27fe:	7962      	ldrb	r2, [r4, #5]
    2800:	2a01      	cmp	r2, #1
    2802:	d014      	beq.n	282e <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    2804:	000d      	movs	r5, r1
	while (length--) {
    2806:	4653      	mov	r3, sl
    2808:	3b01      	subs	r3, #1
    280a:	b29b      	uxth	r3, r3
    280c:	469a      	mov	sl, r3
    280e:	4b0d      	ldr	r3, [pc, #52]	; (2844 <usart_read_buffer_wait+0x94>)
    2810:	459a      	cmp	sl, r3
    2812:	d0d6      	beq.n	27c2 <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    2814:	7e33      	ldrb	r3, [r6, #24]
    2816:	423b      	tst	r3, r7
    2818:	d1e2      	bne.n	27e0 <usart_read_buffer_wait+0x30>
    281a:	4b0a      	ldr	r3, [pc, #40]	; (2844 <usart_read_buffer_wait+0x94>)
    281c:	7e32      	ldrb	r2, [r6, #24]
    281e:	423a      	tst	r2, r7
    2820:	d1de      	bne.n	27e0 <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    2822:	2b01      	cmp	r3, #1
    2824:	d009      	beq.n	283a <usart_read_buffer_wait+0x8a>
    2826:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    2828:	2b00      	cmp	r3, #0
    282a:	d1f7      	bne.n	281c <usart_read_buffer_wait+0x6c>
    282c:	e7d8      	b.n	27e0 <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    282e:	3502      	adds	r5, #2
    2830:	b2ad      	uxth	r5, r5
    2832:	0a1b      	lsrs	r3, r3, #8
    2834:	9a01      	ldr	r2, [sp, #4]
    2836:	5453      	strb	r3, [r2, r1]
    2838:	e7e5      	b.n	2806 <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    283a:	2012      	movs	r0, #18
    283c:	e7c1      	b.n	27c2 <usart_read_buffer_wait+0x12>
    283e:	46c0      	nop			; (mov r8, r8)
    2840:	00002747 	.word	0x00002747
    2844:	0000ffff 	.word	0x0000ffff

00002848 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    284a:	0080      	lsls	r0, r0, #2
    284c:	4b62      	ldr	r3, [pc, #392]	; (29d8 <_usart_interrupt_handler+0x190>)
    284e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    2850:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2852:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    2854:	2b00      	cmp	r3, #0
    2856:	d1fc      	bne.n	2852 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2858:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    285a:	7da6      	ldrb	r6, [r4, #22]
    285c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    285e:	2330      	movs	r3, #48	; 0x30
    2860:	5ceb      	ldrb	r3, [r5, r3]
    2862:	2231      	movs	r2, #49	; 0x31
    2864:	5caf      	ldrb	r7, [r5, r2]
    2866:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2868:	07f3      	lsls	r3, r6, #31
    286a:	d522      	bpl.n	28b2 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    286c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    286e:	b29b      	uxth	r3, r3
    2870:	2b00      	cmp	r3, #0
    2872:	d01c      	beq.n	28ae <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2874:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    2876:	7813      	ldrb	r3, [r2, #0]
    2878:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    287a:	1c51      	adds	r1, r2, #1
    287c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    287e:	7969      	ldrb	r1, [r5, #5]
    2880:	2901      	cmp	r1, #1
    2882:	d00e      	beq.n	28a2 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2884:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2886:	05db      	lsls	r3, r3, #23
    2888:	0ddb      	lsrs	r3, r3, #23
    288a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    288c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    288e:	3b01      	subs	r3, #1
    2890:	b29b      	uxth	r3, r3
    2892:	85eb      	strh	r3, [r5, #46]	; 0x2e
    2894:	2b00      	cmp	r3, #0
    2896:	d10c      	bne.n	28b2 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2898:	3301      	adds	r3, #1
    289a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    289c:	3301      	adds	r3, #1
    289e:	75a3      	strb	r3, [r4, #22]
    28a0:	e007      	b.n	28b2 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    28a2:	7851      	ldrb	r1, [r2, #1]
    28a4:	0209      	lsls	r1, r1, #8
    28a6:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    28a8:	3202      	adds	r2, #2
    28aa:	62aa      	str	r2, [r5, #40]	; 0x28
    28ac:	e7eb      	b.n	2886 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    28ae:	2301      	movs	r3, #1
    28b0:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    28b2:	07b3      	lsls	r3, r6, #30
    28b4:	d506      	bpl.n	28c4 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    28b6:	2302      	movs	r3, #2
    28b8:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    28ba:	2200      	movs	r2, #0
    28bc:	3331      	adds	r3, #49	; 0x31
    28be:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    28c0:	07fb      	lsls	r3, r7, #31
    28c2:	d41a      	bmi.n	28fa <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    28c4:	0773      	lsls	r3, r6, #29
    28c6:	d565      	bpl.n	2994 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    28c8:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    28ca:	b29b      	uxth	r3, r3
    28cc:	2b00      	cmp	r3, #0
    28ce:	d05f      	beq.n	2990 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    28d0:	8b63      	ldrh	r3, [r4, #26]
    28d2:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    28d4:	071a      	lsls	r2, r3, #28
    28d6:	d414      	bmi.n	2902 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    28d8:	223f      	movs	r2, #63	; 0x3f
    28da:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    28dc:	2b00      	cmp	r3, #0
    28de:	d034      	beq.n	294a <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    28e0:	079a      	lsls	r2, r3, #30
    28e2:	d511      	bpl.n	2908 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    28e4:	221a      	movs	r2, #26
    28e6:	2332      	movs	r3, #50	; 0x32
    28e8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    28ea:	3b30      	subs	r3, #48	; 0x30
    28ec:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    28ee:	077b      	lsls	r3, r7, #29
    28f0:	d550      	bpl.n	2994 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    28f2:	0028      	movs	r0, r5
    28f4:	696b      	ldr	r3, [r5, #20]
    28f6:	4798      	blx	r3
    28f8:	e04c      	b.n	2994 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    28fa:	0028      	movs	r0, r5
    28fc:	68eb      	ldr	r3, [r5, #12]
    28fe:	4798      	blx	r3
    2900:	e7e0      	b.n	28c4 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2902:	2237      	movs	r2, #55	; 0x37
    2904:	4013      	ands	r3, r2
    2906:	e7e9      	b.n	28dc <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2908:	075a      	lsls	r2, r3, #29
    290a:	d505      	bpl.n	2918 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    290c:	221e      	movs	r2, #30
    290e:	2332      	movs	r3, #50	; 0x32
    2910:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2912:	3b2e      	subs	r3, #46	; 0x2e
    2914:	8363      	strh	r3, [r4, #26]
    2916:	e7ea      	b.n	28ee <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2918:	07da      	lsls	r2, r3, #31
    291a:	d505      	bpl.n	2928 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    291c:	2213      	movs	r2, #19
    291e:	2332      	movs	r3, #50	; 0x32
    2920:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2922:	3b31      	subs	r3, #49	; 0x31
    2924:	8363      	strh	r3, [r4, #26]
    2926:	e7e2      	b.n	28ee <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2928:	06da      	lsls	r2, r3, #27
    292a:	d505      	bpl.n	2938 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    292c:	2242      	movs	r2, #66	; 0x42
    292e:	2332      	movs	r3, #50	; 0x32
    2930:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2932:	3b22      	subs	r3, #34	; 0x22
    2934:	8363      	strh	r3, [r4, #26]
    2936:	e7da      	b.n	28ee <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2938:	2220      	movs	r2, #32
    293a:	421a      	tst	r2, r3
    293c:	d0d7      	beq.n	28ee <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    293e:	3221      	adds	r2, #33	; 0x21
    2940:	2332      	movs	r3, #50	; 0x32
    2942:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2944:	3b12      	subs	r3, #18
    2946:	8363      	strh	r3, [r4, #26]
    2948:	e7d1      	b.n	28ee <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    294a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    294c:	05db      	lsls	r3, r3, #23
    294e:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    2950:	b2da      	uxtb	r2, r3
    2952:	6a69      	ldr	r1, [r5, #36]	; 0x24
    2954:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2956:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    2958:	1c51      	adds	r1, r2, #1
    295a:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    295c:	7969      	ldrb	r1, [r5, #5]
    295e:	2901      	cmp	r1, #1
    2960:	d010      	beq.n	2984 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2962:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2964:	3b01      	subs	r3, #1
    2966:	b29b      	uxth	r3, r3
    2968:	85ab      	strh	r3, [r5, #44]	; 0x2c
    296a:	2b00      	cmp	r3, #0
    296c:	d112      	bne.n	2994 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    296e:	3304      	adds	r3, #4
    2970:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2972:	2200      	movs	r2, #0
    2974:	332e      	adds	r3, #46	; 0x2e
    2976:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2978:	07bb      	lsls	r3, r7, #30
    297a:	d50b      	bpl.n	2994 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    297c:	0028      	movs	r0, r5
    297e:	692b      	ldr	r3, [r5, #16]
    2980:	4798      	blx	r3
    2982:	e007      	b.n	2994 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2984:	0a1b      	lsrs	r3, r3, #8
    2986:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    2988:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    298a:	3301      	adds	r3, #1
    298c:	626b      	str	r3, [r5, #36]	; 0x24
    298e:	e7e8      	b.n	2962 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2990:	2304      	movs	r3, #4
    2992:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2994:	06f3      	lsls	r3, r6, #27
    2996:	d504      	bpl.n	29a2 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2998:	2310      	movs	r3, #16
    299a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    299c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    299e:	06fb      	lsls	r3, r7, #27
    29a0:	d40e      	bmi.n	29c0 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    29a2:	06b3      	lsls	r3, r6, #26
    29a4:	d504      	bpl.n	29b0 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    29a6:	2320      	movs	r3, #32
    29a8:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    29aa:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    29ac:	073b      	lsls	r3, r7, #28
    29ae:	d40b      	bmi.n	29c8 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    29b0:	0733      	lsls	r3, r6, #28
    29b2:	d504      	bpl.n	29be <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    29b4:	2308      	movs	r3, #8
    29b6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    29b8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    29ba:	06bb      	lsls	r3, r7, #26
    29bc:	d408      	bmi.n	29d0 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    29be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    29c0:	0028      	movs	r0, r5
    29c2:	69eb      	ldr	r3, [r5, #28]
    29c4:	4798      	blx	r3
    29c6:	e7ec      	b.n	29a2 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    29c8:	0028      	movs	r0, r5
    29ca:	69ab      	ldr	r3, [r5, #24]
    29cc:	4798      	blx	r3
    29ce:	e7ef      	b.n	29b0 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    29d0:	6a2b      	ldr	r3, [r5, #32]
    29d2:	0028      	movs	r0, r5
    29d4:	4798      	blx	r3
}
    29d6:	e7f2      	b.n	29be <_usart_interrupt_handler+0x176>
    29d8:	200010b0 	.word	0x200010b0

000029dc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    29dc:	b510      	push	{r4, lr}
	switch (clock_source) {
    29de:	2808      	cmp	r0, #8
    29e0:	d803      	bhi.n	29ea <system_clock_source_get_hz+0xe>
    29e2:	0080      	lsls	r0, r0, #2
    29e4:	4b1c      	ldr	r3, [pc, #112]	; (2a58 <system_clock_source_get_hz+0x7c>)
    29e6:	581b      	ldr	r3, [r3, r0]
    29e8:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    29ea:	2000      	movs	r0, #0
    29ec:	e032      	b.n	2a54 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    29ee:	4b1b      	ldr	r3, [pc, #108]	; (2a5c <system_clock_source_get_hz+0x80>)
    29f0:	6918      	ldr	r0, [r3, #16]
    29f2:	e02f      	b.n	2a54 <system_clock_source_get_hz+0x78>
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;
    29f4:	4b1a      	ldr	r3, [pc, #104]	; (2a60 <system_clock_source_get_hz+0x84>)
    29f6:	7d18      	ldrb	r0, [r3, #20]
    29f8:	0700      	lsls	r0, r0, #28
    29fa:	0f80      	lsrs	r0, r0, #30
    29fc:	1c43      	adds	r3, r0, #1
    29fe:	4819      	ldr	r0, [pc, #100]	; (2a64 <system_clock_source_get_hz+0x88>)
    2a00:	4358      	muls	r0, r3
    2a02:	e027      	b.n	2a54 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    2a04:	4b15      	ldr	r3, [pc, #84]	; (2a5c <system_clock_source_get_hz+0x80>)
    2a06:	6958      	ldr	r0, [r3, #20]
    2a08:	e024      	b.n	2a54 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    2a0a:	4b14      	ldr	r3, [pc, #80]	; (2a5c <system_clock_source_get_hz+0x80>)
    2a0c:	681b      	ldr	r3, [r3, #0]
			return 0;
    2a0e:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    2a10:	079b      	lsls	r3, r3, #30
    2a12:	d51f      	bpl.n	2a54 <system_clock_source_get_hz+0x78>
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    2a14:	4912      	ldr	r1, [pc, #72]	; (2a60 <system_clock_source_get_hz+0x84>)
    2a16:	2280      	movs	r2, #128	; 0x80
    2a18:	0052      	lsls	r2, r2, #1
    2a1a:	68cb      	ldr	r3, [r1, #12]
    2a1c:	4213      	tst	r3, r2
    2a1e:	d0fc      	beq.n	2a1a <system_clock_source_get_hz+0x3e>
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
    2a20:	4b0e      	ldr	r3, [pc, #56]	; (2a5c <system_clock_source_get_hz+0x80>)
    2a22:	681b      	ldr	r3, [r3, #0]
    2a24:	075b      	lsls	r3, r3, #29
    2a26:	d401      	bmi.n	2a2c <system_clock_source_get_hz+0x50>
		return 48000000UL;
    2a28:	480f      	ldr	r0, [pc, #60]	; (2a68 <system_clock_source_get_hz+0x8c>)
    2a2a:	e013      	b.n	2a54 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    2a2c:	2000      	movs	r0, #0
    2a2e:	4b0f      	ldr	r3, [pc, #60]	; (2a6c <system_clock_source_get_hz+0x90>)
    2a30:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2a32:	4b0a      	ldr	r3, [pc, #40]	; (2a5c <system_clock_source_get_hz+0x80>)
    2a34:	689b      	ldr	r3, [r3, #8]
    2a36:	041b      	lsls	r3, r3, #16
    2a38:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    2a3a:	4358      	muls	r0, r3
    2a3c:	e00a      	b.n	2a54 <system_clock_source_get_hz+0x78>
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    2a3e:	2328      	movs	r3, #40	; 0x28
    2a40:	4a07      	ldr	r2, [pc, #28]	; (2a60 <system_clock_source_get_hz+0x84>)
    2a42:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2a44:	2000      	movs	r0, #0
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    2a46:	079b      	lsls	r3, r3, #30
    2a48:	d504      	bpl.n	2a54 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    2a4a:	4b04      	ldr	r3, [pc, #16]	; (2a5c <system_clock_source_get_hz+0x80>)
    2a4c:	68d8      	ldr	r0, [r3, #12]
    2a4e:	e001      	b.n	2a54 <system_clock_source_get_hz+0x78>
		return 32768UL;
    2a50:	2080      	movs	r0, #128	; 0x80
    2a52:	0200      	lsls	r0, r0, #8
	}
}
    2a54:	bd10      	pop	{r4, pc}
    2a56:	46c0      	nop			; (mov r8, r8)
    2a58:	00019ea8 	.word	0x00019ea8
    2a5c:	20000a58 	.word	0x20000a58
    2a60:	40000c00 	.word	0x40000c00
    2a64:	003d0900 	.word	0x003d0900
    2a68:	02dc6c00 	.word	0x02dc6c00
    2a6c:	00003149 	.word	0x00003149

00002a70 <system_clock_source_osc16m_set_config>:
 *
 * \param[in] config  OSC16M configuration structure containing the new config
 */
void system_clock_source_osc16m_set_config(
		struct system_clock_source_osc16m_config *const config)
{
    2a70:	b570      	push	{r4, r5, r6, lr}
	OSCCTRL_OSC16MCTRL_Type temp = OSCCTRL->OSC16MCTRL;
    2a72:	4c0b      	ldr	r4, [pc, #44]	; (2aa0 <system_clock_source_osc16m_set_config+0x30>)
    2a74:	7d23      	ldrb	r3, [r4, #20]

	/* Use temporary struct to reduce register access */
	temp.bit.FSEL    = config->fsel;
	temp.bit.ONDEMAND = config->on_demand;
    2a76:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2a78:	7846      	ldrb	r6, [r0, #1]

	OSCCTRL->OSC16MCTRL = temp;
    2a7a:	7802      	ldrb	r2, [r0, #0]
    2a7c:	2103      	movs	r1, #3
    2a7e:	4011      	ands	r1, r2
    2a80:	0089      	lsls	r1, r1, #2
    2a82:	220c      	movs	r2, #12
    2a84:	4393      	bics	r3, r2
    2a86:	430b      	orrs	r3, r1
    2a88:	3a0b      	subs	r2, #11
    2a8a:	4032      	ands	r2, r6
    2a8c:	0192      	lsls	r2, r2, #6
    2a8e:	2140      	movs	r1, #64	; 0x40
    2a90:	438b      	bics	r3, r1
    2a92:	4313      	orrs	r3, r2
    2a94:	01ed      	lsls	r5, r5, #7
    2a96:	227f      	movs	r2, #127	; 0x7f
    2a98:	4013      	ands	r3, r2
    2a9a:	432b      	orrs	r3, r5
    2a9c:	7523      	strb	r3, [r4, #20]
}
    2a9e:	bd70      	pop	{r4, r5, r6, pc}
    2aa0:	40000c00 	.word	0x40000c00

00002aa4 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    2aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2aa6:	46d6      	mov	lr, sl
    2aa8:	464f      	mov	r7, r9
    2aaa:	4646      	mov	r6, r8
    2aac:	b5c0      	push	{r6, r7, lr}
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    2aae:	4b20      	ldr	r3, [pc, #128]	; (2b30 <system_clock_source_xosc32k_set_config+0x8c>)
    2ab0:	469a      	mov	sl, r3
    2ab2:	695b      	ldr	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    2ab4:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    2ab6:	7801      	ldrb	r1, [r0, #0]
    2ab8:	424c      	negs	r4, r1
    2aba:	414c      	adcs	r4, r1
    2abc:	46a1      	mov	r9, r4
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    2abe:	7881      	ldrb	r1, [r0, #2]
    2ac0:	468c      	mov	ip, r1
	temp.bit.EN32K = config->enable_32khz_output;
    2ac2:	78c1      	ldrb	r1, [r0, #3]
    2ac4:	4688      	mov	r8, r1

	temp.bit.ONDEMAND = config->on_demand;
    2ac6:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2ac8:	7a07      	ldrb	r7, [r0, #8]
	temp.bit.WRTLOCK  = config->write_once;
    2aca:	7a84      	ldrb	r4, [r0, #10]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    2acc:	6840      	ldr	r0, [r0, #4]
    2ace:	4919      	ldr	r1, [pc, #100]	; (2b34 <system_clock_source_xosc32k_set_config+0x90>)
    2ad0:	6148      	str	r0, [r1, #20]

	OSC32KCTRL->XOSC32K = temp;
    2ad2:	2101      	movs	r1, #1
    2ad4:	4648      	mov	r0, r9
    2ad6:	0080      	lsls	r0, r0, #2
    2ad8:	2204      	movs	r2, #4
    2ada:	4393      	bics	r3, r2
    2adc:	4303      	orrs	r3, r0
    2ade:	4640      	mov	r0, r8
    2ae0:	4008      	ands	r0, r1
    2ae2:	00c0      	lsls	r0, r0, #3
    2ae4:	3204      	adds	r2, #4
    2ae6:	4393      	bics	r3, r2
    2ae8:	4303      	orrs	r3, r0
    2aea:	4660      	mov	r0, ip
    2aec:	4008      	ands	r0, r1
    2aee:	0100      	lsls	r0, r0, #4
    2af0:	3208      	adds	r2, #8
    2af2:	4393      	bics	r3, r2
    2af4:	4303      	orrs	r3, r0
    2af6:	400f      	ands	r7, r1
    2af8:	01bf      	lsls	r7, r7, #6
    2afa:	2040      	movs	r0, #64	; 0x40
    2afc:	4383      	bics	r3, r0
    2afe:	433b      	orrs	r3, r7
    2b00:	400e      	ands	r6, r1
    2b02:	01f6      	lsls	r6, r6, #7
    2b04:	3040      	adds	r0, #64	; 0x40
    2b06:	4383      	bics	r3, r0
    2b08:	4333      	orrs	r3, r6
    2b0a:	3879      	subs	r0, #121	; 0x79
    2b0c:	4005      	ands	r5, r0
    2b0e:	022d      	lsls	r5, r5, #8
    2b10:	4809      	ldr	r0, [pc, #36]	; (2b38 <system_clock_source_xosc32k_set_config+0x94>)
    2b12:	4003      	ands	r3, r0
    2b14:	432b      	orrs	r3, r5
    2b16:	4021      	ands	r1, r4
    2b18:	0309      	lsls	r1, r1, #12
    2b1a:	4808      	ldr	r0, [pc, #32]	; (2b3c <system_clock_source_xosc32k_set_config+0x98>)
    2b1c:	4003      	ands	r3, r0
    2b1e:	430b      	orrs	r3, r1
    2b20:	4652      	mov	r2, sl
    2b22:	6153      	str	r3, [r2, #20]
}
    2b24:	bc1c      	pop	{r2, r3, r4}
    2b26:	4690      	mov	r8, r2
    2b28:	4699      	mov	r9, r3
    2b2a:	46a2      	mov	sl, r4
    2b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b2e:	46c0      	nop			; (mov r8, r8)
    2b30:	40001000 	.word	0x40001000
    2b34:	20000a58 	.word	0x20000a58
    2b38:	fffff8ff 	.word	0xfffff8ff
    2b3c:	ffffefff 	.word	0xffffefff

00002b40 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2b40:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2b42:	7a83      	ldrb	r3, [r0, #10]
    2b44:	069b      	lsls	r3, r3, #26
    2b46:	0c1b      	lsrs	r3, r3, #16
			OSCCTRL_DFLLVAL_FINE(config->fine_value);
    2b48:	8982      	ldrh	r2, [r0, #12]
    2b4a:	0592      	lsls	r2, r2, #22
    2b4c:	0d92      	lsrs	r2, r2, #22
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2b4e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    2b50:	491a      	ldr	r1, [pc, #104]	; (2bbc <system_clock_source_dfll_set_config+0x7c>)
    2b52:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2b54:	7a03      	ldrb	r3, [r0, #8]
    2b56:	7a42      	ldrb	r2, [r0, #9]
    2b58:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2b5a:	8882      	ldrh	r2, [r0, #4]
    2b5c:	88c4      	ldrh	r4, [r0, #6]
    2b5e:	4322      	orrs	r2, r4
    2b60:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    2b62:	7842      	ldrb	r2, [r0, #1]
    2b64:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    2b66:	4313      	orrs	r3, r2
			((uint32_t)config->run_in_stanby << OSCCTRL_DFLLCTRL_RUNSTDBY_Pos);
    2b68:	7882      	ldrb	r2, [r0, #2]
    2b6a:	0192      	lsls	r2, r2, #6
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    2b6c:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    2b6e:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2b70:	7803      	ldrb	r3, [r0, #0]
    2b72:	2b04      	cmp	r3, #4
    2b74:	d011      	beq.n	2b9a <system_clock_source_dfll_set_config+0x5a>
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2b76:	2b20      	cmp	r3, #32
    2b78:	d10e      	bne.n	2b98 <system_clock_source_dfll_set_config+0x58>

		_system_clock_inst.dfll.mul =
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2b7a:	7b83      	ldrb	r3, [r0, #14]
    2b7c:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    2b7e:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2b80:	4313      	orrs	r3, r2
    2b82:	8a02      	ldrh	r2, [r0, #16]
    2b84:	0412      	lsls	r2, r2, #16
    2b86:	490e      	ldr	r1, [pc, #56]	; (2bc0 <system_clock_source_dfll_set_config+0x80>)
    2b88:	400a      	ands	r2, r1
    2b8a:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    2b8c:	4a0b      	ldr	r2, [pc, #44]	; (2bbc <system_clock_source_dfll_set_config+0x7c>)
    2b8e:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2b90:	6811      	ldr	r1, [r2, #0]
    2b92:	4b0c      	ldr	r3, [pc, #48]	; (2bc4 <system_clock_source_dfll_set_config+0x84>)
    2b94:	430b      	orrs	r3, r1
    2b96:	6013      	str	r3, [r2, #0]
				OSCCTRL_DFLLCTRL_MODE | OSCCTRL_DFLLCTRL_BPLCKC;
	}
}
    2b98:	bd10      	pop	{r4, pc}
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2b9a:	7b83      	ldrb	r3, [r0, #14]
    2b9c:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    2b9e:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2ba0:	4313      	orrs	r3, r2
    2ba2:	8a02      	ldrh	r2, [r0, #16]
    2ba4:	0412      	lsls	r2, r2, #16
    2ba6:	4906      	ldr	r1, [pc, #24]	; (2bc0 <system_clock_source_dfll_set_config+0x80>)
    2ba8:	400a      	ands	r2, r1
    2baa:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    2bac:	4a03      	ldr	r2, [pc, #12]	; (2bbc <system_clock_source_dfll_set_config+0x7c>)
    2bae:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    2bb0:	6813      	ldr	r3, [r2, #0]
    2bb2:	2104      	movs	r1, #4
    2bb4:	430b      	orrs	r3, r1
    2bb6:	6013      	str	r3, [r2, #0]
    2bb8:	e7ee      	b.n	2b98 <system_clock_source_dfll_set_config+0x58>
    2bba:	46c0      	nop			; (mov r8, r8)
    2bbc:	20000a58 	.word	0x20000a58
    2bc0:	03ff0000 	.word	0x03ff0000
    2bc4:	00000424 	.word	0x00000424

00002bc8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2bc8:	2808      	cmp	r0, #8
    2bca:	d803      	bhi.n	2bd4 <system_clock_source_enable+0xc>
    2bcc:	0080      	lsls	r0, r0, #2
    2bce:	4b29      	ldr	r3, [pc, #164]	; (2c74 <system_clock_source_enable+0xac>)
    2bd0:	581b      	ldr	r3, [r3, r0]
    2bd2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2bd4:	2017      	movs	r0, #23
    2bd6:	e04b      	b.n	2c70 <system_clock_source_enable+0xa8>
		OSCCTRL->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ENABLE;
    2bd8:	4a27      	ldr	r2, [pc, #156]	; (2c78 <system_clock_source_enable+0xb0>)
    2bda:	7d13      	ldrb	r3, [r2, #20]
    2bdc:	2102      	movs	r1, #2
    2bde:	430b      	orrs	r3, r1
    2be0:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    2be2:	2000      	movs	r0, #0
    2be4:	e044      	b.n	2c70 <system_clock_source_enable+0xa8>
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    2be6:	4a25      	ldr	r2, [pc, #148]	; (2c7c <system_clock_source_enable+0xb4>)
    2be8:	6993      	ldr	r3, [r2, #24]
    2bea:	2102      	movs	r1, #2
    2bec:	430b      	orrs	r3, r1
    2bee:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2bf0:	2000      	movs	r0, #0
		break;
    2bf2:	e03d      	b.n	2c70 <system_clock_source_enable+0xa8>
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    2bf4:	4a20      	ldr	r2, [pc, #128]	; (2c78 <system_clock_source_enable+0xb0>)
    2bf6:	8a13      	ldrh	r3, [r2, #16]
    2bf8:	2102      	movs	r1, #2
    2bfa:	430b      	orrs	r3, r1
    2bfc:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2bfe:	2000      	movs	r0, #0
		break;
    2c00:	e036      	b.n	2c70 <system_clock_source_enable+0xa8>
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    2c02:	4a1e      	ldr	r2, [pc, #120]	; (2c7c <system_clock_source_enable+0xb4>)
    2c04:	6953      	ldr	r3, [r2, #20]
    2c06:	2102      	movs	r1, #2
    2c08:	430b      	orrs	r3, r1
    2c0a:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    2c0c:	2000      	movs	r0, #0
		break;
    2c0e:	e02f      	b.n	2c70 <system_clock_source_enable+0xa8>
		_system_clock_inst.dfll.control |= OSCCTRL_DFLLCTRL_ENABLE;
    2c10:	491b      	ldr	r1, [pc, #108]	; (2c80 <system_clock_source_enable+0xb8>)
    2c12:	680b      	ldr	r3, [r1, #0]
    2c14:	2202      	movs	r2, #2
    2c16:	4313      	orrs	r3, r2
    2c18:	600b      	str	r3, [r1, #0]
	OSCCTRL->DFLLCTRL.reg = OSCCTRL_DFLLCTRL_ENABLE;
    2c1a:	4b17      	ldr	r3, [pc, #92]	; (2c78 <system_clock_source_enable+0xb0>)
    2c1c:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    2c1e:	0019      	movs	r1, r3
    2c20:	32fe      	adds	r2, #254	; 0xfe
    2c22:	68cb      	ldr	r3, [r1, #12]
    2c24:	4213      	tst	r3, r2
    2c26:	d0fc      	beq.n	2c22 <system_clock_source_enable+0x5a>
	OSCCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2c28:	4a15      	ldr	r2, [pc, #84]	; (2c80 <system_clock_source_enable+0xb8>)
    2c2a:	6891      	ldr	r1, [r2, #8]
    2c2c:	4b12      	ldr	r3, [pc, #72]	; (2c78 <system_clock_source_enable+0xb0>)
    2c2e:	6219      	str	r1, [r3, #32]
	OSCCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2c30:	6852      	ldr	r2, [r2, #4]
    2c32:	61da      	str	r2, [r3, #28]
	OSCCTRL->DFLLCTRL.reg = 0;
    2c34:	2200      	movs	r2, #0
    2c36:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    2c38:	0019      	movs	r1, r3
    2c3a:	3201      	adds	r2, #1
    2c3c:	32ff      	adds	r2, #255	; 0xff
    2c3e:	68cb      	ldr	r3, [r1, #12]
    2c40:	4213      	tst	r3, r2
    2c42:	d0fc      	beq.n	2c3e <system_clock_source_enable+0x76>
	OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2c44:	4b0e      	ldr	r3, [pc, #56]	; (2c80 <system_clock_source_enable+0xb8>)
    2c46:	681b      	ldr	r3, [r3, #0]
    2c48:	b29b      	uxth	r3, r3
    2c4a:	4a0b      	ldr	r2, [pc, #44]	; (2c78 <system_clock_source_enable+0xb0>)
    2c4c:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    2c4e:	2000      	movs	r0, #0
    2c50:	e00e      	b.n	2c70 <system_clock_source_enable+0xa8>
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    2c52:	4909      	ldr	r1, [pc, #36]	; (2c78 <system_clock_source_enable+0xb0>)
    2c54:	2228      	movs	r2, #40	; 0x28
    2c56:	5c8b      	ldrb	r3, [r1, r2]
    2c58:	2002      	movs	r0, #2
    2c5a:	4303      	orrs	r3, r0
    2c5c:	548b      	strb	r3, [r1, r2]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    2c5e:	0008      	movs	r0, r1
    2c60:	2138      	movs	r1, #56	; 0x38
    2c62:	3a26      	subs	r2, #38	; 0x26
    2c64:	5c43      	ldrb	r3, [r0, r1]
    2c66:	4213      	tst	r3, r2
    2c68:	d1fc      	bne.n	2c64 <system_clock_source_enable+0x9c>
	return STATUS_OK;
    2c6a:	2000      	movs	r0, #0
    2c6c:	e000      	b.n	2c70 <system_clock_source_enable+0xa8>
		return STATUS_OK;
    2c6e:	2000      	movs	r0, #0
}
    2c70:	4770      	bx	lr
    2c72:	46c0      	nop			; (mov r8, r8)
    2c74:	00019ecc 	.word	0x00019ecc
    2c78:	40000c00 	.word	0x40000c00
    2c7c:	40001000 	.word	0x40001000
    2c80:	20000a58 	.word	0x20000a58

00002c84 <system_clock_source_disable>:
 *                                 given
 */
enum status_code system_clock_source_disable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2c84:	2808      	cmp	r0, #8
    2c86:	d832      	bhi.n	2cee <system_clock_source_disable+0x6a>
    2c88:	0080      	lsls	r0, r0, #2
    2c8a:	4b1a      	ldr	r3, [pc, #104]	; (2cf4 <system_clock_source_disable+0x70>)
    2c8c:	581b      	ldr	r3, [r3, r0]
    2c8e:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC16M:
		OSCCTRL->OSC16MCTRL.reg &= ~OSCCTRL_OSC16MCTRL_ENABLE;
    2c90:	4a19      	ldr	r2, [pc, #100]	; (2cf8 <system_clock_source_disable+0x74>)
    2c92:	7d13      	ldrb	r3, [r2, #20]
    2c94:	2102      	movs	r1, #2
    2c96:	438b      	bics	r3, r1
    2c98:	7513      	strb	r3, [r2, #20]
		Assert(false);
		return STATUS_ERR_INVALID_ARG;

	}

	return STATUS_OK;
    2c9a:	2000      	movs	r0, #0
}
    2c9c:	4770      	bx	lr
		OSC32KCTRL->OSC32K.reg &= ~OSC32KCTRL_OSC32K_ENABLE;
    2c9e:	4a17      	ldr	r2, [pc, #92]	; (2cfc <system_clock_source_disable+0x78>)
    2ca0:	6993      	ldr	r3, [r2, #24]
    2ca2:	2102      	movs	r1, #2
    2ca4:	438b      	bics	r3, r1
    2ca6:	6193      	str	r3, [r2, #24]
	return STATUS_OK;
    2ca8:	2000      	movs	r0, #0
		break;
    2caa:	e7f7      	b.n	2c9c <system_clock_source_disable+0x18>
		OSCCTRL->XOSCCTRL.reg &= ~OSCCTRL_XOSCCTRL_ENABLE;
    2cac:	4a12      	ldr	r2, [pc, #72]	; (2cf8 <system_clock_source_disable+0x74>)
    2cae:	8a13      	ldrh	r3, [r2, #16]
    2cb0:	2102      	movs	r1, #2
    2cb2:	438b      	bics	r3, r1
    2cb4:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2cb6:	2000      	movs	r0, #0
		break;
    2cb8:	e7f0      	b.n	2c9c <system_clock_source_disable+0x18>
		OSC32KCTRL->XOSC32K.reg &= ~OSC32KCTRL_XOSC32K_ENABLE;
    2cba:	4a10      	ldr	r2, [pc, #64]	; (2cfc <system_clock_source_disable+0x78>)
    2cbc:	6953      	ldr	r3, [r2, #20]
    2cbe:	2102      	movs	r1, #2
    2cc0:	438b      	bics	r3, r1
    2cc2:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    2cc4:	2000      	movs	r0, #0
		break;
    2cc6:	e7e9      	b.n	2c9c <system_clock_source_disable+0x18>
		_system_clock_inst.dfll.control &= ~OSCCTRL_DFLLCTRL_ENABLE;
    2cc8:	4b0d      	ldr	r3, [pc, #52]	; (2d00 <system_clock_source_disable+0x7c>)
    2cca:	681a      	ldr	r2, [r3, #0]
    2ccc:	2102      	movs	r1, #2
    2cce:	438a      	bics	r2, r1
    2cd0:	601a      	str	r2, [r3, #0]
		OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2cd2:	681b      	ldr	r3, [r3, #0]
    2cd4:	b29b      	uxth	r3, r3
    2cd6:	4a08      	ldr	r2, [pc, #32]	; (2cf8 <system_clock_source_disable+0x74>)
    2cd8:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    2cda:	2000      	movs	r0, #0
		break;
    2cdc:	e7de      	b.n	2c9c <system_clock_source_disable+0x18>
		OSCCTRL->DPLLCTRLA.reg &= ~OSCCTRL_DPLLCTRLA_ENABLE;
    2cde:	4906      	ldr	r1, [pc, #24]	; (2cf8 <system_clock_source_disable+0x74>)
    2ce0:	2228      	movs	r2, #40	; 0x28
    2ce2:	5c8b      	ldrb	r3, [r1, r2]
    2ce4:	2002      	movs	r0, #2
    2ce6:	4383      	bics	r3, r0
    2ce8:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2cea:	2000      	movs	r0, #0
		break;
    2cec:	e7d6      	b.n	2c9c <system_clock_source_disable+0x18>
		return STATUS_ERR_INVALID_ARG;
    2cee:	2017      	movs	r0, #23
    2cf0:	e7d4      	b.n	2c9c <system_clock_source_disable+0x18>
    2cf2:	46c0      	nop			; (mov r8, r8)
    2cf4:	00019ef0 	.word	0x00019ef0
    2cf8:	40000c00 	.word	0x40000c00
    2cfc:	40001000 	.word	0x40001000
    2d00:	20000a58 	.word	0x20000a58

00002d04 <system_clock_init>:
 * \note OSC16M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC16M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2d04:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d06:	46ce      	mov	lr, r9
    2d08:	4647      	mov	r7, r8
    2d0a:	b580      	push	{r7, lr}
    2d0c:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	OSCCTRL->INTFLAG.reg = OSCCTRL_INTFLAG_DFLLRDY;
    2d0e:	2280      	movs	r2, #128	; 0x80
    2d10:	0052      	lsls	r2, r2, #1
    2d12:	4b76      	ldr	r3, [pc, #472]	; (2eec <system_clock_init+0x1e8>)
    2d14:	609a      	str	r2, [r3, #8]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD33RDY | SUPC_INTFLAG_BOD33DET;
    2d16:	3afd      	subs	r2, #253	; 0xfd
    2d18:	4b75      	ldr	r3, [pc, #468]	; (2ef0 <system_clock_init+0x1ec>)
    2d1a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2d1c:	4a75      	ldr	r2, [pc, #468]	; (2ef4 <system_clock_init+0x1f0>)
    2d1e:	6853      	ldr	r3, [r2, #4]
    2d20:	211e      	movs	r1, #30
    2d22:	438b      	bics	r3, r1
    2d24:	391a      	subs	r1, #26
    2d26:	430b      	orrs	r3, r1
    2d28:	6053      	str	r3, [r2, #4]
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    2d2a:	2380      	movs	r3, #128	; 0x80
    2d2c:	05db      	lsls	r3, r3, #23
    2d2e:	789b      	ldrb	r3, [r3, #2]
    2d30:	2b02      	cmp	r3, #2
    2d32:	d00f      	beq.n	2d54 <system_clock_init+0x50>
		return STATUS_OK;
	}

#if SAML22 || SAML21XXXB || SAMR34J || SAMR35J
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    2d34:	2380      	movs	r3, #128	; 0x80
    2d36:	05db      	lsls	r3, r3, #23
    2d38:	789b      	ldrb	r3, [r3, #2]
    2d3a:	b25b      	sxtb	r3, r3
    2d3c:	2b00      	cmp	r3, #0
    2d3e:	db09      	blt.n	2d54 <system_clock_init+0x50>
		return STATUS_ERR_INVALID_ARG;
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    2d40:	2380      	movs	r3, #128	; 0x80
    2d42:	05db      	lsls	r3, r3, #23
    2d44:	2201      	movs	r2, #1
    2d46:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
    2d48:	3201      	adds	r2, #1
    2d4a:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
    2d4c:	001a      	movs	r2, r3
    2d4e:	7993      	ldrb	r3, [r2, #6]
    2d50:	2b00      	cmp	r3, #0
    2d52:	d0fc      	beq.n	2d4e <system_clock_init+0x4a>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    2d54:	a809      	add	r0, sp, #36	; 0x24
    2d56:	2300      	movs	r3, #0
    2d58:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    2d5a:	2280      	movs	r2, #128	; 0x80
    2d5c:	0212      	lsls	r2, r2, #8
    2d5e:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    2d60:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    2d62:	2201      	movs	r2, #1
    2d64:	70c2      	strb	r2, [r0, #3]
	config->run_in_standby      = false;
    2d66:	7203      	strb	r3, [r0, #8]
	config->write_once          = false;
    2d68:	7283      	strb	r3, [r0, #10]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    2d6a:	3203      	adds	r2, #3
    2d6c:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    2d6e:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    2d70:	4b61      	ldr	r3, [pc, #388]	; (2ef8 <system_clock_init+0x1f4>)
    2d72:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    2d74:	2005      	movs	r0, #5
    2d76:	4b61      	ldr	r3, [pc, #388]	; (2efc <system_clock_init+0x1f8>)
    2d78:	4798      	blx	r3
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    2d7a:	4961      	ldr	r1, [pc, #388]	; (2f00 <system_clock_init+0x1fc>)
    2d7c:	2201      	movs	r2, #1
    2d7e:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    2d80:	421a      	tst	r2, r3
    2d82:	d0fc      	beq.n	2d7e <system_clock_init+0x7a>
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2d84:	a901      	add	r1, sp, #4
    2d86:	2501      	movs	r5, #1
    2d88:	604d      	str	r5, [r1, #4]
	config->high_when_disabled = false;
    2d8a:	2400      	movs	r4, #0
    2d8c:	704c      	strb	r4, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2d8e:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    2d90:	724c      	strb	r4, [r1, #9]
	gclk_conf.source_clock = SYSTEM_CLOCK_SOURCE_ULP32K;
    2d92:	2303      	movs	r3, #3
    2d94:	700b      	strb	r3, [r1, #0]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    2d96:	2000      	movs	r0, #0
    2d98:	4b5a      	ldr	r3, [pc, #360]	; (2f04 <system_clock_init+0x200>)
    2d9a:	4798      	blx	r3
	system_clock_source_disable(SYSTEM_CLOCK_SOURCE_OSC16M);
    2d9c:	2006      	movs	r0, #6
    2d9e:	4b5a      	ldr	r3, [pc, #360]	; (2f08 <system_clock_init+0x204>)
    2da0:	4798      	blx	r3
	config->run_in_standby  = false;
    2da2:	466b      	mov	r3, sp
    2da4:	705c      	strb	r4, [r3, #1]
	osc16m_conf.fsel      		= CONF_CLOCK_OSC16M_FREQ_SEL;
    2da6:	701d      	strb	r5, [r3, #0]
	osc16m_conf.on_demand       = 0;
    2da8:	709c      	strb	r4, [r3, #2]
	system_clock_source_osc16m_set_config(&osc16m_conf);
    2daa:	4668      	mov	r0, sp
    2dac:	4b57      	ldr	r3, [pc, #348]	; (2f0c <system_clock_init+0x208>)
    2dae:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC16M);
    2db0:	2006      	movs	r0, #6
    2db2:	4b52      	ldr	r3, [pc, #328]	; (2efc <system_clock_init+0x1f8>)
    2db4:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    2db6:	494d      	ldr	r1, [pc, #308]	; (2eec <system_clock_init+0x1e8>)
    2db8:	2210      	movs	r2, #16
    2dba:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_OSC16M));
    2dbc:	421a      	tst	r2, r3
    2dbe:	d0fc      	beq.n	2dba <system_clock_init+0xb6>
	config->division_factor    = 1;
    2dc0:	a901      	add	r1, sp, #4
    2dc2:	2301      	movs	r3, #1
    2dc4:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    2dc6:	2400      	movs	r4, #0
    2dc8:	704c      	strb	r4, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    2dca:	3305      	adds	r3, #5
    2dcc:	700b      	strb	r3, [r1, #0]
	config->run_in_standby     = false;
    2dce:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    2dd0:	724c      	strb	r4, [r1, #9]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    2dd2:	2000      	movs	r0, #0
    2dd4:	4b4b      	ldr	r3, [pc, #300]	; (2f04 <system_clock_init+0x200>)
    2dd6:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2dd8:	ab04      	add	r3, sp, #16
    2dda:	2200      	movs	r2, #0
    2ddc:	809c      	strh	r4, [r3, #4]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2dde:	80dc      	strh	r4, [r3, #6]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2de0:	721a      	strb	r2, [r3, #8]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2de2:	725a      	strb	r2, [r3, #9]
	config->run_in_stanby   = false;
    2de4:	709a      	strb	r2, [r3, #2]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2de6:	213f      	movs	r1, #63	; 0x3f
    2de8:	8199      	strh	r1, [r3, #12]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    2dea:	393b      	subs	r1, #59	; 0x3b
    2dec:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    2dee:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    26 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP5)
    2df0:	4b47      	ldr	r3, [pc, #284]	; (2f10 <system_clock_init+0x20c>)
    2df2:	681b      	ldr	r3, [r3, #0]
    2df4:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the Calibration value is not correct */
	if (coarse == 0x3f) {
    2df6:	2b3f      	cmp	r3, #63	; 0x3f
    2df8:	d100      	bne.n	2dfc <system_clock_init+0xf8>
    2dfa:	e074      	b.n	2ee6 <system_clock_init+0x1e2>
		coarse = 0x1f;
	}

	dfll_conf.coarse_value = coarse;
    2dfc:	a804      	add	r0, sp, #16
    2dfe:	7283      	strb	r3, [r0, #10]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    2e00:	23b7      	movs	r3, #183	; 0xb7
    2e02:	00db      	lsls	r3, r3, #3
    2e04:	8243      	strh	r3, [r0, #18]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2e06:	2307      	movs	r3, #7
    2e08:	7383      	strb	r3, [r0, #14]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2e0a:	3338      	adds	r3, #56	; 0x38
    2e0c:	8203      	strh	r3, [r0, #16]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2e0e:	4b41      	ldr	r3, [pc, #260]	; (2f14 <system_clock_init+0x210>)
    2e10:	4798      	blx	r3
#endif

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2e12:	4b41      	ldr	r3, [pc, #260]	; (2f18 <system_clock_init+0x214>)
    2e14:	4798      	blx	r3
	config->division_factor    = 1;
    2e16:	ac01      	add	r4, sp, #4
    2e18:	2601      	movs	r6, #1
    2e1a:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    2e1c:	2500      	movs	r5, #0
    2e1e:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    2e20:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2e22:	2305      	movs	r3, #5
    2e24:	4699      	mov	r9, r3
    2e26:	7023      	strb	r3, [r4, #0]
    2e28:	7226      	strb	r6, [r4, #8]
    2e2a:	0021      	movs	r1, r4
    2e2c:	2001      	movs	r0, #1
    2e2e:	4b35      	ldr	r3, [pc, #212]	; (2f04 <system_clock_init+0x200>)
    2e30:	4698      	mov	r8, r3
    2e32:	4798      	blx	r3
    2e34:	2001      	movs	r0, #1
    2e36:	4f39      	ldr	r7, [pc, #228]	; (2f1c <system_clock_init+0x218>)
    2e38:	47b8      	blx	r7
	config->high_when_disabled = false;
    2e3a:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    2e3c:	2306      	movs	r3, #6
    2e3e:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    2e40:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2e42:	7265      	strb	r5, [r4, #9]
    2e44:	464b      	mov	r3, r9
    2e46:	6063      	str	r3, [r4, #4]
    2e48:	0021      	movs	r1, r4
    2e4a:	2002      	movs	r0, #2
    2e4c:	47c0      	blx	r8
    2e4e:	2002      	movs	r0, #2
    2e50:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    2e52:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(OSCCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    2e54:	0021      	movs	r1, r4
    2e56:	2000      	movs	r0, #0
    2e58:	4b31      	ldr	r3, [pc, #196]	; (2f20 <system_clock_init+0x21c>)
    2e5a:	4798      	blx	r3
		system_gclk_chan_enable(OSCCTRL_GCLK_ID_DFLL48);
    2e5c:	2000      	movs	r0, #0
    2e5e:	4b31      	ldr	r3, [pc, #196]	; (2f24 <system_clock_init+0x220>)
    2e60:	4798      	blx	r3
#  endif
#endif

	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2e62:	2007      	movs	r0, #7
    2e64:	4b25      	ldr	r3, [pc, #148]	; (2efc <system_clock_init+0x1f8>)
    2e66:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    2e68:	4920      	ldr	r1, [pc, #128]	; (2eec <system_clock_init+0x1e8>)
    2e6a:	22d0      	movs	r2, #208	; 0xd0
    2e6c:	0112      	lsls	r2, r2, #4
    2e6e:	68cb      	ldr	r3, [r1, #12]
    2e70:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2e72:	4293      	cmp	r3, r2
    2e74:	d1fb      	bne.n	2e6e <system_clock_init+0x16a>
	MCLK->BUPDIV.reg = MCLK_BUPDIV_BUPDIV(1 << divider);
    2e76:	4c2c      	ldr	r4, [pc, #176]	; (2f28 <system_clock_init+0x224>)
    2e78:	2301      	movs	r3, #1
    2e7a:	71a3      	strb	r3, [r4, #6]
	MCLK->LPDIV.reg = MCLK_LPDIV_LPDIV(1 << divider);
    2e7c:	7163      	strb	r3, [r4, #5]
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    2e7e:	7123      	strb	r3, [r4, #4]
	config->high_when_disabled = false;
    2e80:	a901      	add	r1, sp, #4
    2e82:	2300      	movs	r3, #0
    2e84:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    2e86:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2e88:	724b      	strb	r3, [r1, #9]
	system_main_clock_set_failure_detect(CONF_CLOCK_CPU_CLOCK_FAILURE_DETECT);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2e8a:	3307      	adds	r3, #7
    2e8c:	700b      	strb	r3, [r1, #0]
    2e8e:	3b01      	subs	r3, #1
    2e90:	604b      	str	r3, [r1, #4]
    2e92:	2000      	movs	r0, #0
    2e94:	4b1b      	ldr	r3, [pc, #108]	; (2f04 <system_clock_init+0x200>)
    2e96:	4798      	blx	r3
    2e98:	2000      	movs	r0, #0
    2e9a:	4b20      	ldr	r3, [pc, #128]	; (2f1c <system_clock_init+0x218>)
    2e9c:	4798      	blx	r3
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) / MCLK->CPUDIV.reg);
    2e9e:	2000      	movs	r0, #0
    2ea0:	4b22      	ldr	r3, [pc, #136]	; (2f2c <system_clock_init+0x228>)
    2ea2:	4798      	blx	r3
    2ea4:	7921      	ldrb	r1, [r4, #4]
    2ea6:	b2c9      	uxtb	r1, r1
    2ea8:	4b21      	ldr	r3, [pc, #132]	; (2f30 <system_clock_init+0x22c>)
    2eaa:	4798      	blx	r3
#endif

	/* If CPU frequency is less than 12MHz, scale down performance level to PL0 */
	uint32_t cpu_freq = system_cpu_clock_get_hz();
	if (cpu_freq <= 12000000) {
    2eac:	4b21      	ldr	r3, [pc, #132]	; (2f34 <system_clock_init+0x230>)
    2eae:	4298      	cmp	r0, r3
    2eb0:	d814      	bhi.n	2edc <system_clock_init+0x1d8>
	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    2eb2:	2380      	movs	r3, #128	; 0x80
    2eb4:	05db      	lsls	r3, r3, #23
    2eb6:	789b      	ldrb	r3, [r3, #2]
    2eb8:	2b00      	cmp	r3, #0
    2eba:	d00f      	beq.n	2edc <system_clock_init+0x1d8>
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    2ebc:	2380      	movs	r3, #128	; 0x80
    2ebe:	05db      	lsls	r3, r3, #23
    2ec0:	789b      	ldrb	r3, [r3, #2]
    2ec2:	b25b      	sxtb	r3, r3
    2ec4:	2b00      	cmp	r3, #0
    2ec6:	db09      	blt.n	2edc <system_clock_init+0x1d8>
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    2ec8:	2380      	movs	r3, #128	; 0x80
    2eca:	05db      	lsls	r3, r3, #23
    2ecc:	2201      	movs	r2, #1
    2ece:	719a      	strb	r2, [r3, #6]
	PM->PLCFG.reg = performance_level;
    2ed0:	2200      	movs	r2, #0
    2ed2:	709a      	strb	r2, [r3, #2]
	while (!PM->INTFLAG.reg) {
    2ed4:	001a      	movs	r2, r3
    2ed6:	7993      	ldrb	r3, [r2, #6]
    2ed8:	2b00      	cmp	r3, #0
    2eda:	d0fc      	beq.n	2ed6 <system_clock_init+0x1d2>
		system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_0);
	}
}
    2edc:	b00d      	add	sp, #52	; 0x34
    2ede:	bc0c      	pop	{r2, r3}
    2ee0:	4690      	mov	r8, r2
    2ee2:	4699      	mov	r9, r3
    2ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    2ee6:	3b20      	subs	r3, #32
    2ee8:	e788      	b.n	2dfc <system_clock_init+0xf8>
    2eea:	46c0      	nop			; (mov r8, r8)
    2eec:	40000c00 	.word	0x40000c00
    2ef0:	40001400 	.word	0x40001400
    2ef4:	41004000 	.word	0x41004000
    2ef8:	00002aa5 	.word	0x00002aa5
    2efc:	00002bc9 	.word	0x00002bc9
    2f00:	40001000 	.word	0x40001000
    2f04:	00002f5d 	.word	0x00002f5d
    2f08:	00002c85 	.word	0x00002c85
    2f0c:	00002a71 	.word	0x00002a71
    2f10:	00806020 	.word	0x00806020
    2f14:	00002b41 	.word	0x00002b41
    2f18:	00002f39 	.word	0x00002f39
    2f1c:	00003009 	.word	0x00003009
    2f20:	00003125 	.word	0x00003125
    2f24:	000030b5 	.word	0x000030b5
    2f28:	40000400 	.word	0x40000400
    2f2c:	00003049 	.word	0x00003049
    2f30:	00010399 	.word	0x00010399
    2f34:	00b71b00 	.word	0x00b71b00

00002f38 <system_gclk_init>:
			MCLK->APBAMASK.reg |= mask;
    2f38:	4a06      	ldr	r2, [pc, #24]	; (2f54 <system_gclk_init+0x1c>)
    2f3a:	6953      	ldr	r3, [r2, #20]
    2f3c:	2140      	movs	r1, #64	; 0x40
    2f3e:	430b      	orrs	r3, r1
    2f40:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    2f42:	2201      	movs	r2, #1
    2f44:	4b04      	ldr	r3, [pc, #16]	; (2f58 <system_gclk_init+0x20>)
    2f46:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    2f48:	0019      	movs	r1, r3
    2f4a:	780b      	ldrb	r3, [r1, #0]
    2f4c:	4213      	tst	r3, r2
    2f4e:	d1fc      	bne.n	2f4a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2f50:	4770      	bx	lr
    2f52:	46c0      	nop			; (mov r8, r8)
    2f54:	40000400 	.word	0x40000400
    2f58:	40001800 	.word	0x40001800

00002f5c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2f5c:	b570      	push	{r4, r5, r6, lr}
    2f5e:	0004      	movs	r4, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2f60:	780d      	ldrb	r5, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2f62:	784b      	ldrb	r3, [r1, #1]
    2f64:	2b00      	cmp	r3, #0
    2f66:	d002      	beq.n	2f6e <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2f68:	2380      	movs	r3, #128	; 0x80
    2f6a:	00db      	lsls	r3, r3, #3
    2f6c:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2f6e:	7a4b      	ldrb	r3, [r1, #9]
    2f70:	2b00      	cmp	r3, #0
    2f72:	d002      	beq.n	2f7a <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2f74:	2380      	movs	r3, #128	; 0x80
    2f76:	011b      	lsls	r3, r3, #4
    2f78:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2f7a:	6848      	ldr	r0, [r1, #4]
    2f7c:	2801      	cmp	r0, #1
    2f7e:	d90f      	bls.n	2fa0 <system_gclk_gen_set_config+0x44>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2f80:	1e43      	subs	r3, r0, #1
    2f82:	4218      	tst	r0, r3
    2f84:	d131      	bne.n	2fea <system_gclk_gen_set_config+0x8e>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2f86:	2802      	cmp	r0, #2
    2f88:	d92d      	bls.n	2fe6 <system_gclk_gen_set_config+0x8a>
    2f8a:	2302      	movs	r3, #2
    2f8c:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2f8e:	3201      	adds	r2, #1
						mask <<= 1) {
    2f90:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2f92:	4298      	cmp	r0, r3
    2f94:	d8fb      	bhi.n	2f8e <system_gclk_gen_set_config+0x32>
    2f96:	2380      	movs	r3, #128	; 0x80
    2f98:	015b      	lsls	r3, r3, #5
    2f9a:	431d      	orrs	r5, r3
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
    2f9c:	0412      	lsls	r2, r2, #16
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2f9e:	4315      	orrs	r5, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2fa0:	7a0b      	ldrb	r3, [r1, #8]
    2fa2:	2b00      	cmp	r3, #0
    2fa4:	d002      	beq.n	2fac <system_gclk_gen_set_config+0x50>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2fa6:	2380      	movs	r3, #128	; 0x80
    2fa8:	019b      	lsls	r3, r3, #6
    2faa:	431d      	orrs	r5, r3
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    2fac:	2604      	movs	r6, #4
    2fae:	40a6      	lsls	r6, r4
    2fb0:	4911      	ldr	r1, [pc, #68]	; (2ff8 <system_gclk_gen_set_config+0x9c>)
    2fb2:	4a12      	ldr	r2, [pc, #72]	; (2ffc <system_gclk_gen_set_config+0xa0>)
    2fb4:	684b      	ldr	r3, [r1, #4]
    2fb6:	4013      	ands	r3, r2
	}

	while (system_gclk_is_syncing(generator)) {
    2fb8:	421e      	tst	r6, r3
    2fba:	d1fb      	bne.n	2fb4 <system_gclk_gen_set_config+0x58>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2fbc:	4b10      	ldr	r3, [pc, #64]	; (3000 <system_gclk_gen_set_config+0xa4>)
    2fbe:	4798      	blx	r3
    2fc0:	00a4      	lsls	r4, r4, #2
    2fc2:	4b0d      	ldr	r3, [pc, #52]	; (2ff8 <system_gclk_gen_set_config+0x9c>)
    2fc4:	469c      	mov	ip, r3
    2fc6:	4464      	add	r4, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    2fc8:	6a22      	ldr	r2, [r4, #32]
    2fca:	2380      	movs	r3, #128	; 0x80
    2fcc:	005b      	lsls	r3, r3, #1
    2fce:	401a      	ands	r2, r3
    2fd0:	432a      	orrs	r2, r5
    2fd2:	6222      	str	r2, [r4, #32]
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    2fd4:	4661      	mov	r1, ip
    2fd6:	4a09      	ldr	r2, [pc, #36]	; (2ffc <system_gclk_gen_set_config+0xa0>)
    2fd8:	684b      	ldr	r3, [r1, #4]
    2fda:	4013      	ands	r3, r2

	while (system_gclk_is_syncing(generator)) {
    2fdc:	421e      	tst	r6, r3
    2fde:	d1fb      	bne.n	2fd8 <system_gclk_gen_set_config+0x7c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2fe0:	4b08      	ldr	r3, [pc, #32]	; (3004 <system_gclk_gen_set_config+0xa8>)
    2fe2:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    2fe4:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2fe6:	2200      	movs	r2, #0
    2fe8:	e7d5      	b.n	2f96 <system_gclk_gen_set_config+0x3a>
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;
    2fea:	0400      	lsls	r0, r0, #16
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2fec:	2380      	movs	r3, #128	; 0x80
    2fee:	009b      	lsls	r3, r3, #2
    2ff0:	4318      	orrs	r0, r3
    2ff2:	4305      	orrs	r5, r0
    2ff4:	e7d4      	b.n	2fa0 <system_gclk_gen_set_config+0x44>
    2ff6:	46c0      	nop			; (mov r8, r8)
    2ff8:	40001800 	.word	0x40001800
    2ffc:	000007fc 	.word	0x000007fc
    3000:	000001ad 	.word	0x000001ad
    3004:	000001ed 	.word	0x000001ed

00003008 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    3008:	b510      	push	{r4, lr}
    300a:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    300c:	2204      	movs	r2, #4
    300e:	4082      	lsls	r2, r0
    3010:	4809      	ldr	r0, [pc, #36]	; (3038 <system_gclk_gen_enable+0x30>)
    3012:	490a      	ldr	r1, [pc, #40]	; (303c <system_gclk_gen_enable+0x34>)
    3014:	6843      	ldr	r3, [r0, #4]
    3016:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    3018:	421a      	tst	r2, r3
    301a:	d1fb      	bne.n	3014 <system_gclk_gen_enable+0xc>
	cpu_irq_enter_critical();
    301c:	4b08      	ldr	r3, [pc, #32]	; (3040 <system_gclk_gen_enable+0x38>)
    301e:	4798      	blx	r3
    3020:	00a4      	lsls	r4, r4, #2
    3022:	4b05      	ldr	r3, [pc, #20]	; (3038 <system_gclk_gen_enable+0x30>)
    3024:	469c      	mov	ip, r3
    3026:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    3028:	6a22      	ldr	r2, [r4, #32]
    302a:	2380      	movs	r3, #128	; 0x80
    302c:	005b      	lsls	r3, r3, #1
    302e:	4313      	orrs	r3, r2
    3030:	6223      	str	r3, [r4, #32]
	cpu_irq_leave_critical();
    3032:	4b04      	ldr	r3, [pc, #16]	; (3044 <system_gclk_gen_enable+0x3c>)
    3034:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3036:	bd10      	pop	{r4, pc}
    3038:	40001800 	.word	0x40001800
    303c:	000007fc 	.word	0x000007fc
    3040:	000001ad 	.word	0x000001ad
    3044:	000001ed 	.word	0x000001ed

00003048 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    3048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    304a:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    304c:	2204      	movs	r2, #4
    304e:	4082      	lsls	r2, r0
    3050:	4812      	ldr	r0, [pc, #72]	; (309c <system_gclk_gen_get_hz+0x54>)
    3052:	4913      	ldr	r1, [pc, #76]	; (30a0 <system_gclk_gen_get_hz+0x58>)
    3054:	6843      	ldr	r3, [r0, #4]
    3056:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    3058:	421a      	tst	r2, r3
    305a:	d1fb      	bne.n	3054 <system_gclk_gen_get_hz+0xc>
	cpu_irq_enter_critical();
    305c:	4b11      	ldr	r3, [pc, #68]	; (30a4 <system_gclk_gen_get_hz+0x5c>)
    305e:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    3060:	4f0e      	ldr	r7, [pc, #56]	; (309c <system_gclk_gen_get_hz+0x54>)
    3062:	3408      	adds	r4, #8
    3064:	00a4      	lsls	r4, r4, #2
    3066:	59e0      	ldr	r0, [r4, r7]
    3068:	0700      	lsls	r0, r0, #28
    306a:	0f00      	lsrs	r0, r0, #28
	uint32_t gen_input_hz = system_clock_source_get_hz(
    306c:	4b0e      	ldr	r3, [pc, #56]	; (30a8 <system_gclk_gen_get_hz+0x60>)
    306e:	4798      	blx	r3
    3070:	0006      	movs	r6, r0

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    3072:	59e5      	ldr	r5, [r4, r7]
    3074:	04ed      	lsls	r5, r5, #19
    3076:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    3078:	59e4      	ldr	r4, [r4, r7]
    307a:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    307c:	4b0b      	ldr	r3, [pc, #44]	; (30ac <system_gclk_gen_get_hz+0x64>)
    307e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    3080:	2d00      	cmp	r5, #0
    3082:	d107      	bne.n	3094 <system_gclk_gen_get_hz+0x4c>
    3084:	2c01      	cmp	r4, #1
    3086:	d907      	bls.n	3098 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    3088:	0021      	movs	r1, r4
    308a:	0030      	movs	r0, r6
    308c:	4b08      	ldr	r3, [pc, #32]	; (30b0 <system_gclk_gen_get_hz+0x68>)
    308e:	4798      	blx	r3
    3090:	0006      	movs	r6, r0
    3092:	e001      	b.n	3098 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    3094:	3401      	adds	r4, #1
    3096:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    3098:	0030      	movs	r0, r6
    309a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    309c:	40001800 	.word	0x40001800
    30a0:	000007fc 	.word	0x000007fc
    30a4:	000001ad 	.word	0x000001ad
    30a8:	000029dd 	.word	0x000029dd
    30ac:	000001ed 	.word	0x000001ed
    30b0:	00010399 	.word	0x00010399

000030b4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    30b4:	b510      	push	{r4, lr}
    30b6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    30b8:	4b09      	ldr	r3, [pc, #36]	; (30e0 <system_gclk_chan_enable+0x2c>)
    30ba:	4798      	blx	r3
    30bc:	00a0      	lsls	r0, r4, #2
    30be:	4b09      	ldr	r3, [pc, #36]	; (30e4 <system_gclk_chan_enable+0x30>)
    30c0:	469c      	mov	ip, r3
    30c2:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    30c4:	2280      	movs	r2, #128	; 0x80
    30c6:	5883      	ldr	r3, [r0, r2]
    30c8:	2140      	movs	r1, #64	; 0x40
    30ca:	430b      	orrs	r3, r1
    30cc:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    30ce:	3140      	adds	r1, #64	; 0x40
    30d0:	3a40      	subs	r2, #64	; 0x40
    30d2:	5843      	ldr	r3, [r0, r1]
    30d4:	421a      	tst	r2, r3
    30d6:	d0fc      	beq.n	30d2 <system_gclk_chan_enable+0x1e>
	cpu_irq_leave_critical();
    30d8:	4b03      	ldr	r3, [pc, #12]	; (30e8 <system_gclk_chan_enable+0x34>)
    30da:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    30dc:	bd10      	pop	{r4, pc}
    30de:	46c0      	nop			; (mov r8, r8)
    30e0:	000001ad 	.word	0x000001ad
    30e4:	40001800 	.word	0x40001800
    30e8:	000001ed 	.word	0x000001ed

000030ec <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    30ec:	b510      	push	{r4, lr}
    30ee:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    30f0:	4b09      	ldr	r3, [pc, #36]	; (3118 <system_gclk_chan_disable+0x2c>)
    30f2:	4798      	blx	r3
    30f4:	00a0      	lsls	r0, r4, #2
    30f6:	4b09      	ldr	r3, [pc, #36]	; (311c <system_gclk_chan_disable+0x30>)
    30f8:	469c      	mov	ip, r3
    30fa:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    30fc:	2280      	movs	r2, #128	; 0x80
    30fe:	5883      	ldr	r3, [r0, r2]
    3100:	2140      	movs	r1, #64	; 0x40
    3102:	438b      	bics	r3, r1
    3104:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    3106:	3140      	adds	r1, #64	; 0x40
    3108:	3a40      	subs	r2, #64	; 0x40
    310a:	5843      	ldr	r3, [r0, r1]
    310c:	421a      	tst	r2, r3
    310e:	d1fc      	bne.n	310a <system_gclk_chan_disable+0x1e>
	cpu_irq_leave_critical();
    3110:	4b03      	ldr	r3, [pc, #12]	; (3120 <system_gclk_chan_disable+0x34>)
    3112:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    3114:	bd10      	pop	{r4, pc}
    3116:	46c0      	nop			; (mov r8, r8)
    3118:	000001ad 	.word	0x000001ad
    311c:	40001800 	.word	0x40001800
    3120:	000001ed 	.word	0x000001ed

00003124 <system_gclk_chan_set_config>:
{
    3124:	b570      	push	{r4, r5, r6, lr}
    3126:	0004      	movs	r4, r0
    3128:	000d      	movs	r5, r1
	system_gclk_chan_disable(channel);
    312a:	4b05      	ldr	r3, [pc, #20]	; (3140 <system_gclk_chan_set_config+0x1c>)
    312c:	4798      	blx	r3
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    312e:	782a      	ldrb	r2, [r5, #0]
    3130:	230f      	movs	r3, #15
    3132:	4013      	ands	r3, r2
    3134:	3420      	adds	r4, #32
    3136:	00a4      	lsls	r4, r4, #2
    3138:	4a02      	ldr	r2, [pc, #8]	; (3144 <system_gclk_chan_set_config+0x20>)
    313a:	50a3      	str	r3, [r4, r2]
}
    313c:	bd70      	pop	{r4, r5, r6, pc}
    313e:	46c0      	nop			; (mov r8, r8)
    3140:	000030ed 	.word	0x000030ed
    3144:	40001800 	.word	0x40001800

00003148 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    3148:	b510      	push	{r4, lr}
    314a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    314c:	4b06      	ldr	r3, [pc, #24]	; (3168 <system_gclk_chan_get_hz+0x20>)
    314e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    3150:	3420      	adds	r4, #32
    3152:	00a4      	lsls	r4, r4, #2
    3154:	4b05      	ldr	r3, [pc, #20]	; (316c <system_gclk_chan_get_hz+0x24>)
    3156:	58e4      	ldr	r4, [r4, r3]
    3158:	0724      	lsls	r4, r4, #28
    315a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    315c:	4b04      	ldr	r3, [pc, #16]	; (3170 <system_gclk_chan_get_hz+0x28>)
    315e:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    3160:	0020      	movs	r0, r4
    3162:	4b04      	ldr	r3, [pc, #16]	; (3174 <system_gclk_chan_get_hz+0x2c>)
    3164:	4798      	blx	r3
}
    3166:	bd10      	pop	{r4, pc}
    3168:	000001ad 	.word	0x000001ad
    316c:	40001800 	.word	0x40001800
    3170:	000001ed 	.word	0x000001ed
    3174:	00003049 	.word	0x00003049

00003178 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    3178:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    317a:	78d3      	ldrb	r3, [r2, #3]
    317c:	2b00      	cmp	r3, #0
    317e:	d135      	bne.n	31ec <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3180:	7813      	ldrb	r3, [r2, #0]
    3182:	2b80      	cmp	r3, #128	; 0x80
    3184:	d029      	beq.n	31da <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    3186:	061b      	lsls	r3, r3, #24
    3188:	2480      	movs	r4, #128	; 0x80
    318a:	0264      	lsls	r4, r4, #9
    318c:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    318e:	7854      	ldrb	r4, [r2, #1]
    3190:	2502      	movs	r5, #2
    3192:	43ac      	bics	r4, r5
    3194:	d106      	bne.n	31a4 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    3196:	7894      	ldrb	r4, [r2, #2]
    3198:	2c00      	cmp	r4, #0
    319a:	d120      	bne.n	31de <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    319c:	2480      	movs	r4, #128	; 0x80
    319e:	02a4      	lsls	r4, r4, #10
    31a0:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    31a2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    31a4:	7854      	ldrb	r4, [r2, #1]
    31a6:	3c01      	subs	r4, #1
    31a8:	2c01      	cmp	r4, #1
    31aa:	d91c      	bls.n	31e6 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    31ac:	040d      	lsls	r5, r1, #16
    31ae:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    31b0:	24a0      	movs	r4, #160	; 0xa0
    31b2:	05e4      	lsls	r4, r4, #23
    31b4:	432c      	orrs	r4, r5
    31b6:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    31b8:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    31ba:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    31bc:	24d0      	movs	r4, #208	; 0xd0
    31be:	0624      	lsls	r4, r4, #24
    31c0:	432c      	orrs	r4, r5
    31c2:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    31c4:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    31c6:	78d4      	ldrb	r4, [r2, #3]
    31c8:	2c00      	cmp	r4, #0
    31ca:	d122      	bne.n	3212 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    31cc:	035b      	lsls	r3, r3, #13
    31ce:	d51c      	bpl.n	320a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    31d0:	7893      	ldrb	r3, [r2, #2]
    31d2:	2b01      	cmp	r3, #1
    31d4:	d01e      	beq.n	3214 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    31d6:	6141      	str	r1, [r0, #20]
    31d8:	e017      	b.n	320a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    31da:	2300      	movs	r3, #0
    31dc:	e7d7      	b.n	318e <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    31de:	24c0      	movs	r4, #192	; 0xc0
    31e0:	02e4      	lsls	r4, r4, #11
    31e2:	4323      	orrs	r3, r4
    31e4:	e7dd      	b.n	31a2 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    31e6:	4c0d      	ldr	r4, [pc, #52]	; (321c <_system_pinmux_config+0xa4>)
    31e8:	4023      	ands	r3, r4
    31ea:	e7df      	b.n	31ac <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    31ec:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    31ee:	040c      	lsls	r4, r1, #16
    31f0:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    31f2:	23a0      	movs	r3, #160	; 0xa0
    31f4:	05db      	lsls	r3, r3, #23
    31f6:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    31f8:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    31fa:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    31fc:	23d0      	movs	r3, #208	; 0xd0
    31fe:	061b      	lsls	r3, r3, #24
    3200:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3202:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    3204:	78d3      	ldrb	r3, [r2, #3]
    3206:	2b00      	cmp	r3, #0
    3208:	d103      	bne.n	3212 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    320a:	7853      	ldrb	r3, [r2, #1]
    320c:	3b01      	subs	r3, #1
    320e:	2b01      	cmp	r3, #1
    3210:	d902      	bls.n	3218 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    3212:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    3214:	6181      	str	r1, [r0, #24]
    3216:	e7f8      	b.n	320a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    3218:	6081      	str	r1, [r0, #8]
}
    321a:	e7fa      	b.n	3212 <_system_pinmux_config+0x9a>
    321c:	fffbffff 	.word	0xfffbffff

00003220 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    3220:	b510      	push	{r4, lr}
    3222:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3224:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3226:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3228:	2900      	cmp	r1, #0
    322a:	d104      	bne.n	3236 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    322c:	0943      	lsrs	r3, r0, #5
    322e:	01db      	lsls	r3, r3, #7
    3230:	4905      	ldr	r1, [pc, #20]	; (3248 <system_pinmux_pin_set_config+0x28>)
    3232:	468c      	mov	ip, r1
    3234:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    3236:	241f      	movs	r4, #31
    3238:	4020      	ands	r0, r4
    323a:	2101      	movs	r1, #1
    323c:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    323e:	0018      	movs	r0, r3
    3240:	4b02      	ldr	r3, [pc, #8]	; (324c <system_pinmux_pin_set_config+0x2c>)
    3242:	4798      	blx	r3
}
    3244:	bd10      	pop	{r4, pc}
    3246:	46c0      	nop			; (mov r8, r8)
    3248:	40002800 	.word	0x40002800
    324c:	00003179 	.word	0x00003179

00003250 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    3250:	4770      	bx	lr
	...

00003254 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    3254:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    3256:	4b05      	ldr	r3, [pc, #20]	; (326c <system_init+0x18>)
    3258:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    325a:	4b05      	ldr	r3, [pc, #20]	; (3270 <system_init+0x1c>)
    325c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    325e:	4b05      	ldr	r3, [pc, #20]	; (3274 <system_init+0x20>)
    3260:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    3262:	4b05      	ldr	r3, [pc, #20]	; (3278 <system_init+0x24>)
    3264:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    3266:	4b05      	ldr	r3, [pc, #20]	; (327c <system_init+0x28>)
    3268:	4798      	blx	r3
}
    326a:	bd10      	pop	{r4, pc}
    326c:	00002d05 	.word	0x00002d05
    3270:	0000021d 	.word	0x0000021d
    3274:	00003251 	.word	0x00003251
    3278:	00000a01 	.word	0x00000a01
    327c:	00003251 	.word	0x00003251

00003280 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    3280:	1c93      	adds	r3, r2, #2
    3282:	009b      	lsls	r3, r3, #2
    3284:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    3286:	2a02      	cmp	r2, #2
    3288:	d009      	beq.n	329e <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    328a:	2a03      	cmp	r2, #3
    328c:	d00c      	beq.n	32a8 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    328e:	2301      	movs	r3, #1
    3290:	4093      	lsls	r3, r2
    3292:	001a      	movs	r2, r3
    3294:	7e03      	ldrb	r3, [r0, #24]
    3296:	4313      	orrs	r3, r2
    3298:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    329a:	2000      	movs	r0, #0
    329c:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    329e:	7e03      	ldrb	r3, [r0, #24]
    32a0:	2210      	movs	r2, #16
    32a2:	4313      	orrs	r3, r2
    32a4:	7603      	strb	r3, [r0, #24]
    32a6:	e7f8      	b.n	329a <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    32a8:	7e03      	ldrb	r3, [r0, #24]
    32aa:	2220      	movs	r2, #32
    32ac:	4313      	orrs	r3, r2
    32ae:	7603      	strb	r3, [r0, #24]
    32b0:	e7f3      	b.n	329a <tc_register_callback+0x1a>
	...

000032b4 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    32b4:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    32b6:	0080      	lsls	r0, r0, #2
    32b8:	4b16      	ldr	r3, [pc, #88]	; (3314 <_tc_interrupt_handler+0x60>)
    32ba:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    32bc:	6823      	ldr	r3, [r4, #0]
    32be:	7a9d      	ldrb	r5, [r3, #10]
    32c0:	7e22      	ldrb	r2, [r4, #24]
    32c2:	7e63      	ldrb	r3, [r4, #25]
    32c4:	4013      	ands	r3, r2
    32c6:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    32c8:	07eb      	lsls	r3, r5, #31
    32ca:	d406      	bmi.n	32da <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    32cc:	07ab      	lsls	r3, r5, #30
    32ce:	d40b      	bmi.n	32e8 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    32d0:	06eb      	lsls	r3, r5, #27
    32d2:	d410      	bmi.n	32f6 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    32d4:	06ab      	lsls	r3, r5, #26
    32d6:	d415      	bmi.n	3304 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    32d8:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    32da:	0020      	movs	r0, r4
    32dc:	68a3      	ldr	r3, [r4, #8]
    32de:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    32e0:	2301      	movs	r3, #1
    32e2:	6822      	ldr	r2, [r4, #0]
    32e4:	7293      	strb	r3, [r2, #10]
    32e6:	e7f1      	b.n	32cc <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    32e8:	0020      	movs	r0, r4
    32ea:	68e3      	ldr	r3, [r4, #12]
    32ec:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    32ee:	2302      	movs	r3, #2
    32f0:	6822      	ldr	r2, [r4, #0]
    32f2:	7293      	strb	r3, [r2, #10]
    32f4:	e7ec      	b.n	32d0 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    32f6:	0020      	movs	r0, r4
    32f8:	6923      	ldr	r3, [r4, #16]
    32fa:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    32fc:	2310      	movs	r3, #16
    32fe:	6822      	ldr	r2, [r4, #0]
    3300:	7293      	strb	r3, [r2, #10]
    3302:	e7e7      	b.n	32d4 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    3304:	0020      	movs	r0, r4
    3306:	6963      	ldr	r3, [r4, #20]
    3308:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    330a:	6823      	ldr	r3, [r4, #0]
    330c:	2220      	movs	r2, #32
    330e:	729a      	strb	r2, [r3, #10]
}
    3310:	e7e2      	b.n	32d8 <_tc_interrupt_handler+0x24>
    3312:	46c0      	nop			; (mov r8, r8)
    3314:	200010c8 	.word	0x200010c8

00003318 <TC0_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    3318:	b510      	push	{r4, lr}
    331a:	2000      	movs	r0, #0
    331c:	4b01      	ldr	r3, [pc, #4]	; (3324 <TC0_Handler+0xc>)
    331e:	4798      	blx	r3
    3320:	bd10      	pop	{r4, pc}
    3322:	46c0      	nop			; (mov r8, r8)
    3324:	000032b5 	.word	0x000032b5

00003328 <TC1_Handler>:
    3328:	b510      	push	{r4, lr}
    332a:	2001      	movs	r0, #1
    332c:	4b01      	ldr	r3, [pc, #4]	; (3334 <TC1_Handler+0xc>)
    332e:	4798      	blx	r3
    3330:	bd10      	pop	{r4, pc}
    3332:	46c0      	nop			; (mov r8, r8)
    3334:	000032b5 	.word	0x000032b5

00003338 <TC2_Handler>:
    3338:	b510      	push	{r4, lr}
    333a:	2002      	movs	r0, #2
    333c:	4b01      	ldr	r3, [pc, #4]	; (3344 <TC2_Handler+0xc>)
    333e:	4798      	blx	r3
    3340:	bd10      	pop	{r4, pc}
    3342:	46c0      	nop			; (mov r8, r8)
    3344:	000032b5 	.word	0x000032b5

00003348 <TC3_Handler>:
    3348:	b510      	push	{r4, lr}
    334a:	2003      	movs	r0, #3
    334c:	4b01      	ldr	r3, [pc, #4]	; (3354 <TC3_Handler+0xc>)
    334e:	4798      	blx	r3
    3350:	bd10      	pop	{r4, pc}
    3352:	46c0      	nop			; (mov r8, r8)
    3354:	000032b5 	.word	0x000032b5

00003358 <TC4_Handler>:
    3358:	b510      	push	{r4, lr}
    335a:	2004      	movs	r0, #4
    335c:	4b01      	ldr	r3, [pc, #4]	; (3364 <TC4_Handler+0xc>)
    335e:	4798      	blx	r3
    3360:	bd10      	pop	{r4, pc}
    3362:	46c0      	nop			; (mov r8, r8)
    3364:	000032b5 	.word	0x000032b5

00003368 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    3368:	b530      	push	{r4, r5, lr}
    336a:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    336c:	a901      	add	r1, sp, #4
    336e:	4b0c      	ldr	r3, [pc, #48]	; (33a0 <_tc_get_inst_index+0x38>)
    3370:	000a      	movs	r2, r1
    3372:	cb32      	ldmia	r3!, {r1, r4, r5}
    3374:	c232      	stmia	r2!, {r1, r4, r5}
    3376:	cb12      	ldmia	r3!, {r1, r4}
    3378:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    337a:	9b01      	ldr	r3, [sp, #4]
    337c:	4298      	cmp	r0, r3
    337e:	d00b      	beq.n	3398 <_tc_get_inst_index+0x30>
    3380:	2301      	movs	r3, #1
    3382:	a901      	add	r1, sp, #4
    3384:	009a      	lsls	r2, r3, #2
    3386:	5852      	ldr	r2, [r2, r1]
    3388:	4282      	cmp	r2, r0
    338a:	d006      	beq.n	339a <_tc_get_inst_index+0x32>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    338c:	3301      	adds	r3, #1
    338e:	2b05      	cmp	r3, #5
    3390:	d1f8      	bne.n	3384 <_tc_get_inst_index+0x1c>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    3392:	2000      	movs	r0, #0
}
    3394:	b007      	add	sp, #28
    3396:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3398:	2300      	movs	r3, #0
			return i;
    339a:	b2d8      	uxtb	r0, r3
    339c:	e7fa      	b.n	3394 <_tc_get_inst_index+0x2c>
    339e:	46c0      	nop			; (mov r8, r8)
    33a0:	00019f3c 	.word	0x00019f3c

000033a4 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    33a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    33a6:	46c6      	mov	lr, r8
    33a8:	b500      	push	{lr}
    33aa:	b08e      	sub	sp, #56	; 0x38
    33ac:	0004      	movs	r4, r0
    33ae:	000d      	movs	r5, r1
    33b0:	0016      	movs	r6, r2
	uint32_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    33b2:	0008      	movs	r0, r1
    33b4:	4bae      	ldr	r3, [pc, #696]	; (3670 <tc_init+0x2cc>)
    33b6:	4798      	blx	r3
    33b8:	4680      	mov	r8, r0
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC2,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC3,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC4};
#elif (SAML21J) || (SAMR34J) || (SAMR35J)
	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = {TC0_GCLK_ID, TC1_GCLK_ID, TC2_GCLK_ID, TC3_GCLK_ID, TC4_GCLK_ID};
    33ba:	ab0c      	add	r3, sp, #48	; 0x30
    33bc:	221b      	movs	r2, #27
    33be:	701a      	strb	r2, [r3, #0]
    33c0:	705a      	strb	r2, [r3, #1]
    33c2:	3201      	adds	r2, #1
    33c4:	709a      	strb	r2, [r3, #2]
    33c6:	70da      	strb	r2, [r3, #3]
    33c8:	3201      	adds	r2, #1
    33ca:	711a      	strb	r2, [r3, #4]
	/* Array of MCLK APB mask bit position for different TC instances */
	uint32_t inst_mclk_apbmask[] = {SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC0,
    33cc:	a902      	add	r1, sp, #8
    33ce:	4ba9      	ldr	r3, [pc, #676]	; (3674 <tc_init+0x2d0>)
    33d0:	3314      	adds	r3, #20
    33d2:	000a      	movs	r2, r1
    33d4:	cb83      	ldmia	r3!, {r0, r1, r7}
    33d6:	c283      	stmia	r2!, {r0, r1, r7}
    33d8:	cb83      	ldmia	r3!, {r0, r1, r7}
    33da:	c283      	stmia	r2!, {r0, r1, r7}
    33dc:	cb83      	ldmia	r3!, {r0, r1, r7}
    33de:	c283      	stmia	r2!, {r0, r1, r7}
    33e0:	681b      	ldr	r3, [r3, #0]
    33e2:	6013      	str	r3, [r2, #0]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    33e4:	2300      	movs	r3, #0
    33e6:	60a3      	str	r3, [r4, #8]
    33e8:	60e3      	str	r3, [r4, #12]
    33ea:	6123      	str	r3, [r4, #16]
    33ec:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    33ee:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    33f0:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    33f2:	4643      	mov	r3, r8
    33f4:	009a      	lsls	r2, r3, #2
    33f6:	4ba0      	ldr	r3, [pc, #640]	; (3678 <tc_init+0x2d4>)
    33f8:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    33fa:	6025      	str	r5, [r4, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    33fc:	2334      	movs	r3, #52	; 0x34
    33fe:	5cf3      	ldrb	r3, [r6, r3]
    3400:	76a3      	strb	r3, [r4, #26]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3402:	78f3      	ldrb	r3, [r6, #3]
    3404:	2b08      	cmp	r3, #8
    3406:	d008      	beq.n	341a <tc_init+0x76>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    3408:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    340a:	682b      	ldr	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    340c:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    340e:	07db      	lsls	r3, r3, #31
    3410:	d508      	bpl.n	3424 <tc_init+0x80>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    3412:	b00e      	add	sp, #56	; 0x38
    3414:	bc04      	pop	{r2}
    3416:	4690      	mov	r8, r2
    3418:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    341a:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    341c:	4642      	mov	r2, r8
    341e:	07d2      	lsls	r2, r2, #31
    3420:	d4f7      	bmi.n	3412 <tc_init+0x6e>
    3422:	e7f1      	b.n	3408 <tc_init+0x64>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3424:	7aeb      	ldrb	r3, [r5, #11]
		return STATUS_ERR_DENIED;
    3426:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3428:	079b      	lsls	r3, r3, #30
    342a:	d4f2      	bmi.n	3412 <tc_init+0x6e>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    342c:	682b      	ldr	r3, [r5, #0]
    342e:	079b      	lsls	r3, r3, #30
    3430:	d4ef      	bmi.n	3412 <tc_init+0x6e>
	if (config->pwm_channel[0].enabled) {
    3432:	7c33      	ldrb	r3, [r6, #16]
    3434:	2b00      	cmp	r3, #0
    3436:	d112      	bne.n	345e <tc_init+0xba>
	if (config->pwm_channel[1].enabled) {
    3438:	7f33      	ldrb	r3, [r6, #28]
    343a:	2b00      	cmp	r3, #0
    343c:	d11b      	bne.n	3476 <tc_init+0xd2>
	system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[instance*2],
    343e:	4643      	mov	r3, r8
    3440:	005a      	lsls	r2, r3, #1
    3442:	a902      	add	r1, sp, #8
    3444:	1c53      	adds	r3, r2, #1
    3446:	009b      	lsls	r3, r3, #2
    3448:	5858      	ldr	r0, [r3, r1]
    344a:	4643      	mov	r3, r8
    344c:	00db      	lsls	r3, r3, #3
    344e:	585b      	ldr	r3, [r3, r1]
	switch (bus) {
    3450:	b2d9      	uxtb	r1, r3
    3452:	2904      	cmp	r1, #4
    3454:	d823      	bhi.n	349e <tc_init+0xfa>
    3456:	008b      	lsls	r3, r1, #2
    3458:	4988      	ldr	r1, [pc, #544]	; (367c <tc_init+0x2d8>)
    345a:	58cb      	ldr	r3, [r1, r3]
    345c:	469f      	mov	pc, r3
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    345e:	a901      	add	r1, sp, #4
    3460:	2301      	movs	r3, #1
    3462:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3464:	2200      	movs	r2, #0
    3466:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    3468:	7e32      	ldrb	r2, [r6, #24]
    346a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    346c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    346e:	7d30      	ldrb	r0, [r6, #20]
    3470:	4b83      	ldr	r3, [pc, #524]	; (3680 <tc_init+0x2dc>)
    3472:	4798      	blx	r3
    3474:	e7e0      	b.n	3438 <tc_init+0x94>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3476:	a901      	add	r1, sp, #4
    3478:	2301      	movs	r3, #1
    347a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    347c:	2200      	movs	r2, #0
    347e:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    3480:	3224      	adds	r2, #36	; 0x24
    3482:	18b2      	adds	r2, r6, r2
    3484:	7812      	ldrb	r2, [r2, #0]
    3486:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3488:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    348a:	331f      	adds	r3, #31
    348c:	18f3      	adds	r3, r6, r3
    348e:	7818      	ldrb	r0, [r3, #0]
    3490:	4b7b      	ldr	r3, [pc, #492]	; (3680 <tc_init+0x2dc>)
    3492:	4798      	blx	r3
    3494:	e7d3      	b.n	343e <tc_init+0x9a>
			MCLK->APBAMASK.reg |= mask;
    3496:	497b      	ldr	r1, [pc, #492]	; (3684 <tc_init+0x2e0>)
    3498:	694b      	ldr	r3, [r1, #20]
    349a:	4318      	orrs	r0, r3
    349c:	6148      	str	r0, [r1, #20]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    349e:	78f3      	ldrb	r3, [r6, #3]
    34a0:	2b08      	cmp	r3, #8
    34a2:	d100      	bne.n	34a6 <tc_init+0x102>
    34a4:	e086      	b.n	35b4 <tc_init+0x210>
	gclk_chan_config.source_generator = config->clock_source;
    34a6:	7833      	ldrb	r3, [r6, #0]
    34a8:	466a      	mov	r2, sp
    34aa:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    34ac:	ab0c      	add	r3, sp, #48	; 0x30
    34ae:	4642      	mov	r2, r8
    34b0:	5c9f      	ldrb	r7, [r3, r2]
    34b2:	4669      	mov	r1, sp
    34b4:	0038      	movs	r0, r7
    34b6:	4b74      	ldr	r3, [pc, #464]	; (3688 <tc_init+0x2e4>)
    34b8:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    34ba:	0038      	movs	r0, r7
    34bc:	4b73      	ldr	r3, [pc, #460]	; (368c <tc_init+0x2e8>)
    34be:	4798      	blx	r3
			(uint32_t)config->counter_size |
    34c0:	78f3      	ldrb	r3, [r6, #3]
    34c2:	79f2      	ldrb	r2, [r6, #7]
    34c4:	4313      	orrs	r3, r2
			(uint32_t)config->clock_prescaler;
    34c6:	88b2      	ldrh	r2, [r6, #4]
	ctrla_tmp =
    34c8:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    34ca:	7a72      	ldrb	r2, [r6, #9]
    34cc:	2a00      	cmp	r2, #0
    34ce:	d002      	beq.n	34d6 <tc_init+0x132>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    34d0:	2280      	movs	r2, #128	; 0x80
    34d2:	0252      	lsls	r2, r2, #9
    34d4:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    34d6:	7ab2      	ldrb	r2, [r6, #10]
    34d8:	2a00      	cmp	r2, #0
    34da:	d002      	beq.n	34e2 <tc_init+0x13e>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    34dc:	2280      	movs	r2, #128	; 0x80
    34de:	0292      	lsls	r2, r2, #10
    34e0:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    34e2:	7af2      	ldrb	r2, [r6, #11]
    34e4:	2a00      	cmp	r2, #0
    34e6:	d002      	beq.n	34ee <tc_init+0x14a>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    34e8:	2280      	movs	r2, #128	; 0x80
    34ea:	0352      	lsls	r2, r2, #13
    34ec:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    34ee:	7b32      	ldrb	r2, [r6, #12]
    34f0:	2a00      	cmp	r2, #0
    34f2:	d002      	beq.n	34fa <tc_init+0x156>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    34f4:	2280      	movs	r2, #128	; 0x80
    34f6:	0392      	lsls	r2, r2, #14
    34f8:	4313      	orrs	r3, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    34fa:	7871      	ldrb	r1, [r6, #1]
    34fc:	0189      	lsls	r1, r1, #6
				|(config->on_demand << TC_CTRLA_ONDEMAND_Pos);
    34fe:	78b2      	ldrb	r2, [r6, #2]
    3500:	01d2      	lsls	r2, r2, #7
    3502:	4311      	orrs	r1, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    3504:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3506:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	return (tc_module->SYNCBUSY.reg);
    3508:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    350a:	2b00      	cmp	r3, #0
    350c:	d1fc      	bne.n	3508 <tc_init+0x164>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    350e:	6029      	str	r1, [r5, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3510:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3512:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    3514:	2b00      	cmp	r3, #0
    3516:	d1fc      	bne.n	3512 <tc_init+0x16e>
	hw->COUNT8.WAVE.reg = config->wave_generation;
    3518:	79b3      	ldrb	r3, [r6, #6]
    351a:	732b      	strb	r3, [r5, #12]
	if (config->oneshot) {
    351c:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    351e:	1e4b      	subs	r3, r1, #1
    3520:	4199      	sbcs	r1, r3
    3522:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    3524:	7bb3      	ldrb	r3, [r6, #14]
    3526:	2b00      	cmp	r3, #0
    3528:	d001      	beq.n	352e <tc_init+0x18a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    352a:	2301      	movs	r3, #1
    352c:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    352e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3530:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    3532:	2b00      	cmp	r3, #0
    3534:	d1fc      	bne.n	3530 <tc_init+0x18c>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    3536:	33ff      	adds	r3, #255	; 0xff
    3538:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    353a:	2900      	cmp	r1, #0
    353c:	d004      	beq.n	3548 <tc_init+0x1a4>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    353e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3540:	6913      	ldr	r3, [r2, #16]
		while (tc_is_syncing(module_inst)) {
    3542:	2b00      	cmp	r3, #0
    3544:	d1fc      	bne.n	3540 <tc_init+0x19c>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    3546:	7169      	strb	r1, [r5, #5]
	hw->COUNT8.DRVCTRL.reg = config->waveform_invert_output;
    3548:	7a33      	ldrb	r3, [r6, #8]
    354a:	736b      	strb	r3, [r5, #13]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    354c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    354e:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    3550:	2b00      	cmp	r3, #0
    3552:	d1fc      	bne.n	354e <tc_init+0x1aa>
	switch (module_inst->counter_size) {
    3554:	7923      	ldrb	r3, [r4, #4]
    3556:	2b04      	cmp	r3, #4
    3558:	d059      	beq.n	360e <tc_init+0x26a>
    355a:	2b08      	cmp	r3, #8
    355c:	d074      	beq.n	3648 <tc_init+0x2a4>
	return STATUS_ERR_INVALID_ARG;
    355e:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    3560:	2b00      	cmp	r3, #0
    3562:	d000      	beq.n	3566 <tc_init+0x1c2>
    3564:	e755      	b.n	3412 <tc_init+0x6e>
    3566:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3568:	2b00      	cmp	r3, #0
    356a:	d1fc      	bne.n	3566 <tc_init+0x1c2>
				= config->counter_16_bit.value;
    356c:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    356e:	82ab      	strh	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3570:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3572:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3574:	2b00      	cmp	r3, #0
    3576:	d1fc      	bne.n	3572 <tc_init+0x1ce>
					config->counter_16_bit.compare_capture_channel[0];
    3578:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    357a:	83ab      	strh	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    357c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    357e:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3580:	2b00      	cmp	r3, #0
    3582:	d1fc      	bne.n	357e <tc_init+0x1da>
					config->counter_16_bit.compare_capture_channel[1];
    3584:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    3586:	83eb      	strh	r3, [r5, #30]
			return STATUS_OK;
    3588:	2000      	movs	r0, #0
    358a:	e742      	b.n	3412 <tc_init+0x6e>
			MCLK->APBBMASK.reg |= mask;
    358c:	493d      	ldr	r1, [pc, #244]	; (3684 <tc_init+0x2e0>)
    358e:	698b      	ldr	r3, [r1, #24]
    3590:	4318      	orrs	r0, r3
    3592:	6188      	str	r0, [r1, #24]
    3594:	e783      	b.n	349e <tc_init+0xfa>
			MCLK->APBCMASK.reg |= mask;
    3596:	493b      	ldr	r1, [pc, #236]	; (3684 <tc_init+0x2e0>)
    3598:	69cb      	ldr	r3, [r1, #28]
    359a:	4318      	orrs	r0, r3
    359c:	61c8      	str	r0, [r1, #28]
    359e:	e77e      	b.n	349e <tc_init+0xfa>
			MCLK->APBDMASK.reg |= mask;
    35a0:	4938      	ldr	r1, [pc, #224]	; (3684 <tc_init+0x2e0>)
    35a2:	6a0b      	ldr	r3, [r1, #32]
    35a4:	4318      	orrs	r0, r3
    35a6:	6208      	str	r0, [r1, #32]
    35a8:	e779      	b.n	349e <tc_init+0xfa>
			break;
		case SYSTEM_CLOCK_APB_APBE:
			MCLK->APBEMASK.reg |= mask;
    35aa:	4b36      	ldr	r3, [pc, #216]	; (3684 <tc_init+0x2e0>)
    35ac:	6a59      	ldr	r1, [r3, #36]	; 0x24
    35ae:	4308      	orrs	r0, r1
    35b0:	6258      	str	r0, [r3, #36]	; 0x24
    35b2:	e774      	b.n	349e <tc_init+0xfa>
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    35b4:	4643      	mov	r3, r8
    35b6:	3301      	adds	r3, #1
    35b8:	2b04      	cmp	r3, #4
    35ba:	dd00      	ble.n	35be <tc_init+0x21a>
    35bc:	e773      	b.n	34a6 <tc_init+0x102>
		system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[(instance+1)*2],
    35be:	ab02      	add	r3, sp, #8
    35c0:	1cd1      	adds	r1, r2, #3
    35c2:	0089      	lsls	r1, r1, #2
    35c4:	58c9      	ldr	r1, [r1, r3]
    35c6:	3202      	adds	r2, #2
    35c8:	0092      	lsls	r2, r2, #2
    35ca:	58d3      	ldr	r3, [r2, r3]
	switch (bus) {
    35cc:	b2da      	uxtb	r2, r3
    35ce:	2a04      	cmp	r2, #4
    35d0:	d900      	bls.n	35d4 <tc_init+0x230>
    35d2:	e768      	b.n	34a6 <tc_init+0x102>
    35d4:	0093      	lsls	r3, r2, #2
    35d6:	4a2e      	ldr	r2, [pc, #184]	; (3690 <tc_init+0x2ec>)
    35d8:	58d3      	ldr	r3, [r2, r3]
    35da:	469f      	mov	pc, r3
			MCLK->APBAMASK.reg |= mask;
    35dc:	4a29      	ldr	r2, [pc, #164]	; (3684 <tc_init+0x2e0>)
    35de:	6953      	ldr	r3, [r2, #20]
    35e0:	4319      	orrs	r1, r3
    35e2:	6151      	str	r1, [r2, #20]
    35e4:	e75f      	b.n	34a6 <tc_init+0x102>
			MCLK->APBBMASK.reg |= mask;
    35e6:	4a27      	ldr	r2, [pc, #156]	; (3684 <tc_init+0x2e0>)
    35e8:	6993      	ldr	r3, [r2, #24]
    35ea:	4319      	orrs	r1, r3
    35ec:	6191      	str	r1, [r2, #24]
    35ee:	e75a      	b.n	34a6 <tc_init+0x102>
			MCLK->APBCMASK.reg |= mask;
    35f0:	4a24      	ldr	r2, [pc, #144]	; (3684 <tc_init+0x2e0>)
    35f2:	69d3      	ldr	r3, [r2, #28]
    35f4:	4319      	orrs	r1, r3
    35f6:	61d1      	str	r1, [r2, #28]
    35f8:	e755      	b.n	34a6 <tc_init+0x102>
			MCLK->APBDMASK.reg |= mask;
    35fa:	4a22      	ldr	r2, [pc, #136]	; (3684 <tc_init+0x2e0>)
    35fc:	6a13      	ldr	r3, [r2, #32]
    35fe:	4319      	orrs	r1, r3
    3600:	6211      	str	r1, [r2, #32]
    3602:	e750      	b.n	34a6 <tc_init+0x102>
			MCLK->APBEMASK.reg |= mask;
    3604:	4b1f      	ldr	r3, [pc, #124]	; (3684 <tc_init+0x2e0>)
    3606:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    3608:	4311      	orrs	r1, r2
    360a:	6259      	str	r1, [r3, #36]	; 0x24
    360c:	e74b      	b.n	34a6 <tc_init+0x102>
    360e:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3610:	2b00      	cmp	r3, #0
    3612:	d1fc      	bne.n	360e <tc_init+0x26a>
					config->counter_8_bit.value;
    3614:	3328      	adds	r3, #40	; 0x28
    3616:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    3618:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    361a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    361c:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    361e:	2b00      	cmp	r3, #0
    3620:	d1fc      	bne.n	361c <tc_init+0x278>
					config->counter_8_bit.period;
    3622:	3329      	adds	r3, #41	; 0x29
    3624:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    3626:	76eb      	strb	r3, [r5, #27]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3628:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    362a:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    362c:	2b00      	cmp	r3, #0
    362e:	d1fc      	bne.n	362a <tc_init+0x286>
					config->counter_8_bit.compare_capture_channel[0];
    3630:	332a      	adds	r3, #42	; 0x2a
    3632:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    3634:	772b      	strb	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3636:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3638:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    363a:	2b00      	cmp	r3, #0
    363c:	d1fc      	bne.n	3638 <tc_init+0x294>
					config->counter_8_bit.compare_capture_channel[1];
    363e:	332b      	adds	r3, #43	; 0x2b
    3640:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    3642:	776b      	strb	r3, [r5, #29]
			return STATUS_OK;
    3644:	2000      	movs	r0, #0
    3646:	e6e4      	b.n	3412 <tc_init+0x6e>
    3648:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    364a:	2b00      	cmp	r3, #0
    364c:	d1fc      	bne.n	3648 <tc_init+0x2a4>
				= config->counter_32_bit.value;
    364e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    3650:	616b      	str	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3652:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3654:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3656:	2b00      	cmp	r3, #0
    3658:	d1fc      	bne.n	3654 <tc_init+0x2b0>
			hw->COUNT32.CC[0].reg =
    365a:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    365c:	61eb      	str	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    365e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    3660:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    3662:	2b00      	cmp	r3, #0
    3664:	d1fc      	bne.n	3660 <tc_init+0x2bc>
					config->counter_32_bit.compare_capture_channel[1];
    3666:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    3668:	622b      	str	r3, [r5, #32]
			return STATUS_OK;
    366a:	2000      	movs	r0, #0
    366c:	e6d1      	b.n	3412 <tc_init+0x6e>
    366e:	46c0      	nop			; (mov r8, r8)
    3670:	00003369 	.word	0x00003369
    3674:	00019f3c 	.word	0x00019f3c
    3678:	200010c8 	.word	0x200010c8
    367c:	00019f14 	.word	0x00019f14
    3680:	00003221 	.word	0x00003221
    3684:	40000400 	.word	0x40000400
    3688:	00003125 	.word	0x00003125
    368c:	000030b5 	.word	0x000030b5
    3690:	00019f28 	.word	0x00019f28

00003694 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3694:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    3696:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    3698:	2b00      	cmp	r3, #0
    369a:	d1fc      	bne.n	3696 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
    369c:	7113      	strb	r3, [r2, #4]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    369e:	6801      	ldr	r1, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    36a0:	690b      	ldr	r3, [r1, #16]

	while (tc_is_syncing(module_inst)) {
    36a2:	2b00      	cmp	r3, #0
    36a4:	d1fc      	bne.n	36a0 <tc_get_count_value+0xc>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_READSYNC_Val);
    36a6:	3380      	adds	r3, #128	; 0x80
    36a8:	7153      	strb	r3, [r2, #5]

	/* Read synchronization */
	tc_sync_read_count(module_inst);
	
	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    36aa:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    36ac:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    36ae:	2b00      	cmp	r3, #0
    36b0:	d1fc      	bne.n	36ac <tc_get_count_value+0x18>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    36b2:	7903      	ldrb	r3, [r0, #4]
    36b4:	2b04      	cmp	r3, #4
    36b6:	d005      	beq.n	36c4 <tc_get_count_value+0x30>
    36b8:	2b08      	cmp	r3, #8
    36ba:	d009      	beq.n	36d0 <tc_get_count_value+0x3c>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    36bc:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    36be:	2b00      	cmp	r3, #0
    36c0:	d003      	beq.n	36ca <tc_get_count_value+0x36>
}
    36c2:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    36c4:	7d10      	ldrb	r0, [r2, #20]
    36c6:	b2c0      	uxtb	r0, r0
    36c8:	e7fb      	b.n	36c2 <tc_get_count_value+0x2e>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    36ca:	8a90      	ldrh	r0, [r2, #20]
    36cc:	b280      	uxth	r0, r0
    36ce:	e7f8      	b.n	36c2 <tc_get_count_value+0x2e>
			return tc_module->COUNT32.COUNT.reg;
    36d0:	6950      	ldr	r0, [r2, #20]
    36d2:	e7f6      	b.n	36c2 <tc_get_count_value+0x2e>

000036d4 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    36d4:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(compare);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    36d6:	6804      	ldr	r4, [r0, #0]
    36d8:	6923      	ldr	r3, [r4, #16]

	while (tc_is_syncing(module_inst)) {
    36da:	2b00      	cmp	r3, #0
    36dc:	d1fc      	bne.n	36d8 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    36de:	7903      	ldrb	r3, [r0, #4]
    36e0:	2b04      	cmp	r3, #4
    36e2:	d006      	beq.n	36f2 <tc_set_compare_value+0x1e>
    36e4:	2b08      	cmp	r3, #8
    36e6:	d028      	beq.n	373a <tc_set_compare_value+0x66>
    36e8:	2b00      	cmp	r3, #0
    36ea:	d013      	beq.n	3714 <tc_set_compare_value+0x40>
				}
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    36ec:	2317      	movs	r3, #23
}
    36ee:	0018      	movs	r0, r3
    36f0:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    36f2:	2317      	movs	r3, #23
			if (channel_index <
    36f4:	2901      	cmp	r1, #1
    36f6:	d8fa      	bhi.n	36ee <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    36f8:	7e83      	ldrb	r3, [r0, #26]
    36fa:	2b00      	cmp	r3, #0
    36fc:	d005      	beq.n	370a <tc_set_compare_value+0x36>
							(uint8_t)compare;
    36fe:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CCBUF[channel_index].reg =
    3700:	1861      	adds	r1, r4, r1
    3702:	3130      	adds	r1, #48	; 0x30
    3704:	700a      	strb	r2, [r1, #0]
				return STATUS_OK;
    3706:	2300      	movs	r3, #0
    3708:	e7f1      	b.n	36ee <tc_set_compare_value+0x1a>
							(uint8_t)compare;
    370a:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CC[channel_index].reg  =
    370c:	1864      	adds	r4, r4, r1
    370e:	7722      	strb	r2, [r4, #28]
				return STATUS_OK;
    3710:	2300      	movs	r3, #0
    3712:	e7ec      	b.n	36ee <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    3714:	2317      	movs	r3, #23
			if (channel_index <
    3716:	2901      	cmp	r1, #1
    3718:	d8e9      	bhi.n	36ee <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    371a:	7e83      	ldrb	r3, [r0, #26]
    371c:	2b00      	cmp	r3, #0
    371e:	d005      	beq.n	372c <tc_set_compare_value+0x58>
							(uint16_t)compare;
    3720:	b292      	uxth	r2, r2
					tc_module->COUNT16.CCBUF[channel_index].reg =
    3722:	3118      	adds	r1, #24
    3724:	0049      	lsls	r1, r1, #1
    3726:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    3728:	2300      	movs	r3, #0
    372a:	e7e0      	b.n	36ee <tc_set_compare_value+0x1a>
							(uint16_t)compare;
    372c:	b292      	uxth	r2, r2
					tc_module->COUNT16.CC[channel_index].reg =
    372e:	310c      	adds	r1, #12
    3730:	0049      	lsls	r1, r1, #1
    3732:	1864      	adds	r4, r4, r1
    3734:	80a2      	strh	r2, [r4, #4]
				return STATUS_OK;
    3736:	2300      	movs	r3, #0
    3738:	e7d9      	b.n	36ee <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    373a:	2317      	movs	r3, #23
			if (channel_index <
    373c:	2901      	cmp	r1, #1
    373e:	d8d6      	bhi.n	36ee <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    3740:	7e83      	ldrb	r3, [r0, #26]
    3742:	2b00      	cmp	r3, #0
    3744:	d105      	bne.n	3752 <tc_set_compare_value+0x7e>
					tc_module->COUNT32.CC[channel_index].reg =
    3746:	3106      	adds	r1, #6
    3748:	0089      	lsls	r1, r1, #2
    374a:	1864      	adds	r4, r4, r1
    374c:	6062      	str	r2, [r4, #4]
				return STATUS_OK;
    374e:	2300      	movs	r3, #0
    3750:	e7cd      	b.n	36ee <tc_set_compare_value+0x1a>
					tc_module->COUNT32.CCBUF[channel_index].reg =
    3752:	310c      	adds	r1, #12
    3754:	0089      	lsls	r1, r1, #2
    3756:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    3758:	2300      	movs	r3, #0
    375a:	e7c8      	b.n	36ee <tc_set_compare_value+0x1a>

0000375c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    375c:	e7fe      	b.n	375c <Dummy_Handler>
	...

00003760 <Reset_Handler>:
{
    3760:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    3762:	4a1a      	ldr	r2, [pc, #104]	; (37cc <Reset_Handler+0x6c>)
    3764:	4b1a      	ldr	r3, [pc, #104]	; (37d0 <Reset_Handler+0x70>)
    3766:	429a      	cmp	r2, r3
    3768:	d011      	beq.n	378e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    376a:	001a      	movs	r2, r3
    376c:	4b19      	ldr	r3, [pc, #100]	; (37d4 <Reset_Handler+0x74>)
    376e:	429a      	cmp	r2, r3
    3770:	d20d      	bcs.n	378e <Reset_Handler+0x2e>
    3772:	4a19      	ldr	r2, [pc, #100]	; (37d8 <Reset_Handler+0x78>)
    3774:	3303      	adds	r3, #3
    3776:	1a9b      	subs	r3, r3, r2
    3778:	089b      	lsrs	r3, r3, #2
    377a:	3301      	adds	r3, #1
    377c:	009b      	lsls	r3, r3, #2
    377e:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    3780:	4813      	ldr	r0, [pc, #76]	; (37d0 <Reset_Handler+0x70>)
    3782:	4912      	ldr	r1, [pc, #72]	; (37cc <Reset_Handler+0x6c>)
    3784:	588c      	ldr	r4, [r1, r2]
    3786:	5084      	str	r4, [r0, r2]
    3788:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    378a:	429a      	cmp	r2, r3
    378c:	d1fa      	bne.n	3784 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    378e:	4a13      	ldr	r2, [pc, #76]	; (37dc <Reset_Handler+0x7c>)
    3790:	4b13      	ldr	r3, [pc, #76]	; (37e0 <Reset_Handler+0x80>)
    3792:	429a      	cmp	r2, r3
    3794:	d20a      	bcs.n	37ac <Reset_Handler+0x4c>
    3796:	43d3      	mvns	r3, r2
    3798:	4911      	ldr	r1, [pc, #68]	; (37e0 <Reset_Handler+0x80>)
    379a:	185b      	adds	r3, r3, r1
    379c:	2103      	movs	r1, #3
    379e:	438b      	bics	r3, r1
    37a0:	3304      	adds	r3, #4
    37a2:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    37a4:	2100      	movs	r1, #0
    37a6:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    37a8:	4293      	cmp	r3, r2
    37aa:	d1fc      	bne.n	37a6 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    37ac:	4a0d      	ldr	r2, [pc, #52]	; (37e4 <Reset_Handler+0x84>)
    37ae:	21ff      	movs	r1, #255	; 0xff
    37b0:	4b0d      	ldr	r3, [pc, #52]	; (37e8 <Reset_Handler+0x88>)
    37b2:	438b      	bics	r3, r1
    37b4:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    37b6:	4a0d      	ldr	r2, [pc, #52]	; (37ec <Reset_Handler+0x8c>)
    37b8:	6853      	ldr	r3, [r2, #4]
    37ba:	397f      	subs	r1, #127	; 0x7f
    37bc:	430b      	orrs	r3, r1
    37be:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    37c0:	4b0b      	ldr	r3, [pc, #44]	; (37f0 <Reset_Handler+0x90>)
    37c2:	4798      	blx	r3
        main();
    37c4:	4b0b      	ldr	r3, [pc, #44]	; (37f4 <Reset_Handler+0x94>)
    37c6:	4798      	blx	r3
    37c8:	e7fe      	b.n	37c8 <Reset_Handler+0x68>
    37ca:	46c0      	nop			; (mov r8, r8)
    37cc:	0001b6cc 	.word	0x0001b6cc
    37d0:	20000000 	.word	0x20000000
    37d4:	20000a10 	.word	0x20000a10
    37d8:	20000004 	.word	0x20000004
    37dc:	20000a10 	.word	0x20000a10
    37e0:	20001e00 	.word	0x20001e00
    37e4:	e000ed00 	.word	0xe000ed00
    37e8:	00000000 	.word	0x00000000
    37ec:	41004000 	.word	0x41004000
    37f0:	000134b5 	.word	0x000134b5
    37f4:	00009eb1 	.word	0x00009eb1

000037f8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    37f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    37fa:	46c6      	mov	lr, r8
    37fc:	b500      	push	{lr}
    37fe:	000c      	movs	r4, r1
    3800:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    3802:	2800      	cmp	r0, #0
    3804:	d10f      	bne.n	3826 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    3806:	2a00      	cmp	r2, #0
    3808:	dd11      	ble.n	382e <_read+0x36>
    380a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    380c:	4e09      	ldr	r6, [pc, #36]	; (3834 <_read+0x3c>)
    380e:	4d0a      	ldr	r5, [pc, #40]	; (3838 <_read+0x40>)
    3810:	6830      	ldr	r0, [r6, #0]
    3812:	0021      	movs	r1, r4
    3814:	682b      	ldr	r3, [r5, #0]
    3816:	4798      	blx	r3
		ptr++;
    3818:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    381a:	42bc      	cmp	r4, r7
    381c:	d1f8      	bne.n	3810 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    381e:	4640      	mov	r0, r8
    3820:	bc04      	pop	{r2}
    3822:	4690      	mov	r8, r2
    3824:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    3826:	2301      	movs	r3, #1
    3828:	425b      	negs	r3, r3
    382a:	4698      	mov	r8, r3
    382c:	e7f7      	b.n	381e <_read+0x26>
	for (; len > 0; --len) {
    382e:	4680      	mov	r8, r0
    3830:	e7f5      	b.n	381e <_read+0x26>
    3832:	46c0      	nop			; (mov r8, r8)
    3834:	200010e4 	.word	0x200010e4
    3838:	200010dc 	.word	0x200010dc

0000383c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    383c:	b5f0      	push	{r4, r5, r6, r7, lr}
    383e:	46c6      	mov	lr, r8
    3840:	b500      	push	{lr}
    3842:	000e      	movs	r6, r1
    3844:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    3846:	3801      	subs	r0, #1
    3848:	2802      	cmp	r0, #2
    384a:	d810      	bhi.n	386e <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    384c:	2a00      	cmp	r2, #0
    384e:	d011      	beq.n	3874 <_write+0x38>
    3850:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3852:	4b0c      	ldr	r3, [pc, #48]	; (3884 <_write+0x48>)
    3854:	4698      	mov	r8, r3
    3856:	4f0c      	ldr	r7, [pc, #48]	; (3888 <_write+0x4c>)
    3858:	4643      	mov	r3, r8
    385a:	6818      	ldr	r0, [r3, #0]
    385c:	5d31      	ldrb	r1, [r6, r4]
    385e:	683b      	ldr	r3, [r7, #0]
    3860:	4798      	blx	r3
    3862:	2800      	cmp	r0, #0
    3864:	db08      	blt.n	3878 <_write+0x3c>
			return -1;
		}
		++nChars;
    3866:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    3868:	42a5      	cmp	r5, r4
    386a:	d1f5      	bne.n	3858 <_write+0x1c>
    386c:	e006      	b.n	387c <_write+0x40>
		return -1;
    386e:	2401      	movs	r4, #1
    3870:	4264      	negs	r4, r4
    3872:	e003      	b.n	387c <_write+0x40>
	for (; len != 0; --len) {
    3874:	0014      	movs	r4, r2
    3876:	e001      	b.n	387c <_write+0x40>
			return -1;
    3878:	2401      	movs	r4, #1
    387a:	4264      	negs	r4, r4
	}
	return nChars;
}
    387c:	0020      	movs	r0, r4
    387e:	bc04      	pop	{r2}
    3880:	4690      	mov	r8, r2
    3882:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3884:	200010e4 	.word	0x200010e4
    3888:	200010e0 	.word	0x200010e0

0000388c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    388c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    388e:	4a06      	ldr	r2, [pc, #24]	; (38a8 <_sbrk+0x1c>)
    3890:	6812      	ldr	r2, [r2, #0]
    3892:	2a00      	cmp	r2, #0
    3894:	d004      	beq.n	38a0 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    3896:	4a04      	ldr	r2, [pc, #16]	; (38a8 <_sbrk+0x1c>)
    3898:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    389a:	18c3      	adds	r3, r0, r3
    389c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    389e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    38a0:	4902      	ldr	r1, [pc, #8]	; (38ac <_sbrk+0x20>)
    38a2:	4a01      	ldr	r2, [pc, #4]	; (38a8 <_sbrk+0x1c>)
    38a4:	6011      	str	r1, [r2, #0]
    38a6:	e7f6      	b.n	3896 <_sbrk+0xa>
    38a8:	20000a70 	.word	0x20000a70
    38ac:	20003e00 	.word	0x20003e00

000038b0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    38b0:	2001      	movs	r0, #1
    38b2:	4240      	negs	r0, r0
    38b4:	4770      	bx	lr

000038b6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    38b6:	2380      	movs	r3, #128	; 0x80
    38b8:	019b      	lsls	r3, r3, #6
    38ba:	604b      	str	r3, [r1, #4]

	return 0;
}
    38bc:	2000      	movs	r0, #0
    38be:	4770      	bx	lr

000038c0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    38c0:	2001      	movs	r0, #1
    38c2:	4770      	bx	lr

000038c4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    38c4:	2000      	movs	r0, #0
    38c6:	4770      	bx	lr

000038c8 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    38c8:	b570      	push	{r4, r5, r6, lr}
    38ca:	b082      	sub	sp, #8
    38cc:	0005      	movs	r5, r0
    38ce:	000e      	movs	r6, r1
	uint16_t temp = 0;
    38d0:	2200      	movs	r2, #0
    38d2:	466b      	mov	r3, sp
    38d4:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    38d6:	4c06      	ldr	r4, [pc, #24]	; (38f0 <usart_serial_getchar+0x28>)
    38d8:	466b      	mov	r3, sp
    38da:	1d99      	adds	r1, r3, #6
    38dc:	0028      	movs	r0, r5
    38de:	47a0      	blx	r4
    38e0:	2800      	cmp	r0, #0
    38e2:	d1f9      	bne.n	38d8 <usart_serial_getchar+0x10>

	*c = temp;
    38e4:	466b      	mov	r3, sp
    38e6:	3306      	adds	r3, #6
    38e8:	881b      	ldrh	r3, [r3, #0]
    38ea:	7033      	strb	r3, [r6, #0]
}
    38ec:	b002      	add	sp, #8
    38ee:	bd70      	pop	{r4, r5, r6, pc}
    38f0:	00002747 	.word	0x00002747

000038f4 <usart_serial_putchar>:
{
    38f4:	b570      	push	{r4, r5, r6, lr}
    38f6:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    38f8:	b28c      	uxth	r4, r1
    38fa:	4e03      	ldr	r6, [pc, #12]	; (3908 <usart_serial_putchar+0x14>)
    38fc:	0021      	movs	r1, r4
    38fe:	0028      	movs	r0, r5
    3900:	47b0      	blx	r6
    3902:	2800      	cmp	r0, #0
    3904:	d1fa      	bne.n	38fc <usart_serial_putchar+0x8>
}
    3906:	bd70      	pop	{r4, r5, r6, pc}
    3908:	00002721 	.word	0x00002721

0000390c <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30 || SAMR34 || SAMR35
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    390c:	b510      	push	{r4, lr}
    390e:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    3910:	466b      	mov	r3, sp
    3912:	1ddc      	adds	r4, r3, #7
    3914:	2201      	movs	r2, #1
    3916:	0021      	movs	r1, r4
    3918:	480f      	ldr	r0, [pc, #60]	; (3958 <USART_HOST_ISR_VECT+0x4c>)
    391a:	4b10      	ldr	r3, [pc, #64]	; (395c <USART_HOST_ISR_VECT+0x50>)
    391c:	4798      	blx	r3
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    391e:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    3920:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    3924:	2200      	movs	r2, #0
    3926:	4b0e      	ldr	r3, [pc, #56]	; (3960 <USART_HOST_ISR_VECT+0x54>)
    3928:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    392a:	4b0e      	ldr	r3, [pc, #56]	; (3964 <USART_HOST_ISR_VECT+0x58>)
    392c:	781b      	ldrb	r3, [r3, #0]
    392e:	7821      	ldrb	r1, [r4, #0]
    3930:	4a0d      	ldr	r2, [pc, #52]	; (3968 <USART_HOST_ISR_VECT+0x5c>)
    3932:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    3934:	2b7f      	cmp	r3, #127	; 0x7f
    3936:	d00a      	beq.n	394e <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    3938:	3301      	adds	r3, #1
    393a:	4a0a      	ldr	r2, [pc, #40]	; (3964 <USART_HOST_ISR_VECT+0x58>)
    393c:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    393e:	2201      	movs	r2, #1
    3940:	4b07      	ldr	r3, [pc, #28]	; (3960 <USART_HOST_ISR_VECT+0x54>)
    3942:	701a      	strb	r2, [r3, #0]
    3944:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3948:	b662      	cpsie	i
}
    394a:	b002      	add	sp, #8
    394c:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    394e:	2200      	movs	r2, #0
    3950:	4b04      	ldr	r3, [pc, #16]	; (3964 <USART_HOST_ISR_VECT+0x58>)
    3952:	701a      	strb	r2, [r3, #0]
    3954:	e7f3      	b.n	393e <USART_HOST_ISR_VECT+0x32>
    3956:	46c0      	nop			; (mov r8, r8)
    3958:	20000a74 	.word	0x20000a74
    395c:	000027b1 	.word	0x000027b1
    3960:	20000008 	.word	0x20000008
    3964:	20000b29 	.word	0x20000b29
    3968:	20000aa8 	.word	0x20000aa8

0000396c <sio2host_init>:
{
    396c:	b5f0      	push	{r4, r5, r6, r7, lr}
    396e:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    3970:	2380      	movs	r3, #128	; 0x80
    3972:	05db      	lsls	r3, r3, #23
    3974:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3976:	2300      	movs	r3, #0
    3978:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    397a:	22ff      	movs	r2, #255	; 0xff
    397c:	4669      	mov	r1, sp
    397e:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    3980:	2200      	movs	r2, #0
    3982:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3984:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    3986:	2401      	movs	r4, #1
    3988:	2124      	movs	r1, #36	; 0x24
    398a:	4668      	mov	r0, sp
    398c:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    398e:	3101      	adds	r1, #1
    3990:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    3992:	3101      	adds	r1, #1
    3994:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    3996:	3101      	adds	r1, #1
    3998:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    399a:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    399c:	3105      	adds	r1, #5
    399e:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    39a0:	3101      	adds	r1, #1
    39a2:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    39a4:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    39a6:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    39a8:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    39aa:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    39ac:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    39ae:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    39b0:	2313      	movs	r3, #19
    39b2:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    39b4:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    39b6:	2380      	movs	r3, #128	; 0x80
    39b8:	035b      	lsls	r3, r3, #13
    39ba:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    39bc:	4b2f      	ldr	r3, [pc, #188]	; (3a7c <sio2host_init+0x110>)
    39be:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    39c0:	4b2f      	ldr	r3, [pc, #188]	; (3a80 <sio2host_init+0x114>)
    39c2:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    39c4:	2301      	movs	r3, #1
    39c6:	425b      	negs	r3, r3
    39c8:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    39ca:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    39cc:	23e1      	movs	r3, #225	; 0xe1
    39ce:	025b      	lsls	r3, r3, #9
    39d0:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    39d2:	4d2c      	ldr	r5, [pc, #176]	; (3a84 <sio2host_init+0x118>)
    39d4:	4b2c      	ldr	r3, [pc, #176]	; (3a88 <sio2host_init+0x11c>)
    39d6:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    39d8:	4a2c      	ldr	r2, [pc, #176]	; (3a8c <sio2host_init+0x120>)
    39da:	4b2d      	ldr	r3, [pc, #180]	; (3a90 <sio2host_init+0x124>)
    39dc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    39de:	4a2d      	ldr	r2, [pc, #180]	; (3a94 <sio2host_init+0x128>)
    39e0:	4b2d      	ldr	r3, [pc, #180]	; (3a98 <sio2host_init+0x12c>)
    39e2:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    39e4:	466a      	mov	r2, sp
    39e6:	2184      	movs	r1, #132	; 0x84
    39e8:	05c9      	lsls	r1, r1, #23
    39ea:	0028      	movs	r0, r5
    39ec:	4b2b      	ldr	r3, [pc, #172]	; (3a9c <sio2host_init+0x130>)
    39ee:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    39f0:	4f2b      	ldr	r7, [pc, #172]	; (3aa0 <sio2host_init+0x134>)
    39f2:	683b      	ldr	r3, [r7, #0]
    39f4:	6898      	ldr	r0, [r3, #8]
    39f6:	2100      	movs	r1, #0
    39f8:	4e2a      	ldr	r6, [pc, #168]	; (3aa4 <sio2host_init+0x138>)
    39fa:	47b0      	blx	r6
	setbuf(stdin, NULL);
    39fc:	683b      	ldr	r3, [r7, #0]
    39fe:	6858      	ldr	r0, [r3, #4]
    3a00:	2100      	movs	r1, #0
    3a02:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3a04:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    3a06:	0030      	movs	r0, r6
    3a08:	4b27      	ldr	r3, [pc, #156]	; (3aa8 <sio2host_init+0x13c>)
    3a0a:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3a0c:	231f      	movs	r3, #31
    3a0e:	4018      	ands	r0, r3
    3a10:	4084      	lsls	r4, r0
    3a12:	4b26      	ldr	r3, [pc, #152]	; (3aac <sio2host_init+0x140>)
    3a14:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3a16:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3a18:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3a1a:	2b00      	cmp	r3, #0
    3a1c:	d1fc      	bne.n	3a18 <sio2host_init+0xac>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    3a1e:	6833      	ldr	r3, [r6, #0]
    3a20:	2202      	movs	r2, #2
    3a22:	4313      	orrs	r3, r2
    3a24:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3a26:	4b17      	ldr	r3, [pc, #92]	; (3a84 <sio2host_init+0x118>)
    3a28:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    3a2a:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3a2c:	2a00      	cmp	r2, #0
    3a2e:	d1fc      	bne.n	3a2a <sio2host_init+0xbe>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    3a30:	6859      	ldr	r1, [r3, #4]
    3a32:	2280      	movs	r2, #128	; 0x80
    3a34:	0252      	lsls	r2, r2, #9
    3a36:	430a      	orrs	r2, r1
    3a38:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    3a3a:	2101      	movs	r1, #1
    3a3c:	4a11      	ldr	r2, [pc, #68]	; (3a84 <sio2host_init+0x118>)
    3a3e:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    3a40:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3a42:	2a00      	cmp	r2, #0
    3a44:	d1fc      	bne.n	3a40 <sio2host_init+0xd4>
	return (usart_hw->SYNCBUSY.reg);
    3a46:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3a48:	2a00      	cmp	r2, #0
    3a4a:	d1fc      	bne.n	3a46 <sio2host_init+0xda>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    3a4c:	6859      	ldr	r1, [r3, #4]
    3a4e:	2280      	movs	r2, #128	; 0x80
    3a50:	0292      	lsls	r2, r2, #10
    3a52:	430a      	orrs	r2, r1
    3a54:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    3a56:	2101      	movs	r1, #1
    3a58:	4a0a      	ldr	r2, [pc, #40]	; (3a84 <sio2host_init+0x118>)
    3a5a:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    3a5c:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3a5e:	2a00      	cmp	r2, #0
    3a60:	d1fc      	bne.n	3a5c <sio2host_init+0xf0>
	USART_HOST_RX_ISR_ENABLE();
    3a62:	4913      	ldr	r1, [pc, #76]	; (3ab0 <sio2host_init+0x144>)
    3a64:	2000      	movs	r0, #0
    3a66:	4b13      	ldr	r3, [pc, #76]	; (3ab4 <sio2host_init+0x148>)
    3a68:	4798      	blx	r3
    3a6a:	2204      	movs	r2, #4
    3a6c:	2384      	movs	r3, #132	; 0x84
    3a6e:	05db      	lsls	r3, r3, #23
    3a70:	759a      	strb	r2, [r3, #22]
    3a72:	32fc      	adds	r2, #252	; 0xfc
    3a74:	4b0d      	ldr	r3, [pc, #52]	; (3aac <sio2host_init+0x140>)
    3a76:	601a      	str	r2, [r3, #0]
}
    3a78:	b011      	add	sp, #68	; 0x44
    3a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a7c:	00040003 	.word	0x00040003
    3a80:	00050003 	.word	0x00050003
    3a84:	20000a74 	.word	0x20000a74
    3a88:	200010e4 	.word	0x200010e4
    3a8c:	000038f5 	.word	0x000038f5
    3a90:	200010e0 	.word	0x200010e0
    3a94:	000038c9 	.word	0x000038c9
    3a98:	200010dc 	.word	0x200010dc
    3a9c:	000023bd 	.word	0x000023bd
    3aa0:	20000064 	.word	0x20000064
    3aa4:	00013781 	.word	0x00013781
    3aa8:	00001f5d 	.word	0x00001f5d
    3aac:	e000e100 	.word	0xe000e100
    3ab0:	0000390d 	.word	0x0000390d
    3ab4:	00001f21 	.word	0x00001f21

00003ab8 <sio2host_deinit>:
{
    3ab8:	b570      	push	{r4, r5, r6, lr}
	SercomUsart *const usart_hw = &(module->hw->USART);
    3aba:	4d15      	ldr	r5, [pc, #84]	; (3b10 <sio2host_deinit+0x58>)
    3abc:	682c      	ldr	r4, [r5, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    3abe:	0020      	movs	r0, r4
    3ac0:	4b14      	ldr	r3, [pc, #80]	; (3b14 <sio2host_deinit+0x5c>)
    3ac2:	4798      	blx	r3
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3ac4:	231f      	movs	r3, #31
    3ac6:	4018      	ands	r0, r3
    3ac8:	3b1e      	subs	r3, #30
    3aca:	4083      	lsls	r3, r0
    3acc:	2280      	movs	r2, #128	; 0x80
    3ace:	4912      	ldr	r1, [pc, #72]	; (3b18 <sio2host_deinit+0x60>)
    3ad0:	508b      	str	r3, [r1, r2]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3ad2:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3ad4:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3ad6:	2b00      	cmp	r3, #0
    3ad8:	d1fc      	bne.n	3ad4 <sio2host_deinit+0x1c>
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    3ada:	6823      	ldr	r3, [r4, #0]
    3adc:	2202      	movs	r2, #2
    3ade:	4393      	bics	r3, r2
    3ae0:	6023      	str	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3ae2:	4b0b      	ldr	r3, [pc, #44]	; (3b10 <sio2host_deinit+0x58>)
    3ae4:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    3ae6:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3ae8:	2a00      	cmp	r2, #0
    3aea:	d1fc      	bne.n	3ae6 <sio2host_deinit+0x2e>
			module->receiver_enabled = false;
			break;

		case USART_TRANSCEIVER_TX:
			/* Disable TX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_TXEN;
    3aec:	685a      	ldr	r2, [r3, #4]
    3aee:	490b      	ldr	r1, [pc, #44]	; (3b1c <sio2host_deinit+0x64>)
    3af0:	400a      	ands	r2, r1
    3af2:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = false;
    3af4:	2100      	movs	r1, #0
    3af6:	4a06      	ldr	r2, [pc, #24]	; (3b10 <sio2host_deinit+0x58>)
    3af8:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    3afa:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3afc:	2a00      	cmp	r2, #0
    3afe:	d1fc      	bne.n	3afa <sio2host_deinit+0x42>
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    3b00:	685a      	ldr	r2, [r3, #4]
    3b02:	4907      	ldr	r1, [pc, #28]	; (3b20 <sio2host_deinit+0x68>)
    3b04:	400a      	ands	r2, r1
    3b06:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = false;
    3b08:	2200      	movs	r2, #0
    3b0a:	4b01      	ldr	r3, [pc, #4]	; (3b10 <sio2host_deinit+0x58>)
    3b0c:	719a      	strb	r2, [r3, #6]
}
    3b0e:	bd70      	pop	{r4, r5, r6, pc}
    3b10:	20000a74 	.word	0x20000a74
    3b14:	00001f5d 	.word	0x00001f5d
    3b18:	e000e100 	.word	0xe000e100
    3b1c:	fffeffff 	.word	0xfffeffff
    3b20:	fffdffff 	.word	0xfffdffff

00003b24 <sio2host_rx>:
{
    3b24:	b570      	push	{r4, r5, r6, lr}
    3b26:	0002      	movs	r2, r0
	if(serial_rx_buf_tail >= serial_rx_buf_head)
    3b28:	4b1f      	ldr	r3, [pc, #124]	; (3ba8 <sio2host_rx+0x84>)
    3b2a:	781c      	ldrb	r4, [r3, #0]
    3b2c:	4b1f      	ldr	r3, [pc, #124]	; (3bac <sio2host_rx+0x88>)
    3b2e:	781b      	ldrb	r3, [r3, #0]
    3b30:	429c      	cmp	r4, r3
    3b32:	d319      	bcc.n	3b68 <sio2host_rx+0x44>
		serial_rx_count = serial_rx_buf_tail - serial_rx_buf_head;
    3b34:	1ae3      	subs	r3, r4, r3
    3b36:	481e      	ldr	r0, [pc, #120]	; (3bb0 <sio2host_rx+0x8c>)
    3b38:	7003      	strb	r3, [r0, #0]
	if (0 == serial_rx_count) {
    3b3a:	4b1d      	ldr	r3, [pc, #116]	; (3bb0 <sio2host_rx+0x8c>)
    3b3c:	7818      	ldrb	r0, [r3, #0]
    3b3e:	2800      	cmp	r0, #0
    3b40:	d031      	beq.n	3ba6 <sio2host_rx+0x82>
	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    3b42:	b243      	sxtb	r3, r0
    3b44:	2b00      	cmp	r3, #0
    3b46:	db15      	blt.n	3b74 <sio2host_rx+0x50>
    3b48:	1c03      	adds	r3, r0, #0
    3b4a:	4288      	cmp	r0, r1
    3b4c:	d900      	bls.n	3b50 <sio2host_rx+0x2c>
    3b4e:	1c0b      	adds	r3, r1, #0
    3b50:	b2d8      	uxtb	r0, r3
	while (max_length > 0) {
    3b52:	2800      	cmp	r0, #0
    3b54:	d027      	beq.n	3ba6 <sio2host_rx+0x82>
    3b56:	4b15      	ldr	r3, [pc, #84]	; (3bac <sio2host_rx+0x88>)
    3b58:	781b      	ldrb	r3, [r3, #0]
    3b5a:	1e44      	subs	r4, r0, #1
    3b5c:	b2e4      	uxtb	r4, r4
    3b5e:	3401      	adds	r4, #1
    3b60:	1914      	adds	r4, r2, r4
		*data = serial_rx_buf[serial_rx_buf_head];
    3b62:	4d14      	ldr	r5, [pc, #80]	; (3bb4 <sio2host_rx+0x90>)
			serial_rx_buf_head = 0;
    3b64:	2600      	movs	r6, #0
    3b66:	e014      	b.n	3b92 <sio2host_rx+0x6e>
		serial_rx_count = serial_rx_buf_tail + (SERIAL_RX_BUF_SIZE_HOST - serial_rx_buf_head);
    3b68:	0020      	movs	r0, r4
    3b6a:	3880      	subs	r0, #128	; 0x80
    3b6c:	1ac3      	subs	r3, r0, r3
    3b6e:	4810      	ldr	r0, [pc, #64]	; (3bb0 <sio2host_rx+0x8c>)
    3b70:	7003      	strb	r3, [r0, #0]
    3b72:	e7e2      	b.n	3b3a <sio2host_rx+0x16>
		serial_rx_buf_head = serial_rx_buf_tail;
    3b74:	4b0d      	ldr	r3, [pc, #52]	; (3bac <sio2host_rx+0x88>)
    3b76:	701c      	strb	r4, [r3, #0]
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    3b78:	2080      	movs	r0, #128	; 0x80
    3b7a:	4b0d      	ldr	r3, [pc, #52]	; (3bb0 <sio2host_rx+0x8c>)
    3b7c:	7018      	strb	r0, [r3, #0]
		if (SERIAL_RX_BUF_SIZE_HOST <= max_length) {
    3b7e:	b24b      	sxtb	r3, r1
    3b80:	2b00      	cmp	r3, #0
    3b82:	db01      	blt.n	3b88 <sio2host_rx+0x64>
    3b84:	0008      	movs	r0, r1
    3b86:	e7e4      	b.n	3b52 <sio2host_rx+0x2e>
			max_length = SERIAL_RX_BUF_SIZE_HOST;
    3b88:	2080      	movs	r0, #128	; 0x80
    3b8a:	e7e4      	b.n	3b56 <sio2host_rx+0x32>
			serial_rx_buf_head = 0;
    3b8c:	0033      	movs	r3, r6
	while (max_length > 0) {
    3b8e:	4294      	cmp	r4, r2
    3b90:	d007      	beq.n	3ba2 <sio2host_rx+0x7e>
		*data = serial_rx_buf[serial_rx_buf_head];
    3b92:	5ce9      	ldrb	r1, [r5, r3]
    3b94:	7011      	strb	r1, [r2, #0]
		data++;
    3b96:	3201      	adds	r2, #1
		if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_head) {
    3b98:	2b7f      	cmp	r3, #127	; 0x7f
    3b9a:	d0f7      	beq.n	3b8c <sio2host_rx+0x68>
			serial_rx_buf_head++;
    3b9c:	3301      	adds	r3, #1
    3b9e:	b2db      	uxtb	r3, r3
    3ba0:	e7f5      	b.n	3b8e <sio2host_rx+0x6a>
    3ba2:	4a02      	ldr	r2, [pc, #8]	; (3bac <sio2host_rx+0x88>)
    3ba4:	7013      	strb	r3, [r2, #0]
}
    3ba6:	bd70      	pop	{r4, r5, r6, pc}
    3ba8:	20000b29 	.word	0x20000b29
    3bac:	20000b28 	.word	0x20000b28
    3bb0:	20000b2a 	.word	0x20000b2a
    3bb4:	20000aa8 	.word	0x20000aa8

00003bb8 <sio2host_getchar_nowait>:
{
    3bb8:	b500      	push	{lr}
    3bba:	b083      	sub	sp, #12
	int back = sio2host_rx(&c, 1);
    3bbc:	2101      	movs	r1, #1
    3bbe:	466b      	mov	r3, sp
    3bc0:	1dd8      	adds	r0, r3, #7
    3bc2:	4b05      	ldr	r3, [pc, #20]	; (3bd8 <sio2host_getchar_nowait+0x20>)
    3bc4:	4798      	blx	r3
	if (back >= 1) {
    3bc6:	2800      	cmp	r0, #0
    3bc8:	dd03      	ble.n	3bd2 <sio2host_getchar_nowait+0x1a>
		return c;
    3bca:	466b      	mov	r3, sp
    3bcc:	79d8      	ldrb	r0, [r3, #7]
}
    3bce:	b003      	add	sp, #12
    3bd0:	bd00      	pop	{pc}
		return (-1);
    3bd2:	2001      	movs	r0, #1
    3bd4:	4240      	negs	r0, r0
    3bd6:	e7fa      	b.n	3bce <sio2host_getchar_nowait+0x16>
    3bd8:	00003b25 	.word	0x00003b25

00003bdc <HAL_SPISend>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    3bdc:	4b13      	ldr	r3, [pc, #76]	; (3c2c <HAL_SPISend+0x50>)
    3bde:	681b      	ldr	r3, [r3, #0]
static uint8_t HAL_SPISend(uint8_t data)
{
	uint16_t read_val = 0;
	
	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master));
    3be0:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3be2:	7e1a      	ldrb	r2, [r3, #24]
    3be4:	420a      	tst	r2, r1
    3be6:	d0fc      	beq.n	3be2 <HAL_SPISend+0x6>
    3be8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3bea:	07d2      	lsls	r2, r2, #31
    3bec:	d500      	bpl.n	3bf0 <HAL_SPISend+0x14>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3bee:	6298      	str	r0, [r3, #40]	; 0x28
	spi_write(&master, data);
	while (!spi_is_write_complete(&master));
    3bf0:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3bf2:	7e1a      	ldrb	r2, [r3, #24]
    3bf4:	420a      	tst	r2, r1
    3bf6:	d0fc      	beq.n	3bf2 <HAL_SPISend+0x16>
	
	while (!spi_is_ready_to_read(&master));
    3bf8:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3bfa:	7e1a      	ldrb	r2, [r3, #24]
    3bfc:	420a      	tst	r2, r1
    3bfe:	d0fc      	beq.n	3bfa <HAL_SPISend+0x1e>
    3c00:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t read_val = 0;
    3c02:	2000      	movs	r0, #0
	if (!spi_is_ready_to_read(module)) {
    3c04:	0752      	lsls	r2, r2, #29
    3c06:	d50a      	bpl.n	3c1e <HAL_SPISend+0x42>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3c08:	8b5a      	ldrh	r2, [r3, #26]
    3c0a:	0752      	lsls	r2, r2, #29
    3c0c:	d501      	bpl.n	3c12 <HAL_SPISend+0x36>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3c0e:	2204      	movs	r2, #4
    3c10:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3c12:	4a06      	ldr	r2, [pc, #24]	; (3c2c <HAL_SPISend+0x50>)
    3c14:	7992      	ldrb	r2, [r2, #6]
    3c16:	2a01      	cmp	r2, #1
    3c18:	d003      	beq.n	3c22 <HAL_SPISend+0x46>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3c1a:	6a98      	ldr	r0, [r3, #40]	; 0x28
    3c1c:	b2c0      	uxtb	r0, r0
	spi_read(&master, &read_val);
	
	return ((uint8_t)read_val);
    3c1e:	b2c0      	uxtb	r0, r0
}
    3c20:	4770      	bx	lr
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3c22:	6a98      	ldr	r0, [r3, #40]	; 0x28
    3c24:	05c0      	lsls	r0, r0, #23
    3c26:	0dc0      	lsrs	r0, r0, #23
    3c28:	e7f9      	b.n	3c1e <HAL_SPISend+0x42>
    3c2a:	46c0      	nop			; (mov r8, r8)
    3c2c:	20000b38 	.word	0x20000b38

00003c30 <HAL_ResetPinMakeOutput>:
{
    3c30:	b500      	push	{lr}
    3c32:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    3c34:	a901      	add	r1, sp, #4
    3c36:	2301      	movs	r3, #1
    3c38:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    3c3a:	2200      	movs	r2, #0
    3c3c:	708a      	strb	r2, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3c3e:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    3c40:	202f      	movs	r0, #47	; 0x2f
    3c42:	4b02      	ldr	r3, [pc, #8]	; (3c4c <HAL_ResetPinMakeOutput+0x1c>)
    3c44:	4798      	blx	r3
}
    3c46:	b003      	add	sp, #12
    3c48:	bd00      	pop	{pc}
    3c4a:	46c0      	nop			; (mov r8, r8)
    3c4c:	00000ec9 	.word	0x00000ec9

00003c50 <HAL_RadioDIO2Callback>:
{
    3c50:	b510      	push	{r4, lr}
  if (interruptHandlerDio2)
    3c52:	4b05      	ldr	r3, [pc, #20]	; (3c68 <HAL_RadioDIO2Callback+0x18>)
    3c54:	681b      	ldr	r3, [r3, #0]
    3c56:	2b00      	cmp	r3, #0
    3c58:	d004      	beq.n	3c64 <HAL_RadioDIO2Callback+0x14>
	PMM_Wakeup();
    3c5a:	4b04      	ldr	r3, [pc, #16]	; (3c6c <HAL_RadioDIO2Callback+0x1c>)
    3c5c:	4798      	blx	r3
    interruptHandlerDio2();
    3c5e:	4b02      	ldr	r3, [pc, #8]	; (3c68 <HAL_RadioDIO2Callback+0x18>)
    3c60:	681b      	ldr	r3, [r3, #0]
    3c62:	4798      	blx	r3
}
    3c64:	bd10      	pop	{r4, pc}
    3c66:	46c0      	nop			; (mov r8, r8)
    3c68:	20000b34 	.word	0x20000b34
    3c6c:	000041b5 	.word	0x000041b5

00003c70 <HAL_RadioDIO1Callback>:
{
    3c70:	b510      	push	{r4, lr}
  if (interruptHandlerDio1)
    3c72:	4b05      	ldr	r3, [pc, #20]	; (3c88 <HAL_RadioDIO1Callback+0x18>)
    3c74:	681b      	ldr	r3, [r3, #0]
    3c76:	2b00      	cmp	r3, #0
    3c78:	d004      	beq.n	3c84 <HAL_RadioDIO1Callback+0x14>
	PMM_Wakeup();
    3c7a:	4b04      	ldr	r3, [pc, #16]	; (3c8c <HAL_RadioDIO1Callback+0x1c>)
    3c7c:	4798      	blx	r3
    interruptHandlerDio1();
    3c7e:	4b02      	ldr	r3, [pc, #8]	; (3c88 <HAL_RadioDIO1Callback+0x18>)
    3c80:	681b      	ldr	r3, [r3, #0]
    3c82:	4798      	blx	r3
}
    3c84:	bd10      	pop	{r4, pc}
    3c86:	46c0      	nop			; (mov r8, r8)
    3c88:	20000b30 	.word	0x20000b30
    3c8c:	000041b5 	.word	0x000041b5

00003c90 <HAL_RadioDIO0Callback>:
{
    3c90:	b510      	push	{r4, lr}
  if (interruptHandlerDio0)
    3c92:	4b05      	ldr	r3, [pc, #20]	; (3ca8 <HAL_RadioDIO0Callback+0x18>)
    3c94:	681b      	ldr	r3, [r3, #0]
    3c96:	2b00      	cmp	r3, #0
    3c98:	d004      	beq.n	3ca4 <HAL_RadioDIO0Callback+0x14>
	PMM_Wakeup();
    3c9a:	4b04      	ldr	r3, [pc, #16]	; (3cac <HAL_RadioDIO0Callback+0x1c>)
    3c9c:	4798      	blx	r3
    interruptHandlerDio0();
    3c9e:	4b02      	ldr	r3, [pc, #8]	; (3ca8 <HAL_RadioDIO0Callback+0x18>)
    3ca0:	681b      	ldr	r3, [r3, #0]
    3ca2:	4798      	blx	r3
}
    3ca4:	bd10      	pop	{r4, pc}
    3ca6:	46c0      	nop			; (mov r8, r8)
    3ca8:	20000b2c 	.word	0x20000b2c
    3cac:	000041b5 	.word	0x000041b5

00003cb0 <HAL_SPICSAssert>:
{
    3cb0:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, true);
    3cb2:	2201      	movs	r2, #1
    3cb4:	4902      	ldr	r1, [pc, #8]	; (3cc0 <HAL_SPICSAssert+0x10>)
    3cb6:	4803      	ldr	r0, [pc, #12]	; (3cc4 <HAL_SPICSAssert+0x14>)
    3cb8:	4b03      	ldr	r3, [pc, #12]	; (3cc8 <HAL_SPICSAssert+0x18>)
    3cba:	4798      	blx	r3
}
    3cbc:	bd10      	pop	{r4, pc}
    3cbe:	46c0      	nop			; (mov r8, r8)
    3cc0:	200010e8 	.word	0x200010e8
    3cc4:	20000b38 	.word	0x20000b38
    3cc8:	000022c9 	.word	0x000022c9

00003ccc <HAL_SPICSDeassert>:
{
    3ccc:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, false);
    3cce:	2200      	movs	r2, #0
    3cd0:	4902      	ldr	r1, [pc, #8]	; (3cdc <HAL_SPICSDeassert+0x10>)
    3cd2:	4803      	ldr	r0, [pc, #12]	; (3ce0 <HAL_SPICSDeassert+0x14>)
    3cd4:	4b03      	ldr	r3, [pc, #12]	; (3ce4 <HAL_SPICSDeassert+0x18>)
    3cd6:	4798      	blx	r3
}
    3cd8:	bd10      	pop	{r4, pc}
    3cda:	46c0      	nop			; (mov r8, r8)
    3cdc:	200010e8 	.word	0x200010e8
    3ce0:	20000b38 	.word	0x20000b38
    3ce4:	000022c9 	.word	0x000022c9

00003ce8 <HAL_RadioInit>:
{
    3ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cea:	46d6      	mov	lr, sl
    3cec:	464f      	mov	r7, r9
    3cee:	4646      	mov	r6, r8
    3cf0:	b5c0      	push	{r6, r7, lr}
    3cf2:	b090      	sub	sp, #64	; 0x40
	config->input_pull = PORT_PIN_PULL_UP;
    3cf4:	ac01      	add	r4, sp, #4
    3cf6:	2601      	movs	r6, #1
    3cf8:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    3cfa:	2500      	movs	r5, #0
    3cfc:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    3cfe:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SX_RF_SPI_SCK, &pin_conf);
    3d00:	0021      	movs	r1, r4
    3d02:	2052      	movs	r0, #82	; 0x52
    3d04:	4f52      	ldr	r7, [pc, #328]	; (3e50 <HAL_RadioInit+0x168>)
    3d06:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_MOSI, &pin_conf);
    3d08:	0021      	movs	r1, r4
    3d0a:	203e      	movs	r0, #62	; 0x3e
    3d0c:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_CS, &pin_conf);
    3d0e:	0021      	movs	r1, r4
    3d10:	203f      	movs	r0, #63	; 0x3f
    3d12:	47b8      	blx	r7
	port_pin_set_config(SX_RF_RESET_PIN, &pin_conf);
    3d14:	0021      	movs	r1, r4
    3d16:	202f      	movs	r0, #47	; 0x2f
    3d18:	47b8      	blx	r7
		port_base->OUTSET.reg = pin_mask;
    3d1a:	2280      	movs	r2, #128	; 0x80
    3d1c:	02d2      	lsls	r2, r2, #11
    3d1e:	4b4d      	ldr	r3, [pc, #308]	; (3e54 <HAL_RadioInit+0x16c>)
    3d20:	619a      	str	r2, [r3, #24]
    3d22:	4b4d      	ldr	r3, [pc, #308]	; (3e58 <HAL_RadioInit+0x170>)
    3d24:	2280      	movs	r2, #128	; 0x80
    3d26:	05d2      	lsls	r2, r2, #23
    3d28:	619a      	str	r2, [r3, #24]
    3d2a:	2280      	movs	r2, #128	; 0x80
    3d2c:	0612      	lsls	r2, r2, #24
    3d2e:	619a      	str	r2, [r3, #24]
    3d30:	2280      	movs	r2, #128	; 0x80
    3d32:	0212      	lsls	r2, r2, #8
    3d34:	619a      	str	r2, [r3, #24]
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    3d36:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(SX_RF_SPI_MISO, &pin_conf);
    3d38:	0021      	movs	r1, r4
    3d3a:	2053      	movs	r0, #83	; 0x53
    3d3c:	47b8      	blx	r7
	extint_chan_get_config_defaults(&config_extint_chan);
    3d3e:	ac02      	add	r4, sp, #8
    3d40:	0020      	movs	r0, r4
    3d42:	4b46      	ldr	r3, [pc, #280]	; (3e5c <HAL_RadioInit+0x174>)
    3d44:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO0_EIC_PIN;
    3d46:	2330      	movs	r3, #48	; 0x30
    3d48:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO0_EIC_MUX;
    3d4a:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    3d4c:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    3d4e:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO0_EIC_LINE, &config_extint_chan);
    3d50:	0021      	movs	r1, r4
    3d52:	2000      	movs	r0, #0
    3d54:	4b42      	ldr	r3, [pc, #264]	; (3e60 <HAL_RadioInit+0x178>)
    3d56:	469a      	mov	sl, r3
    3d58:	4798      	blx	r3
	extint_register_callback(HAL_RadioDIO0Callback,DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3d5a:	2200      	movs	r2, #0
    3d5c:	2100      	movs	r1, #0
    3d5e:	4841      	ldr	r0, [pc, #260]	; (3e64 <HAL_RadioInit+0x17c>)
    3d60:	4b41      	ldr	r3, [pc, #260]	; (3e68 <HAL_RadioInit+0x180>)
    3d62:	4699      	mov	r9, r3
    3d64:	4798      	blx	r3
	extint_chan_enable_callback(DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3d66:	2100      	movs	r1, #0
    3d68:	2000      	movs	r0, #0
    3d6a:	4b40      	ldr	r3, [pc, #256]	; (3e6c <HAL_RadioInit+0x184>)
    3d6c:	4698      	mov	r8, r3
    3d6e:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO1_EIC_PIN;
    3d70:	230b      	movs	r3, #11
    3d72:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO1_EIC_MUX;
    3d74:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    3d76:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    3d78:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO1_EIC_LINE, &config_extint_chan);
    3d7a:	0021      	movs	r1, r4
    3d7c:	200b      	movs	r0, #11
    3d7e:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO1Callback,DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3d80:	2200      	movs	r2, #0
    3d82:	210b      	movs	r1, #11
    3d84:	483a      	ldr	r0, [pc, #232]	; (3e70 <HAL_RadioInit+0x188>)
    3d86:	47c8      	blx	r9
	extint_chan_enable_callback(DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3d88:	2100      	movs	r1, #0
    3d8a:	200b      	movs	r0, #11
    3d8c:	47c0      	blx	r8
	config_extint_chan.gpio_pin           = DIO2_EIC_PIN;
    3d8e:	230c      	movs	r3, #12
    3d90:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO2_EIC_MUX;
    3d92:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    3d94:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    3d96:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO2_EIC_LINE, &config_extint_chan);
    3d98:	0021      	movs	r1, r4
    3d9a:	200c      	movs	r0, #12
    3d9c:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO2Callback,DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3d9e:	2200      	movs	r2, #0
    3da0:	210c      	movs	r1, #12
    3da2:	4834      	ldr	r0, [pc, #208]	; (3e74 <HAL_RadioInit+0x18c>)
    3da4:	47c8      	blx	r9
	extint_chan_enable_callback(DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3da6:	2100      	movs	r1, #0
    3da8:	200c      	movs	r0, #12
    3daa:	47c0      	blx	r8
	slave->ss_pin          = config->ss_pin;
    3dac:	4b32      	ldr	r3, [pc, #200]	; (3e78 <HAL_RadioInit+0x190>)
    3dae:	4698      	mov	r8, r3
    3db0:	233f      	movs	r3, #63	; 0x3f
    3db2:	4642      	mov	r2, r8
    3db4:	7013      	strb	r3, [r2, #0]
	slave->address_enabled = config->address_enabled;
    3db6:	7055      	strb	r5, [r2, #1]
	slave->address         = config->address;
    3db8:	7095      	strb	r5, [r2, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    3dba:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    3dbc:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3dbe:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    3dc0:	0021      	movs	r1, r4
    3dc2:	203f      	movs	r0, #63	; 0x3f
    3dc4:	47b8      	blx	r7
	port_pin_set_output_level(slave->ss_pin, true);
    3dc6:	4643      	mov	r3, r8
    3dc8:	781a      	ldrb	r2, [r3, #0]
	if (port_index < PORT_INST_NUM) {
    3dca:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3dcc:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3dce:	2900      	cmp	r1, #0
    3dd0:	d104      	bne.n	3ddc <HAL_RadioInit+0xf4>
		return &(ports[port_index]->Group[group_index]);
    3dd2:	0953      	lsrs	r3, r2, #5
    3dd4:	01db      	lsls	r3, r3, #7
    3dd6:	4929      	ldr	r1, [pc, #164]	; (3e7c <HAL_RadioInit+0x194>)
    3dd8:	468c      	mov	ip, r1
    3dda:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3ddc:	211f      	movs	r1, #31
    3dde:	4011      	ands	r1, r2
    3de0:	2201      	movs	r2, #1
    3de2:	0010      	movs	r0, r2
    3de4:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    3de6:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    3de8:	ac02      	add	r4, sp, #8
    3dea:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    3dec:	2300      	movs	r3, #0
    3dee:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    3df0:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    3df2:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    3df4:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    3df6:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    3df8:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    3dfa:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    3dfc:	3223      	adds	r2, #35	; 0x23
    3dfe:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    3e00:	3a18      	subs	r2, #24
    3e02:	2100      	movs	r1, #0
    3e04:	a808      	add	r0, sp, #32
    3e06:	4b1e      	ldr	r3, [pc, #120]	; (3e80 <HAL_RadioInit+0x198>)
    3e08:	4798      	blx	r3
	config_spi_master.mode_specific.master.baudrate = SX_RF_SPI_BAUDRATE;
    3e0a:	4b1e      	ldr	r3, [pc, #120]	; (3e84 <HAL_RadioInit+0x19c>)
    3e0c:	61a3      	str	r3, [r4, #24]
	config_spi_master.mux_setting = SX_RF_SPI_SERCOM_MUX_SETTING;
    3e0e:	2380      	movs	r3, #128	; 0x80
    3e10:	025b      	lsls	r3, r3, #9
    3e12:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = SX_RF_SPI_SERCOM_PINMUX_PAD0;
    3e14:	4b1c      	ldr	r3, [pc, #112]	; (3e88 <HAL_RadioInit+0x1a0>)
    3e16:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    3e18:	2301      	movs	r3, #1
    3e1a:	425b      	negs	r3, r3
    3e1c:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = SX_RF_SPI_SERCOM_PINMUX_PAD2;
    3e1e:	4b1b      	ldr	r3, [pc, #108]	; (3e8c <HAL_RadioInit+0x1a4>)
    3e20:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = SX_RF_SPI_SERCOM_PINMUX_PAD3;
    3e22:	4b1b      	ldr	r3, [pc, #108]	; (3e90 <HAL_RadioInit+0x1a8>)
    3e24:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, SX_RF_SPI, &config_spi_master);	
    3e26:	4d1b      	ldr	r5, [pc, #108]	; (3e94 <HAL_RadioInit+0x1ac>)
    3e28:	0022      	movs	r2, r4
    3e2a:	491b      	ldr	r1, [pc, #108]	; (3e98 <HAL_RadioInit+0x1b0>)
    3e2c:	0028      	movs	r0, r5
    3e2e:	4b1b      	ldr	r3, [pc, #108]	; (3e9c <HAL_RadioInit+0x1b4>)
    3e30:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    3e32:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    3e34:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    3e36:	2b00      	cmp	r3, #0
    3e38:	d1fc      	bne.n	3e34 <HAL_RadioInit+0x14c>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3e3a:	6813      	ldr	r3, [r2, #0]
    3e3c:	2102      	movs	r1, #2
    3e3e:	430b      	orrs	r3, r1
    3e40:	6013      	str	r3, [r2, #0]
}
    3e42:	b010      	add	sp, #64	; 0x40
    3e44:	bc1c      	pop	{r2, r3, r4}
    3e46:	4690      	mov	r8, r2
    3e48:	4699      	mov	r9, r3
    3e4a:	46a2      	mov	sl, r4
    3e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3e4e:	46c0      	nop			; (mov r8, r8)
    3e50:	00000ec9 	.word	0x00000ec9
    3e54:	40002900 	.word	0x40002900
    3e58:	40002880 	.word	0x40002880
    3e5c:	00000a61 	.word	0x00000a61
    3e60:	00000a75 	.word	0x00000a75
    3e64:	00003c91 	.word	0x00003c91
    3e68:	00000921 	.word	0x00000921
    3e6c:	0000094d 	.word	0x0000094d
    3e70:	00003c71 	.word	0x00003c71
    3e74:	00003c51 	.word	0x00003c51
    3e78:	200010e8 	.word	0x200010e8
    3e7c:	40002800 	.word	0x40002800
    3e80:	000135cd 	.word	0x000135cd
    3e84:	001e8480 	.word	0x001e8480
    3e88:	00530005 	.word	0x00530005
    3e8c:	003e0005 	.word	0x003e0005
    3e90:	00520005 	.word	0x00520005
    3e94:	20000b38 	.word	0x20000b38
    3e98:	42001000 	.word	0x42001000
    3e9c:	00001fed 	.word	0x00001fed

00003ea0 <HAL_Radio_resources_init>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    3ea0:	4b07      	ldr	r3, [pc, #28]	; (3ec0 <HAL_Radio_resources_init+0x20>)
    3ea2:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    3ea4:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    3ea6:	2b00      	cmp	r3, #0
    3ea8:	d1fc      	bne.n	3ea4 <HAL_Radio_resources_init+0x4>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3eaa:	6813      	ldr	r3, [r2, #0]
    3eac:	2102      	movs	r1, #2
    3eae:	430b      	orrs	r3, r1
    3eb0:	6013      	str	r3, [r2, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    3eb2:	4b03      	ldr	r3, [pc, #12]	; (3ec0 <HAL_Radio_resources_init+0x20>)
    3eb4:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    3eb6:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(&master)) {
    3eb8:	2b00      	cmp	r3, #0
    3eba:	d1fc      	bne.n	3eb6 <HAL_Radio_resources_init+0x16>
}
    3ebc:	4770      	bx	lr
    3ebe:	46c0      	nop			; (mov r8, r8)
    3ec0:	20000b38 	.word	0x20000b38

00003ec4 <HAL_RadioDeInit>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    3ec4:	4b06      	ldr	r3, [pc, #24]	; (3ee0 <HAL_RadioDeInit+0x1c>)
    3ec6:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    3ec8:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    3eca:	2b00      	cmp	r3, #0
    3ecc:	d1fc      	bne.n	3ec8 <HAL_RadioDeInit+0x4>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    3ece:	338f      	adds	r3, #143	; 0x8f
    3ed0:	7513      	strb	r3, [r2, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    3ed2:	7613      	strb	r3, [r2, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    3ed4:	6813      	ldr	r3, [r2, #0]
    3ed6:	2102      	movs	r1, #2
    3ed8:	438b      	bics	r3, r1
    3eda:	6013      	str	r3, [r2, #0]
}
    3edc:	4770      	bx	lr
    3ede:	46c0      	nop			; (mov r8, r8)
    3ee0:	20000b38 	.word	0x20000b38

00003ee4 <RADIO_Reset>:
{
    3ee4:	b570      	push	{r4, r5, r6, lr}
    3ee6:	b082      	sub	sp, #8
	HAL_ResetPinMakeOutput();
    3ee8:	4c0a      	ldr	r4, [pc, #40]	; (3f14 <RADIO_Reset+0x30>)
    3eea:	47a0      	blx	r4
		port_base->OUTCLR.reg = pin_mask;
    3eec:	4d0a      	ldr	r5, [pc, #40]	; (3f18 <RADIO_Reset+0x34>)
    3eee:	2680      	movs	r6, #128	; 0x80
    3ef0:	0236      	lsls	r6, r6, #8
    3ef2:	616e      	str	r6, [r5, #20]
	SystemBlockingWaitMs(1);
    3ef4:	2001      	movs	r0, #1
    3ef6:	4b09      	ldr	r3, [pc, #36]	; (3f1c <RADIO_Reset+0x38>)
    3ef8:	4798      	blx	r3
	config->direction  = PORT_PIN_DIR_INPUT;
    3efa:	a901      	add	r1, sp, #4
    3efc:	2300      	movs	r3, #0
    3efe:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    3f00:	2201      	movs	r2, #1
    3f02:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    3f04:	708b      	strb	r3, [r1, #2]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    3f06:	202f      	movs	r0, #47	; 0x2f
    3f08:	4b05      	ldr	r3, [pc, #20]	; (3f20 <RADIO_Reset+0x3c>)
    3f0a:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    3f0c:	61ae      	str	r6, [r5, #24]
	HAL_ResetPinMakeOutput();
    3f0e:	47a0      	blx	r4
}
    3f10:	b002      	add	sp, #8
    3f12:	bd70      	pop	{r4, r5, r6, pc}
    3f14:	00003c31 	.word	0x00003c31
    3f18:	40002880 	.word	0x40002880
    3f1c:	00004181 	.word	0x00004181
    3f20:	00000ec9 	.word	0x00000ec9

00003f24 <RADIO_RegisterWrite>:
{
    3f24:	b570      	push	{r4, r5, r6, lr}
    3f26:	0004      	movs	r4, r0
    3f28:	000d      	movs	r5, r1
	HAL_SPICSAssert();
    3f2a:	4b05      	ldr	r3, [pc, #20]	; (3f40 <RADIO_RegisterWrite+0x1c>)
    3f2c:	4798      	blx	r3
	HAL_SPISend(REG_WRITE_CMD | reg);
    3f2e:	2080      	movs	r0, #128	; 0x80
    3f30:	4320      	orrs	r0, r4
    3f32:	4c04      	ldr	r4, [pc, #16]	; (3f44 <RADIO_RegisterWrite+0x20>)
    3f34:	47a0      	blx	r4
	HAL_SPISend(value);
    3f36:	0028      	movs	r0, r5
    3f38:	47a0      	blx	r4
	HAL_SPICSDeassert();
    3f3a:	4b03      	ldr	r3, [pc, #12]	; (3f48 <RADIO_RegisterWrite+0x24>)
    3f3c:	4798      	blx	r3
}
    3f3e:	bd70      	pop	{r4, r5, r6, pc}
    3f40:	00003cb1 	.word	0x00003cb1
    3f44:	00003bdd 	.word	0x00003bdd
    3f48:	00003ccd 	.word	0x00003ccd

00003f4c <RADIO_RegisterRead>:
{
    3f4c:	b510      	push	{r4, lr}
    3f4e:	0004      	movs	r4, r0
	HAL_SPICSAssert();
    3f50:	4b06      	ldr	r3, [pc, #24]	; (3f6c <RADIO_RegisterRead+0x20>)
    3f52:	4798      	blx	r3
	HAL_SPISend(reg);
    3f54:	207f      	movs	r0, #127	; 0x7f
    3f56:	4020      	ands	r0, r4
    3f58:	4c05      	ldr	r4, [pc, #20]	; (3f70 <RADIO_RegisterRead+0x24>)
    3f5a:	47a0      	blx	r4
	readValue = HAL_SPISend(0xFF);
    3f5c:	20ff      	movs	r0, #255	; 0xff
    3f5e:	47a0      	blx	r4
    3f60:	0004      	movs	r4, r0
	HAL_SPICSDeassert();
    3f62:	4b04      	ldr	r3, [pc, #16]	; (3f74 <RADIO_RegisterRead+0x28>)
    3f64:	4798      	blx	r3
}
    3f66:	0020      	movs	r0, r4
    3f68:	bd10      	pop	{r4, pc}
    3f6a:	46c0      	nop			; (mov r8, r8)
    3f6c:	00003cb1 	.word	0x00003cb1
    3f70:	00003bdd 	.word	0x00003bdd
    3f74:	00003ccd 	.word	0x00003ccd

00003f78 <RADIO_FrameWrite>:
{
    3f78:	b570      	push	{r4, r5, r6, lr}
    3f7a:	0004      	movs	r4, r0
    3f7c:	000e      	movs	r6, r1
    3f7e:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    3f80:	4b0a      	ldr	r3, [pc, #40]	; (3fac <RADIO_FrameWrite+0x34>)
    3f82:	4798      	blx	r3
    HAL_SPISend(REG_WRITE_CMD | offset);
    3f84:	2080      	movs	r0, #128	; 0x80
    3f86:	4320      	orrs	r0, r4
    3f88:	4b09      	ldr	r3, [pc, #36]	; (3fb0 <RADIO_FrameWrite+0x38>)
    3f8a:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    3f8c:	2d00      	cmp	r5, #0
    3f8e:	d00a      	beq.n	3fa6 <RADIO_FrameWrite+0x2e>
    3f90:	0034      	movs	r4, r6
    3f92:	3d01      	subs	r5, #1
    3f94:	b2ed      	uxtb	r5, r5
    3f96:	3501      	adds	r5, #1
    3f98:	1975      	adds	r5, r6, r5
	    HAL_SPISend(buffer[i]);
    3f9a:	4e05      	ldr	r6, [pc, #20]	; (3fb0 <RADIO_FrameWrite+0x38>)
    3f9c:	7820      	ldrb	r0, [r4, #0]
    3f9e:	47b0      	blx	r6
    3fa0:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    3fa2:	42ac      	cmp	r4, r5
    3fa4:	d1fa      	bne.n	3f9c <RADIO_FrameWrite+0x24>
    HAL_SPICSDeassert();
    3fa6:	4b03      	ldr	r3, [pc, #12]	; (3fb4 <RADIO_FrameWrite+0x3c>)
    3fa8:	4798      	blx	r3
}
    3faa:	bd70      	pop	{r4, r5, r6, pc}
    3fac:	00003cb1 	.word	0x00003cb1
    3fb0:	00003bdd 	.word	0x00003bdd
    3fb4:	00003ccd 	.word	0x00003ccd

00003fb8 <RADIO_FrameRead>:
{
    3fb8:	b570      	push	{r4, r5, r6, lr}
    3fba:	0004      	movs	r4, r0
    3fbc:	000e      	movs	r6, r1
    3fbe:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    3fc0:	4b0a      	ldr	r3, [pc, #40]	; (3fec <RADIO_FrameRead+0x34>)
    3fc2:	4798      	blx	r3
    HAL_SPISend(offset);
    3fc4:	0020      	movs	r0, r4
    3fc6:	4b0a      	ldr	r3, [pc, #40]	; (3ff0 <RADIO_FrameRead+0x38>)
    3fc8:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    3fca:	2d00      	cmp	r5, #0
    3fcc:	d00b      	beq.n	3fe6 <RADIO_FrameRead+0x2e>
    3fce:	0034      	movs	r4, r6
    3fd0:	3d01      	subs	r5, #1
    3fd2:	b2ed      	uxtb	r5, r5
    3fd4:	3501      	adds	r5, #1
    3fd6:	1975      	adds	r5, r6, r5
	    buffer[i] = HAL_SPISend(0xFF);
    3fd8:	4e05      	ldr	r6, [pc, #20]	; (3ff0 <RADIO_FrameRead+0x38>)
    3fda:	20ff      	movs	r0, #255	; 0xff
    3fdc:	47b0      	blx	r6
    3fde:	7020      	strb	r0, [r4, #0]
    3fe0:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    3fe2:	42ac      	cmp	r4, r5
    3fe4:	d1f9      	bne.n	3fda <RADIO_FrameRead+0x22>
    HAL_SPICSDeassert();
    3fe6:	4b03      	ldr	r3, [pc, #12]	; (3ff4 <RADIO_FrameRead+0x3c>)
    3fe8:	4798      	blx	r3
}
    3fea:	bd70      	pop	{r4, r5, r6, pc}
    3fec:	00003cb1 	.word	0x00003cb1
    3ff0:	00003bdd 	.word	0x00003bdd
    3ff4:	00003ccd 	.word	0x00003ccd

00003ff8 <HAL_RegisterDioInterruptHandler>:
 * \param[in] dioPin  - DIO pin
 * \param[in] handler - function to be called upon given DIO interrupt
 */
void HAL_RegisterDioInterruptHandler(uint8_t dioPin, DioInterruptHandler_t handler)
{
  switch (dioPin)
    3ff8:	2802      	cmp	r0, #2
    3ffa:	d007      	beq.n	400c <HAL_RegisterDioInterruptHandler+0x14>
    3ffc:	2804      	cmp	r0, #4
    3ffe:	d008      	beq.n	4012 <HAL_RegisterDioInterruptHandler+0x1a>
    4000:	2801      	cmp	r0, #1
    4002:	d000      	beq.n	4006 <HAL_RegisterDioInterruptHandler+0xe>
#endif

    default:
      break;
  }
}
    4004:	4770      	bx	lr
      interruptHandlerDio0 = handler;
    4006:	4b04      	ldr	r3, [pc, #16]	; (4018 <HAL_RegisterDioInterruptHandler+0x20>)
    4008:	6019      	str	r1, [r3, #0]
      break;
    400a:	e7fb      	b.n	4004 <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio1 = handler;
    400c:	4b03      	ldr	r3, [pc, #12]	; (401c <HAL_RegisterDioInterruptHandler+0x24>)
    400e:	6019      	str	r1, [r3, #0]
      break;
    4010:	e7f8      	b.n	4004 <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio2 = handler;
    4012:	4b03      	ldr	r3, [pc, #12]	; (4020 <HAL_RegisterDioInterruptHandler+0x28>)
    4014:	6019      	str	r1, [r3, #0]
}
    4016:	e7f5      	b.n	4004 <HAL_RegisterDioInterruptHandler+0xc>
    4018:	20000b2c 	.word	0x20000b2c
    401c:	20000b30 	.word	0x20000b30
    4020:	20000b34 	.word	0x20000b34

00004024 <HAL_EnableRFCtrl>:

void HAL_EnableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
   if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    4024:	2801      	cmp	r0, #1
    4026:	d00a      	beq.n	403e <HAL_EnableRFCtrl+0x1a>
    4028:	2900      	cmp	r1, #0
    402a:	d008      	beq.n	403e <HAL_EnableRFCtrl+0x1a>
   {
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_ACTIVE);		
   }
   else if ((RFCtrl1 == PA_BOOST) && (RFCtrl2 == TX))
    402c:	2802      	cmp	r0, #2
    402e:	d10a      	bne.n	4046 <HAL_EnableRFCtrl+0x22>
    4030:	2901      	cmp	r1, #1
    4032:	d108      	bne.n	4046 <HAL_EnableRFCtrl+0x22>
		port_base->OUTCLR.reg = pin_mask;
    4034:	2280      	movs	r2, #128	; 0x80
    4036:	0192      	lsls	r2, r2, #6
    4038:	4b03      	ldr	r3, [pc, #12]	; (4048 <HAL_EnableRFCtrl+0x24>)
    403a:	615a      	str	r2, [r3, #20]
   {
	   port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);
   }
#endif	
}
    403c:	e003      	b.n	4046 <HAL_EnableRFCtrl+0x22>
		port_base->OUTSET.reg = pin_mask;
    403e:	2280      	movs	r2, #128	; 0x80
    4040:	0192      	lsls	r2, r2, #6
    4042:	4b01      	ldr	r3, [pc, #4]	; (4048 <HAL_EnableRFCtrl+0x24>)
    4044:	619a      	str	r2, [r3, #24]
    4046:	4770      	bx	lr
    4048:	40002800 	.word	0x40002800

0000404c <HAL_DisableRFCtrl>:

void HAL_DisableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
	if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    404c:	2801      	cmp	r0, #1
    404e:	d001      	beq.n	4054 <HAL_DisableRFCtrl+0x8>
    4050:	2900      	cmp	r1, #0
    4052:	d103      	bne.n	405c <HAL_DisableRFCtrl+0x10>
		port_base->OUTCLR.reg = pin_mask;
    4054:	2280      	movs	r2, #128	; 0x80
    4056:	0192      	lsls	r2, r2, #6
    4058:	4b01      	ldr	r3, [pc, #4]	; (4060 <HAL_DisableRFCtrl+0x14>)
    405a:	615a      	str	r2, [r3, #20]
	{
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
	}
#endif	
}
    405c:	4770      	bx	lr
    405e:	46c0      	nop			; (mov r8, r8)
    4060:	40002800 	.word	0x40002800

00004064 <HAL_GetRadioClkStabilizationDelay>:
 * \param[out] Time value in ms
 */
uint8_t HAL_GetRadioClkStabilizationDelay(void)
{
	return RADIO_CLK_STABILITATION_DELAY;
}
    4064:	2002      	movs	r0, #2
    4066:	4770      	bx	lr

00004068 <HAL_GetRadioClkSrc>:
 * \param[out] Type of clock source TCXO or XTAL
 */
RadioClockSources_t HAL_GetRadioClkSrc(void)
{
	return RADIO_CLK_SRC;
}
    4068:	2000      	movs	r0, #0
    406a:	4770      	bx	lr

0000406c <HAL_TCXOPowerOn>:
 *
 * \param[in] None
 * \param[out] None
 */
void HAL_TCXOPowerOn(void)
{
    406c:	b510      	push	{r4, lr}
		port_base->OUTSET.reg = pin_mask;
    406e:	2280      	movs	r2, #128	; 0x80
    4070:	0092      	lsls	r2, r2, #2
    4072:	4b03      	ldr	r3, [pc, #12]	; (4080 <HAL_TCXOPowerOn+0x14>)
    4074:	619a      	str	r2, [r3, #24]
#ifdef TCXO_ENABLE
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_ACTIVE);
	delay_ms(RADIO_CLK_STABILITATION_DELAY);
    4076:	2002      	movs	r0, #2
    4078:	4b02      	ldr	r3, [pc, #8]	; (4084 <HAL_TCXOPowerOn+0x18>)
    407a:	4798      	blx	r3
#endif
}
    407c:	bd10      	pop	{r4, pc}
    407e:	46c0      	nop			; (mov r8, r8)
    4080:	40002800 	.word	0x40002800
    4084:	00000181 	.word	0x00000181

00004088 <HAL_TCXOPowerOff>:
		port_base->OUTCLR.reg = pin_mask;
    4088:	2280      	movs	r2, #128	; 0x80
    408a:	0092      	lsls	r2, r2, #2
    408c:	4b01      	ldr	r3, [pc, #4]	; (4094 <HAL_TCXOPowerOff+0xc>)
    408e:	615a      	str	r2, [r3, #20]
#ifdef TCXO_ENABLE
#ifndef TCXO_ALWAYS_ON
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
#endif
}
    4090:	4770      	bx	lr
    4092:	46c0      	nop			; (mov r8, r8)
    4094:	40002800 	.word	0x40002800

00004098 <HAL_Sleep>:
 *
 * \param[in] mode - sleep mode
 */
void HAL_Sleep(HAL_SleepMode_t mode)
{
	switch (mode)
    4098:	2801      	cmp	r0, #1
    409a:	d002      	beq.n	40a2 <HAL_Sleep+0xa>
    409c:	2802      	cmp	r0, #2
    409e:	d00c      	beq.n	40ba <HAL_Sleep+0x22>
		{
			/* other sleep modes are not implemented currently */
			break;
		}
	}
}
    40a0:	4770      	bx	lr
 * \param[in] sleep_mode  Sleep mode to configure for the next sleep operation
 */
static inline void system_set_sleepmode(
	const enum system_sleepmode sleep_mode)
{
	PM->SLEEPCFG.reg = sleep_mode;
    40a2:	2204      	movs	r2, #4
    40a4:	2380      	movs	r3, #128	; 0x80
    40a6:	05db      	lsls	r3, r3, #23
    40a8:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    40aa:	001a      	movs	r2, r3
    40ac:	7853      	ldrb	r3, [r2, #1]
    40ae:	2b04      	cmp	r3, #4
    40b0:	d1fc      	bne.n	40ac <HAL_Sleep+0x14>
  __ASM volatile ("dsb 0xF":::"memory");
    40b2:	f3bf 8f4f 	dsb	sy
 * \ref system_set_sleepmode.
 */
static inline void system_sleep(void)
{
	__DSB();
	__WFI();
    40b6:	bf30      	wfi
    40b8:	e7f2      	b.n	40a0 <HAL_Sleep+0x8>
	PM->SLEEPCFG.reg = sleep_mode;
    40ba:	2205      	movs	r2, #5
    40bc:	2380      	movs	r3, #128	; 0x80
    40be:	05db      	lsls	r3, r3, #23
    40c0:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    40c2:	001a      	movs	r2, r3
    40c4:	7853      	ldrb	r3, [r2, #1]
    40c6:	2b05      	cmp	r3, #5
    40c8:	d1fc      	bne.n	40c4 <HAL_Sleep+0x2c>
    40ca:	f3bf 8f4f 	dsb	sy
	__WFI();
    40ce:	bf30      	wfi
    40d0:	e7e6      	b.n	40a0 <HAL_Sleep+0x8>
	...

000040d4 <SleepTimerInit>:
/************************************** IMPLEMENTATION************************/
/**
* \brief Initializes the sleep timer module
*/
void SleepTimerInit(void)
{
    40d4:	b510      	push	{r4, lr}
    40d6:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
    40d8:	2201      	movs	r2, #1
    40da:	466b      	mov	r3, sp
    40dc:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    40de:	2300      	movs	r3, #0
    40e0:	4669      	mov	r1, sp
    40e2:	70cb      	strb	r3, [r1, #3]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
#endif
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->enable_read_sync    = true;
    40e4:	710a      	strb	r2, [r1, #4]
	struct rtc_count_config rtc_config;
	rtc_count_get_config_defaults(&rtc_config);
	
	rtc_config.prescaler = RTC_COUNT_PRESCALER_OFF;
    40e6:	466a      	mov	r2, sp
    40e8:	800b      	strh	r3, [r1, #0]
	rtc_config.enable_read_sync = true;
	rtc_config.compare_values[0] = COMPARE_COUNT_MAX_VALUE;
    40ea:	3b01      	subs	r3, #1
    40ec:	9302      	str	r3, [sp, #8]
	rtc_config.compare_values[1] = COMPARE_COUNT_MAX_VALUE;
    40ee:	9303      	str	r3, [sp, #12]
	rtc_count_init(&rtc, RTC, &rtc_config);
    40f0:	4c04      	ldr	r4, [pc, #16]	; (4104 <SleepTimerInit+0x30>)
    40f2:	4905      	ldr	r1, [pc, #20]	; (4108 <SleepTimerInit+0x34>)
    40f4:	0020      	movs	r0, r4
    40f6:	4b05      	ldr	r3, [pc, #20]	; (410c <SleepTimerInit+0x38>)
    40f8:	4798      	blx	r3
	rtc_count_enable(&rtc);
    40fa:	0020      	movs	r0, r4
    40fc:	4b04      	ldr	r3, [pc, #16]	; (4110 <SleepTimerInit+0x3c>)
    40fe:	4798      	blx	r3
}
    4100:	b004      	add	sp, #16
    4102:	bd10      	pop	{r4, pc}
    4104:	200010ec 	.word	0x200010ec
    4108:	40002000 	.word	0x40002000
    410c:	00001079 	.word	0x00001079
    4110:	00000ef9 	.word	0x00000ef9

00004114 <SleepTimerGetElapsedTime>:
/**
* \brief Calculate the Elapsed Time from the previous call of this function
* \retval Elapsed time in ticks
*/
uint32_t SleepTimerGetElapsedTime(void)
{
    4114:	b510      	push	{r4, lr}
	return rtc_count_get_count(&rtc);
    4116:	4802      	ldr	r0, [pc, #8]	; (4120 <SleepTimerGetElapsedTime+0xc>)
    4118:	4b02      	ldr	r3, [pc, #8]	; (4124 <SleepTimerGetElapsedTime+0x10>)
    411a:	4798      	blx	r3
}
    411c:	bd10      	pop	{r4, pc}
    411e:	46c0      	nop			; (mov r8, r8)
    4120:	200010ec 	.word	0x200010ec
    4124:	00000fe9 	.word	0x00000fe9

00004128 <SleepTimerStart>:

/**
* \brief Initializes the sleep timer
*/
void SleepTimerStart(uint32_t sleepTicks, void (*cb)(void))
{
    4128:	b570      	push	{r4, r5, r6, lr}
    412a:	0005      	movs	r5, r0
    412c:	000e      	movs	r6, r1
	rtc_count_set_count(&rtc, 0);
    412e:	4c0a      	ldr	r4, [pc, #40]	; (4158 <SleepTimerStart+0x30>)
    4130:	2100      	movs	r1, #0
    4132:	0020      	movs	r0, r4
    4134:	4b09      	ldr	r3, [pc, #36]	; (415c <SleepTimerStart+0x34>)
    4136:	4798      	blx	r3
	rtc_count_register_callback(&rtc, cb, RTC_COUNT_CALLBACK_COMPARE_0);
    4138:	2208      	movs	r2, #8
    413a:	0031      	movs	r1, r6
    413c:	0020      	movs	r0, r4
    413e:	4b08      	ldr	r3, [pc, #32]	; (4160 <SleepTimerStart+0x38>)
    4140:	4798      	blx	r3
	rtc_count_set_compare(&rtc, sleepTicks, RTC_COUNT_COMPARE_0);
    4142:	2200      	movs	r2, #0
    4144:	0029      	movs	r1, r5
    4146:	0020      	movs	r0, r4
    4148:	4b06      	ldr	r3, [pc, #24]	; (4164 <SleepTimerStart+0x3c>)
    414a:	4798      	blx	r3
	rtc_count_enable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    414c:	2108      	movs	r1, #8
    414e:	0020      	movs	r0, r4
    4150:	4b05      	ldr	r3, [pc, #20]	; (4168 <SleepTimerStart+0x40>)
    4152:	4798      	blx	r3
}
    4154:	bd70      	pop	{r4, r5, r6, pc}
    4156:	46c0      	nop			; (mov r8, r8)
    4158:	200010ec 	.word	0x200010ec
    415c:	00000fa5 	.word	0x00000fa5
    4160:	00001115 	.word	0x00001115
    4164:	00001015 	.word	0x00001015
    4168:	00001151 	.word	0x00001151

0000416c <SleepTimerStop>:

/**
* \brief Stop the sleep timer
*/
void SleepTimerStop(void)
{
    416c:	b510      	push	{r4, lr}
	rtc_count_disable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    416e:	2108      	movs	r1, #8
    4170:	4801      	ldr	r0, [pc, #4]	; (4178 <SleepTimerStop+0xc>)
    4172:	4b02      	ldr	r3, [pc, #8]	; (417c <SleepTimerStop+0x10>)
    4174:	4798      	blx	r3
}
    4176:	bd10      	pop	{r4, pc}
    4178:	200010ec 	.word	0x200010ec
    417c:	00001195 	.word	0x00001195

00004180 <SystemBlockingWaitMs>:
 * waiting with the MCU in sleep.
 * Find out how long it takes the MCU to go to and wake up from sleep to see if
 * it makes sense to go to sleep at all 
 */
void SystemBlockingWaitMs(uint32_t ms)
{
    4180:	b510      	push	{r4, lr}
#ifndef UT
    delay_ms(ms);
    4182:	2800      	cmp	r0, #0
    4184:	d103      	bne.n	418e <SystemBlockingWaitMs+0xe>
    4186:	2001      	movs	r0, #1
    4188:	4b02      	ldr	r3, [pc, #8]	; (4194 <SystemBlockingWaitMs+0x14>)
    418a:	4798      	blx	r3
#endif
}
    418c:	bd10      	pop	{r4, pc}
    delay_ms(ms);
    418e:	4b02      	ldr	r3, [pc, #8]	; (4198 <SystemBlockingWaitMs+0x18>)
    4190:	4798      	blx	r3
    4192:	e7fb      	b.n	418c <SystemBlockingWaitMs+0xc>
    4194:	00000155 	.word	0x00000155
    4198:	00000181 	.word	0x00000181

0000419c <system_enter_critical_section>:
{

}

void system_enter_critical_section(void)
{
    419c:	b510      	push	{r4, lr}
	cpu_irq_enter_critical();
    419e:	4b01      	ldr	r3, [pc, #4]	; (41a4 <system_enter_critical_section+0x8>)
    41a0:	4798      	blx	r3
#ifndef UT
	system_interrupt_enter_critical_section();
#endif
}
    41a2:	bd10      	pop	{r4, pc}
    41a4:	000001ad 	.word	0x000001ad

000041a8 <system_leave_critical_section>:

void system_leave_critical_section(void)
{
    41a8:	b510      	push	{r4, lr}
	cpu_irq_leave_critical();
    41aa:	4b01      	ldr	r3, [pc, #4]	; (41b0 <system_leave_critical_section+0x8>)
    41ac:	4798      	blx	r3
#ifndef UT
	system_interrupt_leave_critical_section();
#endif
}
    41ae:	bd10      	pop	{r4, pc}
    41b0:	000001ed 	.word	0x000001ed

000041b4 <PMM_Wakeup>:

/**
* \brief Wakeup from sleep
*/
void PMM_Wakeup(void)
{
    41b4:	b570      	push	{r4, r5, r6, lr}
    uint64_t sleptTimeUs = 0;

    if (PMM_STATE_SLEEP == pmmState)
    41b6:	4b16      	ldr	r3, [pc, #88]	; (4210 <PMM_Wakeup+0x5c>)
    41b8:	781b      	ldrb	r3, [r3, #0]
    41ba:	2b01      	cmp	r3, #1
    41bc:	d000      	beq.n	41c0 <PMM_Wakeup+0xc>
        {
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
            sleepReq = NULL;
        }
    }
}
    41be:	bd70      	pop	{r4, r5, r6, pc}
		pmmState = PMM_STATE_ACTIVE;
    41c0:	2200      	movs	r2, #0
    41c2:	4b13      	ldr	r3, [pc, #76]	; (4210 <PMM_Wakeup+0x5c>)
    41c4:	701a      	strb	r2, [r3, #0]
        sleptTimeUs = SLEEP_TICKS_TO_US(SleepTimerGetElapsedTime());
    41c6:	4b13      	ldr	r3, [pc, #76]	; (4214 <PMM_Wakeup+0x60>)
    41c8:	4798      	blx	r3
    41ca:	4b13      	ldr	r3, [pc, #76]	; (4218 <PMM_Wakeup+0x64>)
    41cc:	4798      	blx	r3
    41ce:	4913      	ldr	r1, [pc, #76]	; (421c <PMM_Wakeup+0x68>)
    41d0:	4b13      	ldr	r3, [pc, #76]	; (4220 <PMM_Wakeup+0x6c>)
    41d2:	4798      	blx	r3
    41d4:	4b13      	ldr	r3, [pc, #76]	; (4224 <PMM_Wakeup+0x70>)
    41d6:	4798      	blx	r3
    41d8:	0004      	movs	r4, r0
    41da:	000d      	movs	r5, r1
        SleepTimerStop();
    41dc:	4b12      	ldr	r3, [pc, #72]	; (4228 <PMM_Wakeup+0x74>)
    41de:	4798      	blx	r3
        SystemTimerSync(sleptTimeUs);
    41e0:	0020      	movs	r0, r4
    41e2:	0029      	movs	r1, r5
    41e4:	4b11      	ldr	r3, [pc, #68]	; (422c <PMM_Wakeup+0x78>)
    41e6:	4798      	blx	r3
        if (sleepReq && sleepReq->pmmWakeupCallback)
    41e8:	4b11      	ldr	r3, [pc, #68]	; (4230 <PMM_Wakeup+0x7c>)
    41ea:	681b      	ldr	r3, [r3, #0]
    41ec:	2b00      	cmp	r3, #0
    41ee:	d0e6      	beq.n	41be <PMM_Wakeup+0xa>
    41f0:	689e      	ldr	r6, [r3, #8]
    41f2:	2e00      	cmp	r6, #0
    41f4:	d0e3      	beq.n	41be <PMM_Wakeup+0xa>
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
    41f6:	22fa      	movs	r2, #250	; 0xfa
    41f8:	0092      	lsls	r2, r2, #2
    41fa:	2300      	movs	r3, #0
    41fc:	0020      	movs	r0, r4
    41fe:	0029      	movs	r1, r5
    4200:	4c0c      	ldr	r4, [pc, #48]	; (4234 <PMM_Wakeup+0x80>)
    4202:	47a0      	blx	r4
    4204:	47b0      	blx	r6
            sleepReq = NULL;
    4206:	2200      	movs	r2, #0
    4208:	4b09      	ldr	r3, [pc, #36]	; (4230 <PMM_Wakeup+0x7c>)
    420a:	601a      	str	r2, [r3, #0]
}
    420c:	e7d7      	b.n	41be <PMM_Wakeup+0xa>
    420e:	46c0      	nop			; (mov r8, r8)
    4210:	20000b44 	.word	0x20000b44
    4214:	00004115 	.word	0x00004115
    4218:	000116d9 	.word	0x000116d9
    421c:	41f423d7 	.word	0x41f423d7
    4220:	00011081 	.word	0x00011081
    4224:	000107bd 	.word	0x000107bd
    4228:	0000416d 	.word	0x0000416d
    422c:	000085b5 	.word	0x000085b5
    4230:	20000b48 	.word	0x20000b48
    4234:	000106f9 	.word	0x000106f9

00004238 <PMM_Sleep>:
{
    4238:	b570      	push	{r4, r5, r6, lr}
    423a:	1e05      	subs	r5, r0, #0
    if ( req && (PMM_STATE_ACTIVE == pmmState) )
    423c:	d059      	beq.n	42f2 <PMM_Sleep+0xba>
    423e:	4b33      	ldr	r3, [pc, #204]	; (430c <PMM_Sleep+0xd4>)
    4240:	781b      	ldrb	r3, [r3, #0]
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    4242:	2000      	movs	r0, #0
    if ( req && (PMM_STATE_ACTIVE == pmmState) )
    4244:	2b00      	cmp	r3, #0
    4246:	d000      	beq.n	424a <PMM_Sleep+0x12>
}
    4248:	bd70      	pop	{r4, r5, r6, pc}
        canSleep = SYSTEM_ReadyToSleep();
    424a:	4b31      	ldr	r3, [pc, #196]	; (4310 <PMM_Sleep+0xd8>)
    424c:	4798      	blx	r3
    424e:	1e04      	subs	r4, r0, #0
        canSleep = canSleep && validateSleepDuration( req->sleepTimeMs );
    4250:	d051      	beq.n	42f6 <PMM_Sleep+0xbe>
        (PMM_SLEEPTIME_MAX_MS >= durationMs) && \
    4252:	682b      	ldr	r3, [r5, #0]
    4254:	4a2f      	ldr	r2, [pc, #188]	; (4314 <PMM_Sleep+0xdc>)
    4256:	4694      	mov	ip, r2
    4258:	4463      	add	r3, ip
        canSleep = canSleep && validateSleepDuration( req->sleepTimeMs );
    425a:	2400      	movs	r4, #0
    425c:	4a2e      	ldr	r2, [pc, #184]	; (4318 <PMM_Sleep+0xe0>)
    425e:	429a      	cmp	r2, r3
    4260:	4164      	adcs	r4, r4
    4262:	b2e4      	uxtb	r4, r4
        if ( SLEEP_MODE_BACKUP == req->sleep_mode )
    4264:	792a      	ldrb	r2, [r5, #4]
    4266:	2a02      	cmp	r2, #2
    4268:	d01e      	beq.n	42a8 <PMM_Sleep+0x70>
        else if ( SLEEP_MODE_STANDBY == req->sleep_mode )
    426a:	2a01      	cmp	r2, #1
    426c:	d029      	beq.n	42c2 <PMM_Sleep+0x8a>
    uint32_t sysSleepTime = ~0u; /* 0xffFFffFF is invalid */
    426e:	2601      	movs	r6, #1
    4270:	4276      	negs	r6, r6
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    4272:	2000      	movs	r0, #0
        if ( canSleep )
    4274:	2c00      	cmp	r4, #0
    4276:	d0e7      	beq.n	4248 <PMM_Sleep+0x10>
            SystemTimerSuspend();
    4278:	4b28      	ldr	r3, [pc, #160]	; (431c <PMM_Sleep+0xe4>)
    427a:	4798      	blx	r3
            SleepTimerStart( MS_TO_SLEEP_TICKS( sysSleepTime - PMM_WAKEUPTIME_MS ), PMM_Wakeup );
    427c:	0030      	movs	r0, r6
    427e:	380a      	subs	r0, #10
    4280:	4b27      	ldr	r3, [pc, #156]	; (4320 <PMM_Sleep+0xe8>)
    4282:	4798      	blx	r3
    4284:	4927      	ldr	r1, [pc, #156]	; (4324 <PMM_Sleep+0xec>)
    4286:	4b28      	ldr	r3, [pc, #160]	; (4328 <PMM_Sleep+0xf0>)
    4288:	4798      	blx	r3
    428a:	4b28      	ldr	r3, [pc, #160]	; (432c <PMM_Sleep+0xf4>)
    428c:	4798      	blx	r3
    428e:	4928      	ldr	r1, [pc, #160]	; (4330 <PMM_Sleep+0xf8>)
    4290:	4b28      	ldr	r3, [pc, #160]	; (4334 <PMM_Sleep+0xfc>)
    4292:	4798      	blx	r3
            pmmState = PMM_STATE_SLEEP;
    4294:	2201      	movs	r2, #1
    4296:	4b1d      	ldr	r3, [pc, #116]	; (430c <PMM_Sleep+0xd4>)
    4298:	701a      	strb	r2, [r3, #0]
            sleepReq = req;
    429a:	4b27      	ldr	r3, [pc, #156]	; (4338 <PMM_Sleep+0x100>)
    429c:	601d      	str	r5, [r3, #0]
            HAL_Sleep(req->sleep_mode);
    429e:	7928      	ldrb	r0, [r5, #4]
    42a0:	4b26      	ldr	r3, [pc, #152]	; (433c <PMM_Sleep+0x104>)
    42a2:	4798      	blx	r3
            status = PMM_SLEEP_REQ_PROCESSED;
    42a4:	2001      	movs	r0, #1
    42a6:	e7cf      	b.n	4248 <PMM_Sleep+0x10>
            canSleep = canSleep && ( SWTIMER_INVALID_TIMEOUT == SwTimerNextExpiryDuration() );
    42a8:	4a1b      	ldr	r2, [pc, #108]	; (4318 <PMM_Sleep+0xe0>)
    42aa:	2400      	movs	r4, #0
    42ac:	4293      	cmp	r3, r2
    42ae:	d806      	bhi.n	42be <PMM_Sleep+0x86>
    42b0:	4b23      	ldr	r3, [pc, #140]	; (4340 <PMM_Sleep+0x108>)
    42b2:	4798      	blx	r3
    42b4:	3001      	adds	r0, #1
    42b6:	4244      	negs	r4, r0
    42b8:	4144      	adcs	r4, r0
    42ba:	e000      	b.n	42be <PMM_Sleep+0x86>
    42bc:	2400      	movs	r4, #0
            sysSleepTime = req->sleepTimeMs;
    42be:	682e      	ldr	r6, [r5, #0]
    42c0:	e7d7      	b.n	4272 <PMM_Sleep+0x3a>
            sysSleepTime = SwTimerNextExpiryDuration();
    42c2:	4b1f      	ldr	r3, [pc, #124]	; (4340 <PMM_Sleep+0x108>)
    42c4:	4798      	blx	r3
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    42c6:	1c43      	adds	r3, r0, #1
    42c8:	d01c      	beq.n	4304 <PMM_Sleep+0xcc>
    42ca:	21fa      	movs	r1, #250	; 0xfa
    42cc:	0089      	lsls	r1, r1, #2
    42ce:	4b1d      	ldr	r3, [pc, #116]	; (4344 <PMM_Sleep+0x10c>)
    42d0:	4798      	blx	r3
    42d2:	0003      	movs	r3, r0
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    42d4:	2000      	movs	r0, #0
            canSleep = canSleep && validateSleepDuration( sysSleepTime );
    42d6:	2c00      	cmp	r4, #0
    42d8:	d0b6      	beq.n	4248 <PMM_Sleep+0x10>
            if ( canSleep && (req->sleepTimeMs < sysSleepTime) )
    42da:	490f      	ldr	r1, [pc, #60]	; (4318 <PMM_Sleep+0xe0>)
    42dc:	4a0d      	ldr	r2, [pc, #52]	; (4314 <PMM_Sleep+0xdc>)
    42de:	189a      	adds	r2, r3, r2
    42e0:	428a      	cmp	r2, r1
    42e2:	d8b1      	bhi.n	4248 <PMM_Sleep+0x10>
    42e4:	682e      	ldr	r6, [r5, #0]
    42e6:	429e      	cmp	r6, r3
    42e8:	d9c6      	bls.n	4278 <PMM_Sleep+0x40>
    42ea:	001e      	movs	r6, r3
    42ec:	e7c4      	b.n	4278 <PMM_Sleep+0x40>
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    42ee:	4b16      	ldr	r3, [pc, #88]	; (4348 <PMM_Sleep+0x110>)
    42f0:	e7f8      	b.n	42e4 <PMM_Sleep+0xac>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    42f2:	2000      	movs	r0, #0
    42f4:	e7a8      	b.n	4248 <PMM_Sleep+0x10>
        if ( SLEEP_MODE_BACKUP == req->sleep_mode )
    42f6:	792b      	ldrb	r3, [r5, #4]
    42f8:	2b02      	cmp	r3, #2
    42fa:	d0df      	beq.n	42bc <PMM_Sleep+0x84>
        else if ( SLEEP_MODE_STANDBY == req->sleep_mode )
    42fc:	2b01      	cmp	r3, #1
    42fe:	d0e0      	beq.n	42c2 <PMM_Sleep+0x8a>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    4300:	2000      	movs	r0, #0
    return status;
    4302:	e7a1      	b.n	4248 <PMM_Sleep+0x10>
            canSleep = canSleep && validateSleepDuration( sysSleepTime );
    4304:	2c00      	cmp	r4, #0
    4306:	d1f2      	bne.n	42ee <PMM_Sleep+0xb6>
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    4308:	4e0f      	ldr	r6, [pc, #60]	; (4348 <PMM_Sleep+0x110>)
    430a:	e7b2      	b.n	4272 <PMM_Sleep+0x3a>
    430c:	20000b44 	.word	0x20000b44
    4310:	0000871d 	.word	0x0000871d
    4314:	fffffc18 	.word	0xfffffc18
    4318:	07cebbc8 	.word	0x07cebbc8
    431c:	00008581 	.word	0x00008581
    4320:	000116d9 	.word	0x000116d9
    4324:	42031375 	.word	0x42031375
    4328:	00011081 	.word	0x00011081
    432c:	0001078d 	.word	0x0001078d
    4330:	000041b5 	.word	0x000041b5
    4334:	00004129 	.word	0x00004129
    4338:	20000b48 	.word	0x20000b48
    433c:	00004099 	.word	0x00004099
    4340:	000082bd 	.word	0x000082bd
    4344:	00010399 	.word	0x00010399
    4348:	07cebfb0 	.word	0x07cebfb0

0000434c <LORAReg_InitAS>:
	
#else
	result = UNSUPPORTED_BAND;
#endif
	return result;
}
    434c:	20c6      	movs	r0, #198	; 0xc6
    434e:	4770      	bx	lr

00004350 <LORAReg_InitAU>:
	LORAREG_InitSetAttrFnPtrsAU();
#else
    result = UNSUPPORTED_BAND;
#endif
	return result;
}
    4350:	20c6      	movs	r0, #198	; 0xc6
    4352:	4770      	bx	lr

00004354 <LORAReg_InitEU>:
	LORAREG_InitSetAttrFnPtrsEU();
#else
    status = UNSUPPORTED_BAND;
#endif
	return status;
}
    4354:	20c6      	movs	r0, #198	; 0xc6
    4356:	4770      	bx	lr

00004358 <LORAReg_InitIN>:
	LORAREG_InitSetAttrFnPtrsIN();
#else
    result = UNSUPPORTED_BAND;
#endif
	return result;
}
    4358:	20c6      	movs	r0, #198	; 0xc6
    435a:	4770      	bx	lr

0000435c <LorawanReg_JPN_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback function */
void LorawanReg_JPN_Pds_Cb(void)
{

}
    435c:	4770      	bx	lr
	...

00004360 <LORAReg_InitJP>:
{
    4360:	b5f0      	push	{r4, r5, r6, r7, lr}
    4362:	46c6      	mov	lr, r8
    4364:	b500      	push	{lr}
    4366:	b086      	sub	sp, #24
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_JP;
    4368:	4b9a      	ldr	r3, [pc, #616]	; (45d4 <LORAReg_InitJP+0x274>)
    436a:	2103      	movs	r1, #3
    436c:	2226      	movs	r2, #38	; 0x26
    436e:	5499      	strb	r1, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_JP;
    4370:	2510      	movs	r5, #16
    4372:	3204      	adds	r2, #4
    4374:	549d      	strb	r5, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_JP;
    4376:	3901      	subs	r1, #1
    4378:	3a01      	subs	r2, #1
    437a:	5499      	strb	r1, [r3, r2]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_JP;
    437c:	2401      	movs	r4, #1
    437e:	3a02      	subs	r2, #2
    4380:	549c      	strb	r4, [r3, r2]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    4382:	001a      	movs	r2, r3
    4384:	3283      	adds	r2, #131	; 0x83
    4386:	2400      	movs	r4, #0
    4388:	46a0      	mov	r8, r4
    438a:	711a      	strb	r2, [r3, #4]
    438c:	0a16      	lsrs	r6, r2, #8
    438e:	715e      	strb	r6, [r3, #5]
    4390:	0c16      	lsrs	r6, r2, #16
    4392:	719e      	strb	r6, [r3, #6]
    4394:	0e12      	lsrs	r2, r2, #24
    4396:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    4398:	001a      	movs	r2, r3
    439a:	3243      	adds	r2, #67	; 0x43
    439c:	701a      	strb	r2, [r3, #0]
    439e:	0a16      	lsrs	r6, r2, #8
    43a0:	705e      	strb	r6, [r3, #1]
    43a2:	0c16      	lsrs	r6, r2, #16
    43a4:	709e      	strb	r6, [r3, #2]
    43a6:	0e12      	lsrs	r2, r2, #24
    43a8:	70da      	strb	r2, [r3, #3]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    43aa:	001a      	movs	r2, r3
    43ac:	32bc      	adds	r2, #188	; 0xbc
    43ae:	32ff      	adds	r2, #255	; 0xff
    43b0:	731a      	strb	r2, [r3, #12]
    43b2:	0a16      	lsrs	r6, r2, #8
    43b4:	735e      	strb	r6, [r3, #13]
    43b6:	0c16      	lsrs	r6, r2, #16
    43b8:	739e      	strb	r6, [r3, #14]
    43ba:	0e12      	lsrs	r2, r2, #24
    43bc:	73da      	strb	r2, [r3, #15]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    43be:	001a      	movs	r2, r3
    43c0:	32a3      	adds	r2, #163	; 0xa3
    43c2:	721a      	strb	r2, [r3, #8]
    43c4:	0a16      	lsrs	r6, r2, #8
    43c6:	725e      	strb	r6, [r3, #9]
    43c8:	0c16      	lsrs	r6, r2, #16
    43ca:	729e      	strb	r6, [r3, #10]
    43cc:	0e12      	lsrs	r2, r2, #24
    43ce:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    43d0:	001a      	movs	r2, r3
    43d2:	3264      	adds	r2, #100	; 0x64
    43d4:	32ff      	adds	r2, #255	; 0xff
    43d6:	741a      	strb	r2, [r3, #16]
    43d8:	0a16      	lsrs	r6, r2, #8
    43da:	745e      	strb	r6, [r3, #17]
    43dc:	0c16      	lsrs	r6, r2, #16
    43de:	749e      	strb	r6, [r3, #18]
    43e0:	0e12      	lsrs	r2, r2, #24
    43e2:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    43e4:	001a      	movs	r2, r3
    43e6:	3234      	adds	r2, #52	; 0x34
    43e8:	751a      	strb	r2, [r3, #20]
    43ea:	0a16      	lsrs	r6, r2, #8
    43ec:	755e      	strb	r6, [r3, #21]
    43ee:	0c16      	lsrs	r6, r2, #16
    43f0:	759e      	strb	r6, [r3, #22]
    43f2:	0e12      	lsrs	r2, r2, #24
    43f4:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    43f6:	001a      	movs	r2, r3
    43f8:	323d      	adds	r2, #61	; 0x3d
    43fa:	761a      	strb	r2, [r3, #24]
    43fc:	0a16      	lsrs	r6, r2, #8
    43fe:	765e      	strb	r6, [r3, #25]
    4400:	0c16      	lsrs	r6, r2, #16
    4402:	769e      	strb	r6, [r3, #26]
    4404:	0e12      	lsrs	r2, r2, #24
    4406:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_JP;
    4408:	2222      	movs	r2, #34	; 0x22
    440a:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_JP;
    440c:	3201      	adds	r2, #1
    440e:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_JP;	
    4410:	2200      	movs	r2, #0
    4412:	771a      	strb	r2, [r3, #28]
    4414:	3a16      	subs	r2, #22
    4416:	775a      	strb	r2, [r3, #29]
    4418:	321c      	adds	r2, #28
    441a:	779a      	strb	r2, [r3, #30]
    441c:	3231      	adds	r2, #49	; 0x31
    441e:	77da      	strb	r2, [r3, #31]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_JP;
    4420:	3a16      	subs	r2, #22
    4422:	5499      	strb	r1, [r3, r2]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_JP;
    4424:	2636      	movs	r6, #54	; 0x36
    4426:	3a01      	subs	r2, #1
    4428:	549e      	strb	r6, [r3, r2]
	RegParams.minDataRate = MAC_DATARATE_MIN_JP;
    442a:	3a19      	subs	r2, #25
    442c:	3e12      	subs	r6, #18
    442e:	559a      	strb	r2, [r3, r6]
	RegParams.maxDataRate = MAC_DATARATE_MAX_JP;
    4430:	3601      	adds	r6, #1
    4432:	559c      	strb	r4, [r3, r6]
	RegParams.cmnParams.paramsType2.LBTScanPeriod = LBT_SCAN_PERIOD_JP;
    4434:	3e20      	subs	r6, #32
    4436:	27b6      	movs	r7, #182	; 0xb6
    4438:	37ff      	adds	r7, #255	; 0xff
    443a:	55de      	strb	r6, [r3, r7]
	RegParams.cmnParams.paramsType2.LBTSignalThreshold = LBT_SIGNAL_THRESHOLD_JP;
    443c:	3f06      	subs	r7, #6
    443e:	3fff      	subs	r7, #255	; 0xff
    4440:	46bc      	mov	ip, r7
    4442:	3707      	adds	r7, #7
    4444:	37ff      	adds	r7, #255	; 0xff
    4446:	4664      	mov	r4, ip
    4448:	55dc      	strb	r4, [r3, r7]
	RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount = LBT_RSSI_SAMPLES_COUNT_JP;
    444a:	27b8      	movs	r7, #184	; 0xb8
    444c:	37ff      	adds	r7, #255	; 0xff
    444e:	55de      	strb	r6, [r3, r7]
	RegParams.cmnParams.paramsType2.minNonDefChId = 2;
    4450:	36b4      	adds	r6, #180	; 0xb4
    4452:	36ff      	adds	r6, #255	; 0xff
    4454:	5599      	strb	r1, [r3, r6]
	RegParams.Rx1DrOffset = 7;
    4456:	312a      	adds	r1, #42	; 0x2a
    4458:	545a      	strb	r2, [r3, r1]
	RegParams.maxTxPwrIndx = 7;
    445a:	3101      	adds	r1, #1
    445c:	545a      	strb	r2, [r3, r1]
	RegParams.maxTxPwr = DEFAULT_EIRP_JP;
    445e:	3221      	adds	r2, #33	; 0x21
    4460:	549d      	strb	r5, [r3, r2]
	RegParams.cmnParams.paramsType2.LBTTimer.timerId = regTimerId[0];
    4462:	4a5d      	ldr	r2, [pc, #372]	; (45d8 <LORAReg_InitJP+0x278>)
    4464:	7815      	ldrb	r5, [r2, #0]
    4466:	3180      	adds	r1, #128	; 0x80
    4468:	31ff      	adds	r1, #255	; 0xff
    446a:	545d      	strb	r5, [r3, r1]
	RegParams.pDutyCycleTimer->timerId = regTimerId[1];
    446c:	7855      	ldrb	r5, [r2, #1]
    446e:	2168      	movs	r1, #104	; 0x68
    4470:	31ff      	adds	r1, #255	; 0xff
    4472:	545d      	strb	r5, [r3, r1]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[2];
    4474:	7895      	ldrb	r5, [r2, #2]
    4476:	392b      	subs	r1, #43	; 0x2b
    4478:	39ff      	subs	r1, #255	; 0xff
    447a:	545d      	strb	r5, [r3, r1]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[3];
    447c:	78d1      	ldrb	r1, [r2, #3]
    447e:	223c      	movs	r2, #60	; 0x3c
    4480:	5499      	strb	r1, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    4482:	2100      	movs	r1, #0
    4484:	3a04      	subs	r2, #4
    4486:	5499      	strb	r1, [r3, r2]
    4488:	3201      	adds	r2, #1
    448a:	5499      	strb	r1, [r3, r2]
    448c:	3201      	adds	r2, #1
    448e:	5499      	strb	r1, [r3, r2]
    4490:	3201      	adds	r2, #1
    4492:	5499      	strb	r1, [r3, r2]
	RegParams.joinbccount =0;
    4494:	3207      	adds	r2, #7
    4496:	4641      	mov	r1, r8
    4498:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    449a:	001a      	movs	r2, r3
    449c:	323e      	adds	r2, #62	; 0x3e
    449e:	2100      	movs	r1, #0
    44a0:	7011      	strb	r1, [r2, #0]
    44a2:	7051      	strb	r1, [r2, #1]
    44a4:	7091      	strb	r1, [r2, #2]
    44a6:	70d1      	strb	r1, [r2, #3]
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = 1;
    44a8:	31bb      	adds	r1, #187	; 0xbb
    44aa:	31ff      	adds	r1, #255	; 0xff
    44ac:	5c5a      	ldrb	r2, [r3, r1]
    44ae:	2401      	movs	r4, #1
    44b0:	4322      	orrs	r2, r4
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = 1;
    44b2:	2402      	movs	r4, #2
    44b4:	4322      	orrs	r2, r4
    44b6:	545a      	strb	r2, [r3, r1]
	RegParams.band = ismBand;
    44b8:	222e      	movs	r2, #46	; 0x2e
    44ba:	5498      	strb	r0, [r3, r2]
		result = LORAWAN_INVALID_PARAMETER;
    44bc:	240a      	movs	r4, #10
	if(ismBand == ISM_JPN923)
    44be:	2805      	cmp	r0, #5
    44c0:	d00a      	beq.n	44d8 <LORAReg_InitJP+0x178>
    LORAREG_InitGetAttrFnPtrsJP();
    44c2:	4b46      	ldr	r3, [pc, #280]	; (45dc <LORAReg_InitJP+0x27c>)
    44c4:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsJP();
    44c6:	4b46      	ldr	r3, [pc, #280]	; (45e0 <LORAReg_InitJP+0x280>)
    44c8:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsJP();
    44ca:	4b46      	ldr	r3, [pc, #280]	; (45e4 <LORAReg_InitJP+0x284>)
    44cc:	4798      	blx	r3
}
    44ce:	0020      	movs	r0, r4
    44d0:	b006      	add	sp, #24
    44d2:	bc04      	pop	{r2}
    44d4:	4690      	mov	r8, r2
    44d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels923JP, sizeof(DefaultChannels923JP) );
    44d8:	001c      	movs	r4, r3
    44da:	0018      	movs	r0, r3
    44dc:	3083      	adds	r0, #131	; 0x83
    44de:	3a2a      	subs	r2, #42	; 0x2a
    44e0:	4941      	ldr	r1, [pc, #260]	; (45e8 <LORAReg_InitJP+0x288>)
    44e2:	4d42      	ldr	r5, [pc, #264]	; (45ec <LORAReg_InitJP+0x28c>)
    44e4:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels923JP, sizeof(AdvChannels923JP) );
    44e6:	0020      	movs	r0, r4
    44e8:	30a3      	adds	r0, #163	; 0xa3
    44ea:	2218      	movs	r2, #24
    44ec:	4940      	ldr	r1, [pc, #256]	; (45f0 <LORAReg_InitJP+0x290>)
    44ee:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParamsJP923, sizeof(SubBandParamsJP923) );
    44f0:	0020      	movs	r0, r4
    44f2:	30bc      	adds	r0, #188	; 0xbc
    44f4:	30ff      	adds	r0, #255	; 0xff
    44f6:	2218      	movs	r2, #24
    44f8:	493e      	ldr	r1, [pc, #248]	; (45f4 <LORAReg_InitJP+0x294>)
    44fa:	47a8      	blx	r5
	memcpy (RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycleJP923,sizeof(SubBandDutyCycleJP923));
    44fc:	0020      	movs	r0, r4
    44fe:	30ae      	adds	r0, #174	; 0xae
    4500:	30ff      	adds	r0, #255	; 0xff
    4502:	2204      	movs	r2, #4
    4504:	493c      	ldr	r1, [pc, #240]	; (45f8 <LORAReg_InitJP+0x298>)
    4506:	47a8      	blx	r5
    4508:	2302      	movs	r3, #2
    450a:	2202      	movs	r2, #2
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    450c:	4931      	ldr	r1, [pc, #196]	; (45d4 <LORAReg_InitJP+0x274>)
    450e:	3fb8      	subs	r7, #184	; 0xb8
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    4510:	2500      	movs	r5, #0
    for (i = 2; i < RegParams.maxChannels; i++)
    4512:	3e8f      	subs	r6, #143	; 0x8f
    4514:	3eff      	subs	r6, #255	; 0xff
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    4516:	7908      	ldrb	r0, [r1, #4]
    4518:	794c      	ldrb	r4, [r1, #5]
    451a:	0224      	lsls	r4, r4, #8
    451c:	4304      	orrs	r4, r0
    451e:	7988      	ldrb	r0, [r1, #6]
    4520:	0400      	lsls	r0, r0, #16
    4522:	4304      	orrs	r4, r0
    4524:	79c8      	ldrb	r0, [r1, #7]
    4526:	0600      	lsls	r0, r0, #24
    4528:	4320      	orrs	r0, r4
    452a:	0054      	lsls	r4, r2, #1
    452c:	1820      	adds	r0, r4, r0
    452e:	7047      	strb	r7, [r0, #1]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    4530:	3358      	adds	r3, #88	; 0x58
    4532:	009b      	lsls	r3, r3, #2
    4534:	18cb      	adds	r3, r1, r3
    4536:	721d      	strb	r5, [r3, #8]
    4538:	725d      	strb	r5, [r3, #9]
    453a:	729d      	strb	r5, [r3, #10]
    453c:	72dd      	strb	r5, [r3, #11]
    for (i = 2; i < RegParams.maxChannels; i++)
    453e:	3201      	adds	r2, #1
    4540:	b2d2      	uxtb	r2, r2
    4542:	0013      	movs	r3, r2
    4544:	5788      	ldrsb	r0, [r1, r6]
    4546:	4282      	cmp	r2, r0
    4548:	dbe5      	blt.n	4516 <LORAReg_InitJP+0x1b6>
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    454a:	4c22      	ldr	r4, [pc, #136]	; (45d4 <LORAReg_InitJP+0x274>)
    454c:	22ff      	movs	r2, #255	; 0xff
    454e:	232f      	movs	r3, #47	; 0x2f
    4550:	54e2      	strb	r2, [r4, r3]
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_JP;//MAX_EIRP_JP;
    4552:	3aef      	subs	r2, #239	; 0xef
    4554:	23ba      	movs	r3, #186	; 0xba
    4556:	33ff      	adds	r3, #255	; 0xff
    4558:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsJP, sizeof(DefaultDrParamsJP) );
    455a:	7820      	ldrb	r0, [r4, #0]
    455c:	7863      	ldrb	r3, [r4, #1]
    455e:	021b      	lsls	r3, r3, #8
    4560:	4303      	orrs	r3, r0
    4562:	78a0      	ldrb	r0, [r4, #2]
    4564:	0400      	lsls	r0, r0, #16
    4566:	4303      	orrs	r3, r0
    4568:	78e0      	ldrb	r0, [r4, #3]
    456a:	0600      	lsls	r0, r0, #24
    456c:	4318      	orrs	r0, r3
    456e:	3230      	adds	r2, #48	; 0x30
    4570:	4922      	ldr	r1, [pc, #136]	; (45fc <LORAReg_InitJP+0x29c>)
    4572:	4b1e      	ldr	r3, [pc, #120]	; (45ec <LORAReg_InitJP+0x28c>)
    4574:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_JPN_08_IDX;
    4576:	2307      	movs	r3, #7
    4578:	2107      	movs	r1, #7
    457a:	22d4      	movs	r2, #212	; 0xd4
    457c:	32ff      	adds	r2, #255	; 0xff
    457e:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_JPN_CH_PARAM_1;
    4580:	2100      	movs	r1, #0
    4582:	3203      	adds	r2, #3
    4584:	54a1      	strb	r1, [r4, r2]
    4586:	0022      	movs	r2, r4
    4588:	32d7      	adds	r2, #215	; 0xd7
    458a:	32ff      	adds	r2, #255	; 0xff
    458c:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_JPN_CH_PARAM_2;
    458e:	3101      	adds	r1, #1
    4590:	22ec      	movs	r2, #236	; 0xec
    4592:	0052      	lsls	r2, r2, #1
    4594:	54a1      	strb	r1, [r4, r2]
    4596:	0022      	movs	r2, r4
    4598:	32d9      	adds	r2, #217	; 0xd9
    459a:	32ff      	adds	r2, #255	; 0xff
    459c:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    459e:	2200      	movs	r2, #0
    45a0:	23ed      	movs	r3, #237	; 0xed
    45a2:	005b      	lsls	r3, r3, #1
    45a4:	54e2      	strb	r2, [r4, r3]
    45a6:	0023      	movs	r3, r4
    45a8:	33db      	adds	r3, #219	; 0xdb
    45aa:	33ff      	adds	r3, #255	; 0xff
    45ac:	705a      	strb	r2, [r3, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    45ae:	23ea      	movs	r3, #234	; 0xea
    45b0:	005b      	lsls	r3, r3, #1
    45b2:	54e2      	strb	r2, [r4, r3]
    45b4:	18e4      	adds	r4, r4, r3
    45b6:	2300      	movs	r3, #0
    45b8:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegJpnFid1PdsOps;
    45ba:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_JPN_FID1_MAX_VALUE & 0x00FF);
    45bc:	3202      	adds	r2, #2
    45be:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_JPN_Pds_Cb;
    45c0:	4a0f      	ldr	r2, [pc, #60]	; (4600 <LORAReg_InitJP+0x2a0>)
		PDS_RegFile(PDS_FILE_REG_JPN_08_IDX,filemarks);
    45c2:	9200      	str	r2, [sp, #0]
    45c4:	490f      	ldr	r1, [pc, #60]	; (4604 <LORAReg_InitJP+0x2a4>)
    45c6:	9a03      	ldr	r2, [sp, #12]
    45c8:	4b0f      	ldr	r3, [pc, #60]	; (4608 <LORAReg_InitJP+0x2a8>)
    45ca:	2007      	movs	r0, #7
    45cc:	4c0f      	ldr	r4, [pc, #60]	; (460c <LORAReg_InitJP+0x2ac>)
    45ce:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    45d0:	2408      	movs	r4, #8
    45d2:	e776      	b.n	44c2 <LORAReg_InitJP+0x162>
    45d4:	2000112c 	.word	0x2000112c
    45d8:	20001128 	.word	0x20001128
    45dc:	00006729 	.word	0x00006729
    45e0:	00006885 	.word	0x00006885
    45e4:	000068f1 	.word	0x000068f1
    45e8:	00019f90 	.word	0x00019f90
    45ec:	00013549 	.word	0x00013549
    45f0:	00019f78 	.word	0x00019f78
    45f4:	00019fd8 	.word	0x00019fd8
    45f8:	00019fd4 	.word	0x00019fd4
    45fc:	00019f94 	.word	0x00019f94
    4600:	0000435d 	.word	0x0000435d
    4604:	20001124 	.word	0x20001124
    4608:	00019ff0 	.word	0x00019ff0
    460c:	000072bd 	.word	0x000072bd

00004610 <LORAReg_InitKR>:
	LORAREG_InitSetAttrFnPtrsKR();
#else
    result = UNSUPPORTED_BAND;
#endif
	return result;
}
    4610:	20c6      	movs	r0, #198	; 0xc6
    4612:	4770      	bx	lr

00004614 <LORAReg_InitNA>:

#else
    result = UNSUPPORTED_BAND;
#endif
    return result;
}
    4614:	20c6      	movs	r0, #198	; 0xc6
    4616:	4770      	bx	lr

00004618 <InValidGetAttr>:
/****************************** FUNCTIONS *************************************/

StackRetStatus_t InValidGetAttr(LorawanRegionalAttributes_t attr, void * attrInput, void * attrOutput)
{
	return LORAWAN_INVALID_REQUEST;
}
    4618:	2015      	movs	r0, #21
    461a:	4770      	bx	lr

0000461c <InValidAttr>:

StackRetStatus_t InValidAttr(LorawanRegionalAttributes_t attr, void * attrInput)
{
	return LORAWAN_INVALID_REQUEST;
}
    461c:	2015      	movs	r0, #21
    461e:	4770      	bx	lr

00004620 <LORAREG_GetAttr_MaxChannel>:
#endif


static StackRetStatus_t LORAREG_GetAttr_MaxChannel(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.maxChannels;
    4620:	232a      	movs	r3, #42	; 0x2a
    4622:	4902      	ldr	r1, [pc, #8]	; (462c <LORAREG_GetAttr_MaxChannel+0xc>)
    4624:	5ccb      	ldrb	r3, [r1, r3]
    4626:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4628:	2008      	movs	r0, #8
    462a:	4770      	bx	lr
    462c:	2000112c 	.word	0x2000112c

00004630 <LORAREG_GetAttr_MinNewChIndex>:


static StackRetStatus_t LORAREG_GetAttr_MinNewChIndex(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	*(uint8_t *)attrOutput = (uint8_t)RegParams.MinNewChIndex;
    4630:	4905      	ldr	r1, [pc, #20]	; (4648 <LORAREG_GetAttr_MinNewChIndex+0x18>)
    4632:	2321      	movs	r3, #33	; 0x21
    4634:	5cc8      	ldrb	r0, [r1, r3]
    4636:	7010      	strb	r0, [r2, #0]
	if(RegParams.MinNewChIndex == 0xFF)
    4638:	5ccb      	ldrb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    463a:	2008      	movs	r0, #8
	if(RegParams.MinNewChIndex == 0xFF)
    463c:	2bff      	cmp	r3, #255	; 0xff
    463e:	d000      	beq.n	4642 <LORAREG_GetAttr_MinNewChIndex+0x12>
	{
		result = LORAWAN_INVALID_PARAMETER;
	}
	
	return result;
}
    4640:	4770      	bx	lr
		result = LORAWAN_INVALID_PARAMETER;
    4642:	3002      	adds	r0, #2
    4644:	e7fc      	b.n	4640 <LORAREG_GetAttr_MinNewChIndex+0x10>
    4646:	46c0      	nop			; (mov r8, r8)
    4648:	2000112c 	.word	0x2000112c

0000464c <LORAREG_GetAttr_DefRx1DataRate>:
}
#endif

static StackRetStatus_t LORAREG_GetAttr_DefRx1DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx1DataRate;
    464c:	2322      	movs	r3, #34	; 0x22
    464e:	4902      	ldr	r1, [pc, #8]	; (4658 <LORAREG_GetAttr_DefRx1DataRate+0xc>)
    4650:	5ccb      	ldrb	r3, [r1, r3]
    4652:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4654:	2008      	movs	r0, #8
    4656:	4770      	bx	lr
    4658:	2000112c 	.word	0x2000112c

0000465c <LORAREG_GetAttr_DefRx2DataRate>:

static StackRetStatus_t LORAREG_GetAttr_DefRx2DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx2DataRate;
    465c:	2323      	movs	r3, #35	; 0x23
    465e:	4902      	ldr	r1, [pc, #8]	; (4668 <LORAREG_GetAttr_DefRx2DataRate+0xc>)
    4660:	5ccb      	ldrb	r3, [r1, r3]
    4662:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4664:	2008      	movs	r0, #8
    4666:	4770      	bx	lr
    4668:	2000112c 	.word	0x2000112c

0000466c <LORAREG_GetAttr_RegFeatures>:
	return LORAWAN_SUCCESS;
}

static StackRetStatus_t LORAREG_GetAttr_RegFeatures(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint32_t *)attrOutput = RegParams.FeaturesSupport;
    466c:	2320      	movs	r3, #32
    466e:	4902      	ldr	r1, [pc, #8]	; (4678 <LORAREG_GetAttr_RegFeatures+0xc>)
    4670:	5ccb      	ldrb	r3, [r1, r3]
    4672:	6013      	str	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4674:	2008      	movs	r0, #8
    4676:	4770      	bx	lr
    4678:	2000112c 	.word	0x2000112c

0000467c <LORAREG_GetAttr_DataRange>:

static StackRetStatus_t LORAREG_GetAttr_DataRange(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    467c:	b530      	push	{r4, r5, lr}
    467e:	b083      	sub	sp, #12
    4680:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t  channelId;
	ValChId_t valChid;
	valChid.channelIndex = *(uint8_t *)attrInput;
    4682:	780c      	ldrb	r4, [r1, #0]
    4684:	a901      	add	r1, sp, #4
    4686:	700c      	strb	r4, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    4688:	2301      	movs	r3, #1
    468a:	704b      	strb	r3, [r1, #1]
	channelId = *(uint8_t *)attrInput;
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    468c:	4b0d      	ldr	r3, [pc, #52]	; (46c4 <LORAREG_GetAttr_DataRange+0x48>)
    468e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    4690:	2015      	movs	r0, #21
    4692:	4798      	blx	r3
    4694:	2808      	cmp	r0, #8
    4696:	d004      	beq.n	46a2 <LORAREG_GetAttr_DataRange+0x26>
	{
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
	}
	else
	{
		*(uint8_t *)attrOutput = 0xFF;
    4698:	23ff      	movs	r3, #255	; 0xff
    469a:	702b      	strb	r3, [r5, #0]
	    result = LORAWAN_INVALID_PARAMETER;
    469c:	200a      	movs	r0, #10
	}
	return result;
}
    469e:	b003      	add	sp, #12
    46a0:	bd30      	pop	{r4, r5, pc}
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
    46a2:	4909      	ldr	r1, [pc, #36]	; (46c8 <LORAREG_GetAttr_DataRange+0x4c>)
    46a4:	790b      	ldrb	r3, [r1, #4]
    46a6:	794a      	ldrb	r2, [r1, #5]
    46a8:	0212      	lsls	r2, r2, #8
    46aa:	4313      	orrs	r3, r2
    46ac:	798a      	ldrb	r2, [r1, #6]
    46ae:	0412      	lsls	r2, r2, #16
    46b0:	431a      	orrs	r2, r3
    46b2:	79cb      	ldrb	r3, [r1, #7]
    46b4:	061b      	lsls	r3, r3, #24
    46b6:	431a      	orrs	r2, r3
    46b8:	0063      	lsls	r3, r4, #1
    46ba:	189b      	adds	r3, r3, r2
    46bc:	785b      	ldrb	r3, [r3, #1]
    46be:	702b      	strb	r3, [r5, #0]
    46c0:	e7ed      	b.n	469e <LORAREG_GetAttr_DataRange+0x22>
    46c2:	46c0      	nop			; (mov r8, r8)
    46c4:	20000d38 	.word	0x20000d38
    46c8:	2000112c 	.word	0x2000112c

000046cc <LORAREG_GetAttr_ChIdStatus>:
}
#endif


static StackRetStatus_t LORAREG_GetAttr_ChIdStatus(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    46cc:	b530      	push	{r4, r5, lr}
    46ce:	b083      	sub	sp, #12
    46d0:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	uint8_t  channelId;
	channelId = *(uint8_t *)attrInput;
    46d2:	780c      	ldrb	r4, [r1, #0]
	val_chid.channelIndex = *(uint8_t *)attrInput;
    46d4:	a901      	add	r1, sp, #4
    46d6:	700c      	strb	r4, [r1, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    46d8:	2301      	movs	r3, #1
    46da:	704b      	strb	r3, [r1, #1]
	
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    46dc:	4b0c      	ldr	r3, [pc, #48]	; (4710 <LORAREG_GetAttr_ChIdStatus+0x44>)
    46de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    46e0:	2015      	movs	r0, #21
    46e2:	4798      	blx	r3
    46e4:	2808      	cmp	r0, #8
    46e6:	d004      	beq.n	46f2 <LORAREG_GetAttr_ChIdStatus+0x26>
	{
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
	}
	else
	{
		*(uint8_t *)attrOutput = DISABLED;
    46e8:	2300      	movs	r3, #0
    46ea:	702b      	strb	r3, [r5, #0]
		result = LORAWAN_INVALID_PARAMETER;
    46ec:	200a      	movs	r0, #10
	}
	return result;
}
    46ee:	b003      	add	sp, #12
    46f0:	bd30      	pop	{r4, r5, pc}
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
    46f2:	4908      	ldr	r1, [pc, #32]	; (4714 <LORAREG_GetAttr_ChIdStatus+0x48>)
    46f4:	790a      	ldrb	r2, [r1, #4]
    46f6:	794b      	ldrb	r3, [r1, #5]
    46f8:	021b      	lsls	r3, r3, #8
    46fa:	4313      	orrs	r3, r2
    46fc:	798a      	ldrb	r2, [r1, #6]
    46fe:	0412      	lsls	r2, r2, #16
    4700:	4313      	orrs	r3, r2
    4702:	79ca      	ldrb	r2, [r1, #7]
    4704:	0612      	lsls	r2, r2, #24
    4706:	431a      	orrs	r2, r3
    4708:	0064      	lsls	r4, r4, #1
    470a:	5ca3      	ldrb	r3, [r4, r2]
    470c:	702b      	strb	r3, [r5, #0]
    470e:	e7ee      	b.n	46ee <LORAREG_GetAttr_ChIdStatus+0x22>
    4710:	20000d38 	.word	0x20000d38
    4714:	2000112c 	.word	0x2000112c

00004718 <LORAREG_GetAttr_MacRecvDelay1>:
}
#endif

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY1;
    4718:	23fa      	movs	r3, #250	; 0xfa
    471a:	009b      	lsls	r3, r3, #2
    471c:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    471e:	2008      	movs	r0, #8
    4720:	4770      	bx	lr

00004722 <LORAREG_GetAttr_MacRecvDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY2;
    4722:	23fa      	movs	r3, #250	; 0xfa
    4724:	00db      	lsls	r3, r3, #3
    4726:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4728:	2008      	movs	r0, #8
    472a:	4770      	bx	lr

0000472c <LORAREG_GetAttr_MacJoinAcptDelay1>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY1;
    472c:	4b01      	ldr	r3, [pc, #4]	; (4734 <LORAREG_GetAttr_MacJoinAcptDelay1+0x8>)
    472e:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4730:	2008      	movs	r0, #8
    4732:	4770      	bx	lr
    4734:	00001388 	.word	0x00001388

00004738 <LORAREG_GetAttr_MacJoinAcptDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY2;
    4738:	4b01      	ldr	r3, [pc, #4]	; (4740 <LORAREG_GetAttr_MacJoinAcptDelay2+0x8>)
    473a:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    473c:	2008      	movs	r0, #8
    473e:	4770      	bx	lr
    4740:	00001770 	.word	0x00001770

00004744 <LORAREG_GetAttr_MacAckTimeout>:

static StackRetStatus_t LORAREG_GetAttr_MacAckTimeout(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = ACK_TIMEOUT;
    4744:	23fa      	movs	r3, #250	; 0xfa
    4746:	00db      	lsls	r3, r3, #3
    4748:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    474a:	2008      	movs	r0, #8
    474c:	4770      	bx	lr

0000474e <LORAREG_GetAttr_MacAdrAckDelay>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckDelay(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_DELAY;
    474e:	2320      	movs	r3, #32
    4750:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4752:	2008      	movs	r0, #8
    4754:	4770      	bx	lr

00004756 <LORAREG_GetAttr_MacAdrAckLimit>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckLimit(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_LIMIT;
    4756:	2340      	movs	r3, #64	; 0x40
    4758:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    475a:	2008      	movs	r0, #8
    475c:	4770      	bx	lr

0000475e <LORAREG_GetAttr_MacMaxFcntGap>:

static StackRetStatus_t LORAREG_GetAttr_MacMaxFcntGap(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = MAX_FCNT_GAP;
    475e:	2380      	movs	r3, #128	; 0x80
    4760:	01db      	lsls	r3, r3, #7
    4762:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4764:	2008      	movs	r0, #8
    4766:	4770      	bx	lr

00004768 <LORAREG_GetAttr_RegDefTxPwr>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxPwr(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.MacTxPower;
    4768:	2327      	movs	r3, #39	; 0x27
    476a:	4902      	ldr	r1, [pc, #8]	; (4774 <LORAREG_GetAttr_RegDefTxPwr+0xc>)
    476c:	5ccb      	ldrb	r3, [r1, r3]
    476e:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4770:	2008      	movs	r0, #8
    4772:	4770      	bx	lr
    4774:	2000112c 	.word	0x2000112c

00004778 <LORAREG_GetAttr_RegDefTxDR>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxDR(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.TxCurDataRate;
    4778:	2326      	movs	r3, #38	; 0x26
    477a:	4902      	ldr	r1, [pc, #8]	; (4784 <LORAREG_GetAttr_RegDefTxDR+0xc>)
    477c:	5ccb      	ldrb	r3, [r1, r3]
    477e:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4780:	2008      	movs	r0, #8
    4782:	4770      	bx	lr
    4784:	2000112c 	.word	0x2000112c

00004788 <LORAREG_GetAttr_CurChIndx>:

static StackRetStatus_t LORAREG_GetAttr_CurChIndx(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.lastUsedChannelIndex;
    4788:	232f      	movs	r3, #47	; 0x2f
    478a:	4902      	ldr	r1, [pc, #8]	; (4794 <LORAREG_GetAttr_CurChIndx+0xc>)
    478c:	5ccb      	ldrb	r3, [r1, r3]
    478e:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4790:	2008      	movs	r0, #8
    4792:	4770      	bx	lr
    4794:	2000112c 	.word	0x2000112c

00004798 <LORAREG_GetAttr_DefLBTParams>:
static StackRetStatus_t LORAREG_GetAttr_DefLBTParams(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	LorawanLBTParams_t* lorawanLBTParams;
	lorawanLBTParams = (LorawanLBTParams_t *)attrOutput;
			
	lorawanLBTParams->lbtNumOfSamples	= RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount;
    4798:	4b09      	ldr	r3, [pc, #36]	; (47c0 <LORAREG_GetAttr_DefLBTParams+0x28>)
    479a:	21b8      	movs	r1, #184	; 0xb8
    479c:	31ff      	adds	r1, #255	; 0xff
    479e:	5c59      	ldrb	r1, [r3, r1]
    47a0:	7191      	strb	r1, [r2, #6]
	lorawanLBTParams->lbtScanPeriod		= RegParams.cmnParams.paramsType2.LBTScanPeriod;
    47a2:	21b6      	movs	r1, #182	; 0xb6
    47a4:	31ff      	adds	r1, #255	; 0xff
    47a6:	5c59      	ldrb	r1, [r3, r1]
    47a8:	8011      	strh	r1, [r2, #0]
	lorawanLBTParams->lbtThreshold		= RegParams.cmnParams.paramsType2.LBTSignalThreshold;
    47aa:	21db      	movs	r1, #219	; 0xdb
    47ac:	0049      	lsls	r1, r1, #1
    47ae:	565b      	ldrsb	r3, [r3, r1]
    47b0:	8053      	strh	r3, [r2, #2]
	lorawanLBTParams->lbtTransmitOn		= LBT_ENABLE;
    47b2:	2301      	movs	r3, #1
    47b4:	71d3      	strb	r3, [r2, #7]
	lorawanLBTParams->maxRetryChannels	= LBT_MAX_RETRY_CHANNELS;
    47b6:	3304      	adds	r3, #4
    47b8:	8093      	strh	r3, [r2, #4]
	return 0;
}
    47ba:	2000      	movs	r0, #0
    47bc:	4770      	bx	lr
    47be:	46c0      	nop			; (mov r8, r8)
    47c0:	2000112c 	.word	0x2000112c

000047c4 <ValidateDataRateTxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateTxT2(LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    47c4:	780b      	ldrb	r3, [r1, #0]
	
	if(dataRate > RegParams.minDataRate ||
    47c6:	2224      	movs	r2, #36	; 0x24
    47c8:	4908      	ldr	r1, [pc, #32]	; (47ec <ValidateDataRateTxT2+0x28>)
    47ca:	5c8a      	ldrb	r2, [r1, r2]
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    47cc:	200a      	movs	r0, #10
	if(dataRate > RegParams.minDataRate ||
    47ce:	429a      	cmp	r2, r3
    47d0:	d30a      	bcc.n	47e8 <ValidateDataRateTxT2+0x24>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    47d2:	22dd      	movs	r2, #221	; 0xdd
    47d4:	0052      	lsls	r2, r2, #1
    47d6:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    47d8:	3802      	subs	r0, #2
	if(dataRate > RegParams.minDataRate ||
    47da:	07d2      	lsls	r2, r2, #31
    47dc:	d504      	bpl.n	47e8 <ValidateDataRateTxT2+0x24>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    47de:	2222      	movs	r2, #34	; 0x22
    47e0:	5c8a      	ldrb	r2, [r1, r2]
    47e2:	429a      	cmp	r2, r3
    47e4:	d900      	bls.n	47e8 <ValidateDataRateTxT2+0x24>
		result = LORAWAN_INVALID_PARAMETER;
    47e6:	3002      	adds	r0, #2
	}
	
	return result;
}
    47e8:	4770      	bx	lr
    47ea:	46c0      	nop			; (mov r8, r8)
    47ec:	2000112c 	.word	0x2000112c

000047f0 <ValidateDataRateRxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateRxT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    47f0:	780b      	ldrb	r3, [r1, #0]

    if(dataRate > RegParams.minDataRate || (
    47f2:	2224      	movs	r2, #36	; 0x24
    47f4:	4908      	ldr	r1, [pc, #32]	; (4818 <ValidateDataRateRxT2+0x28>)
    47f6:	5c8a      	ldrb	r2, [r1, r2]
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    47f8:	200a      	movs	r0, #10
    if(dataRate > RegParams.minDataRate || (
    47fa:	429a      	cmp	r2, r3
    47fc:	d30a      	bcc.n	4814 <ValidateDataRateRxT2+0x24>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    47fe:	22dd      	movs	r2, #221	; 0xdd
    4800:	0052      	lsls	r2, r2, #1
    4802:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4804:	3802      	subs	r0, #2
    if(dataRate > RegParams.minDataRate || (
    4806:	0792      	lsls	r2, r2, #30
    4808:	d504      	bpl.n	4814 <ValidateDataRateRxT2+0x24>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    480a:	2222      	movs	r2, #34	; 0x22
    480c:	5c8a      	ldrb	r2, [r1, r2]
    480e:	429a      	cmp	r2, r3
    4810:	d900      	bls.n	4814 <ValidateDataRateRxT2+0x24>
		result = LORAWAN_INVALID_PARAMETER;
    4812:	3002      	adds	r0, #2
	}

	return result;
}
    4814:	4770      	bx	lr
    4816:	46c0      	nop			; (mov r8, r8)
    4818:	2000112c 	.word	0x2000112c

0000481c <ValidateChannelIdT2>:
static StackRetStatus_t ValidateChannelIdT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	
	memcpy(&val_chid,attrInput,sizeof(ValChId_t));
    481c:	780b      	ldrb	r3, [r1, #0]
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    481e:	222a      	movs	r2, #42	; 0x2a
    4820:	4808      	ldr	r0, [pc, #32]	; (4844 <ValidateChannelIdT2+0x28>)
    4822:	5682      	ldrsb	r2, [r0, r2]
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
	 {
		 retVal = LORAWAN_INVALID_PARAMETER;
    4824:	200a      	movs	r0, #10
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    4826:	4293      	cmp	r3, r2
    4828:	da0a      	bge.n	4840 <ValidateChannelIdT2+0x24>
    482a:	784a      	ldrb	r2, [r1, #1]
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    482c:	3802      	subs	r0, #2
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    482e:	2a00      	cmp	r2, #0
    4830:	d106      	bne.n	4840 <ValidateChannelIdT2+0x24>
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
    4832:	32b9      	adds	r2, #185	; 0xb9
    4834:	32ff      	adds	r2, #255	; 0xff
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    4836:	4903      	ldr	r1, [pc, #12]	; (4844 <ValidateChannelIdT2+0x28>)
    4838:	5c8a      	ldrb	r2, [r1, r2]
    483a:	429a      	cmp	r2, r3
    483c:	d900      	bls.n	4840 <ValidateChannelIdT2+0x24>
		 retVal = LORAWAN_INVALID_PARAMETER;
    483e:	3002      	adds	r0, #2
	 }
	 return retVal;
}
    4840:	4770      	bx	lr
    4842:	46c0      	nop			; (mov r8, r8)
    4844:	2000112c 	.word	0x2000112c

00004848 <LORAREG_GetAttr_DutyCycleT2>:
{
    4848:	b530      	push	{r4, r5, lr}
    484a:	b083      	sub	sp, #12
    484c:	0014      	movs	r4, r2
	valChid.channelIndex = *(uint8_t *)attrInput;
    484e:	780d      	ldrb	r5, [r1, #0]
    4850:	a901      	add	r1, sp, #4
    4852:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    4854:	2301      	movs	r3, #1
    4856:	704b      	strb	r3, [r1, #1]
    if (ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    4858:	2015      	movs	r0, #21
    485a:	4b0b      	ldr	r3, [pc, #44]	; (4888 <LORAREG_GetAttr_DutyCycleT2+0x40>)
    485c:	4798      	blx	r3
    485e:	2808      	cmp	r0, #8
    4860:	d002      	beq.n	4868 <LORAREG_GetAttr_DutyCycleT2+0x20>
	    result = LORAWAN_INVALID_PARAMETER;
    4862:	200a      	movs	r0, #10
}
    4864:	b003      	add	sp, #12
    4866:	bd30      	pop	{r4, r5, pc}
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    4868:	4a08      	ldr	r2, [pc, #32]	; (488c <LORAREG_GetAttr_DutyCycleT2+0x44>)
	    subBandId = RegParams.cmnParams.paramsType2.othChParams[channelId].subBandId;
    486a:	006b      	lsls	r3, r5, #1
    486c:	195b      	adds	r3, r3, r5
    486e:	009b      	lsls	r3, r3, #2
    4870:	18d3      	adds	r3, r2, r3
    4872:	33ab      	adds	r3, #171	; 0xab
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    4874:	781b      	ldrb	r3, [r3, #0]
    4876:	33d4      	adds	r3, #212	; 0xd4
    4878:	005b      	lsls	r3, r3, #1
    487a:	18d2      	adds	r2, r2, r3
    487c:	7951      	ldrb	r1, [r2, #5]
    487e:	7993      	ldrb	r3, [r2, #6]
    4880:	021b      	lsls	r3, r3, #8
    4882:	430b      	orrs	r3, r1
    4884:	8023      	strh	r3, [r4, #0]
    4886:	e7ed      	b.n	4864 <LORAREG_GetAttr_DutyCycleT2+0x1c>
    4888:	0000481d 	.word	0x0000481d
    488c:	2000112c 	.word	0x2000112c

00004890 <LORAREG_GetAttr_MinMaxDr>:
{
    4890:	b5f0      	push	{r4, r5, r6, r7, lr}
    4892:	4694      	mov	ip, r2
{
	uint8_t i;
	
	// after updating the data range of a channel we need to check if the minimum dataRange has changed or not.
	// The user cannot set the current data rate outside the range of the data range
	uint8_t minDataRate = RegParams.minDataRate;
    4894:	4b1b      	ldr	r3, [pc, #108]	; (4904 <LORAREG_GetAttr_MinMaxDr+0x74>)
    4896:	2124      	movs	r1, #36	; 0x24
    4898:	5c5c      	ldrb	r4, [r3, r1]
	uint8_t maxDataRate = RegParams.maxDataRate;
    489a:	3101      	adds	r1, #1
    489c:	5c5f      	ldrb	r7, [r3, r1]

	for (i = 0; i < RegParams.maxChannels; i++)
    489e:	3105      	adds	r1, #5
    48a0:	565e      	ldrsb	r6, [r3, r1]
    48a2:	2e00      	cmp	r6, #0
    48a4:	dd28      	ble.n	48f8 <LORAREG_GetAttr_MinMaxDr+0x68>
	{
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    48a6:	0019      	movs	r1, r3
    48a8:	791d      	ldrb	r5, [r3, #4]
    48aa:	795b      	ldrb	r3, [r3, #5]
    48ac:	021b      	lsls	r3, r3, #8
    48ae:	432b      	orrs	r3, r5
    48b0:	798d      	ldrb	r5, [r1, #6]
    48b2:	042d      	lsls	r5, r5, #16
    48b4:	432b      	orrs	r3, r5
    48b6:	79cd      	ldrb	r5, [r1, #7]
    48b8:	062d      	lsls	r5, r5, #24
    48ba:	431d      	orrs	r5, r3
    48bc:	2100      	movs	r1, #0
    48be:	e00b      	b.n	48d8 <LORAREG_GetAttr_MinMaxDr+0x48>
		{
			minDataRate = RegParams.pChParams[i].dataRange.min;
		}
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    48c0:	7843      	ldrb	r3, [r0, #1]
    48c2:	091b      	lsrs	r3, r3, #4
    48c4:	42bb      	cmp	r3, r7
    48c6:	dd03      	ble.n	48d0 <LORAREG_GetAttr_MinMaxDr+0x40>
    48c8:	7800      	ldrb	r0, [r0, #0]
    48ca:	2800      	cmp	r0, #0
    48cc:	d000      	beq.n	48d0 <LORAREG_GetAttr_MinMaxDr+0x40>
		{
			maxDataRate = RegParams.pChParams[i].dataRange.max;
    48ce:	001f      	movs	r7, r3
	for (i = 0; i < RegParams.maxChannels; i++)
    48d0:	3101      	adds	r1, #1
    48d2:	b2c9      	uxtb	r1, r1
    48d4:	42b1      	cmp	r1, r6
    48d6:	da0f      	bge.n	48f8 <LORAREG_GetAttr_MinMaxDr+0x68>
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    48d8:	0048      	lsls	r0, r1, #1
    48da:	1828      	adds	r0, r5, r0
    48dc:	7843      	ldrb	r3, [r0, #1]
    48de:	071b      	lsls	r3, r3, #28
    48e0:	0f1b      	lsrs	r3, r3, #28
    48e2:	42a3      	cmp	r3, r4
    48e4:	daec      	bge.n	48c0 <LORAREG_GetAttr_MinMaxDr+0x30>
    48e6:	7802      	ldrb	r2, [r0, #0]
    48e8:	2a00      	cmp	r2, #0
    48ea:	d0f1      	beq.n	48d0 <LORAREG_GetAttr_MinMaxDr+0x40>
			minDataRate = RegParams.pChParams[i].dataRange.min;
    48ec:	001c      	movs	r4, r3
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    48ee:	7843      	ldrb	r3, [r0, #1]
    48f0:	091b      	lsrs	r3, r3, #4
    48f2:	42bb      	cmp	r3, r7
    48f4:	dceb      	bgt.n	48ce <LORAREG_GetAttr_MinMaxDr+0x3e>
    48f6:	e7eb      	b.n	48d0 <LORAREG_GetAttr_MinMaxDr+0x40>
	memcpy(attrOutput,&minmaxDr,sizeof(MinMaxDr_t));
    48f8:	4663      	mov	r3, ip
    48fa:	701c      	strb	r4, [r3, #0]
    48fc:	705f      	strb	r7, [r3, #1]
}
    48fe:	2008      	movs	r0, #8
    4900:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4902:	46c0      	nop			; (mov r8, r8)
    4904:	2000112c 	.word	0x2000112c

00004908 <ValidateTxPower>:
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t txPowerNew = *(uint8_t *)attrInput;
	
	//if ((txPowerNew < 5) || (txPowerNew > 10) || (txPowerNew == 6))
	if (txPowerNew > RegParams.maxTxPwrIndx)
    4908:	780a      	ldrb	r2, [r1, #0]
    490a:	232d      	movs	r3, #45	; 0x2d
    490c:	4903      	ldr	r1, [pc, #12]	; (491c <ValidateTxPower+0x14>)
    490e:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4910:	2008      	movs	r0, #8
	if (txPowerNew > RegParams.maxTxPwrIndx)
    4912:	429a      	cmp	r2, r3
    4914:	dd00      	ble.n	4918 <ValidateTxPower+0x10>
	{
		result = LORAWAN_INVALID_PARAMETER;
    4916:	3002      	adds	r0, #2
	}

	return result;
}
    4918:	4770      	bx	lr
    491a:	46c0      	nop			; (mov r8, r8)
    491c:	2000112c 	.word	0x2000112c

00004920 <ValidateChannelMaskT2>:
}
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
    4920:	b530      	push	{r4, r5, lr}
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	
	uint16_t channelMask = * (uint16_t *)attrInput;
    4922:	8809      	ldrh	r1, [r1, #0]
	
	if(channelMask != 0x0000U)
    4924:	2900      	cmp	r1, #0
    4926:	d020      	beq.n	496a <ValidateChannelMaskT2+0x4a>
	{
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    4928:	232a      	movs	r3, #42	; 0x2a
    492a:	4a11      	ldr	r2, [pc, #68]	; (4970 <ValidateChannelMaskT2+0x50>)
    492c:	56d0      	ldrsb	r0, [r2, r3]
    492e:	2800      	cmp	r0, #0
    4930:	dd1b      	ble.n	496a <ValidateChannelMaskT2+0x4a>
		{
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    4932:	7a14      	ldrb	r4, [r2, #8]
    4934:	7a53      	ldrb	r3, [r2, #9]
    4936:	021b      	lsls	r3, r3, #8
    4938:	4323      	orrs	r3, r4
    493a:	7a94      	ldrb	r4, [r2, #10]
    493c:	0424      	lsls	r4, r4, #16
    493e:	4323      	orrs	r3, r4
    4940:	7ad4      	ldrb	r4, [r2, #11]
    4942:	0624      	lsls	r4, r4, #24
    4944:	431c      	orrs	r4, r3
    4946:	2300      	movs	r3, #0
    4948:	2503      	movs	r5, #3
    494a:	e004      	b.n	4956 <ValidateChannelMaskT2+0x36>
				retVal = LORAWAN_INVALID_PARAMETER;
				break;
			}
			else
			{
				channelMask = channelMask >> SHIFT1;
    494c:	0849      	lsrs	r1, r1, #1
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    494e:	3301      	adds	r3, #1
    4950:	b2db      	uxtb	r3, r3
    4952:	4283      	cmp	r3, r0
    4954:	da09      	bge.n	496a <ValidateChannelMaskT2+0x4a>
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    4956:	2900      	cmp	r1, #0
    4958:	d0f8      	beq.n	494c <ValidateChannelMaskT2+0x2c>
    495a:	005a      	lsls	r2, r3, #1
    495c:	18d2      	adds	r2, r2, r3
    495e:	0092      	lsls	r2, r2, #2
    4960:	18a2      	adds	r2, r4, r2
    4962:	7ad2      	ldrb	r2, [r2, #11]
    4964:	402a      	ands	r2, r5
    4966:	2a03      	cmp	r2, #3
    4968:	d0f0      	beq.n	494c <ValidateChannelMaskT2+0x2c>
		////ChMask can be set to 0 if ChMaskCtrl is set to 6
		return retVal = LORAWAN_SUCCESS;
	}
	
	return retVal;
}
    496a:	2008      	movs	r0, #8
    496c:	bd30      	pop	{r4, r5, pc}
    496e:	46c0      	nop			; (mov r8, r8)
    4970:	2000112c 	.word	0x2000112c

00004974 <ValidateChannelMaskCntlT2>:
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskCntlT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	uint8_t channelMaskCntl = * (uint16_t *)attrInput;
    4974:	780b      	ldrb	r3, [r1, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4976:	2008      	movs	r0, #8
	
    if ( (channelMaskCntl != 0) && (channelMaskCntl != 6) )
    4978:	2b00      	cmp	r3, #0
    497a:	d002      	beq.n	4982 <ValidateChannelMaskCntlT2+0xe>
    497c:	2b06      	cmp	r3, #6
    497e:	d001      	beq.n	4984 <ValidateChannelMaskCntlT2+0x10>
    {
	    result = LORAWAN_INVALID_PARAMETER;
    4980:	3002      	adds	r0, #2
    }
	return result;
}
    4982:	4770      	bx	lr
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4984:	2008      	movs	r0, #8
    4986:	e7fc      	b.n	4982 <ValidateChannelMaskCntlT2+0xe>

00004988 <ValidateChMaskChCntlT2>:
{
    4988:	b510      	push	{r4, lr}
    498a:	b082      	sub	sp, #8
	ValChMaskCntl_t chMaskchCntl = * (ValChMaskCntl_t *)attrInput;
    498c:	ac01      	add	r4, sp, #4
    498e:	2204      	movs	r2, #4
    4990:	0020      	movs	r0, r4
    4992:	4b0f      	ldr	r3, [pc, #60]	; (49d0 <ValidateChMaskChCntlT2+0x48>)
    4994:	4798      	blx	r3
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    4996:	8863      	ldrh	r3, [r4, #2]
    4998:	2b00      	cmp	r3, #0
    499a:	d104      	bne.n	49a6 <ValidateChMaskChCntlT2+0x1e>
    499c:	ab01      	add	r3, sp, #4
    499e:	781a      	ldrb	r2, [r3, #0]
		return LORAWAN_INVALID_PARAMETER;
    49a0:	230a      	movs	r3, #10
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    49a2:	2a00      	cmp	r2, #0
    49a4:	d007      	beq.n	49b6 <ValidateChMaskChCntlT2+0x2e>
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    49a6:	466b      	mov	r3, sp
    49a8:	1d99      	adds	r1, r3, #6
    49aa:	201a      	movs	r0, #26
    49ac:	4b09      	ldr	r3, [pc, #36]	; (49d4 <ValidateChMaskChCntlT2+0x4c>)
    49ae:	4798      	blx	r3
			return LORAWAN_INVALID_PARAMETER;
    49b0:	230a      	movs	r3, #10
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    49b2:	2808      	cmp	r0, #8
    49b4:	d002      	beq.n	49bc <ValidateChMaskChCntlT2+0x34>
}
    49b6:	0018      	movs	r0, r3
    49b8:	b002      	add	sp, #8
    49ba:	bd10      	pop	{r4, pc}
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    49bc:	a901      	add	r1, sp, #4
    49be:	3013      	adds	r0, #19
    49c0:	4b05      	ldr	r3, [pc, #20]	; (49d8 <ValidateChMaskChCntlT2+0x50>)
    49c2:	4798      	blx	r3
    49c4:	0003      	movs	r3, r0
    49c6:	2808      	cmp	r0, #8
    49c8:	d0f5      	beq.n	49b6 <ValidateChMaskChCntlT2+0x2e>
			return LORAWAN_INVALID_PARAMETER;
    49ca:	230a      	movs	r3, #10
    49cc:	e7f3      	b.n	49b6 <ValidateChMaskChCntlT2+0x2e>
    49ce:	46c0      	nop			; (mov r8, r8)
    49d0:	00013549 	.word	0x00013549
    49d4:	00004921 	.word	0x00004921
    49d8:	00004975 	.word	0x00004975

000049dc <LORAREG_GetAttr_SpreadFactorT2>:
{
    49dc:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    49de:	780b      	ldrb	r3, [r1, #0]
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;

    if ( dataRate > RegParams.minDataRate )
    49e0:	2124      	movs	r1, #36	; 0x24
    49e2:	480b      	ldr	r0, [pc, #44]	; (4a10 <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    49e4:	5c41      	ldrb	r1, [r0, r1]
		result =  LORAWAN_INVALID_PARAMETER;
    49e6:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    49e8:	4299      	cmp	r1, r3
    49ea:	d200      	bcs.n	49ee <LORAREG_GetAttr_SpreadFactorT2+0x12>
}
    49ec:	bd10      	pop	{r4, pc}
		*(RadioDataRate_t *)attrOutput = RegParams.pDrParams[dataRate].spreadingFactor;
    49ee:	4c08      	ldr	r4, [pc, #32]	; (4a10 <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    49f0:	7821      	ldrb	r1, [r4, #0]
    49f2:	7860      	ldrb	r0, [r4, #1]
    49f4:	0200      	lsls	r0, r0, #8
    49f6:	4308      	orrs	r0, r1
    49f8:	78a1      	ldrb	r1, [r4, #2]
    49fa:	0409      	lsls	r1, r1, #16
    49fc:	4308      	orrs	r0, r1
    49fe:	78e1      	ldrb	r1, [r4, #3]
    4a00:	0609      	lsls	r1, r1, #24
    4a02:	4301      	orrs	r1, r0
    4a04:	00db      	lsls	r3, r3, #3
    4a06:	185b      	adds	r3, r3, r1
    4a08:	795b      	ldrb	r3, [r3, #5]
    4a0a:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4a0c:	2008      	movs	r0, #8
	return result;
    4a0e:	e7ed      	b.n	49ec <LORAREG_GetAttr_SpreadFactorT2+0x10>
    4a10:	2000112c 	.word	0x2000112c

00004a14 <ValidateSupportedDr>:
    return result;
}
#endif

static StackRetStatus_t ValidateSupportedDr (LorawanRegionalAttributes_t attr, void *attrInput)
{
    4a14:	b570      	push	{r4, r5, r6, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
	uint8_t  dataRate;
	dataRate = *(uint8_t *)attrInput;
    4a16:	780d      	ldrb	r5, [r1, #0]
	
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    4a18:	232a      	movs	r3, #42	; 0x2a
    4a1a:	4a14      	ldr	r2, [pc, #80]	; (4a6c <ValidateSupportedDr+0x58>)
    4a1c:	56d4      	ldrsb	r4, [r2, r3]
    4a1e:	2c00      	cmp	r4, #0
    4a20:	dd22      	ble.n	4a68 <ValidateSupportedDr+0x54>
	{
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    4a22:	7910      	ldrb	r0, [r2, #4]
    4a24:	7953      	ldrb	r3, [r2, #5]
    4a26:	021b      	lsls	r3, r3, #8
    4a28:	4303      	orrs	r3, r0
    4a2a:	7990      	ldrb	r0, [r2, #6]
    4a2c:	0400      	lsls	r0, r0, #16
    4a2e:	4303      	orrs	r3, r0
    4a30:	79d0      	ldrb	r0, [r2, #7]
    4a32:	0600      	lsls	r0, r0, #24
    4a34:	4318      	orrs	r0, r3
    4a36:	2300      	movs	r3, #0
    4a38:	002e      	movs	r6, r5
    4a3a:	e003      	b.n	4a44 <ValidateSupportedDr+0x30>
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    4a3c:	3301      	adds	r3, #1
    4a3e:	b2db      	uxtb	r3, r3
    4a40:	42a3      	cmp	r3, r4
    4a42:	da0f      	bge.n	4a64 <ValidateSupportedDr+0x50>
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    4a44:	005a      	lsls	r2, r3, #1
    4a46:	1882      	adds	r2, r0, r2
    4a48:	7811      	ldrb	r1, [r2, #0]
    4a4a:	2900      	cmp	r1, #0
    4a4c:	d0f6      	beq.n	4a3c <ValidateSupportedDr+0x28>
    4a4e:	7851      	ldrb	r1, [r2, #1]
    4a50:	0709      	lsls	r1, r1, #28
    4a52:	0f09      	lsrs	r1, r1, #28
    4a54:	428d      	cmp	r5, r1
    4a56:	dbf1      	blt.n	4a3c <ValidateSupportedDr+0x28>
		   dataRate <= RegParams.pChParams[i].dataRange.max)
    4a58:	7852      	ldrb	r2, [r2, #1]
    4a5a:	0912      	lsrs	r2, r2, #4
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    4a5c:	4296      	cmp	r6, r2
    4a5e:	dced      	bgt.n	4a3c <ValidateSupportedDr+0x28>
		{
			result = LORAWAN_SUCCESS;
    4a60:	2008      	movs	r0, #8
    4a62:	e000      	b.n	4a66 <ValidateSupportedDr+0x52>
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    4a64:	200a      	movs	r0, #10
			break;
		}
	}
	return result;	
}
    4a66:	bd70      	pop	{r4, r5, r6, pc}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    4a68:	200a      	movs	r0, #10
    4a6a:	e7fc      	b.n	4a66 <ValidateSupportedDr+0x52>
    4a6c:	2000112c 	.word	0x2000112c

00004a70 <ValidateRx1DataRateOffset>:
{
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
	
	uint8_t rx1DrOffset = *(uint8_t *)attrInput;
	
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    4a70:	780a      	ldrb	r2, [r1, #0]
    4a72:	232c      	movs	r3, #44	; 0x2c
    4a74:	4903      	ldr	r1, [pc, #12]	; (4a84 <ValidateRx1DataRateOffset+0x14>)
    4a76:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
    4a78:	200a      	movs	r0, #10
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    4a7a:	429a      	cmp	r2, r3
    4a7c:	dc00      	bgt.n	4a80 <ValidateRx1DataRateOffset+0x10>
	{
		retVal = LORAWAN_SUCCESS;
    4a7e:	3802      	subs	r0, #2
	}
	
	return retVal;
}
    4a80:	4770      	bx	lr
    4a82:	46c0      	nop			; (mov r8, r8)
    4a84:	2000112c 	.word	0x2000112c

00004a88 <setTxParams>:
}
#endif

#if ( AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t setTxParams(LorawanRegionalAttributes_t attr, void *attrInput)
{
    4a88:	b5f0      	push	{r4, r5, r6, r7, lr}
	TxParams_t updateTxParams;

	memcpy(&updateTxParams,attrInput,sizeof(TxParams_t));
    4a8a:	780d      	ldrb	r5, [r1, #0]
    4a8c:	7849      	ldrb	r1, [r1, #1]
    4a8e:	084a      	lsrs	r2, r1, #1
	
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = updateTxParams.uplinkDwellTime;
    4a90:	4809      	ldr	r0, [pc, #36]	; (4ab8 <setTxParams+0x30>)
    4a92:	24dd      	movs	r4, #221	; 0xdd
    4a94:	0064      	lsls	r4, r4, #1
    4a96:	2601      	movs	r6, #1
    4a98:	4031      	ands	r1, r6
    4a9a:	5d03      	ldrb	r3, [r0, r4]
    4a9c:	2701      	movs	r7, #1
    4a9e:	43bb      	bics	r3, r7
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = updateTxParams.downlinkDwellTime;
    4aa0:	4032      	ands	r2, r6
    4aa2:	0052      	lsls	r2, r2, #1
    4aa4:	430b      	orrs	r3, r1
    4aa6:	2102      	movs	r1, #2
    4aa8:	438b      	bics	r3, r1
    4aaa:	4313      	orrs	r3, r2
    4aac:	5503      	strb	r3, [r0, r4]
	RegParams.maxTxPwr = updateTxParams.maxEIRP;
    4aae:	2328      	movs	r3, #40	; 0x28
    4ab0:	54c5      	strb	r5, [r0, r3]
	
	return LORAWAN_SUCCESS;
}
    4ab2:	2008      	movs	r0, #8
    4ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ab6:	46c0      	nop			; (mov r8, r8)
    4ab8:	2000112c 	.word	0x2000112c

00004abc <setChlistDefaultState>:
	return status;
}
#endif
#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t setChlistDefaultState(LorawanRegionalAttributes_t attr, void *attrInput)
{
    4abc:	b5f0      	push	{r4, r5, r6, r7, lr}
	StackRetStatus_t status = LORAWAN_SUCCESS;
	/* Traverse the entire channel list and disable the all the Channel status except Default channels */
	for (uint8_t i = 0; i <= RegParams.maxChannels; i++)
    4abe:	232a      	movs	r3, #42	; 0x2a
    4ac0:	4a17      	ldr	r2, [pc, #92]	; (4b20 <setChlistDefaultState+0x64>)
    4ac2:	5cd3      	ldrb	r3, [r2, r3]
    4ac4:	2b7f      	cmp	r3, #127	; 0x7f
    4ac6:	d829      	bhi.n	4b1c <setChlistDefaultState+0x60>
    4ac8:	2200      	movs	r2, #0
	{
		if(RegParams.pOtherChParams[i].joinRequestChannel != true)
    4aca:	4815      	ldr	r0, [pc, #84]	; (4b20 <setChlistDefaultState+0x64>)
		{
			RegParams.pChParams[i].status = DISABLED;
    4acc:	0004      	movs	r4, r0
    4ace:	2700      	movs	r7, #0
	for (uint8_t i = 0; i <= RegParams.maxChannels; i++)
    4ad0:	0006      	movs	r6, r0
    4ad2:	252a      	movs	r5, #42	; 0x2a
    4ad4:	e004      	b.n	4ae0 <setChlistDefaultState+0x24>
    4ad6:	3201      	adds	r2, #1
    4ad8:	b2d2      	uxtb	r2, r2
    4ada:	5773      	ldrsb	r3, [r6, r5]
    4adc:	429a      	cmp	r2, r3
    4ade:	dc1d      	bgt.n	4b1c <setChlistDefaultState+0x60>
		if(RegParams.pOtherChParams[i].joinRequestChannel != true)
    4ae0:	7a03      	ldrb	r3, [r0, #8]
    4ae2:	7a41      	ldrb	r1, [r0, #9]
    4ae4:	0209      	lsls	r1, r1, #8
    4ae6:	430b      	orrs	r3, r1
    4ae8:	7a81      	ldrb	r1, [r0, #10]
    4aea:	0409      	lsls	r1, r1, #16
    4aec:	4319      	orrs	r1, r3
    4aee:	7ac3      	ldrb	r3, [r0, #11]
    4af0:	061b      	lsls	r3, r3, #24
    4af2:	4319      	orrs	r1, r3
    4af4:	0053      	lsls	r3, r2, #1
    4af6:	189b      	adds	r3, r3, r2
    4af8:	009b      	lsls	r3, r3, #2
    4afa:	185b      	adds	r3, r3, r1
    4afc:	7a5b      	ldrb	r3, [r3, #9]
    4afe:	2b00      	cmp	r3, #0
    4b00:	d1e9      	bne.n	4ad6 <setChlistDefaultState+0x1a>
			RegParams.pChParams[i].status = DISABLED;
    4b02:	7923      	ldrb	r3, [r4, #4]
    4b04:	7961      	ldrb	r1, [r4, #5]
    4b06:	0209      	lsls	r1, r1, #8
    4b08:	4319      	orrs	r1, r3
    4b0a:	79a3      	ldrb	r3, [r4, #6]
    4b0c:	041b      	lsls	r3, r3, #16
    4b0e:	4319      	orrs	r1, r3
    4b10:	79e3      	ldrb	r3, [r4, #7]
    4b12:	061b      	lsls	r3, r3, #24
    4b14:	430b      	orrs	r3, r1
    4b16:	0051      	lsls	r1, r2, #1
    4b18:	54cf      	strb	r7, [r1, r3]
    4b1a:	e7dc      	b.n	4ad6 <setChlistDefaultState+0x1a>
		}
	}
	return status;
}
    4b1c:	2008      	movs	r0, #8
    4b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4b20:	2000112c 	.word	0x2000112c

00004b24 <LORAREG_GetAttr_DutyCycleTimer>:
{
    4b24:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b26:	46d6      	mov	lr, sl
    4b28:	464f      	mov	r7, r9
    4b2a:	4646      	mov	r6, r8
    4b2c:	b5c0      	push	{r6, r7, lr}
    4b2e:	b084      	sub	sp, #16
    4b30:	9200      	str	r2, [sp, #0]
    currentDataRate = *(uint8_t *)attrInput;
    4b32:	780b      	ldrb	r3, [r1, #0]
    4b34:	469c      	mov	ip, r3
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    4b36:	232a      	movs	r3, #42	; 0x2a
    4b38:	4a5b      	ldr	r2, [pc, #364]	; (4ca8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    4b3a:	56d6      	ldrsb	r6, [r2, r3]
    4b3c:	2e00      	cmp	r6, #0
    4b3e:	dd66      	ble.n	4c0e <LORAREG_GetAttr_DutyCycleTimer+0xea>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    4b40:	0013      	movs	r3, r2
    4b42:	7910      	ldrb	r0, [r2, #4]
    4b44:	7952      	ldrb	r2, [r2, #5]
    4b46:	0212      	lsls	r2, r2, #8
    4b48:	4302      	orrs	r2, r0
    4b4a:	7998      	ldrb	r0, [r3, #6]
    4b4c:	0400      	lsls	r0, r0, #16
    4b4e:	4302      	orrs	r2, r0
    4b50:	79d8      	ldrb	r0, [r3, #7]
    4b52:	0600      	lsls	r0, r0, #24
    4b54:	4310      	orrs	r0, r2
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    4b56:	7b1f      	ldrb	r7, [r3, #12]
    4b58:	7b5a      	ldrb	r2, [r3, #13]
    4b5a:	0212      	lsls	r2, r2, #8
    4b5c:	433a      	orrs	r2, r7
    4b5e:	7b9f      	ldrb	r7, [r3, #14]
    4b60:	043f      	lsls	r7, r7, #16
    4b62:	433a      	orrs	r2, r7
    4b64:	7bdf      	ldrb	r7, [r3, #15]
    4b66:	063f      	lsls	r7, r7, #24
    4b68:	4317      	orrs	r7, r2
    4b6a:	2500      	movs	r5, #0
    4b6c:	2300      	movs	r3, #0
    4b6e:	2201      	movs	r2, #1
    4b70:	4252      	negs	r2, r2
    4b72:	4691      	mov	r9, r2
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    4b74:	4a4c      	ldr	r2, [pc, #304]	; (4ca8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    4b76:	4690      	mov	r8, r2
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    4b78:	4662      	mov	r2, ip
    4b7a:	9201      	str	r2, [sp, #4]
    4b7c:	e004      	b.n	4b88 <LORAREG_GetAttr_DutyCycleTimer+0x64>
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    4b7e:	3301      	adds	r3, #1
    4b80:	b2db      	uxtb	r3, r3
    4b82:	001d      	movs	r5, r3
    4b84:	42b3      	cmp	r3, r6
    4b86:	da27      	bge.n	4bd8 <LORAREG_GetAttr_DutyCycleTimer+0xb4>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    4b88:	0059      	lsls	r1, r3, #1
    4b8a:	1841      	adds	r1, r0, r1
    4b8c:	780a      	ldrb	r2, [r1, #0]
    4b8e:	2a00      	cmp	r2, #0
    4b90:	d0f5      	beq.n	4b7e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    4b92:	006a      	lsls	r2, r5, #1
    4b94:	1952      	adds	r2, r2, r5
    4b96:	0092      	lsls	r2, r2, #2
    4b98:	4442      	add	r2, r8
    4b9a:	32ab      	adds	r2, #171	; 0xab
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    4b9c:	7815      	ldrb	r5, [r2, #0]
    4b9e:	006a      	lsls	r2, r5, #1
    4ba0:	1952      	adds	r2, r2, r5
    4ba2:	0092      	lsls	r2, r2, #2
    4ba4:	18ba      	adds	r2, r7, r2
    4ba6:	7a15      	ldrb	r5, [r2, #8]
    4ba8:	7a54      	ldrb	r4, [r2, #9]
    4baa:	0224      	lsls	r4, r4, #8
    4bac:	4325      	orrs	r5, r4
    4bae:	7a94      	ldrb	r4, [r2, #10]
    4bb0:	0424      	lsls	r4, r4, #16
    4bb2:	4325      	orrs	r5, r4
    4bb4:	7ad2      	ldrb	r2, [r2, #11]
    4bb6:	0612      	lsls	r2, r2, #24
    4bb8:	432a      	orrs	r2, r5
    4bba:	d0e0      	beq.n	4b7e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
    4bbc:	454a      	cmp	r2, r9
    4bbe:	d8de      	bhi.n	4b7e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    4bc0:	784d      	ldrb	r5, [r1, #1]
    4bc2:	072d      	lsls	r5, r5, #28
    4bc4:	0f2d      	lsrs	r5, r5, #28
			   (RegParams.pSubBandParams[bandId].subBandTimeout <= minimSubBandTimer) && 
    4bc6:	45ac      	cmp	ip, r5
    4bc8:	dbd9      	blt.n	4b7e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			   (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    4bca:	7849      	ldrb	r1, [r1, #1]
    4bcc:	0909      	lsrs	r1, r1, #4
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    4bce:	9c01      	ldr	r4, [sp, #4]
    4bd0:	428c      	cmp	r4, r1
    4bd2:	dcd4      	bgt.n	4b7e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			    minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    4bd4:	4691      	mov	r9, r2
    4bd6:	e7d2      	b.n	4b7e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
    if((UINT32_MAX != minimSubBandTimer) && (minimSubBandTimer >= RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout))
    4bd8:	464b      	mov	r3, r9
    4bda:	3301      	adds	r3, #1
    4bdc:	d017      	beq.n	4c0e <LORAREG_GetAttr_DutyCycleTimer+0xea>
    4bde:	4932      	ldr	r1, [pc, #200]	; (4ca8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    4be0:	23b2      	movs	r3, #178	; 0xb2
    4be2:	33ff      	adds	r3, #255	; 0xff
    4be4:	5ccb      	ldrb	r3, [r1, r3]
    4be6:	22d9      	movs	r2, #217	; 0xd9
    4be8:	0052      	lsls	r2, r2, #1
    4bea:	5c8a      	ldrb	r2, [r1, r2]
    4bec:	0212      	lsls	r2, r2, #8
    4bee:	431a      	orrs	r2, r3
    4bf0:	23b4      	movs	r3, #180	; 0xb4
    4bf2:	33ff      	adds	r3, #255	; 0xff
    4bf4:	5ccb      	ldrb	r3, [r1, r3]
    4bf6:	041b      	lsls	r3, r3, #16
    4bf8:	431a      	orrs	r2, r3
    4bfa:	23da      	movs	r3, #218	; 0xda
    4bfc:	005b      	lsls	r3, r3, #1
    4bfe:	5ccb      	ldrb	r3, [r1, r3]
    4c00:	061b      	lsls	r3, r3, #24
    4c02:	4313      	orrs	r3, r2
    4c04:	4599      	cmp	r9, r3
    4c06:	d302      	bcc.n	4c0e <LORAREG_GetAttr_DutyCycleTimer+0xea>
	    minDutyCycleTimer = minimSubBandTimer;
    4c08:	464b      	mov	r3, r9
    4c0a:	9303      	str	r3, [sp, #12]
    4c0c:	e013      	b.n	4c36 <LORAREG_GetAttr_DutyCycleTimer+0x112>
	    minDutyCycleTimer = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    4c0e:	4926      	ldr	r1, [pc, #152]	; (4ca8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    4c10:	23b2      	movs	r3, #178	; 0xb2
    4c12:	33ff      	adds	r3, #255	; 0xff
    4c14:	5ccb      	ldrb	r3, [r1, r3]
    4c16:	22d9      	movs	r2, #217	; 0xd9
    4c18:	0052      	lsls	r2, r2, #1
    4c1a:	5c8a      	ldrb	r2, [r1, r2]
    4c1c:	0212      	lsls	r2, r2, #8
    4c1e:	431a      	orrs	r2, r3
    4c20:	23b4      	movs	r3, #180	; 0xb4
    4c22:	33ff      	adds	r3, #255	; 0xff
    4c24:	5ccb      	ldrb	r3, [r1, r3]
    4c26:	041b      	lsls	r3, r3, #16
    4c28:	431a      	orrs	r2, r3
    4c2a:	23da      	movs	r3, #218	; 0xda
    4c2c:	005b      	lsls	r3, r3, #1
    4c2e:	5ccb      	ldrb	r3, [r1, r3]
    4c30:	061b      	lsls	r3, r3, #24
    4c32:	4313      	orrs	r3, r2
    4c34:	9303      	str	r3, [sp, #12]
    ticks = SwTimerReadValue (RegParams.pDutyCycleTimer->timerId);
    4c36:	491c      	ldr	r1, [pc, #112]	; (4ca8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    4c38:	7c0b      	ldrb	r3, [r1, #16]
    4c3a:	7c4a      	ldrb	r2, [r1, #17]
    4c3c:	0212      	lsls	r2, r2, #8
    4c3e:	431a      	orrs	r2, r3
    4c40:	7c8b      	ldrb	r3, [r1, #18]
    4c42:	041b      	lsls	r3, r3, #16
    4c44:	431a      	orrs	r2, r3
    4c46:	7ccb      	ldrb	r3, [r1, #19]
    4c48:	061b      	lsls	r3, r3, #24
    4c4a:	4313      	orrs	r3, r2
    4c4c:	7918      	ldrb	r0, [r3, #4]
    4c4e:	4b17      	ldr	r3, [pc, #92]	; (4cac <LORAREG_GetAttr_DutyCycleTimer+0x188>)
    4c50:	4798      	blx	r3
	if( minDutyCycleTimer != 0)
    4c52:	9e03      	ldr	r6, [sp, #12]
    4c54:	2e00      	cmp	r6, #0
    4c56:	d01b      	beq.n	4c90 <LORAREG_GetAttr_DutyCycleTimer+0x16c>
    delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    4c58:	4913      	ldr	r1, [pc, #76]	; (4ca8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    4c5a:	7c0b      	ldrb	r3, [r1, #16]
    4c5c:	7c4a      	ldrb	r2, [r1, #17]
    4c5e:	0212      	lsls	r2, r2, #8
    4c60:	431a      	orrs	r2, r3
    4c62:	7c8b      	ldrb	r3, [r1, #18]
    4c64:	041b      	lsls	r3, r3, #16
    4c66:	431a      	orrs	r2, r3
    4c68:	7ccb      	ldrb	r3, [r1, #19]
    4c6a:	061b      	lsls	r3, r3, #24
    4c6c:	4313      	orrs	r3, r2
    4c6e:	781d      	ldrb	r5, [r3, #0]
    4c70:	785a      	ldrb	r2, [r3, #1]
    4c72:	0212      	lsls	r2, r2, #8
    4c74:	432a      	orrs	r2, r5
    4c76:	789d      	ldrb	r5, [r3, #2]
    4c78:	042d      	lsls	r5, r5, #16
    4c7a:	432a      	orrs	r2, r5
    4c7c:	78dd      	ldrb	r5, [r3, #3]
    4c7e:	062d      	lsls	r5, r5, #24
    4c80:	4315      	orrs	r5, r2
    4c82:	21fa      	movs	r1, #250	; 0xfa
    4c84:	0089      	lsls	r1, r1, #2
    4c86:	4b0a      	ldr	r3, [pc, #40]	; (4cb0 <LORAREG_GetAttr_DutyCycleTimer+0x18c>)
    4c88:	4798      	blx	r3
    4c8a:	1a2d      	subs	r5, r5, r0
		minDutyCycleTimer = minDutyCycleTimer - delta; //Logically delta will not be greater than minDcTimer
    4c8c:	1b75      	subs	r5, r6, r5
    4c8e:	9503      	str	r5, [sp, #12]
    memcpy(attrOutput,&minDutyCycleTimer,sizeof(uint32_t));
    4c90:	2204      	movs	r2, #4
    4c92:	a903      	add	r1, sp, #12
    4c94:	9800      	ldr	r0, [sp, #0]
    4c96:	4b07      	ldr	r3, [pc, #28]	; (4cb4 <LORAREG_GetAttr_DutyCycleTimer+0x190>)
    4c98:	4798      	blx	r3
}
    4c9a:	2008      	movs	r0, #8
    4c9c:	b004      	add	sp, #16
    4c9e:	bc1c      	pop	{r2, r3, r4}
    4ca0:	4690      	mov	r8, r2
    4ca2:	4699      	mov	r9, r3
    4ca4:	46a2      	mov	sl, r4
    4ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ca8:	2000112c 	.word	0x2000112c
    4cac:	00008279 	.word	0x00008279
    4cb0:	00010399 	.word	0x00010399
    4cb4:	00013549 	.word	0x00013549

00004cb8 <LORAREG_GetAttr_DlFrequency>:
{
    4cb8:	b510      	push	{r4, lr}
    4cba:	0013      	movs	r3, r2
	channelId = *(uint8_t *)attrInput;
    4cbc:	780a      	ldrb	r2, [r1, #0]
	if (channelId > RegParams.maxChannels)
    4cbe:	212a      	movs	r1, #42	; 0x2a
    4cc0:	480d      	ldr	r0, [pc, #52]	; (4cf8 <LORAREG_GetAttr_DlFrequency+0x40>)
    4cc2:	5641      	ldrsb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    4cc4:	200a      	movs	r0, #10
	if (channelId > RegParams.maxChannels)
    4cc6:	428a      	cmp	r2, r1
    4cc8:	dd00      	ble.n	4ccc <LORAREG_GetAttr_DlFrequency+0x14>
}
    4cca:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,&(RegParams.pOtherChParams[channelId].rx1Frequency),sizeof(uint32_t));
    4ccc:	4c0a      	ldr	r4, [pc, #40]	; (4cf8 <LORAREG_GetAttr_DlFrequency+0x40>)
    4cce:	7a21      	ldrb	r1, [r4, #8]
    4cd0:	7a60      	ldrb	r0, [r4, #9]
    4cd2:	0200      	lsls	r0, r0, #8
    4cd4:	4308      	orrs	r0, r1
    4cd6:	7aa1      	ldrb	r1, [r4, #10]
    4cd8:	0409      	lsls	r1, r1, #16
    4cda:	4308      	orrs	r0, r1
    4cdc:	7ae1      	ldrb	r1, [r4, #11]
    4cde:	0609      	lsls	r1, r1, #24
    4ce0:	4301      	orrs	r1, r0
    4ce2:	0050      	lsls	r0, r2, #1
    4ce4:	1882      	adds	r2, r0, r2
    4ce6:	0092      	lsls	r2, r2, #2
    4ce8:	1889      	adds	r1, r1, r2
    4cea:	3104      	adds	r1, #4
    4cec:	2204      	movs	r2, #4
    4cee:	0018      	movs	r0, r3
    4cf0:	4b02      	ldr	r3, [pc, #8]	; (4cfc <LORAREG_GetAttr_DlFrequency+0x44>)
    4cf2:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4cf4:	2008      	movs	r0, #8
    4cf6:	e7e8      	b.n	4cca <LORAREG_GetAttr_DlFrequency+0x12>
    4cf8:	2000112c 	.word	0x2000112c
    4cfc:	00013549 	.word	0x00013549

00004d00 <LORAREG_GetAttr_minLBTChPauseTimer>:
{
    4d00:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d02:	46de      	mov	lr, fp
    4d04:	4657      	mov	r7, sl
    4d06:	464e      	mov	r6, r9
    4d08:	4645      	mov	r5, r8
    4d0a:	b5e0      	push	{r5, r6, r7, lr}
    4d0c:	b085      	sub	sp, #20
    4d0e:	9200      	str	r2, [sp, #0]
	uint32_t minim = UINT32_MAX;
    4d10:	2301      	movs	r3, #1
    4d12:	425b      	negs	r3, r3
    4d14:	9303      	str	r3, [sp, #12]
	currentDataRate = *(uint8_t *)attrInput;
    4d16:	780b      	ldrb	r3, [r1, #0]
    4d18:	4699      	mov	r9, r3
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    4d1a:	232a      	movs	r3, #42	; 0x2a
    4d1c:	4a2a      	ldr	r2, [pc, #168]	; (4dc8 <LORAREG_GetAttr_minLBTChPauseTimer+0xc8>)
    4d1e:	56d7      	ldrsb	r7, [r2, r3]
    4d20:	2f00      	cmp	r7, #0
    4d22:	dd40      	ble.n	4da6 <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    4d24:	7916      	ldrb	r6, [r2, #4]
    4d26:	7953      	ldrb	r3, [r2, #5]
    4d28:	021b      	lsls	r3, r3, #8
    4d2a:	4333      	orrs	r3, r6
    4d2c:	7996      	ldrb	r6, [r2, #6]
    4d2e:	0436      	lsls	r6, r6, #16
    4d30:	4333      	orrs	r3, r6
    4d32:	79d6      	ldrb	r6, [r2, #7]
    4d34:	0636      	lsls	r6, r6, #24
    4d36:	431e      	orrs	r6, r3
    4d38:	2300      	movs	r3, #0
    4d3a:	469a      	mov	sl, r3
    4d3c:	3b01      	subs	r3, #1
    4d3e:	4698      	mov	r8, r3
    4d40:	2300      	movs	r3, #0
    4d42:	2100      	movs	r1, #0
    4d44:	4694      	mov	ip, r2
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    4d46:	464a      	mov	r2, r9
    4d48:	9201      	str	r2, [sp, #4]
    4d4a:	46c3      	mov	fp, r8
    4d4c:	e004      	b.n	4d58 <LORAREG_GetAttr_minLBTChPauseTimer+0x58>
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    4d4e:	3101      	adds	r1, #1
    4d50:	b2c9      	uxtb	r1, r1
    4d52:	000b      	movs	r3, r1
    4d54:	42b9      	cmp	r1, r7
    4d56:	da23      	bge.n	4da0 <LORAREG_GetAttr_minLBTChPauseTimer+0xa0>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    4d58:	004a      	lsls	r2, r1, #1
    4d5a:	18b2      	adds	r2, r6, r2
    4d5c:	7814      	ldrb	r4, [r2, #0]
    4d5e:	2c00      	cmp	r4, #0
    4d60:	d0f5      	beq.n	4d4e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    4d62:	3358      	adds	r3, #88	; 0x58
    4d64:	009b      	lsls	r3, r3, #2
    4d66:	4463      	add	r3, ip
    4d68:	7a18      	ldrb	r0, [r3, #8]
    4d6a:	4680      	mov	r8, r0
    4d6c:	7a58      	ldrb	r0, [r3, #9]
    4d6e:	0200      	lsls	r0, r0, #8
    4d70:	4645      	mov	r5, r8
    4d72:	4305      	orrs	r5, r0
    4d74:	7a98      	ldrb	r0, [r3, #10]
    4d76:	0400      	lsls	r0, r0, #16
    4d78:	4328      	orrs	r0, r5
    4d7a:	7adb      	ldrb	r3, [r3, #11]
    4d7c:	061b      	lsls	r3, r3, #24
    4d7e:	4303      	orrs	r3, r0
    4d80:	d0e5      	beq.n	4d4e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
		     && (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) 
    4d82:	459b      	cmp	fp, r3
    4d84:	d3e3      	bcc.n	4d4e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    4d86:	7850      	ldrb	r0, [r2, #1]
    4d88:	0700      	lsls	r0, r0, #28
    4d8a:	0f00      	lsrs	r0, r0, #28
    4d8c:	4581      	cmp	r9, r0
    4d8e:	dbde      	blt.n	4d4e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    4d90:	7852      	ldrb	r2, [r2, #1]
    4d92:	0912      	lsrs	r2, r2, #4
    4d94:	9801      	ldr	r0, [sp, #4]
    4d96:	4290      	cmp	r0, r2
    4d98:	dcd9      	bgt.n	4d4e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    4d9a:	46a2      	mov	sl, r4
			minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    4d9c:	469b      	mov	fp, r3
    4d9e:	e7d6      	b.n	4d4e <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    4da0:	4653      	mov	r3, sl
    4da2:	2b00      	cmp	r3, #0
    4da4:	d10c      	bne.n	4dc0 <LORAREG_GetAttr_minLBTChPauseTimer+0xc0>
	memcpy(attrOutput,&minim,sizeof(uint32_t));
    4da6:	2204      	movs	r2, #4
    4da8:	a903      	add	r1, sp, #12
    4daa:	9800      	ldr	r0, [sp, #0]
    4dac:	4b07      	ldr	r3, [pc, #28]	; (4dcc <LORAREG_GetAttr_minLBTChPauseTimer+0xcc>)
    4dae:	4798      	blx	r3
}
    4db0:	2008      	movs	r0, #8
    4db2:	b005      	add	sp, #20
    4db4:	bc3c      	pop	{r2, r3, r4, r5}
    4db6:	4690      	mov	r8, r2
    4db8:	4699      	mov	r9, r3
    4dba:	46a2      	mov	sl, r4
    4dbc:	46ab      	mov	fp, r5
    4dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4dc0:	465b      	mov	r3, fp
    4dc2:	9303      	str	r3, [sp, #12]
    4dc4:	e7ef      	b.n	4da6 <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
    4dc6:	46c0      	nop			; (mov r8, r8)
    4dc8:	2000112c 	.word	0x2000112c
    4dcc:	00013549 	.word	0x00013549

00004dd0 <LORAREG_GetAttr_Rx1WindowparamsType4>:
{
    4dd0:	b510      	push	{r4, lr}
    4dd2:	b082      	sub	sp, #8
    4dd4:	0010      	movs	r0, r2
	if((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923)) != 0) &&  rx1WindowParamReq->joining)
    4dd6:	232e      	movs	r3, #46	; 0x2e
    4dd8:	4a37      	ldr	r2, [pc, #220]	; (4eb8 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    4dda:	5cd2      	ldrb	r2, [r2, r3]
    4ddc:	4b37      	ldr	r3, [pc, #220]	; (4ebc <LORAREG_GetAttr_Rx1WindowparamsType4+0xec>)
    4dde:	4113      	asrs	r3, r2
    4de0:	07db      	lsls	r3, r3, #31
    4de2:	d502      	bpl.n	4dea <LORAREG_GetAttr_Rx1WindowparamsType4+0x1a>
    4de4:	780b      	ldrb	r3, [r1, #0]
    4de6:	2b00      	cmp	r3, #0
    4de8:	d116      	bne.n	4e18 <LORAREG_GetAttr_Rx1WindowparamsType4+0x48>
	if(RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1)
    4dea:	23dd      	movs	r3, #221	; 0xdd
    4dec:	005b      	lsls	r3, r3, #1
    4dee:	4a32      	ldr	r2, [pc, #200]	; (4eb8 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    4df0:	5cd4      	ldrb	r4, [r2, r3]
		minDR = DR2;
    4df2:	3bb9      	subs	r3, #185	; 0xb9
    4df4:	3bff      	subs	r3, #255	; 0xff
    4df6:	401c      	ands	r4, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    4df8:	784b      	ldrb	r3, [r1, #1]
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    4dfa:	2b05      	cmp	r3, #5
    4dfc:	d92c      	bls.n	4e58 <LORAREG_GetAttr_Rx1WindowparamsType4+0x88>
    4dfe:	2205      	movs	r2, #5
    4e00:	1ad3      	subs	r3, r2, r3
    4e02:	b25b      	sxtb	r3, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    4e04:	788a      	ldrb	r2, [r1, #2]
	if (rx1WindowParamReq->currDr >= effectiveDROffset)
    4e06:	429a      	cmp	r2, r3
    4e08:	db31      	blt.n	4e6e <LORAREG_GetAttr_Rx1WindowparamsType4+0x9e>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    4e0a:	1ad3      	subs	r3, r2, r3
    4e0c:	b2db      	uxtb	r3, r3
		if(rx1WindowParams->rx1Dr < minDR)
    4e0e:	42a3      	cmp	r3, r4
    4e10:	d224      	bcs.n	4e5c <LORAREG_GetAttr_Rx1WindowparamsType4+0x8c>
			rx1WindowParams->rx1Dr = minDR;
    4e12:	466b      	mov	r3, sp
    4e14:	711c      	strb	r4, [r3, #4]
    4e16:	e02c      	b.n	4e72 <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = DR2;
    4e18:	2302      	movs	r3, #2
    4e1a:	466a      	mov	r2, sp
    4e1c:	7113      	strb	r3, [r2, #4]
		rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    4e1e:	4926      	ldr	r1, [pc, #152]	; (4eb8 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    4e20:	7a0b      	ldrb	r3, [r1, #8]
    4e22:	7a4a      	ldrb	r2, [r1, #9]
    4e24:	0212      	lsls	r2, r2, #8
    4e26:	4313      	orrs	r3, r2
    4e28:	7a8a      	ldrb	r2, [r1, #10]
    4e2a:	0412      	lsls	r2, r2, #16
    4e2c:	431a      	orrs	r2, r3
    4e2e:	7acb      	ldrb	r3, [r1, #11]
    4e30:	061b      	lsls	r3, r3, #24
    4e32:	431a      	orrs	r2, r3
    4e34:	232f      	movs	r3, #47	; 0x2f
    4e36:	5cc9      	ldrb	r1, [r1, r3]
    4e38:	004b      	lsls	r3, r1, #1
    4e3a:	185b      	adds	r3, r3, r1
    4e3c:	009b      	lsls	r3, r3, #2
    4e3e:	189b      	adds	r3, r3, r2
    4e40:	7919      	ldrb	r1, [r3, #4]
    4e42:	795a      	ldrb	r2, [r3, #5]
    4e44:	0212      	lsls	r2, r2, #8
    4e46:	4311      	orrs	r1, r2
    4e48:	799a      	ldrb	r2, [r3, #6]
    4e4a:	0412      	lsls	r2, r2, #16
    4e4c:	430a      	orrs	r2, r1
    4e4e:	79db      	ldrb	r3, [r3, #7]
    4e50:	061b      	lsls	r3, r3, #24
    4e52:	4313      	orrs	r3, r2
    4e54:	9300      	str	r3, [sp, #0]
    4e56:	e028      	b.n	4eaa <LORAREG_GetAttr_Rx1WindowparamsType4+0xda>
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    4e58:	b25b      	sxtb	r3, r3
    4e5a:	e7d3      	b.n	4e04 <LORAREG_GetAttr_Rx1WindowparamsType4+0x34>
		else if(rx1WindowParams->rx1Dr > maxDR)
    4e5c:	2b05      	cmp	r3, #5
    4e5e:	d802      	bhi.n	4e66 <LORAREG_GetAttr_Rx1WindowparamsType4+0x96>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    4e60:	466a      	mov	r2, sp
    4e62:	7113      	strb	r3, [r2, #4]
    4e64:	e005      	b.n	4e72 <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
			rx1WindowParams->rx1Dr = maxDR;
    4e66:	2305      	movs	r3, #5
    4e68:	466a      	mov	r2, sp
    4e6a:	7113      	strb	r3, [r2, #4]
    4e6c:	e001      	b.n	4e72 <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = minDR;
    4e6e:	466b      	mov	r3, sp
    4e70:	711c      	strb	r4, [r3, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    4e72:	4911      	ldr	r1, [pc, #68]	; (4eb8 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    4e74:	7a0b      	ldrb	r3, [r1, #8]
    4e76:	7a4a      	ldrb	r2, [r1, #9]
    4e78:	0212      	lsls	r2, r2, #8
    4e7a:	4313      	orrs	r3, r2
    4e7c:	7a8a      	ldrb	r2, [r1, #10]
    4e7e:	0412      	lsls	r2, r2, #16
    4e80:	431a      	orrs	r2, r3
    4e82:	7acb      	ldrb	r3, [r1, #11]
    4e84:	061b      	lsls	r3, r3, #24
    4e86:	431a      	orrs	r2, r3
    4e88:	232f      	movs	r3, #47	; 0x2f
    4e8a:	5cc9      	ldrb	r1, [r1, r3]
    4e8c:	004b      	lsls	r3, r1, #1
    4e8e:	185b      	adds	r3, r3, r1
    4e90:	009b      	lsls	r3, r3, #2
    4e92:	189b      	adds	r3, r3, r2
    4e94:	7919      	ldrb	r1, [r3, #4]
    4e96:	795a      	ldrb	r2, [r3, #5]
    4e98:	0212      	lsls	r2, r2, #8
    4e9a:	4311      	orrs	r1, r2
    4e9c:	799a      	ldrb	r2, [r3, #6]
    4e9e:	0412      	lsls	r2, r2, #16
    4ea0:	430a      	orrs	r2, r1
    4ea2:	79db      	ldrb	r3, [r3, #7]
    4ea4:	061b      	lsls	r3, r3, #24
    4ea6:	4313      	orrs	r3, r2
    4ea8:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    4eaa:	2208      	movs	r2, #8
    4eac:	4669      	mov	r1, sp
    4eae:	4b04      	ldr	r3, [pc, #16]	; (4ec0 <LORAREG_GetAttr_Rx1WindowparamsType4+0xf0>)
    4eb0:	4798      	blx	r3
}
    4eb2:	2008      	movs	r0, #8
    4eb4:	b002      	add	sp, #8
    4eb6:	bd10      	pop	{r4, pc}
    4eb8:	2000112c 	.word	0x2000112c
    4ebc:	00007fe0 	.word	0x00007fe0
    4ec0:	00013549 	.word	0x00013549

00004ec4 <LORAREG_GetAttr_DRangeChBandT2>:
{
    4ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ec6:	46c6      	mov	lr, r8
    4ec8:	b500      	push	{lr}
    4eca:	b082      	sub	sp, #8
    4ecc:	4690      	mov	r8, r2
	memcpy(&bandDrReq,(BandDrReq_t *)attrInput,sizeof(BandDrReq_t));
    4ece:	ad01      	add	r5, sp, #4
    4ed0:	2204      	movs	r2, #4
    4ed2:	0028      	movs	r0, r5
    4ed4:	4b38      	ldr	r3, [pc, #224]	; (4fb8 <LORAREG_GetAttr_DRangeChBandT2+0xf4>)
    4ed6:	4798      	blx	r3
	switch (chMaskCntl)
    4ed8:	782b      	ldrb	r3, [r5, #0]
    4eda:	2b00      	cmp	r3, #0
    4edc:	d017      	beq.n	4f0e <LORAREG_GetAttr_DRangeChBandT2+0x4a>
    4ede:	2b06      	cmp	r3, #6
    4ee0:	d159      	bne.n	4f96 <LORAREG_GetAttr_DRangeChBandT2+0xd2>
			for (i = 0; i < RegParams.maxChannels; i++)
    4ee2:	3324      	adds	r3, #36	; 0x24
    4ee4:	4a35      	ldr	r2, [pc, #212]	; (4fbc <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    4ee6:	56d7      	ldrsb	r7, [r2, r3]
    4ee8:	2000      	movs	r0, #0
    4eea:	2507      	movs	r5, #7
    4eec:	2f00      	cmp	r7, #0
    4eee:	dd54      	ble.n	4f9a <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    4ef0:	4a32      	ldr	r2, [pc, #200]	; (4fbc <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    4ef2:	7916      	ldrb	r6, [r2, #4]
    4ef4:	7953      	ldrb	r3, [r2, #5]
    4ef6:	021b      	lsls	r3, r3, #8
    4ef8:	4333      	orrs	r3, r6
    4efa:	7996      	ldrb	r6, [r2, #6]
    4efc:	0436      	lsls	r6, r6, #16
    4efe:	4333      	orrs	r3, r6
    4f00:	79d6      	ldrb	r6, [r2, #7]
    4f02:	0636      	lsls	r6, r6, #24
    4f04:	431e      	orrs	r6, r3
    4f06:	2000      	movs	r0, #0
    4f08:	2507      	movs	r5, #7
    4f0a:	2200      	movs	r2, #0
    4f0c:	e035      	b.n	4f7a <LORAREG_GetAttr_DRangeChBandT2+0xb6>
			for (i = 0; i < RegParams.maxChannels; i++)
    4f0e:	232a      	movs	r3, #42	; 0x2a
    4f10:	4a2a      	ldr	r2, [pc, #168]	; (4fbc <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    4f12:	56d3      	ldrsb	r3, [r2, r3]
    4f14:	469c      	mov	ip, r3
    4f16:	2b00      	cmp	r3, #0
    4f18:	dd4a      	ble.n	4fb0 <LORAREG_GetAttr_DRangeChBandT2+0xec>
		chBandDr = getChBandDrT2(bandDrReq.chnlMaskCntl,bandDrReq.chnlMask);
    4f1a:	ab01      	add	r3, sp, #4
    4f1c:	885e      	ldrh	r6, [r3, #2]
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    4f1e:	7917      	ldrb	r7, [r2, #4]
    4f20:	7953      	ldrb	r3, [r2, #5]
    4f22:	021b      	lsls	r3, r3, #8
    4f24:	433b      	orrs	r3, r7
    4f26:	7997      	ldrb	r7, [r2, #6]
    4f28:	043f      	lsls	r7, r7, #16
    4f2a:	433b      	orrs	r3, r7
    4f2c:	79d7      	ldrb	r7, [r2, #7]
    4f2e:	063f      	lsls	r7, r7, #24
    4f30:	431f      	orrs	r7, r3
    4f32:	2000      	movs	r0, #0
    4f34:	2507      	movs	r5, #7
    4f36:	2200      	movs	r2, #0
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    4f38:	2401      	movs	r4, #1
    4f3a:	e00b      	b.n	4f54 <LORAREG_GetAttr_DRangeChBandT2+0x90>
    4f3c:	784b      	ldrb	r3, [r1, #1]
    4f3e:	091b      	lsrs	r3, r3, #4
    4f40:	4283      	cmp	r3, r0
    4f42:	dd02      	ble.n	4f4a <LORAREG_GetAttr_DRangeChBandT2+0x86>
    4f44:	4234      	tst	r4, r6
    4f46:	d000      	beq.n	4f4a <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    4f48:	0018      	movs	r0, r3
				auxChannelMask = auxChannelMask >> SHIFT1;
    4f4a:	0876      	lsrs	r6, r6, #1
			for (i = 0; i < RegParams.maxChannels; i++)
    4f4c:	3201      	adds	r2, #1
    4f4e:	b2d2      	uxtb	r2, r2
    4f50:	4562      	cmp	r2, ip
    4f52:	da22      	bge.n	4f9a <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    4f54:	0051      	lsls	r1, r2, #1
    4f56:	1879      	adds	r1, r7, r1
    4f58:	784b      	ldrb	r3, [r1, #1]
    4f5a:	071b      	lsls	r3, r3, #28
    4f5c:	0f1b      	lsrs	r3, r3, #28
    4f5e:	42ab      	cmp	r3, r5
    4f60:	daec      	bge.n	4f3c <LORAREG_GetAttr_DRangeChBandT2+0x78>
    4f62:	4234      	tst	r4, r6
    4f64:	d0f1      	beq.n	4f4a <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    4f66:	001d      	movs	r5, r3
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    4f68:	784b      	ldrb	r3, [r1, #1]
    4f6a:	091b      	lsrs	r3, r3, #4
    4f6c:	4298      	cmp	r0, r3
    4f6e:	dbeb      	blt.n	4f48 <LORAREG_GetAttr_DRangeChBandT2+0x84>
    4f70:	e7eb      	b.n	4f4a <LORAREG_GetAttr_DRangeChBandT2+0x86>
			for (i = 0; i < RegParams.maxChannels; i++)
    4f72:	3201      	adds	r2, #1
    4f74:	b2d2      	uxtb	r2, r2
    4f76:	42ba      	cmp	r2, r7
    4f78:	da0f      	bge.n	4f9a <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    4f7a:	0051      	lsls	r1, r2, #1
    4f7c:	1871      	adds	r1, r6, r1
    4f7e:	784b      	ldrb	r3, [r1, #1]
    4f80:	071b      	lsls	r3, r3, #28
    4f82:	0f1b      	lsrs	r3, r3, #28
    4f84:	42ab      	cmp	r3, r5
    4f86:	da00      	bge.n	4f8a <LORAREG_GetAttr_DRangeChBandT2+0xc6>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    4f88:	001d      	movs	r5, r3
				if (RegParams.pChParams[i].dataRange.max > auxMaxDataRate)
    4f8a:	784b      	ldrb	r3, [r1, #1]
    4f8c:	091b      	lsrs	r3, r3, #4
    4f8e:	4283      	cmp	r3, r0
    4f90:	ddef      	ble.n	4f72 <LORAREG_GetAttr_DRangeChBandT2+0xae>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    4f92:	0018      	movs	r0, r3
    4f94:	e7ed      	b.n	4f72 <LORAREG_GetAttr_DRangeChBandT2+0xae>
			auxMaxDataRate = 0xFF;
    4f96:	20ff      	movs	r0, #255	; 0xff
			auxMinDataRate = 0xFF;
    4f98:	25ff      	movs	r5, #255	; 0xff
    4f9a:	0100      	lsls	r0, r0, #4
    4f9c:	230f      	movs	r3, #15
    4f9e:	401d      	ands	r5, r3
    4fa0:	4328      	orrs	r0, r5
		memcpy(attrOutput,&chBandDr,sizeof(DataRange_t));
    4fa2:	4643      	mov	r3, r8
    4fa4:	7018      	strb	r0, [r3, #0]
}
    4fa6:	2008      	movs	r0, #8
    4fa8:	b002      	add	sp, #8
    4faa:	bc04      	pop	{r2}
    4fac:	4690      	mov	r8, r2
    4fae:	bdf0      	pop	{r4, r5, r6, r7, pc}
			for (i = 0; i < RegParams.maxChannels; i++)
    4fb0:	2000      	movs	r0, #0
    4fb2:	2507      	movs	r5, #7
    4fb4:	e7f1      	b.n	4f9a <LORAREG_GetAttr_DRangeChBandT2+0xd6>
    4fb6:	46c0      	nop			; (mov r8, r8)
    4fb8:	00013549 	.word	0x00013549
    4fbc:	2000112c 	.word	0x2000112c

00004fc0 <LORAREG_GetAttr_DefRx2Freq>:
{
    4fc0:	b510      	push	{r4, lr}
    4fc2:	0010      	movs	r0, r2
	memcpy(attrOutput,&RegParams.DefRx2Freq,sizeof(uint32_t));
    4fc4:	2204      	movs	r2, #4
    4fc6:	4902      	ldr	r1, [pc, #8]	; (4fd0 <LORAREG_GetAttr_DefRx2Freq+0x10>)
    4fc8:	4b02      	ldr	r3, [pc, #8]	; (4fd4 <LORAREG_GetAttr_DefRx2Freq+0x14>)
    4fca:	4798      	blx	r3
}
    4fcc:	2008      	movs	r0, #8
    4fce:	bd10      	pop	{r4, pc}
    4fd0:	20001148 	.word	0x20001148
    4fd4:	00013549 	.word	0x00013549

00004fd8 <LORAREG_GetAttr_FreqT3>:
{
    4fd8:	b510      	push	{r4, lr}
    4fda:	0014      	movs	r4, r2
	channelId = *(uint8_t *)attrInput;
    4fdc:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels) 
    4fde:	222a      	movs	r2, #42	; 0x2a
    4fe0:	490d      	ldr	r1, [pc, #52]	; (5018 <LORAREG_GetAttr_FreqT3+0x40>)
    4fe2:	568a      	ldrsb	r2, [r1, r2]
		result = LORAWAN_INVALID_PARAMETER;
    4fe4:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels) 
    4fe6:	4293      	cmp	r3, r2
    4fe8:	dd00      	ble.n	4fec <LORAREG_GetAttr_FreqT3+0x14>
}
    4fea:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,(&RegParams.pOtherChParams[channelId].ulfrequency),sizeof(uint32_t));
    4fec:	0008      	movs	r0, r1
    4fee:	7a09      	ldrb	r1, [r1, #8]
    4ff0:	7a42      	ldrb	r2, [r0, #9]
    4ff2:	0212      	lsls	r2, r2, #8
    4ff4:	430a      	orrs	r2, r1
    4ff6:	7a81      	ldrb	r1, [r0, #10]
    4ff8:	0409      	lsls	r1, r1, #16
    4ffa:	430a      	orrs	r2, r1
    4ffc:	7ac1      	ldrb	r1, [r0, #11]
    4ffe:	0609      	lsls	r1, r1, #24
    5000:	4311      	orrs	r1, r2
    5002:	005a      	lsls	r2, r3, #1
    5004:	18d3      	adds	r3, r2, r3
    5006:	009b      	lsls	r3, r3, #2
    5008:	18c9      	adds	r1, r1, r3
    500a:	2204      	movs	r2, #4
    500c:	0020      	movs	r0, r4
    500e:	4b03      	ldr	r3, [pc, #12]	; (501c <LORAREG_GetAttr_FreqT3+0x44>)
    5010:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5012:	2008      	movs	r0, #8
    5014:	e7e9      	b.n	4fea <LORAREG_GetAttr_FreqT3+0x12>
    5016:	46c0      	nop			; (mov r8, r8)
    5018:	2000112c 	.word	0x2000112c
    501c:	00013549 	.word	0x00013549

00005020 <ValidateTxFreqT2>:
{
    5020:	b500      	push	{lr}
    5022:	b083      	sub	sp, #12
	memcpy(&val_freqTx,attrInput,sizeof(ValUpdateFreqTx_t));
    5024:	2208      	movs	r2, #8
    5026:	4668      	mov	r0, sp
    5028:	4b04      	ldr	r3, [pc, #16]	; (503c <ValidateTxFreqT2+0x1c>)
    502a:	4798      	blx	r3
	retVal = pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,(void *)&val_freqTx.frequencyNew);
    502c:	4b04      	ldr	r3, [pc, #16]	; (5040 <ValidateTxFreqT2+0x20>)
    502e:	685b      	ldr	r3, [r3, #4]
    5030:	4669      	mov	r1, sp
    5032:	2001      	movs	r0, #1
    5034:	4798      	blx	r3
}
    5036:	b003      	add	sp, #12
    5038:	bd00      	pop	{pc}
    503a:	46c0      	nop			; (mov r8, r8)
    503c:	00013549 	.word	0x00013549
    5040:	20000d38 	.word	0x20000d38

00005044 <ValidateFreqJP>:
{
    5044:	b500      	push	{lr}
    5046:	b083      	sub	sp, #12
	memcpy(&newFreq,attrInput,sizeof(uint32_t));
    5048:	2204      	movs	r2, #4
    504a:	a801      	add	r0, sp, #4
    504c:	4b06      	ldr	r3, [pc, #24]	; (5068 <ValidateFreqJP+0x24>)
    504e:	4798      	blx	r3
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    5050:	9b01      	ldr	r3, [sp, #4]
    5052:	4a06      	ldr	r2, [pc, #24]	; (506c <ValidateFreqJP+0x28>)
    5054:	4694      	mov	ip, r2
    5056:	4463      	add	r3, ip
    5058:	4a05      	ldr	r2, [pc, #20]	; (5070 <ValidateFreqJP+0x2c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    505a:	2008      	movs	r0, #8
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    505c:	4293      	cmp	r3, r2
    505e:	d900      	bls.n	5062 <ValidateFreqJP+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    5060:	3002      	adds	r0, #2
}
    5062:	b003      	add	sp, #12
    5064:	bd00      	pop	{pc}
    5066:	46c0      	nop			; (mov r8, r8)
    5068:	00013549 	.word	0x00013549
    506c:	c929ea00 	.word	0xc929ea00
    5070:	007a1200 	.word	0x007a1200

00005074 <LORAREG_GetAttr_JoinDutyCycleRemainingTime>:
{
    5074:	b530      	push	{r4, r5, lr}
    5076:	b083      	sub	sp, #12
    5078:	0014      	movs	r4, r2
	uint32_t timeremaining =0;
    507a:	2300      	movs	r3, #0
    507c:	9301      	str	r3, [sp, #4]
	if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    507e:	4920      	ldr	r1, [pc, #128]	; (5100 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x8c>)
    5080:	7d0b      	ldrb	r3, [r1, #20]
    5082:	7d4a      	ldrb	r2, [r1, #21]
    5084:	0212      	lsls	r2, r2, #8
    5086:	431a      	orrs	r2, r3
    5088:	7d8b      	ldrb	r3, [r1, #22]
    508a:	041b      	lsls	r3, r3, #16
    508c:	431a      	orrs	r2, r3
    508e:	7dcb      	ldrb	r3, [r1, #23]
    5090:	061b      	lsls	r3, r3, #24
    5092:	4313      	orrs	r3, r2
    5094:	7a18      	ldrb	r0, [r3, #8]
    5096:	4b1b      	ldr	r3, [pc, #108]	; (5104 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x90>)
    5098:	4798      	blx	r3
    509a:	2800      	cmp	r0, #0
    509c:	d107      	bne.n	50ae <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x3a>
	memcpy(attrOutput,&timeremaining,sizeof(uint32_t));
    509e:	2204      	movs	r2, #4
    50a0:	a901      	add	r1, sp, #4
    50a2:	0020      	movs	r0, r4
    50a4:	4b18      	ldr	r3, [pc, #96]	; (5108 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x94>)
    50a6:	4798      	blx	r3
}
    50a8:	2008      	movs	r0, #8
    50aa:	b003      	add	sp, #12
    50ac:	bd30      	pop	{r4, r5, pc}
		timeremaining = US_TO_MS(SwTimerReadValue (RegParams.pJoinDutyCycleTimer->timerId));
    50ae:	4d14      	ldr	r5, [pc, #80]	; (5100 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x8c>)
    50b0:	7d2b      	ldrb	r3, [r5, #20]
    50b2:	7d6a      	ldrb	r2, [r5, #21]
    50b4:	0212      	lsls	r2, r2, #8
    50b6:	431a      	orrs	r2, r3
    50b8:	7dab      	ldrb	r3, [r5, #22]
    50ba:	041b      	lsls	r3, r3, #16
    50bc:	431a      	orrs	r2, r3
    50be:	7deb      	ldrb	r3, [r5, #23]
    50c0:	061b      	lsls	r3, r3, #24
    50c2:	4313      	orrs	r3, r2
    50c4:	7a18      	ldrb	r0, [r3, #8]
    50c6:	4b11      	ldr	r3, [pc, #68]	; (510c <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x98>)
    50c8:	4798      	blx	r3
		timeremaining = timeremaining + RegParams.pJoinDutyCycleTimer->remainingtime;
    50ca:	7d2b      	ldrb	r3, [r5, #20]
    50cc:	7d6a      	ldrb	r2, [r5, #21]
    50ce:	0212      	lsls	r2, r2, #8
    50d0:	431a      	orrs	r2, r3
    50d2:	7dab      	ldrb	r3, [r5, #22]
    50d4:	041b      	lsls	r3, r3, #16
    50d6:	431a      	orrs	r2, r3
    50d8:	7deb      	ldrb	r3, [r5, #23]
    50da:	061b      	lsls	r3, r3, #24
    50dc:	4313      	orrs	r3, r2
    50de:	791d      	ldrb	r5, [r3, #4]
    50e0:	795a      	ldrb	r2, [r3, #5]
    50e2:	0212      	lsls	r2, r2, #8
    50e4:	432a      	orrs	r2, r5
    50e6:	799d      	ldrb	r5, [r3, #6]
    50e8:	042d      	lsls	r5, r5, #16
    50ea:	432a      	orrs	r2, r5
    50ec:	79dd      	ldrb	r5, [r3, #7]
    50ee:	062d      	lsls	r5, r5, #24
    50f0:	4315      	orrs	r5, r2
		timeremaining = US_TO_MS(SwTimerReadValue (RegParams.pJoinDutyCycleTimer->timerId));
    50f2:	21fa      	movs	r1, #250	; 0xfa
    50f4:	0089      	lsls	r1, r1, #2
    50f6:	4b06      	ldr	r3, [pc, #24]	; (5110 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x9c>)
    50f8:	4798      	blx	r3
		timeremaining = timeremaining + RegParams.pJoinDutyCycleTimer->remainingtime;
    50fa:	182d      	adds	r5, r5, r0
    50fc:	9501      	str	r5, [sp, #4]
    50fe:	e7ce      	b.n	509e <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x2a>
    5100:	2000112c 	.word	0x2000112c
    5104:	00008265 	.word	0x00008265
    5108:	00013549 	.word	0x00013549
    510c:	00008279 	.word	0x00008279
    5110:	00010399 	.word	0x00010399

00005114 <SearchAvailableChannel2>:
{
    5114:	b5f0      	push	{r4, r5, r6, r7, lr}
    5116:	46de      	mov	lr, fp
    5118:	4657      	mov	r7, sl
    511a:	464e      	mov	r6, r9
    511c:	4645      	mov	r5, r8
    511e:	b5e0      	push	{r5, r6, r7, lr}
    5120:	b087      	sub	sp, #28
    5122:	af00      	add	r7, sp, #0
    5124:	0004      	movs	r4, r0
    5126:	4688      	mov	r8, r1
    5128:	60f9      	str	r1, [r7, #12]
    512a:	0015      	movs	r5, r2
    512c:	607b      	str	r3, [r7, #4]
	uint8_t ChList[maxChannels];
    512e:	1dc3      	adds	r3, r0, #7
    5130:	08db      	lsrs	r3, r3, #3
    5132:	00db      	lsls	r3, r3, #3
    5134:	466a      	mov	r2, sp
    5136:	1ad3      	subs	r3, r2, r3
    5138:	469d      	mov	sp, r3
    513a:	613b      	str	r3, [r7, #16]
	memset(ChList, 0, sizeof(ChList));
    513c:	0002      	movs	r2, r0
    513e:	2100      	movs	r1, #0
    5140:	4668      	mov	r0, sp
    5142:	4b5c      	ldr	r3, [pc, #368]	; (52b4 <SearchAvailableChannel2+0x1a0>)
    5144:	4798      	blx	r3
	bool bandWithoutDutyCycle = (((1 << RegParams.band) & (ISM_EUBAND | ISM_ASBAND | (1 << ISM_JPN923))) == 0);
    5146:	232e      	movs	r3, #46	; 0x2e
    5148:	4a5b      	ldr	r2, [pc, #364]	; (52b8 <SearchAvailableChannel2+0x1a4>)
    514a:	5cd6      	ldrb	r6, [r2, r3]
    if(transmissionType == false)
    514c:	4643      	mov	r3, r8
    514e:	2b00      	cmp	r3, #0
    5150:	d148      	bne.n	51e4 <SearchAvailableChannel2+0xd0>
	    if(RegParams.FeaturesSupport & JOIN_BACKOFF_SUPPORT)
    5152:	3320      	adds	r3, #32
    5154:	5cd3      	ldrb	r3, [r2, r3]
    5156:	069b      	lsls	r3, r3, #26
    5158:	d431      	bmi.n	51be <SearchAvailableChannel2+0xaa>
		result = LORAWAN_NO_CHANNELS_FOUND;
    515a:	2010      	movs	r0, #16
	for (i = 0; i < maxChannels; i++)
    515c:	2c00      	cmp	r4, #0
    515e:	d100      	bne.n	5162 <SearchAvailableChannel2+0x4e>
    5160:	e093      	b.n	528a <SearchAvailableChannel2+0x176>
	bool bandWithoutDutyCycle = (((1 << RegParams.band) & (ISM_EUBAND | ISM_ASBAND | (1 << ISM_JPN923))) == 0);
    5162:	4b56      	ldr	r3, [pc, #344]	; (52bc <SearchAvailableChannel2+0x1a8>)
    5164:	4133      	asrs	r3, r6
    5166:	2201      	movs	r2, #1
    5168:	401a      	ands	r2, r3
    516a:	4690      	mov	r8, r2
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    516c:	4b52      	ldr	r3, [pc, #328]	; (52b8 <SearchAvailableChannel2+0x1a4>)
    516e:	7b19      	ldrb	r1, [r3, #12]
    5170:	7b5a      	ldrb	r2, [r3, #13]
    5172:	0212      	lsls	r2, r2, #8
    5174:	4311      	orrs	r1, r2
    5176:	7b9a      	ldrb	r2, [r3, #14]
    5178:	0412      	lsls	r2, r2, #16
    517a:	430a      	orrs	r2, r1
    517c:	7bd9      	ldrb	r1, [r3, #15]
    517e:	0609      	lsls	r1, r1, #24
    5180:	4311      	orrs	r1, r2
    5182:	468c      	mov	ip, r1
    5184:	7a18      	ldrb	r0, [r3, #8]
    5186:	7a5a      	ldrb	r2, [r3, #9]
    5188:	0212      	lsls	r2, r2, #8
    518a:	4302      	orrs	r2, r0
    518c:	7a98      	ldrb	r0, [r3, #10]
    518e:	0400      	lsls	r0, r0, #16
    5190:	4302      	orrs	r2, r0
    5192:	7ad8      	ldrb	r0, [r3, #11]
    5194:	0600      	lsls	r0, r0, #24
    5196:	4310      	orrs	r0, r2
			if ((RegParams.pChParams[i].status == ENABLED) &&
    5198:	791a      	ldrb	r2, [r3, #4]
    519a:	7959      	ldrb	r1, [r3, #5]
    519c:	0209      	lsls	r1, r1, #8
    519e:	4311      	orrs	r1, r2
    51a0:	799a      	ldrb	r2, [r3, #6]
    51a2:	0412      	lsls	r2, r2, #16
    51a4:	4311      	orrs	r1, r2
    51a6:	79da      	ldrb	r2, [r3, #7]
    51a8:	0612      	lsls	r2, r2, #24
    51aa:	430a      	orrs	r2, r1
    51ac:	0006      	movs	r6, r0
    51ae:	3608      	adds	r6, #8
    51b0:	3009      	adds	r0, #9
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    51b2:	2300      	movs	r3, #0
    51b4:	617b      	str	r3, [r7, #20]
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    51b6:	46aa      	mov	sl, r5
    51b8:	46a9      	mov	r9, r5
    51ba:	0025      	movs	r5, r4
    51bc:	e036      	b.n	522c <SearchAvailableChannel2+0x118>
		    if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) //check timerrunning
    51be:	0011      	movs	r1, r2
    51c0:	7d13      	ldrb	r3, [r2, #20]
    51c2:	7d52      	ldrb	r2, [r2, #21]
    51c4:	0212      	lsls	r2, r2, #8
    51c6:	431a      	orrs	r2, r3
    51c8:	7d8b      	ldrb	r3, [r1, #22]
    51ca:	041b      	lsls	r3, r3, #16
    51cc:	431a      	orrs	r2, r3
    51ce:	7dcb      	ldrb	r3, [r1, #23]
    51d0:	061b      	lsls	r3, r3, #24
    51d2:	4313      	orrs	r3, r2
    51d4:	7a18      	ldrb	r0, [r3, #8]
    51d6:	4b3a      	ldr	r3, [pc, #232]	; (52c0 <SearchAvailableChannel2+0x1ac>)
    51d8:	4798      	blx	r3
    51da:	0003      	movs	r3, r0
			    return LORAWAN_NO_CHANNELS_FOUND;
    51dc:	2010      	movs	r0, #16
		    if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) //check timerrunning
    51de:	2b00      	cmp	r3, #0
    51e0:	d0bb      	beq.n	515a <SearchAvailableChannel2+0x46>
    51e2:	e052      	b.n	528a <SearchAvailableChannel2+0x176>
	    if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    51e4:	4934      	ldr	r1, [pc, #208]	; (52b8 <SearchAvailableChannel2+0x1a4>)
    51e6:	23b2      	movs	r3, #178	; 0xb2
    51e8:	33ff      	adds	r3, #255	; 0xff
    51ea:	5ccb      	ldrb	r3, [r1, r3]
    51ec:	22d9      	movs	r2, #217	; 0xd9
    51ee:	0052      	lsls	r2, r2, #1
    51f0:	5c8a      	ldrb	r2, [r1, r2]
    51f2:	0212      	lsls	r2, r2, #8
    51f4:	431a      	orrs	r2, r3
    51f6:	23b4      	movs	r3, #180	; 0xb4
    51f8:	33ff      	adds	r3, #255	; 0xff
    51fa:	5ccb      	ldrb	r3, [r1, r3]
    51fc:	041b      	lsls	r3, r3, #16
    51fe:	431a      	orrs	r2, r3
    5200:	23da      	movs	r3, #218	; 0xda
    5202:	005b      	lsls	r3, r3, #1
    5204:	5ccb      	ldrb	r3, [r1, r3]
    5206:	061b      	lsls	r3, r3, #24
    5208:	4313      	orrs	r3, r2
		    return LORAWAN_NO_CHANNELS_FOUND;
    520a:	2010      	movs	r0, #16
	    if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    520c:	2b00      	cmp	r3, #0
    520e:	d0a4      	beq.n	515a <SearchAvailableChannel2+0x46>
    5210:	e03b      	b.n	528a <SearchAvailableChannel2+0x176>
					ChList[num] = i;
    5212:	693c      	ldr	r4, [r7, #16]
    5214:	6979      	ldr	r1, [r7, #20]
    5216:	5463      	strb	r3, [r4, r1]
					num++;
    5218:	3101      	adds	r1, #1
    521a:	b2c9      	uxtb	r1, r1
    521c:	6179      	str	r1, [r7, #20]
	for (i = 0; i < maxChannels; i++)
    521e:	3301      	adds	r3, #1
    5220:	b2db      	uxtb	r3, r3
    5222:	3202      	adds	r2, #2
    5224:	360c      	adds	r6, #12
    5226:	300c      	adds	r0, #12
    5228:	429d      	cmp	r5, r3
    522a:	d02a      	beq.n	5282 <SearchAvailableChannel2+0x16e>
			if ((RegParams.pChParams[i].status == ENABLED) &&
    522c:	7811      	ldrb	r1, [r2, #0]
    522e:	2900      	cmp	r1, #0
    5230:	d0f5      	beq.n	521e <SearchAvailableChannel2+0x10a>
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    5232:	7851      	ldrb	r1, [r2, #1]
    5234:	0709      	lsls	r1, r1, #28
    5236:	0f09      	lsrs	r1, r1, #28
			if ((RegParams.pChParams[i].status == ENABLED) &&
    5238:	4589      	cmp	r9, r1
    523a:	dbf0      	blt.n	521e <SearchAvailableChannel2+0x10a>
				(currDr <= RegParams.pChParams[i].dataRange.max)&&
    523c:	7851      	ldrb	r1, [r2, #1]
    523e:	0909      	lsrs	r1, r1, #4
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    5240:	458a      	cmp	sl, r1
    5242:	dcec      	bgt.n	521e <SearchAvailableChannel2+0x10a>
				(currDr <= RegParams.pChParams[i].dataRange.max)&&
    5244:	4641      	mov	r1, r8
    5246:	2900      	cmp	r1, #0
    5248:	d014      	beq.n	5274 <SearchAvailableChannel2+0x160>
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    524a:	7834      	ldrb	r4, [r6, #0]
    524c:	0061      	lsls	r1, r4, #1
    524e:	1909      	adds	r1, r1, r4
    5250:	0089      	lsls	r1, r1, #2
    5252:	4461      	add	r1, ip
    5254:	7a0c      	ldrb	r4, [r1, #8]
    5256:	46a3      	mov	fp, r4
    5258:	60b9      	str	r1, [r7, #8]
    525a:	7a4c      	ldrb	r4, [r1, #9]
    525c:	0224      	lsls	r4, r4, #8
    525e:	4659      	mov	r1, fp
    5260:	430c      	orrs	r4, r1
    5262:	68b9      	ldr	r1, [r7, #8]
    5264:	7a89      	ldrb	r1, [r1, #10]
    5266:	0409      	lsls	r1, r1, #16
    5268:	430c      	orrs	r4, r1
    526a:	68b9      	ldr	r1, [r7, #8]
    526c:	7ac9      	ldrb	r1, [r1, #11]
    526e:	0609      	lsls	r1, r1, #24
    5270:	4321      	orrs	r1, r4
    5272:	d1d4      	bne.n	521e <SearchAvailableChannel2+0x10a>
				if(((transmissionType == 0)  && (RegParams.pOtherChParams[i].joinRequestChannel == 1)) || (transmissionType != 0)) 
    5274:	68f9      	ldr	r1, [r7, #12]
    5276:	2900      	cmp	r1, #0
    5278:	d1cb      	bne.n	5212 <SearchAvailableChannel2+0xfe>
    527a:	7801      	ldrb	r1, [r0, #0]
    527c:	2900      	cmp	r1, #0
    527e:	d0ce      	beq.n	521e <SearchAvailableChannel2+0x10a>
    5280:	e7c7      	b.n	5212 <SearchAvailableChannel2+0xfe>
		result = LORAWAN_NO_CHANNELS_FOUND;
    5282:	2010      	movs	r0, #16
	if(0 != num)
    5284:	697c      	ldr	r4, [r7, #20]
    5286:	2c00      	cmp	r4, #0
    5288:	d107      	bne.n	529a <SearchAvailableChannel2+0x186>
}
    528a:	46bd      	mov	sp, r7
    528c:	b007      	add	sp, #28
    528e:	bc3c      	pop	{r2, r3, r4, r5}
    5290:	4690      	mov	r8, r2
    5292:	4699      	mov	r9, r3
    5294:	46a2      	mov	sl, r4
    5296:	46ab      	mov	fp, r5
    5298:	bdf0      	pop	{r4, r5, r6, r7, pc}
		randomNumber = rand() % num;
    529a:	4b0a      	ldr	r3, [pc, #40]	; (52c4 <SearchAvailableChannel2+0x1b0>)
    529c:	4798      	blx	r3
    529e:	0021      	movs	r1, r4
    52a0:	4b09      	ldr	r3, [pc, #36]	; (52c8 <SearchAvailableChannel2+0x1b4>)
    52a2:	4798      	blx	r3
		*channelIndex = ChList[randomNumber];
    52a4:	23ff      	movs	r3, #255	; 0xff
    52a6:	4019      	ands	r1, r3
    52a8:	693b      	ldr	r3, [r7, #16]
    52aa:	5c5b      	ldrb	r3, [r3, r1]
    52ac:	687a      	ldr	r2, [r7, #4]
    52ae:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    52b0:	2008      	movs	r0, #8
    52b2:	e7ea      	b.n	528a <SearchAvailableChannel2+0x176>
    52b4:	000135cd 	.word	0x000135cd
    52b8:	2000112c 	.word	0x2000112c
    52bc:	00007fe3 	.word	0x00007fe3
    52c0:	00008265 	.word	0x00008265
    52c4:	0001374d 	.word	0x0001374d
    52c8:	00010679 	.word	0x00010679

000052cc <LORAREG_GetAttr_FreeChannel2>:
{
    52cc:	b570      	push	{r4, r5, r6, lr}
	memcpy(&newFreeChannelReq,(NewFreeChannelReq_t *)attrInput,sizeof(NewFreeChannelReq_t));
    52ce:	784c      	ldrb	r4, [r1, #1]
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    52d0:	202a      	movs	r0, #42	; 0x2a
    52d2:	4d07      	ldr	r5, [pc, #28]	; (52f0 <LORAREG_GetAttr_FreeChannel2+0x24>)
    52d4:	562d      	ldrsb	r5, [r5, r0]
		return LORAWAN_INVALID_PARAMETER;
    52d6:	3820      	subs	r0, #32
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    52d8:	42ac      	cmp	r4, r5
    52da:	dd00      	ble.n	52de <LORAREG_GetAttr_FreeChannel2+0x12>
}
    52dc:	bd70      	pop	{r4, r5, r6, pc}
		result = SearchAvailableChannel2(newFreeChannelReq.maxChannels,newFreeChannelReq.transmissionType,newFreeChannelReq.currDr,(uint8_t*)attrOutput);
    52de:	7888      	ldrb	r0, [r1, #2]
    52e0:	7809      	ldrb	r1, [r1, #0]
    52e2:	0013      	movs	r3, r2
    52e4:	0002      	movs	r2, r0
    52e6:	0020      	movs	r0, r4
    52e8:	4c02      	ldr	r4, [pc, #8]	; (52f4 <LORAREG_GetAttr_FreeChannel2+0x28>)
    52ea:	47a0      	blx	r4
	return result;
    52ec:	e7f6      	b.n	52dc <LORAREG_GetAttr_FreeChannel2+0x10>
    52ee:	46c0      	nop			; (mov r8, r8)
    52f0:	2000112c 	.word	0x2000112c
    52f4:	00005115 	.word	0x00005115

000052f8 <setJoinBackoffCntl>:
{   
    52f8:	b500      	push	{lr}
    52fa:	b083      	sub	sp, #12
	memcpy(&joinbackoffcntl,attrInput,sizeof(bool));
    52fc:	780b      	ldrb	r3, [r1, #0]
    52fe:	466a      	mov	r2, sp
    5300:	71d3      	strb	r3, [r2, #7]
	if(joinbackoffcntl == false)
    5302:	2b00      	cmp	r3, #0
    5304:	d145      	bne.n	5392 <setJoinBackoffCntl+0x9a>
		if(RegParams.FeaturesSupport & JOIN_BACKOFF_SUPPORT)
    5306:	3320      	adds	r3, #32
    5308:	4a26      	ldr	r2, [pc, #152]	; (53a4 <setJoinBackoffCntl+0xac>)
    530a:	5cd3      	ldrb	r3, [r2, r3]
    530c:	069a      	lsls	r2, r3, #26
    530e:	d546      	bpl.n	539e <setJoinBackoffCntl+0xa6>
			RegParams.FeaturesSupport &= ~JOIN_BACKOFF_SUPPORT;
    5310:	4924      	ldr	r1, [pc, #144]	; (53a4 <setJoinBackoffCntl+0xac>)
    5312:	2220      	movs	r2, #32
    5314:	4393      	bics	r3, r2
    5316:	548b      	strb	r3, [r1, r2]
			if (SwTimerIsRunning(RegParams.pJoinBackoffTimer->timerId))
    5318:	7e0b      	ldrb	r3, [r1, #24]
    531a:	7e4a      	ldrb	r2, [r1, #25]
    531c:	0212      	lsls	r2, r2, #8
    531e:	431a      	orrs	r2, r3
    5320:	7e8b      	ldrb	r3, [r1, #26]
    5322:	041b      	lsls	r3, r3, #16
    5324:	431a      	orrs	r2, r3
    5326:	7ecb      	ldrb	r3, [r1, #27]
    5328:	061b      	lsls	r3, r3, #24
    532a:	4313      	orrs	r3, r2
    532c:	7818      	ldrb	r0, [r3, #0]
    532e:	4b1e      	ldr	r3, [pc, #120]	; (53a8 <setJoinBackoffCntl+0xb0>)
    5330:	4798      	blx	r3
    5332:	2800      	cmp	r0, #0
    5334:	d11e      	bne.n	5374 <setJoinBackoffCntl+0x7c>
			if (SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    5336:	491b      	ldr	r1, [pc, #108]	; (53a4 <setJoinBackoffCntl+0xac>)
    5338:	7d0b      	ldrb	r3, [r1, #20]
    533a:	7d4a      	ldrb	r2, [r1, #21]
    533c:	0212      	lsls	r2, r2, #8
    533e:	431a      	orrs	r2, r3
    5340:	7d8b      	ldrb	r3, [r1, #22]
    5342:	041b      	lsls	r3, r3, #16
    5344:	431a      	orrs	r2, r3
    5346:	7dcb      	ldrb	r3, [r1, #23]
    5348:	061b      	lsls	r3, r3, #24
    534a:	4313      	orrs	r3, r2
    534c:	7a18      	ldrb	r0, [r3, #8]
    534e:	4b16      	ldr	r3, [pc, #88]	; (53a8 <setJoinBackoffCntl+0xb0>)
    5350:	4798      	blx	r3
    5352:	2800      	cmp	r0, #0
    5354:	d023      	beq.n	539e <setJoinBackoffCntl+0xa6>
				SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    5356:	4913      	ldr	r1, [pc, #76]	; (53a4 <setJoinBackoffCntl+0xac>)
    5358:	7d0b      	ldrb	r3, [r1, #20]
    535a:	7d4a      	ldrb	r2, [r1, #21]
    535c:	0212      	lsls	r2, r2, #8
    535e:	431a      	orrs	r2, r3
    5360:	7d8b      	ldrb	r3, [r1, #22]
    5362:	041b      	lsls	r3, r3, #16
    5364:	431a      	orrs	r2, r3
    5366:	7dcb      	ldrb	r3, [r1, #23]
    5368:	061b      	lsls	r3, r3, #24
    536a:	4313      	orrs	r3, r2
    536c:	7a18      	ldrb	r0, [r3, #8]
    536e:	4b0f      	ldr	r3, [pc, #60]	; (53ac <setJoinBackoffCntl+0xb4>)
    5370:	4798      	blx	r3
    5372:	e014      	b.n	539e <setJoinBackoffCntl+0xa6>
				SwTimerStop(RegParams.pJoinBackoffTimer->timerId);
    5374:	490b      	ldr	r1, [pc, #44]	; (53a4 <setJoinBackoffCntl+0xac>)
    5376:	7e0b      	ldrb	r3, [r1, #24]
    5378:	7e4a      	ldrb	r2, [r1, #25]
    537a:	0212      	lsls	r2, r2, #8
    537c:	431a      	orrs	r2, r3
    537e:	7e8b      	ldrb	r3, [r1, #26]
    5380:	041b      	lsls	r3, r3, #16
    5382:	431a      	orrs	r2, r3
    5384:	7ecb      	ldrb	r3, [r1, #27]
    5386:	061b      	lsls	r3, r3, #24
    5388:	4313      	orrs	r3, r2
    538a:	7818      	ldrb	r0, [r3, #0]
    538c:	4b07      	ldr	r3, [pc, #28]	; (53ac <setJoinBackoffCntl+0xb4>)
    538e:	4798      	blx	r3
    5390:	e7d1      	b.n	5336 <setJoinBackoffCntl+0x3e>
		RegParams.FeaturesSupport |= JOIN_BACKOFF_SUPPORT;
    5392:	4904      	ldr	r1, [pc, #16]	; (53a4 <setJoinBackoffCntl+0xac>)
    5394:	2220      	movs	r2, #32
    5396:	5c8b      	ldrb	r3, [r1, r2]
    5398:	2020      	movs	r0, #32
    539a:	4303      	orrs	r3, r0
    539c:	548b      	strb	r3, [r1, r2]
}
    539e:	2008      	movs	r0, #8
    53a0:	b003      	add	sp, #12
    53a2:	bd00      	pop	{pc}
    53a4:	2000112c 	.word	0x2000112c
    53a8:	00008265 	.word	0x00008265
    53ac:	000083d9 	.word	0x000083d9

000053b0 <setDutyCycleTimer>:
{
    53b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    53b2:	46de      	mov	lr, fp
    53b4:	4657      	mov	r7, sl
    53b6:	464e      	mov	r6, r9
    53b8:	4645      	mov	r5, r8
    53ba:	b5e0      	push	{r5, r6, r7, lr}
    53bc:	b087      	sub	sp, #28
	memcpy(&updateDCTimer,attrInput,sizeof(UpdateDutyCycleTimer_t));
    53be:	2206      	movs	r2, #6
    53c0:	a804      	add	r0, sp, #16
    53c2:	4bc9      	ldr	r3, [pc, #804]	; (56e8 <setDutyCycleTimer+0x338>)
    53c4:	4798      	blx	r3
    bandId = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].subBandId;
    53c6:	49c9      	ldr	r1, [pc, #804]	; (56ec <setDutyCycleTimer+0x33c>)
    53c8:	7a0b      	ldrb	r3, [r1, #8]
    53ca:	7a4a      	ldrb	r2, [r1, #9]
    53cc:	0212      	lsls	r2, r2, #8
    53ce:	4313      	orrs	r3, r2
    53d0:	7a8a      	ldrb	r2, [r1, #10]
    53d2:	0412      	lsls	r2, r2, #16
    53d4:	431a      	orrs	r2, r3
    53d6:	7acb      	ldrb	r3, [r1, #11]
    53d8:	061b      	lsls	r3, r3, #24
    53da:	431a      	orrs	r2, r3
    53dc:	232f      	movs	r3, #47	; 0x2f
    53de:	5cc9      	ldrb	r1, [r1, r3]
    53e0:	004b      	lsls	r3, r1, #1
    53e2:	185b      	adds	r3, r3, r1
    53e4:	009b      	lsls	r3, r3, #2
    53e6:	189b      	adds	r3, r3, r2
    53e8:	7a1e      	ldrb	r6, [r3, #8]
	if (bandId == 0 && RegParams.band == ISM_JPN923)
    53ea:	2e00      	cmp	r6, #0
    53ec:	d105      	bne.n	53fa <setDutyCycleTimer+0x4a>
    53ee:	232e      	movs	r3, #46	; 0x2e
    53f0:	4abe      	ldr	r2, [pc, #760]	; (56ec <setDutyCycleTimer+0x33c>)
    53f2:	5cd3      	ldrb	r3, [r2, r3]
    53f4:	2b05      	cmp	r3, #5
    53f6:	d100      	bne.n	53fa <setDutyCycleTimer+0x4a>
    53f8:	e162      	b.n	56c0 <setDutyCycleTimer+0x310>
	if(updateDCTimer.joining != 1)
    53fa:	ab04      	add	r3, sp, #16
    53fc:	791b      	ldrb	r3, [r3, #4]
    53fe:	2b00      	cmp	r3, #0
    5400:	d16a      	bne.n	54d8 <setDutyCycleTimer+0x128>
		RegParams.pSubBandParams[bandId].subBandTimeout = ((uint32_t)updateDCTimer.timeOnAir * ((uint32_t)RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] - 1));
    5402:	a904      	add	r1, sp, #16
    5404:	880a      	ldrh	r2, [r1, #0]
    5406:	48b9      	ldr	r0, [pc, #740]	; (56ec <setDutyCycleTimer+0x33c>)
    5408:	7b07      	ldrb	r7, [r0, #12]
    540a:	7b43      	ldrb	r3, [r0, #13]
    540c:	021b      	lsls	r3, r3, #8
    540e:	433b      	orrs	r3, r7
    5410:	7b87      	ldrb	r7, [r0, #14]
    5412:	043f      	lsls	r7, r7, #16
    5414:	431f      	orrs	r7, r3
    5416:	7bc4      	ldrb	r4, [r0, #15]
    5418:	0624      	lsls	r4, r4, #24
    541a:	4327      	orrs	r7, r4
    541c:	0074      	lsls	r4, r6, #1
    541e:	19a4      	adds	r4, r4, r6
    5420:	00a4      	lsls	r4, r4, #2
    5422:	0035      	movs	r5, r6
    5424:	35d4      	adds	r5, #212	; 0xd4
    5426:	006d      	lsls	r5, r5, #1
    5428:	1945      	adds	r5, r0, r5
    542a:	796b      	ldrb	r3, [r5, #5]
    542c:	469c      	mov	ip, r3
    542e:	79ab      	ldrb	r3, [r5, #6]
    5430:	021b      	lsls	r3, r3, #8
    5432:	4665      	mov	r5, ip
    5434:	432b      	orrs	r3, r5
    5436:	3b01      	subs	r3, #1
    5438:	4353      	muls	r3, r2
    543a:	19e4      	adds	r4, r4, r7
    543c:	7223      	strb	r3, [r4, #8]
    543e:	0a1d      	lsrs	r5, r3, #8
    5440:	7265      	strb	r5, [r4, #9]
    5442:	0c1d      	lsrs	r5, r3, #16
    5444:	72a5      	strb	r5, [r4, #10]
    5446:	0e1b      	lsrs	r3, r3, #24
    5448:	72e3      	strb	r3, [r4, #11]
		RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = (uint32_t)updateDCTimer.timeOnAir * ((uint32_t) updateDCTimer.aggDutyCycle - 1);
    544a:	884b      	ldrh	r3, [r1, #2]
    544c:	3b01      	subs	r3, #1
    544e:	435a      	muls	r2, r3
    5450:	23b2      	movs	r3, #178	; 0xb2
    5452:	33ff      	adds	r3, #255	; 0xff
    5454:	54c2      	strb	r2, [r0, r3]
    5456:	0a11      	lsrs	r1, r2, #8
    5458:	18c0      	adds	r0, r0, r3
    545a:	7041      	strb	r1, [r0, #1]
    545c:	0c11      	lsrs	r1, r2, #16
    545e:	7081      	strb	r1, [r0, #2]
    5460:	0e12      	lsrs	r2, r2, #24
    5462:	70c2      	strb	r2, [r0, #3]
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    5464:	49a1      	ldr	r1, [pc, #644]	; (56ec <setDutyCycleTimer+0x33c>)
    5466:	7c0b      	ldrb	r3, [r1, #16]
    5468:	7c4a      	ldrb	r2, [r1, #17]
    546a:	0212      	lsls	r2, r2, #8
    546c:	431a      	orrs	r2, r3
    546e:	7c8b      	ldrb	r3, [r1, #18]
    5470:	041b      	lsls	r3, r3, #16
    5472:	431a      	orrs	r2, r3
    5474:	7ccb      	ldrb	r3, [r1, #19]
    5476:	061b      	lsls	r3, r3, #24
    5478:	4313      	orrs	r3, r2
    547a:	7918      	ldrb	r0, [r3, #4]
    547c:	4b9c      	ldr	r3, [pc, #624]	; (56f0 <setDutyCycleTimer+0x340>)
    547e:	4798      	blx	r3
    uint32_t delta = 0, minimSubBandTimer = UINT32_MAX, ticks,nextTimer;
    5480:	2300      	movs	r3, #0
    5482:	4699      	mov	r9, r3
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    5484:	2800      	cmp	r0, #0
    5486:	d136      	bne.n	54f6 <setDutyCycleTimer+0x146>
	minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    5488:	4a98      	ldr	r2, [pc, #608]	; (56ec <setDutyCycleTimer+0x33c>)
    548a:	7b13      	ldrb	r3, [r2, #12]
    548c:	7b51      	ldrb	r1, [r2, #13]
    548e:	0209      	lsls	r1, r1, #8
    5490:	430b      	orrs	r3, r1
    5492:	7b91      	ldrb	r1, [r2, #14]
    5494:	0409      	lsls	r1, r1, #16
    5496:	4319      	orrs	r1, r3
    5498:	7bd3      	ldrb	r3, [r2, #15]
    549a:	061b      	lsls	r3, r3, #24
    549c:	4319      	orrs	r1, r3
    549e:	0073      	lsls	r3, r6, #1
    54a0:	199b      	adds	r3, r3, r6
    54a2:	009b      	lsls	r3, r3, #2
    54a4:	185b      	adds	r3, r3, r1
    54a6:	7a18      	ldrb	r0, [r3, #8]
    54a8:	7a59      	ldrb	r1, [r3, #9]
    54aa:	0209      	lsls	r1, r1, #8
    54ac:	4301      	orrs	r1, r0
    54ae:	7a98      	ldrb	r0, [r3, #10]
    54b0:	0400      	lsls	r0, r0, #16
    54b2:	4301      	orrs	r1, r0
    54b4:	7ad8      	ldrb	r0, [r3, #11]
    54b6:	0600      	lsls	r0, r0, #24
    54b8:	4308      	orrs	r0, r1
    54ba:	9003      	str	r0, [sp, #12]
	for(i = 0; i < RegParams.maxSubBands; i++)
    54bc:	2329      	movs	r3, #41	; 0x29
    54be:	5cd3      	ldrb	r3, [r2, r3]
    54c0:	2b00      	cmp	r3, #0
    54c2:	d100      	bne.n	54c6 <setDutyCycleTimer+0x116>
    54c4:	e09c      	b.n	5600 <setDutyCycleTimer+0x250>
    54c6:	2200      	movs	r2, #0
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    54c8:	4d88      	ldr	r5, [pc, #544]	; (56ec <setDutyCycleTimer+0x33c>)
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    54ca:	002f      	movs	r7, r5
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    54cc:	2300      	movs	r3, #0
    54ce:	469a      	mov	sl, r3
	for(i = 0; i < RegParams.maxSubBands; i++)
    54d0:	46a8      	mov	r8, r5
    54d2:	2329      	movs	r3, #41	; 0x29
    54d4:	469c      	mov	ip, r3
    54d6:	e051      	b.n	557c <setDutyCycleTimer+0x1cc>
		RegParams.joinDutyCycleTimeout = (uint32_t)updateDCTimer.timeOnAir * ((uint32_t) updateDCTimer.aggDutyCycle - 1);
    54d8:	a904      	add	r1, sp, #16
    54da:	884a      	ldrh	r2, [r1, #2]
    54dc:	3a01      	subs	r2, #1
    54de:	880b      	ldrh	r3, [r1, #0]
    54e0:	4353      	muls	r3, r2
    54e2:	4a82      	ldr	r2, [pc, #520]	; (56ec <setDutyCycleTimer+0x33c>)
    54e4:	323e      	adds	r2, #62	; 0x3e
    54e6:	7013      	strb	r3, [r2, #0]
    54e8:	0a19      	lsrs	r1, r3, #8
    54ea:	7051      	strb	r1, [r2, #1]
    54ec:	0c19      	lsrs	r1, r3, #16
    54ee:	7091      	strb	r1, [r2, #2]
    54f0:	0e1b      	lsrs	r3, r3, #24
    54f2:	70d3      	strb	r3, [r2, #3]
    54f4:	e7b6      	b.n	5464 <setDutyCycleTimer+0xb4>
		SwTimerStop(RegParams.pDutyCycleTimer->timerId);
    54f6:	4c7d      	ldr	r4, [pc, #500]	; (56ec <setDutyCycleTimer+0x33c>)
    54f8:	7c23      	ldrb	r3, [r4, #16]
    54fa:	7c62      	ldrb	r2, [r4, #17]
    54fc:	0212      	lsls	r2, r2, #8
    54fe:	431a      	orrs	r2, r3
    5500:	7ca3      	ldrb	r3, [r4, #18]
    5502:	041b      	lsls	r3, r3, #16
    5504:	431a      	orrs	r2, r3
    5506:	7ce3      	ldrb	r3, [r4, #19]
    5508:	061b      	lsls	r3, r3, #24
    550a:	4313      	orrs	r3, r2
    550c:	7918      	ldrb	r0, [r3, #4]
    550e:	4b79      	ldr	r3, [pc, #484]	; (56f4 <setDutyCycleTimer+0x344>)
    5510:	4798      	blx	r3
		ticks = SwTimerReadValue(RegParams.pDutyCycleTimer->timerId);
    5512:	7c23      	ldrb	r3, [r4, #16]
    5514:	7c62      	ldrb	r2, [r4, #17]
    5516:	0212      	lsls	r2, r2, #8
    5518:	431a      	orrs	r2, r3
    551a:	7ca3      	ldrb	r3, [r4, #18]
    551c:	041b      	lsls	r3, r3, #16
    551e:	431a      	orrs	r2, r3
    5520:	7ce3      	ldrb	r3, [r4, #19]
    5522:	061b      	lsls	r3, r3, #24
    5524:	4313      	orrs	r3, r2
    5526:	7918      	ldrb	r0, [r3, #4]
    5528:	4b73      	ldr	r3, [pc, #460]	; (56f8 <setDutyCycleTimer+0x348>)
    552a:	4798      	blx	r3
		delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    552c:	7c23      	ldrb	r3, [r4, #16]
    552e:	7c62      	ldrb	r2, [r4, #17]
    5530:	0212      	lsls	r2, r2, #8
    5532:	431a      	orrs	r2, r3
    5534:	7ca3      	ldrb	r3, [r4, #18]
    5536:	041b      	lsls	r3, r3, #16
    5538:	431a      	orrs	r2, r3
    553a:	7ce3      	ldrb	r3, [r4, #19]
    553c:	061b      	lsls	r3, r3, #24
    553e:	4313      	orrs	r3, r2
    5540:	781c      	ldrb	r4, [r3, #0]
    5542:	785a      	ldrb	r2, [r3, #1]
    5544:	0212      	lsls	r2, r2, #8
    5546:	4322      	orrs	r2, r4
    5548:	789c      	ldrb	r4, [r3, #2]
    554a:	0424      	lsls	r4, r4, #16
    554c:	4322      	orrs	r2, r4
    554e:	78dc      	ldrb	r4, [r3, #3]
    5550:	0624      	lsls	r4, r4, #24
    5552:	4314      	orrs	r4, r2
    5554:	21fa      	movs	r1, #250	; 0xfa
    5556:	0089      	lsls	r1, r1, #2
    5558:	4b68      	ldr	r3, [pc, #416]	; (56fc <setDutyCycleTimer+0x34c>)
    555a:	4798      	blx	r3
    555c:	1a23      	subs	r3, r4, r0
    555e:	4699      	mov	r9, r3
    5560:	e792      	b.n	5488 <setDutyCycleTimer+0xd8>
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    5562:	4651      	mov	r1, sl
    5564:	7219      	strb	r1, [r3, #8]
    5566:	7259      	strb	r1, [r3, #9]
    5568:	7299      	strb	r1, [r3, #10]
    556a:	72d9      	strb	r1, [r3, #11]
    556c:	e02c      	b.n	55c8 <setDutyCycleTimer+0x218>
	for(i = 0; i < RegParams.maxSubBands; i++)
    556e:	3201      	adds	r2, #1
    5570:	b2d2      	uxtb	r2, r2
    5572:	4643      	mov	r3, r8
    5574:	4661      	mov	r1, ip
    5576:	5c5b      	ldrb	r3, [r3, r1]
    5578:	4293      	cmp	r3, r2
    557a:	d941      	bls.n	5600 <setDutyCycleTimer+0x250>
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    557c:	4296      	cmp	r6, r2
    557e:	d0f6      	beq.n	556e <setDutyCycleTimer+0x1be>
    5580:	0054      	lsls	r4, r2, #1
    5582:	18a4      	adds	r4, r4, r2
    5584:	00a4      	lsls	r4, r4, #2
    5586:	7b2b      	ldrb	r3, [r5, #12]
    5588:	7b69      	ldrb	r1, [r5, #13]
    558a:	0209      	lsls	r1, r1, #8
    558c:	4319      	orrs	r1, r3
    558e:	7bab      	ldrb	r3, [r5, #14]
    5590:	041b      	lsls	r3, r3, #16
    5592:	4319      	orrs	r1, r3
    5594:	7beb      	ldrb	r3, [r5, #15]
    5596:	061b      	lsls	r3, r3, #24
    5598:	430b      	orrs	r3, r1
    559a:	191b      	adds	r3, r3, r4
    559c:	7a18      	ldrb	r0, [r3, #8]
    559e:	7a59      	ldrb	r1, [r3, #9]
    55a0:	0209      	lsls	r1, r1, #8
    55a2:	4301      	orrs	r1, r0
    55a4:	7a98      	ldrb	r0, [r3, #10]
    55a6:	0400      	lsls	r0, r0, #16
    55a8:	4308      	orrs	r0, r1
    55aa:	7ad9      	ldrb	r1, [r3, #11]
    55ac:	0609      	lsls	r1, r1, #24
    55ae:	4301      	orrs	r1, r0
    55b0:	d0dd      	beq.n	556e <setDutyCycleTimer+0x1be>
			if(RegParams.pSubBandParams[i].subBandTimeout > delta)
    55b2:	4589      	cmp	r9, r1
    55b4:	d2d5      	bcs.n	5562 <setDutyCycleTimer+0x1b2>
				          RegParams.pSubBandParams[i].subBandTimeout - delta;
    55b6:	4648      	mov	r0, r9
    55b8:	1a09      	subs	r1, r1, r0
				RegParams.pSubBandParams[i].subBandTimeout = 
    55ba:	7219      	strb	r1, [r3, #8]
    55bc:	0a08      	lsrs	r0, r1, #8
    55be:	7258      	strb	r0, [r3, #9]
    55c0:	0c08      	lsrs	r0, r1, #16
    55c2:	7298      	strb	r0, [r3, #10]
    55c4:	0e09      	lsrs	r1, r1, #24
    55c6:	72d9      	strb	r1, [r3, #11]
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    55c8:	7b3b      	ldrb	r3, [r7, #12]
    55ca:	7b79      	ldrb	r1, [r7, #13]
    55cc:	0209      	lsls	r1, r1, #8
    55ce:	4319      	orrs	r1, r3
    55d0:	7bbb      	ldrb	r3, [r7, #14]
    55d2:	041b      	lsls	r3, r3, #16
    55d4:	4319      	orrs	r1, r3
    55d6:	7bfb      	ldrb	r3, [r7, #15]
    55d8:	061b      	lsls	r3, r3, #24
    55da:	430b      	orrs	r3, r1
    55dc:	191c      	adds	r4, r3, r4
    55de:	7a23      	ldrb	r3, [r4, #8]
    55e0:	7a61      	ldrb	r1, [r4, #9]
    55e2:	0209      	lsls	r1, r1, #8
    55e4:	4319      	orrs	r1, r3
    55e6:	7aa3      	ldrb	r3, [r4, #10]
    55e8:	041b      	lsls	r3, r3, #16
    55ea:	4319      	orrs	r1, r3
    55ec:	7ae3      	ldrb	r3, [r4, #11]
    55ee:	061b      	lsls	r3, r3, #24
    55f0:	430b      	orrs	r3, r1
    55f2:	9903      	ldr	r1, [sp, #12]
    55f4:	428b      	cmp	r3, r1
    55f6:	d8ba      	bhi.n	556e <setDutyCycleTimer+0x1be>
    55f8:	2b00      	cmp	r3, #0
    55fa:	d0b8      	beq.n	556e <setDutyCycleTimer+0x1be>
				minimSubBandTimer = RegParams.pSubBandParams[i].subBandTimeout;
    55fc:	9303      	str	r3, [sp, #12]
    55fe:	e7b6      	b.n	556e <setDutyCycleTimer+0x1be>
	if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout != 0)
    5600:	493a      	ldr	r1, [pc, #232]	; (56ec <setDutyCycleTimer+0x33c>)
    5602:	23b2      	movs	r3, #178	; 0xb2
    5604:	33ff      	adds	r3, #255	; 0xff
    5606:	5ccb      	ldrb	r3, [r1, r3]
    5608:	22d9      	movs	r2, #217	; 0xd9
    560a:	0052      	lsls	r2, r2, #1
    560c:	5c8a      	ldrb	r2, [r1, r2]
    560e:	0212      	lsls	r2, r2, #8
    5610:	431a      	orrs	r2, r3
    5612:	23b4      	movs	r3, #180	; 0xb4
    5614:	33ff      	adds	r3, #255	; 0xff
    5616:	5ccb      	ldrb	r3, [r1, r3]
    5618:	041b      	lsls	r3, r3, #16
    561a:	431a      	orrs	r2, r3
    561c:	23da      	movs	r3, #218	; 0xda
    561e:	005b      	lsls	r3, r3, #1
    5620:	5ccb      	ldrb	r3, [r1, r3]
    5622:	061b      	lsls	r3, r3, #24
    5624:	4313      	orrs	r3, r2
    5626:	d00f      	beq.n	5648 <setDutyCycleTimer+0x298>
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout > delta)
    5628:	4599      	cmp	r9, r3
    562a:	d251      	bcs.n	56d0 <setDutyCycleTimer+0x320>
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout - delta;
    562c:	000a      	movs	r2, r1
    562e:	4649      	mov	r1, r9
    5630:	1a5b      	subs	r3, r3, r1
    5632:	21b2      	movs	r1, #178	; 0xb2
    5634:	31ff      	adds	r1, #255	; 0xff
    5636:	5453      	strb	r3, [r2, r1]
    5638:	0a19      	lsrs	r1, r3, #8
    563a:	32b2      	adds	r2, #178	; 0xb2
    563c:	32ff      	adds	r2, #255	; 0xff
    563e:	7051      	strb	r1, [r2, #1]
    5640:	0c19      	lsrs	r1, r3, #16
    5642:	7091      	strb	r1, [r2, #2]
    5644:	0e1b      	lsrs	r3, r3, #24
    5646:	70d3      	strb	r3, [r2, #3]
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout >= minimSubBandTimer)
    5648:	4a28      	ldr	r2, [pc, #160]	; (56ec <setDutyCycleTimer+0x33c>)
    564a:	23b2      	movs	r3, #178	; 0xb2
    564c:	33ff      	adds	r3, #255	; 0xff
    564e:	5cd1      	ldrb	r1, [r2, r3]
    5650:	3301      	adds	r3, #1
    5652:	5cd3      	ldrb	r3, [r2, r3]
    5654:	021b      	lsls	r3, r3, #8
    5656:	430b      	orrs	r3, r1
    5658:	21b4      	movs	r1, #180	; 0xb4
    565a:	31ff      	adds	r1, #255	; 0xff
    565c:	5c51      	ldrb	r1, [r2, r1]
    565e:	0409      	lsls	r1, r1, #16
    5660:	430b      	orrs	r3, r1
    5662:	21da      	movs	r1, #218	; 0xda
    5664:	0049      	lsls	r1, r1, #1
    5666:	5c51      	ldrb	r1, [r2, r1]
    5668:	0609      	lsls	r1, r1, #24
    566a:	4319      	orrs	r1, r3
    566c:	9a03      	ldr	r2, [sp, #12]
    566e:	4291      	cmp	r1, r2
    5670:	d200      	bcs.n	5674 <setDutyCycleTimer+0x2c4>
    5672:	0011      	movs	r1, r2
		RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    5674:	4b1d      	ldr	r3, [pc, #116]	; (56ec <setDutyCycleTimer+0x33c>)
    5676:	7c1a      	ldrb	r2, [r3, #16]
    5678:	7c58      	ldrb	r0, [r3, #17]
    567a:	0200      	lsls	r0, r0, #8
    567c:	4310      	orrs	r0, r2
    567e:	7c9a      	ldrb	r2, [r3, #18]
    5680:	0412      	lsls	r2, r2, #16
    5682:	4310      	orrs	r0, r2
    5684:	7cda      	ldrb	r2, [r3, #19]
    5686:	0612      	lsls	r2, r2, #24
    5688:	4302      	orrs	r2, r0
    568a:	7011      	strb	r1, [r2, #0]
    568c:	0a08      	lsrs	r0, r1, #8
    568e:	7050      	strb	r0, [r2, #1]
    5690:	0c08      	lsrs	r0, r1, #16
    5692:	7090      	strb	r0, [r2, #2]
    5694:	0e08      	lsrs	r0, r1, #24
    5696:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    5698:	22fa      	movs	r2, #250	; 0xfa
    569a:	0092      	lsls	r2, r2, #2
    569c:	4351      	muls	r1, r2
    569e:	7c18      	ldrb	r0, [r3, #16]
    56a0:	7c5a      	ldrb	r2, [r3, #17]
    56a2:	0212      	lsls	r2, r2, #8
    56a4:	4310      	orrs	r0, r2
    56a6:	7c9a      	ldrb	r2, [r3, #18]
    56a8:	0412      	lsls	r2, r2, #16
    56aa:	4302      	orrs	r2, r0
    56ac:	7cdb      	ldrb	r3, [r3, #19]
    56ae:	061b      	lsls	r3, r3, #24
    56b0:	4313      	orrs	r3, r2
    56b2:	7918      	ldrb	r0, [r3, #4]
    56b4:	2300      	movs	r3, #0
    56b6:	9300      	str	r3, [sp, #0]
    56b8:	4b11      	ldr	r3, [pc, #68]	; (5700 <setDutyCycleTimer+0x350>)
    56ba:	2200      	movs	r2, #0
    56bc:	4c11      	ldr	r4, [pc, #68]	; (5704 <setDutyCycleTimer+0x354>)
    56be:	47a0      	blx	r4
}
    56c0:	2008      	movs	r0, #8
    56c2:	b007      	add	sp, #28
    56c4:	bc3c      	pop	{r2, r3, r4, r5}
    56c6:	4690      	mov	r8, r2
    56c8:	4699      	mov	r9, r3
    56ca:	46a2      	mov	sl, r4
    56cc:	46ab      	mov	fp, r5
    56ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    56d0:	4b06      	ldr	r3, [pc, #24]	; (56ec <setDutyCycleTimer+0x33c>)
    56d2:	2100      	movs	r1, #0
    56d4:	22b2      	movs	r2, #178	; 0xb2
    56d6:	32ff      	adds	r2, #255	; 0xff
    56d8:	5499      	strb	r1, [r3, r2]
    56da:	189b      	adds	r3, r3, r2
    56dc:	2200      	movs	r2, #0
    56de:	705a      	strb	r2, [r3, #1]
    56e0:	709a      	strb	r2, [r3, #2]
    56e2:	70da      	strb	r2, [r3, #3]
    56e4:	e7b0      	b.n	5648 <setDutyCycleTimer+0x298>
    56e6:	46c0      	nop			; (mov r8, r8)
    56e8:	00013549 	.word	0x00013549
    56ec:	2000112c 	.word	0x2000112c
    56f0:	00008265 	.word	0x00008265
    56f4:	000083d9 	.word	0x000083d9
    56f8:	00008279 	.word	0x00008279
    56fc:	00010399 	.word	0x00010399
    5700:	00005709 	.word	0x00005709
    5704:	000080cd 	.word	0x000080cd

00005708 <DutyCycleCallback>:
{
    5708:	b5f0      	push	{r4, r5, r6, r7, lr}
    570a:	46de      	mov	lr, fp
    570c:	4657      	mov	r7, sl
    570e:	464e      	mov	r6, r9
    5710:	4645      	mov	r5, r8
    5712:	b5e0      	push	{r5, r6, r7, lr}
    5714:	b087      	sub	sp, #28
	uint32_t DutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    5716:	4980      	ldr	r1, [pc, #512]	; (5918 <DutyCycleCallback+0x210>)
    5718:	23b2      	movs	r3, #178	; 0xb2
    571a:	33ff      	adds	r3, #255	; 0xff
    571c:	5cca      	ldrb	r2, [r1, r3]
    571e:	3301      	adds	r3, #1
    5720:	5ccb      	ldrb	r3, [r1, r3]
    5722:	021b      	lsls	r3, r3, #8
    5724:	431a      	orrs	r2, r3
    5726:	23b4      	movs	r3, #180	; 0xb4
    5728:	33ff      	adds	r3, #255	; 0xff
    572a:	5ccb      	ldrb	r3, [r1, r3]
    572c:	041b      	lsls	r3, r3, #16
    572e:	4313      	orrs	r3, r2
    5730:	22da      	movs	r2, #218	; 0xda
    5732:	0052      	lsls	r2, r2, #1
    5734:	5c8a      	ldrb	r2, [r1, r2]
    5736:	0612      	lsls	r2, r2, #24
    5738:	431a      	orrs	r2, r3
    573a:	9205      	str	r2, [sp, #20]
    for (i=0; i < RegParams.maxSubBands; i++)
    573c:	2329      	movs	r3, #41	; 0x29
    573e:	5ccb      	ldrb	r3, [r1, r3]
    5740:	2b00      	cmp	r3, #0
    5742:	d100      	bne.n	5746 <DutyCycleCallback+0x3e>
    5744:	e0df      	b.n	5906 <DutyCycleCallback+0x1fe>
    5746:	2600      	movs	r6, #0
    5748:	2300      	movs	r3, #0
    574a:	9304      	str	r3, [sp, #16]
    574c:	3b01      	subs	r3, #1
    574e:	9303      	str	r3, [sp, #12]
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    5750:	000f      	movs	r7, r1
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    5752:	4688      	mov	r8, r1
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    5754:	468c      	mov	ip, r1
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    5756:	2300      	movs	r3, #0
    5758:	469b      	mov	fp, r3
    for (i=0; i < RegParams.maxSubBands; i++)
    575a:	468a      	mov	sl, r1
    575c:	2329      	movs	r3, #41	; 0x29
    575e:	4699      	mov	r9, r3
    5760:	e00c      	b.n	577c <DutyCycleCallback+0x74>
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    5762:	465a      	mov	r2, fp
    5764:	721a      	strb	r2, [r3, #8]
    5766:	725a      	strb	r2, [r3, #9]
    5768:	729a      	strb	r2, [r3, #10]
    576a:	72da      	strb	r2, [r3, #11]
    576c:	e03f      	b.n	57ee <DutyCycleCallback+0xe6>
    for (i=0; i < RegParams.maxSubBands; i++)
    576e:	3601      	adds	r6, #1
    5770:	b2f6      	uxtb	r6, r6
    5772:	4653      	mov	r3, sl
    5774:	464a      	mov	r2, r9
    5776:	5c9b      	ldrb	r3, [r3, r2]
    5778:	42b3      	cmp	r3, r6
    577a:	d95a      	bls.n	5832 <DutyCycleCallback+0x12a>
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    577c:	0071      	lsls	r1, r6, #1
    577e:	1989      	adds	r1, r1, r6
    5780:	0089      	lsls	r1, r1, #2
    5782:	7b3b      	ldrb	r3, [r7, #12]
    5784:	7b7a      	ldrb	r2, [r7, #13]
    5786:	0212      	lsls	r2, r2, #8
    5788:	431a      	orrs	r2, r3
    578a:	7bbb      	ldrb	r3, [r7, #14]
    578c:	041b      	lsls	r3, r3, #16
    578e:	431a      	orrs	r2, r3
    5790:	7bfb      	ldrb	r3, [r7, #15]
    5792:	061b      	lsls	r3, r3, #24
    5794:	4313      	orrs	r3, r2
    5796:	185b      	adds	r3, r3, r1
    5798:	7a1a      	ldrb	r2, [r3, #8]
    579a:	7a58      	ldrb	r0, [r3, #9]
    579c:	0200      	lsls	r0, r0, #8
    579e:	4310      	orrs	r0, r2
    57a0:	7a9a      	ldrb	r2, [r3, #10]
    57a2:	0412      	lsls	r2, r2, #16
    57a4:	4310      	orrs	r0, r2
    57a6:	7ada      	ldrb	r2, [r3, #11]
    57a8:	0612      	lsls	r2, r2, #24
    57aa:	4302      	orrs	r2, r0
    57ac:	d0df      	beq.n	576e <DutyCycleCallback+0x66>
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    57ae:	4640      	mov	r0, r8
    57b0:	7c05      	ldrb	r5, [r0, #16]
    57b2:	7c44      	ldrb	r4, [r0, #17]
    57b4:	0224      	lsls	r4, r4, #8
    57b6:	4325      	orrs	r5, r4
    57b8:	7c80      	ldrb	r0, [r0, #18]
    57ba:	0400      	lsls	r0, r0, #16
    57bc:	4305      	orrs	r5, r0
    57be:	4640      	mov	r0, r8
    57c0:	7cc0      	ldrb	r0, [r0, #19]
    57c2:	0600      	lsls	r0, r0, #24
    57c4:	4328      	orrs	r0, r5
    57c6:	7804      	ldrb	r4, [r0, #0]
    57c8:	7845      	ldrb	r5, [r0, #1]
    57ca:	022d      	lsls	r5, r5, #8
    57cc:	4325      	orrs	r5, r4
    57ce:	7884      	ldrb	r4, [r0, #2]
    57d0:	0424      	lsls	r4, r4, #16
    57d2:	4325      	orrs	r5, r4
    57d4:	78c4      	ldrb	r4, [r0, #3]
    57d6:	0624      	lsls	r4, r4, #24
    57d8:	432c      	orrs	r4, r5
    57da:	42a2      	cmp	r2, r4
    57dc:	d9c1      	bls.n	5762 <DutyCycleCallback+0x5a>
                RegParams.pSubBandParams[i].subBandTimeout = RegParams.pSubBandParams[i].subBandTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    57de:	1b12      	subs	r2, r2, r4
    57e0:	721a      	strb	r2, [r3, #8]
    57e2:	0a10      	lsrs	r0, r2, #8
    57e4:	7258      	strb	r0, [r3, #9]
    57e6:	0c10      	lsrs	r0, r2, #16
    57e8:	7298      	strb	r0, [r3, #10]
    57ea:	0e12      	lsrs	r2, r2, #24
    57ec:	72da      	strb	r2, [r3, #11]
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    57ee:	4663      	mov	r3, ip
    57f0:	7b1b      	ldrb	r3, [r3, #12]
    57f2:	4662      	mov	r2, ip
    57f4:	7b52      	ldrb	r2, [r2, #13]
    57f6:	0212      	lsls	r2, r2, #8
    57f8:	431a      	orrs	r2, r3
    57fa:	4663      	mov	r3, ip
    57fc:	7b9b      	ldrb	r3, [r3, #14]
    57fe:	041b      	lsls	r3, r3, #16
    5800:	431a      	orrs	r2, r3
    5802:	4663      	mov	r3, ip
    5804:	7bdb      	ldrb	r3, [r3, #15]
    5806:	061b      	lsls	r3, r3, #24
    5808:	4313      	orrs	r3, r2
    580a:	1859      	adds	r1, r3, r1
    580c:	7a0b      	ldrb	r3, [r1, #8]
    580e:	7a4a      	ldrb	r2, [r1, #9]
    5810:	0212      	lsls	r2, r2, #8
    5812:	431a      	orrs	r2, r3
    5814:	7a8b      	ldrb	r3, [r1, #10]
    5816:	041b      	lsls	r3, r3, #16
    5818:	431a      	orrs	r2, r3
    581a:	7acb      	ldrb	r3, [r1, #11]
    581c:	061b      	lsls	r3, r3, #24
    581e:	4313      	orrs	r3, r2
    5820:	9a03      	ldr	r2, [sp, #12]
    5822:	4293      	cmp	r3, r2
    5824:	d8a3      	bhi.n	576e <DutyCycleCallback+0x66>
    5826:	2b00      	cmp	r3, #0
    5828:	d0a1      	beq.n	576e <DutyCycleCallback+0x66>
                minimSubBandTimer  = RegParams.pSubBandParams[i].subBandTimeout;
    582a:	9303      	str	r3, [sp, #12]
                found = 1;
    582c:	2301      	movs	r3, #1
    582e:	9304      	str	r3, [sp, #16]
    5830:	e79d      	b.n	576e <DutyCycleCallback+0x66>
    if (( DutyCycleTimeout != 0 ))
    5832:	9b05      	ldr	r3, [sp, #20]
    5834:	2b00      	cmp	r3, #0
    5836:	d031      	beq.n	589c <DutyCycleCallback+0x194>
	    if (DutyCycleTimeout > RegParams.pDutyCycleTimer->lastTimerValue)
    5838:	4937      	ldr	r1, [pc, #220]	; (5918 <DutyCycleCallback+0x210>)
    583a:	7c0b      	ldrb	r3, [r1, #16]
    583c:	7c4a      	ldrb	r2, [r1, #17]
    583e:	0212      	lsls	r2, r2, #8
    5840:	431a      	orrs	r2, r3
    5842:	7c8b      	ldrb	r3, [r1, #18]
    5844:	041b      	lsls	r3, r3, #16
    5846:	431a      	orrs	r2, r3
    5848:	7ccb      	ldrb	r3, [r1, #19]
    584a:	061b      	lsls	r3, r3, #24
    584c:	4313      	orrs	r3, r2
    584e:	7819      	ldrb	r1, [r3, #0]
    5850:	785a      	ldrb	r2, [r3, #1]
    5852:	0212      	lsls	r2, r2, #8
    5854:	430a      	orrs	r2, r1
    5856:	7899      	ldrb	r1, [r3, #2]
    5858:	0409      	lsls	r1, r1, #16
    585a:	430a      	orrs	r2, r1
    585c:	78d9      	ldrb	r1, [r3, #3]
    585e:	0609      	lsls	r1, r1, #24
    5860:	4311      	orrs	r1, r2
    5862:	9a05      	ldr	r2, [sp, #20]
    5864:	428a      	cmp	r2, r1
    5866:	d90f      	bls.n	5888 <DutyCycleCallback+0x180>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = DutyCycleTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    5868:	1a51      	subs	r1, r2, r1
    586a:	4b2b      	ldr	r3, [pc, #172]	; (5918 <DutyCycleCallback+0x210>)
    586c:	22b2      	movs	r2, #178	; 0xb2
    586e:	32ff      	adds	r2, #255	; 0xff
    5870:	5499      	strb	r1, [r3, r2]
    5872:	0a0a      	lsrs	r2, r1, #8
    5874:	33b2      	adds	r3, #178	; 0xb2
    5876:	33ff      	adds	r3, #255	; 0xff
    5878:	705a      	strb	r2, [r3, #1]
    587a:	0c0a      	lsrs	r2, r1, #16
    587c:	709a      	strb	r2, [r3, #2]
    587e:	0e0a      	lsrs	r2, r1, #24
    5880:	70da      	strb	r2, [r3, #3]
		if(DutyCycleTimeout)
    5882:	2900      	cmp	r1, #0
    5884:	d10e      	bne.n	58a4 <DutyCycleCallback+0x19c>
    5886:	e009      	b.n	589c <DutyCycleCallback+0x194>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    5888:	4b23      	ldr	r3, [pc, #140]	; (5918 <DutyCycleCallback+0x210>)
    588a:	2100      	movs	r1, #0
    588c:	22b2      	movs	r2, #178	; 0xb2
    588e:	32ff      	adds	r2, #255	; 0xff
    5890:	5499      	strb	r1, [r3, r2]
    5892:	189b      	adds	r3, r3, r2
    5894:	2200      	movs	r2, #0
    5896:	705a      	strb	r2, [r3, #1]
    5898:	709a      	strb	r2, [r3, #2]
    589a:	70da      	strb	r2, [r3, #3]
    if ( found == 1 )
    589c:	9b04      	ldr	r3, [sp, #16]
    589e:	2b00      	cmp	r3, #0
    58a0:	d02a      	beq.n	58f8 <DutyCycleCallback+0x1f0>
    58a2:	2100      	movs	r1, #0
    58a4:	9a03      	ldr	r2, [sp, #12]
    58a6:	4291      	cmp	r1, r2
    58a8:	d200      	bcs.n	58ac <DutyCycleCallback+0x1a4>
    58aa:	0011      	movs	r1, r2
        RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    58ac:	4b1a      	ldr	r3, [pc, #104]	; (5918 <DutyCycleCallback+0x210>)
    58ae:	7c1a      	ldrb	r2, [r3, #16]
    58b0:	7c58      	ldrb	r0, [r3, #17]
    58b2:	0200      	lsls	r0, r0, #8
    58b4:	4310      	orrs	r0, r2
    58b6:	7c9a      	ldrb	r2, [r3, #18]
    58b8:	0412      	lsls	r2, r2, #16
    58ba:	4310      	orrs	r0, r2
    58bc:	7cda      	ldrb	r2, [r3, #19]
    58be:	0612      	lsls	r2, r2, #24
    58c0:	4302      	orrs	r2, r0
    58c2:	7011      	strb	r1, [r2, #0]
    58c4:	0a08      	lsrs	r0, r1, #8
    58c6:	7050      	strb	r0, [r2, #1]
    58c8:	0c08      	lsrs	r0, r1, #16
    58ca:	7090      	strb	r0, [r2, #2]
    58cc:	0e08      	lsrs	r0, r1, #24
    58ce:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    58d0:	22fa      	movs	r2, #250	; 0xfa
    58d2:	0092      	lsls	r2, r2, #2
    58d4:	4351      	muls	r1, r2
    58d6:	7c18      	ldrb	r0, [r3, #16]
    58d8:	7c5a      	ldrb	r2, [r3, #17]
    58da:	0212      	lsls	r2, r2, #8
    58dc:	4310      	orrs	r0, r2
    58de:	7c9a      	ldrb	r2, [r3, #18]
    58e0:	0412      	lsls	r2, r2, #16
    58e2:	4302      	orrs	r2, r0
    58e4:	7cdb      	ldrb	r3, [r3, #19]
    58e6:	061b      	lsls	r3, r3, #24
    58e8:	4313      	orrs	r3, r2
    58ea:	7918      	ldrb	r0, [r3, #4]
    58ec:	2300      	movs	r3, #0
    58ee:	9300      	str	r3, [sp, #0]
    58f0:	4b0a      	ldr	r3, [pc, #40]	; (591c <DutyCycleCallback+0x214>)
    58f2:	2200      	movs	r2, #0
    58f4:	4c0a      	ldr	r4, [pc, #40]	; (5920 <DutyCycleCallback+0x218>)
    58f6:	47a0      	blx	r4
}
    58f8:	b007      	add	sp, #28
    58fa:	bc3c      	pop	{r2, r3, r4, r5}
    58fc:	4690      	mov	r8, r2
    58fe:	4699      	mov	r9, r3
    5900:	46a2      	mov	sl, r4
    5902:	46ab      	mov	fp, r5
    5904:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (( DutyCycleTimeout != 0 ))
    5906:	9b05      	ldr	r3, [sp, #20]
    5908:	2b00      	cmp	r3, #0
    590a:	d0f5      	beq.n	58f8 <DutyCycleCallback+0x1f0>
    bool found = 0;
    590c:	2300      	movs	r3, #0
    590e:	9304      	str	r3, [sp, #16]
    uint32_t minimSubBandTimer = UINT32_MAX;
    5910:	3b01      	subs	r3, #1
    5912:	9303      	str	r3, [sp, #12]
    5914:	e790      	b.n	5838 <DutyCycleCallback+0x130>
    5916:	46c0      	nop			; (mov r8, r8)
    5918:	2000112c 	.word	0x2000112c
    591c:	00005709 	.word	0x00005709
    5920:	000080cd 	.word	0x000080cd

00005924 <setJoinBackOffTimer>:
{
    5924:	b510      	push	{r4, lr}
    5926:	b084      	sub	sp, #16
	memcpy(&startJoinBackOffTimer,attrInput,sizeof(bool));
    5928:	780b      	ldrb	r3, [r1, #0]
    592a:	220f      	movs	r2, #15
    592c:	446a      	add	r2, sp
    592e:	7013      	strb	r3, [r2, #0]
	if(startJoinBackOffTimer == true)
    5930:	2b00      	cmp	r3, #0
    5932:	d113      	bne.n	595c <setJoinBackOffTimer+0x38>
		SwTimerStop(RegParams.pJoinBackoffTimer->timerId);
    5934:	4c13      	ldr	r4, [pc, #76]	; (5984 <setJoinBackOffTimer+0x60>)
    5936:	7e23      	ldrb	r3, [r4, #24]
    5938:	7e62      	ldrb	r2, [r4, #25]
    593a:	0212      	lsls	r2, r2, #8
    593c:	431a      	orrs	r2, r3
    593e:	7ea3      	ldrb	r3, [r4, #26]
    5940:	041b      	lsls	r3, r3, #16
    5942:	431a      	orrs	r2, r3
    5944:	7ee3      	ldrb	r3, [r4, #27]
    5946:	061b      	lsls	r3, r3, #24
    5948:	4313      	orrs	r3, r2
    594a:	7818      	ldrb	r0, [r3, #0]
    594c:	4b0e      	ldr	r3, [pc, #56]	; (5988 <setJoinBackOffTimer+0x64>)
    594e:	4798      	blx	r3
		RegParams.joinbccount = 0;
    5950:	2200      	movs	r2, #0
    5952:	2342      	movs	r3, #66	; 0x42
    5954:	54e2      	strb	r2, [r4, r3]
}
    5956:	2008      	movs	r0, #8
    5958:	b004      	add	sp, #16
    595a:	bd10      	pop	{r4, pc}
		SwTimerStart (RegParams.pJoinBackoffTimer->timerId, MS_TO_US(BACKOFF_BASE_TIME_IN_MS), SW_TIMEOUT_RELATIVE, (void *)JoinBackoffCallback, NULL);
    595c:	4909      	ldr	r1, [pc, #36]	; (5984 <setJoinBackOffTimer+0x60>)
    595e:	7e0b      	ldrb	r3, [r1, #24]
    5960:	7e4a      	ldrb	r2, [r1, #25]
    5962:	0212      	lsls	r2, r2, #8
    5964:	431a      	orrs	r2, r3
    5966:	7e8b      	ldrb	r3, [r1, #26]
    5968:	041b      	lsls	r3, r3, #16
    596a:	431a      	orrs	r2, r3
    596c:	7ecb      	ldrb	r3, [r1, #27]
    596e:	061b      	lsls	r3, r3, #24
    5970:	4313      	orrs	r3, r2
    5972:	7818      	ldrb	r0, [r3, #0]
    5974:	2300      	movs	r3, #0
    5976:	9300      	str	r3, [sp, #0]
    5978:	4b04      	ldr	r3, [pc, #16]	; (598c <setJoinBackOffTimer+0x68>)
    597a:	2200      	movs	r2, #0
    597c:	4904      	ldr	r1, [pc, #16]	; (5990 <setJoinBackOffTimer+0x6c>)
    597e:	4c05      	ldr	r4, [pc, #20]	; (5994 <setJoinBackOffTimer+0x70>)
    5980:	47a0      	blx	r4
    5982:	e7e8      	b.n	5956 <setJoinBackOffTimer+0x32>
    5984:	2000112c 	.word	0x2000112c
    5988:	000083d9 	.word	0x000083d9
    598c:	00006031 	.word	0x00006031
    5990:	6b49d200 	.word	0x6b49d200
    5994:	000080cd 	.word	0x000080cd

00005998 <setJoinDutyCycleTimer>:
{
    5998:	b530      	push	{r4, r5, lr}
    599a:	b085      	sub	sp, #20
	memcpy(&UpdateJoinDutyCycleTimer,attrInput,sizeof(UpdateJoinDutyCycleTimer_t));
    599c:	ac02      	add	r4, sp, #8
    599e:	2208      	movs	r2, #8
    59a0:	0020      	movs	r0, r4
    59a2:	4b93      	ldr	r3, [pc, #588]	; (5bf0 <setJoinDutyCycleTimer+0x258>)
    59a4:	4798      	blx	r3
	if(UpdateJoinDutyCycleTimer.startJoinDutyCycleTimer == true)
    59a6:	7923      	ldrb	r3, [r4, #4]
    59a8:	2b00      	cmp	r3, #0
    59aa:	d100      	bne.n	59ae <setJoinDutyCycleTimer+0x16>
    59ac:	e0f8      	b.n	5ba0 <setJoinDutyCycleTimer+0x208>
			if(RegParams.joinbccount < AGGREGATEDTIME_1HR)
    59ae:	2342      	movs	r3, #66	; 0x42
    59b0:	4a90      	ldr	r2, [pc, #576]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    59b2:	5cd3      	ldrb	r3, [r2, r3]
    59b4:	2b01      	cmp	r3, #1
    59b6:	d800      	bhi.n	59ba <setJoinDutyCycleTimer+0x22>
    59b8:	e081      	b.n	5abe <setJoinDutyCycleTimer+0x126>
			else if (RegParams.joinbccount < AGGREGATEDTIME_10HR)
    59ba:	2b13      	cmp	r3, #19
    59bc:	d900      	bls.n	59c0 <setJoinDutyCycleTimer+0x28>
    59be:	e08d      	b.n	5adc <setJoinDutyCycleTimer+0x144>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_10HR - 1);
    59c0:	4b8d      	ldr	r3, [pc, #564]	; (5bf8 <setJoinDutyCycleTimer+0x260>)
    59c2:	9a02      	ldr	r2, [sp, #8]
    59c4:	4353      	muls	r3, r2
    59c6:	4a8b      	ldr	r2, [pc, #556]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    59c8:	323e      	adds	r2, #62	; 0x3e
    59ca:	7013      	strb	r3, [r2, #0]
    59cc:	0a19      	lsrs	r1, r3, #8
    59ce:	7051      	strb	r1, [r2, #1]
    59d0:	0c19      	lsrs	r1, r3, #16
    59d2:	7091      	strb	r1, [r2, #2]
    59d4:	0e1b      	lsrs	r3, r3, #24
    59d6:	70d3      	strb	r3, [r2, #3]
		if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    59d8:	4986      	ldr	r1, [pc, #536]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    59da:	7d0b      	ldrb	r3, [r1, #20]
    59dc:	7d4a      	ldrb	r2, [r1, #21]
    59de:	0212      	lsls	r2, r2, #8
    59e0:	431a      	orrs	r2, r3
    59e2:	7d8b      	ldrb	r3, [r1, #22]
    59e4:	041b      	lsls	r3, r3, #16
    59e6:	431a      	orrs	r2, r3
    59e8:	7dcb      	ldrb	r3, [r1, #23]
    59ea:	061b      	lsls	r3, r3, #24
    59ec:	4313      	orrs	r3, r2
    59ee:	7a18      	ldrb	r0, [r3, #8]
    59f0:	4b82      	ldr	r3, [pc, #520]	; (5bfc <setJoinDutyCycleTimer+0x264>)
    59f2:	4798      	blx	r3
	uint32_t delta = 0,ticks;
    59f4:	2400      	movs	r4, #0
		if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    59f6:	2800      	cmp	r0, #0
    59f8:	d17d      	bne.n	5af6 <setJoinDutyCycleTimer+0x15e>
		if(RegParams.joinDutyCycleTimeout != 0)
    59fa:	4b7e      	ldr	r3, [pc, #504]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    59fc:	213e      	movs	r1, #62	; 0x3e
    59fe:	5c59      	ldrb	r1, [r3, r1]
    5a00:	203f      	movs	r0, #63	; 0x3f
    5a02:	5c18      	ldrb	r0, [r3, r0]
    5a04:	0200      	lsls	r0, r0, #8
    5a06:	4308      	orrs	r0, r1
    5a08:	2140      	movs	r1, #64	; 0x40
    5a0a:	5c59      	ldrb	r1, [r3, r1]
    5a0c:	0409      	lsls	r1, r1, #16
    5a0e:	4308      	orrs	r0, r1
    5a10:	2141      	movs	r1, #65	; 0x41
    5a12:	5c59      	ldrb	r1, [r3, r1]
    5a14:	0609      	lsls	r1, r1, #24
    5a16:	4301      	orrs	r1, r0
    5a18:	d100      	bne.n	5a1c <setJoinDutyCycleTimer+0x84>
    5a1a:	e0e5      	b.n	5be8 <setJoinDutyCycleTimer+0x250>
			if(RegParams.joinDutyCycleTimeout > delta)
    5a1c:	428c      	cmp	r4, r1
    5a1e:	d300      	bcc.n	5a22 <setJoinDutyCycleTimer+0x8a>
    5a20:	e0b6      	b.n	5b90 <setJoinDutyCycleTimer+0x1f8>
				RegParams.joinDutyCycleTimeout = RegParams.joinDutyCycleTimeout - delta;
    5a22:	1b09      	subs	r1, r1, r4
    5a24:	333e      	adds	r3, #62	; 0x3e
    5a26:	7019      	strb	r1, [r3, #0]
    5a28:	0a0a      	lsrs	r2, r1, #8
    5a2a:	705a      	strb	r2, [r3, #1]
    5a2c:	0c0a      	lsrs	r2, r1, #16
    5a2e:	709a      	strb	r2, [r3, #2]
    5a30:	0e0a      	lsrs	r2, r1, #24
    5a32:	70da      	strb	r2, [r3, #3]
				if(RegParams.joinDutyCycleTimeout > US_TO_MS(SWTIMER_MAX_TIMEOUT))
    5a34:	4b72      	ldr	r3, [pc, #456]	; (5c00 <setJoinDutyCycleTimer+0x268>)
    5a36:	4299      	cmp	r1, r3
    5a38:	d800      	bhi.n	5a3c <setJoinDutyCycleTimer+0xa4>
    5a3a:	e093      	b.n	5b64 <setJoinDutyCycleTimer+0x1cc>
					RegParams.pJoinDutyCycleTimer->remainingtime =RegParams.joinDutyCycleTimeout - (US_TO_MS(SWTIMER_MAX_TIMEOUT)) ;
    5a3c:	4c6d      	ldr	r4, [pc, #436]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5a3e:	7d23      	ldrb	r3, [r4, #20]
    5a40:	7d62      	ldrb	r2, [r4, #21]
    5a42:	0212      	lsls	r2, r2, #8
    5a44:	431a      	orrs	r2, r3
    5a46:	7da3      	ldrb	r3, [r4, #22]
    5a48:	041b      	lsls	r3, r3, #16
    5a4a:	431a      	orrs	r2, r3
    5a4c:	7de3      	ldrb	r3, [r4, #23]
    5a4e:	061b      	lsls	r3, r3, #24
    5a50:	4313      	orrs	r3, r2
    5a52:	4a6c      	ldr	r2, [pc, #432]	; (5c04 <setJoinDutyCycleTimer+0x26c>)
    5a54:	4694      	mov	ip, r2
    5a56:	4461      	add	r1, ip
    5a58:	7119      	strb	r1, [r3, #4]
    5a5a:	0a0a      	lsrs	r2, r1, #8
    5a5c:	715a      	strb	r2, [r3, #5]
    5a5e:	0c0a      	lsrs	r2, r1, #16
    5a60:	719a      	strb	r2, [r3, #6]
    5a62:	0e09      	lsrs	r1, r1, #24
    5a64:	71d9      	strb	r1, [r3, #7]
					SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, SWTIMER_MAX_TIMEOUT, SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    5a66:	7d23      	ldrb	r3, [r4, #20]
    5a68:	7d62      	ldrb	r2, [r4, #21]
    5a6a:	0212      	lsls	r2, r2, #8
    5a6c:	431a      	orrs	r2, r3
    5a6e:	7da3      	ldrb	r3, [r4, #22]
    5a70:	041b      	lsls	r3, r3, #16
    5a72:	431a      	orrs	r2, r3
    5a74:	7de3      	ldrb	r3, [r4, #23]
    5a76:	061b      	lsls	r3, r3, #24
    5a78:	4313      	orrs	r3, r2
    5a7a:	7a18      	ldrb	r0, [r3, #8]
    5a7c:	2300      	movs	r3, #0
    5a7e:	9300      	str	r3, [sp, #0]
    5a80:	4b61      	ldr	r3, [pc, #388]	; (5c08 <setJoinDutyCycleTimer+0x270>)
    5a82:	2200      	movs	r2, #0
    5a84:	4961      	ldr	r1, [pc, #388]	; (5c0c <setJoinDutyCycleTimer+0x274>)
    5a86:	4d62      	ldr	r5, [pc, #392]	; (5c10 <setJoinDutyCycleTimer+0x278>)
    5a88:	47a8      	blx	r5
					RegParams.joinDutyCycleTimeout = RegParams.joinDutyCycleTimeout - (US_TO_MS(SWTIMER_MAX_TIMEOUT));
    5a8a:	233e      	movs	r3, #62	; 0x3e
    5a8c:	5ce3      	ldrb	r3, [r4, r3]
    5a8e:	223f      	movs	r2, #63	; 0x3f
    5a90:	5ca2      	ldrb	r2, [r4, r2]
    5a92:	0212      	lsls	r2, r2, #8
    5a94:	431a      	orrs	r2, r3
    5a96:	2340      	movs	r3, #64	; 0x40
    5a98:	5ce3      	ldrb	r3, [r4, r3]
    5a9a:	041b      	lsls	r3, r3, #16
    5a9c:	431a      	orrs	r2, r3
    5a9e:	2341      	movs	r3, #65	; 0x41
    5aa0:	5ce3      	ldrb	r3, [r4, r3]
    5aa2:	061b      	lsls	r3, r3, #24
    5aa4:	4313      	orrs	r3, r2
    5aa6:	4a57      	ldr	r2, [pc, #348]	; (5c04 <setJoinDutyCycleTimer+0x26c>)
    5aa8:	4694      	mov	ip, r2
    5aaa:	4463      	add	r3, ip
    5aac:	343e      	adds	r4, #62	; 0x3e
    5aae:	7023      	strb	r3, [r4, #0]
    5ab0:	0a1a      	lsrs	r2, r3, #8
    5ab2:	7062      	strb	r2, [r4, #1]
    5ab4:	0c1a      	lsrs	r2, r3, #16
    5ab6:	70a2      	strb	r2, [r4, #2]
    5ab8:	0e1b      	lsrs	r3, r3, #24
    5aba:	70e3      	strb	r3, [r4, #3]
    5abc:	e094      	b.n	5be8 <setJoinDutyCycleTimer+0x250>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_1HR - 1);
    5abe:	9a02      	ldr	r2, [sp, #8]
    5ac0:	0053      	lsls	r3, r2, #1
    5ac2:	189b      	adds	r3, r3, r2
    5ac4:	015a      	lsls	r2, r3, #5
    5ac6:	189b      	adds	r3, r3, r2
    5ac8:	4a4a      	ldr	r2, [pc, #296]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5aca:	323e      	adds	r2, #62	; 0x3e
    5acc:	7013      	strb	r3, [r2, #0]
    5ace:	0a19      	lsrs	r1, r3, #8
    5ad0:	7051      	strb	r1, [r2, #1]
    5ad2:	0c19      	lsrs	r1, r3, #16
    5ad4:	7091      	strb	r1, [r2, #2]
    5ad6:	0e1b      	lsrs	r3, r3, #24
    5ad8:	70d3      	strb	r3, [r2, #3]
    5ada:	e77d      	b.n	59d8 <setJoinDutyCycleTimer+0x40>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_24HR - 1);
    5adc:	4b4d      	ldr	r3, [pc, #308]	; (5c14 <setJoinDutyCycleTimer+0x27c>)
    5ade:	9a02      	ldr	r2, [sp, #8]
    5ae0:	4353      	muls	r3, r2
    5ae2:	4a44      	ldr	r2, [pc, #272]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5ae4:	323e      	adds	r2, #62	; 0x3e
    5ae6:	7013      	strb	r3, [r2, #0]
    5ae8:	0a19      	lsrs	r1, r3, #8
    5aea:	7051      	strb	r1, [r2, #1]
    5aec:	0c19      	lsrs	r1, r3, #16
    5aee:	7091      	strb	r1, [r2, #2]
    5af0:	0e1b      	lsrs	r3, r3, #24
    5af2:	70d3      	strb	r3, [r2, #3]
    5af4:	e770      	b.n	59d8 <setJoinDutyCycleTimer+0x40>
			ticks = SwTimerReadValue(RegParams.pJoinDutyCycleTimer->timerId);
    5af6:	4c3f      	ldr	r4, [pc, #252]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5af8:	7d23      	ldrb	r3, [r4, #20]
    5afa:	7d62      	ldrb	r2, [r4, #21]
    5afc:	0212      	lsls	r2, r2, #8
    5afe:	431a      	orrs	r2, r3
    5b00:	7da3      	ldrb	r3, [r4, #22]
    5b02:	041b      	lsls	r3, r3, #16
    5b04:	431a      	orrs	r2, r3
    5b06:	7de3      	ldrb	r3, [r4, #23]
    5b08:	061b      	lsls	r3, r3, #24
    5b0a:	4313      	orrs	r3, r2
    5b0c:	7a18      	ldrb	r0, [r3, #8]
    5b0e:	4b42      	ldr	r3, [pc, #264]	; (5c18 <setJoinDutyCycleTimer+0x280>)
    5b10:	4798      	blx	r3
    5b12:	0005      	movs	r5, r0
			SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    5b14:	7d23      	ldrb	r3, [r4, #20]
    5b16:	7d62      	ldrb	r2, [r4, #21]
    5b18:	0212      	lsls	r2, r2, #8
    5b1a:	431a      	orrs	r2, r3
    5b1c:	7da3      	ldrb	r3, [r4, #22]
    5b1e:	041b      	lsls	r3, r3, #16
    5b20:	431a      	orrs	r2, r3
    5b22:	7de3      	ldrb	r3, [r4, #23]
    5b24:	061b      	lsls	r3, r3, #24
    5b26:	4313      	orrs	r3, r2
    5b28:	7a18      	ldrb	r0, [r3, #8]
    5b2a:	4b3c      	ldr	r3, [pc, #240]	; (5c1c <setJoinDutyCycleTimer+0x284>)
    5b2c:	4798      	blx	r3
			delta = RegParams.pJoinDutyCycleTimer->lastTimerInterval- US_TO_MS(ticks);
    5b2e:	7d23      	ldrb	r3, [r4, #20]
    5b30:	7d62      	ldrb	r2, [r4, #21]
    5b32:	0212      	lsls	r2, r2, #8
    5b34:	431a      	orrs	r2, r3
    5b36:	7da3      	ldrb	r3, [r4, #22]
    5b38:	041b      	lsls	r3, r3, #16
    5b3a:	431a      	orrs	r2, r3
    5b3c:	7de3      	ldrb	r3, [r4, #23]
    5b3e:	061b      	lsls	r3, r3, #24
    5b40:	4313      	orrs	r3, r2
    5b42:	781a      	ldrb	r2, [r3, #0]
    5b44:	785c      	ldrb	r4, [r3, #1]
    5b46:	0224      	lsls	r4, r4, #8
    5b48:	4322      	orrs	r2, r4
    5b4a:	789c      	ldrb	r4, [r3, #2]
    5b4c:	0424      	lsls	r4, r4, #16
    5b4e:	4314      	orrs	r4, r2
    5b50:	78da      	ldrb	r2, [r3, #3]
    5b52:	0612      	lsls	r2, r2, #24
    5b54:	4314      	orrs	r4, r2
    5b56:	21fa      	movs	r1, #250	; 0xfa
    5b58:	0089      	lsls	r1, r1, #2
    5b5a:	0028      	movs	r0, r5
    5b5c:	4b30      	ldr	r3, [pc, #192]	; (5c20 <setJoinDutyCycleTimer+0x288>)
    5b5e:	4798      	blx	r3
    5b60:	1a24      	subs	r4, r4, r0
    5b62:	e74a      	b.n	59fa <setJoinDutyCycleTimer+0x62>
				SwTimerStart (RegParams.pJoinDutyCycleTimer->timerId, MS_TO_US(RegParams.joinDutyCycleTimeout), SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    5b64:	20fa      	movs	r0, #250	; 0xfa
    5b66:	0080      	lsls	r0, r0, #2
    5b68:	4341      	muls	r1, r0
    5b6a:	4c22      	ldr	r4, [pc, #136]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5b6c:	7d23      	ldrb	r3, [r4, #20]
    5b6e:	7d62      	ldrb	r2, [r4, #21]
    5b70:	0212      	lsls	r2, r2, #8
    5b72:	431a      	orrs	r2, r3
    5b74:	7da3      	ldrb	r3, [r4, #22]
    5b76:	041b      	lsls	r3, r3, #16
    5b78:	431a      	orrs	r2, r3
    5b7a:	7de3      	ldrb	r3, [r4, #23]
    5b7c:	061b      	lsls	r3, r3, #24
    5b7e:	4313      	orrs	r3, r2
    5b80:	7a18      	ldrb	r0, [r3, #8]
    5b82:	2300      	movs	r3, #0
    5b84:	9300      	str	r3, [sp, #0]
    5b86:	4b20      	ldr	r3, [pc, #128]	; (5c08 <setJoinDutyCycleTimer+0x270>)
    5b88:	2200      	movs	r2, #0
    5b8a:	4c21      	ldr	r4, [pc, #132]	; (5c10 <setJoinDutyCycleTimer+0x278>)
    5b8c:	47a0      	blx	r4
    5b8e:	e02b      	b.n	5be8 <setJoinDutyCycleTimer+0x250>
				RegParams.joinDutyCycleTimeout = 0;
    5b90:	4b18      	ldr	r3, [pc, #96]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5b92:	333e      	adds	r3, #62	; 0x3e
    5b94:	2200      	movs	r2, #0
    5b96:	701a      	strb	r2, [r3, #0]
    5b98:	705a      	strb	r2, [r3, #1]
    5b9a:	709a      	strb	r2, [r3, #2]
    5b9c:	70da      	strb	r2, [r3, #3]
    5b9e:	e023      	b.n	5be8 <setJoinDutyCycleTimer+0x250>
		SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    5ba0:	4c14      	ldr	r4, [pc, #80]	; (5bf4 <setJoinDutyCycleTimer+0x25c>)
    5ba2:	7d23      	ldrb	r3, [r4, #20]
    5ba4:	7d62      	ldrb	r2, [r4, #21]
    5ba6:	0212      	lsls	r2, r2, #8
    5ba8:	431a      	orrs	r2, r3
    5baa:	7da3      	ldrb	r3, [r4, #22]
    5bac:	041b      	lsls	r3, r3, #16
    5bae:	431a      	orrs	r2, r3
    5bb0:	7de3      	ldrb	r3, [r4, #23]
    5bb2:	061b      	lsls	r3, r3, #24
    5bb4:	4313      	orrs	r3, r2
    5bb6:	7a18      	ldrb	r0, [r3, #8]
    5bb8:	4b18      	ldr	r3, [pc, #96]	; (5c1c <setJoinDutyCycleTimer+0x284>)
    5bba:	4798      	blx	r3
		RegParams.joinDutyCycleTimeout = 0;
    5bbc:	0023      	movs	r3, r4
    5bbe:	333e      	adds	r3, #62	; 0x3e
    5bc0:	2200      	movs	r2, #0
    5bc2:	701a      	strb	r2, [r3, #0]
    5bc4:	705a      	strb	r2, [r3, #1]
    5bc6:	709a      	strb	r2, [r3, #2]
    5bc8:	70da      	strb	r2, [r3, #3]
		RegParams.pJoinDutyCycleTimer->remainingtime =0;
    5bca:	7d23      	ldrb	r3, [r4, #20]
    5bcc:	7d62      	ldrb	r2, [r4, #21]
    5bce:	0212      	lsls	r2, r2, #8
    5bd0:	431a      	orrs	r2, r3
    5bd2:	7da3      	ldrb	r3, [r4, #22]
    5bd4:	041b      	lsls	r3, r3, #16
    5bd6:	431a      	orrs	r2, r3
    5bd8:	7de3      	ldrb	r3, [r4, #23]
    5bda:	061b      	lsls	r3, r3, #24
    5bdc:	4313      	orrs	r3, r2
    5bde:	2200      	movs	r2, #0
    5be0:	711a      	strb	r2, [r3, #4]
    5be2:	715a      	strb	r2, [r3, #5]
    5be4:	719a      	strb	r2, [r3, #6]
    5be6:	71da      	strb	r2, [r3, #7]
}
    5be8:	2008      	movs	r0, #8
    5bea:	b005      	add	sp, #20
    5bec:	bd30      	pop	{r4, r5, pc}
    5bee:	46c0      	nop			; (mov r8, r8)
    5bf0:	00013549 	.word	0x00013549
    5bf4:	2000112c 	.word	0x2000112c
    5bf8:	000003e7 	.word	0x000003e7
    5bfc:	00008265 	.word	0x00008265
    5c00:	0020c49b 	.word	0x0020c49b
    5c04:	ffdf3b65 	.word	0xffdf3b65
    5c08:	00005f55 	.word	0x00005f55
    5c0c:	7fffffff 	.word	0x7fffffff
    5c10:	000080cd 	.word	0x000080cd
    5c14:	0000270f 	.word	0x0000270f
    5c18:	00008279 	.word	0x00008279
    5c1c:	000083d9 	.word	0x000083d9
    5c20:	00010399 	.word	0x00010399

00005c24 <setLBTTimer>:
{
    5c24:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c26:	46de      	mov	lr, fp
    5c28:	4657      	mov	r7, sl
    5c2a:	464e      	mov	r6, r9
    5c2c:	4645      	mov	r5, r8
    5c2e:	b5e0      	push	{r5, r6, r7, lr}
    5c30:	b085      	sub	sp, #20
    i = RegParams.lastUsedChannelIndex;
    5c32:	4a70      	ldr	r2, [pc, #448]	; (5df4 <setLBTTimer+0x1d0>)
    5c34:	232f      	movs	r3, #47	; 0x2f
	RegParams.cmnParams.paramsType2.channelTimer[i] = LBT_TRANSMIT_CHANNEL_PAUSE_DURATION;
    5c36:	5cd4      	ldrb	r4, [r2, r3]
    5c38:	0023      	movs	r3, r4
    5c3a:	3358      	adds	r3, #88	; 0x58
    5c3c:	009b      	lsls	r3, r3, #2
    5c3e:	18d3      	adds	r3, r2, r3
    5c40:	2132      	movs	r1, #50	; 0x32
    5c42:	7219      	strb	r1, [r3, #8]
    5c44:	2100      	movs	r1, #0
    5c46:	7259      	strb	r1, [r3, #9]
    5c48:	7299      	strb	r1, [r3, #10]
    5c4a:	72d9      	strb	r1, [r3, #11]
	if(SwTimerIsRunning(pLBTTimer->timerId))
    5c4c:	23d6      	movs	r3, #214	; 0xd6
    5c4e:	005b      	lsls	r3, r3, #1
    5c50:	5cd0      	ldrb	r0, [r2, r3]
    5c52:	4b69      	ldr	r3, [pc, #420]	; (5df8 <setLBTTimer+0x1d4>)
    5c54:	4798      	blx	r3
    5c56:	2800      	cmp	r0, #0
    5c58:	d12f      	bne.n	5cba <setLBTTimer+0x96>
		minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    5c5a:	4866      	ldr	r0, [pc, #408]	; (5df4 <setLBTTimer+0x1d0>)
    5c5c:	0023      	movs	r3, r4
    5c5e:	3358      	adds	r3, #88	; 0x58
    5c60:	009b      	lsls	r3, r3, #2
    5c62:	18c3      	adds	r3, r0, r3
    5c64:	7a19      	ldrb	r1, [r3, #8]
    5c66:	7a5a      	ldrb	r2, [r3, #9]
    5c68:	0212      	lsls	r2, r2, #8
    5c6a:	4311      	orrs	r1, r2
    5c6c:	7a9a      	ldrb	r2, [r3, #10]
    5c6e:	0412      	lsls	r2, r2, #16
    5c70:	430a      	orrs	r2, r1
    5c72:	7ad9      	ldrb	r1, [r3, #11]
    5c74:	0609      	lsls	r1, r1, #24
    5c76:	4311      	orrs	r1, r2
    5c78:	4689      	mov	r9, r1
	for(i = 0; i < RegParams.maxChannels; i++)
    5c7a:	232a      	movs	r3, #42	; 0x2a
    5c7c:	56c3      	ldrsb	r3, [r0, r3]
    5c7e:	4698      	mov	r8, r3
    5c80:	2b00      	cmp	r3, #0
    5c82:	dc00      	bgt.n	5c86 <setLBTTimer+0x62>
    5c84:	e08b      	b.n	5d9e <setLBTTimer+0x17a>
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    5c86:	2300      	movs	r3, #0
    5c88:	469a      	mov	sl, r3
		found = 1;
    5c8a:	3301      	adds	r3, #1
    5c8c:	9303      	str	r3, [sp, #12]
		if(i != RegParams.lastUsedChannelIndex)
    5c8e:	4a59      	ldr	r2, [pc, #356]	; (5df4 <setLBTTimer+0x1d0>)
    5c90:	232f      	movs	r3, #47	; 0x2f
    5c92:	5cd0      	ldrb	r0, [r2, r3]
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    5c94:	7911      	ldrb	r1, [r2, #4]
    5c96:	7953      	ldrb	r3, [r2, #5]
    5c98:	021b      	lsls	r3, r3, #8
    5c9a:	430b      	orrs	r3, r1
    5c9c:	7991      	ldrb	r1, [r2, #6]
    5c9e:	0409      	lsls	r1, r1, #16
    5ca0:	430b      	orrs	r3, r1
    5ca2:	79d1      	ldrb	r1, [r2, #7]
    5ca4:	0609      	lsls	r1, r1, #24
    5ca6:	4319      	orrs	r1, r3
    5ca8:	2600      	movs	r6, #0
    5caa:	2200      	movs	r2, #0
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    5cac:	2300      	movs	r3, #0
    5cae:	469c      	mov	ip, r3
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    5cb0:	4653      	mov	r3, sl
    5cb2:	9302      	str	r3, [sp, #8]
    5cb4:	468b      	mov	fp, r1
    5cb6:	4645      	mov	r5, r8
    5cb8:	e03b      	b.n	5d32 <setLBTTimer+0x10e>
		SwTimerStop(pLBTTimer->timerId);
    5cba:	4c4e      	ldr	r4, [pc, #312]	; (5df4 <setLBTTimer+0x1d0>)
    5cbc:	25d6      	movs	r5, #214	; 0xd6
    5cbe:	006d      	lsls	r5, r5, #1
    5cc0:	5d60      	ldrb	r0, [r4, r5]
    5cc2:	4b4e      	ldr	r3, [pc, #312]	; (5dfc <setLBTTimer+0x1d8>)
    5cc4:	4798      	blx	r3
		ticks = SwTimerReadValue(pLBTTimer->timerId);
    5cc6:	5d60      	ldrb	r0, [r4, r5]
    5cc8:	4b4d      	ldr	r3, [pc, #308]	; (5e00 <setLBTTimer+0x1dc>)
    5cca:	4798      	blx	r3
	for(i = 0; i < RegParams.maxChannels; i++)
    5ccc:	232a      	movs	r3, #42	; 0x2a
    5cce:	56e3      	ldrsb	r3, [r4, r3]
    5cd0:	4698      	mov	r8, r3
    5cd2:	2b00      	cmp	r3, #0
    5cd4:	dd66      	ble.n	5da4 <setLBTTimer+0x180>
		delta = pLBTTimer->lastTimerValue - US_TO_MS(ticks);
    5cd6:	4a47      	ldr	r2, [pc, #284]	; (5df4 <setLBTTimer+0x1d0>)
    5cd8:	23d4      	movs	r3, #212	; 0xd4
    5cda:	005b      	lsls	r3, r3, #1
    5cdc:	5cd4      	ldrb	r4, [r2, r3]
    5cde:	23aa      	movs	r3, #170	; 0xaa
    5ce0:	33ff      	adds	r3, #255	; 0xff
    5ce2:	5cd3      	ldrb	r3, [r2, r3]
    5ce4:	021b      	lsls	r3, r3, #8
    5ce6:	4323      	orrs	r3, r4
    5ce8:	21d5      	movs	r1, #213	; 0xd5
    5cea:	0049      	lsls	r1, r1, #1
    5cec:	5c54      	ldrb	r4, [r2, r1]
    5cee:	0424      	lsls	r4, r4, #16
    5cf0:	4323      	orrs	r3, r4
    5cf2:	21ac      	movs	r1, #172	; 0xac
    5cf4:	31ff      	adds	r1, #255	; 0xff
    5cf6:	5c54      	ldrb	r4, [r2, r1]
    5cf8:	0624      	lsls	r4, r4, #24
    5cfa:	431c      	orrs	r4, r3
    5cfc:	21fa      	movs	r1, #250	; 0xfa
    5cfe:	0089      	lsls	r1, r1, #2
    5d00:	4b40      	ldr	r3, [pc, #256]	; (5e04 <setLBTTimer+0x1e0>)
    5d02:	4798      	blx	r3
    5d04:	1a23      	subs	r3, r4, r0
    5d06:	469a      	mov	sl, r3
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    5d08:	2301      	movs	r3, #1
    5d0a:	425b      	negs	r3, r3
    5d0c:	4699      	mov	r9, r3
    bool found = 0;
    5d0e:	2300      	movs	r3, #0
    5d10:	9303      	str	r3, [sp, #12]
    5d12:	e7bc      	b.n	5c8e <setLBTTimer+0x6a>
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    5d14:	3658      	adds	r6, #88	; 0x58
    5d16:	00b6      	lsls	r6, r6, #2
    5d18:	4b36      	ldr	r3, [pc, #216]	; (5df4 <setLBTTimer+0x1d0>)
    5d1a:	4698      	mov	r8, r3
    5d1c:	4446      	add	r6, r8
    5d1e:	4663      	mov	r3, ip
    5d20:	7233      	strb	r3, [r6, #8]
    5d22:	7273      	strb	r3, [r6, #9]
    5d24:	72b3      	strb	r3, [r6, #10]
    5d26:	72f3      	strb	r3, [r6, #11]
	for(i = 0; i < RegParams.maxChannels; i++)
    5d28:	3201      	adds	r2, #1
    5d2a:	b2d2      	uxtb	r2, r2
    5d2c:	0016      	movs	r6, r2
    5d2e:	42aa      	cmp	r2, r5
    5d30:	da32      	bge.n	5d98 <setLBTTimer+0x174>
		if(i != RegParams.lastUsedChannelIndex)
    5d32:	4290      	cmp	r0, r2
    5d34:	d0f8      	beq.n	5d28 <setLBTTimer+0x104>
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    5d36:	0053      	lsls	r3, r2, #1
    5d38:	4659      	mov	r1, fp
    5d3a:	5c5c      	ldrb	r4, [r3, r1]
    5d3c:	2c00      	cmp	r4, #0
    5d3e:	d0f3      	beq.n	5d28 <setLBTTimer+0x104>
    5d40:	0033      	movs	r3, r6
    5d42:	3358      	adds	r3, #88	; 0x58
    5d44:	009b      	lsls	r3, r3, #2
    5d46:	4f2b      	ldr	r7, [pc, #172]	; (5df4 <setLBTTimer+0x1d0>)
    5d48:	46b8      	mov	r8, r7
    5d4a:	4443      	add	r3, r8
    5d4c:	7a1f      	ldrb	r7, [r3, #8]
    5d4e:	46ba      	mov	sl, r7
    5d50:	7a5f      	ldrb	r7, [r3, #9]
    5d52:	023f      	lsls	r7, r7, #8
    5d54:	46b8      	mov	r8, r7
    5d56:	4657      	mov	r7, sl
    5d58:	4641      	mov	r1, r8
    5d5a:	430f      	orrs	r7, r1
    5d5c:	7a99      	ldrb	r1, [r3, #10]
    5d5e:	0409      	lsls	r1, r1, #16
    5d60:	430f      	orrs	r7, r1
    5d62:	7adb      	ldrb	r3, [r3, #11]
    5d64:	061b      	lsls	r3, r3, #24
    5d66:	433b      	orrs	r3, r7
    5d68:	d0de      	beq.n	5d28 <setLBTTimer+0x104>
				if(RegParams.cmnParams.paramsType2.channelTimer[i] > delta)
    5d6a:	9f02      	ldr	r7, [sp, #8]
    5d6c:	42bb      	cmp	r3, r7
    5d6e:	d9d1      	bls.n	5d14 <setLBTTimer+0xf0>
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    5d70:	1bdb      	subs	r3, r3, r7
    5d72:	3658      	adds	r6, #88	; 0x58
    5d74:	00b6      	lsls	r6, r6, #2
    5d76:	491f      	ldr	r1, [pc, #124]	; (5df4 <setLBTTimer+0x1d0>)
    5d78:	4688      	mov	r8, r1
    5d7a:	4446      	add	r6, r8
    5d7c:	7233      	strb	r3, [r6, #8]
    5d7e:	0a19      	lsrs	r1, r3, #8
    5d80:	7271      	strb	r1, [r6, #9]
    5d82:	0c19      	lsrs	r1, r3, #16
    5d84:	72b1      	strb	r1, [r6, #10]
    5d86:	0e19      	lsrs	r1, r3, #24
    5d88:	72f1      	strb	r1, [r6, #11]
				if((RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    5d8a:	454b      	cmp	r3, r9
    5d8c:	d8cc      	bhi.n	5d28 <setLBTTimer+0x104>
    5d8e:	2b00      	cmp	r3, #0
    5d90:	d0ca      	beq.n	5d28 <setLBTTimer+0x104>
    5d92:	4699      	mov	r9, r3
					found = 1;
    5d94:	9403      	str	r4, [sp, #12]
    5d96:	e7c7      	b.n	5d28 <setLBTTimer+0x104>
	if((found == 1) && minim)
    5d98:	9b03      	ldr	r3, [sp, #12]
    5d9a:	2b00      	cmp	r3, #0
    5d9c:	d002      	beq.n	5da4 <setLBTTimer+0x180>
    5d9e:	464b      	mov	r3, r9
    5da0:	2b00      	cmp	r3, #0
    5da2:	d107      	bne.n	5db4 <setLBTTimer+0x190>
}
    5da4:	2008      	movs	r0, #8
    5da6:	b005      	add	sp, #20
    5da8:	bc3c      	pop	{r2, r3, r4, r5}
    5daa:	4690      	mov	r8, r2
    5dac:	4699      	mov	r9, r3
    5dae:	46a2      	mov	sl, r4
    5db0:	46ab      	mov	fp, r5
    5db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pLBTTimer->lastTimerValue = minim;
    5db4:	4b0f      	ldr	r3, [pc, #60]	; (5df4 <setLBTTimer+0x1d0>)
    5db6:	22d4      	movs	r2, #212	; 0xd4
    5db8:	0052      	lsls	r2, r2, #1
    5dba:	4649      	mov	r1, r9
    5dbc:	5499      	strb	r1, [r3, r2]
    5dbe:	464a      	mov	r2, r9
    5dc0:	0a11      	lsrs	r1, r2, #8
    5dc2:	001a      	movs	r2, r3
    5dc4:	32a9      	adds	r2, #169	; 0xa9
    5dc6:	32ff      	adds	r2, #255	; 0xff
    5dc8:	7051      	strb	r1, [r2, #1]
    5dca:	4649      	mov	r1, r9
    5dcc:	0c09      	lsrs	r1, r1, #16
    5dce:	7091      	strb	r1, [r2, #2]
    5dd0:	4649      	mov	r1, r9
    5dd2:	0e09      	lsrs	r1, r1, #24
    5dd4:	70d1      	strb	r1, [r2, #3]
		SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    5dd6:	21fa      	movs	r1, #250	; 0xfa
    5dd8:	0089      	lsls	r1, r1, #2
    5dda:	464a      	mov	r2, r9
    5ddc:	4351      	muls	r1, r2
    5dde:	22d6      	movs	r2, #214	; 0xd6
    5de0:	0052      	lsls	r2, r2, #1
    5de2:	5c98      	ldrb	r0, [r3, r2]
    5de4:	2300      	movs	r3, #0
    5de6:	9300      	str	r3, [sp, #0]
    5de8:	4b07      	ldr	r3, [pc, #28]	; (5e08 <setLBTTimer+0x1e4>)
    5dea:	2200      	movs	r2, #0
    5dec:	4c07      	ldr	r4, [pc, #28]	; (5e0c <setLBTTimer+0x1e8>)
    5dee:	47a0      	blx	r4
    5df0:	e7d8      	b.n	5da4 <setLBTTimer+0x180>
    5df2:	46c0      	nop			; (mov r8, r8)
    5df4:	2000112c 	.word	0x2000112c
    5df8:	00008265 	.word	0x00008265
    5dfc:	000083d9 	.word	0x000083d9
    5e00:	00008279 	.word	0x00008279
    5e04:	00010399 	.word	0x00010399
    5e08:	00005e11 	.word	0x00005e11
    5e0c:	000080cd 	.word	0x000080cd

00005e10 <LBTChannelPauseCallback>:
{
    5e10:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e12:	46de      	mov	lr, fp
    5e14:	4657      	mov	r7, sl
    5e16:	464e      	mov	r6, r9
    5e18:	4645      	mov	r5, r8
    5e1a:	b5e0      	push	{r5, r6, r7, lr}
    5e1c:	b085      	sub	sp, #20
    for (i=0; i < RegParams.maxChannels; i++)
    5e1e:	232a      	movs	r3, #42	; 0x2a
    5e20:	4a49      	ldr	r2, [pc, #292]	; (5f48 <LBTChannelPauseCallback+0x138>)
    5e22:	56d6      	ldrsb	r6, [r2, r3]
    5e24:	2e00      	cmp	r6, #0
    5e26:	dd68      	ble.n	5efa <LBTChannelPauseCallback+0xea>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    5e28:	0013      	movs	r3, r2
    5e2a:	7915      	ldrb	r5, [r2, #4]
    5e2c:	7952      	ldrb	r2, [r2, #5]
    5e2e:	0212      	lsls	r2, r2, #8
    5e30:	432a      	orrs	r2, r5
    5e32:	799d      	ldrb	r5, [r3, #6]
    5e34:	042d      	lsls	r5, r5, #16
    5e36:	432a      	orrs	r2, r5
    5e38:	79dd      	ldrb	r5, [r3, #7]
    5e3a:	062d      	lsls	r5, r5, #24
    5e3c:	4315      	orrs	r5, r2
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    5e3e:	22d4      	movs	r2, #212	; 0xd4
    5e40:	0052      	lsls	r2, r2, #1
    5e42:	5c9f      	ldrb	r7, [r3, r2]
    5e44:	22aa      	movs	r2, #170	; 0xaa
    5e46:	32ff      	adds	r2, #255	; 0xff
    5e48:	5c9a      	ldrb	r2, [r3, r2]
    5e4a:	0212      	lsls	r2, r2, #8
    5e4c:	433a      	orrs	r2, r7
    5e4e:	21d5      	movs	r1, #213	; 0xd5
    5e50:	0049      	lsls	r1, r1, #1
    5e52:	5c5f      	ldrb	r7, [r3, r1]
    5e54:	043f      	lsls	r7, r7, #16
    5e56:	433a      	orrs	r2, r7
    5e58:	21ac      	movs	r1, #172	; 0xac
    5e5a:	31ff      	adds	r1, #255	; 0xff
    5e5c:	5c5f      	ldrb	r7, [r3, r1]
    5e5e:	063f      	lsls	r7, r7, #24
    5e60:	4317      	orrs	r7, r2
    5e62:	9703      	str	r7, [sp, #12]
    5e64:	2000      	movs	r0, #0
    5e66:	2300      	movs	r3, #0
    5e68:	2200      	movs	r2, #0
    5e6a:	4691      	mov	r9, r2
    5e6c:	3a01      	subs	r2, #1
    5e6e:	4690      	mov	r8, r2
                RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    5e70:	2200      	movs	r2, #0
    5e72:	4694      	mov	ip, r2
    5e74:	e00e      	b.n	5e94 <LBTChannelPauseCallback+0x84>
    5e76:	3058      	adds	r0, #88	; 0x58
    5e78:	0080      	lsls	r0, r0, #2
    5e7a:	4a33      	ldr	r2, [pc, #204]	; (5f48 <LBTChannelPauseCallback+0x138>)
    5e7c:	4692      	mov	sl, r2
    5e7e:	4450      	add	r0, sl
    5e80:	4662      	mov	r2, ip
    5e82:	7202      	strb	r2, [r0, #8]
    5e84:	7242      	strb	r2, [r0, #9]
    5e86:	7282      	strb	r2, [r0, #10]
    5e88:	72c2      	strb	r2, [r0, #11]
    for (i=0; i < RegParams.maxChannels; i++)
    5e8a:	3301      	adds	r3, #1
    5e8c:	b2db      	uxtb	r3, r3
    5e8e:	0018      	movs	r0, r3
    5e90:	42b3      	cmp	r3, r6
    5e92:	da2f      	bge.n	5ef4 <LBTChannelPauseCallback+0xe4>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    5e94:	005a      	lsls	r2, r3, #1
    5e96:	5d54      	ldrb	r4, [r2, r5]
    5e98:	2c00      	cmp	r4, #0
    5e9a:	d0f6      	beq.n	5e8a <LBTChannelPauseCallback+0x7a>
    5e9c:	0002      	movs	r2, r0
    5e9e:	3258      	adds	r2, #88	; 0x58
    5ea0:	0092      	lsls	r2, r2, #2
    5ea2:	4929      	ldr	r1, [pc, #164]	; (5f48 <LBTChannelPauseCallback+0x138>)
    5ea4:	468a      	mov	sl, r1
    5ea6:	4452      	add	r2, sl
    5ea8:	7a17      	ldrb	r7, [r2, #8]
    5eaa:	46bb      	mov	fp, r7
    5eac:	7a57      	ldrb	r7, [r2, #9]
    5eae:	023f      	lsls	r7, r7, #8
    5eb0:	46ba      	mov	sl, r7
    5eb2:	465f      	mov	r7, fp
    5eb4:	4651      	mov	r1, sl
    5eb6:	430f      	orrs	r7, r1
    5eb8:	7a91      	ldrb	r1, [r2, #10]
    5eba:	0409      	lsls	r1, r1, #16
    5ebc:	430f      	orrs	r7, r1
    5ebe:	7ad2      	ldrb	r2, [r2, #11]
    5ec0:	0612      	lsls	r2, r2, #24
    5ec2:	433a      	orrs	r2, r7
    5ec4:	d0e1      	beq.n	5e8a <LBTChannelPauseCallback+0x7a>
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    5ec6:	9f03      	ldr	r7, [sp, #12]
    5ec8:	42ba      	cmp	r2, r7
    5eca:	d9d4      	bls.n	5e76 <LBTChannelPauseCallback+0x66>
                RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - pLBTTimer->lastTimerValue;
    5ecc:	1bd2      	subs	r2, r2, r7
    5ece:	3058      	adds	r0, #88	; 0x58
    5ed0:	0080      	lsls	r0, r0, #2
    5ed2:	491d      	ldr	r1, [pc, #116]	; (5f48 <LBTChannelPauseCallback+0x138>)
    5ed4:	468a      	mov	sl, r1
    5ed6:	4450      	add	r0, sl
    5ed8:	7202      	strb	r2, [r0, #8]
    5eda:	0a11      	lsrs	r1, r2, #8
    5edc:	7241      	strb	r1, [r0, #9]
    5ede:	0c11      	lsrs	r1, r2, #16
    5ee0:	7281      	strb	r1, [r0, #10]
    5ee2:	0e11      	lsrs	r1, r2, #24
    5ee4:	72c1      	strb	r1, [r0, #11]
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    5ee6:	4542      	cmp	r2, r8
    5ee8:	d8cf      	bhi.n	5e8a <LBTChannelPauseCallback+0x7a>
    5eea:	2a00      	cmp	r2, #0
    5eec:	d0cd      	beq.n	5e8a <LBTChannelPauseCallback+0x7a>
                found = 1;
    5eee:	46a1      	mov	r9, r4
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    5ef0:	4690      	mov	r8, r2
    5ef2:	e7ca      	b.n	5e8a <LBTChannelPauseCallback+0x7a>
    if ( found == 1 )
    5ef4:	464b      	mov	r3, r9
    5ef6:	2b00      	cmp	r3, #0
    5ef8:	d106      	bne.n	5f08 <LBTChannelPauseCallback+0xf8>
}
    5efa:	b005      	add	sp, #20
    5efc:	bc3c      	pop	{r2, r3, r4, r5}
    5efe:	4690      	mov	r8, r2
    5f00:	4699      	mov	r9, r3
    5f02:	46a2      	mov	sl, r4
    5f04:	46ab      	mov	fp, r5
    5f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pLBTTimer->lastTimerValue = minim;
    5f08:	4b0f      	ldr	r3, [pc, #60]	; (5f48 <LBTChannelPauseCallback+0x138>)
    5f0a:	22d4      	movs	r2, #212	; 0xd4
    5f0c:	0052      	lsls	r2, r2, #1
    5f0e:	4641      	mov	r1, r8
    5f10:	5499      	strb	r1, [r3, r2]
    5f12:	4642      	mov	r2, r8
    5f14:	0a11      	lsrs	r1, r2, #8
    5f16:	001a      	movs	r2, r3
    5f18:	32a9      	adds	r2, #169	; 0xa9
    5f1a:	32ff      	adds	r2, #255	; 0xff
    5f1c:	7051      	strb	r1, [r2, #1]
    5f1e:	4641      	mov	r1, r8
    5f20:	0c09      	lsrs	r1, r1, #16
    5f22:	7091      	strb	r1, [r2, #2]
    5f24:	4641      	mov	r1, r8
    5f26:	0e09      	lsrs	r1, r1, #24
    5f28:	70d1      	strb	r1, [r2, #3]
        SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    5f2a:	21fa      	movs	r1, #250	; 0xfa
    5f2c:	0089      	lsls	r1, r1, #2
    5f2e:	4642      	mov	r2, r8
    5f30:	4351      	muls	r1, r2
    5f32:	22d6      	movs	r2, #214	; 0xd6
    5f34:	0052      	lsls	r2, r2, #1
    5f36:	5c98      	ldrb	r0, [r3, r2]
    5f38:	2300      	movs	r3, #0
    5f3a:	9300      	str	r3, [sp, #0]
    5f3c:	4b03      	ldr	r3, [pc, #12]	; (5f4c <LBTChannelPauseCallback+0x13c>)
    5f3e:	2200      	movs	r2, #0
    5f40:	4c03      	ldr	r4, [pc, #12]	; (5f50 <LBTChannelPauseCallback+0x140>)
    5f42:	47a0      	blx	r4
}
    5f44:	e7d9      	b.n	5efa <LBTChannelPauseCallback+0xea>
    5f46:	46c0      	nop			; (mov r8, r8)
    5f48:	2000112c 	.word	0x2000112c
    5f4c:	00005e11 	.word	0x00005e11
    5f50:	000080cd 	.word	0x000080cd

00005f54 <JoinDutyCycleCallback>:
{   
    5f54:	b510      	push	{r4, lr}
    5f56:	b082      	sub	sp, #8
	if(RegParams.pJoinDutyCycleTimer->remainingtime!=0)
    5f58:	492e      	ldr	r1, [pc, #184]	; (6014 <JoinDutyCycleCallback+0xc0>)
    5f5a:	7d0b      	ldrb	r3, [r1, #20]
    5f5c:	7d4a      	ldrb	r2, [r1, #21]
    5f5e:	0212      	lsls	r2, r2, #8
    5f60:	431a      	orrs	r2, r3
    5f62:	7d8b      	ldrb	r3, [r1, #22]
    5f64:	041b      	lsls	r3, r3, #16
    5f66:	431a      	orrs	r2, r3
    5f68:	7dcb      	ldrb	r3, [r1, #23]
    5f6a:	061b      	lsls	r3, r3, #24
    5f6c:	4313      	orrs	r3, r2
    5f6e:	7919      	ldrb	r1, [r3, #4]
    5f70:	795a      	ldrb	r2, [r3, #5]
    5f72:	0212      	lsls	r2, r2, #8
    5f74:	430a      	orrs	r2, r1
    5f76:	7999      	ldrb	r1, [r3, #6]
    5f78:	0409      	lsls	r1, r1, #16
    5f7a:	430a      	orrs	r2, r1
    5f7c:	79d9      	ldrb	r1, [r3, #7]
    5f7e:	0609      	lsls	r1, r1, #24
    5f80:	4311      	orrs	r1, r2
    5f82:	d03c      	beq.n	5ffe <JoinDutyCycleCallback+0xaa>
		if(RegParams.pJoinDutyCycleTimer->remainingtime>US_TO_MS(SWTIMER_MAX_TIMEOUT))
    5f84:	4a24      	ldr	r2, [pc, #144]	; (6018 <JoinDutyCycleCallback+0xc4>)
    5f86:	4291      	cmp	r1, r2
    5f88:	d91e      	bls.n	5fc8 <JoinDutyCycleCallback+0x74>
			RegParams.pJoinDutyCycleTimer->remainingtime = RegParams.pJoinDutyCycleTimer->remainingtime-(US_TO_MS(SWTIMER_MAX_TIMEOUT));
    5f8a:	4a24      	ldr	r2, [pc, #144]	; (601c <JoinDutyCycleCallback+0xc8>)
    5f8c:	4694      	mov	ip, r2
    5f8e:	4461      	add	r1, ip
    5f90:	7119      	strb	r1, [r3, #4]
    5f92:	0a0a      	lsrs	r2, r1, #8
    5f94:	715a      	strb	r2, [r3, #5]
    5f96:	0c0a      	lsrs	r2, r1, #16
    5f98:	719a      	strb	r2, [r3, #6]
    5f9a:	0e09      	lsrs	r1, r1, #24
    5f9c:	71d9      	strb	r1, [r3, #7]
			SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, SWTIMER_MAX_TIMEOUT, SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    5f9e:	491d      	ldr	r1, [pc, #116]	; (6014 <JoinDutyCycleCallback+0xc0>)
    5fa0:	7d0b      	ldrb	r3, [r1, #20]
    5fa2:	7d4a      	ldrb	r2, [r1, #21]
    5fa4:	0212      	lsls	r2, r2, #8
    5fa6:	431a      	orrs	r2, r3
    5fa8:	7d8b      	ldrb	r3, [r1, #22]
    5faa:	041b      	lsls	r3, r3, #16
    5fac:	431a      	orrs	r2, r3
    5fae:	7dcb      	ldrb	r3, [r1, #23]
    5fb0:	061b      	lsls	r3, r3, #24
    5fb2:	4313      	orrs	r3, r2
    5fb4:	7a18      	ldrb	r0, [r3, #8]
    5fb6:	2300      	movs	r3, #0
    5fb8:	9300      	str	r3, [sp, #0]
    5fba:	4b19      	ldr	r3, [pc, #100]	; (6020 <JoinDutyCycleCallback+0xcc>)
    5fbc:	2200      	movs	r2, #0
    5fbe:	4919      	ldr	r1, [pc, #100]	; (6024 <JoinDutyCycleCallback+0xd0>)
    5fc0:	4c19      	ldr	r4, [pc, #100]	; (6028 <JoinDutyCycleCallback+0xd4>)
    5fc2:	47a0      	blx	r4
}
    5fc4:	b002      	add	sp, #8
    5fc6:	bd10      	pop	{r4, pc}
			SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, MS_TO_US(RegParams.pJoinDutyCycleTimer->remainingtime), SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    5fc8:	22fa      	movs	r2, #250	; 0xfa
    5fca:	0092      	lsls	r2, r2, #2
    5fcc:	4351      	muls	r1, r2
    5fce:	7a18      	ldrb	r0, [r3, #8]
    5fd0:	2300      	movs	r3, #0
    5fd2:	9300      	str	r3, [sp, #0]
    5fd4:	4b12      	ldr	r3, [pc, #72]	; (6020 <JoinDutyCycleCallback+0xcc>)
    5fd6:	2200      	movs	r2, #0
    5fd8:	4c13      	ldr	r4, [pc, #76]	; (6028 <JoinDutyCycleCallback+0xd4>)
    5fda:	47a0      	blx	r4
			RegParams.pJoinDutyCycleTimer->remainingtime =0;
    5fdc:	490d      	ldr	r1, [pc, #52]	; (6014 <JoinDutyCycleCallback+0xc0>)
    5fde:	7d0b      	ldrb	r3, [r1, #20]
    5fe0:	7d4a      	ldrb	r2, [r1, #21]
    5fe2:	0212      	lsls	r2, r2, #8
    5fe4:	431a      	orrs	r2, r3
    5fe6:	7d8b      	ldrb	r3, [r1, #22]
    5fe8:	041b      	lsls	r3, r3, #16
    5fea:	431a      	orrs	r2, r3
    5fec:	7dcb      	ldrb	r3, [r1, #23]
    5fee:	061b      	lsls	r3, r3, #24
    5ff0:	4313      	orrs	r3, r2
    5ff2:	2200      	movs	r2, #0
    5ff4:	711a      	strb	r2, [r3, #4]
    5ff6:	715a      	strb	r2, [r3, #5]
    5ff8:	719a      	strb	r2, [r3, #6]
    5ffa:	71da      	strb	r2, [r3, #7]
    5ffc:	e7e2      	b.n	5fc4 <JoinDutyCycleCallback+0x70>
	SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    5ffe:	7a18      	ldrb	r0, [r3, #8]
    6000:	4b0a      	ldr	r3, [pc, #40]	; (602c <JoinDutyCycleCallback+0xd8>)
    6002:	4798      	blx	r3
	RegParams.joinDutyCycleTimeout = 0;
    6004:	4b03      	ldr	r3, [pc, #12]	; (6014 <JoinDutyCycleCallback+0xc0>)
    6006:	333e      	adds	r3, #62	; 0x3e
    6008:	2200      	movs	r2, #0
    600a:	701a      	strb	r2, [r3, #0]
    600c:	705a      	strb	r2, [r3, #1]
    600e:	709a      	strb	r2, [r3, #2]
    6010:	70da      	strb	r2, [r3, #3]
}
    6012:	e7d7      	b.n	5fc4 <JoinDutyCycleCallback+0x70>
    6014:	2000112c 	.word	0x2000112c
    6018:	0020c49b 	.word	0x0020c49b
    601c:	ffdf3b65 	.word	0xffdf3b65
    6020:	00005f55 	.word	0x00005f55
    6024:	7fffffff 	.word	0x7fffffff
    6028:	000080cd 	.word	0x000080cd
    602c:	000083d9 	.word	0x000083d9

00006030 <JoinBackoffCallback>:
{
    6030:	b510      	push	{r4, lr}
    6032:	b082      	sub	sp, #8
	RegParams.joinbccount ++;
    6034:	4b0c      	ldr	r3, [pc, #48]	; (6068 <JoinBackoffCallback+0x38>)
    6036:	2142      	movs	r1, #66	; 0x42
    6038:	5c5a      	ldrb	r2, [r3, r1]
    603a:	3201      	adds	r2, #1
    603c:	545a      	strb	r2, [r3, r1]
	SwTimerStart (RegParams.pJoinBackoffTimer->timerId, MS_TO_US(BACKOFF_BASE_TIME_IN_MS), SW_TIMEOUT_RELATIVE, (void *)JoinBackoffCallback, NULL);
    603e:	7e19      	ldrb	r1, [r3, #24]
    6040:	7e5a      	ldrb	r2, [r3, #25]
    6042:	0212      	lsls	r2, r2, #8
    6044:	4311      	orrs	r1, r2
    6046:	7e9a      	ldrb	r2, [r3, #26]
    6048:	0412      	lsls	r2, r2, #16
    604a:	430a      	orrs	r2, r1
    604c:	7edb      	ldrb	r3, [r3, #27]
    604e:	061b      	lsls	r3, r3, #24
    6050:	4313      	orrs	r3, r2
    6052:	7818      	ldrb	r0, [r3, #0]
    6054:	2300      	movs	r3, #0
    6056:	9300      	str	r3, [sp, #0]
    6058:	4b04      	ldr	r3, [pc, #16]	; (606c <JoinBackoffCallback+0x3c>)
    605a:	2200      	movs	r2, #0
    605c:	4904      	ldr	r1, [pc, #16]	; (6070 <JoinBackoffCallback+0x40>)
    605e:	4c05      	ldr	r4, [pc, #20]	; (6074 <JoinBackoffCallback+0x44>)
    6060:	47a0      	blx	r4
}
    6062:	b002      	add	sp, #8
    6064:	bd10      	pop	{r4, pc}
    6066:	46c0      	nop			; (mov r8, r8)
    6068:	2000112c 	.word	0x2000112c
    606c:	00006031 	.word	0x00006031
    6070:	6b49d200 	.word	0x6b49d200
    6074:	000080cd 	.word	0x000080cd

00006078 <setDutyCycle>:
{
    6078:	b570      	push	{r4, r5, r6, lr}
    607a:	b082      	sub	sp, #8
    memcpy(&updateDCycle,attrInput,sizeof(UpdateDutyCycle_t));
    607c:	ac01      	add	r4, sp, #4
    607e:	2204      	movs	r2, #4
    6080:	0020      	movs	r0, r4
    6082:	4b2d      	ldr	r3, [pc, #180]	; (6138 <setDutyCycle+0xc0>)
    6084:	4798      	blx	r3
	val_chid.channelIndex = updateDCycle.channelIndex;
    6086:	78a5      	ldrb	r5, [r4, #2]
    6088:	466b      	mov	r3, sp
    608a:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    608c:	2301      	movs	r3, #1
    608e:	466a      	mov	r2, sp
    6090:	7053      	strb	r3, [r2, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    6092:	4669      	mov	r1, sp
    6094:	2015      	movs	r0, #21
    6096:	4b29      	ldr	r3, [pc, #164]	; (613c <setDutyCycle+0xc4>)
    6098:	4798      	blx	r3
    609a:	0004      	movs	r4, r0
    609c:	2808      	cmp	r0, #8
    609e:	d003      	beq.n	60a8 <setDutyCycle+0x30>
		result = LORAWAN_INVALID_PARAMETER;
    60a0:	240a      	movs	r4, #10
}
    60a2:	0020      	movs	r0, r4
    60a4:	b002      	add	sp, #8
    60a6:	bd70      	pop	{r4, r5, r6, pc}
		bandId = RegParams.pOtherChParams[updateDCycle.channelIndex].subBandId;
    60a8:	0069      	lsls	r1, r5, #1
    60aa:	1949      	adds	r1, r1, r5
    60ac:	0089      	lsls	r1, r1, #2
    60ae:	4b24      	ldr	r3, [pc, #144]	; (6140 <setDutyCycle+0xc8>)
    60b0:	7a1a      	ldrb	r2, [r3, #8]
    60b2:	7a58      	ldrb	r0, [r3, #9]
    60b4:	0200      	lsls	r0, r0, #8
    60b6:	4310      	orrs	r0, r2
    60b8:	7a9a      	ldrb	r2, [r3, #10]
    60ba:	0412      	lsls	r2, r2, #16
    60bc:	4310      	orrs	r0, r2
    60be:	7ada      	ldrb	r2, [r3, #11]
    60c0:	0612      	lsls	r2, r2, #24
    60c2:	4302      	orrs	r2, r0
    60c4:	1852      	adds	r2, r2, r1
    60c6:	7a15      	ldrb	r5, [r2, #8]
		RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] = updateDCycle.dutyCycleNew;
    60c8:	0028      	movs	r0, r5
    60ca:	30d4      	adds	r0, #212	; 0xd4
    60cc:	0040      	lsls	r0, r0, #1
    60ce:	aa01      	add	r2, sp, #4
    60d0:	1818      	adds	r0, r3, r0
    60d2:	7816      	ldrb	r6, [r2, #0]
    60d4:	7146      	strb	r6, [r0, #5]
    60d6:	7852      	ldrb	r2, [r2, #1]
    60d8:	7182      	strb	r2, [r0, #6]
		RegParams.pSubBandParams[bandId].subBandTimeout = 0;
    60da:	7b18      	ldrb	r0, [r3, #12]
    60dc:	7b5a      	ldrb	r2, [r3, #13]
    60de:	0212      	lsls	r2, r2, #8
    60e0:	4302      	orrs	r2, r0
    60e2:	7b98      	ldrb	r0, [r3, #14]
    60e4:	0400      	lsls	r0, r0, #16
    60e6:	4302      	orrs	r2, r0
    60e8:	7bd8      	ldrb	r0, [r3, #15]
    60ea:	0600      	lsls	r0, r0, #24
    60ec:	4310      	orrs	r0, r2
    60ee:	006a      	lsls	r2, r5, #1
    60f0:	1952      	adds	r2, r2, r5
    60f2:	0092      	lsls	r2, r2, #2
    60f4:	1812      	adds	r2, r2, r0
    60f6:	2000      	movs	r0, #0
    60f8:	7210      	strb	r0, [r2, #8]
    60fa:	7250      	strb	r0, [r2, #9]
    60fc:	7290      	strb	r0, [r2, #10]
    60fe:	72d0      	strb	r0, [r2, #11]
		RegParams.pOtherChParams[updateDCycle.channelIndex].parametersDefined |= DUTY_CYCLE_DEFINED;
    6100:	7a1d      	ldrb	r5, [r3, #8]
    6102:	7a5a      	ldrb	r2, [r3, #9]
    6104:	0212      	lsls	r2, r2, #8
    6106:	432a      	orrs	r2, r5
    6108:	7a9d      	ldrb	r5, [r3, #10]
    610a:	042d      	lsls	r5, r5, #16
    610c:	432a      	orrs	r2, r5
    610e:	7add      	ldrb	r5, [r3, #11]
    6110:	062d      	lsls	r5, r5, #24
    6112:	4315      	orrs	r5, r2
    6114:	186d      	adds	r5, r5, r1
    6116:	7aea      	ldrb	r2, [r5, #11]
    6118:	2104      	movs	r1, #4
    611a:	430a      	orrs	r2, r1
    611c:	72ea      	strb	r2, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    611e:	22ec      	movs	r2, #236	; 0xec
    6120:	0052      	lsls	r2, r2, #1
    6122:	5c9a      	ldrb	r2, [r3, r2]
    6124:	21da      	movs	r1, #218	; 0xda
    6126:	31ff      	adds	r1, #255	; 0xff
    6128:	5c58      	ldrb	r0, [r3, r1]
    612a:	0200      	lsls	r0, r0, #8
    612c:	4310      	orrs	r0, r2
    612e:	b2c1      	uxtb	r1, r0
    6130:	0a00      	lsrs	r0, r0, #8
    6132:	4b04      	ldr	r3, [pc, #16]	; (6144 <setDutyCycle+0xcc>)
    6134:	4798      	blx	r3
    6136:	e7b4      	b.n	60a2 <setDutyCycle+0x2a>
    6138:	00013549 	.word	0x00013549
    613c:	0000481d 	.word	0x0000481d
    6140:	2000112c 	.word	0x2000112c
    6144:	000070a5 	.word	0x000070a5

00006148 <UpdateChannelIdStatusT3>:
{
    6148:	b570      	push	{r4, r5, r6, lr}
    614a:	0005      	movs	r5, r0
	RegParams.pChParams[chid].status = statusNew;
    614c:	4c19      	ldr	r4, [pc, #100]	; (61b4 <UpdateChannelIdStatusT3+0x6c>)
    614e:	7923      	ldrb	r3, [r4, #4]
    6150:	7962      	ldrb	r2, [r4, #5]
    6152:	0212      	lsls	r2, r2, #8
    6154:	431a      	orrs	r2, r3
    6156:	79a3      	ldrb	r3, [r4, #6]
    6158:	041b      	lsls	r3, r3, #16
    615a:	431a      	orrs	r2, r3
    615c:	79e3      	ldrb	r3, [r4, #7]
    615e:	061b      	lsls	r3, r3, #24
    6160:	4313      	orrs	r3, r2
    6162:	0042      	lsls	r2, r0, #1
    6164:	54d1      	strb	r1, [r2, r3]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    6166:	23eb      	movs	r3, #235	; 0xeb
    6168:	005b      	lsls	r3, r3, #1
    616a:	5ce3      	ldrb	r3, [r4, r3]
    616c:	22d8      	movs	r2, #216	; 0xd8
    616e:	32ff      	adds	r2, #255	; 0xff
    6170:	5ca0      	ldrb	r0, [r4, r2]
    6172:	0200      	lsls	r0, r0, #8
    6174:	4318      	orrs	r0, r3
    6176:	b2c1      	uxtb	r1, r0
    6178:	0a00      	lsrs	r0, r0, #8
    617a:	4e0f      	ldr	r6, [pc, #60]	; (61b8 <UpdateChannelIdStatusT3+0x70>)
    617c:	47b0      	blx	r6
	PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    617e:	23ec      	movs	r3, #236	; 0xec
    6180:	005b      	lsls	r3, r3, #1
    6182:	5ce3      	ldrb	r3, [r4, r3]
    6184:	22da      	movs	r2, #218	; 0xda
    6186:	32ff      	adds	r2, #255	; 0xff
    6188:	5ca0      	ldrb	r0, [r4, r2]
    618a:	0200      	lsls	r0, r0, #8
    618c:	4318      	orrs	r0, r3
    618e:	b2c1      	uxtb	r1, r0
    6190:	0a00      	lsrs	r0, r0, #8
    6192:	47b0      	blx	r6
	if( RegParams.band == ISM_JPN923)
    6194:	232e      	movs	r3, #46	; 0x2e
    6196:	5ce3      	ldrb	r3, [r4, r3]
    6198:	2b05      	cmp	r3, #5
    619a:	d000      	beq.n	619e <UpdateChannelIdStatusT3+0x56>
}
    619c:	bd70      	pop	{r4, r5, r6, pc}
		RegParams.cmnParams.paramsType2.channelTimer[chid] = 0;
    619e:	3558      	adds	r5, #88	; 0x58
    61a0:	00ad      	lsls	r5, r5, #2
    61a2:	4b04      	ldr	r3, [pc, #16]	; (61b4 <UpdateChannelIdStatusT3+0x6c>)
    61a4:	195d      	adds	r5, r3, r5
    61a6:	2300      	movs	r3, #0
    61a8:	722b      	strb	r3, [r5, #8]
    61aa:	726b      	strb	r3, [r5, #9]
    61ac:	72ab      	strb	r3, [r5, #10]
    61ae:	72eb      	strb	r3, [r5, #11]
}
    61b0:	e7f4      	b.n	619c <UpdateChannelIdStatusT3+0x54>
    61b2:	46c0      	nop			; (mov r8, r8)
    61b4:	2000112c 	.word	0x2000112c
    61b8:	000070a5 	.word	0x000070a5

000061bc <setChannelIdStatusT3>:
{
    61bc:	b570      	push	{r4, r5, r6, lr}
    61be:	b082      	sub	sp, #8
	memcpy(&updateChid,attrInput,sizeof(UpdateChId_t));
    61c0:	780d      	ldrb	r5, [r1, #0]
    61c2:	784e      	ldrb	r6, [r1, #1]
	valChid.channelIndex = updateChid.channelIndex;
    61c4:	a901      	add	r1, sp, #4
    61c6:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    61c8:	2301      	movs	r3, #1
    61ca:	704b      	strb	r3, [r1, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    61cc:	2015      	movs	r0, #21
    61ce:	4b09      	ldr	r3, [pc, #36]	; (61f4 <setChannelIdStatusT3+0x38>)
    61d0:	4798      	blx	r3
    61d2:	0004      	movs	r4, r0
    61d4:	2808      	cmp	r0, #8
    61d6:	d003      	beq.n	61e0 <setChannelIdStatusT3+0x24>
		retVal = LORAWAN_INVALID_PARAMETER;
    61d8:	240a      	movs	r4, #10
}
    61da:	0020      	movs	r0, r4
    61dc:	b002      	add	sp, #8
    61de:	bd70      	pop	{r4, r5, r6, pc}
		if( RegParams.band == ISM_KR920)
    61e0:	232e      	movs	r3, #46	; 0x2e
    61e2:	4a05      	ldr	r2, [pc, #20]	; (61f8 <setChannelIdStatusT3+0x3c>)
    61e4:	5cd3      	ldrb	r3, [r2, r3]
    61e6:	2b04      	cmp	r3, #4
    61e8:	d0f7      	beq.n	61da <setChannelIdStatusT3+0x1e>
		    UpdateChannelIdStatusT3(updateChid.channelIndex,updateChid.statusNew);
    61ea:	0031      	movs	r1, r6
    61ec:	0028      	movs	r0, r5
    61ee:	4b03      	ldr	r3, [pc, #12]	; (61fc <setChannelIdStatusT3+0x40>)
    61f0:	4798      	blx	r3
    61f2:	e7f2      	b.n	61da <setChannelIdStatusT3+0x1e>
    61f4:	0000481d 	.word	0x0000481d
    61f8:	2000112c 	.word	0x2000112c
    61fc:	00006149 	.word	0x00006149

00006200 <setDlFrequency>:
{
    6200:	b530      	push	{r4, r5, lr}
    6202:	b085      	sub	sp, #20
	memcpy(&updateDlFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    6204:	ac02      	add	r4, sp, #8
    6206:	2208      	movs	r2, #8
    6208:	0020      	movs	r0, r4
    620a:	4b20      	ldr	r3, [pc, #128]	; (628c <setDlFrequency+0x8c>)
    620c:	4798      	blx	r3
	Chid.channelIndex = updateDlFreq.channelIndex;
    620e:	ab01      	add	r3, sp, #4
    6210:	7922      	ldrb	r2, [r4, #4]
    6212:	701a      	strb	r2, [r3, #0]
		Chid.allowedForDefaultChannels = ALL_CHANNELS;
    6214:	2201      	movs	r2, #1
    6216:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    6218:	4b1d      	ldr	r3, [pc, #116]	; (6290 <setDlFrequency+0x90>)
    621a:	685b      	ldr	r3, [r3, #4]
    621c:	0021      	movs	r1, r4
    621e:	2001      	movs	r0, #1
    6220:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    6222:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    6224:	2808      	cmp	r0, #8
    6226:	d002      	beq.n	622e <setDlFrequency+0x2e>
}
    6228:	0020      	movs	r0, r4
    622a:	b005      	add	sp, #20
    622c:	bd30      	pop	{r4, r5, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    622e:	a901      	add	r1, sp, #4
    6230:	300d      	adds	r0, #13
    6232:	4b18      	ldr	r3, [pc, #96]	; (6294 <setDlFrequency+0x94>)
    6234:	4798      	blx	r3
    6236:	0004      	movs	r4, r0
    6238:	2808      	cmp	r0, #8
    623a:	d001      	beq.n	6240 <setDlFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    623c:	240a      	movs	r4, #10
    623e:	e7f3      	b.n	6228 <setDlFrequency+0x28>
		RegParams.pOtherChParams[updateDlFreq.channelIndex].rx1Frequency = updateDlFreq.frequencyNew;
    6240:	4a15      	ldr	r2, [pc, #84]	; (6298 <setDlFrequency+0x98>)
    6242:	7a13      	ldrb	r3, [r2, #8]
    6244:	7a50      	ldrb	r0, [r2, #9]
    6246:	0200      	lsls	r0, r0, #8
    6248:	4303      	orrs	r3, r0
    624a:	7a90      	ldrb	r0, [r2, #10]
    624c:	0400      	lsls	r0, r0, #16
    624e:	4318      	orrs	r0, r3
    6250:	7ad3      	ldrb	r3, [r2, #11]
    6252:	061b      	lsls	r3, r3, #24
    6254:	4318      	orrs	r0, r3
    6256:	a902      	add	r1, sp, #8
    6258:	790d      	ldrb	r5, [r1, #4]
    625a:	006b      	lsls	r3, r5, #1
    625c:	195b      	adds	r3, r3, r5
    625e:	009b      	lsls	r3, r3, #2
    6260:	181b      	adds	r3, r3, r0
    6262:	7808      	ldrb	r0, [r1, #0]
    6264:	7118      	strb	r0, [r3, #4]
    6266:	7848      	ldrb	r0, [r1, #1]
    6268:	7158      	strb	r0, [r3, #5]
    626a:	7888      	ldrb	r0, [r1, #2]
    626c:	7198      	strb	r0, [r3, #6]
    626e:	78c9      	ldrb	r1, [r1, #3]
    6270:	71d9      	strb	r1, [r3, #7]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    6272:	23ec      	movs	r3, #236	; 0xec
    6274:	005b      	lsls	r3, r3, #1
    6276:	5cd3      	ldrb	r3, [r2, r3]
    6278:	21da      	movs	r1, #218	; 0xda
    627a:	31ff      	adds	r1, #255	; 0xff
    627c:	5c50      	ldrb	r0, [r2, r1]
    627e:	0200      	lsls	r0, r0, #8
    6280:	4318      	orrs	r0, r3
    6282:	b2c1      	uxtb	r1, r0
    6284:	0a00      	lsrs	r0, r0, #8
    6286:	4b05      	ldr	r3, [pc, #20]	; (629c <setDlFrequency+0x9c>)
    6288:	4798      	blx	r3
    628a:	e7cd      	b.n	6228 <setDlFrequency+0x28>
    628c:	00013549 	.word	0x00013549
    6290:	20000d38 	.word	0x20000d38
    6294:	0000481d 	.word	0x0000481d
    6298:	2000112c 	.word	0x2000112c
    629c:	000070a5 	.word	0x000070a5

000062a0 <setFrequency>:
{
    62a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    62a2:	b085      	sub	sp, #20
	memcpy(&updateTxFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    62a4:	ac02      	add	r4, sp, #8
    62a6:	2208      	movs	r2, #8
    62a8:	0020      	movs	r0, r4
    62aa:	4b58      	ldr	r3, [pc, #352]	; (640c <setFrequency+0x16c>)
    62ac:	4798      	blx	r3
	valChid.channelIndex = updateTxFreq.channelIndex;
    62ae:	ab01      	add	r3, sp, #4
    62b0:	7922      	ldrb	r2, [r4, #4]
    62b2:	701a      	strb	r2, [r3, #0]
	valChid.allowedForDefaultChannels = WITHOUT_DEFAULT_CHANNELS;
    62b4:	2200      	movs	r2, #0
    62b6:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    62b8:	4b55      	ldr	r3, [pc, #340]	; (6410 <setFrequency+0x170>)
    62ba:	685b      	ldr	r3, [r3, #4]
    62bc:	0021      	movs	r1, r4
    62be:	2001      	movs	r0, #1
    62c0:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    62c2:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    62c4:	2808      	cmp	r0, #8
    62c6:	d002      	beq.n	62ce <setFrequency+0x2e>
}
    62c8:	0020      	movs	r0, r4
    62ca:	b005      	add	sp, #20
    62cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    62ce:	a901      	add	r1, sp, #4
    62d0:	300d      	adds	r0, #13
    62d2:	4b50      	ldr	r3, [pc, #320]	; (6414 <setFrequency+0x174>)
    62d4:	4798      	blx	r3
    62d6:	0004      	movs	r4, r0
    62d8:	2808      	cmp	r0, #8
    62da:	d001      	beq.n	62e0 <setFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    62dc:	240a      	movs	r4, #10
    62de:	e7f3      	b.n	62c8 <setFrequency+0x28>
		uint8_t chIndx = updateTxFreq.channelIndex;
    62e0:	ab02      	add	r3, sp, #8
    62e2:	791f      	ldrb	r7, [r3, #4]
		if((((1 << RegParams.band) & ((ISM_EUBAND) | (1 << ISM_JPN923))) != 0))
    62e4:	232e      	movs	r3, #46	; 0x2e
    62e6:	4a4c      	ldr	r2, [pc, #304]	; (6418 <setFrequency+0x178>)
    62e8:	5cd2      	ldrb	r2, [r2, r3]
    62ea:	3b0b      	subs	r3, #11
    62ec:	4113      	asrs	r3, r2
    62ee:	07db      	lsls	r3, r3, #31
    62f0:	d446      	bmi.n	6380 <setFrequency+0xe0>
		RegParams.pOtherChParams[chIndx].ulfrequency = updateTxFreq.frequencyNew;
    62f2:	0078      	lsls	r0, r7, #1
    62f4:	19c0      	adds	r0, r0, r7
    62f6:	0080      	lsls	r0, r0, #2
    62f8:	a902      	add	r1, sp, #8
    62fa:	9d02      	ldr	r5, [sp, #8]
    62fc:	4b46      	ldr	r3, [pc, #280]	; (6418 <setFrequency+0x178>)
    62fe:	7a1a      	ldrb	r2, [r3, #8]
    6300:	7a5e      	ldrb	r6, [r3, #9]
    6302:	0236      	lsls	r6, r6, #8
    6304:	4316      	orrs	r6, r2
    6306:	7a9a      	ldrb	r2, [r3, #10]
    6308:	0412      	lsls	r2, r2, #16
    630a:	4316      	orrs	r6, r2
    630c:	7ada      	ldrb	r2, [r3, #11]
    630e:	0612      	lsls	r2, r2, #24
    6310:	4332      	orrs	r2, r6
    6312:	5415      	strb	r5, [r2, r0]
    6314:	0a2e      	lsrs	r6, r5, #8
    6316:	1812      	adds	r2, r2, r0
    6318:	7056      	strb	r6, [r2, #1]
    631a:	0c2e      	lsrs	r6, r5, #16
    631c:	7096      	strb	r6, [r2, #2]
    631e:	0e2d      	lsrs	r5, r5, #24
    6320:	70d5      	strb	r5, [r2, #3]
		RegParams.pOtherChParams[chIndx].rx1Frequency = updateTxFreq.frequencyNew;
    6322:	7a1a      	ldrb	r2, [r3, #8]
    6324:	7a5d      	ldrb	r5, [r3, #9]
    6326:	022d      	lsls	r5, r5, #8
    6328:	4315      	orrs	r5, r2
    632a:	7a9a      	ldrb	r2, [r3, #10]
    632c:	0412      	lsls	r2, r2, #16
    632e:	4315      	orrs	r5, r2
    6330:	7ada      	ldrb	r2, [r3, #11]
    6332:	0612      	lsls	r2, r2, #24
    6334:	432a      	orrs	r2, r5
    6336:	1812      	adds	r2, r2, r0
    6338:	780d      	ldrb	r5, [r1, #0]
    633a:	7115      	strb	r5, [r2, #4]
    633c:	784d      	ldrb	r5, [r1, #1]
    633e:	7155      	strb	r5, [r2, #5]
    6340:	788d      	ldrb	r5, [r1, #2]
    6342:	7195      	strb	r5, [r2, #6]
    6344:	78c9      	ldrb	r1, [r1, #3]
    6346:	71d1      	strb	r1, [r2, #7]
		RegParams.pOtherChParams[chIndx].parametersDefined |= FREQUENCY_DEFINED;
    6348:	7a1f      	ldrb	r7, [r3, #8]
    634a:	7a5a      	ldrb	r2, [r3, #9]
    634c:	0212      	lsls	r2, r2, #8
    634e:	433a      	orrs	r2, r7
    6350:	7a9f      	ldrb	r7, [r3, #10]
    6352:	043f      	lsls	r7, r7, #16
    6354:	433a      	orrs	r2, r7
    6356:	7adf      	ldrb	r7, [r3, #11]
    6358:	063f      	lsls	r7, r7, #24
    635a:	4317      	orrs	r7, r2
    635c:	183f      	adds	r7, r7, r0
    635e:	7afa      	ldrb	r2, [r7, #11]
    6360:	2101      	movs	r1, #1
    6362:	430a      	orrs	r2, r1
    6364:	72fa      	strb	r2, [r7, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    6366:	22ec      	movs	r2, #236	; 0xec
    6368:	0052      	lsls	r2, r2, #1
    636a:	5c9a      	ldrb	r2, [r3, r2]
    636c:	21da      	movs	r1, #218	; 0xda
    636e:	31ff      	adds	r1, #255	; 0xff
    6370:	5c58      	ldrb	r0, [r3, r1]
    6372:	0200      	lsls	r0, r0, #8
    6374:	4310      	orrs	r0, r2
    6376:	b2c1      	uxtb	r1, r0
    6378:	0a00      	lsrs	r0, r0, #8
    637a:	4b28      	ldr	r3, [pc, #160]	; (641c <setFrequency+0x17c>)
    637c:	4798      	blx	r3
    637e:	e7a3      	b.n	62c8 <setFrequency+0x28>
		    RegParams.pOtherChParams[chIndx].subBandId = getSubBandId(updateTxFreq.frequencyNew);
    6380:	4b25      	ldr	r3, [pc, #148]	; (6418 <setFrequency+0x178>)
    6382:	7a19      	ldrb	r1, [r3, #8]
    6384:	7a5a      	ldrb	r2, [r3, #9]
    6386:	0212      	lsls	r2, r2, #8
    6388:	430a      	orrs	r2, r1
    638a:	7a99      	ldrb	r1, [r3, #10]
    638c:	0409      	lsls	r1, r1, #16
    638e:	430a      	orrs	r2, r1
    6390:	7ad9      	ldrb	r1, [r3, #11]
    6392:	0609      	lsls	r1, r1, #24
    6394:	4311      	orrs	r1, r2
    6396:	007a      	lsls	r2, r7, #1
    6398:	19d2      	adds	r2, r2, r7
    639a:	0092      	lsls	r2, r2, #2
    639c:	468c      	mov	ip, r1
    639e:	4494      	add	ip, r2
    63a0:	9d02      	ldr	r5, [sp, #8]
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    63a2:	2229      	movs	r2, #41	; 0x29
    63a4:	5c9e      	ldrb	r6, [r3, r2]
    63a6:	2e00      	cmp	r6, #0
    63a8:	d02e      	beq.n	6408 <setFrequency+0x168>
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    63aa:	0019      	movs	r1, r3
    63ac:	7b1b      	ldrb	r3, [r3, #12]
    63ae:	7b4a      	ldrb	r2, [r1, #13]
    63b0:	0212      	lsls	r2, r2, #8
    63b2:	431a      	orrs	r2, r3
    63b4:	7b8b      	ldrb	r3, [r1, #14]
    63b6:	041b      	lsls	r3, r3, #16
    63b8:	431a      	orrs	r2, r3
    63ba:	7bcb      	ldrb	r3, [r1, #15]
    63bc:	061b      	lsls	r3, r3, #24
    63be:	4313      	orrs	r3, r2
    63c0:	2000      	movs	r0, #0
    63c2:	e004      	b.n	63ce <setFrequency+0x12e>
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    63c4:	3001      	adds	r0, #1
    63c6:	b2c0      	uxtb	r0, r0
    63c8:	330c      	adds	r3, #12
    63ca:	4286      	cmp	r6, r0
    63cc:	d018      	beq.n	6400 <setFrequency+0x160>
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    63ce:	781a      	ldrb	r2, [r3, #0]
    63d0:	7859      	ldrb	r1, [r3, #1]
    63d2:	0209      	lsls	r1, r1, #8
    63d4:	4311      	orrs	r1, r2
    63d6:	789a      	ldrb	r2, [r3, #2]
    63d8:	0412      	lsls	r2, r2, #16
    63da:	4311      	orrs	r1, r2
    63dc:	78da      	ldrb	r2, [r3, #3]
    63de:	0612      	lsls	r2, r2, #24
    63e0:	430a      	orrs	r2, r1
    63e2:	4295      	cmp	r5, r2
    63e4:	d3ee      	bcc.n	63c4 <setFrequency+0x124>
    63e6:	791a      	ldrb	r2, [r3, #4]
    63e8:	7959      	ldrb	r1, [r3, #5]
    63ea:	0209      	lsls	r1, r1, #8
    63ec:	4311      	orrs	r1, r2
    63ee:	799a      	ldrb	r2, [r3, #6]
    63f0:	0412      	lsls	r2, r2, #16
    63f2:	4311      	orrs	r1, r2
    63f4:	79da      	ldrb	r2, [r3, #7]
    63f6:	0612      	lsls	r2, r2, #24
    63f8:	430a      	orrs	r2, r1
    63fa:	4295      	cmp	r5, r2
    63fc:	d8e2      	bhi.n	63c4 <setFrequency+0x124>
    63fe:	e000      	b.n	6402 <setFrequency+0x162>
	uint8_t subBandId = 0xFF;
    6400:	20ff      	movs	r0, #255	; 0xff
		    RegParams.pOtherChParams[chIndx].subBandId = getSubBandId(updateTxFreq.frequencyNew);
    6402:	4663      	mov	r3, ip
    6404:	7218      	strb	r0, [r3, #8]
    6406:	e774      	b.n	62f2 <setFrequency+0x52>
	uint8_t subBandId = 0xFF;
    6408:	20ff      	movs	r0, #255	; 0xff
    640a:	e7fa      	b.n	6402 <setFrequency+0x162>
    640c:	00013549 	.word	0x00013549
    6410:	20000d38 	.word	0x20000d38
    6414:	0000481d 	.word	0x0000481d
    6418:	2000112c 	.word	0x2000112c
    641c:	000070a5 	.word	0x000070a5

00006420 <ValidateDataRangeT2>:
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    6420:	784a      	ldrb	r2, [r1, #1]
	dataRateMin = val_drange.dataRangeNew & LAST_NIBBLE;
    6422:	230f      	movs	r3, #15
    6424:	4013      	ands	r3, r2
    if ( dataRate > RegParams.minDataRate )
    6426:	2124      	movs	r1, #36	; 0x24
    6428:	4807      	ldr	r0, [pc, #28]	; (6448 <ValidateDataRangeT2+0x28>)
    642a:	5c41      	ldrb	r1, [r0, r1]
		retVal = LORAWAN_INVALID_PARAMETER;
    642c:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    642e:	428b      	cmp	r3, r1
    6430:	d900      	bls.n	6434 <ValidateDataRangeT2+0x14>
}
    6432:	4770      	bx	lr
	dataRateMax = (val_drange.dataRangeNew & FIRST_NIBBLE) >> SHIFT4;
    6434:	0912      	lsrs	r2, r2, #4
		retVal = LORAWAN_INVALID_PARAMETER;
    6436:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6438:	428a      	cmp	r2, r1
    643a:	d8fa      	bhi.n	6432 <ValidateDataRangeT2+0x12>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    643c:	3802      	subs	r0, #2
	   || (dataRateMax < dataRateMin) )
    643e:	4293      	cmp	r3, r2
    6440:	d9f7      	bls.n	6432 <ValidateDataRangeT2+0x12>
		retVal = LORAWAN_INVALID_PARAMETER;
    6442:	3002      	adds	r0, #2
	return retVal;
    6444:	e7f5      	b.n	6432 <ValidateDataRangeT2+0x12>
    6446:	46c0      	nop			; (mov r8, r8)
    6448:	2000112c 	.word	0x2000112c

0000644c <setDataRangeT2>:
{
    644c:	b5f0      	push	{r4, r5, r6, r7, lr}
    644e:	46c6      	mov	lr, r8
    6450:	b500      	push	{lr}
    6452:	b082      	sub	sp, #8
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    6454:	780d      	ldrb	r5, [r1, #0]
    6456:	784e      	ldrb	r6, [r1, #1]
	val_chid.channelIndex = update_dr.channelIndex;
    6458:	ab01      	add	r3, sp, #4
    645a:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    645c:	2201      	movs	r2, #1
    645e:	705a      	strb	r2, [r3, #1]
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    6460:	2012      	movs	r0, #18
    6462:	4b25      	ldr	r3, [pc, #148]	; (64f8 <setDataRangeT2+0xac>)
    6464:	4798      	blx	r3
		retVal = LORAWAN_INVALID_PARAMETER;
    6466:	240a      	movs	r4, #10
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    6468:	2808      	cmp	r0, #8
    646a:	d004      	beq.n	6476 <setDataRangeT2+0x2a>
}
    646c:	0020      	movs	r0, r4
    646e:	b002      	add	sp, #8
    6470:	bc04      	pop	{r2}
    6472:	4690      	mov	r8, r2
    6474:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    6476:	a901      	add	r1, sp, #4
    6478:	300d      	adds	r0, #13
    647a:	4b20      	ldr	r3, [pc, #128]	; (64fc <setDataRangeT2+0xb0>)
    647c:	4798      	blx	r3
    647e:	0004      	movs	r4, r0
    6480:	2808      	cmp	r0, #8
    6482:	d001      	beq.n	6488 <setDataRangeT2+0x3c>
		retVal = LORAWAN_INVALID_PARAMETER;
    6484:	240a      	movs	r4, #10
    6486:	e7f1      	b.n	646c <setDataRangeT2+0x20>
		RegParams.pChParams[update_dr.channelIndex].dataRange.value = update_dr.dataRangeNew;
    6488:	4f1d      	ldr	r7, [pc, #116]	; (6500 <setDataRangeT2+0xb4>)
    648a:	793b      	ldrb	r3, [r7, #4]
    648c:	797a      	ldrb	r2, [r7, #5]
    648e:	0212      	lsls	r2, r2, #8
    6490:	431a      	orrs	r2, r3
    6492:	79bb      	ldrb	r3, [r7, #6]
    6494:	041b      	lsls	r3, r3, #16
    6496:	431a      	orrs	r2, r3
    6498:	79fb      	ldrb	r3, [r7, #7]
    649a:	061b      	lsls	r3, r3, #24
    649c:	4313      	orrs	r3, r2
    649e:	006a      	lsls	r2, r5, #1
    64a0:	4690      	mov	r8, r2
    64a2:	4443      	add	r3, r8
    64a4:	705e      	strb	r6, [r3, #1]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    64a6:	23eb      	movs	r3, #235	; 0xeb
    64a8:	005b      	lsls	r3, r3, #1
    64aa:	5cfb      	ldrb	r3, [r7, r3]
    64ac:	22d8      	movs	r2, #216	; 0xd8
    64ae:	32ff      	adds	r2, #255	; 0xff
    64b0:	5cb8      	ldrb	r0, [r7, r2]
    64b2:	0200      	lsls	r0, r0, #8
    64b4:	4318      	orrs	r0, r3
    64b6:	b2c1      	uxtb	r1, r0
    64b8:	0a00      	lsrs	r0, r0, #8
    64ba:	4e12      	ldr	r6, [pc, #72]	; (6504 <setDataRangeT2+0xb8>)
    64bc:	47b0      	blx	r6
		RegParams.pOtherChParams[update_dr.channelIndex].parametersDefined |= DATA_RANGE_DEFINED;
    64be:	7a3b      	ldrb	r3, [r7, #8]
    64c0:	7a7a      	ldrb	r2, [r7, #9]
    64c2:	0212      	lsls	r2, r2, #8
    64c4:	431a      	orrs	r2, r3
    64c6:	7abb      	ldrb	r3, [r7, #10]
    64c8:	041b      	lsls	r3, r3, #16
    64ca:	431a      	orrs	r2, r3
    64cc:	7afb      	ldrb	r3, [r7, #11]
    64ce:	061b      	lsls	r3, r3, #24
    64d0:	4313      	orrs	r3, r2
    64d2:	4445      	add	r5, r8
    64d4:	00ad      	lsls	r5, r5, #2
    64d6:	195d      	adds	r5, r3, r5
    64d8:	7aeb      	ldrb	r3, [r5, #11]
    64da:	2202      	movs	r2, #2
    64dc:	4313      	orrs	r3, r2
    64de:	72eb      	strb	r3, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    64e0:	23ec      	movs	r3, #236	; 0xec
    64e2:	005b      	lsls	r3, r3, #1
    64e4:	5cfb      	ldrb	r3, [r7, r3]
    64e6:	22da      	movs	r2, #218	; 0xda
    64e8:	32ff      	adds	r2, #255	; 0xff
    64ea:	5cb8      	ldrb	r0, [r7, r2]
    64ec:	0200      	lsls	r0, r0, #8
    64ee:	4318      	orrs	r0, r3
    64f0:	b2c1      	uxtb	r1, r0
    64f2:	0a00      	lsrs	r0, r0, #8
    64f4:	47b0      	blx	r6
    64f6:	e7b9      	b.n	646c <setDataRangeT2+0x20>
    64f8:	00006421 	.word	0x00006421
    64fc:	0000481d 	.word	0x0000481d
    6500:	2000112c 	.word	0x2000112c
    6504:	000070a5 	.word	0x000070a5

00006508 <LORAREG_GetAttr_RxWindowSizeT2>:
{
    6508:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    650a:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    650c:	2124      	movs	r1, #36	; 0x24
    650e:	480d      	ldr	r0, [pc, #52]	; (6544 <LORAREG_GetAttr_RxWindowSizeT2+0x3c>)
    6510:	5c41      	ldrb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    6512:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6514:	4299      	cmp	r1, r3
    6516:	d200      	bcs.n	651a <LORAREG_GetAttr_RxWindowSizeT2+0x12>
}
    6518:	bd10      	pop	{r4, pc}
		*(uint16_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowSize;
    651a:	4c0a      	ldr	r4, [pc, #40]	; (6544 <LORAREG_GetAttr_RxWindowSizeT2+0x3c>)
    651c:	7821      	ldrb	r1, [r4, #0]
    651e:	7860      	ldrb	r0, [r4, #1]
    6520:	0200      	lsls	r0, r0, #8
    6522:	4308      	orrs	r0, r1
    6524:	78a1      	ldrb	r1, [r4, #2]
    6526:	0409      	lsls	r1, r1, #16
    6528:	4308      	orrs	r0, r1
    652a:	78e1      	ldrb	r1, [r4, #3]
    652c:	0609      	lsls	r1, r1, #24
    652e:	4301      	orrs	r1, r0
    6530:	00db      	lsls	r3, r3, #3
    6532:	5c58      	ldrb	r0, [r3, r1]
    6534:	185b      	adds	r3, r3, r1
    6536:	785b      	ldrb	r3, [r3, #1]
    6538:	021b      	lsls	r3, r3, #8
    653a:	4303      	orrs	r3, r0
    653c:	8013      	strh	r3, [r2, #0]
	return result;
    653e:	2008      	movs	r0, #8
    6540:	e7ea      	b.n	6518 <LORAREG_GetAttr_RxWindowSizeT2+0x10>
    6542:	46c0      	nop			; (mov r8, r8)
    6544:	2000112c 	.word	0x2000112c

00006548 <LORAREG_GetAttr_RxWindowOffsetT2>:
{
    6548:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    654a:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    654c:	2124      	movs	r1, #36	; 0x24
    654e:	480c      	ldr	r0, [pc, #48]	; (6580 <LORAREG_GetAttr_RxWindowOffsetT2+0x38>)
    6550:	5c41      	ldrb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    6552:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6554:	4299      	cmp	r1, r3
    6556:	d200      	bcs.n	655a <LORAREG_GetAttr_RxWindowOffsetT2+0x12>
}
    6558:	bd10      	pop	{r4, pc}
		*(int8_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowOffset;
    655a:	4c09      	ldr	r4, [pc, #36]	; (6580 <LORAREG_GetAttr_RxWindowOffsetT2+0x38>)
    655c:	7821      	ldrb	r1, [r4, #0]
    655e:	7860      	ldrb	r0, [r4, #1]
    6560:	0200      	lsls	r0, r0, #8
    6562:	4308      	orrs	r0, r1
    6564:	78a1      	ldrb	r1, [r4, #2]
    6566:	0409      	lsls	r1, r1, #16
    6568:	4308      	orrs	r0, r1
    656a:	78e1      	ldrb	r1, [r4, #3]
    656c:	0609      	lsls	r1, r1, #24
    656e:	4301      	orrs	r1, r0
    6570:	00db      	lsls	r3, r3, #3
    6572:	185b      	adds	r3, r3, r1
    6574:	791b      	ldrb	r3, [r3, #4]
    6576:	b25b      	sxtb	r3, r3
    6578:	7013      	strb	r3, [r2, #0]
	return result;
    657a:	2008      	movs	r0, #8
    657c:	e7ec      	b.n	6558 <LORAREG_GetAttr_RxWindowOffsetT2+0x10>
    657e:	46c0      	nop			; (mov r8, r8)
    6580:	2000112c 	.word	0x2000112c

00006584 <LORAREG_GetAttr_MaxPayloadT3>:
{
    6584:	b530      	push	{r4, r5, lr}
	dataRate = *(uint8_t *)attrInput;
    6586:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6588:	2124      	movs	r1, #36	; 0x24
    658a:	4816      	ldr	r0, [pc, #88]	; (65e4 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    658c:	5c41      	ldrb	r1, [r0, r1]
		result =  LORAWAN_INVALID_PARAMETER;
    658e:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6590:	4299      	cmp	r1, r3
    6592:	d215      	bcs.n	65c0 <LORAREG_GetAttr_MaxPayloadT3+0x3c>
	if(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1)
    6594:	21dd      	movs	r1, #221	; 0xdd
    6596:	0049      	lsls	r1, r1, #1
    6598:	4c12      	ldr	r4, [pc, #72]	; (65e4 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    659a:	5c61      	ldrb	r1, [r4, r1]
    659c:	07c9      	lsls	r1, r1, #31
    659e:	d411      	bmi.n	65c4 <LORAREG_GetAttr_MaxPayloadT3+0x40>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    65a0:	4d10      	ldr	r5, [pc, #64]	; (65e4 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    65a2:	7829      	ldrb	r1, [r5, #0]
    65a4:	786c      	ldrb	r4, [r5, #1]
    65a6:	0224      	lsls	r4, r4, #8
    65a8:	430c      	orrs	r4, r1
    65aa:	78a9      	ldrb	r1, [r5, #2]
    65ac:	0409      	lsls	r1, r1, #16
    65ae:	430c      	orrs	r4, r1
    65b0:	78e9      	ldrb	r1, [r5, #3]
    65b2:	0609      	lsls	r1, r1, #24
    65b4:	4321      	orrs	r1, r4
    65b6:	00db      	lsls	r3, r3, #3
    65b8:	185b      	adds	r3, r3, r1
    65ba:	789b      	ldrb	r3, [r3, #2]
    65bc:	7013      	strb	r3, [r2, #0]
}
    65be:	bd30      	pop	{r4, r5, pc}
	StackRetStatus_t result = LORAWAN_SUCCESS;
    65c0:	3802      	subs	r0, #2
    65c2:	e7e7      	b.n	6594 <LORAREG_GetAttr_MaxPayloadT3+0x10>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt1;
    65c4:	0025      	movs	r5, r4
    65c6:	7821      	ldrb	r1, [r4, #0]
    65c8:	7864      	ldrb	r4, [r4, #1]
    65ca:	0224      	lsls	r4, r4, #8
    65cc:	430c      	orrs	r4, r1
    65ce:	78a9      	ldrb	r1, [r5, #2]
    65d0:	0409      	lsls	r1, r1, #16
    65d2:	430c      	orrs	r4, r1
    65d4:	78e9      	ldrb	r1, [r5, #3]
    65d6:	0609      	lsls	r1, r1, #24
    65d8:	4321      	orrs	r1, r4
    65da:	00db      	lsls	r3, r3, #3
    65dc:	1859      	adds	r1, r3, r1
    65de:	78cb      	ldrb	r3, [r1, #3]
    65e0:	7013      	strb	r3, [r2, #0]
    65e2:	e7ec      	b.n	65be <LORAREG_GetAttr_MaxPayloadT3+0x3a>
    65e4:	2000112c 	.word	0x2000112c

000065e8 <LORAREG_GetAttr_ModulationAttrT2>:
{
    65e8:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    65ea:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    65ec:	2124      	movs	r1, #36	; 0x24
    65ee:	480b      	ldr	r0, [pc, #44]	; (661c <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    65f0:	5c41      	ldrb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    65f2:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    65f4:	4299      	cmp	r1, r3
    65f6:	d200      	bcs.n	65fa <LORAREG_GetAttr_ModulationAttrT2+0x12>
}
    65f8:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].modulation;
    65fa:	4c08      	ldr	r4, [pc, #32]	; (661c <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    65fc:	7821      	ldrb	r1, [r4, #0]
    65fe:	7860      	ldrb	r0, [r4, #1]
    6600:	0200      	lsls	r0, r0, #8
    6602:	4308      	orrs	r0, r1
    6604:	78a1      	ldrb	r1, [r4, #2]
    6606:	0409      	lsls	r1, r1, #16
    6608:	4308      	orrs	r0, r1
    660a:	78e1      	ldrb	r1, [r4, #3]
    660c:	0609      	lsls	r1, r1, #24
    660e:	4301      	orrs	r1, r0
    6610:	00db      	lsls	r3, r3, #3
    6612:	185b      	adds	r3, r3, r1
    6614:	79db      	ldrb	r3, [r3, #7]
    6616:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6618:	2008      	movs	r0, #8
	return result;
    661a:	e7ed      	b.n	65f8 <LORAREG_GetAttr_ModulationAttrT2+0x10>
    661c:	2000112c 	.word	0x2000112c

00006620 <LORAREG_GetAttr_BandwidthAttrT2>:
{
    6620:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    6622:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6624:	2124      	movs	r1, #36	; 0x24
    6626:	480b      	ldr	r0, [pc, #44]	; (6654 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    6628:	5c41      	ldrb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    662a:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    662c:	4299      	cmp	r1, r3
    662e:	d200      	bcs.n	6632 <LORAREG_GetAttr_BandwidthAttrT2+0x12>
}
    6630:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].bandwidth;
    6632:	4c08      	ldr	r4, [pc, #32]	; (6654 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    6634:	7821      	ldrb	r1, [r4, #0]
    6636:	7860      	ldrb	r0, [r4, #1]
    6638:	0200      	lsls	r0, r0, #8
    663a:	4308      	orrs	r0, r1
    663c:	78a1      	ldrb	r1, [r4, #2]
    663e:	0409      	lsls	r1, r1, #16
    6640:	4308      	orrs	r0, r1
    6642:	78e1      	ldrb	r1, [r4, #3]
    6644:	0609      	lsls	r1, r1, #24
    6646:	4301      	orrs	r1, r0
    6648:	00db      	lsls	r3, r3, #3
    664a:	185b      	adds	r3, r3, r1
    664c:	799b      	ldrb	r3, [r3, #6]
    664e:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6650:	2008      	movs	r0, #8
	return result;
    6652:	e7ed      	b.n	6630 <LORAREG_GetAttr_BandwidthAttrT2+0x10>
    6654:	2000112c 	.word	0x2000112c

00006658 <LORAREG_GetAttr_NewTxChConfigT2>:
{
    6658:	b5f0      	push	{r4, r5, r6, r7, lr}
    665a:	b083      	sub	sp, #12
    665c:	0015      	movs	r5, r2
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    665e:	788c      	ldrb	r4, [r1, #2]
    if ( dataRate > RegParams.minDataRate )
    6660:	2324      	movs	r3, #36	; 0x24
    6662:	4a2e      	ldr	r2, [pc, #184]	; (671c <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    6664:	5cd3      	ldrb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    6666:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6668:	42a3      	cmp	r3, r4
    666a:	d205      	bcs.n	6678 <LORAREG_GetAttr_NewTxChConfigT2+0x20>
}
    666c:	b003      	add	sp, #12
    666e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    6670:	2900      	cmp	r1, #0
    6672:	d10f      	bne.n	6694 <LORAREG_GetAttr_NewTxChConfigT2+0x3c>
		currDr = DR2;
    6674:	2402      	movs	r4, #2
    6676:	e00d      	b.n	6694 <LORAREG_GetAttr_NewTxChConfigT2+0x3c>
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    6678:	784e      	ldrb	r6, [r1, #1]
	if (txPowerNew > RegParams.maxTxPwrIndx)
    667a:	232d      	movs	r3, #45	; 0x2d
    667c:	4a27      	ldr	r2, [pc, #156]	; (671c <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    667e:	56d3      	ldrsb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    6680:	200a      	movs	r0, #10
	if (txPowerNew > RegParams.maxTxPwrIndx)
    6682:	429e      	cmp	r6, r3
    6684:	dcf2      	bgt.n	666c <LORAREG_GetAttr_NewTxChConfigT2+0x14>
		result = GetTxChannelConfig2(newTxChannelReq.transmissionType,newTxChannelReq.txPwr,newTxChannelReq.currDr,(radioConfig_t*)attrOutput);
    6686:	7809      	ldrb	r1, [r1, #0]
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    6688:	232e      	movs	r3, #46	; 0x2e
    668a:	5cd2      	ldrb	r2, [r2, r3]
    668c:	4b24      	ldr	r3, [pc, #144]	; (6720 <LORAREG_GetAttr_NewTxChConfigT2+0xc8>)
    668e:	4113      	asrs	r3, r2
    6690:	07db      	lsls	r3, r3, #31
    6692:	d4ed      	bmi.n	6670 <LORAREG_GetAttr_NewTxChConfigT2+0x18>
	result = SearchAvailableChannel2 (RegParams.maxChannels, transmissionType,currDr, &channelIndex);
    6694:	232a      	movs	r3, #42	; 0x2a
    6696:	4a21      	ldr	r2, [pc, #132]	; (671c <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    6698:	5cd0      	ldrb	r0, [r2, r3]
    669a:	466b      	mov	r3, sp
    669c:	3307      	adds	r3, #7
    669e:	0022      	movs	r2, r4
    66a0:	4f20      	ldr	r7, [pc, #128]	; (6724 <LORAREG_GetAttr_NewTxChConfigT2+0xcc>)
    66a2:	47b8      	blx	r7
	if (result == LORAWAN_SUCCESS)
    66a4:	2808      	cmp	r0, #8
    66a6:	d1e1      	bne.n	666c <LORAREG_GetAttr_NewTxChConfigT2+0x14>
		RegParams.lastUsedChannelIndex = channelIndex;
    66a8:	466b      	mov	r3, sp
    66aa:	79df      	ldrb	r7, [r3, #7]
    66ac:	4b1b      	ldr	r3, [pc, #108]	; (671c <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    66ae:	222f      	movs	r2, #47	; 0x2f
    66b0:	549f      	strb	r7, [r3, r2]
		radioConfig->frequency = RegParams.pOtherChParams[channelIndex].ulfrequency;
    66b2:	7a19      	ldrb	r1, [r3, #8]
    66b4:	7a5a      	ldrb	r2, [r3, #9]
    66b6:	0212      	lsls	r2, r2, #8
    66b8:	430a      	orrs	r2, r1
    66ba:	7a99      	ldrb	r1, [r3, #10]
    66bc:	0409      	lsls	r1, r1, #16
    66be:	430a      	orrs	r2, r1
    66c0:	7ad9      	ldrb	r1, [r3, #11]
    66c2:	0609      	lsls	r1, r1, #24
    66c4:	4311      	orrs	r1, r2
    66c6:	007a      	lsls	r2, r7, #1
    66c8:	19d2      	adds	r2, r2, r7
    66ca:	0092      	lsls	r2, r2, #2
    66cc:	5c57      	ldrb	r7, [r2, r1]
    66ce:	1852      	adds	r2, r2, r1
    66d0:	7851      	ldrb	r1, [r2, #1]
    66d2:	0209      	lsls	r1, r1, #8
    66d4:	430f      	orrs	r7, r1
    66d6:	7891      	ldrb	r1, [r2, #2]
    66d8:	0409      	lsls	r1, r1, #16
    66da:	4339      	orrs	r1, r7
    66dc:	78d2      	ldrb	r2, [r2, #3]
    66de:	0612      	lsls	r2, r2, #24
    66e0:	430a      	orrs	r2, r1
    66e2:	602a      	str	r2, [r5, #0]
		radioConfig->txPower = RegParams.maxTxPwr - 2 *txPwrIndx;
    66e4:	0076      	lsls	r6, r6, #1
    66e6:	2228      	movs	r2, #40	; 0x28
    66e8:	5c9a      	ldrb	r2, [r3, r2]
    66ea:	1b96      	subs	r6, r2, r6
    66ec:	722e      	strb	r6, [r5, #8]
		radioConfig->freq_hop_period = DISABLED ;
    66ee:	2200      	movs	r2, #0
    66f0:	80aa      	strh	r2, [r5, #4]
		radioConfig->modulation = RegParams.pDrParams[currDr].modulation;
    66f2:	7819      	ldrb	r1, [r3, #0]
    66f4:	785a      	ldrb	r2, [r3, #1]
    66f6:	0212      	lsls	r2, r2, #8
    66f8:	4311      	orrs	r1, r2
    66fa:	789a      	ldrb	r2, [r3, #2]
    66fc:	0412      	lsls	r2, r2, #16
    66fe:	430a      	orrs	r2, r1
    6700:	78db      	ldrb	r3, [r3, #3]
    6702:	061b      	lsls	r3, r3, #24
    6704:	4313      	orrs	r3, r2
    6706:	00e4      	lsls	r4, r4, #3
    6708:	191c      	adds	r4, r3, r4
    670a:	79e3      	ldrb	r3, [r4, #7]
    670c:	726b      	strb	r3, [r5, #9]
		radioConfig->bandwidth = RegParams.pDrParams[currDr].bandwidth;
    670e:	79a3      	ldrb	r3, [r4, #6]
    6710:	72ab      	strb	r3, [r5, #10]
		radioConfig->sf = RegParams.pDrParams[currDr].spreadingFactor;
    6712:	7963      	ldrb	r3, [r4, #5]
    6714:	72eb      	strb	r3, [r5, #11]
		radioConfig->ecrConfig.override = false;
    6716:	2300      	movs	r3, #0
    6718:	71eb      	strb	r3, [r5, #7]
    671a:	e7a7      	b.n	666c <LORAREG_GetAttr_NewTxChConfigT2+0x14>
    671c:	2000112c 	.word	0x2000112c
    6720:	00007fe0 	.word	0x00007fe0
    6724:	00005115 	.word	0x00005115

00006728 <LORAREG_InitGetAttrFnPtrsJP>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT3;
    6728:	4b30      	ldr	r3, [pc, #192]	; (67ec <LORAREG_InitGetAttrFnPtrsJP+0xc4>)
    672a:	4a31      	ldr	r2, [pc, #196]	; (67f0 <LORAREG_InitGetAttrFnPtrsJP+0xc8>)
    672c:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    672e:	4a31      	ldr	r2, [pc, #196]	; (67f4 <LORAREG_InitGetAttrFnPtrsJP+0xcc>)
    6730:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    6732:	4a31      	ldr	r2, [pc, #196]	; (67f8 <LORAREG_InitGetAttrFnPtrsJP+0xd0>)
    6734:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT3;
    6736:	4a31      	ldr	r2, [pc, #196]	; (67fc <LORAREG_InitGetAttrFnPtrsJP+0xd4>)
    6738:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    673a:	4a31      	ldr	r2, [pc, #196]	; (6800 <LORAREG_InitGetAttrFnPtrsJP+0xd8>)
    673c:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    673e:	4a31      	ldr	r2, [pc, #196]	; (6804 <LORAREG_InitGetAttrFnPtrsJP+0xdc>)
    6740:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    6742:	4a31      	ldr	r2, [pc, #196]	; (6808 <LORAREG_InitGetAttrFnPtrsJP+0xe0>)
    6744:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    6746:	4a31      	ldr	r2, [pc, #196]	; (680c <LORAREG_InitGetAttrFnPtrsJP+0xe4>)
    6748:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    674a:	4a31      	ldr	r2, [pc, #196]	; (6810 <LORAREG_InitGetAttrFnPtrsJP+0xe8>)
    674c:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    674e:	4a31      	ldr	r2, [pc, #196]	; (6814 <LORAREG_InitGetAttrFnPtrsJP+0xec>)
    6750:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    6752:	4a31      	ldr	r2, [pc, #196]	; (6818 <LORAREG_InitGetAttrFnPtrsJP+0xf0>)
    6754:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    6756:	4a31      	ldr	r2, [pc, #196]	; (681c <LORAREG_InitGetAttrFnPtrsJP+0xf4>)
    6758:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    675a:	4a31      	ldr	r2, [pc, #196]	; (6820 <LORAREG_InitGetAttrFnPtrsJP+0xf8>)
    675c:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    675e:	4a31      	ldr	r2, [pc, #196]	; (6824 <LORAREG_InitGetAttrFnPtrsJP+0xfc>)
    6760:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType4;
    6762:	4a31      	ldr	r2, [pc, #196]	; (6828 <LORAREG_InitGetAttrFnPtrsJP+0x100>)
    6764:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    6766:	4931      	ldr	r1, [pc, #196]	; (682c <LORAREG_InitGetAttrFnPtrsJP+0x104>)
    6768:	2280      	movs	r2, #128	; 0x80
    676a:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    676c:	4930      	ldr	r1, [pc, #192]	; (6830 <LORAREG_InitGetAttrFnPtrsJP+0x108>)
    676e:	320c      	adds	r2, #12
    6770:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    6772:	4930      	ldr	r1, [pc, #192]	; (6834 <LORAREG_InitGetAttrFnPtrsJP+0x10c>)
    6774:	3204      	adds	r2, #4
    6776:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    6778:	492f      	ldr	r1, [pc, #188]	; (6838 <LORAREG_InitGetAttrFnPtrsJP+0x110>)
    677a:	3204      	adds	r2, #4
    677c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    677e:	492f      	ldr	r1, [pc, #188]	; (683c <LORAREG_InitGetAttrFnPtrsJP+0x114>)
    6780:	3208      	adds	r2, #8
    6782:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    6784:	492e      	ldr	r1, [pc, #184]	; (6840 <LORAREG_InitGetAttrFnPtrsJP+0x118>)
    6786:	3204      	adds	r2, #4
    6788:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    678a:	492e      	ldr	r1, [pc, #184]	; (6844 <LORAREG_InitGetAttrFnPtrsJP+0x11c>)
    678c:	3204      	adds	r2, #4
    678e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    6790:	492d      	ldr	r1, [pc, #180]	; (6848 <LORAREG_InitGetAttrFnPtrsJP+0x120>)
    6792:	3204      	adds	r2, #4
    6794:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    6796:	492d      	ldr	r1, [pc, #180]	; (684c <LORAREG_InitGetAttrFnPtrsJP+0x124>)
    6798:	3204      	adds	r2, #4
    679a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    679c:	492c      	ldr	r1, [pc, #176]	; (6850 <LORAREG_InitGetAttrFnPtrsJP+0x128>)
    679e:	3204      	adds	r2, #4
    67a0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    67a2:	492c      	ldr	r1, [pc, #176]	; (6854 <LORAREG_InitGetAttrFnPtrsJP+0x12c>)
    67a4:	3204      	adds	r2, #4
    67a6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    67a8:	492b      	ldr	r1, [pc, #172]	; (6858 <LORAREG_InitGetAttrFnPtrsJP+0x130>)
    67aa:	3204      	adds	r2, #4
    67ac:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    67ae:	492b      	ldr	r1, [pc, #172]	; (685c <LORAREG_InitGetAttrFnPtrsJP+0x134>)
    67b0:	3204      	adds	r2, #4
    67b2:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    67b4:	492a      	ldr	r1, [pc, #168]	; (6860 <LORAREG_InitGetAttrFnPtrsJP+0x138>)
    67b6:	3204      	adds	r2, #4
    67b8:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    67ba:	492a      	ldr	r1, [pc, #168]	; (6864 <LORAREG_InitGetAttrFnPtrsJP+0x13c>)
    67bc:	3204      	adds	r2, #4
    67be:	5099      	str	r1, [r3, r2]
    pGetAttr[DEFAULT_LBT_PARAMS] = LORAREG_GetAttr_DefLBTParams;
    67c0:	4929      	ldr	r1, [pc, #164]	; (6868 <LORAREG_InitGetAttrFnPtrsJP+0x140>)
    67c2:	3204      	adds	r2, #4
    67c4:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_LBT_CHANNEL_PAUSE_TIMER] = LORAREG_GetAttr_minLBTChPauseTimer;
    67c6:	4929      	ldr	r1, [pc, #164]	; (686c <LORAREG_InitGetAttrFnPtrsJP+0x144>)
    67c8:	3204      	adds	r2, #4
    67ca:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    67cc:	4928      	ldr	r1, [pc, #160]	; (6870 <LORAREG_InitGetAttrFnPtrsJP+0x148>)
    67ce:	3204      	adds	r2, #4
    67d0:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    67d2:	4928      	ldr	r1, [pc, #160]	; (6874 <LORAREG_InitGetAttrFnPtrsJP+0x14c>)
    67d4:	3208      	adds	r2, #8
    67d6:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    67d8:	4927      	ldr	r1, [pc, #156]	; (6878 <LORAREG_InitGetAttrFnPtrsJP+0x150>)
    67da:	3204      	adds	r2, #4
    67dc:	5099      	str	r1, [r3, r2]
	pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    67de:	4a27      	ldr	r2, [pc, #156]	; (687c <LORAREG_InitGetAttrFnPtrsJP+0x154>)
    67e0:	679a      	str	r2, [r3, #120]	; 0x78
	pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    67e2:	4927      	ldr	r1, [pc, #156]	; (6880 <LORAREG_InitGetAttrFnPtrsJP+0x158>)
    67e4:	2298      	movs	r2, #152	; 0x98
    67e6:	5099      	str	r1, [r3, r2]
}
    67e8:	4770      	bx	lr
    67ea:	46c0      	nop			; (mov r8, r8)
    67ec:	20000b50 	.word	0x20000b50
    67f0:	00004fd9 	.word	0x00004fd9
    67f4:	00006509 	.word	0x00006509
    67f8:	00006549 	.word	0x00006549
    67fc:	00006585 	.word	0x00006585
    6800:	00004621 	.word	0x00004621
    6804:	00004631 	.word	0x00004631
    6808:	0000464d 	.word	0x0000464d
    680c:	0000465d 	.word	0x0000465d
    6810:	00004fc1 	.word	0x00004fc1
    6814:	0000466d 	.word	0x0000466d
    6818:	0000467d 	.word	0x0000467d
    681c:	00004ec5 	.word	0x00004ec5
    6820:	00004891 	.word	0x00004891
    6824:	000046cd 	.word	0x000046cd
    6828:	00004dd1 	.word	0x00004dd1
    682c:	00005075 	.word	0x00005075
    6830:	000065e9 	.word	0x000065e9
    6834:	00006621 	.word	0x00006621
    6838:	000049dd 	.word	0x000049dd
    683c:	00004719 	.word	0x00004719
    6840:	00004723 	.word	0x00004723
    6844:	0000472d 	.word	0x0000472d
    6848:	00004739 	.word	0x00004739
    684c:	00004745 	.word	0x00004745
    6850:	0000474f 	.word	0x0000474f
    6854:	00004757 	.word	0x00004757
    6858:	0000475f 	.word	0x0000475f
    685c:	00006659 	.word	0x00006659
    6860:	000052cd 	.word	0x000052cd
    6864:	00004789 	.word	0x00004789
    6868:	00004799 	.word	0x00004799
    686c:	00004d01 	.word	0x00004d01
    6870:	00004cb9 	.word	0x00004cb9
    6874:	00004769 	.word	0x00004769
    6878:	00004779 	.word	0x00004779
    687c:	00004849 	.word	0x00004849
    6880:	00004b25 	.word	0x00004b25

00006884 <LORAREG_InitValidateAttrFnPtrsJP>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqJP;
    6884:	4b0d      	ldr	r3, [pc, #52]	; (68bc <LORAREG_InitValidateAttrFnPtrsJP+0x38>)
    6886:	4a0e      	ldr	r2, [pc, #56]	; (68c0 <LORAREG_InitValidateAttrFnPtrsJP+0x3c>)
    6888:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    688a:	4a0e      	ldr	r2, [pc, #56]	; (68c4 <LORAREG_InitValidateAttrFnPtrsJP+0x40>)
    688c:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT2;
    688e:	4a0e      	ldr	r2, [pc, #56]	; (68c8 <LORAREG_InitValidateAttrFnPtrsJP+0x44>)
    6890:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT2;
    6892:	490e      	ldr	r1, [pc, #56]	; (68cc <LORAREG_InitValidateAttrFnPtrsJP+0x48>)
    6894:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    6896:	490e      	ldr	r1, [pc, #56]	; (68d0 <LORAREG_InitValidateAttrFnPtrsJP+0x4c>)
    6898:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    689a:	490e      	ldr	r1, [pc, #56]	; (68d4 <LORAREG_InitValidateAttrFnPtrsJP+0x50>)
    689c:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    689e:	490e      	ldr	r1, [pc, #56]	; (68d8 <LORAREG_InitValidateAttrFnPtrsJP+0x54>)
    68a0:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT2;
    68a2:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    68a4:	4a0d      	ldr	r2, [pc, #52]	; (68dc <LORAREG_InitValidateAttrFnPtrsJP+0x58>)
    68a6:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    68a8:	4a0d      	ldr	r2, [pc, #52]	; (68e0 <LORAREG_InitValidateAttrFnPtrsJP+0x5c>)
    68aa:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    68ac:	4a0d      	ldr	r2, [pc, #52]	; (68e4 <LORAREG_InitValidateAttrFnPtrsJP+0x60>)
    68ae:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    68b0:	4a0d      	ldr	r2, [pc, #52]	; (68e8 <LORAREG_InitValidateAttrFnPtrsJP+0x64>)
    68b2:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    68b4:	490d      	ldr	r1, [pc, #52]	; (68ec <LORAREG_InitValidateAttrFnPtrsJP+0x68>)
    68b6:	22e0      	movs	r2, #224	; 0xe0
    68b8:	5099      	str	r1, [r3, r2]
}
    68ba:	4770      	bx	lr
    68bc:	20000d38 	.word	0x20000d38
    68c0:	00005045 	.word	0x00005045
    68c4:	00005021 	.word	0x00005021
    68c8:	000047f1 	.word	0x000047f1
    68cc:	000047c5 	.word	0x000047c5
    68d0:	00004a15 	.word	0x00004a15
    68d4:	00006421 	.word	0x00006421
    68d8:	0000481d 	.word	0x0000481d
    68dc:	00004a71 	.word	0x00004a71
    68e0:	00004921 	.word	0x00004921
    68e4:	00004975 	.word	0x00004975
    68e8:	00004909 	.word	0x00004909
    68ec:	00004989 	.word	0x00004989

000068f0 <LORAREG_InitSetAttrFnPtrsJP>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    68f0:	4b11      	ldr	r3, [pc, #68]	; (6938 <LORAREG_InitSetAttrFnPtrsJP+0x48>)
    68f2:	4a12      	ldr	r2, [pc, #72]	; (693c <LORAREG_InitSetAttrFnPtrsJP+0x4c>)
    68f4:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    68f6:	4a12      	ldr	r2, [pc, #72]	; (6940 <LORAREG_InitSetAttrFnPtrsJP+0x50>)
    68f8:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[LBT_TIMER] = setLBTTimer;
    68fa:	4912      	ldr	r1, [pc, #72]	; (6944 <LORAREG_InitSetAttrFnPtrsJP+0x54>)
    68fc:	2288      	movs	r2, #136	; 0x88
    68fe:	5099      	str	r1, [r3, r2]
	pSetAttr[FREQUENCY] = setFrequency;
    6900:	4a11      	ldr	r2, [pc, #68]	; (6948 <LORAREG_InitSetAttrFnPtrsJP+0x58>)
    6902:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    6904:	4911      	ldr	r1, [pc, #68]	; (694c <LORAREG_InitSetAttrFnPtrsJP+0x5c>)
    6906:	22d0      	movs	r2, #208	; 0xd0
    6908:	5099      	str	r1, [r3, r2]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    690a:	4a11      	ldr	r2, [pc, #68]	; (6950 <LORAREG_InitSetAttrFnPtrsJP+0x60>)
    690c:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    690e:	4911      	ldr	r1, [pc, #68]	; (6954 <LORAREG_InitSetAttrFnPtrsJP+0x64>)
    6910:	2280      	movs	r2, #128	; 0x80
    6912:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    6914:	4910      	ldr	r1, [pc, #64]	; (6958 <LORAREG_InitSetAttrFnPtrsJP+0x68>)
    6916:	3204      	adds	r2, #4
    6918:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    691a:	4910      	ldr	r1, [pc, #64]	; (695c <LORAREG_InitSetAttrFnPtrsJP+0x6c>)
    691c:	3250      	adds	r2, #80	; 0x50
    691e:	5099      	str	r1, [r3, r2]
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    6920:	4a0f      	ldr	r2, [pc, #60]	; (6960 <LORAREG_InitSetAttrFnPtrsJP+0x70>)
    6922:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    6924:	4a0f      	ldr	r2, [pc, #60]	; (6964 <LORAREG_InitSetAttrFnPtrsJP+0x74>)
    6926:	67da      	str	r2, [r3, #124]	; 0x7c
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    6928:	490f      	ldr	r1, [pc, #60]	; (6968 <LORAREG_InitSetAttrFnPtrsJP+0x78>)
    692a:	22e4      	movs	r2, #228	; 0xe4
    692c:	5099      	str	r1, [r3, r2]
	pSetAttr[CHLIST_DEFAULTS] = setChlistDefaultState;
    692e:	490f      	ldr	r1, [pc, #60]	; (696c <LORAREG_InitSetAttrFnPtrsJP+0x7c>)
    6930:	320c      	adds	r2, #12
    6932:	5099      	str	r1, [r3, r2]
}
    6934:	4770      	bx	lr
    6936:	46c0      	nop			; (mov r8, r8)
    6938:	20000c44 	.word	0x20000c44
    693c:	0000644d 	.word	0x0000644d
    6940:	000061bd 	.word	0x000061bd
    6944:	00005c25 	.word	0x00005c25
    6948:	000062a1 	.word	0x000062a1
    694c:	00006201 	.word	0x00006201
    6950:	000069a9 	.word	0x000069a9
    6954:	00005999 	.word	0x00005999
    6958:	00005925 	.word	0x00005925
    695c:	00004a89 	.word	0x00004a89
    6960:	00006079 	.word	0x00006079
    6964:	000053b1 	.word	0x000053b1
    6968:	000052f9 	.word	0x000052f9
    696c:	00004abd 	.word	0x00004abd

00006970 <LORAREG_GetAttr>:
{
    6970:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    6972:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    6974:	283c      	cmp	r0, #60	; 0x3c
    6976:	d901      	bls.n	697c <LORAREG_GetAttr+0xc>
}
    6978:	0018      	movs	r0, r3
    697a:	bd10      	pop	{r4, pc}
	    result = pGetAttr[attrType](attrType, attrInput,attrOutput);	
    697c:	0084      	lsls	r4, r0, #2
    697e:	4b02      	ldr	r3, [pc, #8]	; (6988 <LORAREG_GetAttr+0x18>)
    6980:	58e3      	ldr	r3, [r4, r3]
    6982:	4798      	blx	r3
    6984:	0003      	movs	r3, r0
    6986:	e7f7      	b.n	6978 <LORAREG_GetAttr+0x8>
    6988:	20000b50 	.word	0x20000b50

0000698c <LORAREG_ValidateAttr>:
{
    698c:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    698e:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    6990:	283c      	cmp	r0, #60	; 0x3c
    6992:	d901      	bls.n	6998 <LORAREG_ValidateAttr+0xc>
}
    6994:	0018      	movs	r0, r3
    6996:	bd10      	pop	{r4, pc}
	    result = pValidateAttr[attrType](attrType, attrInput);		
    6998:	0082      	lsls	r2, r0, #2
    699a:	4b02      	ldr	r3, [pc, #8]	; (69a4 <LORAREG_ValidateAttr+0x18>)
    699c:	58d3      	ldr	r3, [r2, r3]
    699e:	4798      	blx	r3
    69a0:	0003      	movs	r3, r0
    69a2:	e7f7      	b.n	6994 <LORAREG_ValidateAttr+0x8>
    69a4:	20000d38 	.word	0x20000d38

000069a8 <setNewChannel>:
{
    69a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    69aa:	46d6      	mov	lr, sl
    69ac:	464f      	mov	r7, r9
    69ae:	b580      	push	{r7, lr}
    69b0:	b085      	sub	sp, #20
	if(((ISM_ASBAND) & (1 << RegParams.band)) != 0 || ((ISM_JPN923) == RegParams.band))
    69b2:	232e      	movs	r3, #46	; 0x2e
    69b4:	4a2c      	ldr	r2, [pc, #176]	; (6a68 <setNewChannel+0xc0>)
    69b6:	5cd2      	ldrb	r2, [r2, r3]
    69b8:	4b2c      	ldr	r3, [pc, #176]	; (6a6c <setNewChannel+0xc4>)
    69ba:	4113      	asrs	r3, r2
    69bc:	07db      	lsls	r3, r3, #31
    69be:	d404      	bmi.n	69ca <setNewChannel+0x22>
	pUpdateChIdStatus_t pUpdateChidStatus = NULL;
    69c0:	2600      	movs	r6, #0
	if(((ISM_ASBAND) & (1 << RegParams.band)) != 0 || ((ISM_JPN923) == RegParams.band))
    69c2:	2a05      	cmp	r2, #5
    69c4:	d102      	bne.n	69cc <setNewChannel+0x24>
		pUpdateChidStatus = UpdateChannelIdStatusT3;
    69c6:	4e2a      	ldr	r6, [pc, #168]	; (6a70 <setNewChannel+0xc8>)
    69c8:	e000      	b.n	69cc <setNewChannel+0x24>
    69ca:	4e29      	ldr	r6, [pc, #164]	; (6a70 <setNewChannel+0xc8>)
	memcpy(&newCh, attrInput,sizeof(UpdateNewCh_t));
    69cc:	ac03      	add	r4, sp, #12
    69ce:	2204      	movs	r2, #4
    69d0:	0020      	movs	r0, r4
    69d2:	4b28      	ldr	r3, [pc, #160]	; (6a74 <setNewChannel+0xcc>)
    69d4:	4798      	blx	r3
	valchMaskCntl.chnlMask = newCh.channelMask;
    69d6:	8823      	ldrh	r3, [r4, #0]
    69d8:	aa02      	add	r2, sp, #8
    69da:	8053      	strh	r3, [r2, #2]
	valchMaskCntl.chnlMaskCntl = newCh.channelMaskCntl;
    69dc:	78a4      	ldrb	r4, [r4, #2]
    69de:	7014      	strb	r4, [r2, #0]
	if(LORAREG_ValidateAttr(CHMASK_CHCNTL,&valchMaskCntl) != LORAWAN_SUCCESS)
    69e0:	0011      	movs	r1, r2
    69e2:	2038      	movs	r0, #56	; 0x38
    69e4:	4b24      	ldr	r3, [pc, #144]	; (6a78 <setNewChannel+0xd0>)
    69e6:	4798      	blx	r3
    69e8:	0003      	movs	r3, r0
    69ea:	9001      	str	r0, [sp, #4]
    69ec:	2808      	cmp	r0, #8
    69ee:	d007      	beq.n	6a00 <setNewChannel+0x58>
		result = LORAWAN_INVALID_PARAMETER;
    69f0:	230a      	movs	r3, #10
    69f2:	9301      	str	r3, [sp, #4]
}
    69f4:	9801      	ldr	r0, [sp, #4]
    69f6:	b005      	add	sp, #20
    69f8:	bc0c      	pop	{r2, r3}
    69fa:	4691      	mov	r9, r2
    69fc:	469a      	mov	sl, r3
    69fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(newCh.channelMaskCntl == 6)
    6a00:	2c06      	cmp	r4, #6
    6a02:	d00b      	beq.n	6a1c <setNewChannel+0x74>
		else if(newCh.channelMaskCntl == 0)
    6a04:	2c00      	cmp	r4, #0
    6a06:	d1f5      	bne.n	69f4 <setNewChannel+0x4c>
			for(i = 0; i < RegParams.maxChannels; i++)
    6a08:	232a      	movs	r3, #42	; 0x2a
    6a0a:	4a17      	ldr	r2, [pc, #92]	; (6a68 <setNewChannel+0xc0>)
    6a0c:	56d3      	ldrsb	r3, [r2, r3]
    6a0e:	2b00      	cmp	r3, #0
    6a10:	ddf0      	ble.n	69f4 <setNewChannel+0x4c>
				if((newCh.channelMask & BIT0) == BIT0)
    6a12:	af03      	add	r7, sp, #12
    6a14:	2301      	movs	r3, #1
    6a16:	4699      	mov	r9, r3
			for(i = 0; i < RegParams.maxChannels; i++)
    6a18:	4692      	mov	sl, r2
    6a1a:	e01c      	b.n	6a56 <setNewChannel+0xae>
			for(i = 0; i < RegParams.maxChannels; i++)
    6a1c:	3322      	adds	r3, #34	; 0x22
    6a1e:	4a12      	ldr	r2, [pc, #72]	; (6a68 <setNewChannel+0xc0>)
    6a20:	56d3      	ldrsb	r3, [r2, r3]
    6a22:	2b00      	cmp	r3, #0
    6a24:	dde6      	ble.n	69f4 <setNewChannel+0x4c>
    6a26:	2400      	movs	r4, #0
    6a28:	0017      	movs	r7, r2
    6a2a:	252a      	movs	r5, #42	; 0x2a
				pUpdateChidStatus(i,ENABLED);
    6a2c:	2101      	movs	r1, #1
    6a2e:	0020      	movs	r0, r4
    6a30:	47b0      	blx	r6
			for(i = 0; i < RegParams.maxChannels; i++)
    6a32:	3401      	adds	r4, #1
    6a34:	b2e4      	uxtb	r4, r4
    6a36:	577b      	ldrsb	r3, [r7, r5]
    6a38:	429c      	cmp	r4, r3
    6a3a:	dbf7      	blt.n	6a2c <setNewChannel+0x84>
    6a3c:	e7da      	b.n	69f4 <setNewChannel+0x4c>
					pUpdateChidStatus(i,DISABLED);
    6a3e:	2100      	movs	r1, #0
    6a40:	0020      	movs	r0, r4
    6a42:	47b0      	blx	r6
				newCh.channelMask = newCh.channelMask >> SHIFT1;
    6a44:	086d      	lsrs	r5, r5, #1
    6a46:	803d      	strh	r5, [r7, #0]
			for(i = 0; i < RegParams.maxChannels; i++)
    6a48:	3401      	adds	r4, #1
    6a4a:	b2e4      	uxtb	r4, r4
    6a4c:	232a      	movs	r3, #42	; 0x2a
    6a4e:	4652      	mov	r2, sl
    6a50:	56d3      	ldrsb	r3, [r2, r3]
    6a52:	429c      	cmp	r4, r3
    6a54:	dace      	bge.n	69f4 <setNewChannel+0x4c>
				if((newCh.channelMask & BIT0) == BIT0)
    6a56:	883d      	ldrh	r5, [r7, #0]
    6a58:	464b      	mov	r3, r9
    6a5a:	422b      	tst	r3, r5
    6a5c:	d0ef      	beq.n	6a3e <setNewChannel+0x96>
					pUpdateChidStatus(i, ENABLED);
    6a5e:	4649      	mov	r1, r9
    6a60:	0020      	movs	r0, r4
    6a62:	47b0      	blx	r6
    6a64:	e7ee      	b.n	6a44 <setNewChannel+0x9c>
    6a66:	46c0      	nop			; (mov r8, r8)
    6a68:	2000112c 	.word	0x2000112c
    6a6c:	00007fc0 	.word	0x00007fc0
    6a70:	00006149 	.word	0x00006149
    6a74:	00013549 	.word	0x00013549
    6a78:	0000698d 	.word	0x0000698d

00006a7c <LORAREG_SetAttr>:
{
    6a7c:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    6a7e:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    6a80:	283c      	cmp	r0, #60	; 0x3c
    6a82:	d901      	bls.n	6a88 <LORAREG_SetAttr+0xc>
}
    6a84:	0018      	movs	r0, r3
    6a86:	bd10      	pop	{r4, pc}
	    result = pSetAttr[attrType](attrType, attrInput);		
    6a88:	0082      	lsls	r2, r0, #2
    6a8a:	4b02      	ldr	r3, [pc, #8]	; (6a94 <LORAREG_SetAttr+0x18>)
    6a8c:	58d3      	ldr	r3, [r2, r3]
    6a8e:	4798      	blx	r3
    6a90:	0003      	movs	r3, r0
    6a92:	e7f7      	b.n	6a84 <LORAREG_SetAttr+0x8>
    6a94:	20000c44 	.word	0x20000c44

00006a98 <CreateAllRegSoftwareTimers>:
{
    6a98:	b510      	push	{r4, lr}
			status = SwTimerCreate(&regTimerId[i]);
    6a9a:	4809      	ldr	r0, [pc, #36]	; (6ac0 <CreateAllRegSoftwareTimers+0x28>)
    6a9c:	4b09      	ldr	r3, [pc, #36]	; (6ac4 <CreateAllRegSoftwareTimers+0x2c>)
    6a9e:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    6aa0:	2808      	cmp	r0, #8
    6aa2:	d10c      	bne.n	6abe <CreateAllRegSoftwareTimers+0x26>
			status = SwTimerCreate(&regTimerId[i]);
    6aa4:	4808      	ldr	r0, [pc, #32]	; (6ac8 <CreateAllRegSoftwareTimers+0x30>)
    6aa6:	4b07      	ldr	r3, [pc, #28]	; (6ac4 <CreateAllRegSoftwareTimers+0x2c>)
    6aa8:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    6aaa:	2808      	cmp	r0, #8
    6aac:	d107      	bne.n	6abe <CreateAllRegSoftwareTimers+0x26>
			status = SwTimerCreate(&regTimerId[i]);
    6aae:	4807      	ldr	r0, [pc, #28]	; (6acc <CreateAllRegSoftwareTimers+0x34>)
    6ab0:	4b04      	ldr	r3, [pc, #16]	; (6ac4 <CreateAllRegSoftwareTimers+0x2c>)
    6ab2:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    6ab4:	2808      	cmp	r0, #8
    6ab6:	d102      	bne.n	6abe <CreateAllRegSoftwareTimers+0x26>
			status = SwTimerCreate(&regTimerId[i]);
    6ab8:	4805      	ldr	r0, [pc, #20]	; (6ad0 <CreateAllRegSoftwareTimers+0x38>)
    6aba:	4b02      	ldr	r3, [pc, #8]	; (6ac4 <CreateAllRegSoftwareTimers+0x2c>)
    6abc:	4798      	blx	r3
}
    6abe:	bd10      	pop	{r4, pc}
    6ac0:	20001128 	.word	0x20001128
    6ac4:	00008099 	.word	0x00008099
    6ac8:	20001129 	.word	0x20001129
    6acc:	2000112a 	.word	0x2000112a
    6ad0:	2000112b 	.word	0x2000112b

00006ad4 <StopAllRegSoftwareTimers>:
{
    6ad4:	b570      	push	{r4, r5, r6, lr}
    6ad6:	2400      	movs	r4, #0
		SwTimerStop(regTimerId[i]);
    6ad8:	4e03      	ldr	r6, [pc, #12]	; (6ae8 <StopAllRegSoftwareTimers+0x14>)
    6ada:	4d04      	ldr	r5, [pc, #16]	; (6aec <StopAllRegSoftwareTimers+0x18>)
    6adc:	5d30      	ldrb	r0, [r6, r4]
    6ade:	47a8      	blx	r5
    6ae0:	3401      	adds	r4, #1
	for (uint8_t i=0; i< REG_PARAMS_TIMERS_COUNT; i++)
    6ae2:	2c04      	cmp	r4, #4
    6ae4:	d1fa      	bne.n	6adc <StopAllRegSoftwareTimers+0x8>
}
    6ae6:	bd70      	pop	{r4, r5, r6, pc}
    6ae8:	20001128 	.word	0x20001128
    6aec:	000083d9 	.word	0x000083d9

00006af0 <LORAREG_Init>:
{	
    6af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6af2:	0007      	movs	r7, r0
	if(!initialized)
    6af4:	4b24      	ldr	r3, [pc, #144]	; (6b88 <LORAREG_Init+0x98>)
    6af6:	781b      	ldrb	r3, [r3, #0]
    6af8:	2b00      	cmp	r3, #0
    6afa:	d109      	bne.n	6b10 <LORAREG_Init+0x20>
		if (LORAWAN_SUCCESS == CreateAllRegSoftwareTimers())
    6afc:	4b23      	ldr	r3, [pc, #140]	; (6b8c <LORAREG_Init+0x9c>)
    6afe:	4798      	blx	r3
    6b00:	2808      	cmp	r0, #8
    6b02:	d001      	beq.n	6b08 <LORAREG_Init+0x18>
			result = LORAWAN_RESOURCE_UNAVAILABLE;
    6b04:	2014      	movs	r0, #20
    6b06:	e006      	b.n	6b16 <LORAREG_Init+0x26>
			initialized = true;
    6b08:	2201      	movs	r2, #1
    6b0a:	4b1f      	ldr	r3, [pc, #124]	; (6b88 <LORAREG_Init+0x98>)
    6b0c:	701a      	strb	r2, [r3, #0]
    6b0e:	e002      	b.n	6b16 <LORAREG_Init+0x26>
		StopAllRegSoftwareTimers();	
    6b10:	4b1f      	ldr	r3, [pc, #124]	; (6b90 <LORAREG_Init+0xa0>)
    6b12:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6b14:	2008      	movs	r0, #8
    6b16:	2300      	movs	r3, #0
		pGetAttr[i] = InValidGetAttr;
    6b18:	4e1e      	ldr	r6, [pc, #120]	; (6b94 <LORAREG_Init+0xa4>)
    6b1a:	4d1f      	ldr	r5, [pc, #124]	; (6b98 <LORAREG_Init+0xa8>)
		pValidateAttr[i] = InValidAttr;
    6b1c:	4c1f      	ldr	r4, [pc, #124]	; (6b9c <LORAREG_Init+0xac>)
    6b1e:	4a20      	ldr	r2, [pc, #128]	; (6ba0 <LORAREG_Init+0xb0>)
		pSetAttr[i] = InValidAttr;
    6b20:	4920      	ldr	r1, [pc, #128]	; (6ba4 <LORAREG_Init+0xb4>)
		pGetAttr[i] = InValidGetAttr;
    6b22:	519d      	str	r5, [r3, r6]
		pValidateAttr[i] = InValidAttr;
    6b24:	511a      	str	r2, [r3, r4]
		pSetAttr[i] = InValidAttr;
    6b26:	505a      	str	r2, [r3, r1]
    6b28:	3304      	adds	r3, #4
	for(int i = 0; i < REG_NUM_ATTRIBUTES; i++)
    6b2a:	2bf4      	cmp	r3, #244	; 0xf4
    6b2c:	d1f9      	bne.n	6b22 <LORAREG_Init+0x32>
	if(ismBand == ISM_NA915)
    6b2e:	2f02      	cmp	r7, #2
    6b30:	d00d      	beq.n	6b4e <LORAREG_Init+0x5e>
	else if(ismBand == ISM_EU868 || ismBand == ISM_EU433)
    6b32:	2f01      	cmp	r7, #1
    6b34:	d90f      	bls.n	6b56 <LORAREG_Init+0x66>
	else if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    6b36:	1fbb      	subs	r3, r7, #6
    6b38:	2b08      	cmp	r3, #8
    6b3a:	d910      	bls.n	6b5e <LORAREG_Init+0x6e>
	else if(ismBand == ISM_AU915)
    6b3c:	2f03      	cmp	r7, #3
    6b3e:	d012      	beq.n	6b66 <LORAREG_Init+0x76>
	else if(ismBand == ISM_IND865)
    6b40:	2f0f      	cmp	r7, #15
    6b42:	d014      	beq.n	6b6e <LORAREG_Init+0x7e>
	else if(ismBand == ISM_JPN923)
    6b44:	2f05      	cmp	r7, #5
    6b46:	d016      	beq.n	6b76 <LORAREG_Init+0x86>
	else if(ismBand == ISM_KR920)
    6b48:	2f04      	cmp	r7, #4
    6b4a:	d018      	beq.n	6b7e <LORAREG_Init+0x8e>
}
    6b4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	    result = LORAReg_InitNA(ismBand);
    6b4e:	2002      	movs	r0, #2
    6b50:	4b15      	ldr	r3, [pc, #84]	; (6ba8 <LORAREG_Init+0xb8>)
    6b52:	4798      	blx	r3
    6b54:	e7fa      	b.n	6b4c <LORAREG_Init+0x5c>
	    result = LORAReg_InitEU(ismBand);		
    6b56:	0038      	movs	r0, r7
    6b58:	4b14      	ldr	r3, [pc, #80]	; (6bac <LORAREG_Init+0xbc>)
    6b5a:	4798      	blx	r3
    6b5c:	e7f6      	b.n	6b4c <LORAREG_Init+0x5c>
		result = LORAReg_InitAS(ismBand);
    6b5e:	0038      	movs	r0, r7
    6b60:	4b13      	ldr	r3, [pc, #76]	; (6bb0 <LORAREG_Init+0xc0>)
    6b62:	4798      	blx	r3
    6b64:	e7f2      	b.n	6b4c <LORAREG_Init+0x5c>
		result = LORAReg_InitAU(ismBand);
    6b66:	2003      	movs	r0, #3
    6b68:	4b12      	ldr	r3, [pc, #72]	; (6bb4 <LORAREG_Init+0xc4>)
    6b6a:	4798      	blx	r3
    6b6c:	e7ee      	b.n	6b4c <LORAREG_Init+0x5c>
		result = LORAReg_InitIN(ismBand);
    6b6e:	200f      	movs	r0, #15
    6b70:	4b11      	ldr	r3, [pc, #68]	; (6bb8 <LORAREG_Init+0xc8>)
    6b72:	4798      	blx	r3
    6b74:	e7ea      	b.n	6b4c <LORAREG_Init+0x5c>
		result = LORAReg_InitJP(ismBand);
    6b76:	2005      	movs	r0, #5
    6b78:	4b10      	ldr	r3, [pc, #64]	; (6bbc <LORAREG_Init+0xcc>)
    6b7a:	4798      	blx	r3
    6b7c:	e7e6      	b.n	6b4c <LORAREG_Init+0x5c>
		result = LORAReg_InitKR(ismBand);
    6b7e:	2004      	movs	r0, #4
    6b80:	4b0f      	ldr	r3, [pc, #60]	; (6bc0 <LORAREG_Init+0xd0>)
    6b82:	4798      	blx	r3
    6b84:	e7e2      	b.n	6b4c <LORAREG_Init+0x5c>
    6b86:	46c0      	nop			; (mov r8, r8)
    6b88:	20000b4c 	.word	0x20000b4c
    6b8c:	00006a99 	.word	0x00006a99
    6b90:	00006ad5 	.word	0x00006ad5
    6b94:	20000b50 	.word	0x20000b50
    6b98:	00004619 	.word	0x00004619
    6b9c:	20000d38 	.word	0x20000d38
    6ba0:	0000461d 	.word	0x0000461d
    6ba4:	20000c44 	.word	0x20000c44
    6ba8:	00004615 	.word	0x00004615
    6bac:	00004355 	.word	0x00004355
    6bb0:	0000434d 	.word	0x0000434d
    6bb4:	00004351 	.word	0x00004351
    6bb8:	00004359 	.word	0x00004359
    6bbc:	00004361 	.word	0x00004361
    6bc0:	00004611 	.word	0x00004611

00006bc4 <LORAREG_SupportedBands>:
	*bands = value;
    6bc4:	2320      	movs	r3, #32
    6bc6:	8003      	strh	r3, [r0, #0]
}
    6bc8:	2008      	movs	r0, #8
    6bca:	4770      	bx	lr

00006bcc <LORAREG_UnInit>:
{
    6bcc:	b510      	push	{r4, lr}
	StopAllRegSoftwareTimers();
    6bce:	4b0d      	ldr	r3, [pc, #52]	; (6c04 <LORAREG_UnInit+0x38>)
    6bd0:	4798      	blx	r3
	if(RegParams.regParamItems.fileid)
    6bd2:	23d4      	movs	r3, #212	; 0xd4
    6bd4:	33ff      	adds	r3, #255	; 0xff
    6bd6:	4a0c      	ldr	r2, [pc, #48]	; (6c08 <LORAREG_UnInit+0x3c>)
    6bd8:	5cd0      	ldrb	r0, [r2, r3]
    6bda:	2800      	cmp	r0, #0
    6bdc:	d107      	bne.n	6bee <LORAREG_UnInit+0x22>
	memset(&RegParams,0,sizeof(RegParams_t));
    6bde:	22ee      	movs	r2, #238	; 0xee
    6be0:	0052      	lsls	r2, r2, #1
    6be2:	2100      	movs	r1, #0
    6be4:	4808      	ldr	r0, [pc, #32]	; (6c08 <LORAREG_UnInit+0x3c>)
    6be6:	4b09      	ldr	r3, [pc, #36]	; (6c0c <LORAREG_UnInit+0x40>)
    6be8:	4798      	blx	r3
}
    6bea:	200a      	movs	r0, #10
    6bec:	bd10      	pop	{r4, pc}
	    PDS_UnRegFile(RegParams.regParamItems.fileid);
    6bee:	4b08      	ldr	r3, [pc, #32]	; (6c10 <LORAREG_UnInit+0x44>)
    6bf0:	4798      	blx	r3
		if(RegParams.band == ISM_EU868)
    6bf2:	232e      	movs	r3, #46	; 0x2e
    6bf4:	4a04      	ldr	r2, [pc, #16]	; (6c08 <LORAREG_UnInit+0x3c>)
    6bf6:	5cd3      	ldrb	r3, [r2, r3]
    6bf8:	2b00      	cmp	r3, #0
    6bfa:	d1f0      	bne.n	6bde <LORAREG_UnInit+0x12>
			PDS_UnRegFile(PDS_FILE_REG_EU868_12_IDX);
    6bfc:	200b      	movs	r0, #11
    6bfe:	4b04      	ldr	r3, [pc, #16]	; (6c10 <LORAREG_UnInit+0x44>)
    6c00:	4798      	blx	r3
    6c02:	e7ec      	b.n	6bde <LORAREG_UnInit+0x12>
    6c04:	00006ad5 	.word	0x00006ad5
    6c08:	2000112c 	.word	0x2000112c
    6c0c:	000135cd 	.word	0x000135cd
    6c10:	000072fd 	.word	0x000072fd

00006c14 <sal_FillSubKey>:
		}
	}
}

static void sal_FillSubKey( uint8_t *source, uint8_t *key, uint8_t size)
{
    6c14:	b530      	push	{r4, r5, lr}
	uint8_t i = 0;
	uint8_t carry = 0;

	i=size;

	while(i--)
    6c16:	1e53      	subs	r3, r2, #1
    6c18:	b2db      	uxtb	r3, r3
    6c1a:	2a00      	cmp	r2, #0
    6c1c:	d00b      	beq.n	6c36 <sal_FillSubKey+0x22>
    6c1e:	2400      	movs	r4, #0
	{
		key[i] = (source[i] << 1) | carry;
    6c20:	18c5      	adds	r5, r0, r3
    6c22:	782a      	ldrb	r2, [r5, #0]
    6c24:	0052      	lsls	r2, r2, #1
    6c26:	4322      	orrs	r2, r4
    6c28:	54ca      	strb	r2, [r1, r3]
		carry = !!(source[i] & 0x80);
    6c2a:	782c      	ldrb	r4, [r5, #0]
    6c2c:	09e4      	lsrs	r4, r4, #7
	while(i--)
    6c2e:	3b01      	subs	r3, #1
    6c30:	b2db      	uxtb	r3, r3
    6c32:	2bff      	cmp	r3, #255	; 0xff
    6c34:	d1f4      	bne.n	6c20 <sal_FillSubKey+0xc>
	}
}
    6c36:	bd30      	pop	{r4, r5, pc}

00006c38 <SAL_Init>:
{
    6c38:	b510      	push	{r4, lr}
	AESInit();
    6c3a:	4b02      	ldr	r3, [pc, #8]	; (6c44 <SAL_Init+0xc>)
    6c3c:	4798      	blx	r3
}
    6c3e:	2000      	movs	r0, #0
    6c40:	bd10      	pop	{r4, pc}
    6c42:	46c0      	nop			; (mov r8, r8)
    6c44:	00006f25 	.word	0x00006f25

00006c48 <SAL_AESEncode>:
{
    6c48:	b510      	push	{r4, lr}
    6c4a:	b084      	sub	sp, #16
    6c4c:	0004      	movs	r4, r0
    6c4e:	0011      	movs	r1, r2
	memcpy(useKey, key, sizeof(useKey));
    6c50:	2210      	movs	r2, #16
    6c52:	4668      	mov	r0, sp
    6c54:	4b04      	ldr	r3, [pc, #16]	; (6c68 <SAL_AESEncode+0x20>)
    6c56:	4798      	blx	r3
	AESEncode(buffer, useKey);
    6c58:	4669      	mov	r1, sp
    6c5a:	0020      	movs	r0, r4
    6c5c:	4b03      	ldr	r3, [pc, #12]	; (6c6c <SAL_AESEncode+0x24>)
    6c5e:	4798      	blx	r3
}
    6c60:	2000      	movs	r0, #0
    6c62:	b004      	add	sp, #16
    6c64:	bd10      	pop	{r4, pc}
    6c66:	46c0      	nop			; (mov r8, r8)
    6c68:	00013549 	.word	0x00013549
    6c6c:	00006e49 	.word	0x00006e49

00006c70 <SAL_DeriveSessionKey>:
{
    6c70:	b510      	push	{r4, lr}
	sal_status = SAL_AESEncode(block, src_key, key);
    6c72:	4b01      	ldr	r3, [pc, #4]	; (6c78 <SAL_DeriveSessionKey+0x8>)
    6c74:	4798      	blx	r3
}
    6c76:	bd10      	pop	{r4, pc}
    6c78:	00006c49 	.word	0x00006c49

00006c7c <SAL_Read>:
}
    6c7c:	2000      	movs	r0, #0
    6c7e:	4770      	bx	lr

00006c80 <SAL_AESCmac>:
{
    6c80:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c82:	46d6      	mov	lr, sl
    6c84:	464f      	mov	r7, r9
    6c86:	4646      	mov	r6, r8
    6c88:	b5c0      	push	{r6, r7, lr}
    6c8a:	b0a4      	sub	sp, #144	; 0x90
    6c8c:	9001      	str	r0, [sp, #4]
    6c8e:	000f      	movs	r7, r1
    6c90:	9102      	str	r1, [sp, #8]
    6c92:	9203      	str	r2, [sp, #12]
    6c94:	469a      	mov	sl, r3
    6c96:	ab2c      	add	r3, sp, #176	; 0xb0
    6c98:	781c      	ldrb	r4, [r3, #0]
	uint8_t const_Rb[16] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    6c9a:	ae08      	add	r6, sp, #32
    6c9c:	2210      	movs	r2, #16
    6c9e:	2100      	movs	r1, #0
    6ca0:	0030      	movs	r0, r6
    6ca2:	4d65      	ldr	r5, [pc, #404]	; (6e38 <SAL_AESCmac+0x1b8>)
    6ca4:	47a8      	blx	r5
    6ca6:	2387      	movs	r3, #135	; 0x87
    6ca8:	73f3      	strb	r3, [r6, #15]
	memset(l, 0, sizeof(l));
    6caa:	2210      	movs	r2, #16
    6cac:	2100      	movs	r1, #0
    6cae:	a804      	add	r0, sp, #16
    6cb0:	47a8      	blx	r5
	SAL_AESEncode(l, key_type, key);
    6cb2:	9a01      	ldr	r2, [sp, #4]
    6cb4:	0039      	movs	r1, r7
    6cb6:	a804      	add	r0, sp, #16
    6cb8:	4b60      	ldr	r3, [pc, #384]	; (6e3c <SAL_AESCmac+0x1bc>)
    6cba:	4798      	blx	r3
	if ( (l[0] & 0x80) == 0x00 )  // MSB( bufferLocal[0] ) is '0'
    6cbc:	ab04      	add	r3, sp, #16
    6cbe:	781b      	ldrb	r3, [r3, #0]
    6cc0:	2b7f      	cmp	r3, #127	; 0x7f
    6cc2:	d82e      	bhi.n	6d22 <SAL_AESCmac+0xa2>
		sal_FillSubKey( l, k1, (sizeof(l) ) );
    6cc4:	2210      	movs	r2, #16
    6cc6:	a920      	add	r1, sp, #128	; 0x80
    6cc8:	a804      	add	r0, sp, #16
    6cca:	4b5d      	ldr	r3, [pc, #372]	; (6e40 <SAL_AESCmac+0x1c0>)
    6ccc:	4798      	blx	r3
	if ( (k1[0] & 0x80) == 0x00 )   // MSB( k1[0] ) is '0'
    6cce:	ab20      	add	r3, sp, #128	; 0x80
    6cd0:	781b      	ldrb	r3, [r3, #0]
    6cd2:	2b7f      	cmp	r3, #127	; 0x7f
    6cd4:	d835      	bhi.n	6d42 <SAL_AESCmac+0xc2>
		sal_FillSubKey( k1, k2, (sizeof(l)) );
    6cd6:	2210      	movs	r2, #16
    6cd8:	a91c      	add	r1, sp, #112	; 0x70
    6cda:	a820      	add	r0, sp, #128	; 0x80
    6cdc:	4b58      	ldr	r3, [pc, #352]	; (6e40 <SAL_AESCmac+0x1c0>)
    6cde:	4798      	blx	r3
	n = (size + 15) >> 4;
    6ce0:	0023      	movs	r3, r4
    6ce2:	330f      	adds	r3, #15
    6ce4:	111d      	asrs	r5, r3, #4
    6ce6:	b2ea      	uxtb	r2, r5
    6ce8:	4690      	mov	r8, r2
	if (n == 0)
    6cea:	2a00      	cmp	r2, #0
    6cec:	d039      	beq.n	6d62 <SAL_AESCmac+0xe2>
	if ( flag == 1 )
    6cee:	0722      	lsls	r2, r4, #28
    6cf0:	d139      	bne.n	6d66 <SAL_AESCmac+0xe6>
		for (i=((n-1) << 4); i<(n << 4); i++)
    6cf2:	4642      	mov	r2, r8
    6cf4:	3a01      	subs	r2, #1
    6cf6:	0112      	lsls	r2, r2, #4
    6cf8:	b2d6      	uxtb	r6, r2
    6cfa:	27ff      	movs	r7, #255	; 0xff
    6cfc:	013f      	lsls	r7, r7, #4
    6cfe:	401f      	ands	r7, r3
    6d00:	42be      	cmp	r6, r7
    6d02:	da54      	bge.n	6dae <SAL_AESCmac+0x12e>
    6d04:	0033      	movs	r3, r6
			mLast[j] = input[i] ^ k1[j];
    6d06:	a910      	add	r1, sp, #64	; 0x40
    6d08:	aa20      	add	r2, sp, #128	; 0x80
    6d0a:	1b98      	subs	r0, r3, r6
    6d0c:	b2c0      	uxtb	r0, r0
    6d0e:	4654      	mov	r4, sl
    6d10:	5ce4      	ldrb	r4, [r4, r3]
    6d12:	5c15      	ldrb	r5, [r2, r0]
    6d14:	406c      	eors	r4, r5
    6d16:	540c      	strb	r4, [r1, r0]
		for (i=((n-1) << 4); i<(n << 4); i++)
    6d18:	3301      	adds	r3, #1
    6d1a:	b2db      	uxtb	r3, r3
    6d1c:	42bb      	cmp	r3, r7
    6d1e:	dbf4      	blt.n	6d0a <SAL_AESCmac+0x8a>
    6d20:	e045      	b.n	6dae <SAL_AESCmac+0x12e>
		sal_FillSubKey( l, k1, (sizeof(l) ) );
    6d22:	2210      	movs	r2, #16
    6d24:	a920      	add	r1, sp, #128	; 0x80
    6d26:	a804      	add	r0, sp, #16
    6d28:	4b45      	ldr	r3, [pc, #276]	; (6e40 <SAL_AESCmac+0x1c0>)
    6d2a:	4798      	blx	r3
    6d2c:	2300      	movs	r3, #0
			k1[i] ^= const_Rb[i];
    6d2e:	aa20      	add	r2, sp, #128	; 0x80
    6d30:	a908      	add	r1, sp, #32
    6d32:	5c98      	ldrb	r0, [r3, r2]
    6d34:	5c5d      	ldrb	r5, [r3, r1]
    6d36:	4068      	eors	r0, r5
    6d38:	5498      	strb	r0, [r3, r2]
    6d3a:	3301      	adds	r3, #1
		for (i=0; i<sizeof(l); i++)
    6d3c:	2b10      	cmp	r3, #16
    6d3e:	d1f8      	bne.n	6d32 <SAL_AESCmac+0xb2>
    6d40:	e7c5      	b.n	6cce <SAL_AESCmac+0x4e>
		sal_FillSubKey( k1, k2, (sizeof(l) ) );
    6d42:	2210      	movs	r2, #16
    6d44:	a91c      	add	r1, sp, #112	; 0x70
    6d46:	a820      	add	r0, sp, #128	; 0x80
    6d48:	4b3d      	ldr	r3, [pc, #244]	; (6e40 <SAL_AESCmac+0x1c0>)
    6d4a:	4798      	blx	r3
    6d4c:	2300      	movs	r3, #0
			k2[i] = k2[i] ^ const_Rb[i];
    6d4e:	aa1c      	add	r2, sp, #112	; 0x70
    6d50:	a908      	add	r1, sp, #32
    6d52:	5c98      	ldrb	r0, [r3, r2]
    6d54:	5c5d      	ldrb	r5, [r3, r1]
    6d56:	4068      	eors	r0, r5
    6d58:	5498      	strb	r0, [r3, r2]
    6d5a:	3301      	adds	r3, #1
		for (i=0; i<sizeof(l); i++)
    6d5c:	2b10      	cmp	r3, #16
    6d5e:	d1f8      	bne.n	6d52 <SAL_AESCmac+0xd2>
    6d60:	e7be      	b.n	6ce0 <SAL_AESCmac+0x60>
		n = 1;
    6d62:	2301      	movs	r3, #1
    6d64:	4698      	mov	r8, r3
		ptr = &input[size - (size%16)];
    6d66:	230f      	movs	r3, #15
    6d68:	0020      	movs	r0, r4
    6d6a:	4398      	bics	r0, r3
    6d6c:	2300      	movs	r3, #0
			if ( i < (size%16) )
    6d6e:	220f      	movs	r2, #15
    6d70:	4014      	ands	r4, r2
					padded[i] = 0x00;
    6d72:	a90c      	add	r1, sp, #48	; 0x30
    6d74:	2700      	movs	r7, #0
					padded[i] = 0x80;
    6d76:	2680      	movs	r6, #128	; 0x80
				padded[i] = ptr[i];
    6d78:	4450      	add	r0, sl
    6d7a:	e005      	b.n	6d88 <SAL_AESCmac+0x108>
				if ( i == (size%16) )
    6d7c:	4294      	cmp	r4, r2
    6d7e:	d009      	beq.n	6d94 <SAL_AESCmac+0x114>
					padded[i] = 0x00;
    6d80:	545f      	strb	r7, [r3, r1]
    6d82:	3301      	adds	r3, #1
		for (i=0; i<16; i++)
    6d84:	2b10      	cmp	r3, #16
    6d86:	d007      	beq.n	6d98 <SAL_AESCmac+0x118>
    6d88:	b2da      	uxtb	r2, r3
			if ( i < (size%16) )
    6d8a:	4294      	cmp	r4, r2
    6d8c:	d9f6      	bls.n	6d7c <SAL_AESCmac+0xfc>
				padded[i] = ptr[i];
    6d8e:	5cc2      	ldrb	r2, [r0, r3]
    6d90:	545a      	strb	r2, [r3, r1]
    6d92:	e7f6      	b.n	6d82 <SAL_AESCmac+0x102>
					padded[i] = 0x80;
    6d94:	545e      	strb	r6, [r3, r1]
    6d96:	e7f4      	b.n	6d82 <SAL_AESCmac+0x102>
    6d98:	2300      	movs	r3, #0
			mLast[i] = padded[i] ^ k2[i];
    6d9a:	a810      	add	r0, sp, #64	; 0x40
    6d9c:	a90c      	add	r1, sp, #48	; 0x30
    6d9e:	aa1c      	add	r2, sp, #112	; 0x70
    6da0:	5c5c      	ldrb	r4, [r3, r1]
    6da2:	5c9d      	ldrb	r5, [r3, r2]
    6da4:	406c      	eors	r4, r5
    6da6:	541c      	strb	r4, [r3, r0]
    6da8:	3301      	adds	r3, #1
		for (i=0; i<sizeof(mLast); i++)
    6daa:	2b10      	cmp	r3, #16
    6dac:	d1f8      	bne.n	6da0 <SAL_AESCmac+0x120>
	memset(x, 0, sizeof(x));
    6dae:	2210      	movs	r2, #16
    6db0:	2100      	movs	r1, #0
    6db2:	a818      	add	r0, sp, #96	; 0x60
    6db4:	4b20      	ldr	r3, [pc, #128]	; (6e38 <SAL_AESCmac+0x1b8>)
    6db6:	4798      	blx	r3
	for (i=0; i<(n-1); i++)
    6db8:	2301      	movs	r3, #1
    6dba:	425b      	negs	r3, r3
    6dbc:	4443      	add	r3, r8
    6dbe:	4699      	mov	r9, r3
    6dc0:	2000      	movs	r0, #0
    6dc2:	2700      	movs	r7, #0
    6dc4:	2b00      	cmp	r3, #0
    6dc6:	dd1a      	ble.n	6dfe <SAL_AESCmac+0x17e>
			y[j] = x[j] ^ input[(i << 4)+j];
    6dc8:	ad14      	add	r5, sp, #80	; 0x50
    6dca:	ac18      	add	r4, sp, #96	; 0x60
		memcpy(x, y, sizeof(y));
    6dcc:	4e1d      	ldr	r6, [pc, #116]	; (6e44 <SAL_AESCmac+0x1c4>)
			y[j] = x[j] ^ input[(i << 4)+j];
    6dce:	0100      	lsls	r0, r0, #4
    6dd0:	2300      	movs	r3, #0
    6dd2:	4450      	add	r0, sl
    6dd4:	5cc2      	ldrb	r2, [r0, r3]
    6dd6:	5d19      	ldrb	r1, [r3, r4]
    6dd8:	404a      	eors	r2, r1
    6dda:	555a      	strb	r2, [r3, r5]
    6ddc:	3301      	adds	r3, #1
		for (j=0; j<16; j++)
    6dde:	2b10      	cmp	r3, #16
    6de0:	d1f8      	bne.n	6dd4 <SAL_AESCmac+0x154>
		memcpy(x, y, sizeof(y));
    6de2:	2210      	movs	r2, #16
    6de4:	0029      	movs	r1, r5
    6de6:	0020      	movs	r0, r4
    6de8:	47b0      	blx	r6
		SAL_AESEncode(x, key_type, key);
    6dea:	9a01      	ldr	r2, [sp, #4]
    6dec:	9902      	ldr	r1, [sp, #8]
    6dee:	0020      	movs	r0, r4
    6df0:	4b12      	ldr	r3, [pc, #72]	; (6e3c <SAL_AESCmac+0x1bc>)
    6df2:	4798      	blx	r3
	for (i=0; i<(n-1); i++)
    6df4:	3701      	adds	r7, #1
    6df6:	b2ff      	uxtb	r7, r7
    6df8:	0038      	movs	r0, r7
    6dfa:	454f      	cmp	r7, r9
    6dfc:	dbe7      	blt.n	6dce <SAL_AESCmac+0x14e>
    6dfe:	2300      	movs	r3, #0
		y[i] = x[i] ^ mLast[i];
    6e00:	ac14      	add	r4, sp, #80	; 0x50
    6e02:	a818      	add	r0, sp, #96	; 0x60
    6e04:	a910      	add	r1, sp, #64	; 0x40
    6e06:	5c1a      	ldrb	r2, [r3, r0]
    6e08:	5c5d      	ldrb	r5, [r3, r1]
    6e0a:	406a      	eors	r2, r5
    6e0c:	551a      	strb	r2, [r3, r4]
    6e0e:	3301      	adds	r3, #1
	for (i=0; i<sizeof(x); i++)
    6e10:	2b10      	cmp	r3, #16
    6e12:	d1f8      	bne.n	6e06 <SAL_AESCmac+0x186>
	SAL_AESEncode(y, key_type, key);
    6e14:	9a01      	ldr	r2, [sp, #4]
    6e16:	9902      	ldr	r1, [sp, #8]
    6e18:	a814      	add	r0, sp, #80	; 0x50
    6e1a:	4b08      	ldr	r3, [pc, #32]	; (6e3c <SAL_AESCmac+0x1bc>)
    6e1c:	4798      	blx	r3
	memcpy(output, y, sizeof(y));
    6e1e:	2210      	movs	r2, #16
    6e20:	a914      	add	r1, sp, #80	; 0x50
    6e22:	9803      	ldr	r0, [sp, #12]
    6e24:	4b07      	ldr	r3, [pc, #28]	; (6e44 <SAL_AESCmac+0x1c4>)
    6e26:	4798      	blx	r3
}
    6e28:	2000      	movs	r0, #0
    6e2a:	b024      	add	sp, #144	; 0x90
    6e2c:	bc1c      	pop	{r2, r3, r4}
    6e2e:	4690      	mov	r8, r2
    6e30:	4699      	mov	r9, r3
    6e32:	46a2      	mov	sl, r4
    6e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6e36:	46c0      	nop			; (mov r8, r8)
    6e38:	000135cd 	.word	0x000135cd
    6e3c:	00006c49 	.word	0x00006c49
    6e40:	00006c15 	.word	0x00006c15
    6e44:	00013549 	.word	0x00013549

00006e48 <AESEncode>:
 * \brief Encrypts the given block of data
 * \param[in,out] block Block of input data to be encrypted
 * \param[in] key Cryptographic key to be used in AES encryption
 */
void AESEncode(unsigned char* block, unsigned char* masterKey)
{
    6e48:	b5f0      	push	{r4, r5, r6, r7, lr}
    6e4a:	b083      	sub	sp, #12
    6e4c:	0004      	movs	r4, r0
    6e4e:	000e      	movs	r6, r1
#ifndef UT	
	
	/* Configure the AES. */
	g_aes_cfg.encrypt_mode = AES_ENCRYPTION;
    6e50:	4a2b      	ldr	r2, [pc, #172]	; (6f00 <AESEncode+0xb8>)
    6e52:	2101      	movs	r1, #1
    6e54:	7011      	strb	r1, [r2, #0]
	g_aes_cfg.key_size = AES_KEY_SIZE_128;
    6e56:	2300      	movs	r3, #0
    6e58:	7053      	strb	r3, [r2, #1]
	g_aes_cfg.start_mode = AES_AUTO_START;
    6e5a:	7091      	strb	r1, [r2, #2]
	g_aes_cfg.opmode = AES_ECB_MODE;
    6e5c:	70d3      	strb	r3, [r2, #3]
	g_aes_cfg.cfb_size = AES_CFB_SIZE_128;
    6e5e:	7113      	strb	r3, [r2, #4]
	g_aes_cfg.lod = false;
    6e60:	7213      	strb	r3, [r2, #8]
	aes_set_config(&aes_instance,AES, &g_aes_cfg);
    6e62:	4928      	ldr	r1, [pc, #160]	; (6f04 <AESEncode+0xbc>)
    6e64:	4828      	ldr	r0, [pc, #160]	; (6f08 <AESEncode+0xc0>)
    6e66:	4b29      	ldr	r3, [pc, #164]	; (6f0c <AESEncode+0xc4>)
    6e68:	4798      	blx	r3
    6e6a:	2100      	movs	r1, #0
		uint8_t u8[4];
	}long_addr;
	uint8_t index;
	for (index = 0; index < 4; index++)
	{
		long_addr.u8[index] = *data++;
    6e6c:	ad01      	add	r5, sp, #4
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(masterKey+(i*(sizeof(uint32_t))));
    6e6e:	4f28      	ldr	r7, [pc, #160]	; (6f10 <AESEncode+0xc8>)
    6e70:	1870      	adds	r0, r6, r1
    6e72:	2300      	movs	r3, #0
    6e74:	5cc2      	ldrb	r2, [r0, r3]
    6e76:	555a      	strb	r2, [r3, r5]
    6e78:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    6e7a:	2b04      	cmp	r3, #4
    6e7c:	d1fa      	bne.n	6e74 <AESEncode+0x2c>
    6e7e:	9b01      	ldr	r3, [sp, #4]
    6e80:	51cb      	str	r3, [r1, r7]
    6e82:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    6e84:	2910      	cmp	r1, #16
    6e86:	d1f3      	bne.n	6e70 <AESEncode+0x28>
	}
	
	/* Set the cryptographic key. */
	aes_write_key(&aes_instance, io_data);
    6e88:	4d1f      	ldr	r5, [pc, #124]	; (6f08 <AESEncode+0xc0>)
    6e8a:	4921      	ldr	r1, [pc, #132]	; (6f10 <AESEncode+0xc8>)
    6e8c:	0028      	movs	r0, r5
    6e8e:	4b21      	ldr	r3, [pc, #132]	; (6f14 <AESEncode+0xcc>)
    6e90:	4798      	blx	r3
 */
static inline void aes_set_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg |= AES_CTRLB_NEWMSG;
    6e92:	682a      	ldr	r2, [r5, #0]
    6e94:	7913      	ldrb	r3, [r2, #4]
    6e96:	2102      	movs	r1, #2
    6e98:	430b      	orrs	r3, r1
    6e9a:	7113      	strb	r3, [r2, #4]
    6e9c:	2100      	movs	r1, #0
		long_addr.u8[index] = *data++;
    6e9e:	ad01      	add	r5, sp, #4
	
	aes_set_new_message(&aes_instance);
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(block+(i*(sizeof(uint32_t))));			
    6ea0:	4e1b      	ldr	r6, [pc, #108]	; (6f10 <AESEncode+0xc8>)
    6ea2:	1860      	adds	r0, r4, r1
    6ea4:	2300      	movs	r3, #0
    6ea6:	5cc2      	ldrb	r2, [r0, r3]
    6ea8:	555a      	strb	r2, [r3, r5]
    6eaa:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    6eac:	2b04      	cmp	r3, #4
    6eae:	d1fa      	bne.n	6ea6 <AESEncode+0x5e>
    6eb0:	9b01      	ldr	r3, [sp, #4]
    6eb2:	518b      	str	r3, [r1, r6]
    6eb4:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    6eb6:	2910      	cmp	r1, #16
    6eb8:	d1f3      	bne.n	6ea2 <AESEncode+0x5a>
	}
		
	/* Write the data to be ciphered to the input data registers. */
	aes_write_input_data(&aes_instance, io_data);
    6eba:	4d13      	ldr	r5, [pc, #76]	; (6f08 <AESEncode+0xc0>)
    6ebc:	4914      	ldr	r1, [pc, #80]	; (6f10 <AESEncode+0xc8>)
    6ebe:	0028      	movs	r0, r5
    6ec0:	4b15      	ldr	r3, [pc, #84]	; (6f18 <AESEncode+0xd0>)
    6ec2:	4798      	blx	r3
 */
static inline void aes_clear_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg &= ~AES_CTRLB_NEWMSG;
    6ec4:	682d      	ldr	r5, [r5, #0]
    6ec6:	792b      	ldrb	r3, [r5, #4]
    6ec8:	2202      	movs	r2, #2
    6eca:	4393      	bics	r3, r2
    6ecc:	712b      	strb	r3, [r5, #4]
	Assert(module->hw);

	uint32_t int_flags = module->hw->INTFLAG.reg;
	uint32_t status_flags = 0;

	if (int_flags & AES_INTFLAG_ENCCMP) {
    6ece:	2101      	movs	r1, #1
		status_flags |= AES_ENCRYPTION_COMPLETE;
	}

	if (int_flags & AES_INTFLAG_GFMCMP) {
    6ed0:	2002      	movs	r0, #2
    6ed2:	e001      	b.n	6ed8 <AESEncode+0x90>
	aes_clear_new_message(&aes_instance);
	/* Wait for the end of the encryption process. */
	while (!(aes_get_status(&aes_instance) & AES_ENCRYPTION_COMPLETE)) {
    6ed4:	4211      	tst	r1, r2
    6ed6:	d107      	bne.n	6ee8 <AESEncode+0xa0>
	uint32_t int_flags = module->hw->INTFLAG.reg;
    6ed8:	79eb      	ldrb	r3, [r5, #7]
    6eda:	b2db      	uxtb	r3, r3
	if (int_flags & AES_INTFLAG_ENCCMP) {
    6edc:	000a      	movs	r2, r1
    6ede:	401a      	ands	r2, r3
	if (int_flags & AES_INTFLAG_GFMCMP) {
    6ee0:	4218      	tst	r0, r3
    6ee2:	d0f7      	beq.n	6ed4 <AESEncode+0x8c>
		status_flags |= AES_GF_MULTI_COMPLETE;
    6ee4:	4302      	orrs	r2, r0
    6ee6:	e7f5      	b.n	6ed4 <AESEncode+0x8c>
	}
	aes_read_output_data(&aes_instance,io_data);
    6ee8:	4d09      	ldr	r5, [pc, #36]	; (6f10 <AESEncode+0xc8>)
    6eea:	0029      	movs	r1, r5
    6eec:	4806      	ldr	r0, [pc, #24]	; (6f08 <AESEncode+0xc0>)
    6eee:	4b0b      	ldr	r3, [pc, #44]	; (6f1c <AESEncode+0xd4>)
    6ef0:	4798      	blx	r3
	
	memcpy(block,io_data,BLOCKSIZE);
    6ef2:	2210      	movs	r2, #16
    6ef4:	0029      	movs	r1, r5
    6ef6:	0020      	movs	r0, r4
    6ef8:	4b09      	ldr	r3, [pc, #36]	; (6f20 <AESEncode+0xd8>)
    6efa:	4798      	blx	r3
#endif	
}
    6efc:	b003      	add	sp, #12
    6efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6f00:	20001308 	.word	0x20001308
    6f04:	42003400 	.word	0x42003400
    6f08:	20001314 	.word	0x20001314
    6f0c:	000007b9 	.word	0x000007b9
    6f10:	20000e2c 	.word	0x20000e2c
    6f14:	0000084d 	.word	0x0000084d
    6f18:	00000881 	.word	0x00000881
    6f1c:	000008d1 	.word	0x000008d1
    6f20:	00013549 	.word	0x00013549

00006f24 <AESInit>:

/**
 * \brief Initializes the AES Engine.
 */
void AESInit(void)
{
    6f24:	b570      	push	{r4, r5, r6, lr}
#ifndef UT	
	//! [setup_config]
	aes_get_config_defaults(&g_aes_cfg);
    6f26:	4d07      	ldr	r5, [pc, #28]	; (6f44 <AESInit+0x20>)
    6f28:	0028      	movs	r0, r5
    6f2a:	4b07      	ldr	r3, [pc, #28]	; (6f48 <AESInit+0x24>)
    6f2c:	4798      	blx	r3
	//! [setup_config]

	//! [setup_config_defaults]
	aes_init(&aes_instance,AES, &g_aes_cfg);
    6f2e:	4c07      	ldr	r4, [pc, #28]	; (6f4c <AESInit+0x28>)
    6f30:	002a      	movs	r2, r5
    6f32:	4907      	ldr	r1, [pc, #28]	; (6f50 <AESInit+0x2c>)
    6f34:	0020      	movs	r0, r4
    6f36:	4b07      	ldr	r3, [pc, #28]	; (6f54 <AESInit+0x30>)
    6f38:	4798      	blx	r3
	//! [setup_config_defaults]
	//! [module_enable]
	aes_enable(&aes_instance);
    6f3a:	0020      	movs	r0, r4
    6f3c:	4b06      	ldr	r3, [pc, #24]	; (6f58 <AESInit+0x34>)
    6f3e:	4798      	blx	r3
#endif	
}
    6f40:	bd70      	pop	{r4, r5, r6, pc}
    6f42:	46c0      	nop			; (mov r8, r8)
    6f44:	20001308 	.word	0x20001308
    6f48:	0000077d 	.word	0x0000077d
    6f4c:	20001314 	.word	0x20001314
    6f50:	42003400 	.word	0x42003400
    6f54:	0000082d 	.word	0x0000082d
    6f58:	00000797 	.word	0x00000797

00006f5c <edbg_eui_read_eui64>:
/*********************************************************************//**
\brief		Reads back the device MAC address stored in User page of EDBG
\param[in]  eui - Device EUI read back from EDBG(8 bytes)
*************************************************************************/
 void edbg_eui_read_eui64(uint8_t *eui)
{
    6f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6f5e:	b091      	sub	sp, #68	; 0x44
    6f60:	9001      	str	r0, [sp, #4]
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    6f62:	aa03      	add	r2, sp, #12
    6f64:	2364      	movs	r3, #100	; 0x64
    6f66:	9303      	str	r3, [sp, #12]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    6f68:	4b39      	ldr	r3, [pc, #228]	; (7050 <edbg_eui_read_eui64+0xf4>)
    6f6a:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    6f6c:	2300      	movs	r3, #0
    6f6e:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    6f70:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    6f72:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    6f74:	2180      	movs	r1, #128	; 0x80
    6f76:	0389      	lsls	r1, r1, #14
    6f78:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
    6f7a:	2101      	movs	r1, #1
    6f7c:	4249      	negs	r1, r1
    6f7e:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
    6f80:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    6f82:	3125      	adds	r1, #37	; 0x25
    6f84:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    6f86:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    6f88:	3108      	adds	r1, #8
    6f8a:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    6f8c:	3101      	adds	r1, #1
    6f8e:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    6f90:	3101      	adds	r1, #1
    6f92:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    6f94:	33d7      	adds	r3, #215	; 0xd7
    6f96:	8613      	strh	r3, [r2, #48]	; 0x30
	config_i2c.pinmux_pad0  = EDBG_I2C_SERCOM_PINMUX_PAD0;
    6f98:	4b2e      	ldr	r3, [pc, #184]	; (7054 <edbg_eui_read_eui64+0xf8>)
    6f9a:	61d3      	str	r3, [r2, #28]
	config_i2c.pinmux_pad1  = EDBG_I2C_SERCOM_PINMUX_PAD1;
    6f9c:	4b2e      	ldr	r3, [pc, #184]	; (7058 <edbg_eui_read_eui64+0xfc>)
    6f9e:	6213      	str	r3, [r2, #32]
	i2c_master_init(&i2c_master_instance, EDBG_I2C_MODULE, &config_i2c);
    6fa0:	4c2e      	ldr	r4, [pc, #184]	; (705c <edbg_eui_read_eui64+0x100>)
    6fa2:	492f      	ldr	r1, [pc, #188]	; (7060 <edbg_eui_read_eui64+0x104>)
    6fa4:	0020      	movs	r0, r4
    6fa6:	4b2f      	ldr	r3, [pc, #188]	; (7064 <edbg_eui_read_eui64+0x108>)
    6fa8:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    6faa:	6824      	ldr	r4, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    6fac:	2207      	movs	r2, #7
    6fae:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
    6fb0:	421a      	tst	r2, r3
    6fb2:	d1fc      	bne.n	6fae <edbg_eui_read_eui64+0x52>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    6fb4:	6823      	ldr	r3, [r4, #0]
    6fb6:	2202      	movs	r2, #2
    6fb8:	4313      	orrs	r3, r2
    6fba:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    6fbc:	4d27      	ldr	r5, [pc, #156]	; (705c <edbg_eui_read_eui64+0x100>)
    6fbe:	6828      	ldr	r0, [r5, #0]
    6fc0:	4b29      	ldr	r3, [pc, #164]	; (7068 <edbg_eui_read_eui64+0x10c>)
    6fc2:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    6fc4:	231f      	movs	r3, #31
    6fc6:	4018      	ands	r0, r3
    6fc8:	3b1e      	subs	r3, #30
    6fca:	4083      	lsls	r3, r0
    6fcc:	4a27      	ldr	r2, [pc, #156]	; (706c <edbg_eui_read_eui64+0x110>)
    6fce:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    6fd0:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
    6fd2:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    6fd4:	2110      	movs	r1, #16
    6fd6:	8b62      	ldrh	r2, [r4, #26]
    6fd8:	420a      	tst	r2, r1
    6fda:	d104      	bne.n	6fe6 <edbg_eui_read_eui64+0x8a>
		timeout_counter++;
    6fdc:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    6fde:	4283      	cmp	r3, r0
    6fe0:	d3f9      	bcc.n	6fd6 <edbg_eui_read_eui64+0x7a>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    6fe2:	2310      	movs	r3, #16
    6fe4:	8363      	strh	r3, [r4, #26]
	configure_i2c_master();
	uint32_t timeout = 0;
	
	/** Send the request token */
	master_packet.address         = SLAVE_ADDRESS;
    6fe6:	4b22      	ldr	r3, [pc, #136]	; (7070 <edbg_eui_read_eui64+0x114>)
    6fe8:	2228      	movs	r2, #40	; 0x28
    6fea:	801a      	strh	r2, [r3, #0]
	master_packet.data_length     = sizeof(write_buffer);
    6fec:	3a26      	subs	r2, #38	; 0x26
    6fee:	805a      	strh	r2, [r3, #2]
	master_packet.data            = write_buffer;
    6ff0:	4a20      	ldr	r2, [pc, #128]	; (7074 <edbg_eui_read_eui64+0x118>)
    6ff2:	605a      	str	r2, [r3, #4]
	master_packet.ten_bit_address = false;
    6ff4:	2200      	movs	r2, #0
    6ff6:	721a      	strb	r2, [r3, #8]
	master_packet.high_speed      = false;
    6ff8:	725a      	strb	r2, [r3, #9]
	master_packet.hs_master_code  = 0x0;
    6ffa:	729a      	strb	r2, [r3, #10]
	uint32_t timeout = 0;
    6ffc:	2400      	movs	r4, #0
	while (i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &master_packet) !=
    6ffe:	001e      	movs	r6, r3
    7000:	4d16      	ldr	r5, [pc, #88]	; (705c <edbg_eui_read_eui64+0x100>)
    7002:	4f1d      	ldr	r7, [pc, #116]	; (7078 <edbg_eui_read_eui64+0x11c>)
    7004:	0031      	movs	r1, r6
    7006:	0028      	movs	r0, r5
    7008:	47b8      	blx	r7
    700a:	2800      	cmp	r0, #0
    700c:	d004      	beq.n	7018 <edbg_eui_read_eui64+0xbc>
			STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == TIMEOUT) {
    700e:	3401      	adds	r4, #1
    7010:	4b1a      	ldr	r3, [pc, #104]	; (707c <edbg_eui_read_eui64+0x120>)
    7012:	429c      	cmp	r4, r3
    7014:	d1f6      	bne.n	7004 <edbg_eui_read_eui64+0xa8>
    7016:	e019      	b.n	704c <edbg_eui_read_eui64+0xf0>
			return;
		}
	}

	/** Get the extension boards info */
	master_packet.data_length     = 256;
    7018:	4b15      	ldr	r3, [pc, #84]	; (7070 <edbg_eui_read_eui64+0x114>)
    701a:	2280      	movs	r2, #128	; 0x80
    701c:	0052      	lsls	r2, r2, #1
    701e:	805a      	strh	r2, [r3, #2]
	master_packet.data            = kit_data;
    7020:	4a17      	ldr	r2, [pc, #92]	; (7080 <edbg_eui_read_eui64+0x124>)
    7022:	605a      	str	r2, [r3, #4]
	while (i2c_master_read_packet_wait(&i2c_master_instance, &master_packet) !=
    7024:	001e      	movs	r6, r3
    7026:	4d0d      	ldr	r5, [pc, #52]	; (705c <edbg_eui_read_eui64+0x100>)
    7028:	4f16      	ldr	r7, [pc, #88]	; (7084 <edbg_eui_read_eui64+0x128>)
    702a:	0031      	movs	r1, r6
    702c:	0028      	movs	r0, r5
    702e:	47b8      	blx	r7
    7030:	2800      	cmp	r0, #0
    7032:	d006      	beq.n	7042 <edbg_eui_read_eui64+0xe6>
			STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == TIMEOUT) {
    7034:	1c62      	adds	r2, r4, #1
    7036:	23fa      	movs	r3, #250	; 0xfa
    7038:	009b      	lsls	r3, r3, #2
    703a:	429c      	cmp	r4, r3
    703c:	d006      	beq.n	704c <edbg_eui_read_eui64+0xf0>
    703e:	0014      	movs	r4, r2
    7040:	e7f3      	b.n	702a <edbg_eui_read_eui64+0xce>
			return;
		}
	}
   
    // First 8bytes value is MAC Address
	memcpy(eui, kit_data, MAC_ADDR_LEN);
    7042:	2208      	movs	r2, #8
    7044:	490e      	ldr	r1, [pc, #56]	; (7080 <edbg_eui_read_eui64+0x124>)
    7046:	9801      	ldr	r0, [sp, #4]
    7048:	4b0f      	ldr	r3, [pc, #60]	; (7088 <edbg_eui_read_eui64+0x12c>)
    704a:	4798      	blx	r3
}
    704c:	b011      	add	sp, #68	; 0x44
    704e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7050:	00000d48 	.word	0x00000d48
    7054:	00100002 	.word	0x00100002
    7058:	00110002 	.word	0x00110002
    705c:	20001528 	.word	0x20001528
    7060:	42000400 	.word	0x42000400
    7064:	000012a5 	.word	0x000012a5
    7068:	00001f5d 	.word	0x00001f5d
    706c:	e000e100 	.word	0xe000e100
    7070:	2000151c 	.word	0x2000151c
    7074:	2000000c 	.word	0x2000000c
    7078:	000018e5 	.word	0x000018e5
    707c:	000003e9 	.word	0x000003e9
    7080:	2000141c 	.word	0x2000141c
    7084:	000018c1 	.word	0x000018c1
    7088:	00013549 	.word	0x00013549

0000708c <PDS_Init>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Init(void)
{
    708c:	b510      	push	{r4, lr}
#if (ENABLE_PDS == 1)	
	PdsStatus_t status = pdsWlInit();
    708e:	4b03      	ldr	r3, [pc, #12]	; (709c <PDS_Init+0x10>)
    7090:	4798      	blx	r3
	pdsUnInitFlag = false;
    7092:	2200      	movs	r2, #0
    7094:	4b02      	ldr	r3, [pc, #8]	; (70a0 <PDS_Init+0x14>)
    7096:	701a      	strb	r2, [r3, #0]
	return status;
#else
	return PDS_OK;
#endif
}
    7098:	bd10      	pop	{r4, pc}
    709a:	46c0      	nop			; (mov r8, r8)
    709c:	000077fd 	.word	0x000077fd
    70a0:	20000e3c 	.word	0x20000e3c

000070a4 <PDS_Store>:
\param[in] pdsFileItemIdx - The file id to register file to PDS.
\param[in] item - The item id of the item in PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Store(PdsFileItemIdx_t pdsFileItemIdx, uint8_t item)
{
    70a4:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    70a6:	4b14      	ldr	r3, [pc, #80]	; (70f8 <PDS_Store+0x54>)
    70a8:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    70aa:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    70ac:	2a00      	cmp	r2, #0
    70ae:	d106      	bne.n	70be <PDS_Store+0x1a>
	{
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    70b0:	0102      	lsls	r2, r0, #4
    70b2:	4b12      	ldr	r3, [pc, #72]	; (70fc <PDS_Store+0x58>)
    70b4:	189b      	adds	r3, r3, r2
    70b6:	791a      	ldrb	r2, [r3, #4]
				status = PDS_INVLIAD_FILE_IDX;
			}
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    70b8:	2305      	movs	r3, #5
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    70ba:	2a00      	cmp	r2, #0
    70bc:	d101      	bne.n	70c2 <PDS_Store+0x1e>
		}
	}
#endif	
	return status; 
}
    70be:	0018      	movs	r0, r3
    70c0:	bd10      	pop	{r4, pc}
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    70c2:	0103      	lsls	r3, r0, #4
    70c4:	4a0d      	ldr	r2, [pc, #52]	; (70fc <PDS_Store+0x58>)
    70c6:	589c      	ldr	r4, [r3, r2]
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    70c8:	2c00      	cmp	r4, #0
    70ca:	d011      	beq.n	70f0 <PDS_Store+0x4c>
				(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
    70cc:	001a      	movs	r2, r3
    70ce:	4b0b      	ldr	r3, [pc, #44]	; (70fc <PDS_Store+0x58>)
    70d0:	189b      	adds	r3, r3, r2
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    70d2:	689b      	ldr	r3, [r3, #8]
    70d4:	2b00      	cmp	r3, #0
    70d6:	d00d      	beq.n	70f4 <PDS_Store+0x50>
				status = PDS_INVLIAD_FILE_IDX;
    70d8:	2305      	movs	r3, #5
			if (PDS_MAX_FILE_IDX > pdsFileItemIdx)
    70da:	280c      	cmp	r0, #12
    70dc:	d8ef      	bhi.n	70be <PDS_Store+0x1a>
				*((fileMarks[pdsFileItemIdx].fileMarkListAddr) + item) = PDS_OP_STORE;
    70de:	3b04      	subs	r3, #4
    70e0:	5463      	strb	r3, [r4, r1]
				isFileSet[pdsFileItemIdx] = true;
    70e2:	4a07      	ldr	r2, [pc, #28]	; (7100 <PDS_Store+0x5c>)
    70e4:	5413      	strb	r3, [r2, r0]
				pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    70e6:	2001      	movs	r0, #1
    70e8:	4b06      	ldr	r3, [pc, #24]	; (7104 <PDS_Store+0x60>)
    70ea:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    70ec:	2300      	movs	r3, #0
    70ee:	e7e6      	b.n	70be <PDS_Store+0x1a>
			status = PDS_INVLIAD_FILE_IDX;
    70f0:	2305      	movs	r3, #5
    70f2:	e7e4      	b.n	70be <PDS_Store+0x1a>
    70f4:	2305      	movs	r3, #5
    70f6:	e7e2      	b.n	70be <PDS_Store+0x1a>
    70f8:	20000e3c 	.word	0x20000e3c
    70fc:	20001560 	.word	0x20001560
    7100:	20001550 	.word	0x20001550
    7104:	000074d5 	.word	0x000074d5

00007108 <PDS_IsRestorable>:
\brief	This function checks if all the registered files are restorable.

\param[out] status - The return status of the function's operation.
******************************************************************************/
bool PDS_IsRestorable(void)
{
    7108:	b570      	push	{r4, r5, r6, lr}
	bool return_status = false;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    710a:	4b0e      	ldr	r3, [pc, #56]	; (7144 <PDS_IsRestorable+0x3c>)
    710c:	7818      	ldrb	r0, [r3, #0]
    710e:	2800      	cmp	r0, #0
    7110:	d117      	bne.n	7142 <PDS_IsRestorable+0x3a>
    7112:	4d0d      	ldr	r5, [pc, #52]	; (7148 <PDS_IsRestorable+0x40>)
    7114:	2400      	movs	r4, #0
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
			(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
			)
			{
				if ( !(isFileFound(pdsFileItemIdx)) )
    7116:	4e0d      	ldr	r6, [pc, #52]	; (714c <PDS_IsRestorable+0x44>)
    7118:	e004      	b.n	7124 <PDS_IsRestorable+0x1c>
		for (uint8_t pdsFileItemIdx = 0; pdsFileItemIdx < PDS_MAX_FILE_IDX; pdsFileItemIdx++)
    711a:	3401      	adds	r4, #1
    711c:	b2e4      	uxtb	r4, r4
    711e:	3510      	adds	r5, #16
    7120:	2c0d      	cmp	r4, #13
    7122:	d00d      	beq.n	7140 <PDS_IsRestorable+0x38>
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
    7124:	792b      	ldrb	r3, [r5, #4]
    7126:	2b00      	cmp	r3, #0
    7128:	d0f7      	beq.n	711a <PDS_IsRestorable+0x12>
    712a:	682b      	ldr	r3, [r5, #0]
    712c:	2b00      	cmp	r3, #0
    712e:	d0f4      	beq.n	711a <PDS_IsRestorable+0x12>
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    7130:	68ab      	ldr	r3, [r5, #8]
    7132:	2b00      	cmp	r3, #0
    7134:	d0f1      	beq.n	711a <PDS_IsRestorable+0x12>
				if ( !(isFileFound(pdsFileItemIdx)) )
    7136:	0020      	movs	r0, r4
    7138:	47b0      	blx	r6
    713a:	2800      	cmp	r0, #0
    713c:	d1ed      	bne.n	711a <PDS_IsRestorable+0x12>
    713e:	e000      	b.n	7142 <PDS_IsRestorable+0x3a>
			}
		}
	}
	return_status = true;
#endif
	return return_status;
    7140:	2001      	movs	r0, #1
}
    7142:	bd70      	pop	{r4, r5, r6, pc}
    7144:	20000e3c 	.word	0x20000e3c
    7148:	20001560 	.word	0x20001560
    714c:	000079c5 	.word	0x000079c5

00007150 <PDS_DeleteAll>:
\brief This function will erase all the items stored in the PDS.

\param[out] status - The return status of the function's operation.
******************************************************************************/
PdsStatus_t PDS_DeleteAll(void)
{
    7150:	b510      	push	{r4, lr}
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    7152:	4b04      	ldr	r3, [pc, #16]	; (7164 <PDS_DeleteAll+0x14>)
    7154:	781b      	ldrb	r3, [r3, #0]
    7156:	2b00      	cmp	r3, #0
    7158:	d001      	beq.n	715e <PDS_DeleteAll+0xe>
	{
		pdsWlDeleteAll();
	}
#endif
	return PDS_OK;
}
    715a:	2000      	movs	r0, #0
    715c:	bd10      	pop	{r4, pc}
		pdsWlDeleteAll();
    715e:	4b02      	ldr	r3, [pc, #8]	; (7168 <PDS_DeleteAll+0x18>)
    7160:	4798      	blx	r3
    7162:	e7fa      	b.n	715a <PDS_DeleteAll+0xa>
    7164:	20000e3c 	.word	0x20000e3c
    7168:	000079e1 	.word	0x000079e1

0000716c <PDS_RestoreAll>:
		from all registered files.

\param[out] status - The return status of the function's operation.
******************************************************************************/
PdsStatus_t PDS_RestoreAll(void)
{
    716c:	b5f0      	push	{r4, r5, r6, r7, lr}
    716e:	46ce      	mov	lr, r9
    7170:	4647      	mov	r7, r8
    7172:	b580      	push	{r7, lr}
    7174:	b0c5      	sub	sp, #276	; 0x114
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    7176:	4b32      	ldr	r3, [pc, #200]	; (7240 <PDS_RestoreAll+0xd4>)
    7178:	781b      	ldrb	r3, [r3, #0]
	PdsStatus_t status = PDS_OK;
    717a:	2000      	movs	r0, #0
	if (false == pdsUnInitFlag)
    717c:	2b00      	cmp	r3, #0
    717e:	d159      	bne.n	7234 <PDS_RestoreAll+0xc8>
    7180:	4e30      	ldr	r6, [pc, #192]	; (7244 <PDS_RestoreAll+0xd8>)
    7182:	2700      	movs	r7, #0
					ptr += itemInfo.itemOffset;
					memcpy((void *)(&itemHeader), (void *)(ptr), sizeof(ItemHeader_t));
					ptr += sizeof(ItemHeader_t);
					if (false == itemHeader.delete)
					{
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    7184:	4b30      	ldr	r3, [pc, #192]	; (7248 <PDS_RestoreAll+0xdc>)
    7186:	4698      	mov	r8, r3
    7188:	e026      	b.n	71d8 <PDS_RestoreAll+0x6c>
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    718a:	3401      	adds	r4, #1
    718c:	b2e4      	uxtb	r4, r4
    718e:	792b      	ldrb	r3, [r5, #4]
    7190:	42a3      	cmp	r3, r4
    7192:	d918      	bls.n	71c6 <PDS_RestoreAll+0x5a>
					memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + itemIdx), sizeof(ItemMap_t));
    7194:	00e1      	lsls	r1, r4, #3
    7196:	68ab      	ldr	r3, [r5, #8]
    7198:	469c      	mov	ip, r3
    719a:	4461      	add	r1, ip
    719c:	2208      	movs	r2, #8
    719e:	a802      	add	r0, sp, #8
    71a0:	47c8      	blx	r9
					ptr += itemInfo.itemOffset;
    71a2:	ab02      	add	r3, sp, #8
    71a4:	79d9      	ldrb	r1, [r3, #7]
    71a6:	2315      	movs	r3, #21
    71a8:	aa02      	add	r2, sp, #8
    71aa:	4694      	mov	ip, r2
    71ac:	4463      	add	r3, ip
    71ae:	469c      	mov	ip, r3
    71b0:	4461      	add	r1, ip
					if (false == itemHeader.delete)
    71b2:	790b      	ldrb	r3, [r1, #4]
    71b4:	2b00      	cmp	r3, #0
    71b6:	d1e8      	bne.n	718a <PDS_RestoreAll+0x1e>
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    71b8:	9b02      	ldr	r3, [sp, #8]
    71ba:	9301      	str	r3, [sp, #4]
    71bc:	788a      	ldrb	r2, [r1, #2]
					ptr += sizeof(ItemHeader_t);
    71be:	3105      	adds	r1, #5
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    71c0:	0018      	movs	r0, r3
    71c2:	47c0      	blx	r8
    71c4:	e7e1      	b.n	718a <PDS_RestoreAll+0x1e>
					}
				}
				if(fileMarks[pdsFileItemIdx].fIDcb != NULL)
    71c6:	68eb      	ldr	r3, [r5, #12]
    71c8:	2b00      	cmp	r3, #0
    71ca:	d000      	beq.n	71ce <PDS_RestoreAll+0x62>
				{
					fileMarks[pdsFileItemIdx].fIDcb();
    71cc:	4798      	blx	r3
		for (uint8_t pdsFileItemIdx = 0; pdsFileItemIdx < PDS_MAX_FILE_IDX; pdsFileItemIdx++)
    71ce:	3701      	adds	r7, #1
    71d0:	b2ff      	uxtb	r7, r7
    71d2:	3610      	adds	r6, #16
    71d4:	2f0d      	cmp	r7, #13
    71d6:	d02c      	beq.n	7232 <PDS_RestoreAll+0xc6>
    71d8:	0035      	movs	r5, r6
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
    71da:	7934      	ldrb	r4, [r6, #4]
    71dc:	2c00      	cmp	r4, #0
    71de:	d0f6      	beq.n	71ce <PDS_RestoreAll+0x62>
    71e0:	6833      	ldr	r3, [r6, #0]
    71e2:	2b00      	cmp	r3, #0
    71e4:	d0f3      	beq.n	71ce <PDS_RestoreAll+0x62>
			(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
    71e6:	68b3      	ldr	r3, [r6, #8]
    71e8:	4699      	mov	r9, r3
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    71ea:	2b00      	cmp	r3, #0
    71ec:	d0ef      	beq.n	71ce <PDS_RestoreAll+0x62>
				memset(&buffer, 0, sizeof(PdsMem_t));
    71ee:	2280      	movs	r2, #128	; 0x80
    71f0:	0052      	lsls	r2, r2, #1
    71f2:	2100      	movs	r1, #0
    71f4:	a804      	add	r0, sp, #16
    71f6:	4b15      	ldr	r3, [pc, #84]	; (724c <PDS_RestoreAll+0xe0>)
    71f8:	4798      	blx	r3
				memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + (fileMarks[pdsFileItemIdx].numItems - 1)), sizeof(ItemMap_t));
    71fa:	4b15      	ldr	r3, [pc, #84]	; (7250 <PDS_RestoreAll+0xe4>)
    71fc:	469c      	mov	ip, r3
    71fe:	4464      	add	r4, ip
    7200:	00e4      	lsls	r4, r4, #3
    7202:	0021      	movs	r1, r4
    7204:	4449      	add	r1, r9
    7206:	2208      	movs	r2, #8
    7208:	a802      	add	r0, sp, #8
    720a:	4b0f      	ldr	r3, [pc, #60]	; (7248 <PDS_RestoreAll+0xdc>)
    720c:	4798      	blx	r3
				size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
    720e:	ab02      	add	r3, sp, #8
    7210:	79da      	ldrb	r2, [r3, #7]
    7212:	799b      	ldrb	r3, [r3, #6]
    7214:	18d2      	adds	r2, r2, r3
				status = pdsWlRead(pdsFileItemIdx, &buffer, size);
    7216:	3205      	adds	r2, #5
    7218:	a904      	add	r1, sp, #16
    721a:	0038      	movs	r0, r7
    721c:	4b0d      	ldr	r3, [pc, #52]	; (7254 <PDS_RestoreAll+0xe8>)
    721e:	4798      	blx	r3
				if (status != PDS_OK)
    7220:	2800      	cmp	r0, #0
    7222:	d107      	bne.n	7234 <PDS_RestoreAll+0xc8>
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    7224:	7933      	ldrb	r3, [r6, #4]
    7226:	2400      	movs	r4, #0
    7228:	2b00      	cmp	r3, #0
    722a:	d0cc      	beq.n	71c6 <PDS_RestoreAll+0x5a>
					memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + itemIdx), sizeof(ItemMap_t));
    722c:	4b06      	ldr	r3, [pc, #24]	; (7248 <PDS_RestoreAll+0xdc>)
    722e:	4699      	mov	r9, r3
    7230:	e7b0      	b.n	7194 <PDS_RestoreAll+0x28>
    7232:	2000      	movs	r0, #0
			}
		}
	}
#endif	
	return status;
}
    7234:	b045      	add	sp, #276	; 0x114
    7236:	bc0c      	pop	{r2, r3}
    7238:	4690      	mov	r8, r2
    723a:	4699      	mov	r9, r3
    723c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    723e:	46c0      	nop			; (mov r8, r8)
    7240:	20000e3c 	.word	0x20000e3c
    7244:	20001560 	.word	0x20001560
    7248:	00013549 	.word	0x00013549
    724c:	000135cd 	.word	0x000135cd
    7250:	1fffffff 	.word	0x1fffffff
    7254:	00007999 	.word	0x00007999

00007258 <PDS_StoreAll>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_StoreAll(void)
{
    7258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    725a:	4b14      	ldr	r3, [pc, #80]	; (72ac <PDS_StoreAll+0x54>)
    725c:	781b      	ldrb	r3, [r3, #0]
    725e:	2b00      	cmp	r3, #0
    7260:	d121      	bne.n	72a6 <PDS_StoreAll+0x4e>
    7262:	4813      	ldr	r0, [pc, #76]	; (72b0 <PDS_StoreAll+0x58>)
    7264:	4d13      	ldr	r5, [pc, #76]	; (72b4 <PDS_StoreAll+0x5c>)
    7266:	0007      	movs	r7, r0
    7268:	37d0      	adds	r7, #208	; 0xd0
    726a:	2600      	movs	r6, #0
			(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
			)
			{
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
				{
					*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_STORE;
    726c:	2401      	movs	r4, #1
    726e:	e004      	b.n	727a <PDS_StoreAll+0x22>
				}
				isFileSet[pdsFileItemIdx] = true;
    7270:	702c      	strb	r4, [r5, #0]
    7272:	3010      	adds	r0, #16
    7274:	3501      	adds	r5, #1
		for (uint8_t pdsFileItemIdx = 0; pdsFileItemIdx < PDS_MAX_FILE_IDX; pdsFileItemIdx++)
    7276:	4287      	cmp	r7, r0
    7278:	d012      	beq.n	72a0 <PDS_StoreAll+0x48>
    727a:	0002      	movs	r2, r0
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
    727c:	7903      	ldrb	r3, [r0, #4]
    727e:	2b00      	cmp	r3, #0
    7280:	d0f7      	beq.n	7272 <PDS_StoreAll+0x1a>
    7282:	6803      	ldr	r3, [r0, #0]
    7284:	2b00      	cmp	r3, #0
    7286:	d0f4      	beq.n	7272 <PDS_StoreAll+0x1a>
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    7288:	6883      	ldr	r3, [r0, #8]
    728a:	2b00      	cmp	r3, #0
    728c:	d0f1      	beq.n	7272 <PDS_StoreAll+0x1a>
    728e:	0033      	movs	r3, r6
					*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_STORE;
    7290:	6811      	ldr	r1, [r2, #0]
    7292:	54cc      	strb	r4, [r1, r3]
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    7294:	3301      	adds	r3, #1
    7296:	b2db      	uxtb	r3, r3
    7298:	7911      	ldrb	r1, [r2, #4]
    729a:	4299      	cmp	r1, r3
    729c:	d8f8      	bhi.n	7290 <PDS_StoreAll+0x38>
    729e:	e7e7      	b.n	7270 <PDS_StoreAll+0x18>
			}
		}
		pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    72a0:	2001      	movs	r0, #1
    72a2:	4b05      	ldr	r3, [pc, #20]	; (72b8 <PDS_StoreAll+0x60>)
    72a4:	4798      	blx	r3
	}
#endif	
	return PDS_OK;
}
    72a6:	2000      	movs	r0, #0
    72a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    72aa:	46c0      	nop			; (mov r8, r8)
    72ac:	20000e3c 	.word	0x20000e3c
    72b0:	20001560 	.word	0x20001560
    72b4:	20001550 	.word	0x20001550
    72b8:	000074d5 	.word	0x000074d5

000072bc <PDS_RegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_RegFile(PdsFileItemIdx_t argFileId, PdsFileMarks_t argFileMarks)
{
    72bc:	b084      	sub	sp, #16
    72be:	b510      	push	{r4, lr}
    72c0:	9103      	str	r1, [sp, #12]
    72c2:	9204      	str	r2, [sp, #16]
    72c4:	9305      	str	r3, [sp, #20]
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    72c6:	4b0b      	ldr	r3, [pc, #44]	; (72f4 <PDS_RegFile+0x38>)
    72c8:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    72ca:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    72cc:	2a00      	cmp	r2, #0
    72ce:	d102      	bne.n	72d6 <PDS_RegFile+0x1a>
		{
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    72d0:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    72d2:	280c      	cmp	r0, #12
    72d4:	d904      	bls.n	72e0 <PDS_RegFile+0x24>
		}
	}
#endif	
	return status;
}
    72d6:	0018      	movs	r0, r3
    72d8:	bc10      	pop	{r4}
    72da:	bc08      	pop	{r3}
    72dc:	b004      	add	sp, #16
    72de:	4718      	bx	r3
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
    72e0:	0100      	lsls	r0, r0, #4
    72e2:	aa03      	add	r2, sp, #12
    72e4:	4b04      	ldr	r3, [pc, #16]	; (72f8 <PDS_RegFile+0x3c>)
    72e6:	1818      	adds	r0, r3, r0
    72e8:	ca1a      	ldmia	r2!, {r1, r3, r4}
    72ea:	c01a      	stmia	r0!, {r1, r3, r4}
    72ec:	6813      	ldr	r3, [r2, #0]
    72ee:	6003      	str	r3, [r0, #0]
	PdsStatus_t status = PDS_OK;
    72f0:	2300      	movs	r3, #0
    72f2:	e7f0      	b.n	72d6 <PDS_RegFile+0x1a>
    72f4:	20000e3c 	.word	0x20000e3c
    72f8:	20001560 	.word	0x20001560

000072fc <PDS_UnRegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_UnRegFile(PdsFileItemIdx_t argFileId)
{
    72fc:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    72fe:	4b09      	ldr	r3, [pc, #36]	; (7324 <PDS_UnRegFile+0x28>)
    7300:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    7302:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    7304:	2a00      	cmp	r2, #0
    7306:	d102      	bne.n	730e <PDS_UnRegFile+0x12>
		{
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    7308:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    730a:	280c      	cmp	r0, #12
    730c:	d901      	bls.n	7312 <PDS_UnRegFile+0x16>
		}
	}
#endif
	return status;
}
    730e:	0018      	movs	r0, r3
    7310:	bd10      	pop	{r4, pc}
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
    7312:	0100      	lsls	r0, r0, #4
    7314:	4b04      	ldr	r3, [pc, #16]	; (7328 <PDS_UnRegFile+0x2c>)
    7316:	18c0      	adds	r0, r0, r3
    7318:	3210      	adds	r2, #16
    731a:	2100      	movs	r1, #0
    731c:	4b03      	ldr	r3, [pc, #12]	; (732c <PDS_UnRegFile+0x30>)
    731e:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    7320:	2300      	movs	r3, #0
    7322:	e7f4      	b.n	730e <PDS_UnRegFile+0x12>
    7324:	20000e3c 	.word	0x20000e3c
    7328:	20001560 	.word	0x20001560
    732c:	000135cd 	.word	0x000135cd

00007330 <pdsNvmInit>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmInit(void)
{
    7330:	b500      	push	{lr}
    7332:	b085      	sub	sp, #20
	PdsStatus_t status = PDS_OK;
	status_code_t statusCode;
	struct nvm_parameters parameters;

	nvm_get_parameters(&parameters);
    7334:	4668      	mov	r0, sp
    7336:	4b0b      	ldr	r3, [pc, #44]	; (7364 <pdsNvmInit+0x34>)
    7338:	4798      	blx	r3
	
	statusCode = nvm_init(INT_FLASH);
    733a:	2000      	movs	r0, #0
    733c:	4b0a      	ldr	r3, [pc, #40]	; (7368 <pdsNvmInit+0x38>)
    733e:	4798      	blx	r3
	if (STATUS_OK != (status_code_genare_t) statusCode)
	{
		return PDS_ERROR;
    7340:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    7342:	2800      	cmp	r0, #0
    7344:	d002      	beq.n	734c <pdsNvmInit+0x1c>
	{
		return PDS_NOT_ENOUGH_MEMORY;
	}
	
	return status;
}
    7346:	0018      	movs	r0, r3
    7348:	b005      	add	sp, #20
    734a:	bd00      	pop	{pc}
	if (EEPROM_SIZE > ( (parameters.rww_eeprom_number_of_pages/NVMCTRL_ROW_PAGES) * NVMCTRL_ROW_SIZE) )
    734c:	466b      	mov	r3, sp
    734e:	899a      	ldrh	r2, [r3, #12]
    7350:	0892      	lsrs	r2, r2, #2
    7352:	0212      	lsls	r2, r2, #8
    7354:	4905      	ldr	r1, [pc, #20]	; (736c <pdsNvmInit+0x3c>)
	return status;
    7356:	0fd3      	lsrs	r3, r2, #31
    7358:	17c8      	asrs	r0, r1, #31
    735a:	4291      	cmp	r1, r2
    735c:	4143      	adcs	r3, r0
    735e:	009b      	lsls	r3, r3, #2
    7360:	e7f1      	b.n	7346 <pdsNvmInit+0x16>
    7362:	46c0      	nop			; (mov r8, r8)
    7364:	00000e69 	.word	0x00000e69
    7368:	00008ca1 	.word	0x00008ca1
    736c:	00001fff 	.word	0x00001fff

00007370 <pdsNvmRead>:
\param[in] 	buffer - The buffer containing data to be read.
\param[in] 	size - The size of the data in the buffer.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmRead(uint16_t rowId, PdsMem_t *buffer, uint16_t size)
{
    7370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7372:	000c      	movs	r4, r1
\param[out] uint16_t - The calculated 16 bit CRC.
******************************************************************************/
static uint32_t nvmLogicalRowToPhysicalAddr(uint16_t logicalRow)
{
	//return (NVMCTRL_RWW_EEPROM_ADDR + (NVMCTRL_ROW_SIZE * logicalRow)); // PRVN
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    7374:	2380      	movs	r3, #128	; 0x80
    7376:	01db      	lsls	r3, r3, #7
    7378:	469c      	mov	ip, r3
    737a:	4460      	add	r0, ip
    737c:	0205      	lsls	r5, r0, #8
	if (EEPROM_ROW_SIZE == size)
    737e:	2380      	movs	r3, #128	; 0x80
    7380:	005b      	lsls	r3, r3, #1
    7382:	429a      	cmp	r2, r3
    7384:	d00e      	beq.n	73a4 <pdsNvmRead+0x34>
		size += sizeof(PdsNvmHeader_t);
    7386:	3204      	adds	r2, #4
    7388:	b296      	uxth	r6, r2
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    738a:	4f1e      	ldr	r7, [pc, #120]	; (7404 <pdsNvmRead+0x94>)
    738c:	0033      	movs	r3, r6
    738e:	0022      	movs	r2, r4
    7390:	0029      	movs	r1, r5
    7392:	2000      	movs	r0, #0
    7394:	47b8      	blx	r7
    7396:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);		
    7398:	2b05      	cmp	r3, #5
    739a:	d0f7      	beq.n	738c <pdsNvmRead+0x1c>
		return PDS_ERROR;
    739c:	2002      	movs	r0, #2
	if (STATUS_OK != statusCode)
    739e:	2b00      	cmp	r3, #0
    73a0:	d00b      	beq.n	73ba <pdsNvmRead+0x4a>
}
    73a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    73a4:	001e      	movs	r6, r3
    73a6:	4f17      	ldr	r7, [pc, #92]	; (7404 <pdsNvmRead+0x94>)
    73a8:	0033      	movs	r3, r6
    73aa:	0022      	movs	r2, r4
    73ac:	0029      	movs	r1, r5
    73ae:	2000      	movs	r0, #0
    73b0:	47b8      	blx	r7
    73b2:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);
    73b4:	2b05      	cmp	r3, #5
    73b6:	d0f7      	beq.n	73a8 <pdsNvmRead+0x38>
    73b8:	e7f0      	b.n	739c <pdsNvmRead+0x2c>
	crc = buffer->NVM_Struct.pdsNvmHeader.crc;
    73ba:	7823      	ldrb	r3, [r4, #0]
    73bc:	7860      	ldrb	r0, [r4, #1]
    73be:	0200      	lsls	r0, r0, #8
    73c0:	4318      	orrs	r0, r3
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    73c2:	78a6      	ldrb	r6, [r4, #2]
    73c4:	3404      	adds	r4, #4
  for (uint16_t i = 0; i < length; i++)
    73c6:	2e00      	cmp	r6, #0
    73c8:	d017      	beq.n	73fa <pdsNvmRead+0x8a>
    73ca:	0025      	movs	r5, r4
    73cc:	3e01      	subs	r6, #1
    73ce:	b2b6      	uxth	r6, r6
    73d0:	3601      	adds	r6, #1
    73d2:	19a4      	adds	r4, r4, r6
    73d4:	2600      	movs	r6, #0
  byte ^= initValue & 0xffU;
    73d6:	782b      	ldrb	r3, [r5, #0]
    73d8:	4073      	eors	r3, r6
    73da:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    73dc:	010b      	lsls	r3, r1, #4
    73de:	404b      	eors	r3, r1
    73e0:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    73e2:	b29a      	uxth	r2, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    73e4:	091b      	lsrs	r3, r3, #4
    73e6:	00d1      	lsls	r1, r2, #3
    73e8:	404b      	eors	r3, r1
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    73ea:	0212      	lsls	r2, r2, #8
    73ec:	0a36      	lsrs	r6, r6, #8
    73ee:	4332      	orrs	r2, r6
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    73f0:	4053      	eors	r3, r2
    73f2:	b29e      	uxth	r6, r3
    73f4:	3501      	adds	r5, #1
  for (uint16_t i = 0; i < length; i++)
    73f6:	42a5      	cmp	r5, r4
    73f8:	d1ed      	bne.n	73d6 <pdsNvmRead+0x66>
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    73fa:	1b80      	subs	r0, r0, r6
    73fc:	1e46      	subs	r6, r0, #1
    73fe:	41b0      	sbcs	r0, r6
		return PDS_ERROR;
    7400:	b2c0      	uxtb	r0, r0
    7402:	e7ce      	b.n	73a2 <pdsNvmRead+0x32>
    7404:	00008b31 	.word	0x00008b31

00007408 <pdsNvmWrite>:
{
    7408:	b5f0      	push	{r4, r5, r6, r7, lr}
    740a:	46c6      	mov	lr, r8
    740c:	b500      	push	{lr}
    740e:	4680      	mov	r8, r0
    7410:	000c      	movs	r4, r1
	buffer->NVM_Struct.pdsNvmHeader.version = PDS_NVM_VERSION;
    7412:	2301      	movs	r3, #1
    7414:	70cb      	strb	r3, [r1, #3]
	buffer->NVM_Struct.pdsNvmHeader.size = size;
    7416:	708a      	strb	r2, [r1, #2]
    7418:	27ff      	movs	r7, #255	; 0xff
    741a:	4017      	ands	r7, r2
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    741c:	1d0e      	adds	r6, r1, #4
  for (uint16_t i = 0; i < length; i++)
    741e:	2f00      	cmp	r7, #0
    7420:	d017      	beq.n	7452 <pdsNvmWrite+0x4a>
    7422:	0030      	movs	r0, r6
    7424:	3f01      	subs	r7, #1
    7426:	b2bf      	uxth	r7, r7
    7428:	3701      	adds	r7, #1
    742a:	19f6      	adds	r6, r6, r7
    742c:	2700      	movs	r7, #0
  byte ^= initValue & 0xffU;
    742e:	7803      	ldrb	r3, [r0, #0]
    7430:	407b      	eors	r3, r7
    7432:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    7434:	010b      	lsls	r3, r1, #4
    7436:	404b      	eors	r3, r1
    7438:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    743a:	b299      	uxth	r1, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    743c:	091b      	lsrs	r3, r3, #4
    743e:	00cd      	lsls	r5, r1, #3
    7440:	406b      	eors	r3, r5
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    7442:	0209      	lsls	r1, r1, #8
    7444:	0a3f      	lsrs	r7, r7, #8
    7446:	4339      	orrs	r1, r7
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    7448:	404b      	eors	r3, r1
    744a:	b29f      	uxth	r7, r3
    744c:	3001      	adds	r0, #1
  for (uint16_t i = 0; i < length; i++)
    744e:	42b0      	cmp	r0, r6
    7450:	d1ed      	bne.n	742e <pdsNvmWrite+0x26>
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    7452:	7027      	strb	r7, [r4, #0]
    7454:	0a3f      	lsrs	r7, r7, #8
    7456:	7067      	strb	r7, [r4, #1]
	size += sizeof(PdsNvmHeader_t);
    7458:	3204      	adds	r2, #4
    745a:	b296      	uxth	r6, r2
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    745c:	2180      	movs	r1, #128	; 0x80
    745e:	01c9      	lsls	r1, r1, #7
    7460:	4441      	add	r1, r8
    7462:	0209      	lsls	r1, r1, #8
	statusCode = nvm_write(INT_FLASH, addr, (uint8_t *const)buffer, size);
    7464:	0033      	movs	r3, r6
    7466:	0022      	movs	r2, r4
    7468:	2000      	movs	r0, #0
    746a:	4f08      	ldr	r7, [pc, #32]	; (748c <pdsNvmWrite+0x84>)
    746c:	47b8      	blx	r7
		return PDS_ERROR;
    746e:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    7470:	2800      	cmp	r0, #0
    7472:	d003      	beq.n	747c <pdsNvmWrite+0x74>
}
    7474:	0018      	movs	r0, r3
    7476:	bc04      	pop	{r2}
    7478:	4690      	mov	r8, r2
    747a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	status = pdsNvmRead(rowId, (PdsMem_t *const)buffer, size);
    747c:	0032      	movs	r2, r6
    747e:	0021      	movs	r1, r4
    7480:	4640      	mov	r0, r8
    7482:	4b03      	ldr	r3, [pc, #12]	; (7490 <pdsNvmWrite+0x88>)
    7484:	4798      	blx	r3
    7486:	0003      	movs	r3, r0
	return status;
    7488:	e7f4      	b.n	7474 <pdsNvmWrite+0x6c>
    748a:	46c0      	nop			; (mov r8, r8)
    748c:	00008b8d 	.word	0x00008b8d
    7490:	00007371 	.word	0x00007371

00007494 <pdsNvmErase>:
{
    7494:	b570      	push	{r4, r5, r6, lr}
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    7496:	2380      	movs	r3, #128	; 0x80
    7498:	01db      	lsls	r3, r3, #7
    749a:	18c4      	adds	r4, r0, r3
    749c:	0224      	lsls	r4, r4, #8
		statusCode = nvm_erase_row(addr);
    749e:	4d05      	ldr	r5, [pc, #20]	; (74b4 <pdsNvmErase+0x20>)
    74a0:	0020      	movs	r0, r4
    74a2:	47a8      	blx	r5
    74a4:	b240      	sxtb	r0, r0
	} while (statusCode == ERR_BUSY);
    74a6:	0003      	movs	r3, r0
    74a8:	330a      	adds	r3, #10
    74aa:	d0f9      	beq.n	74a0 <pdsNvmErase+0xc>
	return status;
    74ac:	1e43      	subs	r3, r0, #1
    74ae:	4198      	sbcs	r0, r3
    74b0:	0040      	lsls	r0, r0, #1
}
    74b2:	bd70      	pop	{r4, r5, r6, pc}
    74b4:	00000dc1 	.word	0x00000dc1

000074b8 <pdsNvmEraseAll>:
{
    74b8:	b570      	push	{r4, r5, r6, lr}
    74ba:	2400      	movs	r4, #0
		statusCode = pdsNvmErase(row_idx);
    74bc:	4d04      	ldr	r5, [pc, #16]	; (74d0 <pdsNvmEraseAll+0x18>)
    74be:	b2a0      	uxth	r0, r4
    74c0:	47a8      	blx	r5
		if (PDS_OK != statusCode)
    74c2:	2800      	cmp	r0, #0
    74c4:	d102      	bne.n	74cc <pdsNvmEraseAll+0x14>
    74c6:	3401      	adds	r4, #1
	for(uint8_t row_idx = 0; row_idx< EEPROM_NUM_ROWS; row_idx++)
    74c8:	2c20      	cmp	r4, #32
    74ca:	d1f8      	bne.n	74be <pdsNvmEraseAll+0x6>
}
    74cc:	bd70      	pop	{r4, r5, r6, pc}
    74ce:	46c0      	nop			; (mov r8, r8)
    74d0:	00007495 	.word	0x00007495

000074d4 <pdsPostTask>:
\brief Set task for PDS task manager.

\param[in] id - a single value from the type PdsTaskIds_t
******************************************************************************/
void pdsPostTask(PdsTaskIds_t id)
{
    74d4:	b510      	push	{r4, lr}
    74d6:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    74d8:	4b05      	ldr	r3, [pc, #20]	; (74f0 <pdsPostTask+0x1c>)
    74da:	4798      	blx	r3
    pdsTaskFlags |= id;
    74dc:	4b05      	ldr	r3, [pc, #20]	; (74f4 <pdsPostTask+0x20>)
    74de:	7818      	ldrb	r0, [r3, #0]
    74e0:	4320      	orrs	r0, r4
    74e2:	7018      	strb	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    74e4:	4b04      	ldr	r3, [pc, #16]	; (74f8 <pdsPostTask+0x24>)
    74e6:	4798      	blx	r3

    /* Also post a PDS task to the system */
    SYSTEM_PostTask(PDS_TASK_ID);
    74e8:	2008      	movs	r0, #8
    74ea:	4b04      	ldr	r3, [pc, #16]	; (74fc <pdsPostTask+0x28>)
    74ec:	4798      	blx	r3
}
    74ee:	bd10      	pop	{r4, pc}
    74f0:	0000419d 	.word	0x0000419d
    74f4:	20000e3d 	.word	0x20000e3d
    74f8:	000041a9 	.word	0x000041a9
    74fc:	000086f9 	.word	0x000086f9

00007500 <pdsStoreDeleteHandler>:
		initiate store/delete operation.

\param[out] status - The return status of the function's operation.
******************************************************************************/
static SYSTEM_TaskStatus_t pdsStoreDeleteHandler(void)
{
    7500:	b5f0      	push	{r4, r5, r6, r7, lr}
    7502:	46de      	mov	lr, fp
    7504:	4657      	mov	r7, sl
    7506:	464e      	mov	r6, r9
    7508:	4645      	mov	r5, r8
    750a:	b5e0      	push	{r5, r6, r7, lr}
    750c:	b0c5      	sub	sp, #276	; 0x114
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;

	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
	PdsMem_t buffer;

	memset(&buffer, 0, sizeof(PdsMem_t));
    750e:	2280      	movs	r2, #128	; 0x80
    7510:	0052      	lsls	r2, r2, #1
    7512:	2100      	movs	r1, #0
    7514:	a804      	add	r0, sp, #16
    7516:	4b54      	ldr	r3, [pc, #336]	; (7668 <pdsStoreDeleteHandler+0x168>)
    7518:	4798      	blx	r3
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
	{
		if (true == isFileSet[fileId])
    751a:	4b54      	ldr	r3, [pc, #336]	; (766c <pdsStoreDeleteHandler+0x16c>)
    751c:	781b      	ldrb	r3, [r3, #0]
    751e:	2b00      	cmp	r3, #0
    7520:	d112      	bne.n	7548 <pdsStoreDeleteHandler+0x48>
    7522:	2401      	movs	r4, #1
    7524:	4a51      	ldr	r2, [pc, #324]	; (766c <pdsStoreDeleteHandler+0x16c>)
    7526:	9400      	str	r4, [sp, #0]
    7528:	5d13      	ldrb	r3, [r2, r4]
    752a:	2b00      	cmp	r3, #0
    752c:	d10f      	bne.n	754e <pdsStoreDeleteHandler+0x4e>
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    752e:	3401      	adds	r4, #1
    7530:	b2e4      	uxtb	r4, r4
    7532:	2c0c      	cmp	r4, #12
    7534:	d9f7      	bls.n	7526 <pdsStoreDeleteHandler+0x26>
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;
    7536:	2500      	movs	r5, #0
			break;
		}
	}

	return status;
}
    7538:	0028      	movs	r0, r5
    753a:	b045      	add	sp, #276	; 0x114
    753c:	bc3c      	pop	{r2, r3, r4, r5}
    753e:	4690      	mov	r8, r2
    7540:	4699      	mov	r9, r3
    7542:	46a2      	mov	sl, r4
    7544:	46ab      	mov	fp, r5
    7546:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (true == isFileSet[fileId])
    7548:	2300      	movs	r3, #0
    754a:	9300      	str	r3, [sp, #0]
	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
    754c:	2400      	movs	r4, #0
	uint8_t *ptr;
	ItemMap_t itemInfo;
	ItemHeader_t itemHeader;
	uint16_t size;

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + (fileMarks[pdsFileItemIdx].numItems - 1)), sizeof(ItemMap_t));
    754e:	9b00      	ldr	r3, [sp, #0]
    7550:	011a      	lsls	r2, r3, #4
    7552:	4b47      	ldr	r3, [pc, #284]	; (7670 <pdsStoreDeleteHandler+0x170>)
    7554:	189b      	adds	r3, r3, r2
    7556:	7919      	ldrb	r1, [r3, #4]
    7558:	4a46      	ldr	r2, [pc, #280]	; (7674 <pdsStoreDeleteHandler+0x174>)
    755a:	4694      	mov	ip, r2
    755c:	4461      	add	r1, ip
    755e:	00c9      	lsls	r1, r1, #3
    7560:	689b      	ldr	r3, [r3, #8]
    7562:	1859      	adds	r1, r3, r1
    7564:	2208      	movs	r2, #8
    7566:	a802      	add	r0, sp, #8
    7568:	4b43      	ldr	r3, [pc, #268]	; (7678 <pdsStoreDeleteHandler+0x178>)
    756a:	4798      	blx	r3
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
    756c:	ab02      	add	r3, sp, #8
    756e:	79da      	ldrb	r2, [r3, #7]
    7570:	799b      	ldrb	r3, [r3, #6]
    7572:	18d2      	adds	r2, r2, r3
	status = pdsWlRead(pdsFileItemIdx, (PdsMem_t *)buffer, size);
    7574:	3205      	adds	r2, #5
    7576:	a904      	add	r1, sp, #16
    7578:	0020      	movs	r0, r4
    757a:	4b40      	ldr	r3, [pc, #256]	; (767c <pdsStoreDeleteHandler+0x17c>)
    757c:	4798      	blx	r3
    757e:	1e05      	subs	r5, r0, #0

	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    7580:	d111      	bne.n	75a6 <pdsStoreDeleteHandler+0xa6>
	}

	itemHeader.magic = PDS_MAGIC;
	itemHeader.version = PDS_FILES_VERSION;

	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    7582:	9b00      	ldr	r3, [sp, #0]
    7584:	011a      	lsls	r2, r3, #4
    7586:	4b3a      	ldr	r3, [pc, #232]	; (7670 <pdsStoreDeleteHandler+0x170>)
    7588:	189b      	adds	r3, r3, r2
    758a:	791b      	ldrb	r3, [r3, #4]
    758c:	2500      	movs	r5, #0
    758e:	2b00      	cmp	r3, #0
    7590:	d04a      	beq.n	7628 <pdsStoreDeleteHandler+0x128>
	{

		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    7592:	4b37      	ldr	r3, [pc, #220]	; (7670 <pdsStoreDeleteHandler+0x170>)
    7594:	4699      	mov	r9, r3
    7596:	9b00      	ldr	r3, [sp, #0]
    7598:	011e      	lsls	r6, r3, #4
    759a:	46b3      	mov	fp, r6
    759c:	44cb      	add	fp, r9
    759e:	4b36      	ldr	r3, [pc, #216]	; (7678 <pdsStoreDeleteHandler+0x178>)
    75a0:	469a      	mov	sl, r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    75a2:	465f      	mov	r7, fp
    75a4:	e01b      	b.n	75de <pdsStoreDeleteHandler+0xde>
	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    75a6:	2803      	cmp	r0, #3
    75a8:	d144      	bne.n	7634 <pdsStoreDeleteHandler+0x134>
    75aa:	e7ea      	b.n	7582 <pdsStoreDeleteHandler+0x82>
		ptr = (uint8_t *)(&(((PdsMem_t *)(buffer))->NVM_Struct.pdsNvmData.WL_Struct.pdsWlData));
		ptr += itemInfo.itemOffset;

		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    75ac:	2100      	movs	r1, #0
    75ae:	7019      	strb	r1, [r3, #0]
			itemHeader.size = itemInfo.size;
    75b0:	ab02      	add	r3, sp, #8
    75b2:	799a      	ldrb	r2, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    75b4:	795b      	ldrb	r3, [r3, #5]
    75b6:	4698      	mov	r8, r3
			itemHeader.delete = false;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    75b8:	23a5      	movs	r3, #165	; 0xa5
    75ba:	7003      	strb	r3, [r0, #0]
    75bc:	2301      	movs	r3, #1
    75be:	7043      	strb	r3, [r0, #1]
    75c0:	7082      	strb	r2, [r0, #2]
    75c2:	4643      	mov	r3, r8
    75c4:	70c3      	strb	r3, [r0, #3]
    75c6:	7101      	strb	r1, [r0, #4]
			ptr += sizeof(ItemHeader_t);
    75c8:	3005      	adds	r0, #5
			memcpy((void *)(ptr), (void *)itemInfo.ramAddress, itemInfo.size);
    75ca:	9b02      	ldr	r3, [sp, #8]
    75cc:	9301      	str	r3, [sp, #4]
    75ce:	0019      	movs	r1, r3
    75d0:	4b29      	ldr	r3, [pc, #164]	; (7678 <pdsStoreDeleteHandler+0x178>)
    75d2:	4798      	blx	r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    75d4:	3501      	adds	r5, #1
    75d6:	b2ed      	uxtb	r5, r5
    75d8:	793b      	ldrb	r3, [r7, #4]
    75da:	42ab      	cmp	r3, r5
    75dc:	d924      	bls.n	7628 <pdsStoreDeleteHandler+0x128>
		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    75de:	00e9      	lsls	r1, r5, #3
    75e0:	465b      	mov	r3, fp
    75e2:	689b      	ldr	r3, [r3, #8]
    75e4:	469c      	mov	ip, r3
    75e6:	4461      	add	r1, ip
    75e8:	2208      	movs	r2, #8
    75ea:	a802      	add	r0, sp, #8
    75ec:	47d0      	blx	sl
		ptr += itemInfo.itemOffset;
    75ee:	ab02      	add	r3, sp, #8
    75f0:	79d8      	ldrb	r0, [r3, #7]
    75f2:	2315      	movs	r3, #21
    75f4:	aa02      	add	r2, sp, #8
    75f6:	4694      	mov	ip, r2
    75f8:	4463      	add	r3, ip
    75fa:	469c      	mov	ip, r3
    75fc:	4460      	add	r0, ip
		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    75fe:	464b      	mov	r3, r9
    7600:	58f3      	ldr	r3, [r6, r3]
    7602:	195b      	adds	r3, r3, r5
    7604:	781a      	ldrb	r2, [r3, #0]
    7606:	2a01      	cmp	r2, #1
    7608:	d0d0      	beq.n	75ac <pdsStoreDeleteHandler+0xac>
		}
		else if (PDS_OP_DELETE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    760a:	2a02      	cmp	r2, #2
    760c:	d1e2      	bne.n	75d4 <pdsStoreDeleteHandler+0xd4>
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    760e:	2200      	movs	r2, #0
    7610:	701a      	strb	r2, [r3, #0]
			itemHeader.size = itemInfo.size;
    7612:	ab02      	add	r3, sp, #8
    7614:	7999      	ldrb	r1, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    7616:	795a      	ldrb	r2, [r3, #5]
			itemHeader.delete = true;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    7618:	23a5      	movs	r3, #165	; 0xa5
    761a:	7003      	strb	r3, [r0, #0]
    761c:	3ba4      	subs	r3, #164	; 0xa4
    761e:	7043      	strb	r3, [r0, #1]
    7620:	7081      	strb	r1, [r0, #2]
    7622:	70c2      	strb	r2, [r0, #3]
    7624:	7103      	strb	r3, [r0, #4]
    7626:	e7d5      	b.n	75d4 <pdsStoreDeleteHandler+0xd4>
		}
	}

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + fileMarks[pdsFileItemIdx].numItems), sizeof(ItemMap_t));
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
	status = pdsWlWrite(pdsFileItemIdx, (PdsMem_t *)buffer, PDS_WL_DATA_SIZE);
    7628:	22f3      	movs	r2, #243	; 0xf3
    762a:	a904      	add	r1, sp, #16
    762c:	0020      	movs	r0, r4
    762e:	4b14      	ldr	r3, [pc, #80]	; (7680 <pdsStoreDeleteHandler+0x180>)
    7630:	4798      	blx	r3
    7632:	0005      	movs	r5, r0
			isFileSet[fileId] = false;
    7634:	2200      	movs	r2, #0
    7636:	4b0d      	ldr	r3, [pc, #52]	; (766c <pdsStoreDeleteHandler+0x16c>)
    7638:	9900      	ldr	r1, [sp, #0]
    763a:	545a      	strb	r2, [r3, r1]
			fileId++;
    763c:	3401      	adds	r4, #1
    763e:	b2e3      	uxtb	r3, r4
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    7640:	2b0c      	cmp	r3, #12
    7642:	d900      	bls.n	7646 <pdsStoreDeleteHandler+0x146>
    7644:	e778      	b.n	7538 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    7646:	4a09      	ldr	r2, [pc, #36]	; (766c <pdsStoreDeleteHandler+0x16c>)
    7648:	5cd2      	ldrb	r2, [r2, r3]
    764a:	2a00      	cmp	r2, #0
    764c:	d108      	bne.n	7660 <pdsStoreDeleteHandler+0x160>
    764e:	4907      	ldr	r1, [pc, #28]	; (766c <pdsStoreDeleteHandler+0x16c>)
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    7650:	3301      	adds	r3, #1
    7652:	b2db      	uxtb	r3, r3
    7654:	2b0c      	cmp	r3, #12
    7656:	d900      	bls.n	765a <pdsStoreDeleteHandler+0x15a>
    7658:	e76e      	b.n	7538 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    765a:	5cca      	ldrb	r2, [r1, r3]
    765c:	2a00      	cmp	r2, #0
    765e:	d0f7      	beq.n	7650 <pdsStoreDeleteHandler+0x150>
			pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    7660:	2001      	movs	r0, #1
    7662:	4b08      	ldr	r3, [pc, #32]	; (7684 <pdsStoreDeleteHandler+0x184>)
    7664:	4798      	blx	r3
			break;
    7666:	e767      	b.n	7538 <pdsStoreDeleteHandler+0x38>
    7668:	000135cd 	.word	0x000135cd
    766c:	20001550 	.word	0x20001550
    7670:	20001560 	.word	0x20001560
    7674:	1fffffff 	.word	0x1fffffff
    7678:	00013549 	.word	0x00013549
    767c:	00007999 	.word	0x00007999
    7680:	000078a9 	.word	0x000078a9
    7684:	000074d5 	.word	0x000074d5

00007688 <PDS_TaskHandler>:
{
    7688:	b510      	push	{r4, lr}
    if (pdsTaskFlags)
    768a:	4b0e      	ldr	r3, [pc, #56]	; (76c4 <PDS_TaskHandler+0x3c>)
    768c:	781b      	ldrb	r3, [r3, #0]
    768e:	2b00      	cmp	r3, #0
    7690:	d003      	beq.n	769a <PDS_TaskHandler+0x12>
            if ((1 << taskId) & (pdsTaskFlags))
    7692:	4b0c      	ldr	r3, [pc, #48]	; (76c4 <PDS_TaskHandler+0x3c>)
    7694:	781b      	ldrb	r3, [r3, #0]
    7696:	07db      	lsls	r3, r3, #31
    7698:	d401      	bmi.n	769e <PDS_TaskHandler+0x16>
}
    769a:	2000      	movs	r0, #0
    769c:	bd10      	pop	{r4, pc}
                ATOMIC_SECTION_ENTER
    769e:	4b0a      	ldr	r3, [pc, #40]	; (76c8 <PDS_TaskHandler+0x40>)
    76a0:	4798      	blx	r3
                pdsTaskFlags &= ~(1 << taskId);
    76a2:	4c08      	ldr	r4, [pc, #32]	; (76c4 <PDS_TaskHandler+0x3c>)
    76a4:	7823      	ldrb	r3, [r4, #0]
    76a6:	2201      	movs	r2, #1
    76a8:	4393      	bics	r3, r2
    76aa:	7023      	strb	r3, [r4, #0]
                ATOMIC_SECTION_EXIT
    76ac:	4b07      	ldr	r3, [pc, #28]	; (76cc <PDS_TaskHandler+0x44>)
    76ae:	4798      	blx	r3
                pdsTaskHandlers[taskId]();
    76b0:	4b07      	ldr	r3, [pc, #28]	; (76d0 <PDS_TaskHandler+0x48>)
    76b2:	4798      	blx	r3
				if (pdsTaskFlags)
    76b4:	7823      	ldrb	r3, [r4, #0]
    76b6:	2b00      	cmp	r3, #0
    76b8:	d0ef      	beq.n	769a <PDS_TaskHandler+0x12>
                    SYSTEM_PostTask(PDS_TASK_ID);
    76ba:	2008      	movs	r0, #8
    76bc:	4b05      	ldr	r3, [pc, #20]	; (76d4 <PDS_TaskHandler+0x4c>)
    76be:	4798      	blx	r3
    76c0:	e7eb      	b.n	769a <PDS_TaskHandler+0x12>
    76c2:	46c0      	nop			; (mov r8, r8)
    76c4:	20000e3d 	.word	0x20000e3d
    76c8:	0000419d 	.word	0x0000419d
    76cc:	000041a9 	.word	0x000041a9
    76d0:	00007501 	.word	0x00007501
    76d4:	000086f9 	.word	0x000086f9

000076d8 <pdsUpdateRowMap>:
		in the row map.

\param[in] - return none
******************************************************************************/
static void pdsUpdateRowMap()
{
    76d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    76da:	4e12      	ldr	r6, [pc, #72]	; (7724 <pdsUpdateRowMap+0x4c>)
    76dc:	0037      	movs	r7, r6
    76de:	371a      	adds	r7, #26
	uint16_t rowIdx = USHRT_MAX;
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    {
		
        // make all the previous indexes of the max_counter_row_idx invalid by writing 0xFF
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    76e0:	4d11      	ldr	r5, [pc, #68]	; (7728 <pdsUpdateRowMap+0x50>)
		{
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    76e2:	4b12      	ldr	r3, [pc, #72]	; (772c <pdsUpdateRowMap+0x54>)
    76e4:	469c      	mov	ip, r3
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    76e6:	2101      	movs	r1, #1
    76e8:	4249      	negs	r1, r1
			while(rowIdx != USHRT_MAX)
			{
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    76ea:	0018      	movs	r0, r3
    76ec:	e002      	b.n	76f4 <pdsUpdateRowMap+0x1c>
    76ee:	3602      	adds	r6, #2
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    76f0:	42be      	cmp	r6, r7
    76f2:	d015      	beq.n	7720 <pdsUpdateRowMap+0x48>
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    76f4:	8833      	ldrh	r3, [r6, #0]
    76f6:	42ab      	cmp	r3, r5
    76f8:	d0f9      	beq.n	76ee <pdsUpdateRowMap+0x16>
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    76fa:	00db      	lsls	r3, r3, #3
    76fc:	4463      	add	r3, ip
    76fe:	001a      	movs	r2, r3
    7700:	88db      	ldrh	r3, [r3, #6]
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    7702:	80d1      	strh	r1, [r2, #6]
			while(rowIdx != USHRT_MAX)
    7704:	42ab      	cmp	r3, r5
    7706:	d0f2      	beq.n	76ee <pdsUpdateRowMap+0x16>
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    7708:	001a      	movs	r2, r3
    770a:	00db      	lsls	r3, r3, #3
    770c:	18c3      	adds	r3, r0, r3
    770e:	88db      	ldrh	r3, [r3, #6]
				rowMap[rowIdx].previousIdx = USHRT_MAX;
    7710:	00d2      	lsls	r2, r2, #3
    7712:	1884      	adds	r4, r0, r2
    7714:	80e1      	strh	r1, [r4, #6]
				rowMap[rowIdx].counter = UINT_MAX;
    7716:	5011      	str	r1, [r2, r0]
				rowMap[rowIdx].memId = USHRT_MAX;
    7718:	80a1      	strh	r1, [r4, #4]
			while(rowIdx != USHRT_MAX)
    771a:	42ab      	cmp	r3, r5
    771c:	d1f4      	bne.n	7708 <pdsUpdateRowMap+0x30>
    771e:	e7e6      	b.n	76ee <pdsUpdateRowMap+0x16>
				rowIdx = rowIdxLocal;
			}
		}
    }
}
    7720:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7722:	46c0      	nop			; (mov r8, r8)
    7724:	20000e40 	.word	0x20000e40
    7728:	0000ffff 	.word	0x0000ffff
    772c:	20000e5c 	.word	0x20000e5c

00007730 <pdsUpdateFileMap>:
\brief Updates the file map so that it points to the latest row index for a file id.

\param[out] - returns none
******************************************************************************/
static void pdsUpdateFileMap(UpdateFileMap_t *updateFileMap)
{
    7730:	b5f0      	push	{r4, r5, r6, r7, lr}
    7732:	46c6      	mov	lr, r8
    7734:	b500      	push	{lr}
    7736:	b082      	sub	sp, #8
    7738:	4684      	mov	ip, r0
    uint16_t *presentRowIdx;
    uint16_t *previousRowIdx;
    uint16_t *lastRowIdx;
    uint16_t prevTemp;
    if(USHRT_MAX == fileMap[updateFileMap->memId].maxCounterRowIdx)
    773a:	8881      	ldrh	r1, [r0, #4]
    773c:	004a      	lsls	r2, r1, #1
    773e:	4b2c      	ldr	r3, [pc, #176]	; (77f0 <pdsUpdateFileMap+0xc0>)
    7740:	5ad3      	ldrh	r3, [r2, r3]
    7742:	4a2c      	ldr	r2, [pc, #176]	; (77f4 <pdsUpdateFileMap+0xc4>)
    7744:	4293      	cmp	r3, r2
    7746:	d02c      	beq.n	77a2 <pdsUpdateFileMap+0x72>
    {   
		/* If there is no entry in filemap update current rowidx as maxcounteridx*/
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
    else if(rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter < rowMap[updateFileMap->rowIdx].counter)
    7748:	4a2b      	ldr	r2, [pc, #172]	; (77f8 <pdsUpdateFileMap+0xc8>)
    774a:	00d8      	lsls	r0, r3, #3
    774c:	5880      	ldr	r0, [r0, r2]
    774e:	4664      	mov	r4, ip
    7750:	88e4      	ldrh	r4, [r4, #6]
    7752:	46a0      	mov	r8, r4
    7754:	00e4      	lsls	r4, r4, #3
    7756:	58a6      	ldr	r6, [r4, r2]
    7758:	42b0      	cmp	r0, r6
    775a:	d327      	bcc.n	77ac <pdsUpdateFileMap+0x7c>
		// update the max counter rowIdx of the memId as previous_idx in the present row
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
	else if (rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter == rowMap[updateFileMap->rowIdx].counter)
    775c:	d02f      	beq.n	77be <pdsUpdateFileMap+0x8e>

		return;
	}
    else
    {
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    775e:	4a26      	ldr	r2, [pc, #152]	; (77f8 <pdsUpdateFileMap+0xc8>)
    7760:	00dd      	lsls	r5, r3, #3
    7762:	3506      	adds	r5, #6
    7764:	1950      	adds	r0, r2, r5
    7766:	9001      	str	r0, [sp, #4]
    7768:	00db      	lsls	r3, r3, #3
    776a:	18d3      	adds	r3, r2, r3
    776c:	88da      	ldrh	r2, [r3, #6]
        presentRowIdx = &updateFileMap->rowIdx;
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
		do
		{
			if (USHRT_MAX == *previousRowIdx)
    776e:	4b21      	ldr	r3, [pc, #132]	; (77f4 <pdsUpdateFileMap+0xc4>)
    7770:	429a      	cmp	r2, r3
    7772:	d028      	beq.n	77c6 <pdsUpdateFileMap+0x96>
			{
				*previousRowIdx = *presentRowIdx;
				break;
			}
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    7774:	0013      	movs	r3, r2
    7776:	00d0      	lsls	r0, r2, #3
    7778:	4c1f      	ldr	r4, [pc, #124]	; (77f8 <pdsUpdateFileMap+0xc8>)
    777a:	5900      	ldr	r0, [r0, r4]
    777c:	4286      	cmp	r6, r0
    777e:	d226      	bcs.n	77ce <pdsUpdateFileMap+0x9e>
			{
				lastRowIdx = previousRowIdx;
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    7780:	4c1d      	ldr	r4, [pc, #116]	; (77f8 <pdsUpdateFileMap+0xc8>)
			if (USHRT_MAX == *previousRowIdx)
    7782:	4f1c      	ldr	r7, [pc, #112]	; (77f4 <pdsUpdateFileMap+0xc4>)
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    7784:	0020      	movs	r0, r4
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    7786:	00db      	lsls	r3, r3, #3
    7788:	1d99      	adds	r1, r3, #6
    778a:	1861      	adds	r1, r4, r1
    778c:	18e3      	adds	r3, r4, r3
    778e:	88da      	ldrh	r2, [r3, #6]
			if (USHRT_MAX == *previousRowIdx)
    7790:	42ba      	cmp	r2, r7
    7792:	d019      	beq.n	77c8 <pdsUpdateFileMap+0x98>
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    7794:	0013      	movs	r3, r2
    7796:	00d5      	lsls	r5, r2, #3
    7798:	582d      	ldr	r5, [r5, r0]
    779a:	42ae      	cmp	r6, r5
    779c:	d21b      	bcs.n	77d6 <pdsUpdateFileMap+0xa6>
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    779e:	9101      	str	r1, [sp, #4]
    77a0:	e7f1      	b.n	7786 <pdsUpdateFileMap+0x56>
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    77a2:	88c2      	ldrh	r2, [r0, #6]
    77a4:	0049      	lsls	r1, r1, #1
    77a6:	4b12      	ldr	r3, [pc, #72]	; (77f0 <pdsUpdateFileMap+0xc0>)
    77a8:	52ca      	strh	r2, [r1, r3]
    77aa:	e008      	b.n	77be <pdsUpdateFileMap+0x8e>
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
    77ac:	4a12      	ldr	r2, [pc, #72]	; (77f8 <pdsUpdateFileMap+0xc8>)
    77ae:	1912      	adds	r2, r2, r4
    77b0:	80d3      	strh	r3, [r2, #6]
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    77b2:	4663      	mov	r3, ip
    77b4:	88d9      	ldrh	r1, [r3, #6]
    77b6:	889b      	ldrh	r3, [r3, #4]
    77b8:	005b      	lsls	r3, r3, #1
    77ba:	4a0d      	ldr	r2, [pc, #52]	; (77f0 <pdsUpdateFileMap+0xc0>)
    77bc:	5299      	strh	r1, [r3, r2]
				break;
			}
		} while(true);

    }
}
    77be:	b002      	add	sp, #8
    77c0:	bc04      	pop	{r2}
    77c2:	4690      	mov	r8, r2
    77c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    77c6:	9901      	ldr	r1, [sp, #4]
				*previousRowIdx = *presentRowIdx;
    77c8:	4643      	mov	r3, r8
    77ca:	800b      	strh	r3, [r1, #0]
				break;
    77cc:	e7f7      	b.n	77be <pdsUpdateFileMap+0x8e>
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
    77ce:	0049      	lsls	r1, r1, #1
    77d0:	4d07      	ldr	r5, [pc, #28]	; (77f0 <pdsUpdateFileMap+0xc0>)
    77d2:	186b      	adds	r3, r5, r1
    77d4:	9301      	str	r3, [sp, #4]
				rowMap[*lastRowIdx].previousIdx = *presentRowIdx;
    77d6:	4908      	ldr	r1, [pc, #32]	; (77f8 <pdsUpdateFileMap+0xc8>)
    77d8:	9b01      	ldr	r3, [sp, #4]
    77da:	881b      	ldrh	r3, [r3, #0]
    77dc:	00db      	lsls	r3, r3, #3
    77de:	18cb      	adds	r3, r1, r3
    77e0:	4640      	mov	r0, r8
    77e2:	80d8      	strh	r0, [r3, #6]
				rowMap[*presentRowIdx].previousIdx = prevTemp;
    77e4:	4663      	mov	r3, ip
    77e6:	88db      	ldrh	r3, [r3, #6]
    77e8:	00db      	lsls	r3, r3, #3
    77ea:	18c9      	adds	r1, r1, r3
    77ec:	80ca      	strh	r2, [r1, #6]
				break;
    77ee:	e7e6      	b.n	77be <pdsUpdateFileMap+0x8e>
    77f0:	20000e40 	.word	0x20000e40
    77f4:	0000ffff 	.word	0x0000ffff
    77f8:	20000e5c 	.word	0x20000e5c

000077fc <pdsWlInit>:
{
    77fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    77fe:	46c6      	mov	lr, r8
    7800:	b500      	push	{lr}
    7802:	b0c4      	sub	sp, #272	; 0x110
	PdsStatus_t status = pdsNvmInit();
    7804:	4b21      	ldr	r3, [pc, #132]	; (788c <pdsWlInit+0x90>)
    7806:	4798      	blx	r3
    7808:	9001      	str	r0, [sp, #4]
	if (PDS_OK != status)
    780a:	2800      	cmp	r0, #0
    780c:	d004      	beq.n	7818 <pdsWlInit+0x1c>
}
    780e:	9801      	ldr	r0, [sp, #4]
    7810:	b044      	add	sp, #272	; 0x110
    7812:	bc04      	pop	{r2}
    7814:	4690      	mov	r8, r2
    7816:	bdf0      	pop	{r4, r5, r6, r7, pc}
	memset(&rowMap, UCHAR_MAX, EEPROM_NUM_ROWS * sizeof(RowMap_t));
    7818:	2680      	movs	r6, #128	; 0x80
    781a:	0076      	lsls	r6, r6, #1
    781c:	4d1c      	ldr	r5, [pc, #112]	; (7890 <pdsWlInit+0x94>)
    781e:	0032      	movs	r2, r6
    7820:	21ff      	movs	r1, #255	; 0xff
    7822:	0028      	movs	r0, r5
    7824:	4c1b      	ldr	r4, [pc, #108]	; (7894 <pdsWlInit+0x98>)
    7826:	47a0      	blx	r4
    memset(&fileMap, UCHAR_MAX, PDS_MAX_FILE_IDX * sizeof(FileMap_t));
    7828:	221a      	movs	r2, #26
    782a:	21ff      	movs	r1, #255	; 0xff
    782c:	481a      	ldr	r0, [pc, #104]	; (7898 <pdsWlInit+0x9c>)
    782e:	47a0      	blx	r4
	memset(&buffer, 0, sizeof(PdsMem_t));
    7830:	0032      	movs	r2, r6
    7832:	2100      	movs	r1, #0
    7834:	a804      	add	r0, sp, #16
    7836:	47a0      	blx	r4
    7838:	2400      	movs	r4, #0
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    783a:	4e18      	ldr	r6, [pc, #96]	; (789c <pdsWlInit+0xa0>)
            pdsUpdateFileMap(&updateFileMap);
    783c:	4b18      	ldr	r3, [pc, #96]	; (78a0 <pdsWlInit+0xa4>)
    783e:	4698      	mov	r8, r3
    7840:	e003      	b.n	784a <pdsWlInit+0x4e>
    7842:	3401      	adds	r4, #1
    7844:	3508      	adds	r5, #8
    for(uint8_t rowIdx = 0; rowIdx< EEPROM_NUM_ROWS; rowIdx++)
    7846:	2c20      	cmp	r4, #32
    7848:	d01d      	beq.n	7886 <pdsWlInit+0x8a>
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    784a:	b2a7      	uxth	r7, r4
    784c:	2280      	movs	r2, #128	; 0x80
    784e:	0052      	lsls	r2, r2, #1
    7850:	a904      	add	r1, sp, #16
    7852:	0038      	movs	r0, r7
    7854:	47b0      	blx	r6
		if (PDS_OK == status)
    7856:	2800      	cmp	r0, #0
    7858:	d1f3      	bne.n	7842 <pdsWlInit+0x46>
			rowMap[rowIdx].counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    785a:	a904      	add	r1, sp, #16
    785c:	9b06      	ldr	r3, [sp, #24]
    785e:	0a1b      	lsrs	r3, r3, #8
    7860:	7b0a      	ldrb	r2, [r1, #12]
    7862:	0612      	lsls	r2, r2, #24
    7864:	431a      	orrs	r2, r3
    7866:	602a      	str	r2, [r5, #0]
            rowMap[rowIdx].memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    7868:	79c8      	ldrb	r0, [r1, #7]
    786a:	7a0b      	ldrb	r3, [r1, #8]
    786c:	021b      	lsls	r3, r3, #8
    786e:	4303      	orrs	r3, r0
    7870:	80ab      	strh	r3, [r5, #4]
            rowMap[rowIdx].previousIdx = USHRT_MAX;
    7872:	2101      	movs	r1, #1
    7874:	4249      	negs	r1, r1
    7876:	80e9      	strh	r1, [r5, #6]
            updateFileMap.counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    7878:	9202      	str	r2, [sp, #8]
            updateFileMap.memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    787a:	aa02      	add	r2, sp, #8
    787c:	8093      	strh	r3, [r2, #4]
            updateFileMap.rowIdx = rowIdx;
    787e:	80d7      	strh	r7, [r2, #6]
            pdsUpdateFileMap(&updateFileMap);
    7880:	0010      	movs	r0, r2
    7882:	47c0      	blx	r8
    7884:	e7dd      	b.n	7842 <pdsWlInit+0x46>
    pdsUpdateRowMap();
    7886:	4b07      	ldr	r3, [pc, #28]	; (78a4 <pdsWlInit+0xa8>)
    7888:	4798      	blx	r3
	return PDS_OK;
    788a:	e7c0      	b.n	780e <pdsWlInit+0x12>
    788c:	00007331 	.word	0x00007331
    7890:	20000e5c 	.word	0x20000e5c
    7894:	000135cd 	.word	0x000135cd
    7898:	20000e40 	.word	0x20000e40
    789c:	00007371 	.word	0x00007371
    78a0:	00007731 	.word	0x00007731
    78a4:	000076d9 	.word	0x000076d9

000078a8 <pdsWlWrite>:
{
    78a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    78aa:	46ce      	mov	lr, r9
    78ac:	4647      	mov	r7, r8
    78ae:	b580      	push	{r7, lr}
    78b0:	b083      	sub	sp, #12
    78b2:	0005      	movs	r5, r0
    78b4:	000f      	movs	r7, r1
    78b6:	4690      	mov	r8, r2
    78b8:	4e32      	ldr	r6, [pc, #200]	; (7984 <pdsWlWrite+0xdc>)
    78ba:	0033      	movs	r3, r6
******************************************************************************/
static uint16_t pdsReturnFreeRowIdx(void)
{
    uint8_t rowIdx;
    bool found = 0;
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    78bc:	2400      	movs	r4, #0
    {
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    78be:	4832      	ldr	r0, [pc, #200]	; (7988 <pdsWlWrite+0xe0>)
    78c0:	e004      	b.n	78cc <pdsWlWrite+0x24>
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    78c2:	3401      	adds	r4, #1
    78c4:	b2e4      	uxtb	r4, r4
    78c6:	3308      	adds	r3, #8
    78c8:	2c20      	cmp	r4, #32
    78ca:	d055      	beq.n	7978 <pdsWlWrite+0xd0>
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    78cc:	6819      	ldr	r1, [r3, #0]
    78ce:	3101      	adds	r1, #1
    78d0:	d1f7      	bne.n	78c2 <pdsWlWrite+0x1a>
    78d2:	88d9      	ldrh	r1, [r3, #6]
    78d4:	4281      	cmp	r1, r0
    78d6:	d1f4      	bne.n	78c2 <pdsWlWrite+0x1a>
            (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    78d8:	889a      	ldrh	r2, [r3, #4]
    78da:	4282      	cmp	r2, r0
    78dc:	d1f1      	bne.n	78c2 <pdsWlWrite+0x1a>
            {
                break;
            }
        }
    }
	return rowIdx;
    78de:	b2a3      	uxth	r3, r4
    78e0:	4699      	mov	r9, r3
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter++;
    78e2:	7a7e      	ldrb	r6, [r7, #9]
    78e4:	7abb      	ldrb	r3, [r7, #10]
    78e6:	021b      	lsls	r3, r3, #8
    78e8:	4333      	orrs	r3, r6
    78ea:	7afe      	ldrb	r6, [r7, #11]
    78ec:	0436      	lsls	r6, r6, #16
    78ee:	4333      	orrs	r3, r6
    78f0:	7b3e      	ldrb	r6, [r7, #12]
    78f2:	0636      	lsls	r6, r6, #24
    78f4:	431e      	orrs	r6, r3
    78f6:	3601      	adds	r6, #1
    78f8:	727e      	strb	r6, [r7, #9]
    78fa:	0a32      	lsrs	r2, r6, #8
    78fc:	72ba      	strb	r2, [r7, #10]
    78fe:	0c32      	lsrs	r2, r6, #16
    7900:	72fa      	strb	r2, [r7, #11]
    7902:	0e32      	lsrs	r2, r6, #24
    7904:	733a      	strb	r2, [r7, #12]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId = pdsFileItemIdx;
    7906:	b2ad      	uxth	r5, r5
    7908:	71fd      	strb	r5, [r7, #7]
    790a:	2200      	movs	r2, #0
    790c:	723a      	strb	r2, [r7, #8]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.magicNo = PDS_MAGIC;
    790e:	23a5      	movs	r3, #165	; 0xa5
    7910:	713b      	strb	r3, [r7, #4]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.version = PDS_WL_VERSION;
    7912:	3ba4      	subs	r3, #164	; 0xa4
    7914:	717b      	strb	r3, [r7, #5]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.size = size;
    7916:	4643      	mov	r3, r8
    7918:	71bb      	strb	r3, [r7, #6]
	size += sizeof(PdsWlHeader_t);
    791a:	4642      	mov	r2, r8
    791c:	3209      	adds	r2, #9
	status = pdsNvmWrite(rowIdx, buffer, size);
    791e:	b292      	uxth	r2, r2
    7920:	0039      	movs	r1, r7
    7922:	4648      	mov	r0, r9
    7924:	4b19      	ldr	r3, [pc, #100]	; (798c <pdsWlWrite+0xe4>)
    7926:	4798      	blx	r3
    7928:	1e07      	subs	r7, r0, #0
	if (PDS_OK == status)
    792a:	d014      	beq.n	7956 <pdsWlWrite+0xae>
}
    792c:	0038      	movs	r0, r7
    792e:	b003      	add	sp, #12
    7930:	bc0c      	pop	{r2, r3}
    7932:	4690      	mov	r8, r2
    7934:	4699      	mov	r9, r3
    7936:	bdf0      	pop	{r4, r5, r6, r7, pc}
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    7938:	3401      	adds	r4, #1
    793a:	b2e4      	uxtb	r4, r4
    793c:	3608      	adds	r6, #8
    793e:	2c20      	cmp	r4, #32
    7940:	d0cd      	beq.n	78de <pdsWlWrite+0x36>
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    7942:	6832      	ldr	r2, [r6, #0]
    7944:	3201      	adds	r2, #1
    7946:	d1f7      	bne.n	7938 <pdsWlWrite+0x90>
    7948:	88f2      	ldrh	r2, [r6, #6]
    794a:	428a      	cmp	r2, r1
    794c:	d1f4      	bne.n	7938 <pdsWlWrite+0x90>
                (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    794e:	88b3      	ldrh	r3, [r6, #4]
    7950:	428b      	cmp	r3, r1
    7952:	d1f1      	bne.n	7938 <pdsWlWrite+0x90>
    7954:	e7c3      	b.n	78de <pdsWlWrite+0x36>
		rowMap[rowIdx].counter = counter;
    7956:	4b0b      	ldr	r3, [pc, #44]	; (7984 <pdsWlWrite+0xdc>)
    7958:	00e4      	lsls	r4, r4, #3
    795a:	50e6      	str	r6, [r4, r3]
		rowMap[rowIdx].memId = pdsFileItemIdx;
    795c:	191c      	adds	r4, r3, r4
    795e:	80a5      	strh	r5, [r4, #4]
		rowMap[rowIdx].previousIdx = USHRT_MAX;
    7960:	2301      	movs	r3, #1
    7962:	425b      	negs	r3, r3
    7964:	80e3      	strh	r3, [r4, #6]
		updateFileMap.counter = rowMap[rowIdx].counter;
    7966:	9600      	str	r6, [sp, #0]
		updateFileMap.memId = rowMap[rowIdx].memId;
    7968:	466b      	mov	r3, sp
    796a:	809d      	strh	r5, [r3, #4]
		updateFileMap.rowIdx = rowIdx;
    796c:	464a      	mov	r2, r9
    796e:	80da      	strh	r2, [r3, #6]
		pdsUpdateFileMap(&updateFileMap);
    7970:	4668      	mov	r0, sp
    7972:	4b07      	ldr	r3, [pc, #28]	; (7990 <pdsWlWrite+0xe8>)
    7974:	4798      	blx	r3
	return status;
    7976:	e7d9      	b.n	792c <pdsWlWrite+0x84>
        pdsUpdateRowMap();
    7978:	4b06      	ldr	r3, [pc, #24]	; (7994 <pdsWlWrite+0xec>)
    797a:	4798      	blx	r3
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    797c:	2400      	movs	r4, #0
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    797e:	4902      	ldr	r1, [pc, #8]	; (7988 <pdsWlWrite+0xe0>)
    7980:	e7df      	b.n	7942 <pdsWlWrite+0x9a>
    7982:	46c0      	nop			; (mov r8, r8)
    7984:	20000e5c 	.word	0x20000e5c
    7988:	0000ffff 	.word	0x0000ffff
    798c:	00007409 	.word	0x00007409
    7990:	00007731 	.word	0x00007731
    7994:	000076d9 	.word	0x000076d9

00007998 <pdsWlRead>:
{
    7998:	b510      	push	{r4, lr}
	uint16_t rowIdx = fileMap[pdsFileItemIdx].maxCounterRowIdx;
    799a:	0040      	lsls	r0, r0, #1
    799c:	4b06      	ldr	r3, [pc, #24]	; (79b8 <pdsWlRead+0x20>)
    799e:	5ac3      	ldrh	r3, [r0, r3]
	if (USHRT_MAX == rowIdx)
    79a0:	4c06      	ldr	r4, [pc, #24]	; (79bc <pdsWlRead+0x24>)
		return PDS_NOT_FOUND;
    79a2:	2003      	movs	r0, #3
	if (USHRT_MAX == rowIdx)
    79a4:	42a3      	cmp	r3, r4
    79a6:	d100      	bne.n	79aa <pdsWlRead+0x12>
}
    79a8:	bd10      	pop	{r4, pc}
	size += sizeof(PdsWlHeader_t);
    79aa:	3209      	adds	r2, #9
	status = pdsNvmRead(rowIdx, buffer, size);
    79ac:	b292      	uxth	r2, r2
    79ae:	0018      	movs	r0, r3
    79b0:	4b03      	ldr	r3, [pc, #12]	; (79c0 <pdsWlRead+0x28>)
    79b2:	4798      	blx	r3
	return status;
    79b4:	e7f8      	b.n	79a8 <pdsWlRead+0x10>
    79b6:	46c0      	nop			; (mov r8, r8)
    79b8:	20000e40 	.word	0x20000e40
    79bc:	0000ffff 	.word	0x0000ffff
    79c0:	00007371 	.word	0x00007371

000079c4 <isFileFound>:

\param[out] - return true or false
******************************************************************************/
bool isFileFound(PdsFileItemIdx_t pdsFileItemIdx)
{
	uint16_t rowIdx = fileMap[pdsFileItemIdx].maxCounterRowIdx;
    79c4:	0040      	lsls	r0, r0, #1
	if (USHRT_MAX == rowIdx)
    79c6:	4b04      	ldr	r3, [pc, #16]	; (79d8 <isFileFound+0x14>)
    79c8:	5ac0      	ldrh	r0, [r0, r3]
    79ca:	4b04      	ldr	r3, [pc, #16]	; (79dc <isFileFound+0x18>)
    79cc:	469c      	mov	ip, r3
    79ce:	4460      	add	r0, ip
    79d0:	1e43      	subs	r3, r0, #1
    79d2:	4198      	sbcs	r0, r3
    79d4:	b2c0      	uxtb	r0, r0
	}
	else
	{
		return true;
	}
}
    79d6:	4770      	bx	lr
    79d8:	20000e40 	.word	0x20000e40
    79dc:	ffff0001 	.word	0xffff0001

000079e0 <pdsWlDeleteAll>:

void pdsWlDeleteAll(void)
{
    79e0:	b510      	push	{r4, lr}
	/* Clear Filemap array */
	memset(&rowMap, UCHAR_MAX, EEPROM_NUM_ROWS * sizeof(RowMap_t));
    79e2:	2280      	movs	r2, #128	; 0x80
    79e4:	0052      	lsls	r2, r2, #1
    79e6:	21ff      	movs	r1, #255	; 0xff
    79e8:	4804      	ldr	r0, [pc, #16]	; (79fc <pdsWlDeleteAll+0x1c>)
    79ea:	4c05      	ldr	r4, [pc, #20]	; (7a00 <pdsWlDeleteAll+0x20>)
    79ec:	47a0      	blx	r4
	/* Clear Row Map Array */
    memset(&fileMap, UCHAR_MAX, PDS_MAX_FILE_IDX * sizeof(FileMap_t));
    79ee:	221a      	movs	r2, #26
    79f0:	21ff      	movs	r1, #255	; 0xff
    79f2:	4804      	ldr	r0, [pc, #16]	; (7a04 <pdsWlDeleteAll+0x24>)
    79f4:	47a0      	blx	r4
	/* Call NVM Erase All */
	pdsNvmEraseAll();
    79f6:	4b04      	ldr	r3, [pc, #16]	; (7a08 <pdsWlDeleteAll+0x28>)
    79f8:	4798      	blx	r3
}
    79fa:	bd10      	pop	{r4, pc}
    79fc:	20000e5c 	.word	0x20000e5c
    7a00:	000135cd 	.word	0x000135cd
    7a04:	20000e40 	.word	0x20000e40
    7a08:	000074b9 	.word	0x000074b9

00007a0c <set_LED_data>:

int32_t set_LED_data(const uint8_t resrc,const uint8_t * data)
{
    int8_t status = 0;
    int8_t ledPin = -1;
    uint8_t value = *data;
    7a0c:	780b      	ldrb	r3, [r1, #0]

#if (AMBER_LED == 1)
    if(resrc == LED_AMBER)
    7a0e:	2802      	cmp	r0, #2
    7a10:	d020      	beq.n	7a54 <set_LED_data+0x48>
        ledPin = LED_0_PIN;
    }
    else
#endif
#if (GREEN_LED == 1)
    if(resrc == LED_GREEN)
    7a12:	2803      	cmp	r0, #3
    7a14:	d010      	beq.n	7a38 <set_LED_data+0x2c>
            LED_Toggle(ledPin);
            break;
        }
        default:
        {
            status = UNSUPPORTED_RESOURCE;
    7a16:	2001      	movs	r0, #1
    7a18:	4240      	negs	r0, r0
            break;
        }
    }

    return status;
}
    7a1a:	4770      	bx	lr
            LED_Off(ledPin);
    7a1c:	2212      	movs	r2, #18
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7a1e:	2301      	movs	r3, #1
    7a20:	4093      	lsls	r3, r2
		port_base->OUTSET.reg = pin_mask;
    7a22:	4a15      	ldr	r2, [pc, #84]	; (7a78 <set_LED_data+0x6c>)
    7a24:	6193      	str	r3, [r2, #24]
    int8_t status = 0;
    7a26:	2000      	movs	r0, #0
    7a28:	e7f7      	b.n	7a1a <set_LED_data+0xe>
            LED_Off(ledPin);
    7a2a:	2213      	movs	r2, #19
    7a2c:	e7f7      	b.n	7a1e <set_LED_data+0x12>
            LED_On(ledPin);
    7a2e:	2212      	movs	r2, #18
    7a30:	e013      	b.n	7a5a <set_LED_data+0x4e>
            status = UNSUPPORTED_RESOURCE;
    7a32:	2001      	movs	r0, #1
    7a34:	4240      	negs	r0, r0
    7a36:	e7f0      	b.n	7a1a <set_LED_data+0xe>
    switch(value)
    7a38:	2b01      	cmp	r3, #1
    7a3a:	d0f8      	beq.n	7a2e <set_LED_data+0x22>
    7a3c:	2b00      	cmp	r3, #0
    7a3e:	d0ed      	beq.n	7a1c <set_LED_data+0x10>
        ledPin = LED_1_PIN;
    7a40:	2112      	movs	r1, #18
    switch(value)
    7a42:	2b02      	cmp	r3, #2
    7a44:	d1f5      	bne.n	7a32 <set_LED_data+0x26>
            LED_Toggle(ledPin);
    7a46:	b2c9      	uxtb	r1, r1
    7a48:	4b0b      	ldr	r3, [pc, #44]	; (7a78 <set_LED_data+0x6c>)
 */
static inline void port_pin_toggle_output_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7a4a:	2201      	movs	r2, #1
    7a4c:	408a      	lsls	r2, r1

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    7a4e:	61da      	str	r2, [r3, #28]
    int8_t status = 0;
    7a50:	2000      	movs	r0, #0
    7a52:	e7e2      	b.n	7a1a <set_LED_data+0xe>
            LED_On(ledPin);
    7a54:	2213      	movs	r2, #19
    switch(value)
    7a56:	2b01      	cmp	r3, #1
    7a58:	d105      	bne.n	7a66 <set_LED_data+0x5a>
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7a5a:	2301      	movs	r3, #1
    7a5c:	4093      	lsls	r3, r2
		port_base->OUTCLR.reg = pin_mask;
    7a5e:	4a06      	ldr	r2, [pc, #24]	; (7a78 <set_LED_data+0x6c>)
    7a60:	6153      	str	r3, [r2, #20]
    int8_t status = 0;
    7a62:	2000      	movs	r0, #0
    7a64:	e7d9      	b.n	7a1a <set_LED_data+0xe>
    switch(value)
    7a66:	2b00      	cmp	r3, #0
    7a68:	d0df      	beq.n	7a2a <set_LED_data+0x1e>
        ledPin = LED_0_PIN;
    7a6a:	2113      	movs	r1, #19
    switch(value)
    7a6c:	2b02      	cmp	r3, #2
    7a6e:	d0ea      	beq.n	7a46 <set_LED_data+0x3a>
            status = UNSUPPORTED_RESOURCE;
    7a70:	2001      	movs	r0, #1
    7a72:	4240      	negs	r0, r0
    return status;
    7a74:	e7d1      	b.n	7a1a <set_LED_data+0xe>
    7a76:	46c0      	nop			; (mov r8, r8)
    7a78:	40002800 	.word	0x40002800

00007a7c <get_resource_data>:
 \brief      Function to get different resource data
 \param[in]  resource - Type of resource (Motor, Light, Temperature)
 \param[out] *data    - Pointer to the data from different resource
*************************************************************************/
void get_resource_data(const resourceType_t resource,uint8_t * data)
{
    7a7c:	b510      	push	{r4, lr}

    switch(resource)
    7a7e:	2801      	cmp	r0, #1
    7a80:	d002      	beq.n	7a88 <get_resource_data+0xc>
            get_temp_sensor_data(data);
            break;
        }
        default:
        {
            *data = UNSUPPORTED_RESOURCE;
    7a82:	23ff      	movs	r3, #255	; 0xff
    7a84:	700b      	strb	r3, [r1, #0]
            break;
        }
    }
}
    7a86:	bd10      	pop	{r4, pc}
            get_temp_sensor_data(data);
    7a88:	0008      	movs	r0, r1
    7a8a:	4b01      	ldr	r3, [pc, #4]	; (7a90 <get_resource_data+0x14>)
    7a8c:	4798      	blx	r3
            break;
    7a8e:	e7fa      	b.n	7a86 <get_resource_data+0xa>
    7a90:	00007b75 	.word	0x00007b75

00007a94 <resource_init>:
}
/*********************************************************************//**
 \brief      Function to initialize different resources
*************************************************************************/
void resource_init(void)
{
    7a94:	b510      	push	{r4, lr}
    temp_sensor_init();
    7a96:	4b01      	ldr	r3, [pc, #4]	; (7a9c <resource_init+0x8>)
    7a98:	4798      	blx	r3
    //LED_init();
}
    7a9a:	bd10      	pop	{r4, pc}
    7a9c:	00007ae5 	.word	0x00007ae5

00007aa0 <convert_dec_to_frac>:
*               This function converts the decimal value into fractional
*               and return the fractional value for temperature calculation
* \param[out]   Fraction value of Decimal
*/
static float convert_dec_to_frac(uint8_t val)
{
    7aa0:	b510      	push	{r4, lr}
	if (val < 10)
    7aa2:	2809      	cmp	r0, #9
    7aa4:	d907      	bls.n	7ab6 <convert_dec_to_frac+0x16>
	{
		return ((float)val/10.0);
	}
	
	else if (val <100)
    7aa6:	2863      	cmp	r0, #99	; 0x63
    7aa8:	d90b      	bls.n	7ac2 <convert_dec_to_frac+0x22>
		return ((float)val/100.0);
	}
	
	else
	{
		return ((float)val/1000.0);
    7aaa:	4b09      	ldr	r3, [pc, #36]	; (7ad0 <convert_dec_to_frac+0x30>)
    7aac:	4798      	blx	r3
    7aae:	4909      	ldr	r1, [pc, #36]	; (7ad4 <convert_dec_to_frac+0x34>)
    7ab0:	4b09      	ldr	r3, [pc, #36]	; (7ad8 <convert_dec_to_frac+0x38>)
    7ab2:	4798      	blx	r3
    7ab4:	e004      	b.n	7ac0 <convert_dec_to_frac+0x20>
		return ((float)val/10.0);
    7ab6:	4b06      	ldr	r3, [pc, #24]	; (7ad0 <convert_dec_to_frac+0x30>)
    7ab8:	4798      	blx	r3
    7aba:	4908      	ldr	r1, [pc, #32]	; (7adc <convert_dec_to_frac+0x3c>)
    7abc:	4b06      	ldr	r3, [pc, #24]	; (7ad8 <convert_dec_to_frac+0x38>)
    7abe:	4798      	blx	r3
	}
}
    7ac0:	bd10      	pop	{r4, pc}
		return ((float)val/100.0);
    7ac2:	4b03      	ldr	r3, [pc, #12]	; (7ad0 <convert_dec_to_frac+0x30>)
    7ac4:	4798      	blx	r3
    7ac6:	4906      	ldr	r1, [pc, #24]	; (7ae0 <convert_dec_to_frac+0x40>)
    7ac8:	4b03      	ldr	r3, [pc, #12]	; (7ad8 <convert_dec_to_frac+0x38>)
    7aca:	4798      	blx	r3
    7acc:	e7f8      	b.n	7ac0 <convert_dec_to_frac+0x20>
    7ace:	46c0      	nop			; (mov r8, r8)
    7ad0:	000116d9 	.word	0x000116d9
    7ad4:	447a0000 	.word	0x447a0000
    7ad8:	00010ca1 	.word	0x00010ca1
    7adc:	41200000 	.word	0x41200000
    7ae0:	42c80000 	.word	0x42c80000

00007ae4 <temp_sensor_init>:
{
    7ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ae6:	b08d      	sub	sp, #52	; 0x34
	adc_get_config_defaults(&conf_adc);
    7ae8:	ac01      	add	r4, sp, #4
    7aea:	0020      	movs	r0, r4
    7aec:	4b1b      	ldr	r3, [pc, #108]	; (7b5c <temp_sensor_init+0x78>)
    7aee:	4798      	blx	r3
	conf_adc.clock_source = GCLK_GENERATOR_2;
    7af0:	2602      	movs	r6, #2
    7af2:	7026      	strb	r6, [r4, #0]
	conf_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV2;
    7af4:	2300      	movs	r3, #0
    7af6:	70a3      	strb	r3, [r4, #2]
	conf_adc.reference = ADC_REFCTRL_REFSEL_INTREF;
    7af8:	7063      	strb	r3, [r4, #1]
	conf_adc.positive_input = ADC_POSITIVE_INPUT_TEMP;
    7afa:	3318      	adds	r3, #24
    7afc:	7123      	strb	r3, [r4, #4]
	conf_adc.negative_input = ADC_NEGATIVE_INPUT_GND;
    7afe:	23c0      	movs	r3, #192	; 0xc0
    7b00:	015b      	lsls	r3, r3, #5
    7b02:	80e3      	strh	r3, [r4, #6]
	conf_adc.sample_length = ADC_TEMP_SAMPLE_LENGTH;
    7b04:	233f      	movs	r3, #63	; 0x3f
    7b06:	7563      	strb	r3, [r4, #21]
	adc_init(&adc_instance, ADC, &conf_adc);
    7b08:	4f15      	ldr	r7, [pc, #84]	; (7b60 <temp_sensor_init+0x7c>)
    7b0a:	4d16      	ldr	r5, [pc, #88]	; (7b64 <temp_sensor_init+0x80>)
    7b0c:	0022      	movs	r2, r4
    7b0e:	0039      	movs	r1, r7
    7b10:	0028      	movs	r0, r5
    7b12:	4b15      	ldr	r3, [pc, #84]	; (7b68 <temp_sensor_init+0x84>)
    7b14:	4798      	blx	r3
	ADC->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(2) | ADC_AVGCTRL_SAMPLENUM_4;
    7b16:	2322      	movs	r3, #34	; 0x22
    7b18:	733b      	strb	r3, [r7, #12]
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
    7b1a:	4b14      	ldr	r3, [pc, #80]	; (7b6c <temp_sensor_init+0x88>)
    7b1c:	69da      	ldr	r2, [r3, #28]
    7b1e:	4332      	orrs	r2, r6
    7b20:	61da      	str	r2, [r3, #28]
			SUPC->VREF.reg &= ~SUPC_VREF_VREFOE;
    7b22:	69da      	ldr	r2, [r3, #28]
    7b24:	2104      	movs	r1, #4
    7b26:	438a      	bics	r2, r1
    7b28:	61da      	str	r2, [r3, #28]
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    7b2a:	682a      	ldr	r2, [r5, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->SYNCBUSY.reg) {
    7b2c:	8c13      	ldrh	r3, [r2, #32]
    7b2e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    7b30:	2b00      	cmp	r3, #0
    7b32:	d1fb      	bne.n	7b2c <temp_sensor_init+0x48>
    7b34:	2180      	movs	r1, #128	; 0x80
    7b36:	03c9      	lsls	r1, r1, #15
    7b38:	4b0d      	ldr	r3, [pc, #52]	; (7b70 <temp_sensor_init+0x8c>)
    7b3a:	6019      	str	r1, [r3, #0]
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    7b3c:	2307      	movs	r3, #7
    7b3e:	7113      	strb	r3, [r2, #4]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    7b40:	7193      	strb	r3, [r2, #6]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    7b42:	7813      	ldrb	r3, [r2, #0]
    7b44:	2102      	movs	r1, #2
    7b46:	430b      	orrs	r3, r1
    7b48:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    7b4a:	4b06      	ldr	r3, [pc, #24]	; (7b64 <temp_sensor_init+0x80>)
    7b4c:	681a      	ldr	r2, [r3, #0]
	if (adc_module->SYNCBUSY.reg) {
    7b4e:	8c13      	ldrh	r3, [r2, #32]
    7b50:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    7b52:	2b00      	cmp	r3, #0
    7b54:	d1fb      	bne.n	7b4e <temp_sensor_init+0x6a>
}
    7b56:	b00d      	add	sp, #52	; 0x34
    7b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7b5a:	46c0      	nop			; (mov r8, r8)
    7b5c:	0000028d 	.word	0x0000028d
    7b60:	43000c00 	.word	0x43000c00
    7b64:	20001630 	.word	0x20001630
    7b68:	000002d1 	.word	0x000002d1
    7b6c:	40001400 	.word	0x40001400
    7b70:	e000e100 	.word	0xe000e100

00007b74 <get_temp_sensor_data>:
	
	return fine_temp;
}

void get_temp_sensor_data(uint8_t *data)
{
    7b74:	b5f0      	push	{r4, r5, r6, r7, lr}
    7b76:	46de      	mov	lr, fp
    7b78:	4657      	mov	r7, sl
    7b7a:	464e      	mov	r6, r9
    7b7c:	4645      	mov	r5, r8
    7b7e:	b5e0      	push	{r5, r6, r7, lr}
    7b80:	b08f      	sub	sp, #60	; 0x3c
    7b82:	9008      	str	r0, [sp, #32]
	val1 = *temp_log_row_ptr;
    7b84:	4b7a      	ldr	r3, [pc, #488]	; (7d70 <get_temp_sensor_data+0x1fc>)
    7b86:	681b      	ldr	r3, [r3, #0]
    7b88:	930b      	str	r3, [sp, #44]	; 0x2c
	val2 = *temp_log_row_ptr;
    7b8a:	4b7a      	ldr	r3, [pc, #488]	; (7d74 <get_temp_sensor_data+0x200>)
    7b8c:	681b      	ldr	r3, [r3, #0]
    7b8e:	930c      	str	r3, [sp, #48]	; 0x30
	room_temp_val_int = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_INT_Msk) >> FUSES_ROOM_TEMP_VAL_INT_Pos);
    7b90:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    7b92:	980b      	ldr	r0, [sp, #44]	; 0x2c
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    7b94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7b96:	4698      	mov	r8, r3
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    7b98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7b9a:	4699      	mov	r9, r3
	room_int1v_val = (int8_t)((val1 & FUSES_ROOM_INT1V_VAL_Msk) >> FUSES_ROOM_INT1V_VAL_Pos);
    7b9c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
	hot_int1v_val = (int8_t)((val2 & FUSES_HOT_INT1V_VAL_Msk) >> FUSES_HOT_INT1V_VAL_Pos);
    7b9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7ba0:	9303      	str	r3, [sp, #12]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    7ba2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7ba4:	9204      	str	r2, [sp, #16]
	ADCH = (uint16_t)((val2 & FUSES_HOT_ADC_VAL_Msk) >> FUSES_HOT_ADC_VAL_Pos);
    7ba6:	990c      	ldr	r1, [sp, #48]	; 0x30
    7ba8:	9105      	str	r1, [sp, #20]
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    7baa:	0a00      	lsrs	r0, r0, #8
    7bac:	260f      	movs	r6, #15
	tempR = room_temp_val_int + convert_dec_to_frac(room_temp_val_dec);
    7bae:	4030      	ands	r0, r6
    7bb0:	4d71      	ldr	r5, [pc, #452]	; (7d78 <get_temp_sensor_data+0x204>)
    7bb2:	46ab      	mov	fp, r5
    7bb4:	47a8      	blx	r5
    7bb6:	9001      	str	r0, [sp, #4]
    7bb8:	25ff      	movs	r5, #255	; 0xff
    7bba:	402c      	ands	r4, r5
    7bbc:	0020      	movs	r0, r4
    7bbe:	4c6f      	ldr	r4, [pc, #444]	; (7d7c <get_temp_sensor_data+0x208>)
    7bc0:	47a0      	blx	r4
    7bc2:	4a6f      	ldr	r2, [pc, #444]	; (7d80 <get_temp_sensor_data+0x20c>)
    7bc4:	4692      	mov	sl, r2
    7bc6:	9901      	ldr	r1, [sp, #4]
    7bc8:	4790      	blx	r2
    7bca:	9001      	str	r0, [sp, #4]
    7bcc:	4b6d      	ldr	r3, [pc, #436]	; (7d84 <get_temp_sensor_data+0x210>)
    7bce:	6018      	str	r0, [r3, #0]
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    7bd0:	4648      	mov	r0, r9
    7bd2:	0d00      	lsrs	r0, r0, #20
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    7bd4:	4030      	ands	r0, r6
    7bd6:	47d8      	blx	fp
    7bd8:	1c06      	adds	r6, r0, #0
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    7bda:	4640      	mov	r0, r8
    7bdc:	0b00      	lsrs	r0, r0, #12
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    7bde:	4028      	ands	r0, r5
    7be0:	47a0      	blx	r4
    7be2:	1c31      	adds	r1, r6, #0
    7be4:	47d0      	blx	sl
    7be6:	9006      	str	r0, [sp, #24]
    7be8:	4b67      	ldr	r3, [pc, #412]	; (7d88 <get_temp_sensor_data+0x214>)
    7bea:	6018      	str	r0, [r3, #0]
	INT1VR = 1 - ((float)room_int1v_val/INT1V_DIVIDER_1000);
    7bec:	1638      	asrs	r0, r7, #24
    7bee:	47a0      	blx	r4
    7bf0:	4d66      	ldr	r5, [pc, #408]	; (7d8c <get_temp_sensor_data+0x218>)
    7bf2:	46a9      	mov	r9, r5
    7bf4:	47a8      	blx	r5
    7bf6:	4d66      	ldr	r5, [pc, #408]	; (7d90 <get_temp_sensor_data+0x21c>)
    7bf8:	2200      	movs	r2, #0
    7bfa:	4b66      	ldr	r3, [pc, #408]	; (7d94 <get_temp_sensor_data+0x220>)
    7bfc:	47a8      	blx	r5
    7bfe:	0002      	movs	r2, r0
    7c00:	000b      	movs	r3, r1
    7c02:	4f65      	ldr	r7, [pc, #404]	; (7d98 <get_temp_sensor_data+0x224>)
    7c04:	2000      	movs	r0, #0
    7c06:	4965      	ldr	r1, [pc, #404]	; (7d9c <get_temp_sensor_data+0x228>)
    7c08:	47b8      	blx	r7
    7c0a:	4e65      	ldr	r6, [pc, #404]	; (7da0 <get_temp_sensor_data+0x22c>)
    7c0c:	47b0      	blx	r6
    7c0e:	4b65      	ldr	r3, [pc, #404]	; (7da4 <get_temp_sensor_data+0x230>)
    7c10:	9002      	str	r0, [sp, #8]
    7c12:	6018      	str	r0, [r3, #0]
	INT1VH = 1 - ((float)hot_int1v_val/INT1V_DIVIDER_1000);
    7c14:	466b      	mov	r3, sp
    7c16:	200c      	movs	r0, #12
    7c18:	5618      	ldrsb	r0, [r3, r0]
    7c1a:	47a0      	blx	r4
    7c1c:	47c8      	blx	r9
    7c1e:	2200      	movs	r2, #0
    7c20:	4b5c      	ldr	r3, [pc, #368]	; (7d94 <get_temp_sensor_data+0x220>)
    7c22:	47a8      	blx	r5
    7c24:	0002      	movs	r2, r0
    7c26:	000b      	movs	r3, r1
    7c28:	2000      	movs	r0, #0
    7c2a:	495c      	ldr	r1, [pc, #368]	; (7d9c <get_temp_sensor_data+0x228>)
    7c2c:	47b8      	blx	r7
    7c2e:	47b0      	blx	r6
    7c30:	1c05      	adds	r5, r0, #0
    7c32:	9007      	str	r0, [sp, #28]
    7c34:	4b5c      	ldr	r3, [pc, #368]	; (7da8 <get_temp_sensor_data+0x234>)
    7c36:	6018      	str	r0, [r3, #0]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    7c38:	9b04      	ldr	r3, [sp, #16]
    7c3a:	0318      	lsls	r0, r3, #12
	VADCR = ((float)ADCR * INT1VR)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    7c3c:	0d00      	lsrs	r0, r0, #20
    7c3e:	4e5b      	ldr	r6, [pc, #364]	; (7dac <get_temp_sensor_data+0x238>)
    7c40:	47b0      	blx	r6
    7c42:	4c5b      	ldr	r4, [pc, #364]	; (7db0 <get_temp_sensor_data+0x23c>)
    7c44:	9902      	ldr	r1, [sp, #8]
    7c46:	47a0      	blx	r4
    7c48:	4f5a      	ldr	r7, [pc, #360]	; (7db4 <get_temp_sensor_data+0x240>)
    7c4a:	495b      	ldr	r1, [pc, #364]	; (7db8 <get_temp_sensor_data+0x244>)
    7c4c:	47b8      	blx	r7
    7c4e:	9003      	str	r0, [sp, #12]
    7c50:	4b5a      	ldr	r3, [pc, #360]	; (7dbc <get_temp_sensor_data+0x248>)
    7c52:	6018      	str	r0, [r3, #0]
	VADCH = ((float)ADCH * INT1VH)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    7c54:	9905      	ldr	r1, [sp, #20]
    7c56:	0d08      	lsrs	r0, r1, #20
    7c58:	47b0      	blx	r6
    7c5a:	1c29      	adds	r1, r5, #0
    7c5c:	47a0      	blx	r4
    7c5e:	4956      	ldr	r1, [pc, #344]	; (7db8 <get_temp_sensor_data+0x244>)
    7c60:	47b8      	blx	r7
    7c62:	1c07      	adds	r7, r0, #0
    7c64:	4b56      	ldr	r3, [pc, #344]	; (7dc0 <get_temp_sensor_data+0x24c>)
    7c66:	6018      	str	r0, [r3, #0]
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    7c68:	4b56      	ldr	r3, [pc, #344]	; (7dc4 <get_temp_sensor_data+0x250>)
    7c6a:	6818      	ldr	r0, [r3, #0]
    7c6c:	8c03      	ldrh	r3, [r0, #32]
    7c6e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    7c70:	2b00      	cmp	r3, #0
    7c72:	d1fb      	bne.n	7c6c <get_temp_sensor_data+0xf8>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    7c74:	7e03      	ldrb	r3, [r0, #24]
    7c76:	2202      	movs	r2, #2
    7c78:	4313      	orrs	r3, r2
    7c7a:	7603      	strb	r3, [r0, #24]
    7c7c:	8c03      	ldrh	r3, [r0, #32]
    7c7e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    7c80:	2b00      	cmp	r3, #0
    7c82:	d1fb      	bne.n	7c7c <get_temp_sensor_data+0x108>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    7c84:	2101      	movs	r1, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    7c86:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
    7c88:	2402      	movs	r4, #2
    7c8a:	e001      	b.n	7c90 <get_temp_sensor_data+0x11c>
	while((adc_get_status(&adc_instance) & ADC_STATUS_RESULT_READY) != 1);
    7c8c:	4211      	tst	r1, r2
    7c8e:	d10a      	bne.n	7ca6 <get_temp_sensor_data+0x132>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    7c90:	7983      	ldrb	r3, [r0, #6]
    7c92:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    7c94:	000a      	movs	r2, r1
    7c96:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    7c98:	421e      	tst	r6, r3
    7c9a:	d000      	beq.n	7c9e <get_temp_sensor_data+0x12a>
		status_flags |= ADC_STATUS_WINDOW;
    7c9c:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    7c9e:	421c      	tst	r4, r3
    7ca0:	d0f4      	beq.n	7c8c <get_temp_sensor_data+0x118>
		status_flags |= ADC_STATUS_OVERRUN;
    7ca2:	4332      	orrs	r2, r6
    7ca4:	e7f2      	b.n	7c8c <get_temp_sensor_data+0x118>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    7ca6:	7982      	ldrb	r2, [r0, #6]
    7ca8:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    7caa:	2301      	movs	r3, #1
    7cac:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    7cae:	0751      	lsls	r1, r2, #29
    7cb0:	d501      	bpl.n	7cb6 <get_temp_sensor_data+0x142>
		status_flags |= ADC_STATUS_WINDOW;
    7cb2:	2102      	movs	r1, #2
    7cb4:	430b      	orrs	r3, r1
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    7cb6:	0792      	lsls	r2, r2, #30
    7cb8:	d501      	bpl.n	7cbe <get_temp_sensor_data+0x14a>
		status_flags |= ADC_STATUS_OVERRUN;
    7cba:	2204      	movs	r2, #4
    7cbc:	4313      	orrs	r3, r2
	uint16_t adc_result = 0;
    7cbe:	2200      	movs	r2, #0
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    7cc0:	07db      	lsls	r3, r3, #31
    7cc2:	d441      	bmi.n	7d48 <get_temp_sensor_data+0x1d4>
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    7cc4:	0010      	movs	r0, r2
    7cc6:	4b39      	ldr	r3, [pc, #228]	; (7dac <get_temp_sensor_data+0x238>)
    7cc8:	4798      	blx	r3
    7cca:	9004      	str	r0, [sp, #16]
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    7ccc:	4e3e      	ldr	r6, [pc, #248]	; (7dc8 <get_temp_sensor_data+0x254>)
    7cce:	9901      	ldr	r1, [sp, #4]
    7cd0:	9806      	ldr	r0, [sp, #24]
    7cd2:	47b0      	blx	r6
    7cd4:	9005      	str	r0, [sp, #20]
    7cd6:	9d03      	ldr	r5, [sp, #12]
    7cd8:	1c29      	adds	r1, r5, #0
    7cda:	1c38      	adds	r0, r7, #0
    7cdc:	47b0      	blx	r6
    7cde:	1c01      	adds	r1, r0, #0
    7ce0:	4c34      	ldr	r4, [pc, #208]	; (7db4 <get_temp_sensor_data+0x240>)
    7ce2:	9805      	ldr	r0, [sp, #20]
    7ce4:	47a0      	blx	r4
    7ce6:	9006      	str	r0, [sp, #24]
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    7ce8:	4933      	ldr	r1, [pc, #204]	; (7db8 <get_temp_sensor_data+0x244>)
    7cea:	9804      	ldr	r0, [sp, #16]
    7cec:	47a0      	blx	r4
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    7cee:	9503      	str	r5, [sp, #12]
    7cf0:	1c29      	adds	r1, r5, #0
    7cf2:	47b0      	blx	r6
    7cf4:	4f2e      	ldr	r7, [pc, #184]	; (7db0 <get_temp_sensor_data+0x23c>)
    7cf6:	9906      	ldr	r1, [sp, #24]
    7cf8:	47b8      	blx	r7
    7cfa:	4d21      	ldr	r5, [pc, #132]	; (7d80 <get_temp_sensor_data+0x20c>)
    7cfc:	9901      	ldr	r1, [sp, #4]
    7cfe:	47a8      	blx	r5
	INT1VM = INT1VR + (((INT1VH - INT1VR) * (coarse_temp - tempR))/(tempH - tempR));
    7d00:	9901      	ldr	r1, [sp, #4]
    7d02:	47b0      	blx	r6
    7d04:	9009      	str	r0, [sp, #36]	; 0x24
    7d06:	9902      	ldr	r1, [sp, #8]
    7d08:	9807      	ldr	r0, [sp, #28]
    7d0a:	47b0      	blx	r6
    7d0c:	1c01      	adds	r1, r0, #0
    7d0e:	9809      	ldr	r0, [sp, #36]	; 0x24
    7d10:	47b8      	blx	r7
    7d12:	9905      	ldr	r1, [sp, #20]
    7d14:	47a0      	blx	r4
    7d16:	9902      	ldr	r1, [sp, #8]
    7d18:	47a8      	blx	r5
	VADCM = ((float)raw_code * INT1VM)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    7d1a:	9904      	ldr	r1, [sp, #16]
    7d1c:	47b8      	blx	r7
    7d1e:	4926      	ldr	r1, [pc, #152]	; (7db8 <get_temp_sensor_data+0x244>)
    7d20:	47a0      	blx	r4
	fine_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADCM - VADCR));
    7d22:	9903      	ldr	r1, [sp, #12]
    7d24:	47b0      	blx	r6
    7d26:	9906      	ldr	r1, [sp, #24]
    7d28:	47b8      	blx	r7
    7d2a:	9901      	ldr	r1, [sp, #4]
    7d2c:	47a8      	blx	r5
	float local_temp = 0;
	local_temp = temp_sensor_value(0);
    7d2e:	900d      	str	r0, [sp, #52]	; 0x34
	memcpy(data,(uint8_t *)&local_temp,sizeof(local_temp));	
    7d30:	2204      	movs	r2, #4
    7d32:	a90d      	add	r1, sp, #52	; 0x34
    7d34:	9808      	ldr	r0, [sp, #32]
    7d36:	4b25      	ldr	r3, [pc, #148]	; (7dcc <get_temp_sensor_data+0x258>)
    7d38:	4798      	blx	r3
}
    7d3a:	b00f      	add	sp, #60	; 0x3c
    7d3c:	bc3c      	pop	{r2, r3, r4, r5}
    7d3e:	4690      	mov	r8, r2
    7d40:	4699      	mov	r9, r3
    7d42:	46a2      	mov	sl, r4
    7d44:	46ab      	mov	fp, r5
    7d46:	bdf0      	pop	{r4, r5, r6, r7, pc}
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    7d48:	8c82      	ldrh	r2, [r0, #36]	; 0x24
    7d4a:	b292      	uxth	r2, r2
	adc_module->INTFLAG.reg = int_flags;
    7d4c:	2301      	movs	r3, #1
    7d4e:	7183      	strb	r3, [r0, #6]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    7d50:	7981      	ldrb	r1, [r0, #6]
    7d52:	b2c9      	uxtb	r1, r1
	if (int_flags & ADC_INTFLAG_RESRDY) {
    7d54:	400b      	ands	r3, r1
	if (int_flags & ADC_INTFLAG_WINMON) {
    7d56:	074c      	lsls	r4, r1, #29
    7d58:	d501      	bpl.n	7d5e <get_temp_sensor_data+0x1ea>
		status_flags |= ADC_STATUS_WINDOW;
    7d5a:	2402      	movs	r4, #2
    7d5c:	4323      	orrs	r3, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    7d5e:	0789      	lsls	r1, r1, #30
    7d60:	d501      	bpl.n	7d66 <get_temp_sensor_data+0x1f2>
		status_flags |= ADC_STATUS_OVERRUN;
    7d62:	2104      	movs	r1, #4
    7d64:	430b      	orrs	r3, r1

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    7d66:	075b      	lsls	r3, r3, #29
    7d68:	d5ac      	bpl.n	7cc4 <get_temp_sensor_data+0x150>
	adc_module->INTFLAG.reg = int_flags;
    7d6a:	2302      	movs	r3, #2
    7d6c:	7183      	strb	r3, [r0, #6]
    7d6e:	e7a9      	b.n	7cc4 <get_temp_sensor_data+0x150>
    7d70:	00806030 	.word	0x00806030
    7d74:	00806034 	.word	0x00806034
    7d78:	00007aa1 	.word	0x00007aa1
    7d7c:	00011639 	.word	0x00011639
    7d80:	0001097d 	.word	0x0001097d
    7d84:	20000f70 	.word	0x20000f70
    7d88:	20000f6c 	.word	0x20000f6c
    7d8c:	00012ff1 	.word	0x00012ff1
    7d90:	00011d85 	.word	0x00011d85
    7d94:	408f4000 	.word	0x408f4000
    7d98:	000128ed 	.word	0x000128ed
    7d9c:	3ff00000 	.word	0x3ff00000
    7da0:	00013095 	.word	0x00013095
    7da4:	20000f60 	.word	0x20000f60
    7da8:	20000f5c 	.word	0x20000f5c
    7dac:	000116d9 	.word	0x000116d9
    7db0:	00011081 	.word	0x00011081
    7db4:	00010ca1 	.word	0x00010ca1
    7db8:	457ff000 	.word	0x457ff000
    7dbc:	20000f68 	.word	0x20000f68
    7dc0:	20000f64 	.word	0x20000f64
    7dc4:	20001630 	.word	0x20001630
    7dc8:	000112c1 	.word	0x000112c1
    7dcc:	00013549 	.word	0x00013549

00007dd0 <hwTimerExpiryCallback>:
    swtimerProcessOverflow();
}

/* ISR to handle CC0 interrupt from TC0 */
static void hwTimerExpiryCallback(void)
{
    7dd0:	b510      	push	{r4, lr}
    if (0 < runningTimers)
    7dd2:	4b06      	ldr	r3, [pc, #24]	; (7dec <hwTimerExpiryCallback+0x1c>)
    7dd4:	781b      	ldrb	r3, [r3, #0]
    7dd6:	2b00      	cmp	r3, #0
    7dd8:	d100      	bne.n	7ddc <hwTimerExpiryCallback+0xc>
    {
        isTimerTriggered = true;
        SYSTEM_PostTask(TIMER_TASK_ID);
    }
}
    7dda:	bd10      	pop	{r4, pc}
        isTimerTriggered = true;
    7ddc:	2201      	movs	r2, #1
    7dde:	4b04      	ldr	r3, [pc, #16]	; (7df0 <hwTimerExpiryCallback+0x20>)
    7de0:	701a      	strb	r2, [r3, #0]
        SYSTEM_PostTask(TIMER_TASK_ID);
    7de2:	2001      	movs	r0, #1
    7de4:	4b03      	ldr	r3, [pc, #12]	; (7df4 <hwTimerExpiryCallback+0x24>)
    7de6:	4798      	blx	r3
}
    7de8:	e7f7      	b.n	7dda <hwTimerExpiryCallback+0xa>
    7dea:	46c0      	nop			; (mov r8, r8)
    7dec:	20000f84 	.word	0x20000f84
    7df0:	200017e2 	.word	0x200017e2
    7df4:	000086f9 	.word	0x000086f9

00007df8 <hwTimerOverflowCallback>:
{
    7df8:	b510      	push	{r4, lr}
    7dfa:	b082      	sub	sp, #8
    uint16_t temp = sysTime;
    7dfc:	4924      	ldr	r1, [pc, #144]	; (7e90 <hwTimerOverflowCallback+0x98>)
    7dfe:	880a      	ldrh	r2, [r1, #0]
    7e00:	b292      	uxth	r2, r2
    if (++sysTime < temp)
    7e02:	880b      	ldrh	r3, [r1, #0]
    7e04:	3301      	adds	r3, #1
    7e06:	b29b      	uxth	r3, r3
    7e08:	800b      	strh	r3, [r1, #0]
    7e0a:	429a      	cmp	r2, r3
    7e0c:	d903      	bls.n	7e16 <hwTimerOverflowCallback+0x1e>
        sysTimeOvf++;
    7e0e:	4a21      	ldr	r2, [pc, #132]	; (7e94 <hwTimerOverflowCallback+0x9c>)
    7e10:	6813      	ldr	r3, [r2, #0]
    7e12:	3301      	adds	r3, #1
    7e14:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    7e16:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    7e1a:	425a      	negs	r2, r3
    7e1c:	4153      	adcs	r3, r2
    7e1e:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    7e20:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    7e22:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    7e26:	2200      	movs	r2, #0
    7e28:	4b1b      	ldr	r3, [pc, #108]	; (7e98 <hwTimerOverflowCallback+0xa0>)
    7e2a:	701a      	strb	r2, [r3, #0]
	return flags;
    7e2c:	9c01      	ldr	r4, [sp, #4]
{
    uint32_t tmo32;
    uint16_t tmoHigh16, tmoLow16;
    uint8_t flags = cpu_irq_save();

    if (SWTIMER_INVALID != runningTimerQueueHead && !swTimers[runningTimerQueueHead].loaded)
    7e2e:	4b1b      	ldr	r3, [pc, #108]	; (7e9c <hwTimerOverflowCallback+0xa4>)
    7e30:	681b      	ldr	r3, [r3, #0]
    7e32:	2bff      	cmp	r3, #255	; 0xff
    7e34:	d00d      	beq.n	7e52 <hwTimerOverflowCallback+0x5a>
    7e36:	0119      	lsls	r1, r3, #4
    7e38:	4a19      	ldr	r2, [pc, #100]	; (7ea0 <hwTimerOverflowCallback+0xa8>)
    7e3a:	1852      	adds	r2, r2, r1
    7e3c:	7b52      	ldrb	r2, [r2, #13]
    7e3e:	2a00      	cmp	r2, #0
    7e40:	d107      	bne.n	7e52 <hwTimerOverflowCallback+0x5a>
    {
        tmo32 = swTimers[runningTimerQueueHead].absoluteExpiryTime;
    7e42:	4a17      	ldr	r2, [pc, #92]	; (7ea0 <hwTimerOverflowCallback+0xa8>)
    7e44:	5888      	ldr	r0, [r1, r2]
        tmoHigh16 = (uint16_t)(tmo32 >> SWTIMER_SYSTIME_SHIFTMASK);

        if (tmoHigh16 == sysTime)
    7e46:	4b12      	ldr	r3, [pc, #72]	; (7e90 <hwTimerOverflowCallback+0x98>)
    7e48:	881b      	ldrh	r3, [r3, #0]
    7e4a:	b29b      	uxth	r3, r3
    7e4c:	0c02      	lsrs	r2, r0, #16
    7e4e:	429a      	cmp	r2, r3
    7e50:	d00a      	beq.n	7e68 <hwTimerOverflowCallback+0x70>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    7e52:	23ff      	movs	r3, #255	; 0xff
    7e54:	4223      	tst	r3, r4
    7e56:	d005      	beq.n	7e64 <hwTimerOverflowCallback+0x6c>
		cpu_irq_enable();
    7e58:	2201      	movs	r2, #1
    7e5a:	4b0f      	ldr	r3, [pc, #60]	; (7e98 <hwTimerOverflowCallback+0xa0>)
    7e5c:	701a      	strb	r2, [r3, #0]
    7e5e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    7e62:	b662      	cpsie	i
}
    7e64:	b002      	add	sp, #8
    7e66:	bd10      	pop	{r4, pc}
        {
            tmoLow16 = (uint16_t)(tmo32 & SWTIMER_HWTIME_MASK);
    7e68:	b280      	uxth	r0, r0
            if (SWTIMER_MIN_TIMEOUT < tmoLow16)
    7e6a:	28ff      	cmp	r0, #255	; 0xff
    7e6c:	d909      	bls.n	7e82 <hwTimerOverflowCallback+0x8a>
            {
                common_tc_delay(tmoLow16);
    7e6e:	4b0d      	ldr	r3, [pc, #52]	; (7ea4 <hwTimerOverflowCallback+0xac>)
    7e70:	4798      	blx	r3
                swTimers[runningTimerQueueHead].loaded = true;
    7e72:	4b0a      	ldr	r3, [pc, #40]	; (7e9c <hwTimerOverflowCallback+0xa4>)
    7e74:	681a      	ldr	r2, [r3, #0]
    7e76:	0112      	lsls	r2, r2, #4
    7e78:	4b09      	ldr	r3, [pc, #36]	; (7ea0 <hwTimerOverflowCallback+0xa8>)
    7e7a:	189b      	adds	r3, r3, r2
    7e7c:	2201      	movs	r2, #1
    7e7e:	735a      	strb	r2, [r3, #13]
    7e80:	e7e7      	b.n	7e52 <hwTimerOverflowCallback+0x5a>
            }
            else
            {
                isTimerTriggered = true;
    7e82:	2201      	movs	r2, #1
    7e84:	4b08      	ldr	r3, [pc, #32]	; (7ea8 <hwTimerOverflowCallback+0xb0>)
    7e86:	701a      	strb	r2, [r3, #0]
                SYSTEM_PostTask(TIMER_TASK_ID);
    7e88:	2001      	movs	r0, #1
    7e8a:	4b08      	ldr	r3, [pc, #32]	; (7eac <hwTimerOverflowCallback+0xb4>)
    7e8c:	4798      	blx	r3
    7e8e:	e7e0      	b.n	7e52 <hwTimerOverflowCallback+0x5a>
    7e90:	200017e0 	.word	0x200017e0
    7e94:	200017e4 	.word	0x200017e4
    7e98:	20000008 	.word	0x20000008
    7e9c:	20000f80 	.word	0x20000f80
    7ea0:	20001650 	.word	0x20001650
    7ea4:	0000a155 	.word	0x0000a155
    7ea8:	200017e2 	.word	0x200017e2
    7eac:	000086f9 	.word	0x000086f9

00007eb0 <loadHwTimer>:
{
    7eb0:	b570      	push	{r4, r5, r6, lr}
    7eb2:	0004      	movs	r4, r0
    if (SWTIMER_INVALID != timerId)
    7eb4:	28ff      	cmp	r0, #255	; 0xff
    7eb6:	d030      	beq.n	7f1a <loadHwTimer+0x6a>
    time |= ((uint64_t) sysTimeOvf) << 32;
    7eb8:	4b19      	ldr	r3, [pc, #100]	; (7f20 <loadHwTimer+0x70>)
    7eba:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    7ebc:	4b19      	ldr	r3, [pc, #100]	; (7f24 <loadHwTimer+0x74>)
    7ebe:	881d      	ldrh	r5, [r3, #0]
    7ec0:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    7ec2:	4b19      	ldr	r3, [pc, #100]	; (7f28 <loadHwTimer+0x78>)
    7ec4:	4798      	blx	r3
        uint32_t expiryTime = swTimers[timerId].absoluteExpiryTime;
    7ec6:	0123      	lsls	r3, r4, #4
    time |= (uint64_t) common_tc_read_count();
    7ec8:	4328      	orrs	r0, r5
    return ((t2 - t1) < INT32_MAX);
    7eca:	4a18      	ldr	r2, [pc, #96]	; (7f2c <loadHwTimer+0x7c>)
    7ecc:	589b      	ldr	r3, [r3, r2]
    7ece:	1a18      	subs	r0, r3, r0
        if (swtimerCompareTime(now, expiryTime))
    7ed0:	4b17      	ldr	r3, [pc, #92]	; (7f30 <loadHwTimer+0x80>)
    7ed2:	4298      	cmp	r0, r3
    7ed4:	d81a      	bhi.n	7f0c <loadHwTimer+0x5c>
            if (!swTimers[timerId].loaded)
    7ed6:	0122      	lsls	r2, r4, #4
    7ed8:	4b14      	ldr	r3, [pc, #80]	; (7f2c <loadHwTimer+0x7c>)
    7eda:	189b      	adds	r3, r3, r2
    7edc:	7b5b      	ldrb	r3, [r3, #13]
    7ede:	2b00      	cmp	r3, #0
    7ee0:	d11d      	bne.n	7f1e <loadHwTimer+0x6e>
                if (SWTIMER_MIN_TIMEOUT >= timeDiff)
    7ee2:	28ff      	cmp	r0, #255	; 0xff
    7ee4:	d90b      	bls.n	7efe <loadHwTimer+0x4e>
                else  if ((uint32_t)TIMER_PERIOD >= timeDiff)
    7ee6:	4b13      	ldr	r3, [pc, #76]	; (7f34 <loadHwTimer+0x84>)
    7ee8:	4298      	cmp	r0, r3
    7eea:	d818      	bhi.n	7f1e <loadHwTimer+0x6e>
                    common_tc_delay((uint16_t)timeDiff);
    7eec:	b280      	uxth	r0, r0
    7eee:	4b12      	ldr	r3, [pc, #72]	; (7f38 <loadHwTimer+0x88>)
    7ef0:	4798      	blx	r3
                    swTimers[timerId].loaded = true;
    7ef2:	0124      	lsls	r4, r4, #4
    7ef4:	4b0d      	ldr	r3, [pc, #52]	; (7f2c <loadHwTimer+0x7c>)
    7ef6:	191c      	adds	r4, r3, r4
    7ef8:	2301      	movs	r3, #1
    7efa:	7363      	strb	r3, [r4, #13]
    7efc:	e00f      	b.n	7f1e <loadHwTimer+0x6e>
                    isTimerTriggered = true;
    7efe:	2201      	movs	r2, #1
    7f00:	4b0e      	ldr	r3, [pc, #56]	; (7f3c <loadHwTimer+0x8c>)
    7f02:	701a      	strb	r2, [r3, #0]
                    SYSTEM_PostTask(TIMER_TASK_ID);
    7f04:	2001      	movs	r0, #1
    7f06:	4b0e      	ldr	r3, [pc, #56]	; (7f40 <loadHwTimer+0x90>)
    7f08:	4798      	blx	r3
    7f0a:	e008      	b.n	7f1e <loadHwTimer+0x6e>
            isTimerTriggered = true;
    7f0c:	2201      	movs	r2, #1
    7f0e:	4b0b      	ldr	r3, [pc, #44]	; (7f3c <loadHwTimer+0x8c>)
    7f10:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    7f12:	2001      	movs	r0, #1
    7f14:	4b0a      	ldr	r3, [pc, #40]	; (7f40 <loadHwTimer+0x90>)
    7f16:	4798      	blx	r3
    7f18:	e001      	b.n	7f1e <loadHwTimer+0x6e>
        common_tc_compare_stop();
    7f1a:	4b0a      	ldr	r3, [pc, #40]	; (7f44 <loadHwTimer+0x94>)
    7f1c:	4798      	blx	r3
}
    7f1e:	bd70      	pop	{r4, r5, r6, pc}
    7f20:	200017e4 	.word	0x200017e4
    7f24:	200017e0 	.word	0x200017e0
    7f28:	0000a0ad 	.word	0x0000a0ad
    7f2c:	20001650 	.word	0x20001650
    7f30:	7ffffffe 	.word	0x7ffffffe
    7f34:	0000ffff 	.word	0x0000ffff
    7f38:	0000a155 	.word	0x0000a155
    7f3c:	200017e2 	.word	0x200017e2
    7f40:	000086f9 	.word	0x000086f9
    7f44:	0000a0f9 	.word	0x0000a0f9

00007f48 <swtimerInternalHandler>:

/**************************************************************************//**
\brief Internal handler for the timer trigger
******************************************************************************/
static void swtimerInternalHandler(void)
{
    7f48:	b510      	push	{r4, lr}
    if (isTimerTriggered)
    7f4a:	4b1d      	ldr	r3, [pc, #116]	; (7fc0 <swtimerInternalHandler+0x78>)
    7f4c:	781b      	ldrb	r3, [r3, #0]
    7f4e:	2b00      	cmp	r3, #0
    7f50:	d027      	beq.n	7fa2 <swtimerInternalHandler+0x5a>
    {
        isTimerTriggered = false;
    7f52:	2200      	movs	r2, #0
    7f54:	4b1a      	ldr	r3, [pc, #104]	; (7fc0 <swtimerInternalHandler+0x78>)
    7f56:	701a      	strb	r2, [r3, #0]

        if (0 < runningTimers)
    7f58:	4b1a      	ldr	r3, [pc, #104]	; (7fc4 <swtimerInternalHandler+0x7c>)
    7f5a:	781b      	ldrb	r3, [r3, #0]
    7f5c:	2b00      	cmp	r3, #0
    7f5e:	d020      	beq.n	7fa2 <swtimerInternalHandler+0x5a>
        { /* Holds the number of running timers */
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    7f60:	4b19      	ldr	r3, [pc, #100]	; (7fc8 <swtimerInternalHandler+0x80>)
    7f62:	681b      	ldr	r3, [r3, #0]
    7f64:	2bff      	cmp	r3, #255	; 0xff
    7f66:	d01d      	beq.n	7fa4 <swtimerInternalHandler+0x5c>
                expiredTimerQueueHead = runningTimerQueueHead;
                expiredTimerQueueTail = runningTimerQueueHead;
            }
            else
            { /* there were already some timers expired before this one */
                swTimers[expiredTimerQueueTail].nextTimer = runningTimerQueueHead;
    7f68:	4b18      	ldr	r3, [pc, #96]	; (7fcc <swtimerInternalHandler+0x84>)
    7f6a:	6818      	ldr	r0, [r3, #0]
    7f6c:	4918      	ldr	r1, [pc, #96]	; (7fd0 <swtimerInternalHandler+0x88>)
    7f6e:	680b      	ldr	r3, [r1, #0]
    7f70:	011a      	lsls	r2, r3, #4
    7f72:	4b18      	ldr	r3, [pc, #96]	; (7fd4 <swtimerInternalHandler+0x8c>)
    7f74:	189b      	adds	r3, r3, r2
    7f76:	7318      	strb	r0, [r3, #12]
                expiredTimerQueueTail = runningTimerQueueHead;
    7f78:	6008      	str	r0, [r1, #0]
            }

            runningTimerQueueHead = swTimers[runningTimerQueueHead].nextTimer;
    7f7a:	4a16      	ldr	r2, [pc, #88]	; (7fd4 <swtimerInternalHandler+0x8c>)
    7f7c:	4913      	ldr	r1, [pc, #76]	; (7fcc <swtimerInternalHandler+0x84>)
    7f7e:	680b      	ldr	r3, [r1, #0]
    7f80:	011b      	lsls	r3, r3, #4
    7f82:	18d3      	adds	r3, r2, r3
    7f84:	7b18      	ldrb	r0, [r3, #12]
    7f86:	6008      	str	r0, [r1, #0]

            swTimers[expiredTimerQueueTail].nextTimer = SWTIMER_INVALID;
    7f88:	4b11      	ldr	r3, [pc, #68]	; (7fd0 <swtimerInternalHandler+0x88>)
    7f8a:	681b      	ldr	r3, [r3, #0]
    7f8c:	011b      	lsls	r3, r3, #4
    7f8e:	18d2      	adds	r2, r2, r3
    7f90:	23ff      	movs	r3, #255	; 0xff
    7f92:	7313      	strb	r3, [r2, #12]

            if ((--runningTimers) > 0)
    7f94:	4a0b      	ldr	r2, [pc, #44]	; (7fc4 <swtimerInternalHandler+0x7c>)
    7f96:	7813      	ldrb	r3, [r2, #0]
    7f98:	3b01      	subs	r3, #1
    7f9a:	b2db      	uxtb	r3, r3
    7f9c:	7013      	strb	r3, [r2, #0]
    7f9e:	2b00      	cmp	r3, #0
    7fa0:	d10b      	bne.n	7fba <swtimerInternalHandler+0x72>
            { /* keep the ball rolling! load the next head timer from the queue */
                loadHwTimer(runningTimerQueueHead);
            }
        }
    }
}
    7fa2:	bd10      	pop	{r4, pc}
                (expiredTimerQueueTail == SWTIMER_INVALID))
    7fa4:	4b0a      	ldr	r3, [pc, #40]	; (7fd0 <swtimerInternalHandler+0x88>)
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    7fa6:	681b      	ldr	r3, [r3, #0]
    7fa8:	2bff      	cmp	r3, #255	; 0xff
    7faa:	d1dd      	bne.n	7f68 <swtimerInternalHandler+0x20>
                expiredTimerQueueHead = runningTimerQueueHead;
    7fac:	4b07      	ldr	r3, [pc, #28]	; (7fcc <swtimerInternalHandler+0x84>)
    7fae:	681b      	ldr	r3, [r3, #0]
    7fb0:	4a05      	ldr	r2, [pc, #20]	; (7fc8 <swtimerInternalHandler+0x80>)
    7fb2:	6013      	str	r3, [r2, #0]
                expiredTimerQueueTail = runningTimerQueueHead;
    7fb4:	4a06      	ldr	r2, [pc, #24]	; (7fd0 <swtimerInternalHandler+0x88>)
    7fb6:	6013      	str	r3, [r2, #0]
    7fb8:	e7df      	b.n	7f7a <swtimerInternalHandler+0x32>
                loadHwTimer(runningTimerQueueHead);
    7fba:	4b07      	ldr	r3, [pc, #28]	; (7fd8 <swtimerInternalHandler+0x90>)
    7fbc:	4798      	blx	r3
}
    7fbe:	e7f0      	b.n	7fa2 <swtimerInternalHandler+0x5a>
    7fc0:	200017e2 	.word	0x200017e2
    7fc4:	20000f84 	.word	0x20000f84
    7fc8:	20000f78 	.word	0x20000f78
    7fcc:	20000f80 	.word	0x20000f80
    7fd0:	20000f7c 	.word	0x20000f7c
    7fd4:	20001650 	.word	0x20001650
    7fd8:	00007eb1 	.word	0x00007eb1

00007fdc <SwTimerReset>:
    /*
    * Initialize the timer resources like timer arrays queues, timer registers
    */
    uint8_t index;

    runningTimers = 0u;
    7fdc:	2300      	movs	r3, #0
    7fde:	4a0d      	ldr	r2, [pc, #52]	; (8014 <SwTimerReset+0x38>)
    7fe0:	7013      	strb	r3, [r2, #0]
    isTimerTriggered = false;
    7fe2:	4a0d      	ldr	r2, [pc, #52]	; (8018 <SwTimerReset+0x3c>)
    7fe4:	7013      	strb	r3, [r2, #0]

    runningTimerQueueHead = SWTIMER_INVALID;
    7fe6:	33ff      	adds	r3, #255	; 0xff
    7fe8:	4a0c      	ldr	r2, [pc, #48]	; (801c <SwTimerReset+0x40>)
    7fea:	6013      	str	r3, [r2, #0]
    expiredTimerQueueHead = SWTIMER_INVALID;
    7fec:	4a0c      	ldr	r2, [pc, #48]	; (8020 <SwTimerReset+0x44>)
    7fee:	6013      	str	r3, [r2, #0]
    expiredTimerQueueTail = SWTIMER_INVALID;
    7ff0:	4a0c      	ldr	r2, [pc, #48]	; (8024 <SwTimerReset+0x48>)
    7ff2:	6013      	str	r3, [r2, #0]
    7ff4:	4b0c      	ldr	r3, [pc, #48]	; (8028 <SwTimerReset+0x4c>)
    7ff6:	0018      	movs	r0, r3
    7ff8:	3091      	adds	r0, #145	; 0x91
    7ffa:	30ff      	adds	r0, #255	; 0xff

    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    {
        swTimers[index].nextTimer = SWTIMER_INVALID;
    7ffc:	21ff      	movs	r1, #255	; 0xff
        swTimers[index].timerCb = NULL;
    7ffe:	2200      	movs	r2, #0
        swTimers[index].nextTimer = SWTIMER_INVALID;
    8000:	7219      	strb	r1, [r3, #8]
        swTimers[index].timerCb = NULL;
    8002:	601a      	str	r2, [r3, #0]
    8004:	3310      	adds	r3, #16
    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    8006:	4283      	cmp	r3, r0
    8008:	d1fa      	bne.n	8000 <SwTimerReset+0x24>
    }

    allocatedTimerId = 0u;
    800a:	2200      	movs	r2, #0
    800c:	4b07      	ldr	r3, [pc, #28]	; (802c <SwTimerReset+0x50>)
    800e:	701a      	strb	r2, [r3, #0]
}
    8010:	4770      	bx	lr
    8012:	46c0      	nop			; (mov r8, r8)
    8014:	20000f84 	.word	0x20000f84
    8018:	200017e2 	.word	0x200017e2
    801c:	20000f80 	.word	0x20000f80
    8020:	20000f78 	.word	0x20000f78
    8024:	20000f7c 	.word	0x20000f7c
    8028:	20001654 	.word	0x20001654
    802c:	20000f74 	.word	0x20000f74

00008030 <SystemTimerInit>:

/**************************************************************************//**
\brief Initializes the Software Timer module
******************************************************************************/
void SystemTimerInit(void)
{
    8030:	b510      	push	{r4, lr}
    SwTimerReset();
    8032:	4b08      	ldr	r3, [pc, #32]	; (8054 <SystemTimerInit+0x24>)
    8034:	4798      	blx	r3

    /* initialize system time parameters */
    sysTimeOvf = sysTime = 0u;
    8036:	2300      	movs	r3, #0
    8038:	4a07      	ldr	r2, [pc, #28]	; (8058 <SystemTimerInit+0x28>)
    803a:	8013      	strh	r3, [r2, #0]
    803c:	4a07      	ldr	r2, [pc, #28]	; (805c <SystemTimerInit+0x2c>)
    803e:	6013      	str	r3, [r2, #0]

    common_tc_init();
    8040:	4b07      	ldr	r3, [pc, #28]	; (8060 <SystemTimerInit+0x30>)
    8042:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    8044:	4807      	ldr	r0, [pc, #28]	; (8064 <SystemTimerInit+0x34>)
    8046:	4b08      	ldr	r3, [pc, #32]	; (8068 <SystemTimerInit+0x38>)
    8048:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    804a:	4808      	ldr	r0, [pc, #32]	; (806c <SystemTimerInit+0x3c>)
    804c:	4b08      	ldr	r3, [pc, #32]	; (8070 <SystemTimerInit+0x40>)
    804e:	4798      	blx	r3
}
    8050:	bd10      	pop	{r4, pc}
    8052:	46c0      	nop			; (mov r8, r8)
    8054:	00007fdd 	.word	0x00007fdd
    8058:	200017e0 	.word	0x200017e0
    805c:	200017e4 	.word	0x200017e4
    8060:	0000a1c1 	.word	0x0000a1c1
    8064:	00007df9 	.word	0x00007df9
    8068:	0000a245 	.word	0x0000a245
    806c:	00007dd1 	.word	0x00007dd1
    8070:	0000a251 	.word	0x0000a251

00008074 <SwTimerGetTime>:
/**************************************************************************//**
\brief Get current system time.
\return Returns current system time in microseconds
******************************************************************************/
uint64_t SwTimerGetTime(void)
{
    8074:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    8076:	4b05      	ldr	r3, [pc, #20]	; (808c <SwTimerGetTime+0x18>)
    8078:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    807a:	4b05      	ldr	r3, [pc, #20]	; (8090 <SwTimerGetTime+0x1c>)
    807c:	881d      	ldrh	r5, [r3, #0]
    807e:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    8080:	4b04      	ldr	r3, [pc, #16]	; (8094 <SwTimerGetTime+0x20>)
    8082:	4798      	blx	r3
    8084:	4328      	orrs	r0, r5
    return gettime();
}
    8086:	0021      	movs	r1, r4
    8088:	bd70      	pop	{r4, r5, r6, pc}
    808a:	46c0      	nop			; (mov r8, r8)
    808c:	200017e4 	.word	0x200017e4
    8090:	200017e0 	.word	0x200017e0
    8094:	0000a0ad 	.word	0x0000a0ad

00008098 <SwTimerCreate>:

\return LORAWAN_SUCCESS if new timerId is allocated
        LORAWAN_RESOURCE_UNAVAILABLE if there is no more timerId to allocate
******************************************************************************/
StackRetStatus_t SwTimerCreate(uint8_t *timerId)
{
    8098:	b510      	push	{r4, lr}
    809a:	0004      	movs	r4, r0
    StackRetStatus_t retVal = LORAWAN_SUCCESS;

    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    809c:	4b08      	ldr	r3, [pc, #32]	; (80c0 <SwTimerCreate+0x28>)
    809e:	781b      	ldrb	r3, [r3, #0]
        * If you reach this spot it means the TOTAL_NUMBER_OF_SW_TIMERS
        * is #defined to a lower value than the number of timers that have
        * been SwTimerCreate()
        */
        SYS_ASSERT_FATAL(ASSERT_HAL_TIMERID_EXHAUSTED);
        retVal = LORAWAN_RESOURCE_UNAVAILABLE;
    80a0:	2014      	movs	r0, #20
    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    80a2:	2b18      	cmp	r3, #24
    80a4:	d900      	bls.n	80a8 <SwTimerCreate+0x10>
    }

    return retVal;
}
    80a6:	bd10      	pop	{r4, pc}
        ATOMIC_SECTION_ENTER
    80a8:	4b06      	ldr	r3, [pc, #24]	; (80c4 <SwTimerCreate+0x2c>)
    80aa:	4798      	blx	r3
        *timerId = allocatedTimerId;
    80ac:	4a04      	ldr	r2, [pc, #16]	; (80c0 <SwTimerCreate+0x28>)
    80ae:	7813      	ldrb	r3, [r2, #0]
    80b0:	7023      	strb	r3, [r4, #0]
        allocatedTimerId++;
    80b2:	3301      	adds	r3, #1
    80b4:	7013      	strb	r3, [r2, #0]
        ATOMIC_SECTION_EXIT
    80b6:	4b04      	ldr	r3, [pc, #16]	; (80c8 <SwTimerCreate+0x30>)
    80b8:	4798      	blx	r3
    StackRetStatus_t retVal = LORAWAN_SUCCESS;
    80ba:	2008      	movs	r0, #8
    80bc:	e7f3      	b.n	80a6 <SwTimerCreate+0xe>
    80be:	46c0      	nop			; (mov r8, r8)
    80c0:	20000f74 	.word	0x20000f74
    80c4:	0000419d 	.word	0x0000419d
    80c8:	000041a9 	.word	0x000041a9

000080cc <SwTimerStart>:
        LORAWAN_INVALID_REQUEST if \timerId is already running
        LORAWAN_SUCCESS if \timerId is successfully queued for running
******************************************************************************/
StackRetStatus_t SwTimerStart(uint8_t timerId, uint32_t timerCount,
    SwTimeoutType_t timeoutType, void *timerCb, void *paramCb)
{
    80cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    80ce:	46d6      	mov	lr, sl
    80d0:	464f      	mov	r7, r9
    80d2:	4646      	mov	r6, r8
    80d4:	b5c0      	push	{r6, r7, lr}
    80d6:	b084      	sub	sp, #16
    80d8:	0007      	movs	r7, r0
    80da:	000d      	movs	r5, r1
    80dc:	0016      	movs	r6, r2
    80de:	001c      	movs	r4, r3
    uint32_t pointInTime;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    80e0:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    80e2:	2f18      	cmp	r7, #24
    80e4:	d809      	bhi.n	80fa <SwTimerStart+0x2e>
    80e6:	2b00      	cmp	r3, #0
    80e8:	d100      	bne.n	80ec <SwTimerStart+0x20>
    80ea:	e08c      	b.n	8206 <SwTimerStart+0x13a>
    }

    if (NULL != swTimers[timerId].timerCb)
    80ec:	013a      	lsls	r2, r7, #4
    80ee:	4b52      	ldr	r3, [pc, #328]	; (8238 <SwTimerStart+0x16c>)
    80f0:	189b      	adds	r3, r3, r2
    80f2:	685b      	ldr	r3, [r3, #4]
        /*
        * Timer is already running if the callback function of the
        * corresponding timer index in the timer array is not NULL.
        */
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_REQUEST;
    80f4:	300b      	adds	r0, #11
    if (NULL != swTimers[timerId].timerCb)
    80f6:	2b00      	cmp	r3, #0
    80f8:	d005      	beq.n	8106 <SwTimerStart+0x3a>
        }
    }

    swtimerStartAbsoluteTimer(timerId, pointInTime, timerCb, paramCb);
    return LORAWAN_SUCCESS;
}
    80fa:	b004      	add	sp, #16
    80fc:	bc1c      	pop	{r2, r3, r4}
    80fe:	4690      	mov	r8, r2
    8100:	4699      	mov	r9, r3
    8102:	46a2      	mov	sl, r4
    8104:	bdf0      	pop	{r4, r5, r6, r7, pc}
    time |= ((uint64_t) sysTimeOvf) << 32;
    8106:	4b4d      	ldr	r3, [pc, #308]	; (823c <SwTimerStart+0x170>)
    8108:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    810a:	4b4d      	ldr	r3, [pc, #308]	; (8240 <SwTimerStart+0x174>)
    810c:	8818      	ldrh	r0, [r3, #0]
    810e:	0403      	lsls	r3, r0, #16
    8110:	4698      	mov	r8, r3
    time |= (uint64_t) common_tc_read_count();
    8112:	4b4c      	ldr	r3, [pc, #304]	; (8244 <SwTimerStart+0x178>)
    8114:	4798      	blx	r3
    8116:	4643      	mov	r3, r8
    8118:	4303      	orrs	r3, r0
    switch (timeoutType)
    811a:	2e00      	cmp	r6, #0
    811c:	d003      	beq.n	8126 <SwTimerStart+0x5a>
    811e:	2e01      	cmp	r6, #1
    8120:	d038      	beq.n	8194 <SwTimerStart+0xc8>
            return LORAWAN_INVALID_PARAMETER;
    8122:	200a      	movs	r0, #10
    8124:	e7e9      	b.n	80fa <SwTimerStart+0x2e>
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    8126:	4948      	ldr	r1, [pc, #288]	; (8248 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    8128:	200a      	movs	r0, #10
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    812a:	002a      	movs	r2, r5
    812c:	3aff      	subs	r2, #255	; 0xff
            pointInTime = ADD_TIME(timerCount, now);
    812e:	18ed      	adds	r5, r5, r3
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    8130:	428a      	cmp	r2, r1
    8132:	d8e2      	bhi.n	80fa <SwTimerStart+0x2e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    8134:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    8138:	425a      	negs	r2, r3
    813a:	4153      	adcs	r3, r2
    813c:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
    813e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    8140:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    8144:	2600      	movs	r6, #0
    8146:	4b41      	ldr	r3, [pc, #260]	; (824c <SwTimerStart+0x180>)
    8148:	701e      	strb	r6, [r3, #0]
	return flags;
    814a:	9b03      	ldr	r3, [sp, #12]
    814c:	4699      	mov	r9, r3
    swtimerInternalHandler();
    814e:	4b40      	ldr	r3, [pc, #256]	; (8250 <SwTimerStart+0x184>)
    8150:	4798      	blx	r3
    swTimers[timerId].absoluteExpiryTime = pointInTime;
    8152:	4b39      	ldr	r3, [pc, #228]	; (8238 <SwTimerStart+0x16c>)
    8154:	013a      	lsls	r2, r7, #4
    8156:	50d5      	str	r5, [r2, r3]
    swTimers[timerId].timerCb = (void (*)(void*))handlerCb;
    8158:	189b      	adds	r3, r3, r2
    815a:	605c      	str	r4, [r3, #4]
    swTimers[timerId].paramCb = parameter;
    815c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    815e:	609a      	str	r2, [r3, #8]
    swTimers[timerId].loaded = false;
    8160:	735e      	strb	r6, [r3, #13]
    runningTimers++;
    8162:	4a3c      	ldr	r2, [pc, #240]	; (8254 <SwTimerStart+0x188>)
    8164:	7813      	ldrb	r3, [r2, #0]
    8166:	3301      	adds	r3, #1
    8168:	b2db      	uxtb	r3, r3
    816a:	7013      	strb	r3, [r2, #0]
    if (SWTIMER_INVALID == runningTimerQueueHead)
    816c:	4b3a      	ldr	r3, [pc, #232]	; (8258 <SwTimerStart+0x18c>)
    816e:	681b      	ldr	r3, [r3, #0]
    8170:	469a      	mov	sl, r3
    8172:	2bff      	cmp	r3, #255	; 0xff
    8174:	d016      	beq.n	81a4 <SwTimerStart+0xd8>
        uint8_t currIndex = runningTimerQueueHead;
    8176:	466a      	mov	r2, sp
    8178:	7013      	strb	r3, [r2, #0]
    817a:	7812      	ldrb	r2, [r2, #0]
        for (index = 0; index < runningTimers; index++)
    817c:	4b35      	ldr	r3, [pc, #212]	; (8254 <SwTimerStart+0x188>)
    817e:	781b      	ldrb	r3, [r3, #0]
    8180:	2b00      	cmp	r3, #0
    8182:	d042      	beq.n	820a <SwTimerStart+0x13e>
    8184:	9200      	str	r2, [sp, #0]
    8186:	2300      	movs	r3, #0
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    8188:	492b      	ldr	r1, [pc, #172]	; (8238 <SwTimerStart+0x16c>)
    818a:	4688      	mov	r8, r1
    818c:	4833      	ldr	r0, [pc, #204]	; (825c <SwTimerStart+0x190>)
                    currIndex = swTimers[currIndex].nextTimer;
    818e:	468c      	mov	ip, r1
        for (index = 0; index < runningTimers; index++)
    8190:	4c30      	ldr	r4, [pc, #192]	; (8254 <SwTimerStart+0x188>)
    8192:	e02a      	b.n	81ea <SwTimerStart+0x11e>
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    8194:	0028      	movs	r0, r5
    8196:	38ff      	subs	r0, #255	; 0xff
    8198:	1ac3      	subs	r3, r0, r3
    819a:	4a2b      	ldr	r2, [pc, #172]	; (8248 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    819c:	200a      	movs	r0, #10
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    819e:	4293      	cmp	r3, r2
    81a0:	d9c8      	bls.n	8134 <SwTimerStart+0x68>
    81a2:	e7aa      	b.n	80fa <SwTimerStart+0x2e>
        runningTimerQueueHead = timerId;
    81a4:	4b2c      	ldr	r3, [pc, #176]	; (8258 <SwTimerStart+0x18c>)
    81a6:	601f      	str	r7, [r3, #0]
        loadHwTimer(runningTimerQueueHead);
    81a8:	0038      	movs	r0, r7
    81aa:	4b2d      	ldr	r3, [pc, #180]	; (8260 <SwTimerStart+0x194>)
    81ac:	4798      	blx	r3
    81ae:	e036      	b.n	821e <SwTimerStart+0x152>
                    swTimers[timerId].nextTimer = currIndex;
    81b0:	4b21      	ldr	r3, [pc, #132]	; (8238 <SwTimerStart+0x16c>)
    81b2:	013c      	lsls	r4, r7, #4
    81b4:	191c      	adds	r4, r3, r4
    81b6:	7322      	strb	r2, [r4, #12]
                    swTimers[currIndex].loaded = false;
    81b8:	9901      	ldr	r1, [sp, #4]
    81ba:	0109      	lsls	r1, r1, #4
    81bc:	1859      	adds	r1, r3, r1
    81be:	2300      	movs	r3, #0
    81c0:	734b      	strb	r3, [r1, #13]
                    if (runningTimerQueueHead == currIndex)
    81c2:	4592      	cmp	sl, r2
    81c4:	d005      	beq.n	81d2 <SwTimerStart+0x106>
                        swTimers[prevIndex].nextTimer = timerId;
    81c6:	9b00      	ldr	r3, [sp, #0]
    81c8:	0118      	lsls	r0, r3, #4
    81ca:	4b1b      	ldr	r3, [pc, #108]	; (8238 <SwTimerStart+0x16c>)
    81cc:	1818      	adds	r0, r3, r0
    81ce:	7307      	strb	r7, [r0, #12]
    81d0:	e025      	b.n	821e <SwTimerStart+0x152>
                        runningTimerQueueHead = timerId;
    81d2:	4b21      	ldr	r3, [pc, #132]	; (8258 <SwTimerStart+0x18c>)
    81d4:	601f      	str	r7, [r3, #0]
                        loadHwTimer(runningTimerQueueHead);
    81d6:	0038      	movs	r0, r7
    81d8:	4b21      	ldr	r3, [pc, #132]	; (8260 <SwTimerStart+0x194>)
    81da:	4798      	blx	r3
    81dc:	e01f      	b.n	821e <SwTimerStart+0x152>
        for (index = 0; index < runningTimers; index++)
    81de:	3301      	adds	r3, #1
    81e0:	b2db      	uxtb	r3, r3
    81e2:	7821      	ldrb	r1, [r4, #0]
    81e4:	b2c9      	uxtb	r1, r1
    81e6:	428b      	cmp	r3, r1
    81e8:	d210      	bcs.n	820c <SwTimerStart+0x140>
            if (SWTIMER_INVALID != currIndex)
    81ea:	2aff      	cmp	r2, #255	; 0xff
    81ec:	d0f7      	beq.n	81de <SwTimerStart+0x112>
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    81ee:	9201      	str	r2, [sp, #4]
    81f0:	0111      	lsls	r1, r2, #4
    return ((t2 - t1) < INT32_MAX);
    81f2:	4646      	mov	r6, r8
    81f4:	5989      	ldr	r1, [r1, r6]
    81f6:	1a69      	subs	r1, r5, r1
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    81f8:	4281      	cmp	r1, r0
    81fa:	d8d9      	bhi.n	81b0 <SwTimerStart+0xe4>
                    currIndex = swTimers[currIndex].nextTimer;
    81fc:	0111      	lsls	r1, r2, #4
    81fe:	4461      	add	r1, ip
    8200:	9200      	str	r2, [sp, #0]
    8202:	7b0a      	ldrb	r2, [r1, #12]
    8204:	e7eb      	b.n	81de <SwTimerStart+0x112>
        return LORAWAN_INVALID_PARAMETER;
    8206:	200a      	movs	r0, #10
    8208:	e777      	b.n	80fa <SwTimerStart+0x2e>
        uint8_t prevIndex = runningTimerQueueHead;
    820a:	9200      	str	r2, [sp, #0]
            swTimers[prevIndex].nextTimer = timerId;
    820c:	4b0a      	ldr	r3, [pc, #40]	; (8238 <SwTimerStart+0x16c>)
    820e:	9a00      	ldr	r2, [sp, #0]
    8210:	0110      	lsls	r0, r2, #4
    8212:	1818      	adds	r0, r3, r0
    8214:	7307      	strb	r7, [r0, #12]
            swTimers[timerId].nextTimer = SWTIMER_INVALID;
    8216:	013f      	lsls	r7, r7, #4
    8218:	19df      	adds	r7, r3, r7
    821a:	23ff      	movs	r3, #255	; 0xff
    821c:	733b      	strb	r3, [r7, #12]
	if (cpu_irq_is_enabled_flags(flags))
    821e:	23ff      	movs	r3, #255	; 0xff
    return LORAWAN_SUCCESS;
    8220:	2008      	movs	r0, #8
    8222:	464a      	mov	r2, r9
    8224:	4213      	tst	r3, r2
    8226:	d100      	bne.n	822a <SwTimerStart+0x15e>
    8228:	e767      	b.n	80fa <SwTimerStart+0x2e>
		cpu_irq_enable();
    822a:	2201      	movs	r2, #1
    822c:	4b07      	ldr	r3, [pc, #28]	; (824c <SwTimerStart+0x180>)
    822e:	701a      	strb	r2, [r3, #0]
    8230:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    8234:	b662      	cpsie	i
    8236:	e760      	b.n	80fa <SwTimerStart+0x2e>
    8238:	20001650 	.word	0x20001650
    823c:	200017e4 	.word	0x200017e4
    8240:	200017e0 	.word	0x200017e0
    8244:	0000a0ad 	.word	0x0000a0ad
    8248:	7fffff00 	.word	0x7fffff00
    824c:	20000008 	.word	0x20000008
    8250:	00007f49 	.word	0x00007f49
    8254:	20000f84 	.word	0x20000f84
    8258:	20000f80 	.word	0x20000f80
    825c:	7ffffffe 	.word	0x7ffffffe
    8260:	00007eb1 	.word	0x00007eb1

00008264 <SwTimerIsRunning>:
\param[in] timerId Timer ID to be checked for running
\return True if the timer is running else False
******************************************************************************/
bool SwTimerIsRunning(uint8_t timerId)
{
    if (NULL == swTimers[timerId].timerCb)
    8264:	0103      	lsls	r3, r0, #4
    8266:	4803      	ldr	r0, [pc, #12]	; (8274 <SwTimerIsRunning+0x10>)
    8268:	18c0      	adds	r0, r0, r3
    826a:	6840      	ldr	r0, [r0, #4]
    826c:	1e43      	subs	r3, r0, #1
    826e:	4198      	sbcs	r0, r3
    8270:	b2c0      	uxtb	r0, r0
    {
        return false;
    }

    return true;
}
    8272:	4770      	bx	lr
    8274:	20001650 	.word	0x20001650

00008278 <SwTimerReadValue>:
\brief Returns the remaining timeout for the given timerId
\param[in] timerId Timer ID to get the remaining time
\return Remaining time until expiry in microseconds
******************************************************************************/
uint32_t SwTimerReadValue(uint8_t timerId)
{
    8278:	b570      	push	{r4, r5, r6, lr}
    uint32_t remainingTime = 0u;
    uint32_t timerExpiryTime = 0u;
    uint32_t currentSysTime = 0u;
    
    if ( NULL != swTimers[timerId].timerCb )
    827a:	0102      	lsls	r2, r0, #4
    827c:	4b0b      	ldr	r3, [pc, #44]	; (82ac <SwTimerReadValue+0x34>)
    827e:	189b      	adds	r3, r3, r2
    8280:	685b      	ldr	r3, [r3, #4]
    8282:	2b00      	cmp	r3, #0
    8284:	d010      	beq.n	82a8 <SwTimerReadValue+0x30>
    {
	    timerExpiryTime = swTimers[timerId].absoluteExpiryTime;
    8286:	4b09      	ldr	r3, [pc, #36]	; (82ac <SwTimerReadValue+0x34>)
    8288:	58d4      	ldr	r4, [r2, r3]
    time |= ((uint64_t) sysTimeOvf) << 32;
    828a:	4b09      	ldr	r3, [pc, #36]	; (82b0 <SwTimerReadValue+0x38>)
    828c:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    828e:	4b09      	ldr	r3, [pc, #36]	; (82b4 <SwTimerReadValue+0x3c>)
    8290:	881d      	ldrh	r5, [r3, #0]
    8292:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    8294:	4b08      	ldr	r3, [pc, #32]	; (82b8 <SwTimerReadValue+0x40>)
    8296:	4798      	blx	r3
    8298:	4328      	orrs	r0, r5
	    currentSysTime = (uint32_t) gettime();

	    if ( currentSysTime <= timerExpiryTime )
    829a:	4284      	cmp	r4, r0
    829c:	d202      	bcs.n	82a4 <SwTimerReadValue+0x2c>
	    {
		    remainingTime = timerExpiryTime - currentSysTime;
	    }
	    else if ( currentSysTime > timerExpiryTime )
	    {
		    remainingTime = (UINT32_MAX - currentSysTime) + timerExpiryTime;
    829e:	3c01      	subs	r4, #1
    82a0:	1a20      	subs	r0, r4, r0
	    }
    }
    
    return remainingTime;
}
    82a2:	bd70      	pop	{r4, r5, r6, pc}
		    remainingTime = timerExpiryTime - currentSysTime;
    82a4:	1a20      	subs	r0, r4, r0
    82a6:	e7fc      	b.n	82a2 <SwTimerReadValue+0x2a>
    uint32_t remainingTime = 0u;
    82a8:	2000      	movs	r0, #0
    return remainingTime;
    82aa:	e7fa      	b.n	82a2 <SwTimerReadValue+0x2a>
    82ac:	20001650 	.word	0x20001650
    82b0:	200017e4 	.word	0x200017e4
    82b4:	200017e0 	.word	0x200017e0
    82b8:	0000a0ad 	.word	0x0000a0ad

000082bc <SwTimerNextExpiryDuration>:
/**************************************************************************//**
\brief Returns the duration until the next timer expiry
\return Returns the duration until the next timeout in microseconds
******************************************************************************/
uint32_t SwTimerNextExpiryDuration(void)
{
    82bc:	b510      	push	{r4, lr}
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;

    if (SWTIMER_INVALID != runningTimerQueueHead)
    82be:	4b05      	ldr	r3, [pc, #20]	; (82d4 <SwTimerNextExpiryDuration+0x18>)
    82c0:	6818      	ldr	r0, [r3, #0]
    82c2:	28ff      	cmp	r0, #255	; 0xff
    82c4:	d102      	bne.n	82cc <SwTimerNextExpiryDuration+0x10>
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;
    82c6:	2001      	movs	r0, #1
    82c8:	4240      	negs	r0, r0
    {
        duration = SwTimerReadValue(runningTimerQueueHead);
    }

    return duration;
}
    82ca:	bd10      	pop	{r4, pc}
        duration = SwTimerReadValue(runningTimerQueueHead);
    82cc:	b2c0      	uxtb	r0, r0
    82ce:	4b02      	ldr	r3, [pc, #8]	; (82d8 <SwTimerNextExpiryDuration+0x1c>)
    82d0:	4798      	blx	r3
    82d2:	e7fa      	b.n	82ca <SwTimerNextExpiryDuration+0xe>
    82d4:	20000f80 	.word	0x20000f80
    82d8:	00008279 	.word	0x00008279

000082dc <SwTimersExecute>:

/**************************************************************************//**
\brief Handles Queues and Callbacks for Expired Timers
******************************************************************************/
void SwTimersExecute(void)
{
    82dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    82de:	46de      	mov	lr, fp
    82e0:	4657      	mov	r7, sl
    82e2:	464e      	mov	r6, r9
    82e4:	4645      	mov	r5, r8
    82e6:	b5e0      	push	{r5, r6, r7, lr}
    82e8:	b083      	sub	sp, #12
    time |= ((uint64_t) sysTimeOvf) << 32;
    82ea:	4b2f      	ldr	r3, [pc, #188]	; (83a8 <SwTimersExecute+0xcc>)
    82ec:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    82ee:	4b2f      	ldr	r3, [pc, #188]	; (83ac <SwTimersExecute+0xd0>)
    82f0:	881b      	ldrh	r3, [r3, #0]
    time |= (uint64_t) common_tc_read_count();
    82f2:	4b2f      	ldr	r3, [pc, #188]	; (83b0 <SwTimersExecute+0xd4>)
    82f4:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    82f6:	f3ef 8210 	mrs	r2, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    82fa:	4253      	negs	r3, r2
    82fc:	4153      	adcs	r3, r2
    82fe:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    8300:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    8302:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    8306:	2200      	movs	r2, #0
    8308:	4b2a      	ldr	r3, [pc, #168]	; (83b4 <SwTimersExecute+0xd8>)
    830a:	701a      	strb	r2, [r3, #0]
	return flags;
    830c:	9c00      	ldr	r4, [sp, #0]
    uint64_t now = gettime();

    uint8_t flags = cpu_irq_save();
    swtimerInternalHandler();
    830e:	4b2a      	ldr	r3, [pc, #168]	; (83b8 <SwTimersExecute+0xdc>)
    8310:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    8312:	23ff      	movs	r3, #255	; 0xff
    8314:	4223      	tst	r3, r4
    8316:	d005      	beq.n	8324 <SwTimersExecute+0x48>
		cpu_irq_enable();
    8318:	2201      	movs	r2, #1
    831a:	4b26      	ldr	r3, [pc, #152]	; (83b4 <SwTimersExecute+0xd8>)
    831c:	701a      	strb	r2, [r3, #0]
    831e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    8322:	b662      	cpsie	i
	cpu_irq_disable();
    8324:	4b23      	ldr	r3, [pc, #140]	; (83b4 <SwTimersExecute+0xd8>)
    8326:	469a      	mov	sl, r3
        /* Expired timer if any will be processed here */
        while (SWTIMER_INVALID != expiredTimerQueueHead)
        {
            flags = cpu_irq_save();

            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    8328:	4c24      	ldr	r4, [pc, #144]	; (83bc <SwTimersExecute+0xe0>)
    832a:	4b25      	ldr	r3, [pc, #148]	; (83c0 <SwTimersExecute+0xe4>)
    832c:	4699      	mov	r9, r3
    832e:	2200      	movs	r2, #0

            /*
            * The expired timer's structure elements are updated
            * and the timer is taken out of expired timer queue
            */
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    8330:	20ff      	movs	r0, #255	; 0xff
            */
            expiredTimerQueueHead = nextExpiredTimer;

            if (SWTIMER_INVALID == expiredTimerQueueHead)
            {
                expiredTimerQueueTail = SWTIMER_INVALID;
    8332:	4b24      	ldr	r3, [pc, #144]	; (83c4 <SwTimersExecute+0xe8>)
    8334:	4698      	mov	r8, r3
		cpu_irq_enable();
    8336:	4b1f      	ldr	r3, [pc, #124]	; (83b4 <SwTimersExecute+0xd8>)
    8338:	469c      	mov	ip, r3
    833a:	e004      	b.n	8346 <SwTimersExecute+0x6a>
    833c:	4643      	mov	r3, r8
    833e:	6018      	str	r0, [r3, #0]
    8340:	e01e      	b.n	8380 <SwTimersExecute+0xa4>
            }

            cpu_irq_restore(flags);

            if (NULL != callback)
    8342:	2e00      	cmp	r6, #0
    8344:	d125      	bne.n	8392 <SwTimersExecute+0xb6>
        while (SWTIMER_INVALID != expiredTimerQueueHead)
    8346:	4b1d      	ldr	r3, [pc, #116]	; (83bc <SwTimersExecute+0xe0>)
    8348:	681b      	ldr	r3, [r3, #0]
    834a:	2bff      	cmp	r3, #255	; 0xff
    834c:	d024      	beq.n	8398 <SwTimersExecute+0xbc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    834e:	f3ef 8110 	mrs	r1, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    8352:	424b      	negs	r3, r1
    8354:	414b      	adcs	r3, r1
    8356:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    8358:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    835a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    835e:	4653      	mov	r3, sl
    8360:	701a      	strb	r2, [r3, #0]
	return flags;
    8362:	9f01      	ldr	r7, [sp, #4]
            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    8364:	6823      	ldr	r3, [r4, #0]
    8366:	011b      	lsls	r3, r3, #4
    8368:	444b      	add	r3, r9
    836a:	7b19      	ldrb	r1, [r3, #12]
            callback = (SwTimerCallbackFunc_t)swTimers[expiredTimerQueueHead].timerCb;
    836c:	685e      	ldr	r6, [r3, #4]
            cbParam = swTimers[expiredTimerQueueHead].paramCb;
    836e:	689d      	ldr	r5, [r3, #8]
    8370:	46ab      	mov	fp, r5
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    8372:	7318      	strb	r0, [r3, #12]
            swTimers[expiredTimerQueueHead].timerCb = NULL;
    8374:	605a      	str	r2, [r3, #4]
            swTimers[expiredTimerQueueHead].paramCb = NULL;
    8376:	609a      	str	r2, [r3, #8]
            swTimers[expiredTimerQueueHead].loaded = false;
    8378:	735a      	strb	r2, [r3, #13]
            expiredTimerQueueHead = nextExpiredTimer;
    837a:	6021      	str	r1, [r4, #0]
            if (SWTIMER_INVALID == expiredTimerQueueHead)
    837c:	29ff      	cmp	r1, #255	; 0xff
    837e:	d0dd      	beq.n	833c <SwTimersExecute+0x60>
	if (cpu_irq_is_enabled_flags(flags))
    8380:	4238      	tst	r0, r7
    8382:	d0de      	beq.n	8342 <SwTimersExecute+0x66>
		cpu_irq_enable();
    8384:	2301      	movs	r3, #1
    8386:	4661      	mov	r1, ip
    8388:	700b      	strb	r3, [r1, #0]
    838a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    838e:	b662      	cpsie	i
    8390:	e7d7      	b.n	8342 <SwTimersExecute+0x66>
            {
                /* Callback function is called */
                callback(cbParam);
    8392:	4658      	mov	r0, fp
    8394:	47b0      	blx	r6
    8396:	e7ca      	b.n	832e <SwTimersExecute+0x52>
                (void)now;
            }
        }
    }
}
    8398:	b003      	add	sp, #12
    839a:	bc3c      	pop	{r2, r3, r4, r5}
    839c:	4690      	mov	r8, r2
    839e:	4699      	mov	r9, r3
    83a0:	46a2      	mov	sl, r4
    83a2:	46ab      	mov	fp, r5
    83a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    83a6:	46c0      	nop			; (mov r8, r8)
    83a8:	200017e4 	.word	0x200017e4
    83ac:	200017e0 	.word	0x200017e0
    83b0:	0000a0ad 	.word	0x0000a0ad
    83b4:	20000008 	.word	0x20000008
    83b8:	00007f49 	.word	0x00007f49
    83bc:	20000f78 	.word	0x20000f78
    83c0:	20001650 	.word	0x20001650
    83c4:	20000f7c 	.word	0x20000f7c

000083c8 <TIMER_TaskHandler>:
{
    83c8:	b510      	push	{r4, lr}
    SwTimersExecute();
    83ca:	4b02      	ldr	r3, [pc, #8]	; (83d4 <TIMER_TaskHandler+0xc>)
    83cc:	4798      	blx	r3
}
    83ce:	2000      	movs	r0, #0
    83d0:	bd10      	pop	{r4, pc}
    83d2:	46c0      	nop			; (mov r8, r8)
    83d4:	000082dd 	.word	0x000082dd

000083d8 <SwTimerStop>:
        LORAWAN_INVALID_PARAMETER if timerId is not valid
        LORAWAN_INVALID_REQUEST if timerId was not started before
        LORAWAN_SUCCESS if it is successfully stopped
******************************************************************************/
StackRetStatus_t SwTimerStop(uint8_t timerId)
{
    83d8:	b570      	push	{r4, r5, r6, lr}
    83da:	b082      	sub	sp, #8
    83dc:	0004      	movs	r4, r0
    uint8_t prevIndex;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    83de:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    83e0:	2c18      	cmp	r4, #24
    83e2:	d901      	bls.n	83e8 <SwTimerStop+0x10>
        return LORAWAN_SUCCESS;
    }

    SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
    return LORAWAN_INVALID_REQUEST;
}
    83e4:	b002      	add	sp, #8
    83e6:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    83e8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    83ec:	425a      	negs	r2, r3
    83ee:	4153      	adcs	r3, r2
    83f0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    83f2:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    83f4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    83f8:	2200      	movs	r2, #0
    83fa:	4b47      	ldr	r3, [pc, #284]	; (8518 <SwTimerStop+0x140>)
    83fc:	701a      	strb	r2, [r3, #0]
	return flags;
    83fe:	9d01      	ldr	r5, [sp, #4]
    swtimerInternalHandler();
    8400:	4b46      	ldr	r3, [pc, #280]	; (851c <SwTimerStop+0x144>)
    8402:	4798      	blx	r3
    if (runningTimers > 0)
    8404:	4b46      	ldr	r3, [pc, #280]	; (8520 <SwTimerStop+0x148>)
    8406:	781b      	ldrb	r3, [r3, #0]
    8408:	2b00      	cmp	r3, #0
    840a:	d040      	beq.n	848e <SwTimerStop+0xb6>
        uint8_t timer_count = runningTimers;
    840c:	4b44      	ldr	r3, [pc, #272]	; (8520 <SwTimerStop+0x148>)
    840e:	781b      	ldrb	r3, [r3, #0]
    8410:	b2db      	uxtb	r3, r3
        prevIndex = currIndex = runningTimerQueueHead;
    8412:	4a44      	ldr	r2, [pc, #272]	; (8524 <SwTimerStop+0x14c>)
    8414:	6816      	ldr	r6, [r2, #0]
    8416:	b2f1      	uxtb	r1, r6
        while (timer_count > 0)
    8418:	2b00      	cmp	r3, #0
    841a:	d038      	beq.n	848e <SwTimerStop+0xb6>
            if (timerId == currIndex)
    841c:	428c      	cmp	r4, r1
    841e:	d00b      	beq.n	8438 <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    8420:	4841      	ldr	r0, [pc, #260]	; (8528 <SwTimerStop+0x150>)
    8422:	010a      	lsls	r2, r1, #4
    8424:	1882      	adds	r2, r0, r2
    8426:	7b12      	ldrb	r2, [r2, #12]
            timer_count--;
    8428:	3b01      	subs	r3, #1
    842a:	b2db      	uxtb	r3, r3
        while (timer_count > 0)
    842c:	2b00      	cmp	r3, #0
    842e:	d02e      	beq.n	848e <SwTimerStop+0xb6>
            if (timerId == currIndex)
    8430:	4294      	cmp	r4, r2
    8432:	d001      	beq.n	8438 <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    8434:	0011      	movs	r1, r2
    8436:	e7f4      	b.n	8422 <SwTimerStop+0x4a>
                if (timerId == runningTimerQueueHead)
    8438:	42a6      	cmp	r6, r4
    843a:	d01d      	beq.n	8478 <SwTimerStop+0xa0>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    843c:	4b3a      	ldr	r3, [pc, #232]	; (8528 <SwTimerStop+0x150>)
    843e:	0122      	lsls	r2, r4, #4
    8440:	189a      	adds	r2, r3, r2
    8442:	7b12      	ldrb	r2, [r2, #12]
    8444:	0109      	lsls	r1, r1, #4
    8446:	1859      	adds	r1, r3, r1
    8448:	730a      	strb	r2, [r1, #12]
                swTimers[timerId].nextTimer  = SWTIMER_INVALID;
    844a:	0122      	lsls	r2, r4, #4
    844c:	4b36      	ldr	r3, [pc, #216]	; (8528 <SwTimerStop+0x150>)
    844e:	189b      	adds	r3, r3, r2
    8450:	22ff      	movs	r2, #255	; 0xff
    8452:	731a      	strb	r2, [r3, #12]
            runningTimers--;
    8454:	4a32      	ldr	r2, [pc, #200]	; (8520 <SwTimerStop+0x148>)
    8456:	7813      	ldrb	r3, [r2, #0]
    8458:	3b01      	subs	r3, #1
    845a:	b2db      	uxtb	r3, r3
    845c:	7013      	strb	r3, [r2, #0]
        swTimers[timerId].timerCb = NULL;
    845e:	0124      	lsls	r4, r4, #4
    8460:	4b31      	ldr	r3, [pc, #196]	; (8528 <SwTimerStop+0x150>)
    8462:	191c      	adds	r4, r3, r4
    8464:	2300      	movs	r3, #0
    8466:	6063      	str	r3, [r4, #4]
        swTimers[timerId].paramCb = NULL;
    8468:	60a3      	str	r3, [r4, #8]
        swTimers[timerId].loaded = false;
    846a:	7363      	strb	r3, [r4, #13]
	if (cpu_irq_is_enabled_flags(flags))
    846c:	33ff      	adds	r3, #255	; 0xff
        return LORAWAN_SUCCESS;
    846e:	2008      	movs	r0, #8
    8470:	422b      	tst	r3, r5
    8472:	d0b7      	beq.n	83e4 <SwTimerStop+0xc>
    8474:	2301      	movs	r3, #1
    8476:	e040      	b.n	84fa <SwTimerStop+0x122>
                    common_tc_compare_stop();
    8478:	4b2c      	ldr	r3, [pc, #176]	; (852c <SwTimerStop+0x154>)
    847a:	4798      	blx	r3
                    runningTimerQueueHead = swTimers[timerId].nextTimer;
    847c:	0122      	lsls	r2, r4, #4
    847e:	4b2a      	ldr	r3, [pc, #168]	; (8528 <SwTimerStop+0x150>)
    8480:	189b      	adds	r3, r3, r2
    8482:	7b18      	ldrb	r0, [r3, #12]
    8484:	4b27      	ldr	r3, [pc, #156]	; (8524 <SwTimerStop+0x14c>)
    8486:	6018      	str	r0, [r3, #0]
                    loadHwTimer(runningTimerQueueHead);
    8488:	4b29      	ldr	r3, [pc, #164]	; (8530 <SwTimerStop+0x158>)
    848a:	4798      	blx	r3
    848c:	e7dd      	b.n	844a <SwTimerStop+0x72>
        prevIndex = currIndex = expiredTimerQueueHead;
    848e:	4b29      	ldr	r3, [pc, #164]	; (8534 <SwTimerStop+0x15c>)
    8490:	6818      	ldr	r0, [r3, #0]
    8492:	b2c2      	uxtb	r2, r0
        while (SWTIMER_INVALID != currIndex)
    8494:	2aff      	cmp	r2, #255	; 0xff
    8496:	d02c      	beq.n	84f2 <SwTimerStop+0x11a>
            if (timerId == currIndex)
    8498:	4294      	cmp	r4, r2
    849a:	d009      	beq.n	84b0 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    849c:	4922      	ldr	r1, [pc, #136]	; (8528 <SwTimerStop+0x150>)
    849e:	0113      	lsls	r3, r2, #4
    84a0:	18cb      	adds	r3, r1, r3
    84a2:	7b1b      	ldrb	r3, [r3, #12]
        while (SWTIMER_INVALID != currIndex)
    84a4:	2bff      	cmp	r3, #255	; 0xff
    84a6:	d024      	beq.n	84f2 <SwTimerStop+0x11a>
            if (timerId == currIndex)
    84a8:	429c      	cmp	r4, r3
    84aa:	d001      	beq.n	84b0 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    84ac:	001a      	movs	r2, r3
    84ae:	e7f6      	b.n	849e <SwTimerStop+0xc6>
                if (timerId == expiredTimerQueueHead)
    84b0:	42a0      	cmp	r0, r4
    84b2:	d00d      	beq.n	84d0 <SwTimerStop+0xf8>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    84b4:	4b1c      	ldr	r3, [pc, #112]	; (8528 <SwTimerStop+0x150>)
    84b6:	0121      	lsls	r1, r4, #4
    84b8:	1859      	adds	r1, r3, r1
    84ba:	7b09      	ldrb	r1, [r1, #12]
    84bc:	0110      	lsls	r0, r2, #4
    84be:	181b      	adds	r3, r3, r0
    84c0:	7319      	strb	r1, [r3, #12]
                    if (timerId == expiredTimerQueueTail)
    84c2:	4b1d      	ldr	r3, [pc, #116]	; (8538 <SwTimerStop+0x160>)
    84c4:	681b      	ldr	r3, [r3, #0]
    84c6:	429c      	cmp	r4, r3
    84c8:	d1c9      	bne.n	845e <SwTimerStop+0x86>
                        expiredTimerQueueTail = prevIndex;
    84ca:	4b1b      	ldr	r3, [pc, #108]	; (8538 <SwTimerStop+0x160>)
    84cc:	601a      	str	r2, [r3, #0]
    84ce:	e7c6      	b.n	845e <SwTimerStop+0x86>
                    if (expiredTimerQueueHead == expiredTimerQueueTail)
    84d0:	4b19      	ldr	r3, [pc, #100]	; (8538 <SwTimerStop+0x160>)
    84d2:	681b      	ldr	r3, [r3, #0]
    84d4:	4298      	cmp	r0, r3
    84d6:	d006      	beq.n	84e6 <SwTimerStop+0x10e>
                        expiredTimerQueueHead = swTimers[expiredTimerQueueHead].nextTimer;
    84d8:	0100      	lsls	r0, r0, #4
    84da:	4b13      	ldr	r3, [pc, #76]	; (8528 <SwTimerStop+0x150>)
    84dc:	1818      	adds	r0, r3, r0
    84de:	7b02      	ldrb	r2, [r0, #12]
    84e0:	4b14      	ldr	r3, [pc, #80]	; (8534 <SwTimerStop+0x15c>)
    84e2:	601a      	str	r2, [r3, #0]
    84e4:	e7bb      	b.n	845e <SwTimerStop+0x86>
                        expiredTimerQueueHead = expiredTimerQueueTail = SWTIMER_INVALID;
    84e6:	23ff      	movs	r3, #255	; 0xff
    84e8:	4a13      	ldr	r2, [pc, #76]	; (8538 <SwTimerStop+0x160>)
    84ea:	6013      	str	r3, [r2, #0]
    84ec:	4a11      	ldr	r2, [pc, #68]	; (8534 <SwTimerStop+0x15c>)
    84ee:	6013      	str	r3, [r2, #0]
    84f0:	e7b5      	b.n	845e <SwTimerStop+0x86>
    84f2:	23ff      	movs	r3, #255	; 0xff
    84f4:	422b      	tst	r3, r5
    84f6:	d00a      	beq.n	850e <SwTimerStop+0x136>
    84f8:	2300      	movs	r3, #0
		cpu_irq_enable();
    84fa:	2101      	movs	r1, #1
    84fc:	4a06      	ldr	r2, [pc, #24]	; (8518 <SwTimerStop+0x140>)
    84fe:	7011      	strb	r1, [r2, #0]
    8500:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    8504:	b662      	cpsie	i
    if (timerStopReqStatus)
    8506:	2b00      	cmp	r3, #0
    8508:	d103      	bne.n	8512 <SwTimerStop+0x13a>
    return LORAWAN_INVALID_REQUEST;
    850a:	2015      	movs	r0, #21
    850c:	e76a      	b.n	83e4 <SwTimerStop+0xc>
    850e:	2015      	movs	r0, #21
    8510:	e768      	b.n	83e4 <SwTimerStop+0xc>
        return LORAWAN_SUCCESS;
    8512:	2008      	movs	r0, #8
    8514:	e766      	b.n	83e4 <SwTimerStop+0xc>
    8516:	46c0      	nop			; (mov r8, r8)
    8518:	20000008 	.word	0x20000008
    851c:	00007f49 	.word	0x00007f49
    8520:	20000f84 	.word	0x20000f84
    8524:	20000f80 	.word	0x20000f80
    8528:	20001650 	.word	0x20001650
    852c:	0000a0f9 	.word	0x0000a0f9
    8530:	00007eb1 	.word	0x00007eb1
    8534:	20000f78 	.word	0x20000f78
    8538:	20000f7c 	.word	0x20000f7c

0000853c <SwTimerRunRemainingTime>:
{
    853c:	b5f0      	push	{r4, r5, r6, r7, lr}
    853e:	b083      	sub	sp, #12
    8540:	0005      	movs	r5, r0
    void * timerCb = (void*)(swTimers[runningTimerQueueHead].timerCb);
    8542:	4b0b      	ldr	r3, [pc, #44]	; (8570 <SwTimerRunRemainingTime+0x34>)
    8544:	681c      	ldr	r4, [r3, #0]
    8546:	0122      	lsls	r2, r4, #4
    8548:	4b0a      	ldr	r3, [pc, #40]	; (8574 <SwTimerRunRemainingTime+0x38>)
    854a:	189b      	adds	r3, r3, r2
    854c:	685e      	ldr	r6, [r3, #4]
    void *paramCb = swTimers[runningTimerQueueHead].paramCb;
    854e:	689f      	ldr	r7, [r3, #8]
    uint8_t timerId = runningTimerQueueHead;
    8550:	b2e4      	uxtb	r4, r4
    if (LORAWAN_SUCCESS == SwTimerStop(runningTimerQueueHead))
    8552:	0020      	movs	r0, r4
    8554:	4b08      	ldr	r3, [pc, #32]	; (8578 <SwTimerRunRemainingTime+0x3c>)
    8556:	4798      	blx	r3
    8558:	2808      	cmp	r0, #8
    855a:	d001      	beq.n	8560 <SwTimerRunRemainingTime+0x24>
}
    855c:	b003      	add	sp, #12
    855e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        SwTimerStart(timerId, offset, SW_TIMEOUT_RELATIVE, timerCb, paramCb);
    8560:	9700      	str	r7, [sp, #0]
    8562:	0033      	movs	r3, r6
    8564:	2200      	movs	r2, #0
    8566:	0029      	movs	r1, r5
    8568:	0020      	movs	r0, r4
    856a:	4c04      	ldr	r4, [pc, #16]	; (857c <SwTimerRunRemainingTime+0x40>)
    856c:	47a0      	blx	r4
}
    856e:	e7f5      	b.n	855c <SwTimerRunRemainingTime+0x20>
    8570:	20000f80 	.word	0x20000f80
    8574:	20001650 	.word	0x20001650
    8578:	000083d9 	.word	0x000083d9
    857c:	000080cd 	.word	0x000080cd

00008580 <SystemTimerSuspend>:

/**************************************************************************//**
\brief Suspends the software timer
******************************************************************************/
void SystemTimerSuspend(void)
{
    8580:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    8582:	4b07      	ldr	r3, [pc, #28]	; (85a0 <SystemTimerSuspend+0x20>)
    8584:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    8586:	4b07      	ldr	r3, [pc, #28]	; (85a4 <SystemTimerSuspend+0x24>)
    8588:	881d      	ldrh	r5, [r3, #0]
    858a:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    858c:	4b06      	ldr	r3, [pc, #24]	; (85a8 <SystemTimerSuspend+0x28>)
    858e:	4798      	blx	r3
    sysTimeLastKnown = gettime();
    8590:	4b06      	ldr	r3, [pc, #24]	; (85ac <SystemTimerSuspend+0x2c>)
    time |= (uint64_t) common_tc_read_count();
    8592:	4328      	orrs	r0, r5
    8594:	6018      	str	r0, [r3, #0]
    8596:	605c      	str	r4, [r3, #4]
    common_tc_stop();
    8598:	4b05      	ldr	r3, [pc, #20]	; (85b0 <SystemTimerSuspend+0x30>)
    859a:	4798      	blx	r3
}
    859c:	bd70      	pop	{r4, r5, r6, pc}
    859e:	46c0      	nop			; (mov r8, r8)
    85a0:	200017e4 	.word	0x200017e4
    85a4:	200017e0 	.word	0x200017e0
    85a8:	0000a0ad 	.word	0x0000a0ad
    85ac:	20000f88 	.word	0x20000f88
    85b0:	0000a139 	.word	0x0000a139

000085b4 <SystemTimerSync>:
/**************************************************************************//**
\brief Resumes the software timer by offseting it with given time
\param[in] timeToSync Amount of duration to offset from known system time
******************************************************************************/
void SystemTimerSync(uint64_t timeToSync)
{
    85b4:	b570      	push	{r4, r5, r6, lr}
    uint8_t timerId;
    uint16_t adjustOffset;

    sysTimeLastKnown += timeToSync;
    85b6:	4b22      	ldr	r3, [pc, #136]	; (8640 <SystemTimerSync+0x8c>)
    85b8:	681c      	ldr	r4, [r3, #0]
    85ba:	685d      	ldr	r5, [r3, #4]
    85bc:	1900      	adds	r0, r0, r4
    85be:	4169      	adcs	r1, r5
    85c0:	6018      	str	r0, [r3, #0]
    85c2:	6059      	str	r1, [r3, #4]

    /* 1. Update system time */
    sysTimeOvf = (uint32_t) (sysTimeLastKnown >> 32);
    85c4:	4b1f      	ldr	r3, [pc, #124]	; (8644 <SystemTimerSync+0x90>)
    85c6:	6019      	str	r1, [r3, #0]
    sysTime = (uint16_t) ((sysTimeLastKnown >> SWTIMER_SYSTIME_SHIFTMASK) & 0xffff);
    85c8:	0c02      	lsrs	r2, r0, #16
    85ca:	4b1f      	ldr	r3, [pc, #124]	; (8648 <SystemTimerSync+0x94>)
    85cc:	801a      	strh	r2, [r3, #0]

    /* 2. Adjust expiration of running timers */
    adjustOffset = (uint16_t) sysTimeLastKnown;
    85ce:	b280      	uxth	r0, r0
    timerId = runningTimerQueueHead;
    85d0:	4b1e      	ldr	r3, [pc, #120]	; (864c <SystemTimerSync+0x98>)
    85d2:	781b      	ldrb	r3, [r3, #0]
    for (uint8_t index = 0; index < runningTimers; index++)
    85d4:	4a1e      	ldr	r2, [pc, #120]	; (8650 <SystemTimerSync+0x9c>)
    85d6:	7812      	ldrb	r2, [r2, #0]
    85d8:	2a00      	cmp	r2, #0
    85da:	d012      	beq.n	8602 <SystemTimerSync+0x4e>
    85dc:	2200      	movs	r2, #0
    {
        if (SWTIMER_INVALID != timerId)
        {
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    85de:	4c1d      	ldr	r4, [pc, #116]	; (8654 <SystemTimerSync+0xa0>)
    for (uint8_t index = 0; index < runningTimers; index++)
    85e0:	4d1b      	ldr	r5, [pc, #108]	; (8650 <SystemTimerSync+0x9c>)
    85e2:	e005      	b.n	85f0 <SystemTimerSync+0x3c>
    85e4:	3201      	adds	r2, #1
    85e6:	b2d2      	uxtb	r2, r2
    85e8:	7829      	ldrb	r1, [r5, #0]
    85ea:	b2c9      	uxtb	r1, r1
    85ec:	4291      	cmp	r1, r2
    85ee:	d908      	bls.n	8602 <SystemTimerSync+0x4e>
        if (SWTIMER_INVALID != timerId)
    85f0:	2bff      	cmp	r3, #255	; 0xff
    85f2:	d0f7      	beq.n	85e4 <SystemTimerSync+0x30>
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    85f4:	011b      	lsls	r3, r3, #4
    85f6:	5919      	ldr	r1, [r3, r4]
    85f8:	1a09      	subs	r1, r1, r0
    85fa:	5119      	str	r1, [r3, r4]
            timerId = swTimers[timerId].nextTimer;
    85fc:	18e3      	adds	r3, r4, r3
    85fe:	7b1b      	ldrb	r3, [r3, #12]
    8600:	e7f0      	b.n	85e4 <SystemTimerSync+0x30>
        }
    }

    /* 3. Start hardware timer */
    common_tc_init();
    8602:	4b15      	ldr	r3, [pc, #84]	; (8658 <SystemTimerSync+0xa4>)
    8604:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    8606:	4815      	ldr	r0, [pc, #84]	; (865c <SystemTimerSync+0xa8>)
    8608:	4b15      	ldr	r3, [pc, #84]	; (8660 <SystemTimerSync+0xac>)
    860a:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    860c:	4815      	ldr	r0, [pc, #84]	; (8664 <SystemTimerSync+0xb0>)
    860e:	4b16      	ldr	r3, [pc, #88]	; (8668 <SystemTimerSync+0xb4>)
    8610:	4798      	blx	r3

    /* 4. Resume timer queue operations */
    if (runningTimers && (SWTIMER_INVALID != runningTimerQueueHead))
    8612:	4b0f      	ldr	r3, [pc, #60]	; (8650 <SystemTimerSync+0x9c>)
    8614:	781b      	ldrb	r3, [r3, #0]
    8616:	2b00      	cmp	r3, #0
    8618:	d009      	beq.n	862e <SystemTimerSync+0x7a>
    861a:	4b0c      	ldr	r3, [pc, #48]	; (864c <SystemTimerSync+0x98>)
    861c:	681b      	ldr	r3, [r3, #0]
    861e:	2bff      	cmp	r3, #255	; 0xff
    8620:	d005      	beq.n	862e <SystemTimerSync+0x7a>
    {
        uint32_t remainingTime = SwTimerNextExpiryDuration();
    8622:	4b12      	ldr	r3, [pc, #72]	; (866c <SystemTimerSync+0xb8>)
    8624:	4798      	blx	r3

        if (SWTIMER_MIN_TIMEOUT > remainingTime)
    8626:	28fe      	cmp	r0, #254	; 0xfe
    8628:	d902      	bls.n	8630 <SystemTimerSync+0x7c>
        else
        {
            /*
            * There is some time left in head timer, so restart it.
            */
            SwTimerRunRemainingTime(remainingTime);
    862a:	4b11      	ldr	r3, [pc, #68]	; (8670 <SystemTimerSync+0xbc>)
    862c:	4798      	blx	r3
        }
    }
}
    862e:	bd70      	pop	{r4, r5, r6, pc}
            isTimerTriggered = true;
    8630:	2201      	movs	r2, #1
    8632:	4b10      	ldr	r3, [pc, #64]	; (8674 <SystemTimerSync+0xc0>)
    8634:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    8636:	2001      	movs	r0, #1
    8638:	4b0f      	ldr	r3, [pc, #60]	; (8678 <SystemTimerSync+0xc4>)
    863a:	4798      	blx	r3
    863c:	e7f7      	b.n	862e <SystemTimerSync+0x7a>
    863e:	46c0      	nop			; (mov r8, r8)
    8640:	20000f88 	.word	0x20000f88
    8644:	200017e4 	.word	0x200017e4
    8648:	200017e0 	.word	0x200017e0
    864c:	20000f80 	.word	0x20000f80
    8650:	20000f84 	.word	0x20000f84
    8654:	20001650 	.word	0x20001650
    8658:	0000a1c1 	.word	0x0000a1c1
    865c:	00007df9 	.word	0x00007df9
    8660:	0000a245 	.word	0x0000a245
    8664:	00007dd1 	.word	0x00007dd1
    8668:	0000a251 	.word	0x0000a251
    866c:	000082bd 	.word	0x000082bd
    8670:	0000853d 	.word	0x0000853d
    8674:	200017e2 	.word	0x200017e2
    8678:	000086f9 	.word	0x000086f9

0000867c <Stack_Init>:
/**************************************************************************//**
\brief Initializes the system. This is the first stack function to be called
       by the application in the main() function.
******************************************************************************/
void Stack_Init(void)
{
    867c:	b510      	push	{r4, lr}
	
	/* LORAWAN_Init() should have been called form here, 
	   but parser application has a round-about way to call it now */
 
	/* Post application task to initiate the execution from there */
	SYSTEM_PostTask(APP_TASK_ID);
    867e:	2010      	movs	r0, #16
    8680:	4b01      	ldr	r3, [pc, #4]	; (8688 <Stack_Init+0xc>)
    8682:	4798      	blx	r3
}
    8684:	bd10      	pop	{r4, pc}
    8686:	46c0      	nop			; (mov r8, r8)
    8688:	000086f9 	.word	0x000086f9

0000868c <SYSTEM_RunTasks>:
/************************************************************************/
/*********************************************************************//**
\brief System tasks execution entry point
*************************************************************************/
void SYSTEM_RunTasks(void)
{
    868c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if ((1 << SYSTEM_TASK_ID_COUNT) > sysTaskFlag)
    868e:	4b16      	ldr	r3, [pc, #88]	; (86e8 <SYSTEM_RunTasks+0x5c>)
    8690:	881b      	ldrh	r3, [r3, #0]
    8692:	b29b      	uxth	r3, r3
    8694:	2b1f      	cmp	r3, #31
    8696:	d922      	bls.n	86de <SYSTEM_RunTasks+0x52>
    8698:	e7fe      	b.n	8698 <SYSTEM_RunTasks+0xc>
    { /* Only valid task bits are set */
        while (sysTaskFlag)
        { /* One or more task are pending to execute */
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
            {
                if ((1 << taskId) & sysTaskFlag)
    869a:	2500      	movs	r5, #0
                    /*
                    * Reset the task bit since it is to be executed now.
                    * It is done inside atomic section to avoid any interrupt context
                    * corrupting the bits.
                    */
                    ATOMIC_SECTION_ENTER
    869c:	4b13      	ldr	r3, [pc, #76]	; (86ec <SYSTEM_RunTasks+0x60>)
    869e:	4798      	blx	r3
                    sysTaskFlag &= ~(1 << taskId);
    86a0:	4911      	ldr	r1, [pc, #68]	; (86e8 <SYSTEM_RunTasks+0x5c>)
    86a2:	880b      	ldrh	r3, [r1, #0]
    86a4:	2201      	movs	r2, #1
    86a6:	40aa      	lsls	r2, r5
    86a8:	4393      	bics	r3, r2
    86aa:	800b      	strh	r3, [r1, #0]
                    ATOMIC_SECTION_EXIT
    86ac:	4b10      	ldr	r3, [pc, #64]	; (86f0 <SYSTEM_RunTasks+0x64>)
    86ae:	4798      	blx	r3

                    /* Return value is not used now, can be used later */
                    taskHandlers[taskId]();
    86b0:	00ad      	lsls	r5, r5, #2
    86b2:	4b10      	ldr	r3, [pc, #64]	; (86f4 <SYSTEM_RunTasks+0x68>)
    86b4:	58eb      	ldr	r3, [r5, r3]
    86b6:	4798      	blx	r3
                if ((1 << taskId) & sysTaskFlag)
    86b8:	2101      	movs	r1, #1
        while (sysTaskFlag)
    86ba:	883b      	ldrh	r3, [r7, #0]
    86bc:	b29b      	uxth	r3, r3
    86be:	2b00      	cmp	r3, #0
    86c0:	d011      	beq.n	86e6 <SYSTEM_RunTasks+0x5a>
                if ((1 << taskId) & sysTaskFlag)
    86c2:	8823      	ldrh	r3, [r4, #0]
    86c4:	420b      	tst	r3, r1
    86c6:	d1e8      	bne.n	869a <SYSTEM_RunTasks+0xe>
    86c8:	2201      	movs	r2, #1
    86ca:	8833      	ldrh	r3, [r6, #0]
    86cc:	b29b      	uxth	r3, r3
    86ce:	0015      	movs	r5, r2
    86d0:	4113      	asrs	r3, r2
    86d2:	4219      	tst	r1, r3
    86d4:	d1e2      	bne.n	869c <SYSTEM_RunTasks+0x10>
    86d6:	3201      	adds	r2, #1
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
    86d8:	2a05      	cmp	r2, #5
    86da:	d1f6      	bne.n	86ca <SYSTEM_RunTasks+0x3e>
    86dc:	e7ed      	b.n	86ba <SYSTEM_RunTasks+0x2e>
        while (sysTaskFlag)
    86de:	4f02      	ldr	r7, [pc, #8]	; (86e8 <SYSTEM_RunTasks+0x5c>)
                if ((1 << taskId) & sysTaskFlag)
    86e0:	003c      	movs	r4, r7
    86e2:	003e      	movs	r6, r7
    86e4:	e7e8      	b.n	86b8 <SYSTEM_RunTasks+0x2c>
        * Can happen only due to corruption, so halt
        * TODO : replace this with assert implementation
        */
        while(1);
    }
}
    86e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    86e8:	20000f90 	.word	0x20000f90
    86ec:	0000419d 	.word	0x0000419d
    86f0:	000041a9 	.word	0x000041a9
    86f4:	0001a000 	.word	0x0001a000

000086f8 <SYSTEM_PostTask>:

\param[in] task - ID of the posted task.
*************************************************************************/

void SYSTEM_PostTask(SYSTEM_Task_t task)
{
    86f8:	b510      	push	{r4, lr}
    86fa:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    86fc:	4b04      	ldr	r3, [pc, #16]	; (8710 <SYSTEM_PostTask+0x18>)
    86fe:	4798      	blx	r3
    sysTaskFlag |= task;
    8700:	4b04      	ldr	r3, [pc, #16]	; (8714 <SYSTEM_PostTask+0x1c>)
    8702:	8818      	ldrh	r0, [r3, #0]
    8704:	4320      	orrs	r0, r4
    8706:	8018      	strh	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    8708:	4b03      	ldr	r3, [pc, #12]	; (8718 <SYSTEM_PostTask+0x20>)
    870a:	4798      	blx	r3
}
    870c:	bd10      	pop	{r4, pc}
    870e:	46c0      	nop			; (mov r8, r8)
    8710:	0000419d 	.word	0x0000419d
    8714:	20000f90 	.word	0x20000f90
    8718:	000041a9 	.word	0x000041a9

0000871c <SYSTEM_ReadyToSleep>:

\return 'true' if the system is ready, 'false' otherwise
*************************************************************************/
bool SYSTEM_ReadyToSleep(void)
{
    return !(sysTaskFlag & 0xffff);
    871c:	4b03      	ldr	r3, [pc, #12]	; (872c <SYSTEM_ReadyToSleep+0x10>)
    871e:	8818      	ldrh	r0, [r3, #0]
    8720:	b280      	uxth	r0, r0
    8722:	4243      	negs	r3, r0
    8724:	4158      	adcs	r0, r3
    8726:	b2c0      	uxtb	r0, r0
}
    8728:	4770      	bx	lr
    872a:	46c0      	nop			; (mov r8, r8)
    872c:	20000f90 	.word	0x20000f90

00008730 <Radio_WriteMode>:
\param newModulation	- Sets the modulation.
\param blocking			- Sets if its blocking call or not.
\return					- none.
*************************************************************************/
void Radio_WriteMode(RadioMode_t newMode, RadioModulation_t newModulation, uint8_t blocking)
{
    8730:	b5f0      	push	{r4, r5, r6, r7, lr}
    8732:	46d6      	mov	lr, sl
    8734:	464f      	mov	r7, r9
    8736:	b580      	push	{r7, lr}
    8738:	b083      	sub	sp, #12
    873a:	9201      	str	r2, [sp, #4]
    uint8_t opMode;
    uint8_t dioMapping;
    RadioModulation_t currentModulation;
    RadioMode_t currentMode;

    if ((MODULATION_FSK == newModulation) &&
    873c:	2900      	cmp	r1, #0
    873e:	d102      	bne.n	8746 <Radio_WriteMode+0x16>
    8740:	1f83      	subs	r3, r0, #6
    8742:	2b01      	cmp	r3, #1
    8744:	d92a      	bls.n	879c <Radio_WriteMode+0x6c>
        // Unavailable modes for FSK. Just return.
        return;
    }

    // Sanity enforcement on parameters
    newMode &= 0x07;
    8746:	2307      	movs	r3, #7
    8748:	4699      	mov	r9, r3
    874a:	001c      	movs	r4, r3
    874c:	4004      	ands	r4, r0
    newModulation &= 0x01;
    874e:	2601      	movs	r6, #1
    8750:	400e      	ands	r6, r1

    opMode = RADIO_RegisterRead(REG_OPMODE);
    8752:	2001      	movs	r0, #1
    8754:	4b2b      	ldr	r3, [pc, #172]	; (8804 <Radio_WriteMode+0xd4>)
    8756:	4798      	blx	r3
    8758:	0005      	movs	r5, r0
    875a:	0007      	movs	r7, r0

    if ((opMode & 0x80) != 0)
    875c:	b243      	sxtb	r3, r0
    875e:	469a      	mov	sl, r3
    else
    {
        currentModulation = MODULATION_FSK;
    }

    currentMode = opMode & 0x07;
    8760:	464b      	mov	r3, r9
    8762:	4003      	ands	r3, r0

    // If we need to change modulation, we need to do this in sleep mode.
    // Otherwise, we can go straight to changing the current mode to newMode.
    if (newModulation != currentModulation)
    8764:	4652      	mov	r2, sl
    8766:	0fd2      	lsrs	r2, r2, #31
    8768:	4296      	cmp	r6, r2
    876a:	d00a      	beq.n	8782 <Radio_WriteMode+0x52>
    {
        // Go to sleep
        if (MODE_SLEEP != currentMode)
    876c:	2b00      	cmp	r3, #0
    876e:	d11a      	bne.n	87a6 <Radio_WriteMode+0x76>
            // Clear mode bits, effectively going to sleep
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
            currentMode = MODE_SLEEP;
        }
        // Change modulation
        if (MODULATION_FSK == newModulation)
    8770:	2e00      	cmp	r6, #0
    8772:	d11e      	bne.n	87b2 <Radio_WriteMode+0x82>
        {
            // Clear MSB and sleep bits to make it stay in sleep
            opMode = opMode & (~0x87);
    8774:	2778      	movs	r7, #120	; 0x78
    8776:	402f      	ands	r7, r5
        else
        {
            // LoRa mode. Set MSB and clear sleep bits to make it stay in sleep
            opMode = 0x80 | (opMode & (~0x87));
        }
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    8778:	0039      	movs	r1, r7
    877a:	2001      	movs	r0, #1
    877c:	4b22      	ldr	r3, [pc, #136]	; (8808 <Radio_WriteMode+0xd8>)
    877e:	4798      	blx	r3
    8780:	2300      	movs	r3, #0

    // From here on currentModulation is no longer current, we will use
    // newModulation instead as it reflects the chip configuration.
    // opMode reflects the actual configuration of the chip.

    if (newMode != currentMode)
    8782:	42a3      	cmp	r3, r4
    8784:	d00a      	beq.n	879c <Radio_WriteMode+0x6c>
    {
        // If we need to block until the mode switch is ready, configure the
        // DIO5 pin to relay this information.
        if ((MODE_SLEEP != newMode) && (1 == blocking))
    8786:	2c00      	cmp	r4, #0
    8788:	d030      	beq.n	87ec <Radio_WriteMode+0xbc>
    878a:	9b01      	ldr	r3, [sp, #4]
    878c:	2b01      	cmp	r3, #1
    878e:	d016      	beq.n	87be <Radio_WriteMode+0x8e>
            }
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
        }

        // Do the actual mode switch.
        opMode &= ~0x07;                // Clear old mode bits
    8790:	21f8      	movs	r1, #248	; 0xf8
    8792:	4039      	ands	r1, r7
        opMode |= newMode;              // Set new mode bits
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    8794:	4321      	orrs	r1, r4
    8796:	2001      	movs	r0, #1
    8798:	4b1b      	ldr	r3, [pc, #108]	; (8808 <Radio_WriteMode+0xd8>)
    879a:	4798      	blx	r3
                SystemBlockingWaitMs(1);
            }
        }
    }
#endif
}
    879c:	b003      	add	sp, #12
    879e:	bc0c      	pop	{r2, r3}
    87a0:	4691      	mov	r9, r2
    87a2:	469a      	mov	sl, r3
    87a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
    87a6:	21f8      	movs	r1, #248	; 0xf8
    87a8:	4001      	ands	r1, r0
    87aa:	2001      	movs	r0, #1
    87ac:	4b16      	ldr	r3, [pc, #88]	; (8808 <Radio_WriteMode+0xd8>)
    87ae:	4798      	blx	r3
    87b0:	e7de      	b.n	8770 <Radio_WriteMode+0x40>
            opMode = 0x80 | (opMode & (~0x87));
    87b2:	2778      	movs	r7, #120	; 0x78
    87b4:	4653      	mov	r3, sl
    87b6:	401f      	ands	r7, r3
    87b8:	2180      	movs	r1, #128	; 0x80
    87ba:	430f      	orrs	r7, r1
    87bc:	e7dc      	b.n	8778 <Radio_WriteMode+0x48>
            dioMapping = RADIO_RegisterRead(REG_DIOMAPPING2);
    87be:	2041      	movs	r0, #65	; 0x41
    87c0:	4b10      	ldr	r3, [pc, #64]	; (8804 <Radio_WriteMode+0xd4>)
    87c2:	4798      	blx	r3
            if (MODULATION_FSK == newModulation)
    87c4:	2e00      	cmp	r6, #0
    87c6:	d10e      	bne.n	87e6 <Radio_WriteMode+0xb6>
                dioMapping |= 0x30;     // DIO5 = 11 means ModeReady in FSK mode
    87c8:	2130      	movs	r1, #48	; 0x30
    87ca:	4301      	orrs	r1, r0
    87cc:	b2c9      	uxtb	r1, r1
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
    87ce:	2041      	movs	r0, #65	; 0x41
    87d0:	4d0d      	ldr	r5, [pc, #52]	; (8808 <Radio_WriteMode+0xd8>)
    87d2:	47a8      	blx	r5
        opMode &= ~0x07;                // Clear old mode bits
    87d4:	21f8      	movs	r1, #248	; 0xf8
    87d6:	4039      	ands	r1, r7
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    87d8:	4321      	orrs	r1, r4
    87da:	2001      	movs	r0, #1
    87dc:	47a8      	blx	r5
			   delay_ms(1);
    87de:	2001      	movs	r0, #1
    87e0:	4b0a      	ldr	r3, [pc, #40]	; (880c <Radio_WriteMode+0xdc>)
    87e2:	4798      	blx	r3
    87e4:	e7da      	b.n	879c <Radio_WriteMode+0x6c>
                dioMapping &= ~0x30;    // DIO5 = 00 means ModeReady in LoRa mode
    87e6:	21cf      	movs	r1, #207	; 0xcf
    87e8:	4001      	ands	r1, r0
    87ea:	e7f0      	b.n	87ce <Radio_WriteMode+0x9e>
        opMode &= ~0x07;                // Clear old mode bits
    87ec:	21f8      	movs	r1, #248	; 0xf8
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    87ee:	4039      	ands	r1, r7
    87f0:	2001      	movs	r0, #1
    87f2:	4b05      	ldr	r3, [pc, #20]	; (8808 <Radio_WriteMode+0xd8>)
    87f4:	4798      	blx	r3
        if (1 == blocking)
    87f6:	9b01      	ldr	r3, [sp, #4]
    87f8:	2b01      	cmp	r3, #1
    87fa:	d1cf      	bne.n	879c <Radio_WriteMode+0x6c>
                SystemBlockingWaitMs(1);
    87fc:	2001      	movs	r0, #1
    87fe:	4b04      	ldr	r3, [pc, #16]	; (8810 <Radio_WriteMode+0xe0>)
    8800:	4798      	blx	r3
    8802:	e7cb      	b.n	879c <Radio_WriteMode+0x6c>
    8804:	00003f4d 	.word	0x00003f4d
    8808:	00003f25 	.word	0x00003f25
    880c:	00000181 	.word	0x00000181
    8810:	00004181 	.word	0x00004181

00008814 <RADIO_FHSSChangeChannel>:

\param		- none	
\return		- none.
*************************************************************************/
void RADIO_FHSSChangeChannel(void)
{
    8814:	b500      	push	{lr}
    8816:	b083      	sub	sp, #12
    uint32_t freq;
    RADIO_RegisterRead(REG_LORA_IRQFLAGS);
    8818:	2012      	movs	r0, #18
    881a:	4b0d      	ldr	r3, [pc, #52]	; (8850 <RADIO_FHSSChangeChannel+0x3c>)
    881c:	4798      	blx	r3

    if (radioConfiguration.frequencyHopPeriod)
    881e:	4b0d      	ldr	r3, [pc, #52]	; (8854 <RADIO_FHSSChangeChannel+0x40>)
    8820:	8adb      	ldrh	r3, [r3, #22]
    8822:	2b00      	cmp	r3, #0
    8824:	d007      	beq.n	8836 <RADIO_FHSSChangeChannel+0x22>
    {
        if ((radioConfiguration.radioCallback) &&
    8826:	4b0b      	ldr	r3, [pc, #44]	; (8854 <RADIO_FHSSChangeChannel+0x40>)
    8828:	691b      	ldr	r3, [r3, #16]
    882a:	2b00      	cmp	r3, #0
    882c:	d003      	beq.n	8836 <RADIO_FHSSChangeChannel+0x22>
            (1 == radioCallbackMask.BitMask.radioFhssfreqCallback))
    882e:	4a0a      	ldr	r2, [pc, #40]	; (8858 <RADIO_FHSSChangeChannel+0x44>)
    8830:	7812      	ldrb	r2, [r2, #0]
        if ((radioConfiguration.radioCallback) &&
    8832:	0692      	lsls	r2, r2, #26
    8834:	d405      	bmi.n	8842 <RADIO_FHSSChangeChannel+0x2e>
            Radio_WriteFrequency(freq);
        }
    }

    // Clear FHSSChangeChannel interrupt
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 1 << SHIFT1);
    8836:	2102      	movs	r1, #2
    8838:	2012      	movs	r0, #18
    883a:	4b08      	ldr	r3, [pc, #32]	; (885c <RADIO_FHSSChangeChannel+0x48>)
    883c:	4798      	blx	r3
}
    883e:	b003      	add	sp, #12
    8840:	bd00      	pop	{pc}
            radioConfiguration.radioCallback(RADIO_FHSS_NEXT_FREQ_CALLBACK, (void *)&freq);
    8842:	a901      	add	r1, sp, #4
    8844:	2020      	movs	r0, #32
    8846:	4798      	blx	r3
            Radio_WriteFrequency(freq);
    8848:	9801      	ldr	r0, [sp, #4]
    884a:	4b05      	ldr	r3, [pc, #20]	; (8860 <RADIO_FHSSChangeChannel+0x4c>)
    884c:	4798      	blx	r3
    884e:	e7f2      	b.n	8836 <RADIO_FHSSChangeChannel+0x22>
    8850:	00003f4d 	.word	0x00003f4d
    8854:	200017e8 	.word	0x200017e8
    8858:	20001dd6 	.word	0x20001dd6
    885c:	00003f25 	.word	0x00003f25
    8860:	0000ebf1 	.word	0x0000ebf1

00008864 <RADIO_ReadRandom>:

\param		- none	
\return		- returns the random number generated.
*************************************************************************/
uint16_t RADIO_ReadRandom(void)
{
    8864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint16_t retVal;
    retVal = 0;
	
	// Turn on the RF switch.
	Radio_EnableRfControl(RADIO_RFCTRL_RX); 
    8866:	2000      	movs	r0, #0
    8868:	4b1a      	ldr	r3, [pc, #104]	; (88d4 <RADIO_ReadRandom+0x70>)
    886a:	4798      	blx	r3
	// Enabling Radio Clock
	Radio_SetClockInput();
    886c:	4b1a      	ldr	r3, [pc, #104]	; (88d8 <RADIO_ReadRandom+0x74>)
    886e:	4798      	blx	r3
	
    // Mask all interrupts, do many measurements of RSSI
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    8870:	2201      	movs	r2, #1
    8872:	2101      	movs	r1, #1
    8874:	2000      	movs	r0, #0
    8876:	4c19      	ldr	r4, [pc, #100]	; (88dc <RADIO_ReadRandom+0x78>)
    8878:	47a0      	blx	r4
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0xFF);
    887a:	21ff      	movs	r1, #255	; 0xff
    887c:	2011      	movs	r0, #17
    887e:	4b18      	ldr	r3, [pc, #96]	; (88e0 <RADIO_ReadRandom+0x7c>)
    8880:	4798      	blx	r3
    Radio_WriteMode(MODE_RXCONT, MODULATION_LORA, 1);
    8882:	2201      	movs	r2, #1
    8884:	2101      	movs	r1, #1
    8886:	2005      	movs	r0, #5
    8888:	47a0      	blx	r4
    888a:	2410      	movs	r4, #16
    retVal = 0;
    888c:	2500      	movs	r5, #0
    for (i = 0; i < 16; i++)
    {
        SystemBlockingWaitMs(1);
    888e:	4f15      	ldr	r7, [pc, #84]	; (88e4 <RADIO_ReadRandom+0x80>)
        retVal <<= SHIFT1;
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    8890:	4e15      	ldr	r6, [pc, #84]	; (88e8 <RADIO_ReadRandom+0x84>)
        SystemBlockingWaitMs(1);
    8892:	2001      	movs	r0, #1
    8894:	47b8      	blx	r7
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    8896:	202c      	movs	r0, #44	; 0x2c
    8898:	47b0      	blx	r6
    889a:	2301      	movs	r3, #1
    889c:	4018      	ands	r0, r3
        retVal <<= SHIFT1;
    889e:	006d      	lsls	r5, r5, #1
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    88a0:	4305      	orrs	r5, r0
    88a2:	b2ad      	uxth	r5, r5
    88a4:	3c01      	subs	r4, #1
    88a6:	b2e4      	uxtb	r4, r4
    for (i = 0; i < 16; i++)
    88a8:	2c00      	cmp	r4, #0
    88aa:	d1f2      	bne.n	8892 <RADIO_ReadRandom+0x2e>
    }
	
	// Turning off the RF switch now.
	Radio_DisableRfControl(RADIO_RFCTRL_RX);
    88ac:	2000      	movs	r0, #0
    88ae:	4b0f      	ldr	r3, [pc, #60]	; (88ec <RADIO_ReadRandom+0x88>)
    88b0:	4798      	blx	r3
	
    // Return radio to sleep
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    88b2:	2201      	movs	r2, #1
    88b4:	2101      	movs	r1, #1
    88b6:	2000      	movs	r0, #0
    88b8:	4b08      	ldr	r3, [pc, #32]	; (88dc <RADIO_ReadRandom+0x78>)
    88ba:	4798      	blx	r3
    // Clear interrupts in case any have been generated
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 0xFF);
    88bc:	21ff      	movs	r1, #255	; 0xff
    88be:	2012      	movs	r0, #18
    88c0:	4c07      	ldr	r4, [pc, #28]	; (88e0 <RADIO_ReadRandom+0x7c>)
    88c2:	47a0      	blx	r4
    // Unmask all interrupts
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0x00);
    88c4:	2100      	movs	r1, #0
    88c6:	2011      	movs	r0, #17
    88c8:	47a0      	blx	r4
	// Disabling Radio Clock save power
	Radio_ResetClockInput();
    88ca:	4b09      	ldr	r3, [pc, #36]	; (88f0 <RADIO_ReadRandom+0x8c>)
    88cc:	4798      	blx	r3
	
    return retVal;
}
    88ce:	0028      	movs	r0, r5
    88d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    88d2:	46c0      	nop			; (mov r8, r8)
    88d4:	0000f4ad 	.word	0x0000f4ad
    88d8:	0000f95d 	.word	0x0000f95d
    88dc:	00008731 	.word	0x00008731
    88e0:	00003f25 	.word	0x00003f25
    88e4:	00004181 	.word	0x00004181
    88e8:	00003f4d 	.word	0x00003f4d
    88ec:	0000f5d5 	.word	0x0000f5d5
    88f0:	0000f991 	.word	0x0000f991

000088f4 <Radio_ReadFSKRssi>:

\param rssi	- The RSSI measured in the channel.
\return		- ERR_NONE. Other types are not used now.
*************************************************************************/
RadioError_t Radio_ReadFSKRssi(int16_t *rssi)
{	
    88f4:	b510      	push	{r4, lr}
    88f6:	0004      	movs	r4, r0
#ifdef UT
	*rssi = testRssi;
#else // UT
	*rssi = -(RADIO_RegisterRead(REG_FSK_RSSIVALUE) >> 1);
    88f8:	2011      	movs	r0, #17
    88fa:	4b04      	ldr	r3, [pc, #16]	; (890c <Radio_ReadFSKRssi+0x18>)
    88fc:	4798      	blx	r3
    88fe:	0840      	lsrs	r0, r0, #1
    8900:	b2c0      	uxtb	r0, r0
    8902:	4240      	negs	r0, r0
    8904:	8020      	strh	r0, [r4, #0]
#endif // UT
	
	return ERR_NONE;
}
    8906:	2000      	movs	r0, #0
    8908:	bd10      	pop	{r4, pc}
    890a:	46c0      	nop			; (mov r8, r8)
    890c:	00003f4d 	.word	0x00003f4d

00008910 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    8910:	b510      	push	{r4, lr}
	tmr_cca_callback();
    8912:	4b01      	ldr	r3, [pc, #4]	; (8918 <tc_cca_callback+0x8>)
    8914:	4798      	blx	r3
}
    8916:	bd10      	pop	{r4, pc}
    8918:	0000a229 	.word	0x0000a229

0000891c <tc_ovf_callback>:
{
    891c:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    891e:	4b01      	ldr	r3, [pc, #4]	; (8924 <tc_ovf_callback+0x8>)
    8920:	4798      	blx	r3
}
    8922:	bd10      	pop	{r4, pc}
    8924:	0000a1e1 	.word	0x0000a1e1

00008928 <tmr_read_count>:
{
    8928:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    892a:	4802      	ldr	r0, [pc, #8]	; (8934 <tmr_read_count+0xc>)
    892c:	4b02      	ldr	r3, [pc, #8]	; (8938 <tmr_read_count+0x10>)
    892e:	4798      	blx	r3
    8930:	b280      	uxth	r0, r0
}
    8932:	bd10      	pop	{r4, pc}
    8934:	2000187c 	.word	0x2000187c
    8938:	00003695 	.word	0x00003695

0000893c <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    893c:	4b03      	ldr	r3, [pc, #12]	; (894c <tmr_disable_cc_interrupt+0x10>)
    893e:	2110      	movs	r1, #16
    8940:	681a      	ldr	r2, [r3, #0]
    8942:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    8944:	7e5a      	ldrb	r2, [r3, #25]
    8946:	438a      	bics	r2, r1
    8948:	765a      	strb	r2, [r3, #25]
}
    894a:	4770      	bx	lr
    894c:	2000187c 	.word	0x2000187c

00008950 <tmr_enable_cc_interrupt>:
{
    8950:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    8952:	4c0b      	ldr	r4, [pc, #44]	; (8980 <tmr_enable_cc_interrupt+0x30>)
	if (status_flags & TC_STATUS_COUNT_OVERFLOW) {
		int_flags |= TC_INTFLAG_OVF;
	}

	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = int_flags;
    8954:	2510      	movs	r5, #16
    8956:	6823      	ldr	r3, [r4, #0]
    8958:	729d      	strb	r5, [r3, #10]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    895a:	0018      	movs	r0, r3
    895c:	4b09      	ldr	r3, [pc, #36]	; (8984 <tmr_enable_cc_interrupt+0x34>)
    895e:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    8960:	4b09      	ldr	r3, [pc, #36]	; (8988 <tmr_enable_cc_interrupt+0x38>)
    8962:	5c1b      	ldrb	r3, [r3, r0]
    8964:	221f      	movs	r2, #31
    8966:	401a      	ands	r2, r3
    8968:	2301      	movs	r3, #1
    896a:	4093      	lsls	r3, r2
    896c:	4a07      	ldr	r2, [pc, #28]	; (898c <tmr_enable_cc_interrupt+0x3c>)
    896e:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    8970:	7e63      	ldrb	r3, [r4, #25]
    8972:	2210      	movs	r2, #16
    8974:	4313      	orrs	r3, r2
    8976:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    8978:	6823      	ldr	r3, [r4, #0]
    897a:	725d      	strb	r5, [r3, #9]
}
    897c:	bd70      	pop	{r4, r5, r6, pc}
    897e:	46c0      	nop			; (mov r8, r8)
    8980:	2000187c 	.word	0x2000187c
    8984:	00003369 	.word	0x00003369
    8988:	0001a014 	.word	0x0001a014
    898c:	e000e100 	.word	0xe000e100

00008990 <tmr_disable_ovf_interrupt>:
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(2);
		module->enable_callback_mask &= ~TC_INTFLAG_MC(2);
	}
	else {
		module->hw->COUNT8.INTENCLR.reg = (1 << callback_type);
    8990:	4b03      	ldr	r3, [pc, #12]	; (89a0 <tmr_disable_ovf_interrupt+0x10>)
    8992:	2101      	movs	r1, #1
    8994:	681a      	ldr	r2, [r3, #0]
    8996:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~(1 << callback_type);
    8998:	7e5a      	ldrb	r2, [r3, #25]
    899a:	438a      	bics	r2, r1
    899c:	765a      	strb	r2, [r3, #25]
}
    899e:	4770      	bx	lr
    89a0:	2000187c 	.word	0x2000187c

000089a4 <tmr_stop>:
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    89a4:	4b06      	ldr	r3, [pc, #24]	; (89c0 <tmr_stop+0x1c>)
    89a6:	681a      	ldr	r2, [r3, #0]
	return (tc_module->SYNCBUSY.reg);
    89a8:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    89aa:	2b00      	cmp	r3, #0
    89ac:	d1fc      	bne.n	89a8 <tmr_stop+0x4>
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
    89ae:	3333      	adds	r3, #51	; 0x33
    89b0:	7213      	strb	r3, [r2, #8]
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
    89b2:	7293      	strb	r3, [r2, #10]
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    89b4:	6813      	ldr	r3, [r2, #0]
    89b6:	2102      	movs	r1, #2
    89b8:	438b      	bics	r3, r1
    89ba:	6013      	str	r3, [r2, #0]
}
    89bc:	4770      	bx	lr
    89be:	46c0      	nop			; (mov r8, r8)
    89c0:	2000187c 	.word	0x2000187c

000089c4 <tmr_write_cmpreg>:
{
    89c4:	b510      	push	{r4, lr}
    89c6:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    89c8:	2100      	movs	r1, #0
    89ca:	4802      	ldr	r0, [pc, #8]	; (89d4 <tmr_write_cmpreg+0x10>)
    89cc:	4b02      	ldr	r3, [pc, #8]	; (89d8 <tmr_write_cmpreg+0x14>)
    89ce:	4798      	blx	r3
}
    89d0:	bd10      	pop	{r4, pc}
    89d2:	46c0      	nop			; (mov r8, r8)
    89d4:	2000187c 	.word	0x2000187c
    89d8:	000036d5 	.word	0x000036d5

000089dc <save_cpu_interrupt>:
{
    89dc:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    89de:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    89e2:	425a      	negs	r2, r3
    89e4:	4153      	adcs	r3, r2
    89e6:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    89e8:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    89ea:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    89ee:	2200      	movs	r2, #0
    89f0:	4b02      	ldr	r3, [pc, #8]	; (89fc <save_cpu_interrupt+0x20>)
    89f2:	701a      	strb	r2, [r3, #0]
	return flags;
    89f4:	9801      	ldr	r0, [sp, #4]
	return cpu_irq_save();
    89f6:	b2c0      	uxtb	r0, r0
}
    89f8:	b002      	add	sp, #8
    89fa:	4770      	bx	lr
    89fc:	20000008 	.word	0x20000008

00008a00 <restore_cpu_interrupt>:
	if (cpu_irq_is_enabled_flags(flags))
    8a00:	2800      	cmp	r0, #0
    8a02:	d005      	beq.n	8a10 <restore_cpu_interrupt+0x10>
		cpu_irq_enable();
    8a04:	2201      	movs	r2, #1
    8a06:	4b03      	ldr	r3, [pc, #12]	; (8a14 <restore_cpu_interrupt+0x14>)
    8a08:	701a      	strb	r2, [r3, #0]
    8a0a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    8a0e:	b662      	cpsie	i
}
    8a10:	4770      	bx	lr
    8a12:	46c0      	nop			; (mov r8, r8)
    8a14:	20000008 	.word	0x20000008

00008a18 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    8a18:	b570      	push	{r4, r5, r6, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    8a1a:	4a33      	ldr	r2, [pc, #204]	; (8ae8 <tmr_init+0xd0>)
    8a1c:	2100      	movs	r1, #0
    8a1e:	2300      	movs	r3, #0
    8a20:	7011      	strb	r1, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    8a22:	70d1      	strb	r1, [r2, #3]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    8a24:	2000      	movs	r0, #0
    8a26:	8091      	strh	r1, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    8a28:	7190      	strb	r0, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    8a2a:	71d3      	strb	r3, [r2, #7]
	config->run_in_standby             = false;
    8a2c:	7053      	strb	r3, [r2, #1]
	config->on_demand                  = false;
    8a2e:	7093      	strb	r3, [r2, #2]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    8a30:	7213      	strb	r3, [r2, #8]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    8a32:	7253      	strb	r3, [r2, #9]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    8a34:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    8a36:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    8a38:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    8a3a:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
    8a3c:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    8a3e:	7413      	strb	r3, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    8a40:	6151      	str	r1, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    8a42:	6191      	str	r1, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    8a44:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    8a46:	6211      	str	r1, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    8a48:	6251      	str	r1, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    8a4a:	8511      	strh	r1, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    8a4c:	8591      	strh	r1, [r2, #44]	; 0x2c
	config->double_buffering_enabled = false;
    8a4e:	2334      	movs	r3, #52	; 0x34
    8a50:	54d0      	strb	r0, [r2, r3]
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    8a52:	3b35      	subs	r3, #53	; 0x35
    8a54:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    8a56:	4c25      	ldr	r4, [pc, #148]	; (8aec <tmr_init+0xd4>)
    8a58:	4925      	ldr	r1, [pc, #148]	; (8af0 <tmr_init+0xd8>)
    8a5a:	0020      	movs	r0, r4
    8a5c:	4b25      	ldr	r3, [pc, #148]	; (8af4 <tmr_init+0xdc>)
    8a5e:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    8a60:	2200      	movs	r2, #0
    8a62:	4925      	ldr	r1, [pc, #148]	; (8af8 <tmr_init+0xe0>)
    8a64:	0020      	movs	r0, r4
    8a66:	4d25      	ldr	r5, [pc, #148]	; (8afc <tmr_init+0xe4>)
    8a68:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    8a6a:	2202      	movs	r2, #2
    8a6c:	4924      	ldr	r1, [pc, #144]	; (8b00 <tmr_init+0xe8>)
    8a6e:	0020      	movs	r0, r4
    8a70:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    8a72:	6820      	ldr	r0, [r4, #0]
    8a74:	4b23      	ldr	r3, [pc, #140]	; (8b04 <tmr_init+0xec>)
    8a76:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    8a78:	4b23      	ldr	r3, [pc, #140]	; (8b08 <tmr_init+0xf0>)
    8a7a:	5c1a      	ldrb	r2, [r3, r0]
    8a7c:	231f      	movs	r3, #31
    8a7e:	4013      	ands	r3, r2
    8a80:	2101      	movs	r1, #1
    8a82:	000a      	movs	r2, r1
    8a84:	409a      	lsls	r2, r3
    8a86:	4b21      	ldr	r3, [pc, #132]	; (8b0c <tmr_init+0xf4>)
    8a88:	601a      	str	r2, [r3, #0]
		module->enable_callback_mask |= (1 << callback_type);
    8a8a:	7e63      	ldrb	r3, [r4, #25]
    8a8c:	2201      	movs	r2, #1
    8a8e:	4313      	orrs	r3, r2
    8a90:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    8a92:	6822      	ldr	r2, [r4, #0]
    8a94:	7251      	strb	r1, [r2, #9]
	return (tc_module->SYNCBUSY.reg);
    8a96:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    8a98:	2b00      	cmp	r3, #0
    8a9a:	d1fc      	bne.n	8a96 <tmr_init+0x7e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    8a9c:	6813      	ldr	r3, [r2, #0]
    8a9e:	2102      	movs	r1, #2
    8aa0:	430b      	orrs	r3, r1
    8aa2:	6013      	str	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;	
    8aa4:	2000      	movs	r0, #0
    8aa6:	4b1a      	ldr	r3, [pc, #104]	; (8b10 <tmr_init+0xf8>)
    8aa8:	4798      	blx	r3
    8aaa:	4d1a      	ldr	r5, [pc, #104]	; (8b14 <tmr_init+0xfc>)
    8aac:	47a8      	blx	r5
    8aae:	491a      	ldr	r1, [pc, #104]	; (8b18 <tmr_init+0x100>)
    8ab0:	4b1a      	ldr	r3, [pc, #104]	; (8b1c <tmr_init+0x104>)
    8ab2:	4798      	blx	r3
    8ab4:	1c04      	adds	r4, r0, #0
	#endif
	
	if ((timer_multiplier - (uint32_t)timer_multiplier) >= 0.5f)
    8ab6:	4b1a      	ldr	r3, [pc, #104]	; (8b20 <tmr_init+0x108>)
    8ab8:	4798      	blx	r3
    8aba:	47a8      	blx	r5
    8abc:	1c01      	adds	r1, r0, #0
    8abe:	1c20      	adds	r0, r4, #0
    8ac0:	4b18      	ldr	r3, [pc, #96]	; (8b24 <tmr_init+0x10c>)
    8ac2:	4798      	blx	r3
    8ac4:	21fc      	movs	r1, #252	; 0xfc
    8ac6:	0589      	lsls	r1, r1, #22
    8ac8:	4b17      	ldr	r3, [pc, #92]	; (8b28 <tmr_init+0x110>)
    8aca:	4798      	blx	r3
    8acc:	2800      	cmp	r0, #0
    8ace:	d005      	beq.n	8adc <tmr_init+0xc4>
	{
		timer_multiplier += 1.0f;
    8ad0:	21fe      	movs	r1, #254	; 0xfe
    8ad2:	0589      	lsls	r1, r1, #22
    8ad4:	1c20      	adds	r0, r4, #0
    8ad6:	4b15      	ldr	r3, [pc, #84]	; (8b2c <tmr_init+0x114>)
    8ad8:	4798      	blx	r3
    8ada:	1c04      	adds	r4, r0, #0
	}
	
	return (uint8_t) timer_multiplier;
    8adc:	1c20      	adds	r0, r4, #0
    8ade:	4b10      	ldr	r3, [pc, #64]	; (8b20 <tmr_init+0x108>)
    8ae0:	4798      	blx	r3
    8ae2:	b2c0      	uxtb	r0, r0
}
    8ae4:	bd70      	pop	{r4, r5, r6, pc}
    8ae6:	46c0      	nop			; (mov r8, r8)
    8ae8:	20001844 	.word	0x20001844
    8aec:	2000187c 	.word	0x2000187c
    8af0:	42002000 	.word	0x42002000
    8af4:	000033a5 	.word	0x000033a5
    8af8:	0000891d 	.word	0x0000891d
    8afc:	00003281 	.word	0x00003281
    8b00:	00008911 	.word	0x00008911
    8b04:	00003369 	.word	0x00003369
    8b08:	0001a014 	.word	0x0001a014
    8b0c:	e000e100 	.word	0xe000e100
    8b10:	00003049 	.word	0x00003049
    8b14:	000116d9 	.word	0x000116d9
    8b18:	49742400 	.word	0x49742400
    8b1c:	00010ca1 	.word	0x00010ca1
    8b20:	0001078d 	.word	0x0001078d
    8b24:	000112c1 	.word	0x000112c1
    8b28:	000106e5 	.word	0x000106e5
    8b2c:	0001097d 	.word	0x0001097d

00008b30 <nvm_read>:
 * \internal Pointer to the NVM MEMORY region start address
 */
#define NVM_MEMORY        ((volatile uint16_t *)FLASH_ADDR)
status_code_t nvm_read(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    8b30:	b570      	push	{r4, r5, r6, lr}

status_code_t nvm_sam0_read(mem_type_t mem, uint32_t address,
		uint8_t *const buffer,
		uint32_t len)
{
	switch (mem) {
    8b32:	2800      	cmp	r0, #0
    8b34:	d122      	bne.n	8b7c <nvm_read+0x4c>
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    8b36:	4814      	ldr	r0, [pc, #80]	; (8b88 <nvm_read+0x58>)
    8b38:	7d04      	ldrb	r4, [r0, #20]
    {
		/* Get a pointer to the module hardware instance */
		Nvmctrl *const nvm_module = NVMCTRL;
		/* Check if the module is busy */
		if (!nvm_is_ready()) {
			return STATUS_BUSY;
    8b3a:	2005      	movs	r0, #5
		if (!nvm_is_ready()) {
    8b3c:	07e4      	lsls	r4, r4, #31
    8b3e:	d400      	bmi.n	8b42 <nvm_read+0x12>
}
    8b40:	bd70      	pop	{r4, r5, r6, pc}
		}

		/* Clear error flags */
		nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    8b42:	2420      	movs	r4, #32
    8b44:	34ff      	adds	r4, #255	; 0xff
    8b46:	4810      	ldr	r0, [pc, #64]	; (8b88 <nvm_read+0x58>)
    8b48:	8304      	strh	r4, [r0, #24]
		uint32_t page_address = address / 2;

		/* NVM _must_ be accessed as a series of 16-bit words, perform
		 * manual copy
		 * to ensure alignment */
		for (uint16_t i = 0; i < len; i += 2) {
    8b4a:	2b00      	cmp	r3, #0
    8b4c:	d019      	beq.n	8b82 <nvm_read+0x52>
    8b4e:	2001      	movs	r0, #1
    8b50:	4381      	bics	r1, r0
    8b52:	2000      	movs	r0, #0
    8b54:	2500      	movs	r5, #0
			buffer[i] = (data & 0xFF);

			/* If we are not at the end of a read request with an
			 * odd byte count,
			 * store the next byte of data as well */
			if (i < (len - 1)) {
    8b56:	1e5e      	subs	r6, r3, #1
    8b58:	e005      	b.n	8b66 <nvm_read+0x36>
		for (uint16_t i = 0; i < len; i += 2) {
    8b5a:	3002      	adds	r0, #2
    8b5c:	b280      	uxth	r0, r0
    8b5e:	0005      	movs	r5, r0
    8b60:	3102      	adds	r1, #2
    8b62:	4283      	cmp	r3, r0
    8b64:	d908      	bls.n	8b78 <nvm_read+0x48>
			uint16_t data = NVM_MEMORY[page_address++];
    8b66:	880c      	ldrh	r4, [r1, #0]
    8b68:	b2a4      	uxth	r4, r4
			buffer[i] = (data & 0xFF);
    8b6a:	5554      	strb	r4, [r2, r5]
			if (i < (len - 1)) {
    8b6c:	42ae      	cmp	r6, r5
    8b6e:	d9f4      	bls.n	8b5a <nvm_read+0x2a>
				buffer[i + 1] = (data >> 8);
    8b70:	1955      	adds	r5, r2, r5
    8b72:	0a24      	lsrs	r4, r4, #8
    8b74:	706c      	strb	r4, [r5, #1]
    8b76:	e7f0      	b.n	8b5a <nvm_read+0x2a>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    8b78:	2000      	movs	r0, #0
    8b7a:	e7e1      	b.n	8b40 <nvm_read+0x10>
		return ERR_INVALID_ARG;
    8b7c:	2008      	movs	r0, #8
    8b7e:	4240      	negs	r0, r0
    8b80:	e7de      	b.n	8b40 <nvm_read+0x10>
	return STATUS_OK;
    8b82:	2000      	movs	r0, #0
    8b84:	e7dc      	b.n	8b40 <nvm_read+0x10>
    8b86:	46c0      	nop			; (mov r8, r8)
    8b88:	41004000 	.word	0x41004000

00008b8c <nvm_write>:
	return error_code;
}

status_code_t nvm_write(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    8b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8b8e:	46de      	mov	lr, fp
    8b90:	4657      	mov	r7, sl
    8b92:	464e      	mov	r6, r9
    8b94:	4645      	mov	r5, r8
    8b96:	b5e0      	push	{r5, r6, r7, lr}
    8b98:	b0c5      	sub	sp, #276	; 0x114
	switch (mem) {
    8b9a:	2800      	cmp	r0, #0
    8b9c:	d168      	bne.n	8c70 <nvm_write+0xe4>
	case INT_FLASH:

		if (STATUS_OK != nvm_memcpy(address, buffer, len, true))
    8b9e:	b29b      	uxth	r3, r3
    8ba0:	469a      	mov	sl, r3
	volatile uint8_t *dest_add = (uint8_t *)destination_address;
    8ba2:	4688      	mov	r8, r1
	uint32_t row_start_address
    8ba4:	23ff      	movs	r3, #255	; 0xff
    8ba6:	4399      	bics	r1, r3
    8ba8:	9100      	str	r1, [sp, #0]
	while (length) {
    8baa:	4653      	mov	r3, sl
    8bac:	2b00      	cmp	r3, #0
    8bae:	d06b      	beq.n	8c88 <nvm_write+0xfc>
    8bb0:	ab04      	add	r3, sp, #16
    8bb2:	1a5b      	subs	r3, r3, r1
    8bb4:	9302      	str	r3, [sp, #8]
				error_code = nvm_read_buffer(
    8bb6:	4e35      	ldr	r6, [pc, #212]	; (8c8c <nvm_write+0x100>)
				error_code = nvm_erase_row(row_start_address);
    8bb8:	4b35      	ldr	r3, [pc, #212]	; (8c90 <nvm_write+0x104>)
    8bba:	469b      	mov	fp, r3
    8bbc:	9203      	str	r2, [sp, #12]
    8bbe:	e03a      	b.n	8c36 <nvm_write+0xaa>
				(FLASH_PAGE_SIZE * NVMCTRL_ROW_PAGES); i++) {
    8bc0:	3301      	adds	r3, #1
		for (i = row_start_address;
    8bc2:	42bb      	cmp	r3, r7
    8bc4:	d20e      	bcs.n	8be4 <nvm_write+0x58>
			if (length && ((uint8_t *)i == dest_add)) {
    8bc6:	2a00      	cmp	r2, #0
    8bc8:	d0fa      	beq.n	8bc0 <nvm_write+0x34>
    8bca:	4299      	cmp	r1, r3
    8bcc:	d1f8      	bne.n	8bc0 <nvm_write+0x34>
				row_buffer[i - row_start_address] = *src_buf++;
    8bce:	9d03      	ldr	r5, [sp, #12]
    8bd0:	7828      	ldrb	r0, [r5, #0]
    8bd2:	9c02      	ldr	r4, [sp, #8]
    8bd4:	54e0      	strb	r0, [r4, r3]
				dest_add++;
    8bd6:	3101      	adds	r1, #1
				length--;
    8bd8:	3a01      	subs	r2, #1
    8bda:	b292      	uxth	r2, r2
				row_buffer[i - row_start_address] = *src_buf++;
    8bdc:	0028      	movs	r0, r5
    8bde:	3001      	adds	r0, #1
    8be0:	9003      	str	r0, [sp, #12]
    8be2:	e7ed      	b.n	8bc0 <nvm_write+0x34>
    8be4:	4692      	mov	sl, r2
    8be6:	4688      	mov	r8, r1
    8be8:	9c01      	ldr	r4, [sp, #4]
	cpu_irq_enter_critical();
    8bea:	4b2a      	ldr	r3, [pc, #168]	; (8c94 <nvm_write+0x108>)
    8bec:	4798      	blx	r3
				error_code = nvm_erase_row(row_start_address);
    8bee:	9800      	ldr	r0, [sp, #0]
    8bf0:	47d8      	blx	fp
			} while (error_code == STATUS_BUSY);
    8bf2:	2805      	cmp	r0, #5
    8bf4:	d0fb      	beq.n	8bee <nvm_write+0x62>
			if (error_code != STATUS_OK) {
    8bf6:	2800      	cmp	r0, #0
    8bf8:	d13d      	bne.n	8c76 <nvm_write+0xea>
    8bfa:	9d00      	ldr	r5, [sp, #0]
				error_code = nvm_write_buffer(
    8bfc:	4f26      	ldr	r7, [pc, #152]	; (8c98 <nvm_write+0x10c>)
    8bfe:	9401      	str	r4, [sp, #4]
    8c00:	9b00      	ldr	r3, [sp, #0]
    8c02:	1aec      	subs	r4, r5, r3
    8c04:	ab04      	add	r3, sp, #16
    8c06:	469c      	mov	ip, r3
    8c08:	4464      	add	r4, ip
    8c0a:	2240      	movs	r2, #64	; 0x40
    8c0c:	0021      	movs	r1, r4
    8c0e:	0028      	movs	r0, r5
    8c10:	47b8      	blx	r7
			} while (error_code == STATUS_BUSY);
    8c12:	2805      	cmp	r0, #5
    8c14:	d0f9      	beq.n	8c0a <nvm_write+0x7e>
			if (error_code != STATUS_OK) {
    8c16:	2800      	cmp	r0, #0
    8c18:	d12d      	bne.n	8c76 <nvm_write+0xea>
    8c1a:	3540      	adds	r5, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    8c1c:	9b01      	ldr	r3, [sp, #4]
    8c1e:	42ab      	cmp	r3, r5
    8c20:	d1ee      	bne.n	8c00 <nvm_write+0x74>
	cpu_irq_leave_critical();
    8c22:	4b1e      	ldr	r3, [pc, #120]	; (8c9c <nvm_write+0x110>)
    8c24:	4798      	blx	r3
    8c26:	9b02      	ldr	r3, [sp, #8]
    8c28:	3b01      	subs	r3, #1
    8c2a:	3bff      	subs	r3, #255	; 0xff
    8c2c:	9302      	str	r3, [sp, #8]
    8c2e:	9500      	str	r5, [sp, #0]
	while (length) {
    8c30:	4653      	mov	r3, sl
    8c32:	2b00      	cmp	r3, #0
    8c34:	d028      	beq.n	8c88 <nvm_write+0xfc>
    8c36:	9b00      	ldr	r3, [sp, #0]
    8c38:	1c5f      	adds	r7, r3, #1
    8c3a:	37ff      	adds	r7, #255	; 0xff
{
    8c3c:	001c      	movs	r4, r3
    8c3e:	46b9      	mov	r9, r7
    8c40:	001f      	movs	r7, r3
    8c42:	1be5      	subs	r5, r4, r7
    8c44:	ab04      	add	r3, sp, #16
    8c46:	469c      	mov	ip, r3
    8c48:	4465      	add	r5, ip
				error_code = nvm_read_buffer(
    8c4a:	2240      	movs	r2, #64	; 0x40
    8c4c:	0029      	movs	r1, r5
    8c4e:	0020      	movs	r0, r4
    8c50:	47b0      	blx	r6
			} while (error_code == STATUS_BUSY);
    8c52:	2805      	cmp	r0, #5
    8c54:	d0f9      	beq.n	8c4a <nvm_write+0xbe>
			if (error_code != STATUS_OK) {
    8c56:	2800      	cmp	r0, #0
    8c58:	d10d      	bne.n	8c76 <nvm_write+0xea>
    8c5a:	3440      	adds	r4, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    8c5c:	454c      	cmp	r4, r9
    8c5e:	d1f0      	bne.n	8c42 <nvm_write+0xb6>
    8c60:	464f      	mov	r7, r9
		for (i = row_start_address;
    8c62:	9b00      	ldr	r3, [sp, #0]
    8c64:	429f      	cmp	r7, r3
    8c66:	d9c0      	bls.n	8bea <nvm_write+0x5e>
    8c68:	4652      	mov	r2, sl
    8c6a:	4641      	mov	r1, r8
    8c6c:	9401      	str	r4, [sp, #4]
    8c6e:	e7aa      	b.n	8bc6 <nvm_write+0x3a>
			return ERR_INVALID_ARG;
		}
		break;

	default:
		return ERR_INVALID_ARG;
    8c70:	2008      	movs	r0, #8
    8c72:	4240      	negs	r0, r0
    8c74:	e001      	b.n	8c7a <nvm_write+0xee>
			return ERR_INVALID_ARG;
    8c76:	2008      	movs	r0, #8
    8c78:	4240      	negs	r0, r0
	}

	return STATUS_OK;
}
    8c7a:	b045      	add	sp, #276	; 0x114
    8c7c:	bc3c      	pop	{r2, r3, r4, r5}
    8c7e:	4690      	mov	r8, r2
    8c80:	4699      	mov	r9, r3
    8c82:	46a2      	mov	sl, r4
    8c84:	46ab      	mov	fp, r5
    8c86:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return STATUS_OK;
    8c88:	2000      	movs	r0, #0
    8c8a:	e7f6      	b.n	8c7a <nvm_write+0xee>
    8c8c:	00000d41 	.word	0x00000d41
    8c90:	00000dc1 	.word	0x00000dc1
    8c94:	000001ad 	.word	0x000001ad
    8c98:	00000c69 	.word	0x00000c69
    8c9c:	000001ed 	.word	0x000001ed

00008ca0 <nvm_init>:

status_code_t nvm_init(mem_type_t mem)
{
    8ca0:	b500      	push	{lr}
    8ca2:	b083      	sub	sp, #12
	if (INT_FLASH == mem) {
    8ca4:	2800      	cmp	r0, #0
    8ca6:	d110      	bne.n	8cca <nvm_init+0x2a>
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    8ca8:	2300      	movs	r3, #0
    8caa:	466a      	mov	r2, sp
    8cac:	7013      	strb	r3, [r2, #0]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    8cae:	4a08      	ldr	r2, [pc, #32]	; (8cd0 <nvm_init+0x30>)
    8cb0:	6852      	ldr	r2, [r2, #4]
	config->disable_cache     = false;
    8cb2:	466a      	mov	r2, sp
    8cb4:	70d3      	strb	r3, [r2, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    8cb6:	7113      	strb	r3, [r2, #4]
		struct nvm_config config;
		/* Get the default configuration */
		nvm_get_config_defaults(&config);

		/* Enable automatic page write mode */
		config.manual_page_write = false;
    8cb8:	7053      	strb	r3, [r2, #1]

		/* Set wait state to 1 */
		config.wait_states = 2;
    8cba:	3302      	adds	r3, #2
    8cbc:	7093      	strb	r3, [r2, #2]

		/* Set the NVM configuration */
		nvm_set_config(&config);
    8cbe:	4668      	mov	r0, sp
    8cc0:	4b04      	ldr	r3, [pc, #16]	; (8cd4 <nvm_init+0x34>)
    8cc2:	4798      	blx	r3

		return STATUS_OK;
    8cc4:	2000      	movs	r0, #0
	}

	return ERR_INVALID_ARG;
}
    8cc6:	b003      	add	sp, #12
    8cc8:	bd00      	pop	{pc}
	return ERR_INVALID_ARG;
    8cca:	2008      	movs	r0, #8
    8ccc:	4240      	negs	r0, r0
    8cce:	e7fa      	b.n	8cc6 <nvm_init+0x26>
    8cd0:	41004000 	.word	0x41004000
    8cd4:	00000b01 	.word	0x00000b01

00008cd8 <appPostTask>:
 \brief      App Post Task
 \param[in]  Id of the application to be posted
 ************************************************************************/

void appPostTask(AppTaskIds_t id)
{
    8cd8:	b510      	push	{r4, lr}
    8cda:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    8cdc:	4b07      	ldr	r3, [pc, #28]	; (8cfc <appPostTask+0x24>)
    8cde:	4798      	blx	r3
    appTaskFlags |= (1 << id);
    8ce0:	4907      	ldr	r1, [pc, #28]	; (8d00 <appPostTask+0x28>)
    8ce2:	780b      	ldrb	r3, [r1, #0]
    8ce4:	2201      	movs	r2, #1
    8ce6:	40a2      	lsls	r2, r4
    8ce8:	4313      	orrs	r3, r2
    8cea:	b2db      	uxtb	r3, r3
    8cec:	700b      	strb	r3, [r1, #0]
    ATOMIC_SECTION_EXIT
    8cee:	4b05      	ldr	r3, [pc, #20]	; (8d04 <appPostTask+0x2c>)
    8cf0:	4798      	blx	r3

    /* Also post a APP task to the system */
    SYSTEM_PostTask(APP_TASK_ID);
    8cf2:	2010      	movs	r0, #16
    8cf4:	4b04      	ldr	r3, [pc, #16]	; (8d08 <appPostTask+0x30>)
    8cf6:	4798      	blx	r3
}
    8cf8:	bd10      	pop	{r4, pc}
    8cfa:	46c0      	nop			; (mov r8, r8)
    8cfc:	0000419d 	.word	0x0000419d
    8d00:	20000f92 	.word	0x20000f92
    8d04:	000041a9 	.word	0x000041a9
    8d08:	000086f9 	.word	0x000086f9

00008d0c <demoTimerCb>:
{
    8d0c:	b510      	push	{r4, lr}
    8d0e:	b082      	sub	sp, #8
    printf("%d..",count);
    8d10:	4c2b      	ldr	r4, [pc, #172]	; (8dc0 <demoTimerCb+0xb4>)
    8d12:	7821      	ldrb	r1, [r4, #0]
    8d14:	b2c9      	uxtb	r1, r1
    8d16:	482b      	ldr	r0, [pc, #172]	; (8dc4 <demoTimerCb+0xb8>)
    8d18:	4b2b      	ldr	r3, [pc, #172]	; (8dc8 <demoTimerCb+0xbc>)
    8d1a:	4798      	blx	r3
    count--;
    8d1c:	7823      	ldrb	r3, [r4, #0]
    8d1e:	3b01      	subs	r3, #1
    8d20:	b2db      	uxtb	r3, r3
    8d22:	7023      	strb	r3, [r4, #0]
	startReceiving = false;
    8d24:	2200      	movs	r2, #0
    8d26:	4b29      	ldr	r3, [pc, #164]	; (8dcc <demoTimerCb+0xc0>)
    8d28:	701a      	strb	r2, [r3, #0]
    sio2host_rx(rxchar,10);
    8d2a:	4c29      	ldr	r4, [pc, #164]	; (8dd0 <demoTimerCb+0xc4>)
    8d2c:	210a      	movs	r1, #10
    8d2e:	0020      	movs	r0, r4
    8d30:	4b28      	ldr	r3, [pc, #160]	; (8dd4 <demoTimerCb+0xc8>)
    8d32:	4798      	blx	r3
    8d34:	0023      	movs	r3, r4
    8d36:	0020      	movs	r0, r4
    8d38:	300b      	adds	r0, #11
    8d3a:	e002      	b.n	8d42 <demoTimerCb+0x36>
    8d3c:	3301      	adds	r3, #1
    for(i = 0;i<=10;i++)
    8d3e:	4283      	cmp	r3, r0
    8d40:	d006      	beq.n	8d50 <demoTimerCb+0x44>
        if(rxchar[i] != 13 && rxchar[i] != 10)
    8d42:	781c      	ldrb	r4, [r3, #0]
    8d44:	2c0d      	cmp	r4, #13
    8d46:	d0f9      	beq.n	8d3c <demoTimerCb+0x30>
    8d48:	2c0a      	cmp	r4, #10
    8d4a:	d0f7      	beq.n	8d3c <demoTimerCb+0x30>
            rxdata = rxchar[i];
    8d4c:	b264      	sxtb	r4, r4
            break;
    8d4e:	e000      	b.n	8d52 <demoTimerCb+0x46>
    int8_t rxdata = 0;
    8d50:	2400      	movs	r4, #0
    if(!count)
    8d52:	4b1b      	ldr	r3, [pc, #108]	; (8dc0 <demoTimerCb+0xb4>)
    8d54:	781b      	ldrb	r3, [r3, #0]
    8d56:	2b00      	cmp	r3, #0
    8d58:	d00d      	beq.n	8d76 <demoTimerCb+0x6a>
    if(count > 0 && (!rxdata))
    8d5a:	4b19      	ldr	r3, [pc, #100]	; (8dc0 <demoTimerCb+0xb4>)
    8d5c:	781b      	ldrb	r3, [r3, #0]
    8d5e:	2b00      	cmp	r3, #0
    8d60:	d017      	beq.n	8d92 <demoTimerCb+0x86>
    8d62:	2c00      	cmp	r4, #0
    8d64:	d00b      	beq.n	8d7e <demoTimerCb+0x72>
    else if(count == 0 && (!rxdata))
    8d66:	4b16      	ldr	r3, [pc, #88]	; (8dc0 <demoTimerCb+0xb4>)
    8d68:	781b      	ldrb	r3, [r3, #0]
    8d6a:	2b00      	cmp	r3, #0
    8d6c:	d017      	beq.n	8d9e <demoTimerCb+0x92>
    else if(rxdata)
    8d6e:	2c00      	cmp	r4, #0
    8d70:	d115      	bne.n	8d9e <demoTimerCb+0x92>
}
    8d72:	b002      	add	sp, #8
    8d74:	bd10      	pop	{r4, pc}
        printf("\r\n");
    8d76:	4818      	ldr	r0, [pc, #96]	; (8dd8 <demoTimerCb+0xcc>)
    8d78:	4b18      	ldr	r3, [pc, #96]	; (8ddc <demoTimerCb+0xd0>)
    8d7a:	4798      	blx	r3
    8d7c:	e7ed      	b.n	8d5a <demoTimerCb+0x4e>
        SwTimerStart(demoTimerId,MS_TO_US(1000),SW_TIMEOUT_RELATIVE,(void *)demoTimerCb,NULL);
    8d7e:	4b18      	ldr	r3, [pc, #96]	; (8de0 <demoTimerCb+0xd4>)
    8d80:	7818      	ldrb	r0, [r3, #0]
    8d82:	2300      	movs	r3, #0
    8d84:	9300      	str	r3, [sp, #0]
    8d86:	4b17      	ldr	r3, [pc, #92]	; (8de4 <demoTimerCb+0xd8>)
    8d88:	2200      	movs	r2, #0
    8d8a:	4917      	ldr	r1, [pc, #92]	; (8de8 <demoTimerCb+0xdc>)
    8d8c:	4c17      	ldr	r4, [pc, #92]	; (8dec <demoTimerCb+0xe0>)
    8d8e:	47a0      	blx	r4
    8d90:	e7ef      	b.n	8d72 <demoTimerCb+0x66>
    else if(count == 0 && (!rxdata))
    8d92:	4b0b      	ldr	r3, [pc, #44]	; (8dc0 <demoTimerCb+0xb4>)
    8d94:	781b      	ldrb	r3, [r3, #0]
    8d96:	2b00      	cmp	r3, #0
    8d98:	d1e9      	bne.n	8d6e <demoTimerCb+0x62>
    8d9a:	2c00      	cmp	r4, #0
    8d9c:	d009      	beq.n	8db2 <demoTimerCb+0xa6>
        printf("\r\n");
    8d9e:	480e      	ldr	r0, [pc, #56]	; (8dd8 <demoTimerCb+0xcc>)
    8da0:	4b0e      	ldr	r3, [pc, #56]	; (8ddc <demoTimerCb+0xd0>)
    8da2:	4798      	blx	r3
		appTaskState = DEMO_CERT_APP_STATE;
    8da4:	2201      	movs	r2, #1
    8da6:	4b12      	ldr	r3, [pc, #72]	; (8df0 <demoTimerCb+0xe4>)
    8da8:	701a      	strb	r2, [r3, #0]
        appPostTask(DISPLAY_TASK_HANDLER);
    8daa:	2000      	movs	r0, #0
    8dac:	4b11      	ldr	r3, [pc, #68]	; (8df4 <demoTimerCb+0xe8>)
    8dae:	4798      	blx	r3
}
    8db0:	e7df      	b.n	8d72 <demoTimerCb+0x66>
		appTaskState = RESTORE_BAND_STATE;
    8db2:	2200      	movs	r2, #0
    8db4:	4b0e      	ldr	r3, [pc, #56]	; (8df0 <demoTimerCb+0xe4>)
    8db6:	701a      	strb	r2, [r3, #0]
        appPostTask(DISPLAY_TASK_HANDLER);
    8db8:	2000      	movs	r0, #0
    8dba:	4b0e      	ldr	r3, [pc, #56]	; (8df4 <demoTimerCb+0xe8>)
    8dbc:	4798      	blx	r3
    8dbe:	e7d8      	b.n	8d72 <demoTimerCb+0x66>
    8dc0:	20000014 	.word	0x20000014
    8dc4:	0001a198 	.word	0x0001a198
    8dc8:	00013661 	.word	0x00013661
    8dcc:	20000fc0 	.word	0x20000fc0
    8dd0:	20000fb4 	.word	0x20000fb4
    8dd4:	00003b25 	.word	0x00003b25
    8dd8:	0001a340 	.word	0x0001a340
    8ddc:	00013725 	.word	0x00013725
    8de0:	2000005f 	.word	0x2000005f
    8de4:	00008d0d 	.word	0x00008d0d
    8de8:	000f4240 	.word	0x000f4240
    8dec:	000080cd 	.word	0x000080cd
    8df0:	20000f93 	.word	0x20000f93
    8df4:	00008cd9 	.word	0x00008cd9

00008df8 <demo_appdata_callback>:
{
    8df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (LORAWAN_EVT_RX_DATA_AVAILABLE == appdata->evt)
    8dfa:	780b      	ldrb	r3, [r1, #0]
    8dfc:	2b02      	cmp	r3, #2
    8dfe:	d015      	beq.n	8e2c <demo_appdata_callback+0x34>
    else if(LORAWAN_EVT_TRANSACTION_COMPLETE == appdata->evt)
    8e00:	2b04      	cmp	r3, #4
    8e02:	d100      	bne.n	8e06 <demo_appdata_callback+0xe>
    8e04:	e0b4      	b.n	8f70 <demo_appdata_callback+0x178>
    SwTimerStop(lTimerId);
    8e06:	4b9f      	ldr	r3, [pc, #636]	; (9084 <demo_appdata_callback+0x28c>)
    8e08:	7818      	ldrb	r0, [r3, #0]
    8e0a:	4b9f      	ldr	r3, [pc, #636]	; (9088 <demo_appdata_callback+0x290>)
    8e0c:	4798      	blx	r3
    set_LED_data(LED_GREEN,&off);
    8e0e:	499f      	ldr	r1, [pc, #636]	; (908c <demo_appdata_callback+0x294>)
    8e10:	2003      	movs	r0, #3
    8e12:	4b9f      	ldr	r3, [pc, #636]	; (9090 <demo_appdata_callback+0x298>)
    8e14:	4798      	blx	r3
        set_LED_data(LED_AMBER,&on);
    8e16:	499f      	ldr	r1, [pc, #636]	; (9094 <demo_appdata_callback+0x29c>)
    8e18:	2002      	movs	r0, #2
    8e1a:	4b9d      	ldr	r3, [pc, #628]	; (9090 <demo_appdata_callback+0x298>)
    8e1c:	4798      	blx	r3
	appTaskState = JOIN_SEND_STATE;
    8e1e:	2203      	movs	r2, #3
    8e20:	4b9d      	ldr	r3, [pc, #628]	; (9098 <demo_appdata_callback+0x2a0>)
    8e22:	701a      	strb	r2, [r3, #0]
    appPostTask(DISPLAY_TASK_HANDLER);
    8e24:	2000      	movs	r0, #0
    8e26:	4b9d      	ldr	r3, [pc, #628]	; (909c <demo_appdata_callback+0x2a4>)
    8e28:	4798      	blx	r3
}
    8e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        status = appdata->param.rxData.status;
    8e2c:	7b4c      	ldrb	r4, [r1, #13]
        switch(status)
    8e2e:	2c1e      	cmp	r4, #30
    8e30:	d900      	bls.n	8e34 <demo_appdata_callback+0x3c>
    8e32:	e099      	b.n	8f68 <demo_appdata_callback+0x170>
    8e34:	00a3      	lsls	r3, r4, #2
    8e36:	4a9a      	ldr	r2, [pc, #616]	; (90a0 <demo_appdata_callback+0x2a8>)
    8e38:	58d3      	ldr	r3, [r2, r3]
    8e3a:	469f      	mov	pc, r3
    uint8_t dataLength = appdata->param.rxData.dataLength;
    8e3c:	7b0e      	ldrb	r6, [r1, #12]
    if((dataLength > 0U) && (NULL != pData))
    8e3e:	2e00      	cmp	r6, #0
    8e40:	d022      	beq.n	8e88 <demo_appdata_callback+0x90>
    uint8_t *pData = appdata->param.rxData.pData;
    8e42:	688f      	ldr	r7, [r1, #8]
    if((dataLength > 0U) && (NULL != pData))
    8e44:	2f00      	cmp	r7, #0
    8e46:	d01f      	beq.n	8e88 <demo_appdata_callback+0x90>
    uint32_t devAddress = appdata->param.rxData.devAddr;
    8e48:	684d      	ldr	r5, [r1, #4]
        printf("*** Received DL Data ***\n\r");
    8e4a:	4896      	ldr	r0, [pc, #600]	; (90a4 <demo_appdata_callback+0x2ac>)
    8e4c:	4c96      	ldr	r4, [pc, #600]	; (90a8 <demo_appdata_callback+0x2b0>)
    8e4e:	47a0      	blx	r4
        printf("\nFrame Received at port %d\n\r",pData[0]);
    8e50:	7839      	ldrb	r1, [r7, #0]
    8e52:	4896      	ldr	r0, [pc, #600]	; (90ac <demo_appdata_callback+0x2b4>)
    8e54:	47a0      	blx	r4
        printf("\nFrame Length - %d\n\r",dataLength);
    8e56:	0031      	movs	r1, r6
    8e58:	4895      	ldr	r0, [pc, #596]	; (90b0 <demo_appdata_callback+0x2b8>)
    8e5a:	47a0      	blx	r4
        printf("\nAddress - 0x%lx\n\r", devAddress);
    8e5c:	0029      	movs	r1, r5
    8e5e:	4895      	ldr	r0, [pc, #596]	; (90b4 <demo_appdata_callback+0x2bc>)
    8e60:	47a0      	blx	r4
        printf ("\nPayload: ");
    8e62:	4895      	ldr	r0, [pc, #596]	; (90b8 <demo_appdata_callback+0x2c0>)
    8e64:	47a0      	blx	r4
        for (uint8_t i =0; i<dataLength - 1; i++)
    8e66:	3e01      	subs	r6, #1
    8e68:	2e00      	cmp	r6, #0
    8e6a:	dd09      	ble.n	8e80 <demo_appdata_callback+0x88>
    8e6c:	2400      	movs	r4, #0
            printf("%x",pData[i+1]);
    8e6e:	4d8e      	ldr	r5, [pc, #568]	; (90a8 <demo_appdata_callback+0x2b0>)
    8e70:	193b      	adds	r3, r7, r4
    8e72:	7859      	ldrb	r1, [r3, #1]
    8e74:	4891      	ldr	r0, [pc, #580]	; (90bc <demo_appdata_callback+0x2c4>)
    8e76:	47a8      	blx	r5
        for (uint8_t i =0; i<dataLength - 1; i++)
    8e78:	3401      	adds	r4, #1
    8e7a:	b2e4      	uxtb	r4, r4
    8e7c:	42b4      	cmp	r4, r6
    8e7e:	dbf7      	blt.n	8e70 <demo_appdata_callback+0x78>
        printf("\r\n*************************\r\n");
    8e80:	488f      	ldr	r0, [pc, #572]	; (90c0 <demo_appdata_callback+0x2c8>)
    8e82:	4b90      	ldr	r3, [pc, #576]	; (90c4 <demo_appdata_callback+0x2cc>)
    8e84:	4798      	blx	r3
    8e86:	e002      	b.n	8e8e <demo_appdata_callback+0x96>
        printf("Received ACK for Confirmed data\r\n");
    8e88:	488f      	ldr	r0, [pc, #572]	; (90c8 <demo_appdata_callback+0x2d0>)
    8e8a:	4b8e      	ldr	r3, [pc, #568]	; (90c4 <demo_appdata_callback+0x2cc>)
    8e8c:	4798      	blx	r3
    SwTimerStop(lTimerId);
    8e8e:	4b7d      	ldr	r3, [pc, #500]	; (9084 <demo_appdata_callback+0x28c>)
    8e90:	7818      	ldrb	r0, [r3, #0]
    8e92:	4b7d      	ldr	r3, [pc, #500]	; (9088 <demo_appdata_callback+0x290>)
    8e94:	4798      	blx	r3
    set_LED_data(LED_GREEN,&off);
    8e96:	497d      	ldr	r1, [pc, #500]	; (908c <demo_appdata_callback+0x294>)
    8e98:	2003      	movs	r0, #3
    8e9a:	4b7d      	ldr	r3, [pc, #500]	; (9090 <demo_appdata_callback+0x298>)
    8e9c:	4798      	blx	r3
    8e9e:	e7be      	b.n	8e1e <demo_appdata_callback+0x26>
                printf("\n\rRADIO_NO_DATA \n\r");
    8ea0:	488a      	ldr	r0, [pc, #552]	; (90cc <demo_appdata_callback+0x2d4>)
    8ea2:	4b81      	ldr	r3, [pc, #516]	; (90a8 <demo_appdata_callback+0x2b0>)
    8ea4:	4798      	blx	r3
            break;
    8ea6:	e7ae      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rRADIO_DATA_SIZE \n\r");
    8ea8:	4889      	ldr	r0, [pc, #548]	; (90d0 <demo_appdata_callback+0x2d8>)
    8eaa:	4b7f      	ldr	r3, [pc, #508]	; (90a8 <demo_appdata_callback+0x2b0>)
    8eac:	4798      	blx	r3
            break;
    8eae:	e7aa      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rRADIO_INVALID_REQ \n\r");
    8eb0:	4888      	ldr	r0, [pc, #544]	; (90d4 <demo_appdata_callback+0x2dc>)
    8eb2:	4b7d      	ldr	r3, [pc, #500]	; (90a8 <demo_appdata_callback+0x2b0>)
    8eb4:	4798      	blx	r3
            break;
    8eb6:	e7a6      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rRADIO_BUSY \n\r");
    8eb8:	4887      	ldr	r0, [pc, #540]	; (90d8 <demo_appdata_callback+0x2e0>)
    8eba:	4b7b      	ldr	r3, [pc, #492]	; (90a8 <demo_appdata_callback+0x2b0>)
    8ebc:	4798      	blx	r3
            break;
    8ebe:	e7a2      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rRADIO_OUT_OF_RANGE \n\r");
    8ec0:	4886      	ldr	r0, [pc, #536]	; (90dc <demo_appdata_callback+0x2e4>)
    8ec2:	4b79      	ldr	r3, [pc, #484]	; (90a8 <demo_appdata_callback+0x2b0>)
    8ec4:	4798      	blx	r3
            break;
    8ec6:	e79e      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rRADIO_UNSUPPORTED_ATTR \n\r");
    8ec8:	4885      	ldr	r0, [pc, #532]	; (90e0 <demo_appdata_callback+0x2e8>)
    8eca:	4b77      	ldr	r3, [pc, #476]	; (90a8 <demo_appdata_callback+0x2b0>)
    8ecc:	4798      	blx	r3
            break;
    8ece:	e79a      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rRADIO_CHANNEL_BUSY \n\r");
    8ed0:	4884      	ldr	r0, [pc, #528]	; (90e4 <demo_appdata_callback+0x2ec>)
    8ed2:	4b75      	ldr	r3, [pc, #468]	; (90a8 <demo_appdata_callback+0x2b0>)
    8ed4:	4798      	blx	r3
            break;
    8ed6:	e796      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rNWK_NOT_JOINED \n\r");
    8ed8:	4883      	ldr	r0, [pc, #524]	; (90e8 <demo_appdata_callback+0x2f0>)
    8eda:	4b73      	ldr	r3, [pc, #460]	; (90a8 <demo_appdata_callback+0x2b0>)
    8edc:	4798      	blx	r3
            break;
    8ede:	e792      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rINVALID_PARAMETER \n\r");
    8ee0:	4882      	ldr	r0, [pc, #520]	; (90ec <demo_appdata_callback+0x2f4>)
    8ee2:	4b71      	ldr	r3, [pc, #452]	; (90a8 <demo_appdata_callback+0x2b0>)
    8ee4:	4798      	blx	r3
            break;
    8ee6:	e78e      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rKEYS_NOT_INITIALIZED \n\r");
    8ee8:	4881      	ldr	r0, [pc, #516]	; (90f0 <demo_appdata_callback+0x2f8>)
    8eea:	4b6f      	ldr	r3, [pc, #444]	; (90a8 <demo_appdata_callback+0x2b0>)
    8eec:	4798      	blx	r3
            break;
    8eee:	e78a      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rSILENT_IMMEDIATELY_ACTIVE\n\r");
    8ef0:	4880      	ldr	r0, [pc, #512]	; (90f4 <demo_appdata_callback+0x2fc>)
    8ef2:	4b6d      	ldr	r3, [pc, #436]	; (90a8 <demo_appdata_callback+0x2b0>)
    8ef4:	4798      	blx	r3
            break;
    8ef6:	e786      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rFCNTR_ERROR_REJOIN_NEEDED \n\r");
    8ef8:	487f      	ldr	r0, [pc, #508]	; (90f8 <demo_appdata_callback+0x300>)
    8efa:	4b6b      	ldr	r3, [pc, #428]	; (90a8 <demo_appdata_callback+0x2b0>)
    8efc:	4798      	blx	r3
            break;
    8efe:	e782      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rINVALID_BUFFER_LENGTH \n\r");
    8f00:	487e      	ldr	r0, [pc, #504]	; (90fc <demo_appdata_callback+0x304>)
    8f02:	4b69      	ldr	r3, [pc, #420]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f04:	4798      	blx	r3
            break;
    8f06:	e77e      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rMAC_PAUSED  \n\r");
    8f08:	487d      	ldr	r0, [pc, #500]	; (9100 <demo_appdata_callback+0x308>)
    8f0a:	4b67      	ldr	r3, [pc, #412]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f0c:	4798      	blx	r3
            break;
    8f0e:	e77a      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rNO_CHANNELS_FOUND \n\r");
    8f10:	487c      	ldr	r0, [pc, #496]	; (9104 <demo_appdata_callback+0x30c>)
    8f12:	4b65      	ldr	r3, [pc, #404]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f14:	4798      	blx	r3
            break;
    8f16:	e776      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rBUSY\n\r");
    8f18:	487b      	ldr	r0, [pc, #492]	; (9108 <demo_appdata_callback+0x310>)
    8f1a:	4b63      	ldr	r3, [pc, #396]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f1c:	4798      	blx	r3
            break;
    8f1e:	e772      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rNO_ACK \n\r");
    8f20:	487a      	ldr	r0, [pc, #488]	; (910c <demo_appdata_callback+0x314>)
    8f22:	4b61      	ldr	r3, [pc, #388]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f24:	4798      	blx	r3
            break;
    8f26:	e76e      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rALREADY JOINING IS IN PROGRESS \n\r");
    8f28:	4879      	ldr	r0, [pc, #484]	; (9110 <demo_appdata_callback+0x318>)
    8f2a:	4b5f      	ldr	r3, [pc, #380]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f2c:	4798      	blx	r3
            break;
    8f2e:	e76a      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rRESOURCE_UNAVAILABLE \n\r");
    8f30:	4878      	ldr	r0, [pc, #480]	; (9114 <demo_appdata_callback+0x31c>)
    8f32:	4b5d      	ldr	r3, [pc, #372]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f34:	4798      	blx	r3
            break;
    8f36:	e766      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rINVALID_REQUEST \n\r");
    8f38:	4877      	ldr	r0, [pc, #476]	; (9118 <demo_appdata_callback+0x320>)
    8f3a:	4b5b      	ldr	r3, [pc, #364]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f3c:	4798      	blx	r3
            break;
    8f3e:	e762      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rFCNTR_ERROR \n\r");
    8f40:	4876      	ldr	r0, [pc, #472]	; (911c <demo_appdata_callback+0x324>)
    8f42:	4b59      	ldr	r3, [pc, #356]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f44:	4798      	blx	r3
            break;
    8f46:	e75e      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rMIC_ERROR \n\r");
    8f48:	4875      	ldr	r0, [pc, #468]	; (9120 <demo_appdata_callback+0x328>)
    8f4a:	4b57      	ldr	r3, [pc, #348]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f4c:	4798      	blx	r3
            break;
    8f4e:	e75a      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rINVALID_MTYPE \n\r");
    8f50:	4874      	ldr	r0, [pc, #464]	; (9124 <demo_appdata_callback+0x32c>)
    8f52:	4b55      	ldr	r3, [pc, #340]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f54:	4798      	blx	r3
            break;
    8f56:	e756      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("\n\rMCAST_HDR_INVALID \n\r");
    8f58:	4873      	ldr	r0, [pc, #460]	; (9128 <demo_appdata_callback+0x330>)
    8f5a:	4b53      	ldr	r3, [pc, #332]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f5c:	4798      	blx	r3
            break;
    8f5e:	e752      	b.n	8e06 <demo_appdata_callback+0xe>
				printf("\n\rINVALID_PACKET \n\r");
    8f60:	4872      	ldr	r0, [pc, #456]	; (912c <demo_appdata_callback+0x334>)
    8f62:	4b51      	ldr	r3, [pc, #324]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f64:	4798      	blx	r3
			break;
    8f66:	e74e      	b.n	8e06 <demo_appdata_callback+0xe>
                printf("UNKNOWN ERROR\n\r");
    8f68:	4871      	ldr	r0, [pc, #452]	; (9130 <demo_appdata_callback+0x338>)
    8f6a:	4b4f      	ldr	r3, [pc, #316]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f6c:	4798      	blx	r3
            break;
    8f6e:	e00d      	b.n	8f8c <demo_appdata_callback+0x194>
        switch(status = appdata->param.transCmpl.status)
    8f70:	790c      	ldrb	r4, [r1, #4]
    8f72:	2c1e      	cmp	r4, #30
    8f74:	d900      	bls.n	8f78 <demo_appdata_callback+0x180>
    8f76:	e081      	b.n	907c <demo_appdata_callback+0x284>
    8f78:	00a3      	lsls	r3, r4, #2
    8f7a:	4a6e      	ldr	r2, [pc, #440]	; (9134 <demo_appdata_callback+0x33c>)
    8f7c:	58d3      	ldr	r3, [r2, r3]
    8f7e:	469f      	mov	pc, r3
                printf("Transmission Success\r\n");
    8f80:	486d      	ldr	r0, [pc, #436]	; (9138 <demo_appdata_callback+0x340>)
    8f82:	4b50      	ldr	r3, [pc, #320]	; (90c4 <demo_appdata_callback+0x2cc>)
    8f84:	4798      	blx	r3
        printf("\n\r*************************************************\n\r");
    8f86:	486d      	ldr	r0, [pc, #436]	; (913c <demo_appdata_callback+0x344>)
    8f88:	4b47      	ldr	r3, [pc, #284]	; (90a8 <demo_appdata_callback+0x2b0>)
    8f8a:	4798      	blx	r3
    SwTimerStop(lTimerId);
    8f8c:	4b3d      	ldr	r3, [pc, #244]	; (9084 <demo_appdata_callback+0x28c>)
    8f8e:	7818      	ldrb	r0, [r3, #0]
    8f90:	4b3d      	ldr	r3, [pc, #244]	; (9088 <demo_appdata_callback+0x290>)
    8f92:	4798      	blx	r3
    set_LED_data(LED_GREEN,&off);
    8f94:	493d      	ldr	r1, [pc, #244]	; (908c <demo_appdata_callback+0x294>)
    8f96:	2003      	movs	r0, #3
    8f98:	4b3d      	ldr	r3, [pc, #244]	; (9090 <demo_appdata_callback+0x298>)
    8f9a:	4798      	blx	r3
    if(status != LORAWAN_SUCCESS)
    8f9c:	2c08      	cmp	r4, #8
    8f9e:	d100      	bne.n	8fa2 <demo_appdata_callback+0x1aa>
    8fa0:	e73d      	b.n	8e1e <demo_appdata_callback+0x26>
    8fa2:	e738      	b.n	8e16 <demo_appdata_callback+0x1e>
                printf("Transmission Success\r\n");
    8fa4:	4864      	ldr	r0, [pc, #400]	; (9138 <demo_appdata_callback+0x340>)
    8fa6:	4b47      	ldr	r3, [pc, #284]	; (90c4 <demo_appdata_callback+0x2cc>)
    8fa8:	4798      	blx	r3
            break;
    8faa:	e7ec      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_NO_DATA \n\r");
    8fac:	4847      	ldr	r0, [pc, #284]	; (90cc <demo_appdata_callback+0x2d4>)
    8fae:	4b3e      	ldr	r3, [pc, #248]	; (90a8 <demo_appdata_callback+0x2b0>)
    8fb0:	4798      	blx	r3
            break;
    8fb2:	e7e8      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_DATA_SIZE \n\r");
    8fb4:	4846      	ldr	r0, [pc, #280]	; (90d0 <demo_appdata_callback+0x2d8>)
    8fb6:	4b3c      	ldr	r3, [pc, #240]	; (90a8 <demo_appdata_callback+0x2b0>)
    8fb8:	4798      	blx	r3
            break;
    8fba:	e7e4      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_INVALID_REQ \n\r");
    8fbc:	4845      	ldr	r0, [pc, #276]	; (90d4 <demo_appdata_callback+0x2dc>)
    8fbe:	4b3a      	ldr	r3, [pc, #232]	; (90a8 <demo_appdata_callback+0x2b0>)
    8fc0:	4798      	blx	r3
            break;
    8fc2:	e7e0      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_BUSY \n\r");
    8fc4:	4844      	ldr	r0, [pc, #272]	; (90d8 <demo_appdata_callback+0x2e0>)
    8fc6:	4b38      	ldr	r3, [pc, #224]	; (90a8 <demo_appdata_callback+0x2b0>)
    8fc8:	4798      	blx	r3
            break;
    8fca:	e7dc      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\nTx Timeout\n\r");
    8fcc:	485c      	ldr	r0, [pc, #368]	; (9140 <demo_appdata_callback+0x348>)
    8fce:	4b36      	ldr	r3, [pc, #216]	; (90a8 <demo_appdata_callback+0x2b0>)
    8fd0:	4798      	blx	r3
            break;
    8fd2:	e7d8      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_OUT_OF_RANGE \n\r");
    8fd4:	4841      	ldr	r0, [pc, #260]	; (90dc <demo_appdata_callback+0x2e4>)
    8fd6:	4b34      	ldr	r3, [pc, #208]	; (90a8 <demo_appdata_callback+0x2b0>)
    8fd8:	4798      	blx	r3
            break;
    8fda:	e7d4      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_UNSUPPORTED_ATTR \n\r");
    8fdc:	4840      	ldr	r0, [pc, #256]	; (90e0 <demo_appdata_callback+0x2e8>)
    8fde:	4b32      	ldr	r3, [pc, #200]	; (90a8 <demo_appdata_callback+0x2b0>)
    8fe0:	4798      	blx	r3
            break;
    8fe2:	e7d0      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rRADIO_CHANNEL_BUSY \n\r");
    8fe4:	483f      	ldr	r0, [pc, #252]	; (90e4 <demo_appdata_callback+0x2ec>)
    8fe6:	4b30      	ldr	r3, [pc, #192]	; (90a8 <demo_appdata_callback+0x2b0>)
    8fe8:	4798      	blx	r3
            break;
    8fea:	e7cc      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rNWK_NOT_JOINED \n\r");
    8fec:	483e      	ldr	r0, [pc, #248]	; (90e8 <demo_appdata_callback+0x2f0>)
    8fee:	4b2e      	ldr	r3, [pc, #184]	; (90a8 <demo_appdata_callback+0x2b0>)
    8ff0:	4798      	blx	r3
            break;
    8ff2:	e7c8      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rINVALID_PARAMETER \n\r");
    8ff4:	483d      	ldr	r0, [pc, #244]	; (90ec <demo_appdata_callback+0x2f4>)
    8ff6:	4b2c      	ldr	r3, [pc, #176]	; (90a8 <demo_appdata_callback+0x2b0>)
    8ff8:	4798      	blx	r3
            break;
    8ffa:	e7c4      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rKEYS_NOT_INITIALIZED \n\r");
    8ffc:	483c      	ldr	r0, [pc, #240]	; (90f0 <demo_appdata_callback+0x2f8>)
    8ffe:	4b2a      	ldr	r3, [pc, #168]	; (90a8 <demo_appdata_callback+0x2b0>)
    9000:	4798      	blx	r3
            break;
    9002:	e7c0      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rSILENT_IMMEDIATELY_ACTIVE\n\r");
    9004:	483b      	ldr	r0, [pc, #236]	; (90f4 <demo_appdata_callback+0x2fc>)
    9006:	4b28      	ldr	r3, [pc, #160]	; (90a8 <demo_appdata_callback+0x2b0>)
    9008:	4798      	blx	r3
            break;
    900a:	e7bc      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rFCNTR_ERROR_REJOIN_NEEDED \n\r");
    900c:	483a      	ldr	r0, [pc, #232]	; (90f8 <demo_appdata_callback+0x300>)
    900e:	4b26      	ldr	r3, [pc, #152]	; (90a8 <demo_appdata_callback+0x2b0>)
    9010:	4798      	blx	r3
            break;
    9012:	e7b8      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rINVALID_BUFFER_LENGTH \n\r");
    9014:	4839      	ldr	r0, [pc, #228]	; (90fc <demo_appdata_callback+0x304>)
    9016:	4b24      	ldr	r3, [pc, #144]	; (90a8 <demo_appdata_callback+0x2b0>)
    9018:	4798      	blx	r3
            break;
    901a:	e7b4      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rMAC_PAUSED  \n\r");
    901c:	4838      	ldr	r0, [pc, #224]	; (9100 <demo_appdata_callback+0x308>)
    901e:	4b22      	ldr	r3, [pc, #136]	; (90a8 <demo_appdata_callback+0x2b0>)
    9020:	4798      	blx	r3
            break;
    9022:	e7b0      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rNO_CHANNELS_FOUND \n\r");
    9024:	4837      	ldr	r0, [pc, #220]	; (9104 <demo_appdata_callback+0x30c>)
    9026:	4b20      	ldr	r3, [pc, #128]	; (90a8 <demo_appdata_callback+0x2b0>)
    9028:	4798      	blx	r3
            break;
    902a:	e7ac      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rBUSY\n\r");
    902c:	4836      	ldr	r0, [pc, #216]	; (9108 <demo_appdata_callback+0x310>)
    902e:	4b1e      	ldr	r3, [pc, #120]	; (90a8 <demo_appdata_callback+0x2b0>)
    9030:	4798      	blx	r3
            break;
    9032:	e7a8      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rNO_ACK \n\r");
    9034:	4835      	ldr	r0, [pc, #212]	; (910c <demo_appdata_callback+0x314>)
    9036:	4b1c      	ldr	r3, [pc, #112]	; (90a8 <demo_appdata_callback+0x2b0>)
    9038:	4798      	blx	r3
            break;
    903a:	e7a4      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rALREADY JOINING IS IN PROGRESS \n\r");
    903c:	4834      	ldr	r0, [pc, #208]	; (9110 <demo_appdata_callback+0x318>)
    903e:	4b1a      	ldr	r3, [pc, #104]	; (90a8 <demo_appdata_callback+0x2b0>)
    9040:	4798      	blx	r3
            break;
    9042:	e7a0      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rRESOURCE_UNAVAILABLE \n\r");
    9044:	4833      	ldr	r0, [pc, #204]	; (9114 <demo_appdata_callback+0x31c>)
    9046:	4b18      	ldr	r3, [pc, #96]	; (90a8 <demo_appdata_callback+0x2b0>)
    9048:	4798      	blx	r3
            break;
    904a:	e79c      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rINVALID_REQUEST \n\r");
    904c:	4832      	ldr	r0, [pc, #200]	; (9118 <demo_appdata_callback+0x320>)
    904e:	4b16      	ldr	r3, [pc, #88]	; (90a8 <demo_appdata_callback+0x2b0>)
    9050:	4798      	blx	r3
            break;
    9052:	e798      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rFCNTR_ERROR \n\r");
    9054:	4831      	ldr	r0, [pc, #196]	; (911c <demo_appdata_callback+0x324>)
    9056:	4b14      	ldr	r3, [pc, #80]	; (90a8 <demo_appdata_callback+0x2b0>)
    9058:	4798      	blx	r3
            break;
    905a:	e794      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rMIC_ERROR \n\r");
    905c:	4830      	ldr	r0, [pc, #192]	; (9120 <demo_appdata_callback+0x328>)
    905e:	4b12      	ldr	r3, [pc, #72]	; (90a8 <demo_appdata_callback+0x2b0>)
    9060:	4798      	blx	r3
            break;
    9062:	e790      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rINVALID_MTYPE \n\r");
    9064:	482f      	ldr	r0, [pc, #188]	; (9124 <demo_appdata_callback+0x32c>)
    9066:	4b10      	ldr	r3, [pc, #64]	; (90a8 <demo_appdata_callback+0x2b0>)
    9068:	4798      	blx	r3
            break;
    906a:	e78c      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rMCAST_HDR_INVALID \n\r");
    906c:	482e      	ldr	r0, [pc, #184]	; (9128 <demo_appdata_callback+0x330>)
    906e:	4b0e      	ldr	r3, [pc, #56]	; (90a8 <demo_appdata_callback+0x2b0>)
    9070:	4798      	blx	r3
            break;
    9072:	e788      	b.n	8f86 <demo_appdata_callback+0x18e>
				printf("\n\rINVALID_PACKET \n\r");
    9074:	482d      	ldr	r0, [pc, #180]	; (912c <demo_appdata_callback+0x334>)
    9076:	4b0c      	ldr	r3, [pc, #48]	; (90a8 <demo_appdata_callback+0x2b0>)
    9078:	4798      	blx	r3
			break;
    907a:	e784      	b.n	8f86 <demo_appdata_callback+0x18e>
                printf("\n\rUNKNOWN ERROR\n\r");
    907c:	4831      	ldr	r0, [pc, #196]	; (9144 <demo_appdata_callback+0x34c>)
    907e:	4b0a      	ldr	r3, [pc, #40]	; (90a8 <demo_appdata_callback+0x2b0>)
    9080:	4798      	blx	r3
            break;
    9082:	e780      	b.n	8f86 <demo_appdata_callback+0x18e>
    9084:	20000060 	.word	0x20000060
    9088:	000083d9 	.word	0x000083d9
    908c:	20000fb0 	.word	0x20000fb0
    9090:	00007a0d 	.word	0x00007a0d
    9094:	2000005c 	.word	0x2000005c
    9098:	20000f93 	.word	0x20000f93
    909c:	00008cd9 	.word	0x00008cd9
    90a0:	0001a01c 	.word	0x0001a01c
    90a4:	0001a1a0 	.word	0x0001a1a0
    90a8:	00013661 	.word	0x00013661
    90ac:	0001a1bc 	.word	0x0001a1bc
    90b0:	0001a1dc 	.word	0x0001a1dc
    90b4:	0001a1f4 	.word	0x0001a1f4
    90b8:	0001a208 	.word	0x0001a208
    90bc:	0001a214 	.word	0x0001a214
    90c0:	0001a218 	.word	0x0001a218
    90c4:	00013725 	.word	0x00013725
    90c8:	0001a238 	.word	0x0001a238
    90cc:	0001a25c 	.word	0x0001a25c
    90d0:	0001a270 	.word	0x0001a270
    90d4:	0001a288 	.word	0x0001a288
    90d8:	0001a2a0 	.word	0x0001a2a0
    90dc:	0001a2b0 	.word	0x0001a2b0
    90e0:	0001a2c8 	.word	0x0001a2c8
    90e4:	0001a2e4 	.word	0x0001a2e4
    90e8:	0001a2fc 	.word	0x0001a2fc
    90ec:	0001a310 	.word	0x0001a310
    90f0:	0001a328 	.word	0x0001a328
    90f4:	0001a344 	.word	0x0001a344
    90f8:	0001a364 	.word	0x0001a364
    90fc:	0001a384 	.word	0x0001a384
    9100:	0001a3a0 	.word	0x0001a3a0
    9104:	0001a3b4 	.word	0x0001a3b4
    9108:	0001a3cc 	.word	0x0001a3cc
    910c:	0001a3d8 	.word	0x0001a3d8
    9110:	0001a3e4 	.word	0x0001a3e4
    9114:	0001a408 	.word	0x0001a408
    9118:	0001a424 	.word	0x0001a424
    911c:	0001a43c 	.word	0x0001a43c
    9120:	0001a450 	.word	0x0001a450
    9124:	0001a460 	.word	0x0001a460
    9128:	0001a474 	.word	0x0001a474
    912c:	0001a48c 	.word	0x0001a48c
    9130:	0001a4a0 	.word	0x0001a4a0
    9134:	0001a098 	.word	0x0001a098
    9138:	0001a4b0 	.word	0x0001a4b0
    913c:	0001a4ec 	.word	0x0001a4ec
    9140:	0001a4c8 	.word	0x0001a4c8
    9144:	0001a4d8 	.word	0x0001a4d8

00009148 <lTimerCb>:
{
    9148:	b510      	push	{r4, lr}
    914a:	b082      	sub	sp, #8
    SwTimerStart(lTimerId,MS_TO_US(100),SW_TIMEOUT_RELATIVE,(void *)lTimerCb,NULL);
    914c:	4b07      	ldr	r3, [pc, #28]	; (916c <lTimerCb+0x24>)
    914e:	7818      	ldrb	r0, [r3, #0]
    9150:	2300      	movs	r3, #0
    9152:	9300      	str	r3, [sp, #0]
    9154:	4b06      	ldr	r3, [pc, #24]	; (9170 <lTimerCb+0x28>)
    9156:	2200      	movs	r2, #0
    9158:	4906      	ldr	r1, [pc, #24]	; (9174 <lTimerCb+0x2c>)
    915a:	4c07      	ldr	r4, [pc, #28]	; (9178 <lTimerCb+0x30>)
    915c:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&toggle);
    915e:	4907      	ldr	r1, [pc, #28]	; (917c <lTimerCb+0x34>)
    9160:	2003      	movs	r0, #3
    9162:	4b07      	ldr	r3, [pc, #28]	; (9180 <lTimerCb+0x38>)
    9164:	4798      	blx	r3
}
    9166:	b002      	add	sp, #8
    9168:	bd10      	pop	{r4, pc}
    916a:	46c0      	nop			; (mov r8, r8)
    916c:	20000060 	.word	0x20000060
    9170:	00009149 	.word	0x00009149
    9174:	000186a0 	.word	0x000186a0
    9178:	000080cd 	.word	0x000080cd
    917c:	2000005e 	.word	0x2000005e
    9180:	00007a0d 	.word	0x00007a0d

00009184 <displayTask>:
{
    9184:	b570      	push	{r4, r5, r6, lr}
	switch(appTaskState)
    9186:	4b28      	ldr	r3, [pc, #160]	; (9228 <displayTask+0xa4>)
    9188:	781b      	ldrb	r3, [r3, #0]
    918a:	2b02      	cmp	r3, #2
    918c:	d014      	beq.n	91b8 <displayTask+0x34>
    918e:	2b03      	cmp	r3, #3
    9190:	d031      	beq.n	91f6 <displayTask+0x72>
    9192:	2b00      	cmp	r3, #0
    9194:	d003      	beq.n	919e <displayTask+0x1a>
			printf("Error STATE Entered\r\n");
    9196:	4825      	ldr	r0, [pc, #148]	; (922c <displayTask+0xa8>)
    9198:	4b25      	ldr	r3, [pc, #148]	; (9230 <displayTask+0xac>)
    919a:	4798      	blx	r3
			break;
    919c:	e00a      	b.n	91b4 <displayTask+0x30>
	set_LED_data(LED_AMBER,&off);
    919e:	4d25      	ldr	r5, [pc, #148]	; (9234 <displayTask+0xb0>)
    91a0:	0029      	movs	r1, r5
    91a2:	2002      	movs	r0, #2
    91a4:	4c24      	ldr	r4, [pc, #144]	; (9238 <displayTask+0xb4>)
    91a6:	47a0      	blx	r4
	set_LED_data(LED_GREEN,&off);
    91a8:	0029      	movs	r1, r5
    91aa:	2003      	movs	r0, #3
    91ac:	47a0      	blx	r4
	appPostTask(PROCESS_TASK_HANDLER);
    91ae:	2001      	movs	r0, #1
    91b0:	4b22      	ldr	r3, [pc, #136]	; (923c <displayTask+0xb8>)
    91b2:	4798      	blx	r3
}
    91b4:	2000      	movs	r0, #0
    91b6:	bd70      	pop	{r4, r5, r6, pc}
    set_LED_data(LED_AMBER,&off);
    91b8:	4d1e      	ldr	r5, [pc, #120]	; (9234 <displayTask+0xb0>)
    91ba:	0029      	movs	r1, r5
    91bc:	2002      	movs	r0, #2
    91be:	4c1e      	ldr	r4, [pc, #120]	; (9238 <displayTask+0xb4>)
    91c0:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&off);
    91c2:	0029      	movs	r1, r5
    91c4:	2003      	movs	r0, #3
    91c6:	47a0      	blx	r4
    printf("\r\nPlease select one of the band given below\r\n");
    91c8:	481d      	ldr	r0, [pc, #116]	; (9240 <displayTask+0xbc>)
    91ca:	4b19      	ldr	r3, [pc, #100]	; (9230 <displayTask+0xac>)
    91cc:	4798      	blx	r3
	    printf("%d. %s\r\n",i,bandStrings[i]);
    91ce:	4d1d      	ldr	r5, [pc, #116]	; (9244 <displayTask+0xc0>)
    91d0:	4a1d      	ldr	r2, [pc, #116]	; (9248 <displayTask+0xc4>)
    91d2:	2101      	movs	r1, #1
    91d4:	0028      	movs	r0, r5
    91d6:	4c1d      	ldr	r4, [pc, #116]	; (924c <displayTask+0xc8>)
    91d8:	47a0      	blx	r4
    91da:	4a1d      	ldr	r2, [pc, #116]	; (9250 <displayTask+0xcc>)
    91dc:	2102      	movs	r1, #2
    91de:	0028      	movs	r0, r5
    91e0:	47a0      	blx	r4
    91e2:	4a1c      	ldr	r2, [pc, #112]	; (9254 <displayTask+0xd0>)
    91e4:	2103      	movs	r1, #3
    91e6:	0028      	movs	r0, r5
    91e8:	47a0      	blx	r4
    printf("Select Regional Band : ");
    91ea:	481b      	ldr	r0, [pc, #108]	; (9258 <displayTask+0xd4>)
    91ec:	47a0      	blx	r4
	startReceiving = true;
    91ee:	2201      	movs	r2, #1
    91f0:	4b1a      	ldr	r3, [pc, #104]	; (925c <displayTask+0xd8>)
    91f2:	701a      	strb	r2, [r3, #0]
    91f4:	e7de      	b.n	91b4 <displayTask+0x30>
    printf("\r\n1. Send Join Request\r\n");
    91f6:	481a      	ldr	r0, [pc, #104]	; (9260 <displayTask+0xdc>)
    91f8:	4c0d      	ldr	r4, [pc, #52]	; (9230 <displayTask+0xac>)
    91fa:	47a0      	blx	r4
    printf("2. Send Data\r\n");
    91fc:	4819      	ldr	r0, [pc, #100]	; (9264 <displayTask+0xe0>)
    91fe:	47a0      	blx	r4
    printf("3. Sleep\r\n");
    9200:	4819      	ldr	r0, [pc, #100]	; (9268 <displayTask+0xe4>)
    9202:	47a0      	blx	r4
    printf("4. Main Menu\r\n");
    9204:	4819      	ldr	r0, [pc, #100]	; (926c <displayTask+0xe8>)
    9206:	47a0      	blx	r4
    printf("\r\nEnter your choice: ");
    9208:	4819      	ldr	r0, [pc, #100]	; (9270 <displayTask+0xec>)
    920a:	4b10      	ldr	r3, [pc, #64]	; (924c <displayTask+0xc8>)
    920c:	4798      	blx	r3
    set_LED_data(LED_AMBER,&off);
    920e:	4d09      	ldr	r5, [pc, #36]	; (9234 <displayTask+0xb0>)
    9210:	0029      	movs	r1, r5
    9212:	2002      	movs	r0, #2
    9214:	4c08      	ldr	r4, [pc, #32]	; (9238 <displayTask+0xb4>)
    9216:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&off);	
    9218:	0029      	movs	r1, r5
    921a:	2003      	movs	r0, #3
    921c:	47a0      	blx	r4
	startReceiving = true;
    921e:	2201      	movs	r2, #1
    9220:	4b0e      	ldr	r3, [pc, #56]	; (925c <displayTask+0xd8>)
    9222:	701a      	strb	r2, [r3, #0]
    9224:	e7c6      	b.n	91b4 <displayTask+0x30>
    9226:	46c0      	nop			; (mov r8, r8)
    9228:	20000f93 	.word	0x20000f93
    922c:	0001a6f4 	.word	0x0001a6f4
    9230:	00013725 	.word	0x00013725
    9234:	20000fb0 	.word	0x20000fb0
    9238:	00007a0d 	.word	0x00007a0d
    923c:	00008cd9 	.word	0x00008cd9
    9240:	0001a624 	.word	0x0001a624
    9244:	0001a65c 	.word	0x0001a65c
    9248:	0001a654 	.word	0x0001a654
    924c:	00013661 	.word	0x00013661
    9250:	0001a668 	.word	0x0001a668
    9254:	0001a674 	.word	0x0001a674
    9258:	0001a680 	.word	0x0001a680
    925c:	20000fc0 	.word	0x20000fc0
    9260:	0001a698 	.word	0x0001a698
    9264:	0001a6b0 	.word	0x0001a6b0
    9268:	0001a6c0 	.word	0x0001a6c0
    926c:	0001a6cc 	.word	0x0001a6cc
    9270:	0001a6dc 	.word	0x0001a6dc

00009274 <appWakeup>:
{
    9274:	b510      	push	{r4, lr}
    9276:	0004      	movs	r4, r0
    HAL_Radio_resources_init();
    9278:	4b07      	ldr	r3, [pc, #28]	; (9298 <appWakeup+0x24>)
    927a:	4798      	blx	r3
    sio2host_init();
    927c:	4b07      	ldr	r3, [pc, #28]	; (929c <appWakeup+0x28>)
    927e:	4798      	blx	r3
	appTaskState = JOIN_SEND_STATE;
    9280:	2203      	movs	r2, #3
    9282:	4b07      	ldr	r3, [pc, #28]	; (92a0 <appWakeup+0x2c>)
    9284:	701a      	strb	r2, [r3, #0]
    appPostTask(DISPLAY_TASK_HANDLER);
    9286:	2000      	movs	r0, #0
    9288:	4b06      	ldr	r3, [pc, #24]	; (92a4 <appWakeup+0x30>)
    928a:	4798      	blx	r3
    printf("\r\nsleep_ok %ld ms\r\n", sleptDuration);
    928c:	0021      	movs	r1, r4
    928e:	4806      	ldr	r0, [pc, #24]	; (92a8 <appWakeup+0x34>)
    9290:	4b06      	ldr	r3, [pc, #24]	; (92ac <appWakeup+0x38>)
    9292:	4798      	blx	r3
}
    9294:	bd10      	pop	{r4, pc}
    9296:	46c0      	nop			; (mov r8, r8)
    9298:	00003ea1 	.word	0x00003ea1
    929c:	0000396d 	.word	0x0000396d
    92a0:	20000f93 	.word	0x20000f93
    92a4:	00008cd9 	.word	0x00008cd9
    92a8:	0001a154 	.word	0x0001a154
    92ac:	00013661 	.word	0x00013661

000092b0 <serial_data_handler>:
{
    92b0:	b510      	push	{r4, lr}
	if (startReceiving == true)
    92b2:	4b0e      	ldr	r3, [pc, #56]	; (92ec <serial_data_handler+0x3c>)
    92b4:	781b      	ldrb	r3, [r3, #0]
    92b6:	2b00      	cmp	r3, #0
    92b8:	d100      	bne.n	92bc <serial_data_handler+0xc>
}
    92ba:	bd10      	pop	{r4, pc}
		if((-1) != (rxChar = sio2host_getchar_nowait()))
    92bc:	4b0c      	ldr	r3, [pc, #48]	; (92f0 <serial_data_handler+0x40>)
    92be:	4798      	blx	r3
    92c0:	1c43      	adds	r3, r0, #1
    92c2:	d0fa      	beq.n	92ba <serial_data_handler+0xa>
			serialData = (char)rxChar;
    92c4:	b2c0      	uxtb	r0, r0
			if((serialData != '\r') && (serialData != '\n') && (serialData != '\b'))
    92c6:	280d      	cmp	r0, #13
    92c8:	d0f7      	beq.n	92ba <serial_data_handler+0xa>
    92ca:	2302      	movs	r3, #2
    92cc:	0002      	movs	r2, r0
    92ce:	439a      	bics	r2, r3
    92d0:	2a08      	cmp	r2, #8
    92d2:	d0f2      	beq.n	92ba <serial_data_handler+0xa>
				startReceiving = false;
    92d4:	2200      	movs	r2, #0
    92d6:	4b05      	ldr	r3, [pc, #20]	; (92ec <serial_data_handler+0x3c>)
    92d8:	701a      	strb	r2, [r3, #0]
  			    serialBuffer = rxChar;
    92da:	4b06      	ldr	r3, [pc, #24]	; (92f4 <serial_data_handler+0x44>)
    92dc:	7018      	strb	r0, [r3, #0]
			    appPostTask(PROCESS_TASK_HANDLER);
    92de:	2001      	movs	r0, #1
    92e0:	4b05      	ldr	r3, [pc, #20]	; (92f8 <serial_data_handler+0x48>)
    92e2:	4798      	blx	r3
				printf("\r\n");			
    92e4:	4805      	ldr	r0, [pc, #20]	; (92fc <serial_data_handler+0x4c>)
    92e6:	4b06      	ldr	r3, [pc, #24]	; (9300 <serial_data_handler+0x50>)
    92e8:	4798      	blx	r3
}
    92ea:	e7e6      	b.n	92ba <serial_data_handler+0xa>
    92ec:	20000fc0 	.word	0x20000fc0
    92f0:	00003bb9 	.word	0x00003bb9
    92f4:	20000fbf 	.word	0x20000fbf
    92f8:	00008cd9 	.word	0x00008cd9
    92fc:	0001a340 	.word	0x0001a340
    9300:	00013725 	.word	0x00013725

00009304 <mote_demo_init>:
{
    9304:	b530      	push	{r4, r5, lr}
    9306:	b083      	sub	sp, #12
    resource_init();
    9308:	4b2c      	ldr	r3, [pc, #176]	; (93bc <mote_demo_init+0xb8>)
    930a:	4798      	blx	r3
	startReceiving = false;
    930c:	2200      	movs	r2, #0
    930e:	4b2c      	ldr	r3, [pc, #176]	; (93c0 <mote_demo_init+0xbc>)
    9310:	701a      	strb	r2, [r3, #0]
    LORAWAN_Init(demo_appdata_callback, demo_joindata_callback);
    9312:	492c      	ldr	r1, [pc, #176]	; (93c4 <mote_demo_init+0xc0>)
    9314:	482c      	ldr	r0, [pc, #176]	; (93c8 <mote_demo_init+0xc4>)
    9316:	4b2d      	ldr	r3, [pc, #180]	; (93cc <mote_demo_init+0xc8>)
    9318:	4798      	blx	r3
    printf("\n\n\r*******************************************************\n\r");
    931a:	482d      	ldr	r0, [pc, #180]	; (93d0 <mote_demo_init+0xcc>)
    931c:	4c2d      	ldr	r4, [pc, #180]	; (93d4 <mote_demo_init+0xd0>)
    931e:	47a0      	blx	r4
    printf("\n\rMicrochip LoRaWAN Stack %s\r\n",STACK_VER);
    9320:	492d      	ldr	r1, [pc, #180]	; (93d8 <mote_demo_init+0xd4>)
    9322:	482e      	ldr	r0, [pc, #184]	; (93dc <mote_demo_init+0xd8>)
    9324:	47a0      	blx	r4
    printf("\r\nInit - Successful\r\n");
    9326:	482e      	ldr	r0, [pc, #184]	; (93e0 <mote_demo_init+0xdc>)
    9328:	4b2e      	ldr	r3, [pc, #184]	; (93e4 <mote_demo_init+0xe0>)
    932a:	4798      	blx	r3
    status = PDS_IsRestorable();
    932c:	4b2e      	ldr	r3, [pc, #184]	; (93e8 <mote_demo_init+0xe4>)
    932e:	4798      	blx	r3
    if(status)
    9330:	2800      	cmp	r0, #0
    9332:	d03b      	beq.n	93ac <mote_demo_init+0xa8>
        PDS_RestoreAll();
    9334:	4b2d      	ldr	r3, [pc, #180]	; (93ec <mote_demo_init+0xe8>)
    9336:	4798      	blx	r3
        LORAWAN_GetAttr(ISMBAND,NULL,&prevBand);
    9338:	4c2d      	ldr	r4, [pc, #180]	; (93f0 <mote_demo_init+0xec>)
    933a:	0022      	movs	r2, r4
    933c:	2100      	movs	r1, #0
    933e:	2023      	movs	r0, #35	; 0x23
    9340:	4b2c      	ldr	r3, [pc, #176]	; (93f4 <mote_demo_init+0xf0>)
    9342:	4798      	blx	r3
            if(bandTable[i] == prevBand)
    9344:	7823      	ldrb	r3, [r4, #0]
    9346:	4a2c      	ldr	r2, [pc, #176]	; (93f8 <mote_demo_init+0xf4>)
    9348:	7812      	ldrb	r2, [r2, #0]
    934a:	429a      	cmp	r2, r3
    934c:	d02b      	beq.n	93a6 <mote_demo_init+0xa2>
    934e:	4a2a      	ldr	r2, [pc, #168]	; (93f8 <mote_demo_init+0xf4>)
    9350:	7852      	ldrb	r2, [r2, #1]
    9352:	429a      	cmp	r2, r3
    9354:	d025      	beq.n	93a2 <mote_demo_init+0x9e>
    9356:	4a28      	ldr	r2, [pc, #160]	; (93f8 <mote_demo_init+0xf4>)
    9358:	7892      	ldrb	r2, [r2, #2]
        uint8_t prevChoice = 0xFF;
    935a:	24ff      	movs	r4, #255	; 0xff
            if(bandTable[i] == prevBand)
    935c:	429a      	cmp	r2, r3
    935e:	d01e      	beq.n	939e <mote_demo_init+0x9a>
        memset(rxchar,0,sizeof(rxchar));
    9360:	4d26      	ldr	r5, [pc, #152]	; (93fc <mote_demo_init+0xf8>)
    9362:	220b      	movs	r2, #11
    9364:	2100      	movs	r1, #0
    9366:	0028      	movs	r0, r5
    9368:	4b25      	ldr	r3, [pc, #148]	; (9400 <mote_demo_init+0xfc>)
    936a:	4798      	blx	r3
        sio2host_rx(rxchar,10);
    936c:	210a      	movs	r1, #10
    936e:	0028      	movs	r0, r5
    9370:	4b24      	ldr	r3, [pc, #144]	; (9404 <mote_demo_init+0x100>)
    9372:	4798      	blx	r3
        printf ("Last configured Regional band %s\r\n",bandStrings[prevChoice]);
    9374:	00a4      	lsls	r4, r4, #2
    9376:	4a24      	ldr	r2, [pc, #144]	; (9408 <mote_demo_init+0x104>)
    9378:	58a5      	ldr	r5, [r4, r2]
    937a:	0029      	movs	r1, r5
    937c:	4823      	ldr	r0, [pc, #140]	; (940c <mote_demo_init+0x108>)
    937e:	4c15      	ldr	r4, [pc, #84]	; (93d4 <mote_demo_init+0xd0>)
    9380:	47a0      	blx	r4
        printf("Press any key to change band\r\n Continuing in %s in ", bandStrings[prevChoice]);
    9382:	0029      	movs	r1, r5
    9384:	4822      	ldr	r0, [pc, #136]	; (9410 <mote_demo_init+0x10c>)
    9386:	47a0      	blx	r4
        SwTimerStart(demoTimerId,MS_TO_US(1000),SW_TIMEOUT_RELATIVE,(void *)demoTimerCb,NULL);
    9388:	4b22      	ldr	r3, [pc, #136]	; (9414 <mote_demo_init+0x110>)
    938a:	7818      	ldrb	r0, [r3, #0]
    938c:	2300      	movs	r3, #0
    938e:	9300      	str	r3, [sp, #0]
    9390:	4b21      	ldr	r3, [pc, #132]	; (9418 <mote_demo_init+0x114>)
    9392:	2200      	movs	r2, #0
    9394:	4921      	ldr	r1, [pc, #132]	; (941c <mote_demo_init+0x118>)
    9396:	4c22      	ldr	r4, [pc, #136]	; (9420 <mote_demo_init+0x11c>)
    9398:	47a0      	blx	r4
}
    939a:	b003      	add	sp, #12
    939c:	bd30      	pop	{r4, r5, pc}
        for (uint32_t i = 0; i < sizeof(bandTable) -1; i++)
    939e:	2302      	movs	r3, #2
    93a0:	e002      	b.n	93a8 <mote_demo_init+0xa4>
    93a2:	2301      	movs	r3, #1
    93a4:	e000      	b.n	93a8 <mote_demo_init+0xa4>
    93a6:	2300      	movs	r3, #0
                prevChoice = i;
    93a8:	b2dc      	uxtb	r4, r3
                break;
    93aa:	e7d9      	b.n	9360 <mote_demo_init+0x5c>
		appTaskState = DEMO_CERT_APP_STATE;
    93ac:	2201      	movs	r2, #1
    93ae:	4b1d      	ldr	r3, [pc, #116]	; (9424 <mote_demo_init+0x120>)
    93b0:	701a      	strb	r2, [r3, #0]
        appPostTask(DISPLAY_TASK_HANDLER);
    93b2:	2000      	movs	r0, #0
    93b4:	4b1c      	ldr	r3, [pc, #112]	; (9428 <mote_demo_init+0x124>)
    93b6:	4798      	blx	r3
}
    93b8:	e7ef      	b.n	939a <mote_demo_init+0x96>
    93ba:	46c0      	nop			; (mov r8, r8)
    93bc:	00007a95 	.word	0x00007a95
    93c0:	20000fc0 	.word	0x20000fc0
    93c4:	00009765 	.word	0x00009765
    93c8:	00008df9 	.word	0x00008df9
    93cc:	0000a7f9 	.word	0x0000a7f9
    93d0:	0001a70c 	.word	0x0001a70c
    93d4:	00013661 	.word	0x00013661
    93d8:	0001a74c 	.word	0x0001a74c
    93dc:	0001a75c 	.word	0x0001a75c
    93e0:	0001a77c 	.word	0x0001a77c
    93e4:	00013725 	.word	0x00013725
    93e8:	00007109 	.word	0x00007109
    93ec:	0000716d 	.word	0x0000716d
    93f0:	2000005d 	.word	0x2000005d
    93f4:	0000bc81 	.word	0x0000bc81
    93f8:	20000010 	.word	0x20000010
    93fc:	20000fb4 	.word	0x20000fb4
    9400:	000135cd 	.word	0x000135cd
    9404:	00003b25 	.word	0x00003b25
    9408:	0001a168 	.word	0x0001a168
    940c:	0001a794 	.word	0x0001a794
    9410:	0001a7b8 	.word	0x0001a7b8
    9414:	2000005f 	.word	0x2000005f
    9418:	00008d0d 	.word	0x00008d0d
    941c:	000f4240 	.word	0x000f4240
    9420:	000080cd 	.word	0x000080cd
    9424:	20000f93 	.word	0x20000f93
    9428:	00008cd9 	.word	0x00008cd9

0000942c <APP_TaskHandler>:
/*********************************************************************//*
 \brief      Application Task Handler
 ************************************************************************/

SYSTEM_TaskStatus_t APP_TaskHandler(void)
{
    942c:	b570      	push	{r4, r5, r6, lr}

    if (appTaskFlags)
    942e:	4b12      	ldr	r3, [pc, #72]	; (9478 <APP_TaskHandler+0x4c>)
    9430:	781b      	ldrb	r3, [r3, #0]
    9432:	2b00      	cmp	r3, #0
    9434:	d008      	beq.n	9448 <APP_TaskHandler+0x1c>
    {
        for (uint16_t taskId = 0; taskId < APP_TASKS_COUNT; taskId++)
        {
            if ((1 << taskId) & (appTaskFlags))
    9436:	4b10      	ldr	r3, [pc, #64]	; (9478 <APP_TaskHandler+0x4c>)
    9438:	781b      	ldrb	r3, [r3, #0]
    943a:	07db      	lsls	r3, r3, #31
    943c:	d406      	bmi.n	944c <APP_TaskHandler+0x20>
    943e:	4b0e      	ldr	r3, [pc, #56]	; (9478 <APP_TaskHandler+0x4c>)
    9440:	781c      	ldrb	r4, [r3, #0]
    9442:	07a4      	lsls	r4, r4, #30
    9444:	0fe4      	lsrs	r4, r4, #31
    9446:	d102      	bne.n	944e <APP_TaskHandler+0x22>
            }
        }
    }

    return SYSTEM_TASK_SUCCESS;
}
    9448:	2000      	movs	r0, #0
    944a:	bd70      	pop	{r4, r5, r6, pc}
            if ((1 << taskId) & (appTaskFlags))
    944c:	2400      	movs	r4, #0
                ATOMIC_SECTION_ENTER
    944e:	4b0b      	ldr	r3, [pc, #44]	; (947c <APP_TaskHandler+0x50>)
    9450:	4798      	blx	r3
                appTaskFlags &= ~(1 << taskId);
    9452:	4d09      	ldr	r5, [pc, #36]	; (9478 <APP_TaskHandler+0x4c>)
    9454:	782b      	ldrb	r3, [r5, #0]
    9456:	2201      	movs	r2, #1
    9458:	40a2      	lsls	r2, r4
    945a:	4393      	bics	r3, r2
    945c:	702b      	strb	r3, [r5, #0]
                ATOMIC_SECTION_EXIT
    945e:	4b08      	ldr	r3, [pc, #32]	; (9480 <APP_TaskHandler+0x54>)
    9460:	4798      	blx	r3
                appTaskHandlers[taskId]();
    9462:	00a4      	lsls	r4, r4, #2
    9464:	4b07      	ldr	r3, [pc, #28]	; (9484 <APP_TaskHandler+0x58>)
    9466:	58e3      	ldr	r3, [r4, r3]
    9468:	4798      	blx	r3
                if (appTaskFlags)
    946a:	782b      	ldrb	r3, [r5, #0]
    946c:	2b00      	cmp	r3, #0
    946e:	d0eb      	beq.n	9448 <APP_TaskHandler+0x1c>
                    SYSTEM_PostTask(APP_TASK_ID);
    9470:	2010      	movs	r0, #16
    9472:	4b05      	ldr	r3, [pc, #20]	; (9488 <APP_TaskHandler+0x5c>)
    9474:	4798      	blx	r3
    9476:	e7e7      	b.n	9448 <APP_TaskHandler+0x1c>
    9478:	20000f92 	.word	0x20000f92
    947c:	0000419d 	.word	0x0000419d
    9480:	000041a9 	.word	0x000041a9
    9484:	0001a14c 	.word	0x0001a14c
    9488:	000086f9 	.word	0x000086f9

0000948c <print_array>:
 \brief      Function to Print array of characters
 \param[in]  *array  - Pointer of the array to be printed
 \param[in]   length - Length of the array
 ************************************************************************/
void print_array (uint8_t *array, uint8_t length)
{
    948c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    948e:	0004      	movs	r4, r0
    9490:	000d      	movs	r5, r1
    printf("0x");
    9492:	480a      	ldr	r0, [pc, #40]	; (94bc <print_array+0x30>)
    9494:	4b0a      	ldr	r3, [pc, #40]	; (94c0 <print_array+0x34>)
    9496:	4798      	blx	r3
    for (uint8_t i =0; i < length; i++)
    9498:	2d00      	cmp	r5, #0
    949a:	d00b      	beq.n	94b4 <print_array+0x28>
    949c:	3d01      	subs	r5, #1
    949e:	b2ed      	uxtb	r5, r5
    94a0:	3501      	adds	r5, #1
    94a2:	1965      	adds	r5, r4, r5
    {
        printf("%02x", *array);
    94a4:	4e07      	ldr	r6, [pc, #28]	; (94c4 <print_array+0x38>)
    94a6:	4f06      	ldr	r7, [pc, #24]	; (94c0 <print_array+0x34>)
    94a8:	7821      	ldrb	r1, [r4, #0]
    94aa:	0030      	movs	r0, r6
    94ac:	47b8      	blx	r7
        array++;
    94ae:	3401      	adds	r4, #1
    for (uint8_t i =0; i < length; i++)
    94b0:	42ac      	cmp	r4, r5
    94b2:	d1f9      	bne.n	94a8 <print_array+0x1c>
    }
    printf("\n\r");
    94b4:	4804      	ldr	r0, [pc, #16]	; (94c8 <print_array+0x3c>)
    94b6:	4b02      	ldr	r3, [pc, #8]	; (94c0 <print_array+0x34>)
    94b8:	4798      	blx	r3
}
    94ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    94bc:	0001a940 	.word	0x0001a940
    94c0:	00013661 	.word	0x00013661
    94c4:	0001a944 	.word	0x0001a944
    94c8:	0001a26c 	.word	0x0001a26c

000094cc <set_join_parameters>:
{
    94cc:	b510      	push	{r4, lr}
    94ce:	0004      	movs	r4, r0
    printf("\n********************Join Parameters********************\n\r");
    94d0:	482a      	ldr	r0, [pc, #168]	; (957c <set_join_parameters+0xb0>)
    94d2:	4b2b      	ldr	r3, [pc, #172]	; (9580 <set_join_parameters+0xb4>)
    94d4:	4798      	blx	r3
    if(ACTIVATION_BY_PERSONALIZATION == activation_type)
    94d6:	2c01      	cmp	r4, #1
    94d8:	d008      	beq.n	94ec <set_join_parameters+0x20>
        status = LORAWAN_SetAttr (DEV_EUI, demoDevEui);
    94da:	492a      	ldr	r1, [pc, #168]	; (9584 <set_join_parameters+0xb8>)
    94dc:	2000      	movs	r0, #0
    94de:	4b2a      	ldr	r3, [pc, #168]	; (9588 <set_join_parameters+0xbc>)
    94e0:	4798      	blx	r3
    94e2:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    94e4:	2808      	cmp	r0, #8
    94e6:	d025      	beq.n	9534 <set_join_parameters+0x68>
}
    94e8:	0020      	movs	r0, r4
    94ea:	bd10      	pop	{r4, pc}
        status = LORAWAN_SetAttr (DEV_ADDR, &demoDevAddr);
    94ec:	4927      	ldr	r1, [pc, #156]	; (958c <set_join_parameters+0xc0>)
    94ee:	2002      	movs	r0, #2
    94f0:	4b25      	ldr	r3, [pc, #148]	; (9588 <set_join_parameters+0xbc>)
    94f2:	4798      	blx	r3
    94f4:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    94f6:	2808      	cmp	r0, #8
    94f8:	d1f6      	bne.n	94e8 <set_join_parameters+0x1c>
            status = LORAWAN_SetAttr (APPS_KEY, demoAppsKey);
    94fa:	4925      	ldr	r1, [pc, #148]	; (9590 <set_join_parameters+0xc4>)
    94fc:	2005      	movs	r0, #5
    94fe:	4b22      	ldr	r3, [pc, #136]	; (9588 <set_join_parameters+0xbc>)
    9500:	4798      	blx	r3
    9502:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    9504:	2808      	cmp	r0, #8
    9506:	d1ef      	bne.n	94e8 <set_join_parameters+0x1c>
            printf("\nAppSessionKey : ");
    9508:	4822      	ldr	r0, [pc, #136]	; (9594 <set_join_parameters+0xc8>)
    950a:	4b1d      	ldr	r3, [pc, #116]	; (9580 <set_join_parameters+0xb4>)
    950c:	4798      	blx	r3
            print_array((uint8_t *)&demoAppsKey, sizeof(demoAppsKey));
    950e:	2110      	movs	r1, #16
    9510:	481f      	ldr	r0, [pc, #124]	; (9590 <set_join_parameters+0xc4>)
    9512:	4b21      	ldr	r3, [pc, #132]	; (9598 <set_join_parameters+0xcc>)
    9514:	4798      	blx	r3
            status = LORAWAN_SetAttr (NWKS_KEY, demoNwksKey);
    9516:	4921      	ldr	r1, [pc, #132]	; (959c <set_join_parameters+0xd0>)
    9518:	2004      	movs	r0, #4
    951a:	4b1b      	ldr	r3, [pc, #108]	; (9588 <set_join_parameters+0xbc>)
    951c:	4798      	blx	r3
    951e:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    9520:	2808      	cmp	r0, #8
    9522:	d1e1      	bne.n	94e8 <set_join_parameters+0x1c>
            printf("\nNwkSessionKey : ");
    9524:	481e      	ldr	r0, [pc, #120]	; (95a0 <set_join_parameters+0xd4>)
    9526:	4b16      	ldr	r3, [pc, #88]	; (9580 <set_join_parameters+0xb4>)
    9528:	4798      	blx	r3
            print_array((uint8_t *)&demoNwksKey, sizeof(demoNwksKey));
    952a:	2110      	movs	r1, #16
    952c:	481b      	ldr	r0, [pc, #108]	; (959c <set_join_parameters+0xd0>)
    952e:	4b1a      	ldr	r3, [pc, #104]	; (9598 <set_join_parameters+0xcc>)
    9530:	4798      	blx	r3
    9532:	e7d9      	b.n	94e8 <set_join_parameters+0x1c>
            printf("\nDevEUI : ");
    9534:	481b      	ldr	r0, [pc, #108]	; (95a4 <set_join_parameters+0xd8>)
    9536:	4b12      	ldr	r3, [pc, #72]	; (9580 <set_join_parameters+0xb4>)
    9538:	4798      	blx	r3
            print_array((uint8_t *)&demoDevEui, sizeof(demoDevEui));
    953a:	2108      	movs	r1, #8
    953c:	4811      	ldr	r0, [pc, #68]	; (9584 <set_join_parameters+0xb8>)
    953e:	4b16      	ldr	r3, [pc, #88]	; (9598 <set_join_parameters+0xcc>)
    9540:	4798      	blx	r3
            status = LORAWAN_SetAttr (APP_EUI, demoAppEui);
    9542:	4919      	ldr	r1, [pc, #100]	; (95a8 <set_join_parameters+0xdc>)
    9544:	2001      	movs	r0, #1
    9546:	4b10      	ldr	r3, [pc, #64]	; (9588 <set_join_parameters+0xbc>)
    9548:	4798      	blx	r3
    954a:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    954c:	2808      	cmp	r0, #8
    954e:	d1cb      	bne.n	94e8 <set_join_parameters+0x1c>
            printf("\nAppEUI : ");
    9550:	4816      	ldr	r0, [pc, #88]	; (95ac <set_join_parameters+0xe0>)
    9552:	4b0b      	ldr	r3, [pc, #44]	; (9580 <set_join_parameters+0xb4>)
    9554:	4798      	blx	r3
            print_array((uint8_t *)&demoAppEui, sizeof(demoAppEui));
    9556:	2108      	movs	r1, #8
    9558:	4813      	ldr	r0, [pc, #76]	; (95a8 <set_join_parameters+0xdc>)
    955a:	4b0f      	ldr	r3, [pc, #60]	; (9598 <set_join_parameters+0xcc>)
    955c:	4798      	blx	r3
			status = LORAWAN_SetAttr (APP_KEY, demoAppKey);          
    955e:	4914      	ldr	r1, [pc, #80]	; (95b0 <set_join_parameters+0xe4>)
    9560:	2003      	movs	r0, #3
    9562:	4b09      	ldr	r3, [pc, #36]	; (9588 <set_join_parameters+0xbc>)
    9564:	4798      	blx	r3
    9566:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    9568:	2808      	cmp	r0, #8
    956a:	d1bd      	bne.n	94e8 <set_join_parameters+0x1c>
            printf("\nAppKey : ");
    956c:	4811      	ldr	r0, [pc, #68]	; (95b4 <set_join_parameters+0xe8>)
    956e:	4b04      	ldr	r3, [pc, #16]	; (9580 <set_join_parameters+0xb4>)
    9570:	4798      	blx	r3
            print_array((uint8_t *)&demoAppKey, sizeof(demoAppKey));
    9572:	2110      	movs	r1, #16
    9574:	480e      	ldr	r0, [pc, #56]	; (95b0 <set_join_parameters+0xe4>)
    9576:	4b08      	ldr	r3, [pc, #32]	; (9598 <set_join_parameters+0xcc>)
    9578:	4798      	blx	r3
    957a:	e7b5      	b.n	94e8 <set_join_parameters+0x1c>
    957c:	0001abe8 	.word	0x0001abe8
    9580:	00013661 	.word	0x00013661
    9584:	20000044 	.word	0x20000044
    9588:	0000d8e9 	.word	0x0000d8e9
    958c:	20000040 	.word	0x20000040
    9590:	20000030 	.word	0x20000030
    9594:	0001ac24 	.word	0x0001ac24
    9598:	0000948d 	.word	0x0000948d
    959c:	2000004c 	.word	0x2000004c
    95a0:	0001ac38 	.word	0x0001ac38
    95a4:	0001ac4c 	.word	0x0001ac4c
    95a8:	20000018 	.word	0x20000018
    95ac:	0001ac58 	.word	0x0001ac58
    95b0:	20000020 	.word	0x20000020
    95b4:	0001ac64 	.word	0x0001ac64

000095b8 <set_multicast_params>:
{
    95b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    95ba:	b08f      	sub	sp, #60	; 0x3c
    printf("\n***************Multicast Parameters********************\n\r");
    95bc:	482a      	ldr	r0, [pc, #168]	; (9668 <set_multicast_params+0xb0>)
    95be:	4b2b      	ldr	r3, [pc, #172]	; (966c <set_multicast_params+0xb4>)
    95c0:	4798      	blx	r3
    dMcastDevAddr.groupId = demoMcastGroupId;
    95c2:	af0c      	add	r7, sp, #48	; 0x30
    95c4:	2300      	movs	r3, #0
    95c6:	703b      	strb	r3, [r7, #0]
    mcastAppSKey.groupId  = demoMcastGroupId;
    95c8:	ac07      	add	r4, sp, #28
    95ca:	7023      	strb	r3, [r4, #0]
    mcastNwkSKey.groupId  = demoMcastGroupId;
    95cc:	aa02      	add	r2, sp, #8
    95ce:	7013      	strb	r3, [r2, #0]
    mcastStatus.groupId   = demoMcastGroupId;
    95d0:	ad01      	add	r5, sp, #4
    95d2:	702b      	strb	r3, [r5, #0]
    memcpy(&(mcastAppSKey.mcastAppSKey), &demoMcastAppsKey,LORAWAN_SESSIONKEY_LENGTH);
    95d4:	2210      	movs	r2, #16
    95d6:	4926      	ldr	r1, [pc, #152]	; (9670 <set_multicast_params+0xb8>)
    95d8:	201d      	movs	r0, #29
    95da:	4468      	add	r0, sp
    95dc:	4e25      	ldr	r6, [pc, #148]	; (9674 <set_multicast_params+0xbc>)
    95de:	47b0      	blx	r6
    dMcastDevAddr.mcast_dev_addr = demoMcastDevAddr;
    95e0:	4b25      	ldr	r3, [pc, #148]	; (9678 <set_multicast_params+0xc0>)
    95e2:	607b      	str	r3, [r7, #4]
    memcpy(&(mcastNwkSKey.mcastNwkSKey), &demoMcastNwksKey,LORAWAN_SESSIONKEY_LENGTH);
    95e4:	2210      	movs	r2, #16
    95e6:	4925      	ldr	r1, [pc, #148]	; (967c <set_multicast_params+0xc4>)
    95e8:	2009      	movs	r0, #9
    95ea:	4468      	add	r0, sp
    95ec:	47b0      	blx	r6
    memcpy(&(mcastStatus.status),&demoMcastEnable,sizeof(demoMcastEnable));
    95ee:	2301      	movs	r3, #1
    95f0:	706b      	strb	r3, [r5, #1]
    status = LORAWAN_SetAttr(MCAST_APPS_KEY, &mcastAppSKey);
    95f2:	0021      	movs	r1, r4
    95f4:	202b      	movs	r0, #43	; 0x2b
    95f6:	4b22      	ldr	r3, [pc, #136]	; (9680 <set_multicast_params+0xc8>)
    95f8:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    95fa:	2808      	cmp	r0, #8
    95fc:	d00a      	beq.n	9614 <set_multicast_params+0x5c>
	    printf("\nMcastGroupAddrStatus : Failed\n\r");
    95fe:	4821      	ldr	r0, [pc, #132]	; (9684 <set_multicast_params+0xcc>)
    9600:	4b1a      	ldr	r3, [pc, #104]	; (966c <set_multicast_params+0xb4>)
    9602:	4798      	blx	r3
	    printf("\nMulticastStatus : Failed\n\r");
    9604:	4820      	ldr	r0, [pc, #128]	; (9688 <set_multicast_params+0xd0>)
    9606:	4b19      	ldr	r3, [pc, #100]	; (966c <set_multicast_params+0xb4>)
    9608:	4798      	blx	r3
	 printf("\n********************************************************\n\r");
    960a:	4820      	ldr	r0, [pc, #128]	; (968c <set_multicast_params+0xd4>)
    960c:	4b17      	ldr	r3, [pc, #92]	; (966c <set_multicast_params+0xb4>)
    960e:	4798      	blx	r3
}
    9610:	b00f      	add	sp, #60	; 0x3c
    9612:	bdf0      	pop	{r4, r5, r6, r7, pc}
	    printf("\nMcastAppSessionKey : ");
    9614:	481e      	ldr	r0, [pc, #120]	; (9690 <set_multicast_params+0xd8>)
    9616:	4b15      	ldr	r3, [pc, #84]	; (966c <set_multicast_params+0xb4>)
    9618:	4798      	blx	r3
	    print_array((uint8_t *)&(mcastAppSKey.mcastAppSKey), LORAWAN_SESSIONKEY_LENGTH);
    961a:	2110      	movs	r1, #16
    961c:	201d      	movs	r0, #29
    961e:	4468      	add	r0, sp
    9620:	4b1c      	ldr	r3, [pc, #112]	; (9694 <set_multicast_params+0xdc>)
    9622:	4798      	blx	r3
	    status = LORAWAN_SetAttr(MCAST_NWKS_KEY, &mcastNwkSKey);
    9624:	a902      	add	r1, sp, #8
    9626:	202a      	movs	r0, #42	; 0x2a
    9628:	4b15      	ldr	r3, [pc, #84]	; (9680 <set_multicast_params+0xc8>)
    962a:	4798      	blx	r3
    if(status == LORAWAN_SUCCESS)
    962c:	2808      	cmp	r0, #8
    962e:	d1e6      	bne.n	95fe <set_multicast_params+0x46>
	    printf("\nMcastNwkSessionKey : ");
    9630:	4819      	ldr	r0, [pc, #100]	; (9698 <set_multicast_params+0xe0>)
    9632:	4b0e      	ldr	r3, [pc, #56]	; (966c <set_multicast_params+0xb4>)
    9634:	4798      	blx	r3
	    print_array((uint8_t *)&(mcastNwkSKey.mcastNwkSKey), LORAWAN_SESSIONKEY_LENGTH);
    9636:	2110      	movs	r1, #16
    9638:	2009      	movs	r0, #9
    963a:	4468      	add	r0, sp
    963c:	4b15      	ldr	r3, [pc, #84]	; (9694 <set_multicast_params+0xdc>)
    963e:	4798      	blx	r3
	    status = LORAWAN_SetAttr(MCAST_GROUP_ADDR, &dMcastDevAddr);
    9640:	a90c      	add	r1, sp, #48	; 0x30
    9642:	2029      	movs	r0, #41	; 0x29
    9644:	4b0e      	ldr	r3, [pc, #56]	; (9680 <set_multicast_params+0xc8>)
    9646:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    9648:	2808      	cmp	r0, #8
    964a:	d1d8      	bne.n	95fe <set_multicast_params+0x46>
	    printf("\nMcastGroupAddr : 0x%lx\n\r", dMcastDevAddr.mcast_dev_addr);
    964c:	990d      	ldr	r1, [sp, #52]	; 0x34
    964e:	4813      	ldr	r0, [pc, #76]	; (969c <set_multicast_params+0xe4>)
    9650:	4b06      	ldr	r3, [pc, #24]	; (966c <set_multicast_params+0xb4>)
    9652:	4798      	blx	r3
	    status = LORAWAN_SetAttr(MCAST_ENABLE, &mcastStatus);
    9654:	a901      	add	r1, sp, #4
    9656:	2028      	movs	r0, #40	; 0x28
    9658:	4b09      	ldr	r3, [pc, #36]	; (9680 <set_multicast_params+0xc8>)
    965a:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    965c:	2808      	cmp	r0, #8
    965e:	d1d1      	bne.n	9604 <set_multicast_params+0x4c>
	    printf("\nMulticastStatus : Enabled\n\r");
    9660:	480f      	ldr	r0, [pc, #60]	; (96a0 <set_multicast_params+0xe8>)
    9662:	4b02      	ldr	r3, [pc, #8]	; (966c <set_multicast_params+0xb4>)
    9664:	4798      	blx	r3
    9666:	e7d0      	b.n	960a <set_multicast_params+0x52>
    9668:	0001ac70 	.word	0x0001ac70
    966c:	00013661 	.word	0x00013661
    9670:	0001a178 	.word	0x0001a178
    9674:	00013549 	.word	0x00013549
    9678:	0037cc56 	.word	0x0037cc56
    967c:	0001a188 	.word	0x0001a188
    9680:	0000d8e9 	.word	0x0000d8e9
    9684:	0001acf8 	.word	0x0001acf8
    9688:	0001ad3c 	.word	0x0001ad3c
    968c:	0001ad58 	.word	0x0001ad58
    9690:	0001acac 	.word	0x0001acac
    9694:	0000948d 	.word	0x0000948d
    9698:	0001acc4 	.word	0x0001acc4
    969c:	0001acdc 	.word	0x0001acdc
    96a0:	0001ad1c 	.word	0x0001ad1c

000096a4 <set_device_type>:
{
    96a4:	b510      	push	{r4, lr}
    96a6:	b082      	sub	sp, #8
    96a8:	466b      	mov	r3, sp
    96aa:	1dd9      	adds	r1, r3, #7
    96ac:	7008      	strb	r0, [r1, #0]
    status = LORAWAN_SetAttr(EDCLASS, &ed_class);
    96ae:	2019      	movs	r0, #25
    96b0:	4b08      	ldr	r3, [pc, #32]	; (96d4 <set_device_type+0x30>)
    96b2:	4798      	blx	r3
    96b4:	0004      	movs	r4, r0
    if((LORAWAN_SUCCESS == status) && ((CLASS_C | CLASS_B) & ed_class) && (true == DEMO_APP_MCAST_ENABLE))
    96b6:	2808      	cmp	r0, #8
    96b8:	d002      	beq.n	96c0 <set_device_type+0x1c>
}
    96ba:	0020      	movs	r0, r4
    96bc:	b002      	add	sp, #8
    96be:	bd10      	pop	{r4, pc}
    if((LORAWAN_SUCCESS == status) && ((CLASS_C | CLASS_B) & ed_class) && (true == DEMO_APP_MCAST_ENABLE))
    96c0:	466b      	mov	r3, sp
    96c2:	3307      	adds	r3, #7
    96c4:	781b      	ldrb	r3, [r3, #0]
    96c6:	2206      	movs	r2, #6
    96c8:	421a      	tst	r2, r3
    96ca:	d0f6      	beq.n	96ba <set_device_type+0x16>
        set_multicast_params();
    96cc:	4b02      	ldr	r3, [pc, #8]	; (96d8 <set_device_type+0x34>)
    96ce:	4798      	blx	r3
    96d0:	e7f3      	b.n	96ba <set_device_type+0x16>
    96d2:	46c0      	nop			; (mov r8, r8)
    96d4:	0000d8e9 	.word	0x0000d8e9
    96d8:	000095b9 	.word	0x000095b9

000096dc <print_application_config>:

/*********************************************************************//*
 \brief      Function to Print application configuration
 ************************************************************************/
void  print_application_config (void)
{
    96dc:	b530      	push	{r4, r5, lr}
    96de:	b083      	sub	sp, #12
    EdClass_t edClass;
    printf("\n***************Application Configuration***************\n\r");
    96e0:	4814      	ldr	r0, [pc, #80]	; (9734 <print_application_config+0x58>)
    96e2:	4d15      	ldr	r5, [pc, #84]	; (9738 <print_application_config+0x5c>)
    96e4:	47a8      	blx	r5
    LORAWAN_GetAttr(EDCLASS, NULL, &edClass);
    96e6:	466b      	mov	r3, sp
    96e8:	1ddc      	adds	r4, r3, #7
    96ea:	0022      	movs	r2, r4
    96ec:	2100      	movs	r1, #0
    96ee:	2019      	movs	r0, #25
    96f0:	4b12      	ldr	r3, [pc, #72]	; (973c <print_application_config+0x60>)
    96f2:	4798      	blx	r3
    printf("\nDevType : ");
    96f4:	4812      	ldr	r0, [pc, #72]	; (9740 <print_application_config+0x64>)
    96f6:	47a8      	blx	r5

    if(edClass == CLASS_A)
    96f8:	7823      	ldrb	r3, [r4, #0]
    96fa:	2b01      	cmp	r3, #1
    96fc:	d011      	beq.n	9722 <print_application_config+0x46>
    {
        printf("CLASS A\n\r");
    }
    else if(edClass == CLASS_C)
    96fe:	2b04      	cmp	r3, #4
    9700:	d013      	beq.n	972a <print_application_config+0x4e>
    {
        printf("CLASS C\n\r");
    }

    printf("\nActivationType : ");
    9702:	4810      	ldr	r0, [pc, #64]	; (9744 <print_application_config+0x68>)
    9704:	4c0c      	ldr	r4, [pc, #48]	; (9738 <print_application_config+0x5c>)
    9706:	47a0      	blx	r4

    if(DEMO_APP_ACTIVATION_TYPE == OVER_THE_AIR_ACTIVATION)
    {
        printf("OTAA\n\r");
    9708:	480f      	ldr	r0, [pc, #60]	; (9748 <print_application_config+0x6c>)
    970a:	47a0      	blx	r4
    else if(DEMO_APP_ACTIVATION_TYPE == ACTIVATION_BY_PERSONALIZATION)
    {
        printf("ABP\n\r");
    }

    printf("\nTransmission Type - ");
    970c:	480f      	ldr	r0, [pc, #60]	; (974c <print_application_config+0x70>)
    970e:	47a0      	blx	r4
    {
        printf("CONFIRMED\n\r");
    }
    else if(DEMO_APP_TRANSMISSION_TYPE == UNCONFIRMED)
    {
        printf("UNCONFIRMED\n\r");
    9710:	480f      	ldr	r0, [pc, #60]	; (9750 <print_application_config+0x74>)
    9712:	47a0      	blx	r4
    }

    printf("\nFPort - %d\n\r", DEMO_APP_FPORT);
    9714:	2101      	movs	r1, #1
    9716:	480f      	ldr	r0, [pc, #60]	; (9754 <print_application_config+0x78>)
    9718:	47a0      	blx	r4

    printf("\n*******************************************************\n\r");
    971a:	480f      	ldr	r0, [pc, #60]	; (9758 <print_application_config+0x7c>)
    971c:	47a0      	blx	r4
}
    971e:	b003      	add	sp, #12
    9720:	bd30      	pop	{r4, r5, pc}
        printf("CLASS A\n\r");
    9722:	480e      	ldr	r0, [pc, #56]	; (975c <print_application_config+0x80>)
    9724:	4b04      	ldr	r3, [pc, #16]	; (9738 <print_application_config+0x5c>)
    9726:	4798      	blx	r3
    9728:	e7eb      	b.n	9702 <print_application_config+0x26>
        printf("CLASS C\n\r");
    972a:	480d      	ldr	r0, [pc, #52]	; (9760 <print_application_config+0x84>)
    972c:	4b02      	ldr	r3, [pc, #8]	; (9738 <print_application_config+0x5c>)
    972e:	4798      	blx	r3
    9730:	e7e7      	b.n	9702 <print_application_config+0x26>
    9732:	46c0      	nop			; (mov r8, r8)
    9734:	0001a850 	.word	0x0001a850
    9738:	00013661 	.word	0x00013661
    973c:	0000bc81 	.word	0x0000bc81
    9740:	0001a88c 	.word	0x0001a88c
    9744:	0001a8b0 	.word	0x0001a8b0
    9748:	0001a8c4 	.word	0x0001a8c4
    974c:	0001a8cc 	.word	0x0001a8cc
    9750:	0001a8e4 	.word	0x0001a8e4
    9754:	0001a8f4 	.word	0x0001a8f4
    9758:	0001a904 	.word	0x0001a904
    975c:	0001a898 	.word	0x0001a898
    9760:	0001a8a4 	.word	0x0001a8a4

00009764 <demo_joindata_callback>:
{
    9764:	b510      	push	{r4, lr}
    9766:	b082      	sub	sp, #8
    9768:	0004      	movs	r4, r0
    set_LED_data(LED_GREEN,&off);
    976a:	4935      	ldr	r1, [pc, #212]	; (9840 <demo_joindata_callback+0xdc>)
    976c:	2003      	movs	r0, #3
    976e:	4b35      	ldr	r3, [pc, #212]	; (9844 <demo_joindata_callback+0xe0>)
    9770:	4798      	blx	r3
    if(LORAWAN_SUCCESS == status)
    9772:	2c08      	cmp	r4, #8
    9774:	d01c      	beq.n	97b0 <demo_joindata_callback+0x4c>
	else if(LORAWAN_NO_CHANNELS_FOUND == status)
    9776:	2c10      	cmp	r4, #16
    9778:	d041      	beq.n	97fe <demo_joindata_callback+0x9a>
	else if (LORAWAN_MIC_ERROR == status)
    977a:	2c18      	cmp	r4, #24
    977c:	d04a      	beq.n	9814 <demo_joindata_callback+0xb0>
	else if (LORAWAN_TX_TIMEOUT == status)
    977e:	2c1b      	cmp	r4, #27
    9780:	d053      	beq.n	982a <demo_joindata_callback+0xc6>
        joined = false;
    9782:	2200      	movs	r2, #0
    9784:	4b30      	ldr	r3, [pc, #192]	; (9848 <demo_joindata_callback+0xe4>)
    9786:	701a      	strb	r2, [r3, #0]
        set_LED_data(LED_AMBER,&on);
    9788:	4930      	ldr	r1, [pc, #192]	; (984c <demo_joindata_callback+0xe8>)
    978a:	2002      	movs	r0, #2
    978c:	4b2d      	ldr	r3, [pc, #180]	; (9844 <demo_joindata_callback+0xe0>)
    978e:	4798      	blx	r3
        printf("\nJoining Denied\n\r");
    9790:	482f      	ldr	r0, [pc, #188]	; (9850 <demo_joindata_callback+0xec>)
    9792:	4b30      	ldr	r3, [pc, #192]	; (9854 <demo_joindata_callback+0xf0>)
    9794:	4798      	blx	r3
    printf("\n\r*******************************************************\n\r");
    9796:	4830      	ldr	r0, [pc, #192]	; (9858 <demo_joindata_callback+0xf4>)
    9798:	4b2e      	ldr	r3, [pc, #184]	; (9854 <demo_joindata_callback+0xf0>)
    979a:	4798      	blx	r3
    PDS_StoreAll();
    979c:	4b2f      	ldr	r3, [pc, #188]	; (985c <demo_joindata_callback+0xf8>)
    979e:	4798      	blx	r3
	appTaskState = JOIN_SEND_STATE;
    97a0:	2203      	movs	r2, #3
    97a2:	4b2f      	ldr	r3, [pc, #188]	; (9860 <demo_joindata_callback+0xfc>)
    97a4:	701a      	strb	r2, [r3, #0]
    appPostTask(DISPLAY_TASK_HANDLER);
    97a6:	2000      	movs	r0, #0
    97a8:	4b2e      	ldr	r3, [pc, #184]	; (9864 <demo_joindata_callback+0x100>)
    97aa:	4798      	blx	r3
}
    97ac:	b002      	add	sp, #8
    97ae:	bd10      	pop	{r4, pc}
        joined = true;
    97b0:	2201      	movs	r2, #1
    97b2:	4b25      	ldr	r3, [pc, #148]	; (9848 <demo_joindata_callback+0xe4>)
    97b4:	701a      	strb	r2, [r3, #0]
        printf("\nJoining Successful\n\r");
    97b6:	482c      	ldr	r0, [pc, #176]	; (9868 <demo_joindata_callback+0x104>)
    97b8:	4b26      	ldr	r3, [pc, #152]	; (9854 <demo_joindata_callback+0xf0>)
    97ba:	4798      	blx	r3
        LORAWAN_GetAttr(DEV_ADDR, NULL, &devAddress);
    97bc:	aa01      	add	r2, sp, #4
    97be:	2100      	movs	r1, #0
    97c0:	2002      	movs	r0, #2
    97c2:	4c2a      	ldr	r4, [pc, #168]	; (986c <demo_joindata_callback+0x108>)
    97c4:	47a0      	blx	r4
        LORAWAN_GetAttr(MCAST_ENABLE, NULL, &mcastEnabled);
    97c6:	466b      	mov	r3, sp
    97c8:	1cda      	adds	r2, r3, #3
    97ca:	2100      	movs	r1, #0
    97cc:	2028      	movs	r0, #40	; 0x28
    97ce:	47a0      	blx	r4
        if (devAddress != DEMO_APP_MCAST_GROUP_ADDRESS)
    97d0:	9901      	ldr	r1, [sp, #4]
    97d2:	4b27      	ldr	r3, [pc, #156]	; (9870 <demo_joindata_callback+0x10c>)
    97d4:	4299      	cmp	r1, r3
    97d6:	d009      	beq.n	97ec <demo_joindata_callback+0x88>
            printf("\nDevAddr: 0x%lx\n\r", devAddress);
    97d8:	4826      	ldr	r0, [pc, #152]	; (9874 <demo_joindata_callback+0x110>)
    97da:	4b1e      	ldr	r3, [pc, #120]	; (9854 <demo_joindata_callback+0xf0>)
    97dc:	4798      	blx	r3
        print_application_config();
    97de:	4b26      	ldr	r3, [pc, #152]	; (9878 <demo_joindata_callback+0x114>)
    97e0:	4798      	blx	r3
        set_LED_data(LED_GREEN,&on);
    97e2:	491a      	ldr	r1, [pc, #104]	; (984c <demo_joindata_callback+0xe8>)
    97e4:	2003      	movs	r0, #3
    97e6:	4b17      	ldr	r3, [pc, #92]	; (9844 <demo_joindata_callback+0xe0>)
    97e8:	4798      	blx	r3
    97ea:	e7d4      	b.n	9796 <demo_joindata_callback+0x32>
        else if ((devAddress == DEMO_APP_MCAST_GROUP_ADDRESS) && (true == mcastEnabled))
    97ec:	466b      	mov	r3, sp
    97ee:	3303      	adds	r3, #3
    97f0:	781b      	ldrb	r3, [r3, #0]
    97f2:	2b00      	cmp	r3, #0
    97f4:	d0f3      	beq.n	97de <demo_joindata_callback+0x7a>
            printf("\nAddress conflict between Device Address and Multicast group address\n\r");
    97f6:	4821      	ldr	r0, [pc, #132]	; (987c <demo_joindata_callback+0x118>)
    97f8:	4b16      	ldr	r3, [pc, #88]	; (9854 <demo_joindata_callback+0xf0>)
    97fa:	4798      	blx	r3
    97fc:	e7ef      	b.n	97de <demo_joindata_callback+0x7a>
		joined = false;
    97fe:	2200      	movs	r2, #0
    9800:	4b11      	ldr	r3, [pc, #68]	; (9848 <demo_joindata_callback+0xe4>)
    9802:	701a      	strb	r2, [r3, #0]
		set_LED_data(LED_AMBER,&on);
    9804:	4911      	ldr	r1, [pc, #68]	; (984c <demo_joindata_callback+0xe8>)
    9806:	2002      	movs	r0, #2
    9808:	4b0e      	ldr	r3, [pc, #56]	; (9844 <demo_joindata_callback+0xe0>)
    980a:	4798      	blx	r3
		printf("\n No Free Channel found");
    980c:	481c      	ldr	r0, [pc, #112]	; (9880 <demo_joindata_callback+0x11c>)
    980e:	4b11      	ldr	r3, [pc, #68]	; (9854 <demo_joindata_callback+0xf0>)
    9810:	4798      	blx	r3
    9812:	e7c0      	b.n	9796 <demo_joindata_callback+0x32>
		joined = false;
    9814:	2200      	movs	r2, #0
    9816:	4b0c      	ldr	r3, [pc, #48]	; (9848 <demo_joindata_callback+0xe4>)
    9818:	701a      	strb	r2, [r3, #0]
		set_LED_data(LED_AMBER,&on);
    981a:	490c      	ldr	r1, [pc, #48]	; (984c <demo_joindata_callback+0xe8>)
    981c:	2002      	movs	r0, #2
    981e:	4b09      	ldr	r3, [pc, #36]	; (9844 <demo_joindata_callback+0xe0>)
    9820:	4798      	blx	r3
		printf("\n MIC Error");
    9822:	4818      	ldr	r0, [pc, #96]	; (9884 <demo_joindata_callback+0x120>)
    9824:	4b0b      	ldr	r3, [pc, #44]	; (9854 <demo_joindata_callback+0xf0>)
    9826:	4798      	blx	r3
    9828:	e7b5      	b.n	9796 <demo_joindata_callback+0x32>
		joined = false;
    982a:	2200      	movs	r2, #0
    982c:	4b06      	ldr	r3, [pc, #24]	; (9848 <demo_joindata_callback+0xe4>)
    982e:	701a      	strb	r2, [r3, #0]
		set_LED_data(LED_AMBER,&on);
    9830:	4906      	ldr	r1, [pc, #24]	; (984c <demo_joindata_callback+0xe8>)
    9832:	2002      	movs	r0, #2
    9834:	4b03      	ldr	r3, [pc, #12]	; (9844 <demo_joindata_callback+0xe0>)
    9836:	4798      	blx	r3
		printf("\n Transmission Timeout");
    9838:	4813      	ldr	r0, [pc, #76]	; (9888 <demo_joindata_callback+0x124>)
    983a:	4b06      	ldr	r3, [pc, #24]	; (9854 <demo_joindata_callback+0xf0>)
    983c:	4798      	blx	r3
    983e:	e7aa      	b.n	9796 <demo_joindata_callback+0x32>
    9840:	20000fb0 	.word	0x20000fb0
    9844:	00007a0d 	.word	0x00007a0d
    9848:	20000fa0 	.word	0x20000fa0
    984c:	2000005c 	.word	0x2000005c
    9850:	0001a5d4 	.word	0x0001a5d4
    9854:	00013661 	.word	0x00013661
    9858:	0001a5e8 	.word	0x0001a5e8
    985c:	00007259 	.word	0x00007259
    9860:	20000f93 	.word	0x20000f93
    9864:	00008cd9 	.word	0x00008cd9
    9868:	0001a524 	.word	0x0001a524
    986c:	0000bc81 	.word	0x0000bc81
    9870:	0037cc56 	.word	0x0037cc56
    9874:	0001a53c 	.word	0x0001a53c
    9878:	000096dd 	.word	0x000096dd
    987c:	0001a550 	.word	0x0001a550
    9880:	0001a598 	.word	0x0001a598
    9884:	0001a5b0 	.word	0x0001a5b0
    9888:	0001a5bc 	.word	0x0001a5bc

0000988c <print_stack_status>:
/*********************************************************************//*
 \brief      Function to Print stack return status
 \param[in]  status - Status from the stack
 ************************************************************************/
void print_stack_status(StackRetStatus_t status)
{
    988c:	b510      	push	{r4, lr}
    switch(status)
    988e:	0003      	movs	r3, r0
    9890:	3b08      	subs	r3, #8
    9892:	b2da      	uxtb	r2, r3
    9894:	2a0d      	cmp	r2, #13
    9896:	d833      	bhi.n	9900 <print_stack_status+0x74>
    9898:	0093      	lsls	r3, r2, #2
    989a:	4a1c      	ldr	r2, [pc, #112]	; (990c <print_stack_status+0x80>)
    989c:	58d3      	ldr	r3, [r2, r3]
    989e:	469f      	mov	pc, r3
    {
        case LORAWAN_SUCCESS:
             printf("\nlorawan_success\n\r");
    98a0:	481b      	ldr	r0, [pc, #108]	; (9910 <print_stack_status+0x84>)
    98a2:	4b1c      	ldr	r3, [pc, #112]	; (9914 <print_stack_status+0x88>)
    98a4:	4798      	blx	r3
        break;
        default:
           printf("\nrequest_failed %d\n\r",status);
        break;
    }
}
    98a6:	bd10      	pop	{r4, pc}
             printf("\nlorawan_state : stack_Busy\n\r");
    98a8:	481b      	ldr	r0, [pc, #108]	; (9918 <print_stack_status+0x8c>)
    98aa:	4b1a      	ldr	r3, [pc, #104]	; (9914 <print_stack_status+0x88>)
    98ac:	4798      	blx	r3
        break;
    98ae:	e7fa      	b.n	98a6 <print_stack_status+0x1a>
            printf("\ndevice_not_joined_to_network\n\r");
    98b0:	481a      	ldr	r0, [pc, #104]	; (991c <print_stack_status+0x90>)
    98b2:	4b18      	ldr	r3, [pc, #96]	; (9914 <print_stack_status+0x88>)
    98b4:	4798      	blx	r3
        break;
    98b6:	e7f6      	b.n	98a6 <print_stack_status+0x1a>
            printf("\ninvalid_parameter\n\r");
    98b8:	4819      	ldr	r0, [pc, #100]	; (9920 <print_stack_status+0x94>)
    98ba:	4b16      	ldr	r3, [pc, #88]	; (9914 <print_stack_status+0x88>)
    98bc:	4798      	blx	r3
        break;
    98be:	e7f2      	b.n	98a6 <print_stack_status+0x1a>
            printf("\nkeys_not_initialized\n\r");
    98c0:	4818      	ldr	r0, [pc, #96]	; (9924 <print_stack_status+0x98>)
    98c2:	4b14      	ldr	r3, [pc, #80]	; (9914 <print_stack_status+0x88>)
    98c4:	4798      	blx	r3
        break;
    98c6:	e7ee      	b.n	98a6 <print_stack_status+0x1a>
            printf("\nsilent_immediately_active\n\r");
    98c8:	4817      	ldr	r0, [pc, #92]	; (9928 <print_stack_status+0x9c>)
    98ca:	4b12      	ldr	r3, [pc, #72]	; (9914 <print_stack_status+0x88>)
    98cc:	4798      	blx	r3
        break;
    98ce:	e7ea      	b.n	98a6 <print_stack_status+0x1a>
            printf("\nframecounter_error_rejoin_needed\n\r");
    98d0:	4816      	ldr	r0, [pc, #88]	; (992c <print_stack_status+0xa0>)
    98d2:	4b10      	ldr	r3, [pc, #64]	; (9914 <print_stack_status+0x88>)
    98d4:	4798      	blx	r3
        break;
    98d6:	e7e6      	b.n	98a6 <print_stack_status+0x1a>
            printf("\ninvalid_buffer_length\n\r");
    98d8:	4815      	ldr	r0, [pc, #84]	; (9930 <print_stack_status+0xa4>)
    98da:	4b0e      	ldr	r3, [pc, #56]	; (9914 <print_stack_status+0x88>)
    98dc:	4798      	blx	r3
        break;
    98de:	e7e2      	b.n	98a6 <print_stack_status+0x1a>
            printf("\nMAC_paused\n\r");
    98e0:	4814      	ldr	r0, [pc, #80]	; (9934 <print_stack_status+0xa8>)
    98e2:	4b0c      	ldr	r3, [pc, #48]	; (9914 <print_stack_status+0x88>)
    98e4:	4798      	blx	r3
        break;
    98e6:	e7de      	b.n	98a6 <print_stack_status+0x1a>
            printf("\nno_free_channels_found\n\r");
    98e8:	4813      	ldr	r0, [pc, #76]	; (9938 <print_stack_status+0xac>)
    98ea:	4b0a      	ldr	r3, [pc, #40]	; (9914 <print_stack_status+0x88>)
    98ec:	4798      	blx	r3
        break;
    98ee:	e7da      	b.n	98a6 <print_stack_status+0x1a>
            printf("\nrequest_invalid\n\r");
    98f0:	4812      	ldr	r0, [pc, #72]	; (993c <print_stack_status+0xb0>)
    98f2:	4b08      	ldr	r3, [pc, #32]	; (9914 <print_stack_status+0x88>)
    98f4:	4798      	blx	r3
        break;
    98f6:	e7d6      	b.n	98a6 <print_stack_status+0x1a>
            printf("\nprev_join_request_in_progress\n\r");
    98f8:	4811      	ldr	r0, [pc, #68]	; (9940 <print_stack_status+0xb4>)
    98fa:	4b06      	ldr	r3, [pc, #24]	; (9914 <print_stack_status+0x88>)
    98fc:	4798      	blx	r3
        break;
    98fe:	e7d2      	b.n	98a6 <print_stack_status+0x1a>
           printf("\nrequest_failed %d\n\r",status);
    9900:	0001      	movs	r1, r0
    9902:	4810      	ldr	r0, [pc, #64]	; (9944 <print_stack_status+0xb8>)
    9904:	4b03      	ldr	r3, [pc, #12]	; (9914 <print_stack_status+0x88>)
    9906:	4798      	blx	r3
}
    9908:	e7cd      	b.n	98a6 <print_stack_status+0x1a>
    990a:	46c0      	nop			; (mov r8, r8)
    990c:	0001a114 	.word	0x0001a114
    9910:	0001a94c 	.word	0x0001a94c
    9914:	00013661 	.word	0x00013661
    9918:	0001a960 	.word	0x0001a960
    991c:	0001a980 	.word	0x0001a980
    9920:	0001a9a0 	.word	0x0001a9a0
    9924:	0001a9b8 	.word	0x0001a9b8
    9928:	0001a9d0 	.word	0x0001a9d0
    992c:	0001a9f0 	.word	0x0001a9f0
    9930:	0001aa14 	.word	0x0001aa14
    9934:	0001aa30 	.word	0x0001aa30
    9938:	0001aa40 	.word	0x0001aa40
    993c:	0001aa5c 	.word	0x0001aa5c
    9940:	0001aa70 	.word	0x0001aa70
    9944:	0001aa94 	.word	0x0001aa94

00009948 <mote_set_parameters>:
{
    9948:	b530      	push	{r4, r5, lr}
    994a:	b083      	sub	sp, #12
    994c:	000d      	movs	r5, r1
    bool joinBackoffEnable = false;
    994e:	466b      	mov	r3, sp
    9950:	1ddc      	adds	r4, r3, #7
    9952:	2300      	movs	r3, #0
    9954:	7023      	strb	r3, [r4, #0]
    LORAWAN_Reset(ismBand);
    9956:	4b1a      	ldr	r3, [pc, #104]	; (99c0 <mote_set_parameters+0x78>)
    9958:	4798      	blx	r3
    LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE,&joinBackoffEnable);
    995a:	0021      	movs	r1, r4
    995c:	202e      	movs	r0, #46	; 0x2e
    995e:	4b19      	ldr	r3, [pc, #100]	; (99c4 <mote_set_parameters+0x7c>)
    9960:	4798      	blx	r3
    status = set_join_parameters(DEMO_APP_ACTIVATION_TYPE);
    9962:	2000      	movs	r0, #0
    9964:	4b18      	ldr	r3, [pc, #96]	; (99c8 <mote_set_parameters+0x80>)
    9966:	4798      	blx	r3
    9968:	0004      	movs	r4, r0
    if (LORAWAN_SUCCESS != status)
    996a:	2808      	cmp	r0, #8
    996c:	d005      	beq.n	997a <mote_set_parameters+0x32>
        printf("\nJoin parameters initialization failed\n\r");
    996e:	4817      	ldr	r0, [pc, #92]	; (99cc <mote_set_parameters+0x84>)
    9970:	4b17      	ldr	r3, [pc, #92]	; (99d0 <mote_set_parameters+0x88>)
    9972:	4798      	blx	r3
}
    9974:	0020      	movs	r0, r4
    9976:	b003      	add	sp, #12
    9978:	bd30      	pop	{r4, r5, pc}
    status = set_device_type(DEMO_APP_ENDDEVICE_CLASS);
    997a:	2001      	movs	r0, #1
    997c:	4b15      	ldr	r3, [pc, #84]	; (99d4 <mote_set_parameters+0x8c>)
    997e:	4798      	blx	r3
    9980:	0004      	movs	r4, r0
    if (LORAWAN_SUCCESS != status)
    9982:	2808      	cmp	r0, #8
    9984:	d003      	beq.n	998e <mote_set_parameters+0x46>
        printf("\nUnsupported Device Type\n\r");
    9986:	4814      	ldr	r0, [pc, #80]	; (99d8 <mote_set_parameters+0x90>)
    9988:	4b11      	ldr	r3, [pc, #68]	; (99d0 <mote_set_parameters+0x88>)
    998a:	4798      	blx	r3
        return status;
    998c:	e7f2      	b.n	9974 <mote_set_parameters+0x2c>
    status = LORAWAN_Join(DEMO_APP_ACTIVATION_TYPE);
    998e:	2000      	movs	r0, #0
    9990:	4b12      	ldr	r3, [pc, #72]	; (99dc <mote_set_parameters+0x94>)
    9992:	4798      	blx	r3
    9994:	0004      	movs	r4, r0
    if (LORAWAN_SUCCESS == status && index < sizeof(bandTable))
    9996:	2808      	cmp	r0, #8
    9998:	d008      	beq.n	99ac <mote_set_parameters+0x64>
        print_stack_status(status);
    999a:	4b11      	ldr	r3, [pc, #68]	; (99e0 <mote_set_parameters+0x98>)
    999c:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    999e:	2203      	movs	r2, #3
    99a0:	4b10      	ldr	r3, [pc, #64]	; (99e4 <mote_set_parameters+0x9c>)
    99a2:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    99a4:	2000      	movs	r0, #0
    99a6:	4b10      	ldr	r3, [pc, #64]	; (99e8 <mote_set_parameters+0xa0>)
    99a8:	4798      	blx	r3
    99aa:	e7e3      	b.n	9974 <mote_set_parameters+0x2c>
    if (LORAWAN_SUCCESS == status && index < sizeof(bandTable))
    99ac:	2d03      	cmp	r5, #3
    99ae:	d8f4      	bhi.n	999a <mote_set_parameters+0x52>
        printf("\nJoin Request Sent for %s\n\r",bandStrings[index]);
    99b0:	00ad      	lsls	r5, r5, #2
    99b2:	4b0e      	ldr	r3, [pc, #56]	; (99ec <mote_set_parameters+0xa4>)
    99b4:	58e9      	ldr	r1, [r5, r3]
    99b6:	480e      	ldr	r0, [pc, #56]	; (99f0 <mote_set_parameters+0xa8>)
    99b8:	4b05      	ldr	r3, [pc, #20]	; (99d0 <mote_set_parameters+0x88>)
    99ba:	4798      	blx	r3
    99bc:	e7da      	b.n	9974 <mote_set_parameters+0x2c>
    99be:	46c0      	nop			; (mov r8, r8)
    99c0:	0000ddc9 	.word	0x0000ddc9
    99c4:	0000d8e9 	.word	0x0000d8e9
    99c8:	000094cd 	.word	0x000094cd
    99cc:	0001a7ec 	.word	0x0001a7ec
    99d0:	00013661 	.word	0x00013661
    99d4:	000096a5 	.word	0x000096a5
    99d8:	0001a818 	.word	0x0001a818
    99dc:	0000b5b9 	.word	0x0000b5b9
    99e0:	0000988d 	.word	0x0000988d
    99e4:	20000f93 	.word	0x20000f93
    99e8:	00008cd9 	.word	0x00008cd9
    99ec:	0001a168 	.word	0x0001a168
    99f0:	0001a834 	.word	0x0001a834

000099f4 <processTask>:
{
    99f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    99f6:	46ce      	mov	lr, r9
    99f8:	b500      	push	{lr}
    99fa:	b08c      	sub	sp, #48	; 0x30
	switch(appTaskState)
    99fc:	4bd3      	ldr	r3, [pc, #844]	; (9d4c <processTask+0x358>)
    99fe:	781b      	ldrb	r3, [r3, #0]
    9a00:	2b02      	cmp	r3, #2
    9a02:	d100      	bne.n	9a06 <processTask+0x12>
    9a04:	e06f      	b.n	9ae6 <processTask+0xf2>
    9a06:	2b03      	cmp	r3, #3
    9a08:	d100      	bne.n	9a0c <processTask+0x18>
    9a0a:	e09f      	b.n	9b4c <processTask+0x158>
    9a0c:	2b00      	cmp	r3, #0
    9a0e:	d007      	beq.n	9a20 <processTask+0x2c>
			printf("Error STATE Entered\r\n");
    9a10:	48cf      	ldr	r0, [pc, #828]	; (9d50 <processTask+0x35c>)
    9a12:	4bd0      	ldr	r3, [pc, #832]	; (9d54 <processTask+0x360>)
    9a14:	4798      	blx	r3
}
    9a16:	2000      	movs	r0, #0
    9a18:	b00c      	add	sp, #48	; 0x30
    9a1a:	bc04      	pop	{r2}
    9a1c:	4691      	mov	r9, r2
    9a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t prevBand = 0xff;
    9a20:	2417      	movs	r4, #23
    9a22:	ab02      	add	r3, sp, #8
    9a24:	469c      	mov	ip, r3
    9a26:	4464      	add	r4, ip
    9a28:	23ff      	movs	r3, #255	; 0xff
    9a2a:	7023      	strb	r3, [r4, #0]
	bool joinBackoffEnable = false;
    9a2c:	2200      	movs	r2, #0
    9a2e:	ab08      	add	r3, sp, #32
    9a30:	701a      	strb	r2, [r3, #0]
	PDS_RestoreAll();
    9a32:	4bc9      	ldr	r3, [pc, #804]	; (9d58 <processTask+0x364>)
    9a34:	4798      	blx	r3
	LORAWAN_GetAttr(ISMBAND,NULL,&prevBand);
    9a36:	0022      	movs	r2, r4
    9a38:	2100      	movs	r1, #0
    9a3a:	2023      	movs	r0, #35	; 0x23
    9a3c:	4bc7      	ldr	r3, [pc, #796]	; (9d5c <processTask+0x368>)
    9a3e:	4798      	blx	r3
		if(bandTable[i] == prevBand)
    9a40:	7823      	ldrb	r3, [r4, #0]
    9a42:	4ac7      	ldr	r2, [pc, #796]	; (9d60 <processTask+0x36c>)
    9a44:	7812      	ldrb	r2, [r2, #0]
    9a46:	429a      	cmp	r2, r3
    9a48:	d100      	bne.n	9a4c <processTask+0x58>
    9a4a:	e179      	b.n	9d40 <processTask+0x34c>
    9a4c:	4ac4      	ldr	r2, [pc, #784]	; (9d60 <processTask+0x36c>)
    9a4e:	7852      	ldrb	r2, [r2, #1]
    9a50:	429a      	cmp	r2, r3
    9a52:	d100      	bne.n	9a56 <processTask+0x62>
    9a54:	e163      	b.n	9d1e <processTask+0x32a>
    9a56:	4ac2      	ldr	r2, [pc, #776]	; (9d60 <processTask+0x36c>)
    9a58:	7892      	ldrb	r2, [r2, #2]
    9a5a:	429a      	cmp	r2, r3
    9a5c:	d100      	bne.n	9a60 <processTask+0x6c>
    9a5e:	e16d      	b.n	9d3c <processTask+0x348>
    LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE,&joinBackoffEnable);
    9a60:	a908      	add	r1, sp, #32
    9a62:	202e      	movs	r0, #46	; 0x2e
    9a64:	4bbf      	ldr	r3, [pc, #764]	; (9d64 <processTask+0x370>)
    9a66:	4798      	blx	r3
	uint8_t choice = 0xff;
    9a68:	24ff      	movs	r4, #255	; 0xff
	if(status == LORAWAN_SUCCESS && choice < sizeof(bandTable)-1)
    9a6a:	2c02      	cmp	r4, #2
    9a6c:	d909      	bls.n	9a82 <processTask+0x8e>
		printf("Restoration failed\r\n");
    9a6e:	48be      	ldr	r0, [pc, #760]	; (9d68 <processTask+0x374>)
    9a70:	4bb8      	ldr	r3, [pc, #736]	; (9d54 <processTask+0x360>)
    9a72:	4798      	blx	r3
		appTaskState = DEMO_APP_STATE;
    9a74:	2202      	movs	r2, #2
    9a76:	4bb5      	ldr	r3, [pc, #724]	; (9d4c <processTask+0x358>)
    9a78:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    9a7a:	2000      	movs	r0, #0
    9a7c:	4bbb      	ldr	r3, [pc, #748]	; (9d6c <processTask+0x378>)
    9a7e:	4798      	blx	r3
    9a80:	e7c9      	b.n	9a16 <processTask+0x22>
		uint32_t joinStatus = 0;
    9a82:	2300      	movs	r3, #0
    9a84:	9309      	str	r3, [sp, #36]	; 0x24
		PDS_RestoreAll();
    9a86:	4bb4      	ldr	r3, [pc, #720]	; (9d58 <processTask+0x364>)
    9a88:	4798      	blx	r3
		LORAWAN_GetAttr(LORAWAN_STATUS,NULL, &joinStatus);
    9a8a:	aa09      	add	r2, sp, #36	; 0x24
    9a8c:	2100      	movs	r1, #0
    9a8e:	2020      	movs	r0, #32
    9a90:	4bb2      	ldr	r3, [pc, #712]	; (9d5c <processTask+0x368>)
    9a92:	4798      	blx	r3
		printf("\r\nPDS_RestorationStatus: Success\r\n" );
    9a94:	48b6      	ldr	r0, [pc, #728]	; (9d70 <processTask+0x37c>)
    9a96:	4baf      	ldr	r3, [pc, #700]	; (9d54 <processTask+0x360>)
    9a98:	4798      	blx	r3
		if(joinStatus & LORAWAN_NW_JOINED)
    9a9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    9a9c:	07db      	lsls	r3, r3, #31
    9a9e:	d514      	bpl.n	9aca <processTask+0xd6>
			joined = true;
    9aa0:	2201      	movs	r2, #1
    9aa2:	4bb4      	ldr	r3, [pc, #720]	; (9d74 <processTask+0x380>)
    9aa4:	701a      	strb	r2, [r3, #0]
			printf("joinStatus: Joined\r\n");
    9aa6:	48b4      	ldr	r0, [pc, #720]	; (9d78 <processTask+0x384>)
    9aa8:	4baa      	ldr	r3, [pc, #680]	; (9d54 <processTask+0x360>)
    9aaa:	4798      	blx	r3
		printf("Band: %s\r\n",bandStrings[choice]);
    9aac:	00a4      	lsls	r4, r4, #2
    9aae:	4bb3      	ldr	r3, [pc, #716]	; (9d7c <processTask+0x388>)
    9ab0:	58e1      	ldr	r1, [r4, r3]
    9ab2:	48b3      	ldr	r0, [pc, #716]	; (9d80 <processTask+0x38c>)
    9ab4:	4bb3      	ldr	r3, [pc, #716]	; (9d84 <processTask+0x390>)
    9ab6:	4798      	blx	r3
		print_application_config();
    9ab8:	4bb3      	ldr	r3, [pc, #716]	; (9d88 <processTask+0x394>)
    9aba:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    9abc:	2203      	movs	r2, #3
    9abe:	4ba3      	ldr	r3, [pc, #652]	; (9d4c <processTask+0x358>)
    9ac0:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    9ac2:	2000      	movs	r0, #0
    9ac4:	4ba9      	ldr	r3, [pc, #676]	; (9d6c <processTask+0x378>)
    9ac6:	4798      	blx	r3
    9ac8:	e7a5      	b.n	9a16 <processTask+0x22>
			joined = false;
    9aca:	2200      	movs	r2, #0
    9acc:	4ba9      	ldr	r3, [pc, #676]	; (9d74 <processTask+0x380>)
    9ace:	701a      	strb	r2, [r3, #0]
			printf("JoinStatus : Denied\r\n");
    9ad0:	48ae      	ldr	r0, [pc, #696]	; (9d8c <processTask+0x398>)
    9ad2:	4ba0      	ldr	r3, [pc, #640]	; (9d54 <processTask+0x360>)
    9ad4:	4798      	blx	r3
			set_LED_data(LED_AMBER,&on);
    9ad6:	49ae      	ldr	r1, [pc, #696]	; (9d90 <processTask+0x39c>)
    9ad8:	2002      	movs	r0, #2
    9ada:	4bae      	ldr	r3, [pc, #696]	; (9d94 <processTask+0x3a0>)
    9adc:	4798      	blx	r3
			SYSTEM_PostTask(APP_TASK_ID);
    9ade:	2010      	movs	r0, #16
    9ae0:	4bad      	ldr	r3, [pc, #692]	; (9d98 <processTask+0x3a4>)
    9ae2:	4798      	blx	r3
    9ae4:	e7e2      	b.n	9aac <processTask+0xb8>
	uint8_t num = serialBuffer - '0';
    9ae6:	4bad      	ldr	r3, [pc, #692]	; (9d9c <processTask+0x3a8>)
    9ae8:	781b      	ldrb	r3, [r3, #0]
    9aea:	3b30      	subs	r3, #48	; 0x30
    9aec:	b2db      	uxtb	r3, r3
	if(num == sizeof(bandTable)-1)
    9aee:	2b03      	cmp	r3, #3
    9af0:	d00d      	beq.n	9b0e <processTask+0x11a>
	else if(num == sizeof(bandTable)-2)
    9af2:	2b02      	cmp	r3, #2
    9af4:	d014      	beq.n	9b20 <processTask+0x12c>
	else if(num >0 && num < sizeof(bandTable) -2)
    9af6:	2b01      	cmp	r3, #1
    9af8:	d01b      	beq.n	9b32 <processTask+0x13e>
		printf("Not a valid regional band choice\r\n");
    9afa:	48a9      	ldr	r0, [pc, #676]	; (9da0 <processTask+0x3ac>)
    9afc:	4b95      	ldr	r3, [pc, #596]	; (9d54 <processTask+0x360>)
    9afe:	4798      	blx	r3
		appTaskState = DEMO_APP_STATE;
    9b00:	2202      	movs	r2, #2
    9b02:	4b92      	ldr	r3, [pc, #584]	; (9d4c <processTask+0x358>)
    9b04:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    9b06:	2000      	movs	r0, #0
    9b08:	4b98      	ldr	r3, [pc, #608]	; (9d6c <processTask+0x378>)
    9b0a:	4798      	blx	r3
    9b0c:	e783      	b.n	9a16 <processTask+0x22>
  __ASM volatile ("dsb 0xF":::"memory");
    9b0e:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
    9b12:	4aa4      	ldr	r2, [pc, #656]	; (9da4 <processTask+0x3b0>)
    9b14:	4ba4      	ldr	r3, [pc, #656]	; (9da8 <processTask+0x3b4>)
    9b16:	60da      	str	r2, [r3, #12]
    9b18:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    9b1c:	46c0      	nop			; (mov r8, r8)
    9b1e:	e7fd      	b.n	9b1c <processTask+0x128>
		PDS_DeleteAll();
    9b20:	4ba2      	ldr	r3, [pc, #648]	; (9dac <processTask+0x3b8>)
    9b22:	4798      	blx	r3
		appTaskState = DEMO_APP_STATE;
    9b24:	2202      	movs	r2, #2
    9b26:	4b89      	ldr	r3, [pc, #548]	; (9d4c <processTask+0x358>)
    9b28:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    9b2a:	2000      	movs	r0, #0
    9b2c:	4b8f      	ldr	r3, [pc, #572]	; (9d6c <processTask+0x378>)
    9b2e:	4798      	blx	r3
    9b30:	e771      	b.n	9a16 <processTask+0x22>
		LORAWAN_Reset(bandTable[num]);
    9b32:	4c8b      	ldr	r4, [pc, #556]	; (9d60 <processTask+0x36c>)
    9b34:	7860      	ldrb	r0, [r4, #1]
    9b36:	4b9e      	ldr	r3, [pc, #632]	; (9db0 <processTask+0x3bc>)
    9b38:	4798      	blx	r3
		mote_set_parameters(bandTable[num],num);
    9b3a:	7860      	ldrb	r0, [r4, #1]
    9b3c:	2101      	movs	r1, #1
    9b3e:	4b9d      	ldr	r3, [pc, #628]	; (9db4 <processTask+0x3c0>)
    9b40:	4798      	blx	r3
		set_LED_data(LED_GREEN,&on);
    9b42:	4993      	ldr	r1, [pc, #588]	; (9d90 <processTask+0x39c>)
    9b44:	2003      	movs	r0, #3
    9b46:	4b93      	ldr	r3, [pc, #588]	; (9d94 <processTask+0x3a0>)
    9b48:	4798      	blx	r3
    9b4a:	e764      	b.n	9a16 <processTask+0x22>
	if(serialBuffer == '1')
    9b4c:	4b93      	ldr	r3, [pc, #588]	; (9d9c <processTask+0x3a8>)
    9b4e:	781b      	ldrb	r3, [r3, #0]
    9b50:	2b31      	cmp	r3, #49	; 0x31
    9b52:	d015      	beq.n	9b80 <processTask+0x18c>
	else if(serialBuffer == '2' && joined == true)
    9b54:	2b32      	cmp	r3, #50	; 0x32
    9b56:	d02f      	beq.n	9bb8 <processTask+0x1c4>
	else if(serialBuffer == '3')
    9b58:	2b33      	cmp	r3, #51	; 0x33
    9b5a:	d100      	bne.n	9b5e <processTask+0x16a>
    9b5c:	e09c      	b.n	9c98 <processTask+0x2a4>
	else if(serialBuffer == '4')
    9b5e:	2b34      	cmp	r3, #52	; 0x34
    9b60:	d100      	bne.n	9b64 <processTask+0x170>
    9b62:	e0d5      	b.n	9d10 <processTask+0x31c>
		set_LED_data(LED_AMBER,&on);
    9b64:	498a      	ldr	r1, [pc, #552]	; (9d90 <processTask+0x39c>)
    9b66:	2002      	movs	r0, #2
    9b68:	4b8a      	ldr	r3, [pc, #552]	; (9d94 <processTask+0x3a0>)
    9b6a:	4798      	blx	r3
		printf("Invalid choice entered\r\n");
    9b6c:	4892      	ldr	r0, [pc, #584]	; (9db8 <processTask+0x3c4>)
    9b6e:	4b79      	ldr	r3, [pc, #484]	; (9d54 <processTask+0x360>)
    9b70:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    9b72:	2203      	movs	r2, #3
    9b74:	4b75      	ldr	r3, [pc, #468]	; (9d4c <processTask+0x358>)
    9b76:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    9b78:	2000      	movs	r0, #0
    9b7a:	4b7c      	ldr	r3, [pc, #496]	; (9d6c <processTask+0x378>)
    9b7c:	4798      	blx	r3
    9b7e:	e74a      	b.n	9a16 <processTask+0x22>
		status = LORAWAN_Join(DEMO_APP_ACTIVATION_TYPE);
    9b80:	2000      	movs	r0, #0
    9b82:	4b8e      	ldr	r3, [pc, #568]	; (9dbc <processTask+0x3c8>)
    9b84:	4798      	blx	r3
    9b86:	0004      	movs	r4, r0
		if (LORAWAN_SUCCESS == (StackRetStatus_t)status)
    9b88:	2808      	cmp	r0, #8
    9b8a:	d00d      	beq.n	9ba8 <processTask+0x1b4>
			set_LED_data(LED_AMBER,&on);
    9b8c:	4980      	ldr	r1, [pc, #512]	; (9d90 <processTask+0x39c>)
    9b8e:	2002      	movs	r0, #2
    9b90:	4b80      	ldr	r3, [pc, #512]	; (9d94 <processTask+0x3a0>)
    9b92:	4798      	blx	r3
			print_stack_status(status);
    9b94:	0020      	movs	r0, r4
    9b96:	4b8a      	ldr	r3, [pc, #552]	; (9dc0 <processTask+0x3cc>)
    9b98:	4798      	blx	r3
			appTaskState = JOIN_SEND_STATE;
    9b9a:	2203      	movs	r2, #3
    9b9c:	4b6b      	ldr	r3, [pc, #428]	; (9d4c <processTask+0x358>)
    9b9e:	701a      	strb	r2, [r3, #0]
			appPostTask(DISPLAY_TASK_HANDLER);
    9ba0:	2000      	movs	r0, #0
    9ba2:	4b72      	ldr	r3, [pc, #456]	; (9d6c <processTask+0x378>)
    9ba4:	4798      	blx	r3
    9ba6:	e736      	b.n	9a16 <processTask+0x22>
			set_LED_data(LED_GREEN,&on);
    9ba8:	4979      	ldr	r1, [pc, #484]	; (9d90 <processTask+0x39c>)
    9baa:	2003      	movs	r0, #3
    9bac:	4b79      	ldr	r3, [pc, #484]	; (9d94 <processTask+0x3a0>)
    9bae:	4798      	blx	r3
			printf("\nJoin Request Sent\n\r");
    9bb0:	4884      	ldr	r0, [pc, #528]	; (9dc4 <processTask+0x3d0>)
    9bb2:	4b74      	ldr	r3, [pc, #464]	; (9d84 <processTask+0x390>)
    9bb4:	4798      	blx	r3
    9bb6:	e72e      	b.n	9a16 <processTask+0x22>
	else if(serialBuffer == '2' && joined == true)
    9bb8:	4b6e      	ldr	r3, [pc, #440]	; (9d74 <processTask+0x380>)
    9bba:	781b      	ldrb	r3, [r3, #0]
    9bbc:	2b00      	cmp	r3, #0
    9bbe:	d10d      	bne.n	9bdc <processTask+0x1e8>
		set_LED_data(LED_AMBER,&on);
    9bc0:	4973      	ldr	r1, [pc, #460]	; (9d90 <processTask+0x39c>)
    9bc2:	2002      	movs	r0, #2
    9bc4:	4b73      	ldr	r3, [pc, #460]	; (9d94 <processTask+0x3a0>)
    9bc6:	4798      	blx	r3
		printf("Device not joined to the network\r\n");
    9bc8:	487f      	ldr	r0, [pc, #508]	; (9dc8 <processTask+0x3d4>)
    9bca:	4b62      	ldr	r3, [pc, #392]	; (9d54 <processTask+0x360>)
    9bcc:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    9bce:	2203      	movs	r2, #3
    9bd0:	4b5e      	ldr	r3, [pc, #376]	; (9d4c <processTask+0x358>)
    9bd2:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    9bd4:	2000      	movs	r0, #0
    9bd6:	4b65      	ldr	r3, [pc, #404]	; (9d6c <processTask+0x378>)
    9bd8:	4798      	blx	r3
    9bda:	e71c      	b.n	9a16 <processTask+0x22>
    get_resource_data(TEMP_SENSOR,(uint8_t *)&cel_val);
    9bdc:	4d7b      	ldr	r5, [pc, #492]	; (9dcc <processTask+0x3d8>)
    9bde:	0029      	movs	r1, r5
    9be0:	2001      	movs	r0, #1
    9be2:	4b7b      	ldr	r3, [pc, #492]	; (9dd0 <processTask+0x3dc>)
    9be4:	4798      	blx	r3
    fahren_val = convert_celsius_to_fahrenheit(cel_val);
    9be6:	4b7b      	ldr	r3, [pc, #492]	; (9dd4 <processTask+0x3e0>)
    9be8:	4699      	mov	r9, r3
 ************************************************************************/
static float convert_celsius_to_fahrenheit(float celsius_val)
{
    float fauren_val;
    /* T(F) = T(C)  9/5 + 32 */
    fauren_val = (((celsius_val * 9)/5) + 32);
    9bea:	497b      	ldr	r1, [pc, #492]	; (9dd8 <processTask+0x3e4>)
    9bec:	6828      	ldr	r0, [r5, #0]
    9bee:	4b7b      	ldr	r3, [pc, #492]	; (9ddc <processTask+0x3e8>)
    9bf0:	4798      	blx	r3
    9bf2:	497b      	ldr	r1, [pc, #492]	; (9de0 <processTask+0x3ec>)
    9bf4:	4b7b      	ldr	r3, [pc, #492]	; (9de4 <processTask+0x3f0>)
    9bf6:	4798      	blx	r3
    9bf8:	2184      	movs	r1, #132	; 0x84
    9bfa:	05c9      	lsls	r1, r1, #23
    9bfc:	4b7a      	ldr	r3, [pc, #488]	; (9de8 <processTask+0x3f4>)
    9bfe:	4798      	blx	r3
    fahren_val = convert_celsius_to_fahrenheit(cel_val);
    9c00:	464b      	mov	r3, r9
    9c02:	6018      	str	r0, [r3, #0]
    printf("\nTemperature:");
    9c04:	4879      	ldr	r0, [pc, #484]	; (9dec <processTask+0x3f8>)
    9c06:	4f5f      	ldr	r7, [pc, #380]	; (9d84 <processTask+0x390>)
    9c08:	47b8      	blx	r7
    snprintf(temp_sen_str,sizeof(temp_sen_str),"%.1fC/%.1fF\n", cel_val, fahren_val);
    9c0a:	4e79      	ldr	r6, [pc, #484]	; (9df0 <processTask+0x3fc>)
    9c0c:	4c79      	ldr	r4, [pc, #484]	; (9df4 <processTask+0x400>)
    9c0e:	464b      	mov	r3, r9
    9c10:	6818      	ldr	r0, [r3, #0]
    9c12:	47a0      	blx	r4
    9c14:	9002      	str	r0, [sp, #8]
    9c16:	9103      	str	r1, [sp, #12]
    9c18:	6828      	ldr	r0, [r5, #0]
    9c1a:	47a0      	blx	r4
    9c1c:	9000      	str	r0, [sp, #0]
    9c1e:	9101      	str	r1, [sp, #4]
    9c20:	4a75      	ldr	r2, [pc, #468]	; (9df8 <processTask+0x404>)
    9c22:	2119      	movs	r1, #25
    9c24:	0030      	movs	r0, r6
    9c26:	4b75      	ldr	r3, [pc, #468]	; (9dfc <processTask+0x408>)
    9c28:	4798      	blx	r3
    printf("%.1f\xf8 C/%.1f\xf8 F\n\r", cel_val, fahren_val);
    9c2a:	6828      	ldr	r0, [r5, #0]
    9c2c:	47a0      	blx	r4
    9c2e:	9004      	str	r0, [sp, #16]
    9c30:	9105      	str	r1, [sp, #20]
    9c32:	464b      	mov	r3, r9
    9c34:	6818      	ldr	r0, [r3, #0]
    9c36:	47a0      	blx	r4
    9c38:	9000      	str	r0, [sp, #0]
    9c3a:	9101      	str	r1, [sp, #4]
    9c3c:	9a04      	ldr	r2, [sp, #16]
    9c3e:	9b05      	ldr	r3, [sp, #20]
    9c40:	486f      	ldr	r0, [pc, #444]	; (9e00 <processTask+0x40c>)
    9c42:	47b8      	blx	r7
    data_len = strlen(temp_sen_str);
    9c44:	0030      	movs	r0, r6
    9c46:	4b6f      	ldr	r3, [pc, #444]	; (9e04 <processTask+0x410>)
    9c48:	4798      	blx	r3
    lorawanSendReq.buffer = &temp_sen_str;
    9c4a:	4b6f      	ldr	r3, [pc, #444]	; (9e08 <processTask+0x414>)
    9c4c:	605e      	str	r6, [r3, #4]
    lorawanSendReq.bufferLength = data_len - 1;
    9c4e:	3801      	subs	r0, #1
    9c50:	7218      	strb	r0, [r3, #8]
    lorawanSendReq.confirmed = DEMO_APP_TRANSMISSION_TYPE;
    9c52:	2200      	movs	r2, #0
    9c54:	701a      	strb	r2, [r3, #0]
    lorawanSendReq.port = DEMO_APP_FPORT;
    9c56:	3201      	adds	r2, #1
    9c58:	705a      	strb	r2, [r3, #1]
    status = LORAWAN_Send(&lorawanSendReq);
    9c5a:	0018      	movs	r0, r3
    9c5c:	4b6b      	ldr	r3, [pc, #428]	; (9e0c <processTask+0x418>)
    9c5e:	4798      	blx	r3
    if (LORAWAN_SUCCESS == status)
    9c60:	2808      	cmp	r0, #8
    9c62:	d008      	beq.n	9c76 <processTask+0x282>
        print_stack_status(status);
    9c64:	4b56      	ldr	r3, [pc, #344]	; (9dc0 <processTask+0x3cc>)
    9c66:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    9c68:	2203      	movs	r2, #3
    9c6a:	4b38      	ldr	r3, [pc, #224]	; (9d4c <processTask+0x358>)
    9c6c:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    9c6e:	2000      	movs	r0, #0
    9c70:	4b3e      	ldr	r3, [pc, #248]	; (9d6c <processTask+0x378>)
    9c72:	4798      	blx	r3
    9c74:	e6cf      	b.n	9a16 <processTask+0x22>
        printf("\nTx Data Sent \r\n");
    9c76:	4866      	ldr	r0, [pc, #408]	; (9e10 <processTask+0x41c>)
    9c78:	4b36      	ldr	r3, [pc, #216]	; (9d54 <processTask+0x360>)
    9c7a:	4798      	blx	r3
        set_LED_data(LED_GREEN,&on);
    9c7c:	4944      	ldr	r1, [pc, #272]	; (9d90 <processTask+0x39c>)
    9c7e:	2003      	movs	r0, #3
    9c80:	4b44      	ldr	r3, [pc, #272]	; (9d94 <processTask+0x3a0>)
    9c82:	4798      	blx	r3
        SwTimerStart(lTimerId,MS_TO_US(100),SW_TIMEOUT_RELATIVE,(void *)lTimerCb,NULL);
    9c84:	4b63      	ldr	r3, [pc, #396]	; (9e14 <processTask+0x420>)
    9c86:	7818      	ldrb	r0, [r3, #0]
    9c88:	2300      	movs	r3, #0
    9c8a:	9300      	str	r3, [sp, #0]
    9c8c:	4b62      	ldr	r3, [pc, #392]	; (9e18 <processTask+0x424>)
    9c8e:	2200      	movs	r2, #0
    9c90:	4962      	ldr	r1, [pc, #392]	; (9e1c <processTask+0x428>)
    9c92:	4c63      	ldr	r4, [pc, #396]	; (9e20 <processTask+0x42c>)
    9c94:	47a0      	blx	r4
    9c96:	e6be      	b.n	9a16 <processTask+0x22>
		sleepReq.sleepTimeMs = DEMO_CONF_DEFAULT_APP_SLEEP_TIME_MS;
    9c98:	ab09      	add	r3, sp, #36	; 0x24
    9c9a:	22fa      	movs	r2, #250	; 0xfa
    9c9c:	0092      	lsls	r2, r2, #2
    9c9e:	9209      	str	r2, [sp, #36]	; 0x24
		sleepReq.pmmWakeupCallback = appWakeup;
    9ca0:	4a60      	ldr	r2, [pc, #384]	; (9e24 <processTask+0x430>)
    9ca2:	920b      	str	r2, [sp, #44]	; 0x2c
		sleepReq.sleep_mode = CONF_PMM_SLEEPMODE_WHEN_IDLE;
    9ca4:	2201      	movs	r2, #1
    9ca6:	711a      	strb	r2, [r3, #4]
		if (true == LORAWAN_ReadyToSleep(deviceResetsForWakeup))
    9ca8:	2000      	movs	r0, #0
    9caa:	4b5f      	ldr	r3, [pc, #380]	; (9e28 <processTask+0x434>)
    9cac:	4798      	blx	r3
    9cae:	2800      	cmp	r0, #0
    9cb0:	d024      	beq.n	9cfc <processTask+0x308>
	config->direction  = PORT_PIN_DIR_INPUT;
    9cb2:	ac08      	add	r4, sp, #32
    9cb4:	2300      	movs	r3, #0
    9cb6:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    9cb8:	3301      	adds	r3, #1
    9cba:	7063      	strb	r3, [r4, #1]
    pin_conf.powersave  = true;
    9cbc:	70a3      	strb	r3, [r4, #2]
    port_pin_set_config(HOST_SERCOM_PAD0_PIN, &pin_conf);
    9cbe:	0021      	movs	r1, r4
    9cc0:	2004      	movs	r0, #4
    9cc2:	4d5a      	ldr	r5, [pc, #360]	; (9e2c <processTask+0x438>)
    9cc4:	47a8      	blx	r5
    port_pin_set_config(HOST_SERCOM_PAD1_PIN, &pin_conf);
    9cc6:	0021      	movs	r1, r4
    9cc8:	2005      	movs	r0, #5
    9cca:	47a8      	blx	r5
    sio2host_deinit();
    9ccc:	4b58      	ldr	r3, [pc, #352]	; (9e30 <processTask+0x43c>)
    9cce:	4798      	blx	r3
    HAL_RadioDeInit();
    9cd0:	4b58      	ldr	r3, [pc, #352]	; (9e34 <processTask+0x440>)
    9cd2:	4798      	blx	r3
			if (PMM_SLEEP_REQ_DENIED == PMM_Sleep(&sleepReq))
    9cd4:	a809      	add	r0, sp, #36	; 0x24
    9cd6:	4b58      	ldr	r3, [pc, #352]	; (9e38 <processTask+0x444>)
    9cd8:	4798      	blx	r3
    9cda:	2800      	cmp	r0, #0
    9cdc:	d000      	beq.n	9ce0 <processTask+0x2ec>
    9cde:	e69a      	b.n	9a16 <processTask+0x22>
				HAL_Radio_resources_init();
    9ce0:	4b56      	ldr	r3, [pc, #344]	; (9e3c <processTask+0x448>)
    9ce2:	4798      	blx	r3
				sio2host_init();
    9ce4:	4b56      	ldr	r3, [pc, #344]	; (9e40 <processTask+0x44c>)
    9ce6:	4798      	blx	r3
				appTaskState = JOIN_SEND_STATE;
    9ce8:	2203      	movs	r2, #3
    9cea:	4b18      	ldr	r3, [pc, #96]	; (9d4c <processTask+0x358>)
    9cec:	701a      	strb	r2, [r3, #0]
				appPostTask(DISPLAY_TASK_HANDLER);
    9cee:	2000      	movs	r0, #0
    9cf0:	4b1e      	ldr	r3, [pc, #120]	; (9d6c <processTask+0x378>)
    9cf2:	4798      	blx	r3
				printf("\r\nsleep_not_ok\r\n");	
    9cf4:	4853      	ldr	r0, [pc, #332]	; (9e44 <processTask+0x450>)
    9cf6:	4b17      	ldr	r3, [pc, #92]	; (9d54 <processTask+0x360>)
    9cf8:	4798      	blx	r3
    9cfa:	e68c      	b.n	9a16 <processTask+0x22>
			printf("\r\nsleep_not_ok\r\n");
    9cfc:	4851      	ldr	r0, [pc, #324]	; (9e44 <processTask+0x450>)
    9cfe:	4b15      	ldr	r3, [pc, #84]	; (9d54 <processTask+0x360>)
    9d00:	4798      	blx	r3
			appTaskState = JOIN_SEND_STATE;
    9d02:	2203      	movs	r2, #3
    9d04:	4b11      	ldr	r3, [pc, #68]	; (9d4c <processTask+0x358>)
    9d06:	701a      	strb	r2, [r3, #0]
			appPostTask(DISPLAY_TASK_HANDLER);
    9d08:	2000      	movs	r0, #0
    9d0a:	4b18      	ldr	r3, [pc, #96]	; (9d6c <processTask+0x378>)
    9d0c:	4798      	blx	r3
    9d0e:	e682      	b.n	9a16 <processTask+0x22>
		appTaskState = DEMO_APP_STATE;
    9d10:	2202      	movs	r2, #2
    9d12:	4b0e      	ldr	r3, [pc, #56]	; (9d4c <processTask+0x358>)
    9d14:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    9d16:	2000      	movs	r0, #0
    9d18:	4b14      	ldr	r3, [pc, #80]	; (9d6c <processTask+0x378>)
    9d1a:	4798      	blx	r3
    9d1c:	e67b      	b.n	9a16 <processTask+0x22>
	for (uint32_t i = 0; i < sizeof(bandTable)-1; i++)
    9d1e:	2301      	movs	r3, #1
			choice = i;
    9d20:	b2dc      	uxtb	r4, r3
		status = LORAWAN_Reset(bandTable[choice]);
    9d22:	4a0f      	ldr	r2, [pc, #60]	; (9d60 <processTask+0x36c>)
    9d24:	5cd0      	ldrb	r0, [r2, r3]
    9d26:	4b22      	ldr	r3, [pc, #136]	; (9db0 <processTask+0x3bc>)
    9d28:	4798      	blx	r3
    9d2a:	0005      	movs	r5, r0
    LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE,&joinBackoffEnable);
    9d2c:	a908      	add	r1, sp, #32
    9d2e:	202e      	movs	r0, #46	; 0x2e
    9d30:	4b0c      	ldr	r3, [pc, #48]	; (9d64 <processTask+0x370>)
    9d32:	4798      	blx	r3
	if(status == LORAWAN_SUCCESS && choice < sizeof(bandTable)-1)
    9d34:	2d08      	cmp	r5, #8
    9d36:	d000      	beq.n	9d3a <processTask+0x346>
    9d38:	e699      	b.n	9a6e <processTask+0x7a>
    9d3a:	e696      	b.n	9a6a <processTask+0x76>
	for (uint32_t i = 0; i < sizeof(bandTable)-1; i++)
    9d3c:	2302      	movs	r3, #2
    9d3e:	e7ef      	b.n	9d20 <processTask+0x32c>
    LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE,&joinBackoffEnable);
    9d40:	a908      	add	r1, sp, #32
    9d42:	202e      	movs	r0, #46	; 0x2e
    9d44:	4b07      	ldr	r3, [pc, #28]	; (9d64 <processTask+0x370>)
    9d46:	4798      	blx	r3
			choice = i;
    9d48:	2400      	movs	r4, #0
    9d4a:	e68e      	b.n	9a6a <processTask+0x76>
    9d4c:	20000f93 	.word	0x20000f93
    9d50:	0001a6f4 	.word	0x0001a6f4
    9d54:	00013725 	.word	0x00013725
    9d58:	0000716d 	.word	0x0000716d
    9d5c:	0000bc81 	.word	0x0000bc81
    9d60:	20000010 	.word	0x20000010
    9d64:	0000d8e9 	.word	0x0000d8e9
    9d68:	0001ab08 	.word	0x0001ab08
    9d6c:	00008cd9 	.word	0x00008cd9
    9d70:	0001aaac 	.word	0x0001aaac
    9d74:	20000fa0 	.word	0x20000fa0
    9d78:	0001aad0 	.word	0x0001aad0
    9d7c:	0001a168 	.word	0x0001a168
    9d80:	0001aafc 	.word	0x0001aafc
    9d84:	00013661 	.word	0x00013661
    9d88:	000096dd 	.word	0x000096dd
    9d8c:	0001aae4 	.word	0x0001aae4
    9d90:	2000005c 	.word	0x2000005c
    9d94:	00007a0d 	.word	0x00007a0d
    9d98:	000086f9 	.word	0x000086f9
    9d9c:	20000fbf 	.word	0x20000fbf
    9da0:	0001ab1c 	.word	0x0001ab1c
    9da4:	05fa0004 	.word	0x05fa0004
    9da8:	e000ed00 	.word	0xe000ed00
    9dac:	00007151 	.word	0x00007151
    9db0:	0000ddc9 	.word	0x0000ddc9
    9db4:	00009949 	.word	0x00009949
    9db8:	0001abd0 	.word	0x0001abd0
    9dbc:	0000b5b9 	.word	0x0000b5b9
    9dc0:	0000988d 	.word	0x0000988d
    9dc4:	0001ab40 	.word	0x0001ab40
    9dc8:	0001ab9c 	.word	0x0001ab9c
    9dcc:	20000f94 	.word	0x20000f94
    9dd0:	00007a7d 	.word	0x00007a7d
    9dd4:	20000f9c 	.word	0x20000f9c
    9dd8:	41100000 	.word	0x41100000
    9ddc:	00011081 	.word	0x00011081
    9de0:	40a00000 	.word	0x40a00000
    9de4:	00010ca1 	.word	0x00010ca1
    9de8:	0001097d 	.word	0x0001097d
    9dec:	0001ab58 	.word	0x0001ab58
    9df0:	20000fc4 	.word	0x20000fc4
    9df4:	00012ff1 	.word	0x00012ff1
    9df8:	0001ab68 	.word	0x0001ab68
    9dfc:	00013935 	.word	0x00013935
    9e00:	0001ab78 	.word	0x0001ab78
    9e04:	000139b9 	.word	0x000139b9
    9e08:	20000fa4 	.word	0x20000fa4
    9e0c:	0000a971 	.word	0x0000a971
    9e10:	0001ab8c 	.word	0x0001ab8c
    9e14:	20000060 	.word	0x20000060
    9e18:	00009149 	.word	0x00009149
    9e1c:	000186a0 	.word	0x000186a0
    9e20:	000080cd 	.word	0x000080cd
    9e24:	00009275 	.word	0x00009275
    9e28:	0000e03d 	.word	0x0000e03d
    9e2c:	00000ec9 	.word	0x00000ec9
    9e30:	00003ab9 	.word	0x00003ab9
    9e34:	00003ec5 	.word	0x00003ec5
    9e38:	00004239 	.word	0x00004239
    9e3c:	00003ea1 	.word	0x00003ea1
    9e40:	0000396d 	.word	0x0000396d
    9e44:	0001abc0 	.word	0x0001abc0

00009e48 <dev_eui_read>:

/*********************************************************************//*
 \brief      Reads the DEV EUI if it is flashed in EDBG MCU
 ************************************************************************/
void dev_eui_read(void)
{
    9e48:	b500      	push	{lr}
    9e4a:	b085      	sub	sp, #20
#ifndef CRYPTO_DEV_ENABLED
#if (EDBG_EUI_READ == 1)
	uint8_t invalidEDBGDevEui[8];
	uint8_t EDBGDevEUI[8];
	edbg_eui_read_eui64((uint8_t *)&EDBGDevEUI);
    9e4c:	4668      	mov	r0, sp
    9e4e:	4b0a      	ldr	r3, [pc, #40]	; (9e78 <dev_eui_read+0x30>)
    9e50:	4798      	blx	r3
	memset(&invalidEDBGDevEui, 0xFF, sizeof(invalidEDBGDevEui));
    9e52:	2208      	movs	r2, #8
    9e54:	21ff      	movs	r1, #255	; 0xff
    9e56:	a802      	add	r0, sp, #8
    9e58:	4b08      	ldr	r3, [pc, #32]	; (9e7c <dev_eui_read+0x34>)
    9e5a:	4798      	blx	r3
	/* If EDBG doesnot have DEV EUI, the read value will be of all 0xFF, 
	   Set devEUI in conf_app.h in that case */
	if(0 != memcmp(&EDBGDevEUI, &invalidEDBGDevEui, sizeof(demoDevEui)))
    9e5c:	2208      	movs	r2, #8
    9e5e:	a902      	add	r1, sp, #8
    9e60:	4668      	mov	r0, sp
    9e62:	4b07      	ldr	r3, [pc, #28]	; (9e80 <dev_eui_read+0x38>)
    9e64:	4798      	blx	r3
    9e66:	2800      	cmp	r0, #0
    9e68:	d003      	beq.n	9e72 <dev_eui_read+0x2a>
	{
		/* Set EUI addr in EDBG if there */
		memcpy(demoDevEui, EDBGDevEUI, sizeof(demoDevEui));
    9e6a:	4a06      	ldr	r2, [pc, #24]	; (9e84 <dev_eui_read+0x3c>)
    9e6c:	466b      	mov	r3, sp
    9e6e:	cb03      	ldmia	r3!, {r0, r1}
    9e70:	c203      	stmia	r2!, {r0, r1}
	}
#endif
#endif
}
    9e72:	b005      	add	sp, #20
    9e74:	bd00      	pop	{pc}
    9e76:	46c0      	nop			; (mov r8, r8)
    9e78:	00006f5d 	.word	0x00006f5d
    9e7c:	000135cd 	.word	0x000135cd
    9e80:	000134fd 	.word	0x000134fd
    9e84:	20000044 	.word	0x20000044

00009e88 <appWakeup>:
    }
}

#ifdef CONF_PMM_ENABLE
static void appWakeup(uint32_t sleptDuration)
{
    9e88:	b510      	push	{r4, lr}
    9e8a:	0004      	movs	r4, r0
    HAL_Radio_resources_init();
    9e8c:	4b04      	ldr	r3, [pc, #16]	; (9ea0 <appWakeup+0x18>)
    9e8e:	4798      	blx	r3
    sio2host_init();
    9e90:	4b04      	ldr	r3, [pc, #16]	; (9ea4 <appWakeup+0x1c>)
    9e92:	4798      	blx	r3
    printf("\r\nsleep_ok %ld ms\r\n", sleptDuration);
    9e94:	0021      	movs	r1, r4
    9e96:	4804      	ldr	r0, [pc, #16]	; (9ea8 <appWakeup+0x20>)
    9e98:	4b04      	ldr	r3, [pc, #16]	; (9eac <appWakeup+0x24>)
    9e9a:	4798      	blx	r3

}
    9e9c:	bd10      	pop	{r4, pc}
    9e9e:	46c0      	nop			; (mov r8, r8)
    9ea0:	00003ea1 	.word	0x00003ea1
    9ea4:	0000396d 	.word	0x0000396d
    9ea8:	0001a154 	.word	0x0001a154
    9eac:	00013661 	.word	0x00013661

00009eb0 <main>:
}
#endif /* #if (_DEBUG_ == 1) */
static uint8_t on = LON;
static uint8_t off = LOFF;
int main(void)
{
    9eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    9eb2:	b085      	sub	sp, #20
	
    /* System Initialization */
    system_init();
    9eb4:	4b52      	ldr	r3, [pc, #328]	; (a000 <main+0x150>)
    9eb6:	4798      	blx	r3
    /* Initialize the delay driver */
    delay_init();
    9eb8:	4b52      	ldr	r3, [pc, #328]	; (a004 <main+0x154>)
    9eba:	4798      	blx	r3
    /* Initialize the board target resources */
    board_init();
    9ebc:	4b52      	ldr	r3, [pc, #328]	; (a008 <main+0x158>)
    9ebe:	4798      	blx	r3
	
	set_LED_data(LED_AMBER,&on);
    9ec0:	4f52      	ldr	r7, [pc, #328]	; (a00c <main+0x15c>)
    9ec2:	0039      	movs	r1, r7
    9ec4:	2002      	movs	r0, #2
    9ec6:	4c52      	ldr	r4, [pc, #328]	; (a010 <main+0x160>)
    9ec8:	47a0      	blx	r4
	
	delay_ms(1000);
    9eca:	20fa      	movs	r0, #250	; 0xfa
    9ecc:	0080      	lsls	r0, r0, #2
    9ece:	4d51      	ldr	r5, [pc, #324]	; (a014 <main+0x164>)
    9ed0:	47a8      	blx	r5
	
	set_LED_data(LED_AMBER,&off);
    9ed2:	4e51      	ldr	r6, [pc, #324]	; (a018 <main+0x168>)
    9ed4:	0031      	movs	r1, r6
    9ed6:	2002      	movs	r0, #2
    9ed8:	47a0      	blx	r4
	
	delay_ms(1000);
    9eda:	20fa      	movs	r0, #250	; 0xfa
    9edc:	0080      	lsls	r0, r0, #2
    9ede:	47a8      	blx	r5
	
	set_LED_data(LED_AMBER,&on);
    9ee0:	0039      	movs	r1, r7
    9ee2:	2002      	movs	r0, #2
    9ee4:	47a0      	blx	r4
	
	delay_ms(1000);
    9ee6:	20fa      	movs	r0, #250	; 0xfa
    9ee8:	0080      	lsls	r0, r0, #2
    9eea:	47a8      	blx	r5
	
	set_LED_data(LED_AMBER,&off);
    9eec:	0031      	movs	r1, r6
    9eee:	2002      	movs	r0, #2
    9ef0:	47a0      	blx	r4

    INTERRUPT_GlobalInterruptEnable();
    9ef2:	2201      	movs	r2, #1
    9ef4:	4b49      	ldr	r3, [pc, #292]	; (a01c <main+0x16c>)
    9ef6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    9ef8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    9efc:	b662      	cpsie	i
	/* Initialize the Serial Interface */
	sio2host_init();
    9efe:	4b48      	ldr	r3, [pc, #288]	; (a020 <main+0x170>)
    9f00:	4798      	blx	r3
#ifndef CRYPTO_DEV_ENABLED
 	/* Read DEV EUI from EDBG */
    dev_eui_read();
    9f02:	4b48      	ldr	r3, [pc, #288]	; (a024 <main+0x174>)
    9f04:	4798      	blx	r3

static void driver_init(void)
{
	SalStatus_t sal_status = SAL_SUCCESS;
    /* Initialize the Radio Hardware */
    HAL_RadioInit();
    9f06:	4b48      	ldr	r3, [pc, #288]	; (a028 <main+0x178>)
    9f08:	4798      	blx	r3
    /* Initialize the Software Timer Module */
    SystemTimerInit();
    9f0a:	4b48      	ldr	r3, [pc, #288]	; (a02c <main+0x17c>)
    9f0c:	4798      	blx	r3
#ifdef CONF_PMM_ENABLE
    /* Initialize the Sleep Timer Module */
    SleepTimerInit();
    9f0e:	4b48      	ldr	r3, [pc, #288]	; (a030 <main+0x180>)
    9f10:	4798      	blx	r3
#endif
#if (ENABLE_PDS == 1)
    /* PDS Module Init */
    PDS_Init();
    9f12:	4b48      	ldr	r3, [pc, #288]	; (a034 <main+0x184>)
    9f14:	4798      	blx	r3
#endif
	/* Initializes the Security modules */
	sal_status = SAL_Init();
    9f16:	4b48      	ldr	r3, [pc, #288]	; (a038 <main+0x188>)
    9f18:	4798      	blx	r3
	
	if (SAL_SUCCESS != sal_status)
    9f1a:	2800      	cmp	r0, #0
    9f1c:	d003      	beq.n	9f26 <main+0x76>
	{
		printf("Initialization of Security module is failed\r\n");
    9f1e:	4847      	ldr	r0, [pc, #284]	; (a03c <main+0x18c>)
    9f20:	4b47      	ldr	r3, [pc, #284]	; (a040 <main+0x190>)
    9f22:	4798      	blx	r3
    9f24:	e7fe      	b.n	9f24 <main+0x74>
    delay_ms(5);
    9f26:	2005      	movs	r0, #5
    9f28:	4b3a      	ldr	r3, [pc, #232]	; (a014 <main+0x164>)
    9f2a:	4798      	blx	r3
 *
 * \return An enum value indicating the cause of the last system reset.
 */
static inline enum system_reset_cause system_get_reset_cause(void)
{
	return (enum system_reset_cause)RSTC->RCAUSE.reg;
    9f2c:	4b45      	ldr	r3, [pc, #276]	; (a044 <main+0x194>)
    9f2e:	781c      	ldrb	r4, [r3, #0]
    9f30:	b2e4      	uxtb	r4, r4
    printf("Last reset cause: ");
    9f32:	4845      	ldr	r0, [pc, #276]	; (a048 <main+0x198>)
    9f34:	4b45      	ldr	r3, [pc, #276]	; (a04c <main+0x19c>)
    9f36:	4798      	blx	r3
    if(rcause & (1 << 6)) {
    9f38:	0663      	lsls	r3, r4, #25
    9f3a:	d449      	bmi.n	9fd0 <main+0x120>
    if(rcause & (1 << 5)) {
    9f3c:	06a3      	lsls	r3, r4, #26
    9f3e:	d44b      	bmi.n	9fd8 <main+0x128>
    if(rcause & (1 << 4)) {
    9f40:	06e3      	lsls	r3, r4, #27
    9f42:	d44d      	bmi.n	9fe0 <main+0x130>
    if(rcause & (1 << 2)) {
    9f44:	0763      	lsls	r3, r4, #29
    9f46:	d44f      	bmi.n	9fe8 <main+0x138>
    if(rcause & (1 << 1)) {
    9f48:	07a3      	lsls	r3, r4, #30
    9f4a:	d451      	bmi.n	9ff0 <main+0x140>
    if(rcause & (1 << 0)) {
    9f4c:	07e3      	lsls	r3, r4, #31
    9f4e:	d453      	bmi.n	9ff8 <main+0x148>
    Stack_Init();
    9f50:	4b3f      	ldr	r3, [pc, #252]	; (a050 <main+0x1a0>)
    9f52:	4798      	blx	r3
    SwTimerCreate(&demoTimerId);
    9f54:	483f      	ldr	r0, [pc, #252]	; (a054 <main+0x1a4>)
    9f56:	4c40      	ldr	r4, [pc, #256]	; (a058 <main+0x1a8>)
    9f58:	47a0      	blx	r4
    SwTimerCreate(&lTimerId);
    9f5a:	4840      	ldr	r0, [pc, #256]	; (a05c <main+0x1ac>)
    9f5c:	47a0      	blx	r4
    mote_demo_init();
    9f5e:	4b40      	ldr	r3, [pc, #256]	; (a060 <main+0x1b0>)
    9f60:	4798      	blx	r3
		serial_data_handler();
    9f62:	4e40      	ldr	r6, [pc, #256]	; (a064 <main+0x1b4>)
        SYSTEM_RunTasks();
    9f64:	4d40      	ldr	r5, [pc, #256]	; (a068 <main+0x1b8>)
        if (false == certAppEnabled)
    9f66:	4c41      	ldr	r4, [pc, #260]	; (a06c <main+0x1bc>)
		serial_data_handler();
    9f68:	47b0      	blx	r6
        SYSTEM_RunTasks();
    9f6a:	47a8      	blx	r5
        if (false == certAppEnabled)
    9f6c:	7823      	ldrb	r3, [r4, #0]
    9f6e:	2b00      	cmp	r3, #0
    9f70:	d1fa      	bne.n	9f68 <main+0xb8>
            if(bandSelected == true)
    9f72:	4b3f      	ldr	r3, [pc, #252]	; (a070 <main+0x1c0>)
    9f74:	781b      	ldrb	r3, [r3, #0]
    9f76:	2b00      	cmp	r3, #0
    9f78:	d0f6      	beq.n	9f68 <main+0xb8>
                sleepReq.sleepTimeMs = DEMO_CONF_DEFAULT_APP_SLEEP_TIME_MS;
    9f7a:	ab01      	add	r3, sp, #4
    9f7c:	22fa      	movs	r2, #250	; 0xfa
    9f7e:	0092      	lsls	r2, r2, #2
    9f80:	9201      	str	r2, [sp, #4]
                sleepReq.pmmWakeupCallback = appWakeup;
    9f82:	4a3c      	ldr	r2, [pc, #240]	; (a074 <main+0x1c4>)
    9f84:	9203      	str	r2, [sp, #12]
                sleepReq.sleep_mode = CONF_PMM_SLEEPMODE_WHEN_IDLE;
    9f86:	2201      	movs	r2, #1
    9f88:	711a      	strb	r2, [r3, #4]
                    deviceResetsForWakeup = false;
    9f8a:	2200      	movs	r2, #0
    9f8c:	4b3a      	ldr	r3, [pc, #232]	; (a078 <main+0x1c8>)
    9f8e:	701a      	strb	r2, [r3, #0]
                if (true == LORAWAN_ReadyToSleep(deviceResetsForWakeup))
    9f90:	2000      	movs	r0, #0
    9f92:	4b3a      	ldr	r3, [pc, #232]	; (a07c <main+0x1cc>)
    9f94:	4798      	blx	r3
    9f96:	2800      	cmp	r0, #0
    9f98:	d0e6      	beq.n	9f68 <main+0xb8>
	config->direction  = PORT_PIN_DIR_INPUT;
    9f9a:	2300      	movs	r3, #0
    9f9c:	466a      	mov	r2, sp
    9f9e:	7013      	strb	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    9fa0:	3301      	adds	r3, #1
    9fa2:	7053      	strb	r3, [r2, #1]
static void app_resources_uninit(void)
{
    /* Disable USART TX and RX Pins */
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);
    pin_conf.powersave  = true;
    9fa4:	7093      	strb	r3, [r2, #2]
    port_pin_set_config(HOST_SERCOM_PAD0_PIN, &pin_conf);
    9fa6:	4669      	mov	r1, sp
    9fa8:	2004      	movs	r0, #4
    9faa:	4f35      	ldr	r7, [pc, #212]	; (a080 <main+0x1d0>)
    9fac:	47b8      	blx	r7
    port_pin_set_config(HOST_SERCOM_PAD1_PIN, &pin_conf);
    9fae:	4669      	mov	r1, sp
    9fb0:	2005      	movs	r0, #5
    9fb2:	47b8      	blx	r7
    /* Disable UART module */
    sio2host_deinit();
    9fb4:	4b33      	ldr	r3, [pc, #204]	; (a084 <main+0x1d4>)
    9fb6:	4798      	blx	r3
    /* Disable Transceiver SPI Module */
    HAL_RadioDeInit();
    9fb8:	4b33      	ldr	r3, [pc, #204]	; (a088 <main+0x1d8>)
    9fba:	4798      	blx	r3
                    if (PMM_SLEEP_REQ_DENIED == PMM_Sleep(&sleepReq))
    9fbc:	a801      	add	r0, sp, #4
    9fbe:	4b33      	ldr	r3, [pc, #204]	; (a08c <main+0x1dc>)
    9fc0:	4798      	blx	r3
    9fc2:	2800      	cmp	r0, #0
    9fc4:	d1d0      	bne.n	9f68 <main+0xb8>
                        HAL_Radio_resources_init();
    9fc6:	4b32      	ldr	r3, [pc, #200]	; (a090 <main+0x1e0>)
    9fc8:	4798      	blx	r3
                        sio2host_init();
    9fca:	4b15      	ldr	r3, [pc, #84]	; (a020 <main+0x170>)
    9fcc:	4798      	blx	r3
    9fce:	e7cb      	b.n	9f68 <main+0xb8>
        printf("System Reset Request\r\n");
    9fd0:	4830      	ldr	r0, [pc, #192]	; (a094 <main+0x1e4>)
    9fd2:	4b1b      	ldr	r3, [pc, #108]	; (a040 <main+0x190>)
    9fd4:	4798      	blx	r3
    9fd6:	e7b1      	b.n	9f3c <main+0x8c>
        printf("Watchdog Reset\r\n");
    9fd8:	482f      	ldr	r0, [pc, #188]	; (a098 <main+0x1e8>)
    9fda:	4b19      	ldr	r3, [pc, #100]	; (a040 <main+0x190>)
    9fdc:	4798      	blx	r3
    9fde:	e7af      	b.n	9f40 <main+0x90>
        printf("External Reset\r\n");
    9fe0:	482e      	ldr	r0, [pc, #184]	; (a09c <main+0x1ec>)
    9fe2:	4b17      	ldr	r3, [pc, #92]	; (a040 <main+0x190>)
    9fe4:	4798      	blx	r3
    9fe6:	e7ad      	b.n	9f44 <main+0x94>
        printf("Brown Out 33 Detector Reset\r\n");
    9fe8:	482d      	ldr	r0, [pc, #180]	; (a0a0 <main+0x1f0>)
    9fea:	4b15      	ldr	r3, [pc, #84]	; (a040 <main+0x190>)
    9fec:	4798      	blx	r3
    9fee:	e7ab      	b.n	9f48 <main+0x98>
        printf("Brown Out 12 Detector Reset\r\n");
    9ff0:	482c      	ldr	r0, [pc, #176]	; (a0a4 <main+0x1f4>)
    9ff2:	4b13      	ldr	r3, [pc, #76]	; (a040 <main+0x190>)
    9ff4:	4798      	blx	r3
    9ff6:	e7a9      	b.n	9f4c <main+0x9c>
        printf("Power-On Reset\r\n");
    9ff8:	482b      	ldr	r0, [pc, #172]	; (a0a8 <main+0x1f8>)
    9ffa:	4b11      	ldr	r3, [pc, #68]	; (a040 <main+0x190>)
    9ffc:	4798      	blx	r3
    9ffe:	e7a7      	b.n	9f50 <main+0xa0>
    a000:	00003255 	.word	0x00003255
    a004:	00000115 	.word	0x00000115
    a008:	0000021d 	.word	0x0000021d
    a00c:	20000061 	.word	0x20000061
    a010:	00007a0d 	.word	0x00007a0d
    a014:	00000181 	.word	0x00000181
    a018:	20000fdf 	.word	0x20000fdf
    a01c:	20000008 	.word	0x20000008
    a020:	0000396d 	.word	0x0000396d
    a024:	00009e49 	.word	0x00009e49
    a028:	00003ce9 	.word	0x00003ce9
    a02c:	00008031 	.word	0x00008031
    a030:	000040d5 	.word	0x000040d5
    a034:	0000708d 	.word	0x0000708d
    a038:	00006c39 	.word	0x00006c39
    a03c:	0001ada8 	.word	0x0001ada8
    a040:	00013725 	.word	0x00013725
    a044:	40000800 	.word	0x40000800
    a048:	0001add8 	.word	0x0001add8
    a04c:	00013661 	.word	0x00013661
    a050:	0000867d 	.word	0x0000867d
    a054:	2000005f 	.word	0x2000005f
    a058:	00008099 	.word	0x00008099
    a05c:	20000060 	.word	0x20000060
    a060:	00009305 	.word	0x00009305
    a064:	000092b1 	.word	0x000092b1
    a068:	0000868d 	.word	0x0000868d
    a06c:	20000f98 	.word	0x20000f98
    a070:	20000fdd 	.word	0x20000fdd
    a074:	00009e89 	.word	0x00009e89
    a078:	20000fde 	.word	0x20000fde
    a07c:	0000e03d 	.word	0x0000e03d
    a080:	00000ec9 	.word	0x00000ec9
    a084:	00003ab9 	.word	0x00003ab9
    a088:	00003ec5 	.word	0x00003ec5
    a08c:	00004239 	.word	0x00004239
    a090:	00003ea1 	.word	0x00003ea1
    a094:	0001adec 	.word	0x0001adec
    a098:	0001ae04 	.word	0x0001ae04
    a09c:	0001ae14 	.word	0x0001ae14
    a0a0:	0001ae24 	.word	0x0001ae24
    a0a4:	0001ae44 	.word	0x0001ae44
    a0a8:	0001ae64 	.word	0x0001ae64

0000a0ac <common_tc_read_count>:
    a0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a0ae:	4b0d      	ldr	r3, [pc, #52]	; (a0e4 <common_tc_read_count+0x38>)
    a0b0:	4798      	blx	r3
    a0b2:	4b0d      	ldr	r3, [pc, #52]	; (a0e8 <common_tc_read_count+0x3c>)
    a0b4:	781b      	ldrb	r3, [r3, #0]
    a0b6:	2b00      	cmp	r3, #0
    a0b8:	d00e      	beq.n	a0d8 <common_tc_read_count+0x2c>
    a0ba:	4b0c      	ldr	r3, [pc, #48]	; (a0ec <common_tc_read_count+0x40>)
    a0bc:	781d      	ldrb	r5, [r3, #0]
    a0be:	4b0a      	ldr	r3, [pc, #40]	; (a0e8 <common_tc_read_count+0x3c>)
    a0c0:	781f      	ldrb	r7, [r3, #0]
    a0c2:	4c0b      	ldr	r4, [pc, #44]	; (a0f0 <common_tc_read_count+0x44>)
    a0c4:	1c29      	adds	r1, r5, #0
    a0c6:	47a0      	blx	r4
    a0c8:	1c06      	adds	r6, r0, #0
    a0ca:	480a      	ldr	r0, [pc, #40]	; (a0f4 <common_tc_read_count+0x48>)
    a0cc:	1c29      	adds	r1, r5, #0
    a0ce:	47a0      	blx	r4
    a0d0:	4378      	muls	r0, r7
    a0d2:	1830      	adds	r0, r6, r0
    a0d4:	b280      	uxth	r0, r0
    a0d6:	e004      	b.n	a0e2 <common_tc_read_count+0x36>
    a0d8:	4b04      	ldr	r3, [pc, #16]	; (a0ec <common_tc_read_count+0x40>)
    a0da:	7819      	ldrb	r1, [r3, #0]
    a0dc:	4b04      	ldr	r3, [pc, #16]	; (a0f0 <common_tc_read_count+0x44>)
    a0de:	4798      	blx	r3
    a0e0:	b280      	uxth	r0, r0
    a0e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a0e4:	00008929 	.word	0x00008929
    a0e8:	20000fe0 	.word	0x20000fe0
    a0ec:	20001898 	.word	0x20001898
    a0f0:	000104ad 	.word	0x000104ad
    a0f4:	0000ffff 	.word	0x0000ffff

0000a0f8 <common_tc_compare_stop>:
    a0f8:	b508      	push	{r3, lr}
    a0fa:	4b05      	ldr	r3, [pc, #20]	; (a110 <common_tc_compare_stop+0x18>)
    a0fc:	4798      	blx	r3
    a0fe:	4b05      	ldr	r3, [pc, #20]	; (a114 <common_tc_compare_stop+0x1c>)
    a100:	4798      	blx	r3
    a102:	4b05      	ldr	r3, [pc, #20]	; (a118 <common_tc_compare_stop+0x20>)
    a104:	2200      	movs	r2, #0
    a106:	605a      	str	r2, [r3, #4]
    a108:	811a      	strh	r2, [r3, #8]
    a10a:	4b04      	ldr	r3, [pc, #16]	; (a11c <common_tc_compare_stop+0x24>)
    a10c:	4798      	blx	r3
    a10e:	bd08      	pop	{r3, pc}
    a110:	0000893d 	.word	0x0000893d
    a114:	000089dd 	.word	0x000089dd
    a118:	20000fe0 	.word	0x20000fe0
    a11c:	00008a01 	.word	0x00008a01

0000a120 <common_tc_overflow_stop>:
    a120:	b508      	push	{r3, lr}
    a122:	4b03      	ldr	r3, [pc, #12]	; (a130 <common_tc_overflow_stop+0x10>)
    a124:	4798      	blx	r3
    a126:	2200      	movs	r2, #0
    a128:	4b02      	ldr	r3, [pc, #8]	; (a134 <common_tc_overflow_stop+0x14>)
    a12a:	701a      	strb	r2, [r3, #0]
    a12c:	bd08      	pop	{r3, pc}
    a12e:	46c0      	nop			; (mov r8, r8)
    a130:	00008991 	.word	0x00008991
    a134:	20000fe0 	.word	0x20000fe0

0000a138 <common_tc_stop>:
    a138:	b508      	push	{r3, lr}
    a13a:	4b03      	ldr	r3, [pc, #12]	; (a148 <common_tc_stop+0x10>)
    a13c:	4798      	blx	r3
    a13e:	4b03      	ldr	r3, [pc, #12]	; (a14c <common_tc_stop+0x14>)
    a140:	4798      	blx	r3
    a142:	4b03      	ldr	r3, [pc, #12]	; (a150 <common_tc_stop+0x18>)
    a144:	4798      	blx	r3
    a146:	bd08      	pop	{r3, pc}
    a148:	0000a0f9 	.word	0x0000a0f9
    a14c:	0000a121 	.word	0x0000a121
    a150:	000089a5 	.word	0x000089a5

0000a154 <common_tc_delay>:
    a154:	b510      	push	{r4, lr}
    a156:	1c04      	adds	r4, r0, #0
    a158:	4b13      	ldr	r3, [pc, #76]	; (a1a8 <common_tc_delay+0x54>)
    a15a:	4798      	blx	r3
    a15c:	4b13      	ldr	r3, [pc, #76]	; (a1ac <common_tc_delay+0x58>)
    a15e:	781a      	ldrb	r2, [r3, #0]
    a160:	4362      	muls	r2, r4
    a162:	1881      	adds	r1, r0, r2
    a164:	4b12      	ldr	r3, [pc, #72]	; (a1b0 <common_tc_delay+0x5c>)
    a166:	6059      	str	r1, [r3, #4]
    a168:	6859      	ldr	r1, [r3, #4]
    a16a:	0c09      	lsrs	r1, r1, #16
    a16c:	6059      	str	r1, [r3, #4]
    a16e:	685b      	ldr	r3, [r3, #4]
    a170:	2b00      	cmp	r3, #0
    a172:	d007      	beq.n	a184 <common_tc_delay+0x30>
    a174:	4b0e      	ldr	r3, [pc, #56]	; (a1b0 <common_tc_delay+0x5c>)
    a176:	6859      	ldr	r1, [r3, #4]
    a178:	3201      	adds	r2, #1
    a17a:	1880      	adds	r0, r0, r2
    a17c:	8118      	strh	r0, [r3, #8]
    a17e:	4b0d      	ldr	r3, [pc, #52]	; (a1b4 <common_tc_delay+0x60>)
    a180:	4798      	blx	r3
    a182:	e004      	b.n	a18e <common_tc_delay+0x3a>
    a184:	1882      	adds	r2, r0, r2
    a186:	4b0a      	ldr	r3, [pc, #40]	; (a1b0 <common_tc_delay+0x5c>)
    a188:	811a      	strh	r2, [r3, #8]
    a18a:	4b0b      	ldr	r3, [pc, #44]	; (a1b8 <common_tc_delay+0x64>)
    a18c:	4798      	blx	r3
    a18e:	4b08      	ldr	r3, [pc, #32]	; (a1b0 <common_tc_delay+0x5c>)
    a190:	891b      	ldrh	r3, [r3, #8]
    a192:	2b63      	cmp	r3, #99	; 0x63
    a194:	d802      	bhi.n	a19c <common_tc_delay+0x48>
    a196:	3364      	adds	r3, #100	; 0x64
    a198:	4a05      	ldr	r2, [pc, #20]	; (a1b0 <common_tc_delay+0x5c>)
    a19a:	8113      	strh	r3, [r2, #8]
    a19c:	4b04      	ldr	r3, [pc, #16]	; (a1b0 <common_tc_delay+0x5c>)
    a19e:	8918      	ldrh	r0, [r3, #8]
    a1a0:	4b06      	ldr	r3, [pc, #24]	; (a1bc <common_tc_delay+0x68>)
    a1a2:	4798      	blx	r3
    a1a4:	bd10      	pop	{r4, pc}
    a1a6:	46c0      	nop			; (mov r8, r8)
    a1a8:	00008929 	.word	0x00008929
    a1ac:	20001898 	.word	0x20001898
    a1b0:	20000fe0 	.word	0x20000fe0
    a1b4:	0000893d 	.word	0x0000893d
    a1b8:	00008951 	.word	0x00008951
    a1bc:	000089c5 	.word	0x000089c5

0000a1c0 <common_tc_init>:
    a1c0:	b508      	push	{r3, lr}
    a1c2:	2200      	movs	r2, #0
    a1c4:	4b03      	ldr	r3, [pc, #12]	; (a1d4 <common_tc_init+0x14>)
    a1c6:	701a      	strb	r2, [r3, #0]
    a1c8:	4b03      	ldr	r3, [pc, #12]	; (a1d8 <common_tc_init+0x18>)
    a1ca:	4798      	blx	r3
    a1cc:	4b03      	ldr	r3, [pc, #12]	; (a1dc <common_tc_init+0x1c>)
    a1ce:	7018      	strb	r0, [r3, #0]
    a1d0:	bd08      	pop	{r3, pc}
    a1d2:	46c0      	nop			; (mov r8, r8)
    a1d4:	20000fe0 	.word	0x20000fe0
    a1d8:	00008a19 	.word	0x00008a19
    a1dc:	20001898 	.word	0x20001898

0000a1e0 <tmr_ovf_callback>:
    a1e0:	b508      	push	{r3, lr}
    a1e2:	4b0e      	ldr	r3, [pc, #56]	; (a21c <tmr_ovf_callback+0x3c>)
    a1e4:	685b      	ldr	r3, [r3, #4]
    a1e6:	2b00      	cmp	r3, #0
    a1e8:	d007      	beq.n	a1fa <tmr_ovf_callback+0x1a>
    a1ea:	4a0c      	ldr	r2, [pc, #48]	; (a21c <tmr_ovf_callback+0x3c>)
    a1ec:	6853      	ldr	r3, [r2, #4]
    a1ee:	3b01      	subs	r3, #1
    a1f0:	6053      	str	r3, [r2, #4]
    a1f2:	2b00      	cmp	r3, #0
    a1f4:	d101      	bne.n	a1fa <tmr_ovf_callback+0x1a>
    a1f6:	4b0a      	ldr	r3, [pc, #40]	; (a220 <tmr_ovf_callback+0x40>)
    a1f8:	4798      	blx	r3
    a1fa:	4a08      	ldr	r2, [pc, #32]	; (a21c <tmr_ovf_callback+0x3c>)
    a1fc:	7813      	ldrb	r3, [r2, #0]
    a1fe:	3301      	adds	r3, #1
    a200:	b2db      	uxtb	r3, r3
    a202:	7013      	strb	r3, [r2, #0]
    a204:	4a07      	ldr	r2, [pc, #28]	; (a224 <tmr_ovf_callback+0x44>)
    a206:	7812      	ldrb	r2, [r2, #0]
    a208:	429a      	cmp	r2, r3
    a20a:	d806      	bhi.n	a21a <tmr_ovf_callback+0x3a>
    a20c:	4b03      	ldr	r3, [pc, #12]	; (a21c <tmr_ovf_callback+0x3c>)
    a20e:	2200      	movs	r2, #0
    a210:	701a      	strb	r2, [r3, #0]
    a212:	68db      	ldr	r3, [r3, #12]
    a214:	2b00      	cmp	r3, #0
    a216:	d000      	beq.n	a21a <tmr_ovf_callback+0x3a>
    a218:	4798      	blx	r3
    a21a:	bd08      	pop	{r3, pc}
    a21c:	20000fe0 	.word	0x20000fe0
    a220:	00008951 	.word	0x00008951
    a224:	20001898 	.word	0x20001898

0000a228 <tmr_cca_callback>:
    a228:	b508      	push	{r3, lr}
    a22a:	4b04      	ldr	r3, [pc, #16]	; (a23c <tmr_cca_callback+0x14>)
    a22c:	4798      	blx	r3
    a22e:	4b04      	ldr	r3, [pc, #16]	; (a240 <tmr_cca_callback+0x18>)
    a230:	691b      	ldr	r3, [r3, #16]
    a232:	2b00      	cmp	r3, #0
    a234:	d000      	beq.n	a238 <tmr_cca_callback+0x10>
    a236:	4798      	blx	r3
    a238:	bd08      	pop	{r3, pc}
    a23a:	46c0      	nop			; (mov r8, r8)
    a23c:	0000893d 	.word	0x0000893d
    a240:	20000fe0 	.word	0x20000fe0

0000a244 <set_common_tc_overflow_callback>:
    a244:	4b01      	ldr	r3, [pc, #4]	; (a24c <set_common_tc_overflow_callback+0x8>)
    a246:	60d8      	str	r0, [r3, #12]
    a248:	4770      	bx	lr
    a24a:	46c0      	nop			; (mov r8, r8)
    a24c:	20000fe0 	.word	0x20000fe0

0000a250 <set_common_tc_expiry_callback>:
    a250:	4b01      	ldr	r3, [pc, #4]	; (a258 <set_common_tc_expiry_callback+0x8>)
    a252:	6118      	str	r0, [r3, #16]
    a254:	4770      	bx	lr
    a256:	46c0      	nop			; (mov r8, r8)
    a258:	20000fe0 	.word	0x20000fe0

0000a25c <MacClearCommands>:
    a25c:	490e      	ldr	r1, [pc, #56]	; (a298 <MacClearCommands+0x3c>)
    a25e:	b570      	push	{r4, r5, r6, lr}
    a260:	000b      	movs	r3, r1
    a262:	33d8      	adds	r3, #216	; 0xd8
    a264:	7818      	ldrb	r0, [r3, #0]
    a266:	2303      	movs	r3, #3
    a268:	25a4      	movs	r5, #164	; 0xa4
    a26a:	4343      	muls	r3, r0
    a26c:	2401      	movs	r4, #1
    a26e:	20ff      	movs	r0, #255	; 0xff
    a270:	3391      	adds	r3, #145	; 0x91
    a272:	4a0a      	ldr	r2, [pc, #40]	; (a29c <MacClearCommands+0x40>)
    a274:	185b      	adds	r3, r3, r1
    a276:	00ed      	lsls	r5, r5, #3
    a278:	429a      	cmp	r2, r3
    a27a:	d100      	bne.n	a27e <MacClearCommands+0x22>
    a27c:	bd70      	pop	{r4, r5, r6, pc}
    a27e:	7811      	ldrb	r1, [r2, #0]
    a280:	29ff      	cmp	r1, #255	; 0xff
    a282:	d006      	beq.n	a292 <MacClearCommands+0x36>
    a284:	290a      	cmp	r1, #10
    a286:	d803      	bhi.n	a290 <MacClearCommands+0x34>
    a288:	0026      	movs	r6, r4
    a28a:	408e      	lsls	r6, r1
    a28c:	422e      	tst	r6, r5
    a28e:	d100      	bne.n	a292 <MacClearCommands+0x36>
    a290:	7010      	strb	r0, [r2, #0]
    a292:	3203      	adds	r2, #3
    a294:	e7f0      	b.n	a278 <MacClearCommands+0x1c>
    a296:	46c0      	nop			; (mov r8, r8)
    a298:	200019c4 	.word	0x200019c4
    a29c:	20001a55 	.word	0x20001a55

0000a2a0 <CountfOptsLength>:
    a2a0:	2200      	movs	r2, #0
    a2a2:	490d      	ldr	r1, [pc, #52]	; (a2d8 <CountfOptsLength+0x38>)
    a2a4:	b570      	push	{r4, r5, r6, lr}
    a2a6:	000b      	movs	r3, r1
    a2a8:	0010      	movs	r0, r2
    a2aa:	2503      	movs	r5, #3
    a2ac:	33d8      	adds	r3, #216	; 0xd8
    a2ae:	781c      	ldrb	r4, [r3, #0]
    a2b0:	4e0a      	ldr	r6, [pc, #40]	; (a2dc <CountfOptsLength+0x3c>)
    a2b2:	b2d3      	uxtb	r3, r2
    a2b4:	429c      	cmp	r4, r3
    a2b6:	d800      	bhi.n	a2ba <CountfOptsLength+0x1a>
    a2b8:	bd70      	pop	{r4, r5, r6, pc}
    a2ba:	002b      	movs	r3, r5
    a2bc:	4353      	muls	r3, r2
    a2be:	3391      	adds	r3, #145	; 0x91
    a2c0:	5ccb      	ldrb	r3, [r1, r3]
    a2c2:	2bff      	cmp	r3, #255	; 0xff
    a2c4:	d006      	beq.n	a2d4 <CountfOptsLength+0x34>
    a2c6:	18f3      	adds	r3, r6, r3
    a2c8:	3b02      	subs	r3, #2
    a2ca:	781b      	ldrb	r3, [r3, #0]
    a2cc:	18c3      	adds	r3, r0, r3
    a2ce:	2b0f      	cmp	r3, #15
    a2d0:	dcf2      	bgt.n	a2b8 <CountfOptsLength+0x18>
    a2d2:	b2d8      	uxtb	r0, r3
    a2d4:	3201      	adds	r2, #1
    a2d6:	e7ec      	b.n	a2b2 <CountfOptsLength+0x12>
    a2d8:	200019c4 	.word	0x200019c4
    a2dc:	0001ae78 	.word	0x0001ae78

0000a2e0 <StopAllSoftwareTimers>:
    a2e0:	b570      	push	{r4, r5, r6, lr}
    a2e2:	4c17      	ldr	r4, [pc, #92]	; (a340 <StopAllSoftwareTimers+0x60>)
    a2e4:	4d17      	ldr	r5, [pc, #92]	; (a344 <StopAllSoftwareTimers+0x64>)
    a2e6:	0023      	movs	r3, r4
    a2e8:	33e2      	adds	r3, #226	; 0xe2
    a2ea:	7818      	ldrb	r0, [r3, #0]
    a2ec:	47a8      	blx	r5
    a2ee:	0023      	movs	r3, r4
    a2f0:	33e3      	adds	r3, #227	; 0xe3
    a2f2:	7818      	ldrb	r0, [r3, #0]
    a2f4:	47a8      	blx	r5
    a2f6:	0023      	movs	r3, r4
    a2f8:	33e7      	adds	r3, #231	; 0xe7
    a2fa:	7818      	ldrb	r0, [r3, #0]
    a2fc:	47a8      	blx	r5
    a2fe:	0023      	movs	r3, r4
    a300:	33e4      	adds	r3, #228	; 0xe4
    a302:	7818      	ldrb	r0, [r3, #0]
    a304:	47a8      	blx	r5
    a306:	0023      	movs	r3, r4
    a308:	33e5      	adds	r3, #229	; 0xe5
    a30a:	7818      	ldrb	r0, [r3, #0]
    a30c:	47a8      	blx	r5
    a30e:	0023      	movs	r3, r4
    a310:	33e8      	adds	r3, #232	; 0xe8
    a312:	7818      	ldrb	r0, [r3, #0]
    a314:	47a8      	blx	r5
    a316:	0023      	movs	r3, r4
    a318:	33e6      	adds	r3, #230	; 0xe6
    a31a:	7818      	ldrb	r0, [r3, #0]
    a31c:	47a8      	blx	r5
    a31e:	0023      	movs	r3, r4
    a320:	33e9      	adds	r3, #233	; 0xe9
    a322:	7818      	ldrb	r0, [r3, #0]
    a324:	47a8      	blx	r5
    a326:	0023      	movs	r3, r4
    a328:	33f2      	adds	r3, #242	; 0xf2
    a32a:	7818      	ldrb	r0, [r3, #0]
    a32c:	47a8      	blx	r5
    a32e:	0023      	movs	r3, r4
    a330:	33f3      	adds	r3, #243	; 0xf3
    a332:	7818      	ldrb	r0, [r3, #0]
    a334:	34ff      	adds	r4, #255	; 0xff
    a336:	47a8      	blx	r5
    a338:	7f60      	ldrb	r0, [r4, #29]
    a33a:	47a8      	blx	r5
    a33c:	bd70      	pop	{r4, r5, r6, pc}
    a33e:	46c0      	nop			; (mov r8, r8)
    a340:	200019c4 	.word	0x200019c4
    a344:	000083d9 	.word	0x000083d9

0000a348 <LorawanGetMaxPayloadSize>:
    a348:	b513      	push	{r0, r1, r4, lr}
    a34a:	466b      	mov	r3, sp
    a34c:	1ddc      	adds	r4, r3, #7
    a34e:	2300      	movs	r3, #0
    a350:	0022      	movs	r2, r4
    a352:	7023      	strb	r3, [r4, #0]
    a354:	4902      	ldr	r1, [pc, #8]	; (a360 <LorawanGetMaxPayloadSize+0x18>)
    a356:	4b03      	ldr	r3, [pc, #12]	; (a364 <LorawanGetMaxPayloadSize+0x1c>)
    a358:	2005      	movs	r0, #5
    a35a:	4798      	blx	r3
    a35c:	7820      	ldrb	r0, [r4, #0]
    a35e:	bd16      	pop	{r1, r2, r4, pc}
    a360:	20001aa3 	.word	0x20001aa3
    a364:	00006971 	.word	0x00006971

0000a368 <UpdateReceiveDelays>:
    a368:	23fa      	movs	r3, #250	; 0xfa
    a36a:	b570      	push	{r4, r5, r6, lr}
    a36c:	009b      	lsls	r3, r3, #2
    a36e:	4c0b      	ldr	r4, [pc, #44]	; (a39c <UpdateReceiveDelays+0x34>)
    a370:	2800      	cmp	r0, #0
    a372:	d000      	beq.n	a376 <UpdateReceiveDelays+0xe>
    a374:	4343      	muls	r3, r0
    a376:	0022      	movs	r2, r4
    a378:	4d09      	ldr	r5, [pc, #36]	; (a3a0 <UpdateReceiveDelays+0x38>)
    a37a:	32c8      	adds	r2, #200	; 0xc8
    a37c:	210c      	movs	r1, #12
    a37e:	2000      	movs	r0, #0
    a380:	8013      	strh	r3, [r2, #0]
    a382:	47a8      	blx	r5
    a384:	0023      	movs	r3, r4
    a386:	22fa      	movs	r2, #250	; 0xfa
    a388:	33c8      	adds	r3, #200	; 0xc8
    a38a:	881b      	ldrh	r3, [r3, #0]
    a38c:	0092      	lsls	r2, r2, #2
    a38e:	189b      	adds	r3, r3, r2
    a390:	34ca      	adds	r4, #202	; 0xca
    a392:	210d      	movs	r1, #13
    a394:	2000      	movs	r0, #0
    a396:	8023      	strh	r3, [r4, #0]
    a398:	47a8      	blx	r5
    a39a:	bd70      	pop	{r4, r5, r6, pc}
    a39c:	200019c4 	.word	0x200019c4
    a3a0:	000070a5 	.word	0x000070a5

0000a3a4 <IncludeMacCommandsResponse>:
    a3a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a3a6:	0005      	movs	r5, r0
    a3a8:	2600      	movs	r6, #0
    a3aa:	b087      	sub	sp, #28
    a3ac:	880c      	ldrh	r4, [r1, #0]
    a3ae:	9101      	str	r1, [sp, #4]
    a3b0:	9203      	str	r2, [sp, #12]
    a3b2:	4a67      	ldr	r2, [pc, #412]	; (a550 <IncludeMacCommandsResponse+0x1ac>)
    a3b4:	0013      	movs	r3, r2
    a3b6:	33d8      	adds	r3, #216	; 0xd8
    a3b8:	781b      	ldrb	r3, [r3, #0]
    a3ba:	42b3      	cmp	r3, r6
    a3bc:	d913      	bls.n	a3e6 <IncludeMacCommandsResponse+0x42>
    a3be:	9b03      	ldr	r3, [sp, #12]
    a3c0:	2b00      	cmp	r3, #0
    a3c2:	d019      	beq.n	a3f8 <IncludeMacCommandsResponse+0x54>
    a3c4:	2303      	movs	r3, #3
    a3c6:	4373      	muls	r3, r6
    a3c8:	18d3      	adds	r3, r2, r3
    a3ca:	3391      	adds	r3, #145	; 0x91
    a3cc:	7818      	ldrb	r0, [r3, #0]
    a3ce:	28ff      	cmp	r0, #255	; 0xff
    a3d0:	d012      	beq.n	a3f8 <IncludeMacCommandsResponse+0x54>
    a3d2:	9b01      	ldr	r3, [sp, #4]
    a3d4:	8819      	ldrh	r1, [r3, #0]
    a3d6:	4b5f      	ldr	r3, [pc, #380]	; (a554 <IncludeMacCommandsResponse+0x1b0>)
    a3d8:	1a61      	subs	r1, r4, r1
    a3da:	181b      	adds	r3, r3, r0
    a3dc:	3b02      	subs	r3, #2
    a3de:	781b      	ldrb	r3, [r3, #0]
    a3e0:	18cb      	adds	r3, r1, r3
    a3e2:	2b0f      	cmp	r3, #15
    a3e4:	dd08      	ble.n	a3f8 <IncludeMacCommandsResponse+0x54>
    a3e6:	2207      	movs	r2, #7
    a3e8:	2100      	movs	r1, #0
    a3ea:	4b5b      	ldr	r3, [pc, #364]	; (a558 <IncludeMacCommandsResponse+0x1b4>)
    a3ec:	485b      	ldr	r0, [pc, #364]	; (a55c <IncludeMacCommandsResponse+0x1b8>)
    a3ee:	4798      	blx	r3
    a3f0:	9b01      	ldr	r3, [sp, #4]
    a3f2:	801c      	strh	r4, [r3, #0]
    a3f4:	b007      	add	sp, #28
    a3f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a3f8:	2303      	movs	r3, #3
    a3fa:	4373      	muls	r3, r6
    a3fc:	18d3      	adds	r3, r2, r3
    a3fe:	3391      	adds	r3, #145	; 0x91
    a400:	7819      	ldrb	r1, [r3, #0]
    a402:	1e88      	subs	r0, r1, #2
    a404:	2808      	cmp	r0, #8
    a406:	d862      	bhi.n	a4ce <IncludeMacCommandsResponse+0x12a>
    a408:	1c63      	adds	r3, r4, #1
    a40a:	f005 ffb1 	bl	10370 <__gnu_thumb1_case_uqi>
    a40e:	0594      	.short	0x0594
    a410:	6646269e 	.word	0x6646269e
    a414:	7b9e      	.short	0x7b9e
    a416:	7f          	.byte	0x7f
    a417:	00          	.byte	0x00
    a418:	2203      	movs	r2, #3
    a41a:	20d8      	movs	r0, #216	; 0xd8
    a41c:	552a      	strb	r2, [r5, r4]
    a41e:	2200      	movs	r2, #0
    a420:	b29b      	uxth	r3, r3
    a422:	18eb      	adds	r3, r5, r3
    a424:	4f4a      	ldr	r7, [pc, #296]	; (a550 <IncludeMacCommandsResponse+0x1ac>)
    a426:	701a      	strb	r2, [r3, #0]
    a428:	30ff      	adds	r0, #255	; 0xff
    a42a:	5c39      	ldrb	r1, [r7, r0]
    a42c:	3201      	adds	r2, #1
    a42e:	4011      	ands	r1, r2
    a430:	466a      	mov	r2, sp
    a432:	9102      	str	r1, [sp, #8]
    a434:	7a12      	ldrb	r2, [r2, #8]
    a436:	701a      	strb	r2, [r3, #0]
    a438:	5c3a      	ldrb	r2, [r7, r0]
    a43a:	4694      	mov	ip, r2
    a43c:	2202      	movs	r2, #2
    a43e:	4661      	mov	r1, ip
    a440:	4211      	tst	r1, r2
    a442:	d002      	beq.n	a44a <IncludeMacCommandsResponse+0xa6>
    a444:	9902      	ldr	r1, [sp, #8]
    a446:	430a      	orrs	r2, r1
    a448:	701a      	strb	r2, [r3, #0]
    a44a:	2204      	movs	r2, #4
    a44c:	5c39      	ldrb	r1, [r7, r0]
    a44e:	4211      	tst	r1, r2
    a450:	d06e      	beq.n	a530 <IncludeMacCommandsResponse+0x18c>
    a452:	7819      	ldrb	r1, [r3, #0]
    a454:	430a      	orrs	r2, r1
    a456:	701a      	strb	r2, [r3, #0]
    a458:	e06a      	b.n	a530 <IncludeMacCommandsResponse+0x18c>
    a45a:	2205      	movs	r2, #5
    a45c:	2103      	movs	r1, #3
    a45e:	552a      	strb	r2, [r5, r4]
    a460:	2200      	movs	r2, #0
    a462:	b29b      	uxth	r3, r3
    a464:	4371      	muls	r1, r6
    a466:	18eb      	adds	r3, r5, r3
    a468:	701a      	strb	r2, [r3, #0]
    a46a:	4a39      	ldr	r2, [pc, #228]	; (a550 <IncludeMacCommandsResponse+0x1ac>)
    a46c:	1851      	adds	r1, r2, r1
    a46e:	3190      	adds	r1, #144	; 0x90
    a470:	7888      	ldrb	r0, [r1, #2]
    a472:	0700      	lsls	r0, r0, #28
    a474:	0fc0      	lsrs	r0, r0, #31
    a476:	7018      	strb	r0, [r3, #0]
    a478:	7889      	ldrb	r1, [r1, #2]
    a47a:	b2c7      	uxtb	r7, r0
    a47c:	06c9      	lsls	r1, r1, #27
    a47e:	d502      	bpl.n	a486 <IncludeMacCommandsResponse+0xe2>
    a480:	2102      	movs	r1, #2
    a482:	4339      	orrs	r1, r7
    a484:	7019      	strb	r1, [r3, #0]
    a486:	2103      	movs	r1, #3
    a488:	4371      	muls	r1, r6
    a48a:	1852      	adds	r2, r2, r1
    a48c:	3290      	adds	r2, #144	; 0x90
    a48e:	7892      	ldrb	r2, [r2, #2]
    a490:	0692      	lsls	r2, r2, #26
    a492:	d54d      	bpl.n	a530 <IncludeMacCommandsResponse+0x18c>
    a494:	7819      	ldrb	r1, [r3, #0]
    a496:	2204      	movs	r2, #4
    a498:	e7dc      	b.n	a454 <IncludeMacCommandsResponse+0xb0>
    a49a:	ab04      	add	r3, sp, #16
    a49c:	1ddf      	adds	r7, r3, #7
    a49e:	0039      	movs	r1, r7
    a4a0:	4b2f      	ldr	r3, [pc, #188]	; (a560 <IncludeMacCommandsResponse+0x1bc>)
    a4a2:	200e      	movs	r0, #14
    a4a4:	4798      	blx	r3
    a4a6:	2306      	movs	r3, #6
    a4a8:	4a29      	ldr	r2, [pc, #164]	; (a550 <IncludeMacCommandsResponse+0x1ac>)
    a4aa:	552b      	strb	r3, [r5, r4]
    a4ac:	32e0      	adds	r2, #224	; 0xe0
    a4ae:	7811      	ldrb	r1, [r2, #0]
    a4b0:	1c62      	adds	r2, r4, #1
    a4b2:	b292      	uxth	r2, r2
    a4b4:	54a9      	strb	r1, [r5, r2]
    a4b6:	783a      	ldrb	r2, [r7, #0]
    a4b8:	1ca3      	adds	r3, r4, #2
    a4ba:	0011      	movs	r1, r2
    a4bc:	3120      	adds	r1, #32
    a4be:	3403      	adds	r4, #3
    a4c0:	b2c9      	uxtb	r1, r1
    a4c2:	b29b      	uxth	r3, r3
    a4c4:	b2a4      	uxth	r4, r4
    a4c6:	293f      	cmp	r1, #63	; 0x3f
    a4c8:	d904      	bls.n	a4d4 <IncludeMacCommandsResponse+0x130>
    a4ca:	2220      	movs	r2, #32
    a4cc:	54ea      	strb	r2, [r5, r3]
    a4ce:	3601      	adds	r6, #1
    a4d0:	b2f6      	uxtb	r6, r6
    a4d2:	e76e      	b.n	a3b2 <IncludeMacCommandsResponse+0xe>
    a4d4:	213f      	movs	r1, #63	; 0x3f
    a4d6:	400a      	ands	r2, r1
    a4d8:	e7f8      	b.n	a4cc <IncludeMacCommandsResponse+0x128>
    a4da:	2207      	movs	r2, #7
    a4dc:	2103      	movs	r1, #3
    a4de:	552a      	strb	r2, [r5, r4]
    a4e0:	2200      	movs	r2, #0
    a4e2:	4371      	muls	r1, r6
    a4e4:	b29b      	uxth	r3, r3
    a4e6:	18eb      	adds	r3, r5, r3
    a4e8:	701a      	strb	r2, [r3, #0]
    a4ea:	4a19      	ldr	r2, [pc, #100]	; (a550 <IncludeMacCommandsResponse+0x1ac>)
    a4ec:	1852      	adds	r2, r2, r1
    a4ee:	3290      	adds	r2, #144	; 0x90
    a4f0:	7891      	ldrb	r1, [r2, #2]
    a4f2:	09c9      	lsrs	r1, r1, #7
    a4f4:	7019      	strb	r1, [r3, #0]
    a4f6:	7892      	ldrb	r2, [r2, #2]
    a4f8:	b2c8      	uxtb	r0, r1
    a4fa:	0652      	lsls	r2, r2, #25
    a4fc:	d518      	bpl.n	a530 <IncludeMacCommandsResponse+0x18c>
    a4fe:	2202      	movs	r2, #2
    a500:	4302      	orrs	r2, r0
    a502:	e7a8      	b.n	a456 <IncludeMacCommandsResponse+0xb2>
    a504:	2209      	movs	r2, #9
    a506:	552a      	strb	r2, [r5, r4]
    a508:	b29c      	uxth	r4, r3
    a50a:	e7e0      	b.n	a4ce <IncludeMacCommandsResponse+0x12a>
    a50c:	220a      	movs	r2, #10
    a50e:	2103      	movs	r1, #3
    a510:	552a      	strb	r2, [r5, r4]
    a512:	2200      	movs	r2, #0
    a514:	4371      	muls	r1, r6
    a516:	b29b      	uxth	r3, r3
    a518:	18eb      	adds	r3, r5, r3
    a51a:	701a      	strb	r2, [r3, #0]
    a51c:	4a0c      	ldr	r2, [pc, #48]	; (a550 <IncludeMacCommandsResponse+0x1ac>)
    a51e:	1852      	adds	r2, r2, r1
    a520:	3290      	adds	r2, #144	; 0x90
    a522:	7891      	ldrb	r1, [r2, #2]
    a524:	09c9      	lsrs	r1, r1, #7
    a526:	7019      	strb	r1, [r3, #0]
    a528:	78d2      	ldrb	r2, [r2, #3]
    a52a:	b2c8      	uxtb	r0, r1
    a52c:	07d2      	lsls	r2, r2, #31
    a52e:	d4e6      	bmi.n	a4fe <IncludeMacCommandsResponse+0x15a>
    a530:	3402      	adds	r4, #2
    a532:	b2a4      	uxth	r4, r4
    a534:	e7cb      	b.n	a4ce <IncludeMacCommandsResponse+0x12a>
    a536:	0013      	movs	r3, r2
    a538:	21ff      	movs	r1, #255	; 0xff
    a53a:	33dd      	adds	r3, #221	; 0xdd
    a53c:	7019      	strb	r1, [r3, #0]
    a53e:	2300      	movs	r3, #0
    a540:	32de      	adds	r2, #222	; 0xde
    a542:	7013      	strb	r3, [r2, #0]
    a544:	1c63      	adds	r3, r4, #1
    a546:	2202      	movs	r2, #2
    a548:	e7dd      	b.n	a506 <IncludeMacCommandsResponse+0x162>
    a54a:	5529      	strb	r1, [r5, r4]
    a54c:	e7dc      	b.n	a508 <IncludeMacCommandsResponse+0x164>
    a54e:	46c0      	nop			; (mov r8, r8)
    a550:	200019c4 	.word	0x200019c4
    a554:	0001ae78 	.word	0x0001ae78
    a558:	000135cd 	.word	0x000135cd
    a55c:	20001b9b 	.word	0x20001b9b
    a560:	0000e88d 	.word	0x0000e88d

0000a564 <UpdateJoinSuccessState>:
    a564:	b5f0      	push	{r4, r5, r6, r7, lr}
    a566:	4c35      	ldr	r4, [pc, #212]	; (a63c <UpdateJoinSuccessState+0xd8>)
    a568:	2104      	movs	r1, #4
    a56a:	0022      	movs	r2, r4
    a56c:	328c      	adds	r2, #140	; 0x8c
    a56e:	7813      	ldrb	r3, [r2, #0]
    a570:	2001      	movs	r0, #1
    a572:	438b      	bics	r3, r1
    a574:	7013      	strb	r3, [r2, #0]
    a576:	0022      	movs	r2, r4
    a578:	2500      	movs	r5, #0
    a57a:	327c      	adds	r2, #124	; 0x7c
    a57c:	7813      	ldrb	r3, [r2, #0]
    a57e:	b087      	sub	sp, #28
    a580:	4303      	orrs	r3, r0
    a582:	3107      	adds	r1, #7
    a584:	4f2e      	ldr	r7, [pc, #184]	; (a640 <UpdateJoinSuccessState+0xdc>)
    a586:	7013      	strb	r3, [r2, #0]
    a588:	47b8      	blx	r7
    a58a:	1d23      	adds	r3, r4, #4
    a58c:	2116      	movs	r1, #22
    a58e:	0028      	movs	r0, r5
    a590:	67dd      	str	r5, [r3, #124]	; 0x7c
    a592:	47b8      	blx	r7
    a594:	0023      	movs	r3, r4
    a596:	2020      	movs	r0, #32
    a598:	33ff      	adds	r3, #255	; 0xff
    a59a:	7c5b      	ldrb	r3, [r3, #17]
    a59c:	4e29      	ldr	r6, [pc, #164]	; (a644 <UpdateJoinSuccessState+0xe0>)
    a59e:	4203      	tst	r3, r0
    a5a0:	d014      	beq.n	a5cc <UpdateJoinSuccessState+0x68>
    a5a2:	0023      	movs	r3, r4
    a5a4:	337b      	adds	r3, #123	; 0x7b
    a5a6:	701d      	strb	r5, [r3, #0]
    a5a8:	0023      	movs	r3, r4
    a5aa:	a904      	add	r1, sp, #16
    a5ac:	336f      	adds	r3, #111	; 0x6f
    a5ae:	710d      	strb	r5, [r1, #4]
    a5b0:	701d      	strb	r5, [r3, #0]
    a5b2:	705d      	strb	r5, [r3, #1]
    a5b4:	709d      	strb	r5, [r3, #2]
    a5b6:	70dd      	strb	r5, [r3, #3]
    a5b8:	711d      	strb	r5, [r3, #4]
    a5ba:	715d      	strb	r5, [r3, #5]
    a5bc:	719d      	strb	r5, [r3, #6]
    a5be:	71dd      	strb	r5, [r3, #7]
    a5c0:	47b0      	blx	r6
    a5c2:	210f      	movs	r1, #15
    a5c4:	2021      	movs	r0, #33	; 0x21
    a5c6:	4469      	add	r1, sp
    a5c8:	700d      	strb	r5, [r1, #0]
    a5ca:	47b0      	blx	r6
    a5cc:	0023      	movs	r3, r4
    a5ce:	2500      	movs	r5, #0
    a5d0:	3308      	adds	r3, #8
    a5d2:	210a      	movs	r1, #10
    a5d4:	2001      	movs	r0, #1
    a5d6:	67dd      	str	r5, [r3, #124]	; 0x7c
    a5d8:	47b8      	blx	r7
    a5da:	0023      	movs	r3, r4
    a5dc:	33c2      	adds	r3, #194	; 0xc2
    a5de:	801d      	strh	r5, [r3, #0]
    a5e0:	0022      	movs	r2, r4
    a5e2:	0023      	movs	r3, r4
    a5e4:	210e      	movs	r1, #14
    a5e6:	327c      	adds	r2, #124	; 0x7c
    a5e8:	33ed      	adds	r3, #237	; 0xed
    a5ea:	701d      	strb	r5, [r3, #0]
    a5ec:	7813      	ldrb	r3, [r2, #0]
    a5ee:	203a      	movs	r0, #58	; 0x3a
    a5f0:	438b      	bics	r3, r1
    a5f2:	0029      	movs	r1, r5
    a5f4:	7013      	strb	r3, [r2, #0]
    a5f6:	47b0      	blx	r6
    a5f8:	0023      	movs	r3, r4
    a5fa:	337d      	adds	r3, #125	; 0x7d
    a5fc:	781b      	ldrb	r3, [r3, #0]
    a5fe:	079b      	lsls	r3, r3, #30
    a600:	d50c      	bpl.n	a61c <UpdateJoinSuccessState+0xb8>
    a602:	0023      	movs	r3, r4
    a604:	21fa      	movs	r1, #250	; 0xfa
    a606:	3388      	adds	r3, #136	; 0x88
    a608:	681b      	ldr	r3, [r3, #0]
    a60a:	34e7      	adds	r4, #231	; 0xe7
    a60c:	0089      	lsls	r1, r1, #2
    a60e:	7820      	ldrb	r0, [r4, #0]
    a610:	4359      	muls	r1, r3
    a612:	9500      	str	r5, [sp, #0]
    a614:	4b0c      	ldr	r3, [pc, #48]	; (a648 <UpdateJoinSuccessState+0xe4>)
    a616:	002a      	movs	r2, r5
    a618:	4c0c      	ldr	r4, [pc, #48]	; (a64c <UpdateJoinSuccessState+0xe8>)
    a61a:	47a0      	blx	r4
    a61c:	490c      	ldr	r1, [pc, #48]	; (a650 <UpdateJoinSuccessState+0xec>)
    a61e:	794a      	ldrb	r2, [r1, #5]
    a620:	790b      	ldrb	r3, [r1, #4]
    a622:	0212      	lsls	r2, r2, #8
    a624:	431a      	orrs	r2, r3
    a626:	798b      	ldrb	r3, [r1, #6]
    a628:	041b      	lsls	r3, r3, #16
    a62a:	431a      	orrs	r2, r3
    a62c:	79cb      	ldrb	r3, [r1, #7]
    a62e:	061b      	lsls	r3, r3, #24
    a630:	4313      	orrs	r3, r2
    a632:	d001      	beq.n	a638 <UpdateJoinSuccessState+0xd4>
    a634:	2008      	movs	r0, #8
    a636:	4798      	blx	r3
    a638:	b007      	add	sp, #28
    a63a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a63c:	200019c4 	.word	0x200019c4
    a640:	000070a5 	.word	0x000070a5
    a644:	00006a7d 	.word	0x00006a7d
    a648:	0000a791 	.word	0x0000a791
    a64c:	000080cd 	.word	0x000080cd
    a650:	20001cbc 	.word	0x20001cbc

0000a654 <PrepareSessionKeys>:
    a654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a656:	0004      	movs	r4, r0
    a658:	2603      	movs	r6, #3
    a65a:	000d      	movs	r5, r1
    a65c:	0017      	movs	r7, r2
    a65e:	4b09      	ldr	r3, [pc, #36]	; (a684 <PrepareSessionKeys+0x30>)
    a660:	2210      	movs	r2, #16
    a662:	2100      	movs	r1, #0
    a664:	4798      	blx	r3
    a666:	0032      	movs	r2, r6
    a668:	0029      	movs	r1, r5
    a66a:	1c60      	adds	r0, r4, #1
    a66c:	4d06      	ldr	r5, [pc, #24]	; (a688 <PrepareSessionKeys+0x34>)
    a66e:	47a8      	blx	r5
    a670:	0032      	movs	r2, r6
    a672:	0039      	movs	r1, r7
    a674:	1d20      	adds	r0, r4, #4
    a676:	47a8      	blx	r5
    a678:	1de0      	adds	r0, r4, #7
    a67a:	2202      	movs	r2, #2
    a67c:	4903      	ldr	r1, [pc, #12]	; (a68c <PrepareSessionKeys+0x38>)
    a67e:	47a8      	blx	r5
    a680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a682:	46c0      	nop			; (mov r8, r8)
    a684:	000135cd 	.word	0x000135cd
    a688:	00013549 	.word	0x00013549
    a68c:	20001a88 	.word	0x20001a88

0000a690 <AssembleEncryptionBlock>:
    a690:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a692:	001e      	movs	r6, r3
    a694:	4c0b      	ldr	r4, [pc, #44]	; (a6c4 <AssembleEncryptionBlock+0x34>)
    a696:	0017      	movs	r7, r2
    a698:	4b0b      	ldr	r3, [pc, #44]	; (a6c8 <AssembleEncryptionBlock+0x38>)
    a69a:	0005      	movs	r5, r0
    a69c:	9101      	str	r1, [sp, #4]
    a69e:	2210      	movs	r2, #16
    a6a0:	2100      	movs	r1, #0
    a6a2:	0020      	movs	r0, r4
    a6a4:	4798      	blx	r3
    a6a6:	7026      	strb	r6, [r4, #0]
    a6a8:	2604      	movs	r6, #4
    a6aa:	7165      	strb	r5, [r4, #5]
    a6ac:	0032      	movs	r2, r6
    a6ae:	4d07      	ldr	r5, [pc, #28]	; (a6cc <AssembleEncryptionBlock+0x3c>)
    a6b0:	a908      	add	r1, sp, #32
    a6b2:	1da0      	adds	r0, r4, #6
    a6b4:	47a8      	blx	r5
    a6b6:	0020      	movs	r0, r4
    a6b8:	0032      	movs	r2, r6
    a6ba:	a901      	add	r1, sp, #4
    a6bc:	300a      	adds	r0, #10
    a6be:	47a8      	blx	r5
    a6c0:	73e7      	strb	r7, [r4, #15]
    a6c2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    a6c4:	20000ff4 	.word	0x20000ff4
    a6c8:	000135cd 	.word	0x000135cd
    a6cc:	00013549 	.word	0x00013549

0000a6d0 <ConfigureRadio>:
    a6d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    a6d2:	0001      	movs	r1, r0
    a6d4:	0005      	movs	r5, r0
    a6d6:	4c11      	ldr	r4, [pc, #68]	; (a71c <ConfigureRadio+0x4c>)
    a6d8:	3109      	adds	r1, #9
    a6da:	2009      	movs	r0, #9
    a6dc:	47a0      	blx	r4
    a6de:	0029      	movs	r1, r5
    a6e0:	2001      	movs	r0, #1
    a6e2:	47a0      	blx	r4
    a6e4:	1d29      	adds	r1, r5, #4
    a6e6:	200a      	movs	r0, #10
    a6e8:	47a0      	blx	r4
    a6ea:	7a6b      	ldrb	r3, [r5, #9]
    a6ec:	2b01      	cmp	r3, #1
    a6ee:	d10b      	bne.n	a708 <ConfigureRadio+0x38>
    a6f0:	0029      	movs	r1, r5
    a6f2:	2016      	movs	r0, #22
    a6f4:	310b      	adds	r1, #11
    a6f6:	47a0      	blx	r4
    a6f8:	0029      	movs	r1, r5
    a6fa:	2007      	movs	r0, #7
    a6fc:	310a      	adds	r1, #10
    a6fe:	47a0      	blx	r4
    a700:	2000      	movs	r0, #0
    a702:	4907      	ldr	r1, [pc, #28]	; (a720 <ConfigureRadio+0x50>)
    a704:	47a0      	blx	r4
    a706:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    a708:	466b      	mov	r3, sp
    a70a:	1dd9      	adds	r1, r3, #7
    a70c:	2303      	movs	r3, #3
    a70e:	2013      	movs	r0, #19
    a710:	700b      	strb	r3, [r1, #0]
    a712:	47a0      	blx	r4
    a714:	4903      	ldr	r1, [pc, #12]	; (a724 <ConfigureRadio+0x54>)
    a716:	2012      	movs	r0, #18
    a718:	e7f4      	b.n	a704 <ConfigureRadio+0x34>
    a71a:	46c0      	nop			; (mov r8, r8)
    a71c:	0000e97d 	.word	0x0000e97d
    a720:	20001abb 	.word	0x20001abb
    a724:	0001ae75 	.word	0x0001ae75

0000a728 <StopReceiveWindow2Timer>:
    a728:	b510      	push	{r4, lr}
    a72a:	4c0b      	ldr	r4, [pc, #44]	; (a758 <StopReceiveWindow2Timer+0x30>)
    a72c:	0022      	movs	r2, r4
    a72e:	32f4      	adds	r2, #244	; 0xf4
    a730:	7812      	ldrb	r2, [r2, #0]
    a732:	2a01      	cmp	r2, #1
    a734:	d10e      	bne.n	a754 <StopReceiveWindow2Timer+0x2c>
    a736:	0021      	movs	r1, r4
    a738:	200e      	movs	r0, #14
    a73a:	317c      	adds	r1, #124	; 0x7c
    a73c:	780a      	ldrb	r2, [r1, #0]
    a73e:	34e5      	adds	r4, #229	; 0xe5
    a740:	4382      	bics	r2, r0
    a742:	700a      	strb	r2, [r1, #0]
    a744:	7820      	ldrb	r0, [r4, #0]
    a746:	4b05      	ldr	r3, [pc, #20]	; (a75c <StopReceiveWindow2Timer+0x34>)
    a748:	4798      	blx	r3
    a74a:	2800      	cmp	r0, #0
    a74c:	d002      	beq.n	a754 <StopReceiveWindow2Timer+0x2c>
    a74e:	7820      	ldrb	r0, [r4, #0]
    a750:	4b03      	ldr	r3, [pc, #12]	; (a760 <StopReceiveWindow2Timer+0x38>)
    a752:	4798      	blx	r3
    a754:	bd10      	pop	{r4, pc}
    a756:	46c0      	nop			; (mov r8, r8)
    a758:	200019c4 	.word	0x200019c4
    a75c:	00008265 	.word	0x00008265
    a760:	000083d9 	.word	0x000083d9

0000a764 <LorawanLinkCheckCallback.part.1>:
    a764:	4b07      	ldr	r3, [pc, #28]	; (a784 <LorawanLinkCheckCallback.part.1+0x20>)
    a766:	b513      	push	{r0, r1, r4, lr}
    a768:	001a      	movs	r2, r3
    a76a:	21fa      	movs	r1, #250	; 0xfa
    a76c:	3288      	adds	r2, #136	; 0x88
    a76e:	6812      	ldr	r2, [r2, #0]
    a770:	0089      	lsls	r1, r1, #2
    a772:	4351      	muls	r1, r2
    a774:	2200      	movs	r2, #0
    a776:	33e7      	adds	r3, #231	; 0xe7
    a778:	7818      	ldrb	r0, [r3, #0]
    a77a:	4c03      	ldr	r4, [pc, #12]	; (a788 <LorawanLinkCheckCallback.part.1+0x24>)
    a77c:	9200      	str	r2, [sp, #0]
    a77e:	4b03      	ldr	r3, [pc, #12]	; (a78c <LorawanLinkCheckCallback.part.1+0x28>)
    a780:	47a0      	blx	r4
    a782:	bd13      	pop	{r0, r1, r4, pc}
    a784:	200019c4 	.word	0x200019c4
    a788:	000080cd 	.word	0x000080cd
    a78c:	0000a791 	.word	0x0000a791

0000a790 <LorawanLinkCheckCallback>:
    a790:	4b17      	ldr	r3, [pc, #92]	; (a7f0 <LorawanLinkCheckCallback+0x60>)
    a792:	20a0      	movs	r0, #160	; 0xa0
    a794:	001a      	movs	r2, r3
    a796:	2180      	movs	r1, #128	; 0x80
    a798:	b510      	push	{r4, lr}
    a79a:	327c      	adds	r2, #124	; 0x7c
    a79c:	8812      	ldrh	r2, [r2, #0]
    a79e:	0080      	lsls	r0, r0, #2
    a7a0:	0089      	lsls	r1, r1, #2
    a7a2:	4002      	ands	r2, r0
    a7a4:	428a      	cmp	r2, r1
    a7a6:	d11c      	bne.n	a7e2 <LorawanLinkCheckCallback+0x52>
    a7a8:	001a      	movs	r2, r3
    a7aa:	32d8      	adds	r2, #216	; 0xd8
    a7ac:	7810      	ldrb	r0, [r2, #0]
    a7ae:	2403      	movs	r4, #3
    a7b0:	2200      	movs	r2, #0
    a7b2:	b2d1      	uxtb	r1, r2
    a7b4:	4281      	cmp	r1, r0
    a7b6:	d30d      	bcc.n	a7d4 <LorawanLinkCheckCallback+0x44>
    a7b8:	d113      	bne.n	a7e2 <LorawanLinkCheckCallback+0x52>
    a7ba:	2203      	movs	r2, #3
    a7bc:	434a      	muls	r2, r1
    a7be:	2102      	movs	r1, #2
    a7c0:	189a      	adds	r2, r3, r2
    a7c2:	3291      	adds	r2, #145	; 0x91
    a7c4:	7011      	strb	r1, [r2, #0]
    a7c6:	280f      	cmp	r0, #15
    a7c8:	d80b      	bhi.n	a7e2 <LorawanLinkCheckCallback+0x52>
    a7ca:	001a      	movs	r2, r3
    a7cc:	3001      	adds	r0, #1
    a7ce:	32d8      	adds	r2, #216	; 0xd8
    a7d0:	7010      	strb	r0, [r2, #0]
    a7d2:	e006      	b.n	a7e2 <LorawanLinkCheckCallback+0x52>
    a7d4:	0021      	movs	r1, r4
    a7d6:	3201      	adds	r2, #1
    a7d8:	4351      	muls	r1, r2
    a7da:	318e      	adds	r1, #142	; 0x8e
    a7dc:	5c59      	ldrb	r1, [r3, r1]
    a7de:	2902      	cmp	r1, #2
    a7e0:	d1e7      	bne.n	a7b2 <LorawanLinkCheckCallback+0x22>
    a7e2:	337d      	adds	r3, #125	; 0x7d
    a7e4:	781b      	ldrb	r3, [r3, #0]
    a7e6:	079b      	lsls	r3, r3, #30
    a7e8:	d501      	bpl.n	a7ee <LorawanLinkCheckCallback+0x5e>
    a7ea:	4b02      	ldr	r3, [pc, #8]	; (a7f4 <LorawanLinkCheckCallback+0x64>)
    a7ec:	4798      	blx	r3
    a7ee:	bd10      	pop	{r4, pc}
    a7f0:	200019c4 	.word	0x200019c4
    a7f4:	0000a765 	.word	0x0000a765

0000a7f8 <LORAWAN_Init>:
    a7f8:	2270      	movs	r2, #112	; 0x70
    a7fa:	b5f0      	push	{r4, r5, r6, r7, lr}
    a7fc:	4b3e      	ldr	r3, [pc, #248]	; (a8f8 <LORAWAN_Init+0x100>)
    a7fe:	b087      	sub	sp, #28
    a800:	781b      	ldrb	r3, [r3, #0]
    a802:	0005      	movs	r5, r0
    a804:	011b      	lsls	r3, r3, #4
    a806:	4013      	ands	r3, r2
    a808:	4a3c      	ldr	r2, [pc, #240]	; (a8fc <LORAWAN_Init+0x104>)
    a80a:	000e      	movs	r6, r1
    a80c:	7812      	ldrb	r2, [r2, #0]
    a80e:	0912      	lsrs	r2, r2, #4
    a810:	4313      	orrs	r3, r2
    a812:	2b1f      	cmp	r3, #31
    a814:	d000      	beq.n	a818 <LORAWAN_Init+0x20>
    a816:	e7fe      	b.n	a816 <LORAWAN_Init+0x1e>
    a818:	4f39      	ldr	r7, [pc, #228]	; (a900 <LORAWAN_Init+0x108>)
    a81a:	003b      	movs	r3, r7
    a81c:	33ef      	adds	r3, #239	; 0xef
    a81e:	781b      	ldrb	r3, [r3, #0]
    a820:	2b00      	cmp	r3, #0
    a822:	d166      	bne.n	a8f2 <LORAWAN_Init+0xfa>
    a824:	4837      	ldr	r0, [pc, #220]	; (a904 <LORAWAN_Init+0x10c>)
    a826:	4c38      	ldr	r4, [pc, #224]	; (a908 <LORAWAN_Init+0x110>)
    a828:	47a0      	blx	r4
    a82a:	2808      	cmp	r0, #8
    a82c:	d034      	beq.n	a898 <LORAWAN_Init+0xa0>
    a82e:	4b37      	ldr	r3, [pc, #220]	; (a90c <LORAWAN_Init+0x114>)
    a830:	4798      	blx	r3
    a832:	37ef      	adds	r7, #239	; 0xef
    a834:	783b      	ldrb	r3, [r7, #0]
    a836:	2b00      	cmp	r3, #0
    a838:	d018      	beq.n	a86c <LORAWAN_Init+0x74>
    a83a:	4b35      	ldr	r3, [pc, #212]	; (a910 <LORAWAN_Init+0x118>)
    a83c:	0a2a      	lsrs	r2, r5, #8
    a83e:	705a      	strb	r2, [r3, #1]
    a840:	0c2a      	lsrs	r2, r5, #16
    a842:	709a      	strb	r2, [r3, #2]
    a844:	0a32      	lsrs	r2, r6, #8
    a846:	701d      	strb	r5, [r3, #0]
    a848:	711e      	strb	r6, [r3, #4]
    a84a:	715a      	strb	r2, [r3, #5]
    a84c:	0e2d      	lsrs	r5, r5, #24
    a84e:	0c32      	lsrs	r2, r6, #16
    a850:	0e36      	lsrs	r6, r6, #24
    a852:	719a      	strb	r2, [r3, #6]
    a854:	70dd      	strb	r5, [r3, #3]
    a856:	71de      	strb	r6, [r3, #7]
    a858:	4b2e      	ldr	r3, [pc, #184]	; (a914 <LORAWAN_Init+0x11c>)
    a85a:	4798      	blx	r3
    a85c:	492e      	ldr	r1, [pc, #184]	; (a918 <LORAWAN_Init+0x120>)
    a85e:	4b2f      	ldr	r3, [pc, #188]	; (a91c <LORAWAN_Init+0x124>)
    a860:	201a      	movs	r0, #26
    a862:	4798      	blx	r3
    a864:	4b2e      	ldr	r3, [pc, #184]	; (a920 <LORAWAN_Init+0x128>)
    a866:	4798      	blx	r3
    a868:	4b2e      	ldr	r3, [pc, #184]	; (a924 <LORAWAN_Init+0x12c>)
    a86a:	4798      	blx	r3
    a86c:	2317      	movs	r3, #23
    a86e:	ac02      	add	r4, sp, #8
    a870:	7123      	strb	r3, [r4, #4]
    a872:	4b2d      	ldr	r3, [pc, #180]	; (a928 <LORAWAN_Init+0x130>)
    a874:	9a03      	ldr	r2, [sp, #12]
    a876:	9300      	str	r3, [sp, #0]
    a878:	4d2c      	ldr	r5, [pc, #176]	; (a92c <LORAWAN_Init+0x134>)
    a87a:	492d      	ldr	r1, [pc, #180]	; (a930 <LORAWAN_Init+0x138>)
    a87c:	4b2d      	ldr	r3, [pc, #180]	; (a934 <LORAWAN_Init+0x13c>)
    a87e:	2000      	movs	r0, #0
    a880:	47a8      	blx	r5
    a882:	230f      	movs	r3, #15
    a884:	7123      	strb	r3, [r4, #4]
    a886:	4b2c      	ldr	r3, [pc, #176]	; (a938 <LORAWAN_Init+0x140>)
    a888:	492c      	ldr	r1, [pc, #176]	; (a93c <LORAWAN_Init+0x144>)
    a88a:	9300      	str	r3, [sp, #0]
    a88c:	6862      	ldr	r2, [r4, #4]
    a88e:	4b2c      	ldr	r3, [pc, #176]	; (a940 <LORAWAN_Init+0x148>)
    a890:	2001      	movs	r0, #1
    a892:	47a8      	blx	r5
    a894:	b007      	add	sp, #28
    a896:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a898:	482a      	ldr	r0, [pc, #168]	; (a944 <LORAWAN_Init+0x14c>)
    a89a:	47a0      	blx	r4
    a89c:	2808      	cmp	r0, #8
    a89e:	d1c6      	bne.n	a82e <LORAWAN_Init+0x36>
    a8a0:	4829      	ldr	r0, [pc, #164]	; (a948 <LORAWAN_Init+0x150>)
    a8a2:	47a0      	blx	r4
    a8a4:	2808      	cmp	r0, #8
    a8a6:	d1c2      	bne.n	a82e <LORAWAN_Init+0x36>
    a8a8:	4828      	ldr	r0, [pc, #160]	; (a94c <LORAWAN_Init+0x154>)
    a8aa:	47a0      	blx	r4
    a8ac:	2808      	cmp	r0, #8
    a8ae:	d1be      	bne.n	a82e <LORAWAN_Init+0x36>
    a8b0:	4827      	ldr	r0, [pc, #156]	; (a950 <LORAWAN_Init+0x158>)
    a8b2:	47a0      	blx	r4
    a8b4:	2808      	cmp	r0, #8
    a8b6:	d1ba      	bne.n	a82e <LORAWAN_Init+0x36>
    a8b8:	4826      	ldr	r0, [pc, #152]	; (a954 <LORAWAN_Init+0x15c>)
    a8ba:	47a0      	blx	r4
    a8bc:	2808      	cmp	r0, #8
    a8be:	d1b6      	bne.n	a82e <LORAWAN_Init+0x36>
    a8c0:	4825      	ldr	r0, [pc, #148]	; (a958 <LORAWAN_Init+0x160>)
    a8c2:	47a0      	blx	r4
    a8c4:	2808      	cmp	r0, #8
    a8c6:	d1b2      	bne.n	a82e <LORAWAN_Init+0x36>
    a8c8:	4824      	ldr	r0, [pc, #144]	; (a95c <LORAWAN_Init+0x164>)
    a8ca:	47a0      	blx	r4
    a8cc:	2808      	cmp	r0, #8
    a8ce:	d1ae      	bne.n	a82e <LORAWAN_Init+0x36>
    a8d0:	4823      	ldr	r0, [pc, #140]	; (a960 <LORAWAN_Init+0x168>)
    a8d2:	47a0      	blx	r4
    a8d4:	2808      	cmp	r0, #8
    a8d6:	d1aa      	bne.n	a82e <LORAWAN_Init+0x36>
    a8d8:	4822      	ldr	r0, [pc, #136]	; (a964 <LORAWAN_Init+0x16c>)
    a8da:	47a0      	blx	r4
    a8dc:	2808      	cmp	r0, #8
    a8de:	d1a6      	bne.n	a82e <LORAWAN_Init+0x36>
    a8e0:	4821      	ldr	r0, [pc, #132]	; (a968 <LORAWAN_Init+0x170>)
    a8e2:	47a0      	blx	r4
    a8e4:	2808      	cmp	r0, #8
    a8e6:	d1a2      	bne.n	a82e <LORAWAN_Init+0x36>
    a8e8:	003b      	movs	r3, r7
    a8ea:	2201      	movs	r2, #1
    a8ec:	33ef      	adds	r3, #239	; 0xef
    a8ee:	701a      	strb	r2, [r3, #0]
    a8f0:	e79f      	b.n	a832 <LORAWAN_Init+0x3a>
    a8f2:	4b1e      	ldr	r3, [pc, #120]	; (a96c <LORAWAN_Init+0x174>)
    a8f4:	4798      	blx	r3
    a8f6:	e79c      	b.n	a832 <LORAWAN_Init+0x3a>
    a8f8:	41003fe8 	.word	0x41003fe8
    a8fc:	41003fe4 	.word	0x41003fe4
    a900:	200019c4 	.word	0x200019c4
    a904:	20001aa6 	.word	0x20001aa6
    a908:	00008099 	.word	0x00008099
    a90c:	00007fdd 	.word	0x00007fdd
    a910:	20001cbc 	.word	0x20001cbc
    a914:	0000eb99 	.word	0x0000eb99
    a918:	0000c49d 	.word	0x0000c49d
    a91c:	0000e97d 	.word	0x0000e97d
    a920:	00008865 	.word	0x00008865
    a924:	00013739 	.word	0x00013739
    a928:	0000e54d 	.word	0x0000e54d
    a92c:	000072bd 	.word	0x000072bd
    a930:	200019ab 	.word	0x200019ab
    a934:	0001ae94 	.word	0x0001ae94
    a938:	0000e551 	.word	0x0000e551
    a93c:	2000189c 	.word	0x2000189c
    a940:	0001af4c 	.word	0x0001af4c
    a944:	20001aa7 	.word	0x20001aa7
    a948:	20001aa8 	.word	0x20001aa8
    a94c:	20001aa9 	.word	0x20001aa9
    a950:	20001aab 	.word	0x20001aab
    a954:	20001aac 	.word	0x20001aac
    a958:	20001aaa 	.word	0x20001aaa
    a95c:	20001aad 	.word	0x20001aad
    a960:	20001ab6 	.word	0x20001ab6
    a964:	20001ab7 	.word	0x20001ab7
    a968:	20001ae0 	.word	0x20001ae0
    a96c:	0000a2e1 	.word	0x0000a2e1

0000a970 <LORAWAN_Send>:
    a970:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a972:	4c37      	ldr	r4, [pc, #220]	; (aa50 <LORAWAN_Send+0xe0>)
    a974:	0006      	movs	r6, r0
    a976:	0023      	movs	r3, r4
    a978:	337c      	adds	r3, #124	; 0x7c
    a97a:	781b      	ldrb	r3, [r3, #0]
    a97c:	250f      	movs	r5, #15
    a97e:	b25a      	sxtb	r2, r3
    a980:	2a00      	cmp	r2, #0
    a982:	db0b      	blt.n	a99c <LORAWAN_Send+0x2c>
    a984:	3d03      	subs	r5, #3
    a986:	065a      	lsls	r2, r3, #25
    a988:	d408      	bmi.n	a99c <LORAWAN_Send+0x2c>
    a98a:	3d03      	subs	r5, #3
    a98c:	07db      	lsls	r3, r3, #31
    a98e:	d505      	bpl.n	a99c <LORAWAN_Send+0x2c>
    a990:	23ea      	movs	r3, #234	; 0xea
    a992:	005b      	lsls	r3, r3, #1
    a994:	5ce7      	ldrb	r7, [r4, r3]
    a996:	2f00      	cmp	r7, #0
    a998:	d102      	bne.n	a9a0 <LORAWAN_Send+0x30>
    a99a:	2511      	movs	r5, #17
    a99c:	0028      	movs	r0, r5
    a99e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    a9a0:	2800      	cmp	r0, #0
    a9a2:	d10e      	bne.n	a9c2 <LORAWAN_Send+0x52>
    a9a4:	2700      	movs	r7, #0
    a9a6:	1d23      	adds	r3, r4, #4
    a9a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    a9aa:	3301      	adds	r3, #1
    a9ac:	d123      	bne.n	a9f6 <LORAWAN_Send+0x86>
    a9ae:	2001      	movs	r0, #1
    a9b0:	347c      	adds	r4, #124	; 0x7c
    a9b2:	78a3      	ldrb	r3, [r4, #2]
    a9b4:	210b      	movs	r1, #11
    a9b6:	4303      	orrs	r3, r0
    a9b8:	70a3      	strb	r3, [r4, #2]
    a9ba:	4b26      	ldr	r3, [pc, #152]	; (aa54 <LORAWAN_Send+0xe4>)
    a9bc:	4798      	blx	r3
    a9be:	250d      	movs	r5, #13
    a9c0:	e7ec      	b.n	a99c <LORAWAN_Send+0x2c>
    a9c2:	7843      	ldrb	r3, [r0, #1]
    a9c4:	7a02      	ldrb	r2, [r0, #8]
    a9c6:	3b01      	subs	r3, #1
    a9c8:	b2db      	uxtb	r3, r3
    a9ca:	9201      	str	r2, [sp, #4]
    a9cc:	2bdf      	cmp	r3, #223	; 0xdf
    a9ce:	d902      	bls.n	a9d6 <LORAWAN_Send+0x66>
    a9d0:	250a      	movs	r5, #10
    a9d2:	2a00      	cmp	r2, #0
    a9d4:	d1e2      	bne.n	a99c <LORAWAN_Send+0x2c>
    a9d6:	4b20      	ldr	r3, [pc, #128]	; (aa58 <LORAWAN_Send+0xe8>)
    a9d8:	4798      	blx	r3
    a9da:	4684      	mov	ip, r0
    a9dc:	9b01      	ldr	r3, [sp, #4]
    a9de:	9000      	str	r0, [sp, #0]
    a9e0:	4463      	add	r3, ip
    a9e2:	001d      	movs	r5, r3
    a9e4:	4b1d      	ldr	r3, [pc, #116]	; (aa5c <LORAWAN_Send+0xec>)
    a9e6:	4798      	blx	r3
    a9e8:	4285      	cmp	r5, r0
    a9ea:	dddb      	ble.n	a9a4 <LORAWAN_Send+0x34>
    a9ec:	9b00      	ldr	r3, [sp, #0]
    a9ee:	250e      	movs	r5, #14
    a9f0:	2b00      	cmp	r3, #0
    a9f2:	d0d3      	beq.n	a99c <LORAWAN_Send+0x2c>
    a9f4:	e7d7      	b.n	a9a6 <LORAWAN_Send+0x36>
    a9f6:	0023      	movs	r3, r4
    a9f8:	33f4      	adds	r3, #244	; 0xf4
    a9fa:	781b      	ldrb	r3, [r3, #0]
    a9fc:	2b04      	cmp	r3, #4
    a9fe:	d01d      	beq.n	aa3c <LORAWAN_Send+0xcc>
    aa00:	0023      	movs	r3, r4
    aa02:	33f4      	adds	r3, #244	; 0xf4
    aa04:	781b      	ldrb	r3, [r3, #0]
    aa06:	2b01      	cmp	r3, #1
    aa08:	d105      	bne.n	aa16 <LORAWAN_Send+0xa6>
    aa0a:	0023      	movs	r3, r4
    aa0c:	337c      	adds	r3, #124	; 0x7c
    aa0e:	781a      	ldrb	r2, [r3, #0]
    aa10:	230e      	movs	r3, #14
    aa12:	421a      	tst	r2, r3
    aa14:	d1c1      	bne.n	a99a <LORAWAN_Send+0x2a>
    aa16:	0023      	movs	r3, r4
    aa18:	33fc      	adds	r3, #252	; 0xfc
    aa1a:	2f00      	cmp	r7, #0
    aa1c:	d113      	bne.n	aa46 <LORAWAN_Send+0xd6>
    aa1e:	2508      	movs	r5, #8
    aa20:	601e      	str	r6, [r3, #0]
    aa22:	23ea      	movs	r3, #234	; 0xea
    aa24:	2200      	movs	r2, #0
    aa26:	005b      	lsls	r3, r3, #1
    aa28:	54e2      	strb	r2, [r4, r3]
    aa2a:	2001      	movs	r0, #1
    aa2c:	4b0c      	ldr	r3, [pc, #48]	; (aa60 <LORAWAN_Send+0xf0>)
    aa2e:	4798      	blx	r3
    aa30:	2320      	movs	r3, #32
    aa32:	348c      	adds	r4, #140	; 0x8c
    aa34:	7822      	ldrb	r2, [r4, #0]
    aa36:	4313      	orrs	r3, r2
    aa38:	7023      	strb	r3, [r4, #0]
    aa3a:	e7af      	b.n	a99c <LORAWAN_Send+0x2c>
    aa3c:	4b09      	ldr	r3, [pc, #36]	; (aa64 <LORAWAN_Send+0xf4>)
    aa3e:	4798      	blx	r3
    aa40:	2808      	cmp	r0, #8
    aa42:	d1aa      	bne.n	a99a <LORAWAN_Send+0x2a>
    aa44:	e7dc      	b.n	aa00 <LORAWAN_Send+0x90>
    aa46:	2200      	movs	r2, #0
    aa48:	2511      	movs	r5, #17
    aa4a:	601a      	str	r2, [r3, #0]
    aa4c:	e7e9      	b.n	aa22 <LORAWAN_Send+0xb2>
    aa4e:	46c0      	nop			; (mov r8, r8)
    aa50:	200019c4 	.word	0x200019c4
    aa54:	000070a5 	.word	0x000070a5
    aa58:	0000a2a1 	.word	0x0000a2a1
    aa5c:	0000a349 	.word	0x0000a349
    aa60:	0000e809 	.word	0x0000e809
    aa64:	0000e079 	.word	0x0000e079

0000aa68 <AutomaticReplyCallback>:
    aa68:	b510      	push	{r4, lr}
    aa6a:	4c0d      	ldr	r4, [pc, #52]	; (aaa0 <AutomaticReplyCallback+0x38>)
    aa6c:	0023      	movs	r3, r4
    aa6e:	33f4      	adds	r3, #244	; 0xf4
    aa70:	781b      	ldrb	r3, [r3, #0]
    aa72:	2b01      	cmp	r3, #1
    aa74:	d10e      	bne.n	aa94 <AutomaticReplyCallback+0x2c>
    aa76:	0022      	movs	r2, r4
    aa78:	210e      	movs	r1, #14
    aa7a:	327c      	adds	r2, #124	; 0x7c
    aa7c:	7813      	ldrb	r3, [r2, #0]
    aa7e:	438b      	bics	r3, r1
    aa80:	7013      	strb	r3, [r2, #0]
    aa82:	4b08      	ldr	r3, [pc, #32]	; (aaa4 <AutomaticReplyCallback+0x3c>)
    aa84:	2000      	movs	r0, #0
    aa86:	4798      	blx	r3
    aa88:	2208      	movs	r2, #8
    aa8a:	348c      	adds	r4, #140	; 0x8c
    aa8c:	7823      	ldrb	r3, [r4, #0]
    aa8e:	4393      	bics	r3, r2
    aa90:	7023      	strb	r3, [r4, #0]
    aa92:	bd10      	pop	{r4, pc}
    aa94:	2b04      	cmp	r3, #4
    aa96:	d1f4      	bne.n	aa82 <AutomaticReplyCallback+0x1a>
    aa98:	4b03      	ldr	r3, [pc, #12]	; (aaa8 <AutomaticReplyCallback+0x40>)
    aa9a:	4798      	blx	r3
    aa9c:	e7f1      	b.n	aa82 <AutomaticReplyCallback+0x1a>
    aa9e:	46c0      	nop			; (mov r8, r8)
    aaa0:	200019c4 	.word	0x200019c4
    aaa4:	0000a971 	.word	0x0000a971
    aaa8:	0000f2b1 	.word	0x0000f2b1

0000aaac <LorawanLinkCheckConfigure>:
    aaac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    aaae:	23fa      	movs	r3, #250	; 0xfa
    aab0:	4c21      	ldr	r4, [pc, #132]	; (ab38 <LorawanLinkCheckConfigure+0x8c>)
    aab2:	009b      	lsls	r3, r3, #2
    aab4:	0022      	movs	r2, r4
    aab6:	0025      	movs	r5, r4
    aab8:	4343      	muls	r3, r0
    aaba:	3288      	adds	r2, #136	; 0x88
    aabc:	0006      	movs	r6, r0
    aabe:	2102      	movs	r1, #2
    aac0:	2000      	movs	r0, #0
    aac2:	4f1e      	ldr	r7, [pc, #120]	; (ab3c <LorawanLinkCheckConfigure+0x90>)
    aac4:	6013      	str	r3, [r2, #0]
    aac6:	357c      	adds	r5, #124	; 0x7c
    aac8:	47b8      	blx	r7
    aaca:	2e00      	cmp	r6, #0
    aacc:	d127      	bne.n	ab1e <LorawanLinkCheckConfigure+0x72>
    aace:	0023      	movs	r3, r4
    aad0:	33e7      	adds	r3, #231	; 0xe7
    aad2:	7818      	ldrb	r0, [r3, #0]
    aad4:	4b1a      	ldr	r3, [pc, #104]	; (ab40 <LorawanLinkCheckConfigure+0x94>)
    aad6:	4798      	blx	r3
    aad8:	2202      	movs	r2, #2
    aada:	786b      	ldrb	r3, [r5, #1]
    aadc:	210b      	movs	r1, #11
    aade:	4393      	bics	r3, r2
    aae0:	706b      	strb	r3, [r5, #1]
    aae2:	2001      	movs	r0, #1
    aae4:	47b8      	blx	r7
    aae6:	0023      	movs	r3, r4
    aae8:	2701      	movs	r7, #1
    aaea:	33d8      	adds	r3, #216	; 0xd8
    aaec:	781b      	ldrb	r3, [r3, #0]
    aaee:	0030      	movs	r0, r6
    aaf0:	0032      	movs	r2, r6
    aaf2:	36ff      	adds	r6, #255	; 0xff
    aaf4:	429a      	cmp	r2, r3
    aaf6:	d304      	bcc.n	ab02 <LorawanLinkCheckConfigure+0x56>
    aaf8:	2800      	cmp	r0, #0
    aafa:	d001      	beq.n	ab00 <LorawanLinkCheckConfigure+0x54>
    aafc:	34d8      	adds	r4, #216	; 0xd8
    aafe:	7023      	strb	r3, [r4, #0]
    ab00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ab02:	2103      	movs	r1, #3
    ab04:	4351      	muls	r1, r2
    ab06:	1861      	adds	r1, r4, r1
    ab08:	3191      	adds	r1, #145	; 0x91
    ab0a:	780d      	ldrb	r5, [r1, #0]
    ab0c:	2d02      	cmp	r5, #2
    ab0e:	d103      	bne.n	ab18 <LorawanLinkCheckConfigure+0x6c>
    ab10:	0038      	movs	r0, r7
    ab12:	3b01      	subs	r3, #1
    ab14:	700e      	strb	r6, [r1, #0]
    ab16:	b2db      	uxtb	r3, r3
    ab18:	3201      	adds	r2, #1
    ab1a:	b2d2      	uxtb	r2, r2
    ab1c:	e7ea      	b.n	aaf4 <LorawanLinkCheckConfigure+0x48>
    ab1e:	2302      	movs	r3, #2
    ab20:	786a      	ldrb	r2, [r5, #1]
    ab22:	210b      	movs	r1, #11
    ab24:	4313      	orrs	r3, r2
    ab26:	706b      	strb	r3, [r5, #1]
    ab28:	2001      	movs	r0, #1
    ab2a:	47b8      	blx	r7
    ab2c:	782b      	ldrb	r3, [r5, #0]
    ab2e:	07db      	lsls	r3, r3, #31
    ab30:	d5e6      	bpl.n	ab00 <LorawanLinkCheckConfigure+0x54>
    ab32:	4b04      	ldr	r3, [pc, #16]	; (ab44 <LorawanLinkCheckConfigure+0x98>)
    ab34:	4798      	blx	r3
    ab36:	e7e3      	b.n	ab00 <LorawanLinkCheckConfigure+0x54>
    ab38:	200019c4 	.word	0x200019c4
    ab3c:	000070a5 	.word	0x000070a5
    ab40:	000083d9 	.word	0x000083d9
    ab44:	0000a765 	.word	0x0000a765

0000ab48 <UpdateCurrentDataRate>:
    ab48:	b510      	push	{r4, lr}
    ab4a:	4b04      	ldr	r3, [pc, #16]	; (ab5c <UpdateCurrentDataRate+0x14>)
    ab4c:	210c      	movs	r1, #12
    ab4e:	33df      	adds	r3, #223	; 0xdf
    ab50:	7018      	strb	r0, [r3, #0]
    ab52:	2001      	movs	r0, #1
    ab54:	4b02      	ldr	r3, [pc, #8]	; (ab60 <UpdateCurrentDataRate+0x18>)
    ab56:	4798      	blx	r3
    ab58:	bd10      	pop	{r4, pc}
    ab5a:	46c0      	nop			; (mov r8, r8)
    ab5c:	200019c4 	.word	0x200019c4
    ab60:	000070a5 	.word	0x000070a5

0000ab64 <UpdateDLSettings>:
    ab64:	b573      	push	{r0, r1, r4, r5, r6, lr}
    ab66:	466b      	mov	r3, sp
    ab68:	1dde      	adds	r6, r3, #7
    ab6a:	1d9c      	adds	r4, r3, #6
    ab6c:	71d8      	strb	r0, [r3, #7]
    ab6e:	7021      	strb	r1, [r4, #0]
    ab70:	2017      	movs	r0, #23
    ab72:	0031      	movs	r1, r6
    ab74:	4d0c      	ldr	r5, [pc, #48]	; (aba8 <UpdateDLSettings+0x44>)
    ab76:	47a8      	blx	r5
    ab78:	2808      	cmp	r0, #8
    ab7a:	d107      	bne.n	ab8c <UpdateDLSettings+0x28>
    ab7c:	4b0b      	ldr	r3, [pc, #44]	; (abac <UpdateDLSettings+0x48>)
    ab7e:	7832      	ldrb	r2, [r6, #0]
    ab80:	336e      	adds	r3, #110	; 0x6e
    ab82:	701a      	strb	r2, [r3, #0]
    ab84:	2100      	movs	r1, #0
    ab86:	3807      	subs	r0, #7
    ab88:	4b09      	ldr	r3, [pc, #36]	; (abb0 <UpdateDLSettings+0x4c>)
    ab8a:	4798      	blx	r3
    ab8c:	0021      	movs	r1, r4
    ab8e:	2018      	movs	r0, #24
    ab90:	47a8      	blx	r5
    ab92:	2808      	cmp	r0, #8
    ab94:	d107      	bne.n	aba6 <UpdateDLSettings+0x42>
    ab96:	2101      	movs	r1, #1
    ab98:	4b04      	ldr	r3, [pc, #16]	; (abac <UpdateDLSettings+0x48>)
    ab9a:	7822      	ldrb	r2, [r4, #0]
    ab9c:	33ee      	adds	r3, #238	; 0xee
    ab9e:	701a      	strb	r2, [r3, #0]
    aba0:	0008      	movs	r0, r1
    aba2:	4b03      	ldr	r3, [pc, #12]	; (abb0 <UpdateDLSettings+0x4c>)
    aba4:	4798      	blx	r3
    aba6:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    aba8:	0000698d 	.word	0x0000698d
    abac:	200019c4 	.word	0x200019c4
    abb0:	000070a5 	.word	0x000070a5

0000abb4 <UpdateTxPower>:
    abb4:	b510      	push	{r4, lr}
    abb6:	4b04      	ldr	r3, [pc, #16]	; (abc8 <UpdateTxPower+0x14>)
    abb8:	210a      	movs	r1, #10
    abba:	33e1      	adds	r3, #225	; 0xe1
    abbc:	7018      	strb	r0, [r3, #0]
    abbe:	2000      	movs	r0, #0
    abc0:	4b02      	ldr	r3, [pc, #8]	; (abcc <UpdateTxPower+0x18>)
    abc2:	4798      	blx	r3
    abc4:	bd10      	pop	{r4, pc}
    abc6:	46c0      	nop			; (mov r8, r8)
    abc8:	200019c4 	.word	0x200019c4
    abcc:	000070a5 	.word	0x000070a5

0000abd0 <UpdateRetransmissionAckTimeoutState>:
    abd0:	4b10      	ldr	r3, [pc, #64]	; (ac14 <UpdateRetransmissionAckTimeoutState+0x44>)
    abd2:	b513      	push	{r0, r1, r4, lr}
    abd4:	001a      	movs	r2, r3
    abd6:	32f4      	adds	r2, #244	; 0xf4
    abd8:	7812      	ldrb	r2, [r2, #0]
    abda:	2a01      	cmp	r2, #1
    abdc:	d108      	bne.n	abf0 <UpdateRetransmissionAckTimeoutState+0x20>
    abde:	0018      	movs	r0, r3
    abe0:	210e      	movs	r1, #14
    abe2:	307c      	adds	r0, #124	; 0x7c
    abe4:	7802      	ldrb	r2, [r0, #0]
    abe6:	438a      	bics	r2, r1
    abe8:	0011      	movs	r1, r2
    abea:	220c      	movs	r2, #12
    abec:	430a      	orrs	r2, r1
    abee:	7002      	strb	r2, [r0, #0]
    abf0:	001a      	movs	r2, r3
    abf2:	32d2      	adds	r2, #210	; 0xd2
    abf4:	8811      	ldrh	r1, [r2, #0]
    abf6:	22e0      	movs	r2, #224	; 0xe0
    abf8:	32ff      	adds	r2, #255	; 0xff
    abfa:	5c9a      	ldrb	r2, [r3, r2]
    abfc:	33e8      	adds	r3, #232	; 0xe8
    abfe:	1a8a      	subs	r2, r1, r2
    ac00:	21fa      	movs	r1, #250	; 0xfa
    ac02:	0089      	lsls	r1, r1, #2
    ac04:	4351      	muls	r1, r2
    ac06:	2200      	movs	r2, #0
    ac08:	7818      	ldrb	r0, [r3, #0]
    ac0a:	4c03      	ldr	r4, [pc, #12]	; (ac18 <UpdateRetransmissionAckTimeoutState+0x48>)
    ac0c:	9200      	str	r2, [sp, #0]
    ac0e:	4b03      	ldr	r3, [pc, #12]	; (ac1c <UpdateRetransmissionAckTimeoutState+0x4c>)
    ac10:	47a0      	blx	r4
    ac12:	bd13      	pop	{r0, r1, r4, pc}
    ac14:	200019c4 	.word	0x200019c4
    ac18:	000080cd 	.word	0x000080cd
    ac1c:	0000c5f1 	.word	0x0000c5f1

0000ac20 <UpdateReceiveWindow2Parameters>:
    ac20:	4b06      	ldr	r3, [pc, #24]	; (ac3c <UpdateReceiveWindow2Parameters+0x1c>)
    ac22:	b510      	push	{r4, lr}
    ac24:	001a      	movs	r2, r3
    ac26:	336a      	adds	r3, #106	; 0x6a
    ac28:	8018      	strh	r0, [r3, #0]
    ac2a:	326e      	adds	r2, #110	; 0x6e
    ac2c:	0c00      	lsrs	r0, r0, #16
    ac2e:	8058      	strh	r0, [r3, #2]
    ac30:	7011      	strb	r1, [r2, #0]
    ac32:	2001      	movs	r0, #1
    ac34:	2100      	movs	r1, #0
    ac36:	4b02      	ldr	r3, [pc, #8]	; (ac40 <UpdateReceiveWindow2Parameters+0x20>)
    ac38:	4798      	blx	r3
    ac3a:	bd10      	pop	{r4, pc}
    ac3c:	200019c4 	.word	0x200019c4
    ac40:	000070a5 	.word	0x000070a5

0000ac44 <ResetParametersForConfirmedTransmission>:
    ac44:	4b0a      	ldr	r3, [pc, #40]	; (ac70 <ResetParametersForConfirmedTransmission+0x2c>)
    ac46:	001a      	movs	r2, r3
    ac48:	32f4      	adds	r2, #244	; 0xf4
    ac4a:	7812      	ldrb	r2, [r2, #0]
    ac4c:	2a01      	cmp	r2, #1
    ac4e:	d105      	bne.n	ac5c <ResetParametersForConfirmedTransmission+0x18>
    ac50:	0019      	movs	r1, r3
    ac52:	200e      	movs	r0, #14
    ac54:	317c      	adds	r1, #124	; 0x7c
    ac56:	780a      	ldrb	r2, [r1, #0]
    ac58:	4382      	bics	r2, r0
    ac5a:	700a      	strb	r2, [r1, #0]
    ac5c:	001a      	movs	r2, r3
    ac5e:	2100      	movs	r1, #0
    ac60:	338c      	adds	r3, #140	; 0x8c
    ac62:	32dc      	adds	r2, #220	; 0xdc
    ac64:	7011      	strb	r1, [r2, #0]
    ac66:	781a      	ldrb	r2, [r3, #0]
    ac68:	3101      	adds	r1, #1
    ac6a:	438a      	bics	r2, r1
    ac6c:	701a      	strb	r2, [r3, #0]
    ac6e:	4770      	bx	lr
    ac70:	200019c4 	.word	0x200019c4

0000ac74 <ResetParametersForUnconfirmedTransmission>:
    ac74:	4b07      	ldr	r3, [pc, #28]	; (ac94 <ResetParametersForUnconfirmedTransmission+0x20>)
    ac76:	001a      	movs	r2, r3
    ac78:	32f4      	adds	r2, #244	; 0xf4
    ac7a:	7812      	ldrb	r2, [r2, #0]
    ac7c:	2a01      	cmp	r2, #1
    ac7e:	d105      	bne.n	ac8c <ResetParametersForUnconfirmedTransmission+0x18>
    ac80:	0019      	movs	r1, r3
    ac82:	200e      	movs	r0, #14
    ac84:	317c      	adds	r1, #124	; 0x7c
    ac86:	780a      	ldrb	r2, [r1, #0]
    ac88:	4382      	bics	r2, r0
    ac8a:	700a      	strb	r2, [r1, #0]
    ac8c:	2200      	movs	r2, #0
    ac8e:	33db      	adds	r3, #219	; 0xdb
    ac90:	701a      	strb	r2, [r3, #0]
    ac92:	4770      	bx	lr
    ac94:	200019c4 	.word	0x200019c4

0000ac98 <SetJoinFailState>:
    ac98:	b570      	push	{r4, r5, r6, lr}
    ac9a:	4c15      	ldr	r4, [pc, #84]	; (acf0 <SetJoinFailState+0x58>)
    ac9c:	2604      	movs	r6, #4
    ac9e:	0025      	movs	r5, r4
    aca0:	358c      	adds	r5, #140	; 0x8c
    aca2:	782a      	ldrb	r2, [r5, #0]
    aca4:	0021      	movs	r1, r4
    aca6:	43b2      	bics	r2, r6
    aca8:	702a      	strb	r2, [r5, #0]
    acaa:	22f0      	movs	r2, #240	; 0xf0
    acac:	317c      	adds	r1, #124	; 0x7c
    acae:	780b      	ldrb	r3, [r1, #0]
    acb0:	4013      	ands	r3, r2
    acb2:	700b      	strb	r3, [r1, #0]
    acb4:	0023      	movs	r3, r4
    acb6:	33ff      	adds	r3, #255	; 0xff
    acb8:	7c5b      	ldrb	r3, [r3, #17]
    acba:	069b      	lsls	r3, r3, #26
    acbc:	d503      	bpl.n	acc6 <SetJoinFailState+0x2e>
    acbe:	0023      	movs	r3, r4
    acc0:	2200      	movs	r2, #0
    acc2:	337b      	adds	r3, #123	; 0x7b
    acc4:	701a      	strb	r2, [r3, #0]
    acc6:	490b      	ldr	r1, [pc, #44]	; (acf4 <SetJoinFailState+0x5c>)
    acc8:	794a      	ldrb	r2, [r1, #5]
    acca:	790b      	ldrb	r3, [r1, #4]
    accc:	0212      	lsls	r2, r2, #8
    acce:	431a      	orrs	r2, r3
    acd0:	798b      	ldrb	r3, [r1, #6]
    acd2:	041b      	lsls	r3, r3, #16
    acd4:	431a      	orrs	r2, r3
    acd6:	79cb      	ldrb	r3, [r1, #7]
    acd8:	061b      	lsls	r3, r3, #24
    acda:	4313      	orrs	r3, r2
    acdc:	d000      	beq.n	ace0 <SetJoinFailState+0x48>
    acde:	4798      	blx	r3
    ace0:	2300      	movs	r3, #0
    ace2:	34f0      	adds	r4, #240	; 0xf0
    ace4:	7023      	strb	r3, [r4, #0]
    ace6:	210b      	movs	r1, #11
    ace8:	4b03      	ldr	r3, [pc, #12]	; (acf8 <SetJoinFailState+0x60>)
    acea:	2001      	movs	r0, #1
    acec:	4798      	blx	r3
    acee:	bd70      	pop	{r4, r5, r6, pc}
    acf0:	200019c4 	.word	0x200019c4
    acf4:	20001cbc 	.word	0x20001cbc
    acf8:	000070a5 	.word	0x000070a5

0000acfc <ExecuteRxParamSetupReq>:
    acfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    acfe:	b085      	sub	sp, #20
    ad00:	7805      	ldrb	r5, [r0, #0]
    ad02:	0004      	movs	r4, r0
    ad04:	1c41      	adds	r1, r0, #1
    ad06:	2204      	movs	r2, #4
    ad08:	4b36      	ldr	r3, [pc, #216]	; (ade4 <ExecuteRxParamSetupReq+0xe8>)
    ad0a:	a803      	add	r0, sp, #12
    ad0c:	4798      	blx	r3
    ad0e:	2264      	movs	r2, #100	; 0x64
    ad10:	9b03      	ldr	r3, [sp, #12]
    ad12:	a903      	add	r1, sp, #12
    ad14:	021b      	lsls	r3, r3, #8
    ad16:	0a1b      	lsrs	r3, r3, #8
    ad18:	4353      	muls	r3, r2
    ad1a:	9303      	str	r3, [sp, #12]
    ad1c:	1d23      	adds	r3, r4, #4
    ad1e:	9301      	str	r3, [sp, #4]
    ad20:	072b      	lsls	r3, r5, #28
    ad22:	0f1b      	lsrs	r3, r3, #28
    ad24:	b2da      	uxtb	r2, r3
    ad26:	9200      	str	r2, [sp, #0]
    ad28:	aa02      	add	r2, sp, #8
    ad2a:	1c96      	adds	r6, r2, #2
    ad2c:	066d      	lsls	r5, r5, #25
    ad2e:	7033      	strb	r3, [r6, #0]
    ad30:	1cd7      	adds	r7, r2, #3
    ad32:	0f6d      	lsrs	r5, r5, #29
    ad34:	2001      	movs	r0, #1
    ad36:	4b2c      	ldr	r3, [pc, #176]	; (ade8 <ExecuteRxParamSetupReq+0xec>)
    ad38:	703d      	strb	r5, [r7, #0]
    ad3a:	4798      	blx	r3
    ad3c:	4c2b      	ldr	r4, [pc, #172]	; (adec <ExecuteRxParamSetupReq+0xf0>)
    ad3e:	2808      	cmp	r0, #8
    ad40:	d109      	bne.n	ad56 <ExecuteRxParamSetupReq+0x5a>
    ad42:	0023      	movs	r3, r4
    ad44:	33d8      	adds	r3, #216	; 0xd8
    ad46:	781a      	ldrb	r2, [r3, #0]
    ad48:	2303      	movs	r3, #3
    ad4a:	4353      	muls	r3, r2
    ad4c:	18e3      	adds	r3, r4, r3
    ad4e:	3390      	adds	r3, #144	; 0x90
    ad50:	789a      	ldrb	r2, [r3, #2]
    ad52:	4310      	orrs	r0, r2
    ad54:	7098      	strb	r0, [r3, #2]
    ad56:	0031      	movs	r1, r6
    ad58:	200f      	movs	r0, #15
    ad5a:	4e23      	ldr	r6, [pc, #140]	; (ade8 <ExecuteRxParamSetupReq+0xec>)
    ad5c:	47b0      	blx	r6
    ad5e:	2808      	cmp	r0, #8
    ad60:	d10a      	bne.n	ad78 <ExecuteRxParamSetupReq+0x7c>
    ad62:	0023      	movs	r3, r4
    ad64:	33d8      	adds	r3, #216	; 0xd8
    ad66:	781a      	ldrb	r2, [r3, #0]
    ad68:	2303      	movs	r3, #3
    ad6a:	4353      	muls	r3, r2
    ad6c:	2210      	movs	r2, #16
    ad6e:	18e3      	adds	r3, r4, r3
    ad70:	3390      	adds	r3, #144	; 0x90
    ad72:	7899      	ldrb	r1, [r3, #2]
    ad74:	430a      	orrs	r2, r1
    ad76:	709a      	strb	r2, [r3, #2]
    ad78:	0039      	movs	r1, r7
    ad7a:	2018      	movs	r0, #24
    ad7c:	47b0      	blx	r6
    ad7e:	2808      	cmp	r0, #8
    ad80:	d10a      	bne.n	ad98 <ExecuteRxParamSetupReq+0x9c>
    ad82:	0023      	movs	r3, r4
    ad84:	33d8      	adds	r3, #216	; 0xd8
    ad86:	781a      	ldrb	r2, [r3, #0]
    ad88:	2303      	movs	r3, #3
    ad8a:	4353      	muls	r3, r2
    ad8c:	2220      	movs	r2, #32
    ad8e:	18e3      	adds	r3, r4, r3
    ad90:	3390      	adds	r3, #144	; 0x90
    ad92:	7899      	ldrb	r1, [r3, #2]
    ad94:	430a      	orrs	r2, r1
    ad96:	709a      	strb	r2, [r3, #2]
    ad98:	0023      	movs	r3, r4
    ad9a:	33d8      	adds	r3, #216	; 0xd8
    ad9c:	781a      	ldrb	r2, [r3, #0]
    ad9e:	2303      	movs	r3, #3
    ada0:	4353      	muls	r3, r2
    ada2:	18e3      	adds	r3, r4, r3
    ada4:	3390      	adds	r3, #144	; 0x90
    ada6:	789e      	ldrb	r6, [r3, #2]
    ada8:	06f3      	lsls	r3, r6, #27
    adaa:	d518      	bpl.n	adde <ExecuteRxParamSetupReq+0xe2>
    adac:	0733      	lsls	r3, r6, #28
    adae:	d516      	bpl.n	adde <ExecuteRxParamSetupReq+0xe2>
    adb0:	06b6      	lsls	r6, r6, #26
    adb2:	0ff6      	lsrs	r6, r6, #31
    adb4:	2e01      	cmp	r6, #1
    adb6:	d112      	bne.n	adde <ExecuteRxParamSetupReq+0xe2>
    adb8:	0023      	movs	r3, r4
    adba:	33ee      	adds	r3, #238	; 0xee
    adbc:	701d      	strb	r5, [r3, #0]
    adbe:	0031      	movs	r1, r6
    adc0:	0030      	movs	r0, r6
    adc2:	4d0b      	ldr	r5, [pc, #44]	; (adf0 <ExecuteRxParamSetupReq+0xf4>)
    adc4:	47a8      	blx	r5
    adc6:	9900      	ldr	r1, [sp, #0]
    adc8:	9803      	ldr	r0, [sp, #12]
    adca:	4b0a      	ldr	r3, [pc, #40]	; (adf4 <ExecuteRxParamSetupReq+0xf8>)
    adcc:	4798      	blx	r3
    adce:	2340      	movs	r3, #64	; 0x40
    add0:	347c      	adds	r4, #124	; 0x7c
    add2:	7862      	ldrb	r2, [r4, #1]
    add4:	210b      	movs	r1, #11
    add6:	4313      	orrs	r3, r2
    add8:	7063      	strb	r3, [r4, #1]
    adda:	0030      	movs	r0, r6
    addc:	47a8      	blx	r5
    adde:	9801      	ldr	r0, [sp, #4]
    ade0:	b005      	add	sp, #20
    ade2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ade4:	00013549 	.word	0x00013549
    ade8:	0000698d 	.word	0x0000698d
    adec:	200019c4 	.word	0x200019c4
    adf0:	000070a5 	.word	0x000070a5
    adf4:	0000ac21 	.word	0x0000ac21

0000adf8 <ExecuteDutyCycle>:
    adf8:	b570      	push	{r4, r5, r6, lr}
    adfa:	7803      	ldrb	r3, [r0, #0]
    adfc:	1c46      	adds	r6, r0, #1
    adfe:	2b0f      	cmp	r3, #15
    ae00:	d80f      	bhi.n	ae22 <ExecuteDutyCycle+0x2a>
    ae02:	4c09      	ldr	r4, [pc, #36]	; (ae28 <ExecuteDutyCycle+0x30>)
    ae04:	210b      	movs	r1, #11
    ae06:	0022      	movs	r2, r4
    ae08:	2000      	movs	r0, #0
    ae0a:	3290      	adds	r2, #144	; 0x90
    ae0c:	4d07      	ldr	r5, [pc, #28]	; (ae2c <ExecuteDutyCycle+0x34>)
    ae0e:	7013      	strb	r3, [r2, #0]
    ae10:	47a8      	blx	r5
    ae12:	2320      	movs	r3, #32
    ae14:	347c      	adds	r4, #124	; 0x7c
    ae16:	7862      	ldrb	r2, [r4, #1]
    ae18:	210b      	movs	r1, #11
    ae1a:	4313      	orrs	r3, r2
    ae1c:	7063      	strb	r3, [r4, #1]
    ae1e:	2001      	movs	r0, #1
    ae20:	47a8      	blx	r5
    ae22:	0030      	movs	r0, r6
    ae24:	bd70      	pop	{r4, r5, r6, pc}
    ae26:	46c0      	nop			; (mov r8, r8)
    ae28:	200019c4 	.word	0x200019c4
    ae2c:	000070a5 	.word	0x000070a5

0000ae30 <ExecuteDlChannel>:
    ae30:	b5f0      	push	{r4, r5, r6, r7, lr}
    ae32:	b089      	sub	sp, #36	; 0x24
    ae34:	7805      	ldrb	r5, [r0, #0]
    ae36:	ab02      	add	r3, sp, #8
    ae38:	1c41      	adds	r1, r0, #1
    ae3a:	0007      	movs	r7, r0
    ae3c:	719d      	strb	r5, [r3, #6]
    ae3e:	1d9e      	adds	r6, r3, #6
    ae40:	2204      	movs	r2, #4
    ae42:	4b23      	ldr	r3, [pc, #140]	; (aed0 <ExecuteDlChannel+0xa0>)
    ae44:	a805      	add	r0, sp, #20
    ae46:	4798      	blx	r3
    ae48:	9b05      	ldr	r3, [sp, #20]
    ae4a:	a904      	add	r1, sp, #16
    ae4c:	021c      	lsls	r4, r3, #8
    ae4e:	2364      	movs	r3, #100	; 0x64
    ae50:	0a24      	lsrs	r4, r4, #8
    ae52:	435c      	muls	r4, r3
    ae54:	1d3b      	adds	r3, r7, #4
    ae56:	9301      	str	r3, [sp, #4]
    ae58:	2301      	movs	r3, #1
    ae5a:	2015      	movs	r0, #21
    ae5c:	704b      	strb	r3, [r1, #1]
    ae5e:	4b1d      	ldr	r3, [pc, #116]	; (aed4 <ExecuteDlChannel+0xa4>)
    ae60:	9405      	str	r4, [sp, #20]
    ae62:	700d      	strb	r5, [r1, #0]
    ae64:	4798      	blx	r3
    ae66:	2808      	cmp	r0, #8
    ae68:	d12f      	bne.n	aeca <ExecuteDlChannel+0x9a>
    ae6a:	ab02      	add	r3, sp, #8
    ae6c:	1ddd      	adds	r5, r3, #7
    ae6e:	2300      	movs	r3, #0
    ae70:	702b      	strb	r3, [r5, #0]
    ae72:	7833      	ldrb	r3, [r6, #0]
    ae74:	af06      	add	r7, sp, #24
    ae76:	713b      	strb	r3, [r7, #4]
    ae78:	002a      	movs	r2, r5
    ae7a:	0031      	movs	r1, r6
    ae7c:	300e      	adds	r0, #14
    ae7e:	4b16      	ldr	r3, [pc, #88]	; (aed8 <ExecuteDlChannel+0xa8>)
    ae80:	9406      	str	r4, [sp, #24]
    ae82:	4798      	blx	r3
    ae84:	280a      	cmp	r0, #10
    ae86:	d00d      	beq.n	aea4 <ExecuteDlChannel+0x74>
    ae88:	782a      	ldrb	r2, [r5, #0]
    ae8a:	2a01      	cmp	r2, #1
    ae8c:	d10a      	bne.n	aea4 <ExecuteDlChannel+0x74>
    ae8e:	4b13      	ldr	r3, [pc, #76]	; (aedc <ExecuteDlChannel+0xac>)
    ae90:	0019      	movs	r1, r3
    ae92:	31d8      	adds	r1, #216	; 0xd8
    ae94:	7808      	ldrb	r0, [r1, #0]
    ae96:	2103      	movs	r1, #3
    ae98:	4341      	muls	r1, r0
    ae9a:	185b      	adds	r3, r3, r1
    ae9c:	3390      	adds	r3, #144	; 0x90
    ae9e:	78d9      	ldrb	r1, [r3, #3]
    aea0:	430a      	orrs	r2, r1
    aea2:	70da      	strb	r2, [r3, #3]
    aea4:	0039      	movs	r1, r7
    aea6:	2034      	movs	r0, #52	; 0x34
    aea8:	4b0d      	ldr	r3, [pc, #52]	; (aee0 <ExecuteDlChannel+0xb0>)
    aeaa:	4798      	blx	r3
    aeac:	2808      	cmp	r0, #8
    aeae:	d10c      	bne.n	aeca <ExecuteDlChannel+0x9a>
    aeb0:	4b0a      	ldr	r3, [pc, #40]	; (aedc <ExecuteDlChannel+0xac>)
    aeb2:	001a      	movs	r2, r3
    aeb4:	32d8      	adds	r2, #216	; 0xd8
    aeb6:	7811      	ldrb	r1, [r2, #0]
    aeb8:	2203      	movs	r2, #3
    aeba:	434a      	muls	r2, r1
    aebc:	189b      	adds	r3, r3, r2
    aebe:	2280      	movs	r2, #128	; 0x80
    aec0:	3390      	adds	r3, #144	; 0x90
    aec2:	7899      	ldrb	r1, [r3, #2]
    aec4:	4252      	negs	r2, r2
    aec6:	430a      	orrs	r2, r1
    aec8:	709a      	strb	r2, [r3, #2]
    aeca:	9801      	ldr	r0, [sp, #4]
    aecc:	b009      	add	sp, #36	; 0x24
    aece:	bdf0      	pop	{r4, r5, r6, r7, pc}
    aed0:	00013549 	.word	0x00013549
    aed4:	0000698d 	.word	0x0000698d
    aed8:	00006971 	.word	0x00006971
    aedc:	200019c4 	.word	0x200019c4
    aee0:	00006a7d 	.word	0x00006a7d

0000aee4 <ExecuteTxParamSetup>:
    aee4:	220f      	movs	r2, #15
    aee6:	b513      	push	{r0, r1, r4, lr}
    aee8:	7803      	ldrb	r3, [r0, #0]
    aeea:	4c0f      	ldr	r4, [pc, #60]	; (af28 <ExecuteTxParamSetup+0x44>)
    aeec:	401a      	ands	r2, r3
    aeee:	5ca2      	ldrb	r2, [r4, r2]
    aef0:	2401      	movs	r4, #1
    aef2:	a901      	add	r1, sp, #4
    aef4:	700a      	strb	r2, [r1, #0]
    aef6:	111a      	asrs	r2, r3, #4
    aef8:	115b      	asrs	r3, r3, #5
    aefa:	4023      	ands	r3, r4
    aefc:	40a3      	lsls	r3, r4
    aefe:	4022      	ands	r2, r4
    af00:	4313      	orrs	r3, r2
    af02:	704b      	strb	r3, [r1, #1]
    af04:	1904      	adds	r4, r0, r4
    af06:	4b09      	ldr	r3, [pc, #36]	; (af2c <ExecuteTxParamSetup+0x48>)
    af08:	2035      	movs	r0, #53	; 0x35
    af0a:	4798      	blx	r3
    af0c:	2808      	cmp	r0, #8
    af0e:	d009      	beq.n	af24 <ExecuteTxParamSetup+0x40>
    af10:	4b07      	ldr	r3, [pc, #28]	; (af30 <ExecuteTxParamSetup+0x4c>)
    af12:	001a      	movs	r2, r3
    af14:	32d8      	adds	r2, #216	; 0xd8
    af16:	7811      	ldrb	r1, [r2, #0]
    af18:	2203      	movs	r2, #3
    af1a:	434a      	muls	r2, r1
    af1c:	189b      	adds	r3, r3, r2
    af1e:	22ff      	movs	r2, #255	; 0xff
    af20:	3391      	adds	r3, #145	; 0x91
    af22:	701a      	strb	r2, [r3, #0]
    af24:	0020      	movs	r0, r4
    af26:	bd16      	pop	{r1, r2, r4, pc}
    af28:	0001ae81 	.word	0x0001ae81
    af2c:	00006a7d 	.word	0x00006a7d
    af30:	200019c4 	.word	0x200019c4

0000af34 <ExecuteLinkAdr>:
    af34:	220f      	movs	r2, #15
    af36:	b5f0      	push	{r4, r5, r6, r7, lr}
    af38:	0005      	movs	r5, r0
    af3a:	7803      	ldrb	r3, [r0, #0]
    af3c:	b089      	sub	sp, #36	; 0x24
    af3e:	401a      	ands	r2, r3
    af40:	a905      	add	r1, sp, #20
    af42:	700a      	strb	r2, [r1, #0]
    af44:	24d8      	movs	r4, #216	; 0xd8
    af46:	aa04      	add	r2, sp, #16
    af48:	1d96      	adds	r6, r2, #6
    af4a:	091b      	lsrs	r3, r3, #4
    af4c:	7153      	strb	r3, [r2, #5]
    af4e:	1c41      	adds	r1, r0, #1
    af50:	2202      	movs	r2, #2
    af52:	0030      	movs	r0, r6
    af54:	4b38      	ldr	r3, [pc, #224]	; (b038 <ExecuteLinkAdr+0x104>)
    af56:	4798      	blx	r3
    af58:	2201      	movs	r2, #1
    af5a:	1d2b      	adds	r3, r5, #4
    af5c:	9303      	str	r3, [sp, #12]
    af5e:	78eb      	ldrb	r3, [r5, #3]
    af60:	4f36      	ldr	r7, [pc, #216]	; (b03c <ExecuteLinkAdr+0x108>)
    af62:	065b      	lsls	r3, r3, #25
    af64:	0f5b      	lsrs	r3, r3, #29
    af66:	34ff      	adds	r4, #255	; 0xff
    af68:	9300      	str	r3, [sp, #0]
    af6a:	5d3b      	ldrb	r3, [r7, r4]
    af6c:	a906      	add	r1, sp, #24
    af6e:	4393      	bics	r3, r2
    af70:	1892      	adds	r2, r2, r2
    af72:	4393      	bics	r3, r2
    af74:	3202      	adds	r2, #2
    af76:	4393      	bics	r3, r2
    af78:	553b      	strb	r3, [r7, r4]
    af7a:	466b      	mov	r3, sp
    af7c:	781b      	ldrb	r3, [r3, #0]
    af7e:	8836      	ldrh	r6, [r6, #0]
    af80:	700b      	strb	r3, [r1, #0]
    af82:	2038      	movs	r0, #56	; 0x38
    af84:	4b2e      	ldr	r3, [pc, #184]	; (b040 <ExecuteLinkAdr+0x10c>)
    af86:	804e      	strh	r6, [r1, #2]
    af88:	4798      	blx	r3
    af8a:	2808      	cmp	r0, #8
    af8c:	d116      	bne.n	afbc <ExecuteLinkAdr+0x88>
    af8e:	466b      	mov	r3, sp
    af90:	781b      	ldrb	r3, [r3, #0]
    af92:	a907      	add	r1, sp, #28
    af94:	708b      	strb	r3, [r1, #2]
    af96:	3014      	adds	r0, #20
    af98:	4b2a      	ldr	r3, [pc, #168]	; (b044 <ExecuteLinkAdr+0x110>)
    af9a:	800e      	strh	r6, [r1, #0]
    af9c:	4798      	blx	r3
    af9e:	2201      	movs	r2, #1
    afa0:	5d3b      	ldrb	r3, [r7, r4]
    afa2:	2010      	movs	r0, #16
    afa4:	4313      	orrs	r3, r2
    afa6:	553b      	strb	r3, [r7, r4]
    afa8:	ab04      	add	r3, sp, #16
    afaa:	1d59      	adds	r1, r3, #5
    afac:	4b24      	ldr	r3, [pc, #144]	; (b040 <ExecuteLinkAdr+0x10c>)
    afae:	4798      	blx	r3
    afb0:	2808      	cmp	r0, #8
    afb2:	d103      	bne.n	afbc <ExecuteLinkAdr+0x88>
    afb4:	2202      	movs	r2, #2
    afb6:	5d3b      	ldrb	r3, [r7, r4]
    afb8:	4313      	orrs	r3, r2
    afba:	553b      	strb	r3, [r7, r4]
    afbc:	af05      	add	r7, sp, #20
    afbe:	4b20      	ldr	r3, [pc, #128]	; (b040 <ExecuteLinkAdr+0x10c>)
    afc0:	0039      	movs	r1, r7
    afc2:	201d      	movs	r0, #29
    afc4:	4798      	blx	r3
    afc6:	4b1d      	ldr	r3, [pc, #116]	; (b03c <ExecuteLinkAdr+0x108>)
    afc8:	2808      	cmp	r0, #8
    afca:	d103      	bne.n	afd4 <ExecuteLinkAdr+0xa0>
    afcc:	2204      	movs	r2, #4
    afce:	5d19      	ldrb	r1, [r3, r4]
    afd0:	430a      	orrs	r2, r1
    afd2:	551a      	strb	r2, [r3, r4]
    afd4:	2207      	movs	r2, #7
    afd6:	5d19      	ldrb	r1, [r3, r4]
    afd8:	4011      	ands	r1, r2
    afda:	4291      	cmp	r1, r2
    afdc:	d122      	bne.n	b024 <ExecuteLinkAdr+0xf0>
    afde:	22dc      	movs	r2, #220	; 0xdc
    afe0:	32ff      	adds	r2, #255	; 0xff
    afe2:	549e      	strb	r6, [r3, r2]
    afe4:	001a      	movs	r2, r3
    afe6:	32dc      	adds	r2, #220	; 0xdc
    afe8:	32ff      	adds	r2, #255	; 0xff
    afea:	0a36      	lsrs	r6, r6, #8
    afec:	7056      	strb	r6, [r2, #1]
    afee:	aa04      	add	r2, sp, #16
    aff0:	7950      	ldrb	r0, [r2, #5]
    aff2:	22ec      	movs	r2, #236	; 0xec
    aff4:	0052      	lsls	r2, r2, #1
    aff6:	5498      	strb	r0, [r3, r2]
    aff8:	20de      	movs	r0, #222	; 0xde
    affa:	2470      	movs	r4, #112	; 0x70
    affc:	78ea      	ldrb	r2, [r5, #3]
    affe:	30ff      	adds	r0, #255	; 0xff
    b000:	0912      	lsrs	r2, r2, #4
    b002:	400a      	ands	r2, r1
    b004:	5c19      	ldrb	r1, [r3, r0]
    b006:	0112      	lsls	r2, r2, #4
    b008:	43a1      	bics	r1, r4
    b00a:	430a      	orrs	r2, r1
    b00c:	541a      	strb	r2, [r3, r0]
    b00e:	78e9      	ldrb	r1, [r5, #3]
    b010:	3c61      	subs	r4, #97	; 0x61
    b012:	b2d2      	uxtb	r2, r2
    b014:	4021      	ands	r1, r4
    b016:	43a2      	bics	r2, r4
    b018:	430a      	orrs	r2, r1
    b01a:	541a      	strb	r2, [r3, r0]
    b01c:	22da      	movs	r2, #218	; 0xda
    b01e:	7839      	ldrb	r1, [r7, #0]
    b020:	32ff      	adds	r2, #255	; 0xff
    b022:	5499      	strb	r1, [r3, r2]
    b024:	22ed      	movs	r2, #237	; 0xed
    b026:	4905      	ldr	r1, [pc, #20]	; (b03c <ExecuteLinkAdr+0x108>)
    b028:	0052      	lsls	r2, r2, #1
    b02a:	5c8b      	ldrb	r3, [r1, r2]
    b02c:	9803      	ldr	r0, [sp, #12]
    b02e:	3301      	adds	r3, #1
    b030:	548b      	strb	r3, [r1, r2]
    b032:	b009      	add	sp, #36	; 0x24
    b034:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b036:	46c0      	nop			; (mov r8, r8)
    b038:	00013549 	.word	0x00013549
    b03c:	200019c4 	.word	0x200019c4
    b040:	0000698d 	.word	0x0000698d
    b044:	00006a7d 	.word	0x00006a7d

0000b048 <PrepareJoinRequestFrame>:
    b048:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    b04a:	2210      	movs	r2, #16
    b04c:	4d23      	ldr	r5, [pc, #140]	; (b0dc <PrepareJoinRequestFrame+0x94>)
    b04e:	4b24      	ldr	r3, [pc, #144]	; (b0e0 <PrepareJoinRequestFrame+0x98>)
    b050:	32ff      	adds	r2, #255	; 0xff
    b052:	2100      	movs	r1, #0
    b054:	0028      	movs	r0, r5
    b056:	4798      	blx	r3
    b058:	2300      	movs	r3, #0
    b05a:	702b      	strb	r3, [r5, #0]
    b05c:	23e2      	movs	r3, #226	; 0xe2
    b05e:	4c21      	ldr	r4, [pc, #132]	; (b0e4 <PrepareJoinRequestFrame+0x9c>)
    b060:	33ff      	adds	r3, #255	; 0xff
    b062:	5ce3      	ldrb	r3, [r4, r3]
    b064:	2b00      	cmp	r3, #0
    b066:	d006      	beq.n	b076 <PrepareJoinRequestFrame+0x2e>
    b068:	491f      	ldr	r1, [pc, #124]	; (b0e8 <PrepareJoinRequestFrame+0xa0>)
    b06a:	2006      	movs	r0, #6
    b06c:	4e1f      	ldr	r6, [pc, #124]	; (b0ec <PrepareJoinRequestFrame+0xa4>)
    b06e:	47b0      	blx	r6
    b070:	491f      	ldr	r1, [pc, #124]	; (b0f0 <PrepareJoinRequestFrame+0xa8>)
    b072:	2007      	movs	r0, #7
    b074:	47b0      	blx	r6
    b076:	2300      	movs	r3, #0
    b078:	205c      	movs	r0, #92	; 0x5c
    b07a:	1ac1      	subs	r1, r0, r3
    b07c:	5c61      	ldrb	r1, [r4, r1]
    b07e:	18ea      	adds	r2, r5, r3
    b080:	3301      	adds	r3, #1
    b082:	7051      	strb	r1, [r2, #1]
    b084:	2b08      	cmp	r3, #8
    b086:	d1f8      	bne.n	b07a <PrepareJoinRequestFrame+0x32>
    b088:	2300      	movs	r3, #0
    b08a:	2064      	movs	r0, #100	; 0x64
    b08c:	1ac1      	subs	r1, r0, r3
    b08e:	5c61      	ldrb	r1, [r4, r1]
    b090:	18ea      	adds	r2, r5, r3
    b092:	3301      	adds	r3, #1
    b094:	7251      	strb	r1, [r2, #9]
    b096:	2b08      	cmp	r3, #8
    b098:	d1f8      	bne.n	b08c <PrepareJoinRequestFrame+0x44>
    b09a:	4b16      	ldr	r3, [pc, #88]	; (b0f4 <PrepareJoinRequestFrame+0xac>)
    b09c:	4798      	blx	r3
    b09e:	4b16      	ldr	r3, [pc, #88]	; (b0f8 <PrepareJoinRequestFrame+0xb0>)
    b0a0:	4916      	ldr	r1, [pc, #88]	; (b0fc <PrepareJoinRequestFrame+0xb4>)
    b0a2:	4798      	blx	r3
    b0a4:	34c4      	adds	r4, #196	; 0xc4
    b0a6:	8021      	strh	r1, [r4, #0]
    b0a8:	2202      	movs	r2, #2
    b0aa:	0021      	movs	r1, r4
    b0ac:	4814      	ldr	r0, [pc, #80]	; (b100 <PrepareJoinRequestFrame+0xb8>)
    b0ae:	4c15      	ldr	r4, [pc, #84]	; (b104 <PrepareJoinRequestFrame+0xbc>)
    b0b0:	47a0      	blx	r4
    b0b2:	2313      	movs	r3, #19
    b0b4:	4e14      	ldr	r6, [pc, #80]	; (b108 <PrepareJoinRequestFrame+0xc0>)
    b0b6:	9300      	str	r3, [sp, #0]
    b0b8:	0032      	movs	r2, r6
    b0ba:	002b      	movs	r3, r5
    b0bc:	2100      	movs	r1, #0
    b0be:	4d13      	ldr	r5, [pc, #76]	; (b10c <PrepareJoinRequestFrame+0xc4>)
    b0c0:	4813      	ldr	r0, [pc, #76]	; (b110 <PrepareJoinRequestFrame+0xc8>)
    b0c2:	47a8      	blx	r5
    b0c4:	0031      	movs	r1, r6
    b0c6:	2204      	movs	r2, #4
    b0c8:	a803      	add	r0, sp, #12
    b0ca:	47a0      	blx	r4
    b0cc:	2204      	movs	r2, #4
    b0ce:	a903      	add	r1, sp, #12
    b0d0:	4810      	ldr	r0, [pc, #64]	; (b114 <PrepareJoinRequestFrame+0xcc>)
    b0d2:	47a0      	blx	r4
    b0d4:	2017      	movs	r0, #23
    b0d6:	b004      	add	sp, #16
    b0d8:	bd70      	pop	{r4, r5, r6, pc}
    b0da:	46c0      	nop			; (mov r8, r8)
    b0dc:	20001ba9 	.word	0x20001ba9
    b0e0:	000135cd 	.word	0x000135cd
    b0e4:	200019c4 	.word	0x200019c4
    b0e8:	20001a19 	.word	0x20001a19
    b0ec:	00006c7d 	.word	0x00006c7d
    b0f0:	20001a21 	.word	0x20001a21
    b0f4:	0001374d 	.word	0x0001374d
    b0f8:	00010679 	.word	0x00010679
    b0fc:	0000ffff 	.word	0x0000ffff
    b100:	20001bba 	.word	0x20001bba
    b104:	00013549 	.word	0x00013549
    b108:	20000ff4 	.word	0x20000ff4
    b10c:	00006c81 	.word	0x00006c81
    b110:	20001a09 	.word	0x20001a09
    b114:	20001bbc 	.word	0x20001bbc

0000b118 <ConfigureRadioRx>:
    b118:	b5f0      	push	{r4, r5, r6, r7, lr}
    b11a:	b087      	sub	sp, #28
    b11c:	466b      	mov	r3, sp
    b11e:	2600      	movs	r6, #0
    b120:	1ddc      	adds	r4, r3, #7
    b122:	71d8      	strb	r0, [r3, #7]
    b124:	729e      	strb	r6, [r3, #10]
    b126:	466a      	mov	r2, sp
    b128:	2301      	movs	r3, #1
    b12a:	72d3      	strb	r3, [r2, #11]
    b12c:	2215      	movs	r2, #21
    b12e:	ad03      	add	r5, sp, #12
    b130:	4f11      	ldr	r7, [pc, #68]	; (b178 <ConfigureRadioRx+0x60>)
    b132:	9100      	str	r1, [sp, #0]
    b134:	446a      	add	r2, sp
    b136:	0021      	movs	r1, r4
    b138:	2023      	movs	r0, #35	; 0x23
    b13a:	80ae      	strh	r6, [r5, #4]
    b13c:	47b8      	blx	r7
    b13e:	2216      	movs	r2, #22
    b140:	0021      	movs	r1, r4
    b142:	446a      	add	r2, sp
    b144:	2024      	movs	r0, #36	; 0x24
    b146:	47b8      	blx	r7
    b148:	2217      	movs	r2, #23
    b14a:	0021      	movs	r1, r4
    b14c:	446a      	add	r2, sp
    b14e:	2025      	movs	r0, #37	; 0x25
    b150:	47b8      	blx	r7
    b152:	9b00      	ldr	r3, [sp, #0]
    b154:	0028      	movs	r0, r5
    b156:	9303      	str	r3, [sp, #12]
    b158:	4b08      	ldr	r3, [pc, #32]	; (b17c <ConfigureRadioRx+0x64>)
    b15a:	80ae      	strh	r6, [r5, #4]
    b15c:	4798      	blx	r3
    b15e:	230a      	movs	r3, #10
    b160:	446b      	add	r3, sp
    b162:	0019      	movs	r1, r3
    b164:	4c06      	ldr	r4, [pc, #24]	; (b180 <ConfigureRadioRx+0x68>)
    b166:	2014      	movs	r0, #20
    b168:	47a0      	blx	r4
    b16a:	230b      	movs	r3, #11
    b16c:	446b      	add	r3, sp
    b16e:	0019      	movs	r1, r3
    b170:	2006      	movs	r0, #6
    b172:	47a0      	blx	r4
    b174:	b007      	add	sp, #28
    b176:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b178:	00006971 	.word	0x00006971
    b17c:	0000a6d1 	.word	0x0000a6d1
    b180:	0000e97d 	.word	0x0000e97d

0000b184 <LorawanReceiveWindow1Callback>:
    b184:	b537      	push	{r0, r1, r2, r4, r5, lr}
    b186:	4c18      	ldr	r4, [pc, #96]	; (b1e8 <LorawanReceiveWindow1Callback+0x64>)
    b188:	0023      	movs	r3, r4
    b18a:	337c      	adds	r3, #124	; 0x7c
    b18c:	781b      	ldrb	r3, [r3, #0]
    b18e:	b25a      	sxtb	r2, r3
    b190:	2a00      	cmp	r2, #0
    b192:	db28      	blt.n	b1e6 <LorawanReceiveWindow1Callback+0x62>
    b194:	0022      	movs	r2, r4
    b196:	32f4      	adds	r2, #244	; 0xf4
    b198:	7812      	ldrb	r2, [r2, #0]
    b19a:	2a04      	cmp	r2, #4
    b19c:	d103      	bne.n	b1a6 <LorawanReceiveWindow1Callback+0x22>
    b19e:	07db      	lsls	r3, r3, #31
    b1a0:	d501      	bpl.n	b1a6 <LorawanReceiveWindow1Callback+0x22>
    b1a2:	4b12      	ldr	r3, [pc, #72]	; (b1ec <LorawanReceiveWindow1Callback+0x68>)
    b1a4:	4798      	blx	r3
    b1a6:	0021      	movs	r1, r4
    b1a8:	220e      	movs	r2, #14
    b1aa:	317c      	adds	r1, #124	; 0x7c
    b1ac:	780b      	ldrb	r3, [r1, #0]
    b1ae:	ad01      	add	r5, sp, #4
    b1b0:	4393      	bics	r3, r2
    b1b2:	001a      	movs	r2, r3
    b1b4:	2306      	movs	r3, #6
    b1b6:	4313      	orrs	r3, r2
    b1b8:	0022      	movs	r2, r4
    b1ba:	700b      	strb	r3, [r1, #0]
    b1bc:	3268      	adds	r2, #104	; 0x68
    b1be:	6e63      	ldr	r3, [r4, #100]	; 0x64
    b1c0:	7811      	ldrb	r1, [r2, #0]
    b1c2:	0a1b      	lsrs	r3, r3, #8
    b1c4:	3469      	adds	r4, #105	; 0x69
    b1c6:	0609      	lsls	r1, r1, #24
    b1c8:	4319      	orrs	r1, r3
    b1ca:	7820      	ldrb	r0, [r4, #0]
    b1cc:	4b08      	ldr	r3, [pc, #32]	; (b1f0 <LorawanReceiveWindow1Callback+0x6c>)
    b1ce:	4798      	blx	r3
    b1d0:	2300      	movs	r3, #0
    b1d2:	702b      	strb	r3, [r5, #0]
    b1d4:	466b      	mov	r3, sp
    b1d6:	0021      	movs	r1, r4
    b1d8:	1d9a      	adds	r2, r3, #6
    b1da:	2003      	movs	r0, #3
    b1dc:	4b05      	ldr	r3, [pc, #20]	; (b1f4 <LorawanReceiveWindow1Callback+0x70>)
    b1de:	4798      	blx	r3
    b1e0:	0028      	movs	r0, r5
    b1e2:	4b05      	ldr	r3, [pc, #20]	; (b1f8 <LorawanReceiveWindow1Callback+0x74>)
    b1e4:	4798      	blx	r3
    b1e6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    b1e8:	200019c4 	.word	0x200019c4
    b1ec:	0000e0b1 	.word	0x0000e0b1
    b1f0:	0000b119 	.word	0x0000b119
    b1f4:	00006971 	.word	0x00006971
    b1f8:	0000fba1 	.word	0x0000fba1

0000b1fc <ConfigureRadioTx>:
    b1fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    b1fe:	2517      	movs	r5, #23
    b200:	2300      	movs	r3, #0
    b202:	2616      	movs	r6, #22
    b204:	2701      	movs	r7, #1
    b206:	b087      	sub	sp, #28
    b208:	ac01      	add	r4, sp, #4
    b20a:	446d      	add	r5, sp
    b20c:	9001      	str	r0, [sp, #4]
    b20e:	702b      	strb	r3, [r5, #0]
    b210:	0020      	movs	r0, r4
    b212:	4b10      	ldr	r3, [pc, #64]	; (b254 <ConfigureRadioTx+0x58>)
    b214:	446e      	add	r6, sp
    b216:	9102      	str	r1, [sp, #8]
    b218:	9203      	str	r2, [sp, #12]
    b21a:	7037      	strb	r7, [r6, #0]
    b21c:	4798      	blx	r3
    b21e:	79e3      	ldrb	r3, [r4, #7]
    b220:	4c0d      	ldr	r4, [pc, #52]	; (b258 <ConfigureRadioTx+0x5c>)
    b222:	2b00      	cmp	r3, #0
    b224:	d00b      	beq.n	b23e <ConfigureRadioTx+0x42>
    b226:	23eb      	movs	r3, #235	; 0xeb
    b228:	4a0c      	ldr	r2, [pc, #48]	; (b25c <ConfigureRadioTx+0x60>)
    b22a:	005b      	lsls	r3, r3, #1
    b22c:	54d7      	strb	r7, [r2, r3]
    b22e:	490c      	ldr	r1, [pc, #48]	; (b260 <ConfigureRadioTx+0x64>)
    b230:	200b      	movs	r0, #11
    b232:	4b0c      	ldr	r3, [pc, #48]	; (b264 <ConfigureRadioTx+0x68>)
    b234:	4798      	blx	r3
    b236:	210a      	movs	r1, #10
    b238:	200b      	movs	r0, #11
    b23a:	4469      	add	r1, sp
    b23c:	47a0      	blx	r4
    b23e:	a903      	add	r1, sp, #12
    b240:	2004      	movs	r0, #4
    b242:	47a0      	blx	r4
    b244:	0031      	movs	r1, r6
    b246:	2014      	movs	r0, #20
    b248:	47a0      	blx	r4
    b24a:	0029      	movs	r1, r5
    b24c:	2006      	movs	r0, #6
    b24e:	47a0      	blx	r4
    b250:	b007      	add	sp, #28
    b252:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b254:	0000a6d1 	.word	0x0000a6d1
    b258:	0000e97d 	.word	0x0000e97d
    b25c:	200019c4 	.word	0x200019c4
    b260:	20001b99 	.word	0x20001b99
    b264:	0000e88d 	.word	0x0000e88d

0000b268 <LorawanGetChAndInitiateRadioTransmit>:
    b268:	2301      	movs	r3, #1
    b26a:	b530      	push	{r4, r5, lr}
    b26c:	4c46      	ldr	r4, [pc, #280]	; (b388 <LorawanGetChAndInitiateRadioTransmit+0x120>)
    b26e:	b089      	sub	sp, #36	; 0x24
    b270:	a902      	add	r1, sp, #8
    b272:	700b      	strb	r3, [r1, #0]
    b274:	0023      	movs	r3, r4
    b276:	33e1      	adds	r3, #225	; 0xe1
    b278:	781b      	ldrb	r3, [r3, #0]
    b27a:	704b      	strb	r3, [r1, #1]
    b27c:	0023      	movs	r3, r4
    b27e:	33df      	adds	r3, #223	; 0xdf
    b280:	781b      	ldrb	r3, [r3, #0]
    b282:	708b      	strb	r3, [r1, #2]
    b284:	0023      	movs	r3, r4
    b286:	33f4      	adds	r3, #244	; 0xf4
    b288:	781b      	ldrb	r3, [r3, #0]
    b28a:	2b01      	cmp	r3, #1
    b28c:	d108      	bne.n	b2a0 <LorawanGetChAndInitiateRadioTransmit+0x38>
    b28e:	0020      	movs	r0, r4
    b290:	220e      	movs	r2, #14
    b292:	307c      	adds	r0, #124	; 0x7c
    b294:	7803      	ldrb	r3, [r0, #0]
    b296:	4393      	bics	r3, r2
    b298:	001a      	movs	r2, r3
    b29a:	230c      	movs	r3, #12
    b29c:	4313      	orrs	r3, r2
    b29e:	7003      	strb	r3, [r0, #0]
    b2a0:	aa05      	add	r2, sp, #20
    b2a2:	202f      	movs	r0, #47	; 0x2f
    b2a4:	4d39      	ldr	r5, [pc, #228]	; (b38c <LorawanGetChAndInitiateRadioTransmit+0x124>)
    b2a6:	47a8      	blx	r5
    b2a8:	0023      	movs	r3, r4
    b2aa:	2808      	cmp	r0, #8
    b2ac:	d132      	bne.n	b314 <LorawanGetChAndInitiateRadioTransmit+0xac>
    b2ae:	33f4      	adds	r3, #244	; 0xf4
    b2b0:	781b      	ldrb	r3, [r3, #0]
    b2b2:	ad03      	add	r5, sp, #12
    b2b4:	2b04      	cmp	r3, #4
    b2b6:	d104      	bne.n	b2c2 <LorawanGetChAndInitiateRadioTransmit+0x5a>
    b2b8:	3b03      	subs	r3, #3
    b2ba:	702b      	strb	r3, [r5, #0]
    b2bc:	0028      	movs	r0, r5
    b2be:	4b34      	ldr	r3, [pc, #208]	; (b390 <LorawanGetChAndInitiateRadioTransmit+0x128>)
    b2c0:	4798      	blx	r3
    b2c2:	9805      	ldr	r0, [sp, #20]
    b2c4:	4b33      	ldr	r3, [pc, #204]	; (b394 <LorawanGetChAndInitiateRadioTransmit+0x12c>)
    b2c6:	9906      	ldr	r1, [sp, #24]
    b2c8:	9a07      	ldr	r2, [sp, #28]
    b2ca:	4798      	blx	r3
    b2cc:	0023      	movs	r3, r4
    b2ce:	33c6      	adds	r3, #198	; 0xc6
    b2d0:	881b      	ldrh	r3, [r3, #0]
    b2d2:	0028      	movs	r0, r5
    b2d4:	702b      	strb	r3, [r5, #0]
    b2d6:	4b30      	ldr	r3, [pc, #192]	; (b398 <LorawanGetChAndInitiateRadioTransmit+0x130>)
    b2d8:	606b      	str	r3, [r5, #4]
    b2da:	4b30      	ldr	r3, [pc, #192]	; (b39c <LorawanGetChAndInitiateRadioTransmit+0x134>)
    b2dc:	4798      	blx	r3
    b2de:	2800      	cmp	r0, #0
    b2e0:	d109      	bne.n	b2f6 <LorawanGetChAndInitiateRadioTransmit+0x8e>
    b2e2:	220e      	movs	r2, #14
    b2e4:	347c      	adds	r4, #124	; 0x7c
    b2e6:	7823      	ldrb	r3, [r4, #0]
    b2e8:	4393      	bics	r3, r2
    b2ea:	001a      	movs	r2, r3
    b2ec:	2302      	movs	r3, #2
    b2ee:	4313      	orrs	r3, r2
    b2f0:	7023      	strb	r3, [r4, #0]
    b2f2:	b009      	add	sp, #36	; 0x24
    b2f4:	bd30      	pop	{r4, r5, pc}
    b2f6:	23e0      	movs	r3, #224	; 0xe0
    b2f8:	2200      	movs	r2, #0
    b2fa:	33ff      	adds	r3, #255	; 0xff
    b2fc:	5ce3      	ldrb	r3, [r4, r3]
    b2fe:	4928      	ldr	r1, [pc, #160]	; (b3a0 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    b300:	34f3      	adds	r4, #243	; 0xf3
    b302:	4359      	muls	r1, r3
    b304:	4b27      	ldr	r3, [pc, #156]	; (b3a4 <LorawanGetChAndInitiateRadioTransmit+0x13c>)
    b306:	7820      	ldrb	r0, [r4, #0]
    b308:	18c9      	adds	r1, r1, r3
    b30a:	4b27      	ldr	r3, [pc, #156]	; (b3a8 <LorawanGetChAndInitiateRadioTransmit+0x140>)
    b30c:	9200      	str	r2, [sp, #0]
    b30e:	4c27      	ldr	r4, [pc, #156]	; (b3ac <LorawanGetChAndInitiateRadioTransmit+0x144>)
    b310:	47a0      	blx	r4
    b312:	e7ee      	b.n	b2f2 <LorawanGetChAndInitiateRadioTransmit+0x8a>
    b314:	33ff      	adds	r3, #255	; 0xff
    b316:	7c5b      	ldrb	r3, [r3, #17]
    b318:	079a      	lsls	r2, r3, #30
    b31a:	d516      	bpl.n	b34a <LorawanGetChAndInitiateRadioTransmit+0xe2>
    b31c:	aa03      	add	r2, sp, #12
    b31e:	4924      	ldr	r1, [pc, #144]	; (b3b0 <LorawanGetChAndInitiateRadioTransmit+0x148>)
    b320:	2026      	movs	r0, #38	; 0x26
    b322:	47a8      	blx	r5
    b324:	9b03      	ldr	r3, [sp, #12]
    b326:	1c5a      	adds	r2, r3, #1
    b328:	d001      	beq.n	b32e <LorawanGetChAndInitiateRadioTransmit+0xc6>
    b32a:	3314      	adds	r3, #20
    b32c:	9303      	str	r3, [sp, #12]
    b32e:	23e0      	movs	r3, #224	; 0xe0
    b330:	21fa      	movs	r1, #250	; 0xfa
    b332:	33ff      	adds	r3, #255	; 0xff
    b334:	5ce3      	ldrb	r3, [r4, r3]
    b336:	9a03      	ldr	r2, [sp, #12]
    b338:	0089      	lsls	r1, r1, #2
    b33a:	1ad3      	subs	r3, r2, r3
    b33c:	2200      	movs	r2, #0
    b33e:	4359      	muls	r1, r3
    b340:	34e9      	adds	r4, #233	; 0xe9
    b342:	7820      	ldrb	r0, [r4, #0]
    b344:	9200      	str	r2, [sp, #0]
    b346:	4b1b      	ldr	r3, [pc, #108]	; (b3b4 <LorawanGetChAndInitiateRadioTransmit+0x14c>)
    b348:	e7e1      	b.n	b30e <LorawanGetChAndInitiateRadioTransmit+0xa6>
    b34a:	075b      	lsls	r3, r3, #29
    b34c:	d508      	bpl.n	b360 <LorawanGetChAndInitiateRadioTransmit+0xf8>
    b34e:	aa03      	add	r2, sp, #12
    b350:	4917      	ldr	r1, [pc, #92]	; (b3b0 <LorawanGetChAndInitiateRadioTransmit+0x148>)
    b352:	2033      	movs	r0, #51	; 0x33
    b354:	47a8      	blx	r5
    b356:	9b03      	ldr	r3, [sp, #12]
    b358:	1c5a      	adds	r2, r3, #1
    b35a:	d0e8      	beq.n	b32e <LorawanGetChAndInitiateRadioTransmit+0xc6>
    b35c:	3301      	adds	r3, #1
    b35e:	e7e5      	b.n	b32c <LorawanGetChAndInitiateRadioTransmit+0xc4>
    b360:	0023      	movs	r3, r4
    b362:	2201      	movs	r2, #1
    b364:	338c      	adds	r3, #140	; 0x8c
    b366:	781b      	ldrb	r3, [r3, #0]
    b368:	401a      	ands	r2, r3
    b36a:	d109      	bne.n	b380 <LorawanGetChAndInitiateRadioTransmit+0x118>
    b36c:	23e0      	movs	r3, #224	; 0xe0
    b36e:	33ff      	adds	r3, #255	; 0xff
    b370:	5ce3      	ldrb	r3, [r4, r3]
    b372:	490b      	ldr	r1, [pc, #44]	; (b3a0 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    b374:	34e9      	adds	r4, #233	; 0xe9
    b376:	4359      	muls	r1, r3
    b378:	4b0a      	ldr	r3, [pc, #40]	; (b3a4 <LorawanGetChAndInitiateRadioTransmit+0x13c>)
    b37a:	7820      	ldrb	r0, [r4, #0]
    b37c:	18c9      	adds	r1, r1, r3
    b37e:	e7e1      	b.n	b344 <LorawanGetChAndInitiateRadioTransmit+0xdc>
    b380:	4b0d      	ldr	r3, [pc, #52]	; (b3b8 <LorawanGetChAndInitiateRadioTransmit+0x150>)
    b382:	4798      	blx	r3
    b384:	e7b5      	b.n	b2f2 <LorawanGetChAndInitiateRadioTransmit+0x8a>
    b386:	46c0      	nop			; (mov r8, r8)
    b388:	200019c4 	.word	0x200019c4
    b38c:	00006971 	.word	0x00006971
    b390:	0000fba1 	.word	0x0000fba1
    b394:	0000b1fd 	.word	0x0000b1fd
    b398:	20001bb9 	.word	0x20001bb9
    b39c:	0000f2cd 	.word	0x0000f2cd
    b3a0:	fffffc18 	.word	0xfffffc18
    b3a4:	001e8480 	.word	0x001e8480
    b3a8:	0000b3bd 	.word	0x0000b3bd
    b3ac:	000080cd 	.word	0x000080cd
    b3b0:	20001aa3 	.word	0x20001aa3
    b3b4:	0000b471 	.word	0x0000b471
    b3b8:	0000abd1 	.word	0x0000abd1

0000b3bc <TransmissionErrorCallback>:
    b3bc:	b530      	push	{r4, r5, lr}
    b3be:	4c22      	ldr	r4, [pc, #136]	; (b448 <TransmissionErrorCallback+0x8c>)
    b3c0:	2501      	movs	r5, #1
    b3c2:	0023      	movs	r3, r4
    b3c4:	b08b      	sub	sp, #44	; 0x2c
    b3c6:	a903      	add	r1, sp, #12
    b3c8:	700d      	strb	r5, [r1, #0]
    b3ca:	33e1      	adds	r3, #225	; 0xe1
    b3cc:	781b      	ldrb	r3, [r3, #0]
    b3ce:	aa07      	add	r2, sp, #28
    b3d0:	704b      	strb	r3, [r1, #1]
    b3d2:	0023      	movs	r3, r4
    b3d4:	33df      	adds	r3, #223	; 0xdf
    b3d6:	781b      	ldrb	r3, [r3, #0]
    b3d8:	202f      	movs	r0, #47	; 0x2f
    b3da:	708b      	strb	r3, [r1, #2]
    b3dc:	4b1b      	ldr	r3, [pc, #108]	; (b44c <TransmissionErrorCallback+0x90>)
    b3de:	4798      	blx	r3
    b3e0:	2808      	cmp	r0, #8
    b3e2:	d121      	bne.n	b428 <TransmissionErrorCallback+0x6c>
    b3e4:	a804      	add	r0, sp, #16
    b3e6:	4b1a      	ldr	r3, [pc, #104]	; (b450 <TransmissionErrorCallback+0x94>)
    b3e8:	7005      	strb	r5, [r0, #0]
    b3ea:	4798      	blx	r3
    b3ec:	9807      	ldr	r0, [sp, #28]
    b3ee:	4b19      	ldr	r3, [pc, #100]	; (b454 <TransmissionErrorCallback+0x98>)
    b3f0:	9908      	ldr	r1, [sp, #32]
    b3f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b3f4:	4798      	blx	r3
    b3f6:	0023      	movs	r3, r4
    b3f8:	33c6      	adds	r3, #198	; 0xc6
    b3fa:	881b      	ldrh	r3, [r3, #0]
    b3fc:	a805      	add	r0, sp, #20
    b3fe:	7003      	strb	r3, [r0, #0]
    b400:	4b15      	ldr	r3, [pc, #84]	; (b458 <TransmissionErrorCallback+0x9c>)
    b402:	6043      	str	r3, [r0, #4]
    b404:	4b15      	ldr	r3, [pc, #84]	; (b45c <TransmissionErrorCallback+0xa0>)
    b406:	4798      	blx	r3
    b408:	2800      	cmp	r0, #0
    b40a:	d01b      	beq.n	b444 <TransmissionErrorCallback+0x88>
    b40c:	0023      	movs	r3, r4
    b40e:	33f4      	adds	r3, #244	; 0xf4
    b410:	781b      	ldrb	r3, [r3, #0]
    b412:	42ab      	cmp	r3, r5
    b414:	d108      	bne.n	b428 <TransmissionErrorCallback+0x6c>
    b416:	0021      	movs	r1, r4
    b418:	220e      	movs	r2, #14
    b41a:	317c      	adds	r1, #124	; 0x7c
    b41c:	780b      	ldrb	r3, [r1, #0]
    b41e:	4393      	bics	r3, r2
    b420:	001a      	movs	r2, r3
    b422:	230c      	movs	r3, #12
    b424:	4313      	orrs	r3, r2
    b426:	700b      	strb	r3, [r1, #0]
    b428:	23e0      	movs	r3, #224	; 0xe0
    b42a:	2200      	movs	r2, #0
    b42c:	33ff      	adds	r3, #255	; 0xff
    b42e:	5ce3      	ldrb	r3, [r4, r3]
    b430:	490b      	ldr	r1, [pc, #44]	; (b460 <TransmissionErrorCallback+0xa4>)
    b432:	34f3      	adds	r4, #243	; 0xf3
    b434:	4359      	muls	r1, r3
    b436:	4b0b      	ldr	r3, [pc, #44]	; (b464 <TransmissionErrorCallback+0xa8>)
    b438:	7820      	ldrb	r0, [r4, #0]
    b43a:	18c9      	adds	r1, r1, r3
    b43c:	9200      	str	r2, [sp, #0]
    b43e:	4b0a      	ldr	r3, [pc, #40]	; (b468 <TransmissionErrorCallback+0xac>)
    b440:	4c0a      	ldr	r4, [pc, #40]	; (b46c <TransmissionErrorCallback+0xb0>)
    b442:	47a0      	blx	r4
    b444:	b00b      	add	sp, #44	; 0x2c
    b446:	bd30      	pop	{r4, r5, pc}
    b448:	200019c4 	.word	0x200019c4
    b44c:	00006971 	.word	0x00006971
    b450:	0000fba1 	.word	0x0000fba1
    b454:	0000b1fd 	.word	0x0000b1fd
    b458:	20001bb9 	.word	0x20001bb9
    b45c:	0000f2cd 	.word	0x0000f2cd
    b460:	fffffc18 	.word	0xfffffc18
    b464:	001e8480 	.word	0x001e8480
    b468:	0000b3bd 	.word	0x0000b3bd
    b46c:	000080cd 	.word	0x000080cd

0000b470 <UnconfirmedTransmissionCallback>:
    b470:	b5f0      	push	{r4, r5, r6, r7, lr}
    b472:	4c38      	ldr	r4, [pc, #224]	; (b554 <UnconfirmedTransmissionCallback+0xe4>)
    b474:	b08b      	sub	sp, #44	; 0x2c
    b476:	0023      	movs	r3, r4
    b478:	33c6      	adds	r3, #198	; 0xc6
    b47a:	881b      	ldrh	r3, [r3, #0]
    b47c:	af05      	add	r7, sp, #20
    b47e:	703b      	strb	r3, [r7, #0]
    b480:	4b35      	ldr	r3, [pc, #212]	; (b558 <UnconfirmedTransmissionCallback+0xe8>)
    b482:	a903      	add	r1, sp, #12
    b484:	9306      	str	r3, [sp, #24]
    b486:	2301      	movs	r3, #1
    b488:	700b      	strb	r3, [r1, #0]
    b48a:	0023      	movs	r3, r4
    b48c:	0026      	movs	r6, r4
    b48e:	33e1      	adds	r3, #225	; 0xe1
    b490:	781b      	ldrb	r3, [r3, #0]
    b492:	36df      	adds	r6, #223	; 0xdf
    b494:	704b      	strb	r3, [r1, #1]
    b496:	7833      	ldrb	r3, [r6, #0]
    b498:	aa07      	add	r2, sp, #28
    b49a:	202f      	movs	r0, #47	; 0x2f
    b49c:	4d2f      	ldr	r5, [pc, #188]	; (b55c <UnconfirmedTransmissionCallback+0xec>)
    b49e:	708b      	strb	r3, [r1, #2]
    b4a0:	47a8      	blx	r5
    b4a2:	2808      	cmp	r0, #8
    b4a4:	d12c      	bne.n	b500 <UnconfirmedTransmissionCallback+0x90>
    b4a6:	2301      	movs	r3, #1
    b4a8:	a804      	add	r0, sp, #16
    b4aa:	7003      	strb	r3, [r0, #0]
    b4ac:	4b2c      	ldr	r3, [pc, #176]	; (b560 <UnconfirmedTransmissionCallback+0xf0>)
    b4ae:	4798      	blx	r3
    b4b0:	9807      	ldr	r0, [sp, #28]
    b4b2:	4b2c      	ldr	r3, [pc, #176]	; (b564 <UnconfirmedTransmissionCallback+0xf4>)
    b4b4:	9908      	ldr	r1, [sp, #32]
    b4b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b4b8:	4798      	blx	r3
    b4ba:	0038      	movs	r0, r7
    b4bc:	4b2a      	ldr	r3, [pc, #168]	; (b568 <UnconfirmedTransmissionCallback+0xf8>)
    b4be:	4798      	blx	r3
    b4c0:	2800      	cmp	r0, #0
    b4c2:	d01b      	beq.n	b4fc <UnconfirmedTransmissionCallback+0x8c>
    b4c4:	0023      	movs	r3, r4
    b4c6:	33f4      	adds	r3, #244	; 0xf4
    b4c8:	781b      	ldrb	r3, [r3, #0]
    b4ca:	2b01      	cmp	r3, #1
    b4cc:	d108      	bne.n	b4e0 <UnconfirmedTransmissionCallback+0x70>
    b4ce:	0021      	movs	r1, r4
    b4d0:	220e      	movs	r2, #14
    b4d2:	317c      	adds	r1, #124	; 0x7c
    b4d4:	780b      	ldrb	r3, [r1, #0]
    b4d6:	4393      	bics	r3, r2
    b4d8:	001a      	movs	r2, r3
    b4da:	230c      	movs	r3, #12
    b4dc:	4313      	orrs	r3, r2
    b4de:	700b      	strb	r3, [r1, #0]
    b4e0:	23e0      	movs	r3, #224	; 0xe0
    b4e2:	2200      	movs	r2, #0
    b4e4:	33ff      	adds	r3, #255	; 0xff
    b4e6:	5ce3      	ldrb	r3, [r4, r3]
    b4e8:	4920      	ldr	r1, [pc, #128]	; (b56c <UnconfirmedTransmissionCallback+0xfc>)
    b4ea:	34f3      	adds	r4, #243	; 0xf3
    b4ec:	4359      	muls	r1, r3
    b4ee:	4b20      	ldr	r3, [pc, #128]	; (b570 <UnconfirmedTransmissionCallback+0x100>)
    b4f0:	7820      	ldrb	r0, [r4, #0]
    b4f2:	18c9      	adds	r1, r1, r3
    b4f4:	4b1f      	ldr	r3, [pc, #124]	; (b574 <UnconfirmedTransmissionCallback+0x104>)
    b4f6:	9200      	str	r2, [sp, #0]
    b4f8:	4c1f      	ldr	r4, [pc, #124]	; (b578 <UnconfirmedTransmissionCallback+0x108>)
    b4fa:	47a0      	blx	r4
    b4fc:	b00b      	add	sp, #44	; 0x2c
    b4fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b500:	23fa      	movs	r3, #250	; 0xfa
    b502:	00db      	lsls	r3, r3, #3
    b504:	9304      	str	r3, [sp, #16]
    b506:	0023      	movs	r3, r4
    b508:	33ff      	adds	r3, #255	; 0xff
    b50a:	7c5b      	ldrb	r3, [r3, #17]
    b50c:	079a      	lsls	r2, r3, #30
    b50e:	d516      	bpl.n	b53e <UnconfirmedTransmissionCallback+0xce>
    b510:	aa04      	add	r2, sp, #16
    b512:	0031      	movs	r1, r6
    b514:	2026      	movs	r0, #38	; 0x26
    b516:	47a8      	blx	r5
    b518:	9b04      	ldr	r3, [sp, #16]
    b51a:	1c5a      	adds	r2, r3, #1
    b51c:	d001      	beq.n	b522 <UnconfirmedTransmissionCallback+0xb2>
    b51e:	3314      	adds	r3, #20
    b520:	9304      	str	r3, [sp, #16]
    b522:	23e0      	movs	r3, #224	; 0xe0
    b524:	33ff      	adds	r3, #255	; 0xff
    b526:	5ce3      	ldrb	r3, [r4, r3]
    b528:	9a04      	ldr	r2, [sp, #16]
    b52a:	21fa      	movs	r1, #250	; 0xfa
    b52c:	1ad3      	subs	r3, r2, r3
    b52e:	2200      	movs	r2, #0
    b530:	0089      	lsls	r1, r1, #2
    b532:	34e9      	adds	r4, #233	; 0xe9
    b534:	4359      	muls	r1, r3
    b536:	7820      	ldrb	r0, [r4, #0]
    b538:	4b10      	ldr	r3, [pc, #64]	; (b57c <UnconfirmedTransmissionCallback+0x10c>)
    b53a:	9200      	str	r2, [sp, #0]
    b53c:	e7dc      	b.n	b4f8 <UnconfirmedTransmissionCallback+0x88>
    b53e:	075b      	lsls	r3, r3, #29
    b540:	d5ef      	bpl.n	b522 <UnconfirmedTransmissionCallback+0xb2>
    b542:	aa04      	add	r2, sp, #16
    b544:	0031      	movs	r1, r6
    b546:	2033      	movs	r0, #51	; 0x33
    b548:	47a8      	blx	r5
    b54a:	9b04      	ldr	r3, [sp, #16]
    b54c:	1c5a      	adds	r2, r3, #1
    b54e:	d0e8      	beq.n	b522 <UnconfirmedTransmissionCallback+0xb2>
    b550:	3301      	adds	r3, #1
    b552:	e7e5      	b.n	b520 <UnconfirmedTransmissionCallback+0xb0>
    b554:	200019c4 	.word	0x200019c4
    b558:	20001bb9 	.word	0x20001bb9
    b55c:	00006971 	.word	0x00006971
    b560:	0000fba1 	.word	0x0000fba1
    b564:	0000b1fd 	.word	0x0000b1fd
    b568:	0000f2cd 	.word	0x0000f2cd
    b56c:	fffffc18 	.word	0xfffffc18
    b570:	001e8480 	.word	0x001e8480
    b574:	0000b3bd 	.word	0x0000b3bd
    b578:	000080cd 	.word	0x000080cd
    b57c:	0000b471 	.word	0x0000b471

0000b580 <UpdateJoinInProgress>:
    b580:	b570      	push	{r4, r5, r6, lr}
    b582:	2504      	movs	r5, #4
    b584:	4c0a      	ldr	r4, [pc, #40]	; (b5b0 <UpdateJoinInProgress+0x30>)
    b586:	0002      	movs	r2, r0
    b588:	0021      	movs	r1, r4
    b58a:	348c      	adds	r4, #140	; 0x8c
    b58c:	7826      	ldrb	r6, [r4, #0]
    b58e:	2001      	movs	r0, #1
    b590:	4335      	orrs	r5, r6
    b592:	7025      	strb	r5, [r4, #0]
    b594:	2407      	movs	r4, #7
    b596:	4022      	ands	r2, r4
    b598:	4082      	lsls	r2, r0
    b59a:	317c      	adds	r1, #124	; 0x7c
    b59c:	780b      	ldrb	r3, [r1, #0]
    b59e:	1924      	adds	r4, r4, r4
    b5a0:	4383      	bics	r3, r0
    b5a2:	43a3      	bics	r3, r4
    b5a4:	4313      	orrs	r3, r2
    b5a6:	700b      	strb	r3, [r1, #0]
    b5a8:	210b      	movs	r1, #11
    b5aa:	4b02      	ldr	r3, [pc, #8]	; (b5b4 <UpdateJoinInProgress+0x34>)
    b5ac:	4798      	blx	r3
    b5ae:	bd70      	pop	{r4, r5, r6, pc}
    b5b0:	200019c4 	.word	0x200019c4
    b5b4:	000070a5 	.word	0x000070a5

0000b5b8 <LORAWAN_Join>:
    b5b8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    b5ba:	4c33      	ldr	r4, [pc, #204]	; (b688 <LORAWAN_Join+0xd0>)
    b5bc:	0006      	movs	r6, r0
    b5be:	0023      	movs	r3, r4
    b5c0:	337c      	adds	r3, #124	; 0x7c
    b5c2:	781b      	ldrb	r3, [r3, #0]
    b5c4:	200f      	movs	r0, #15
    b5c6:	b25a      	sxtb	r2, r3
    b5c8:	2a00      	cmp	r2, #0
    b5ca:	db4b      	blt.n	b664 <LORAWAN_Join+0xac>
    b5cc:	3803      	subs	r0, #3
    b5ce:	065b      	lsls	r3, r3, #25
    b5d0:	d448      	bmi.n	b664 <LORAWAN_Join+0xac>
    b5d2:	0023      	movs	r3, r4
    b5d4:	338c      	adds	r3, #140	; 0x8c
    b5d6:	781b      	ldrb	r3, [r3, #0]
    b5d8:	3007      	adds	r0, #7
    b5da:	075b      	lsls	r3, r3, #29
    b5dc:	d442      	bmi.n	b664 <LORAWAN_Join+0xac>
    b5de:	0023      	movs	r3, r4
    b5e0:	33f4      	adds	r3, #244	; 0xf4
    b5e2:	781b      	ldrb	r3, [r3, #0]
    b5e4:	2b04      	cmp	r3, #4
    b5e6:	d038      	beq.n	b65a <LORAWAN_Join+0xa2>
    b5e8:	0023      	movs	r3, r4
    b5ea:	33f4      	adds	r3, #244	; 0xf4
    b5ec:	781b      	ldrb	r3, [r3, #0]
    b5ee:	2b01      	cmp	r3, #1
    b5f0:	d105      	bne.n	b5fe <LORAWAN_Join+0x46>
    b5f2:	0023      	movs	r3, r4
    b5f4:	337c      	adds	r3, #124	; 0x7c
    b5f6:	781a      	ldrb	r2, [r3, #0]
    b5f8:	230e      	movs	r3, #14
    b5fa:	421a      	tst	r2, r3
    b5fc:	d131      	bne.n	b662 <LORAWAN_Join+0xaa>
    b5fe:	2102      	movs	r1, #2
    b600:	2001      	movs	r0, #1
    b602:	4d22      	ldr	r5, [pc, #136]	; (b68c <LORAWAN_Join+0xd4>)
    b604:	7026      	strb	r6, [r4, #0]
    b606:	47a8      	blx	r5
    b608:	0023      	movs	r3, r4
    b60a:	33d6      	adds	r3, #214	; 0xd6
    b60c:	781b      	ldrb	r3, [r3, #0]
    b60e:	2e00      	cmp	r6, #0
    b610:	d129      	bne.n	b666 <LORAWAN_Join+0xae>
    b612:	200b      	movs	r0, #11
    b614:	4003      	ands	r3, r0
    b616:	4283      	cmp	r3, r0
    b618:	d004      	beq.n	b624 <LORAWAN_Join+0x6c>
    b61a:	23e2      	movs	r3, #226	; 0xe2
    b61c:	33ff      	adds	r3, #255	; 0xff
    b61e:	5ce3      	ldrb	r3, [r4, r3]
    b620:	2b00      	cmp	r3, #0
    b622:	d01f      	beq.n	b664 <LORAWAN_Join+0xac>
    b624:	0023      	movs	r3, r4
    b626:	337c      	adds	r3, #124	; 0x7c
    b628:	781b      	ldrb	r3, [r3, #0]
    b62a:	07db      	lsls	r3, r3, #31
    b62c:	d503      	bpl.n	b636 <LORAWAN_Join+0x7e>
    b62e:	2100      	movs	r1, #0
    b630:	203b      	movs	r0, #59	; 0x3b
    b632:	4b17      	ldr	r3, [pc, #92]	; (b690 <LORAWAN_Join+0xd8>)
    b634:	4798      	blx	r3
    b636:	0022      	movs	r2, r4
    b638:	2001      	movs	r0, #1
    b63a:	327c      	adds	r2, #124	; 0x7c
    b63c:	7813      	ldrb	r3, [r2, #0]
    b63e:	348c      	adds	r4, #140	; 0x8c
    b640:	4383      	bics	r3, r0
    b642:	7013      	strb	r3, [r2, #0]
    b644:	2304      	movs	r3, #4
    b646:	7822      	ldrb	r2, [r4, #0]
    b648:	210b      	movs	r1, #11
    b64a:	4313      	orrs	r3, r2
    b64c:	7023      	strb	r3, [r4, #0]
    b64e:	47a8      	blx	r5
    b650:	2000      	movs	r0, #0
    b652:	4b10      	ldr	r3, [pc, #64]	; (b694 <LORAWAN_Join+0xdc>)
    b654:	4798      	blx	r3
    b656:	2008      	movs	r0, #8
    b658:	e004      	b.n	b664 <LORAWAN_Join+0xac>
    b65a:	4b0f      	ldr	r3, [pc, #60]	; (b698 <LORAWAN_Join+0xe0>)
    b65c:	4798      	blx	r3
    b65e:	2808      	cmp	r0, #8
    b660:	d0c2      	beq.n	b5e8 <LORAWAN_Join+0x30>
    b662:	2011      	movs	r0, #17
    b664:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    b666:	2234      	movs	r2, #52	; 0x34
    b668:	200b      	movs	r0, #11
    b66a:	4013      	ands	r3, r2
    b66c:	4293      	cmp	r3, r2
    b66e:	d1f9      	bne.n	b664 <LORAWAN_Join+0xac>
    b670:	3804      	subs	r0, #4
    b672:	4b0a      	ldr	r3, [pc, #40]	; (b69c <LORAWAN_Join+0xe4>)
    b674:	4798      	blx	r3
    b676:	2200      	movs	r2, #0
    b678:	34f2      	adds	r4, #242	; 0xf2
    b67a:	7820      	ldrb	r0, [r4, #0]
    b67c:	4b08      	ldr	r3, [pc, #32]	; (b6a0 <LORAWAN_Join+0xe8>)
    b67e:	9200      	str	r2, [sp, #0]
    b680:	4908      	ldr	r1, [pc, #32]	; (b6a4 <LORAWAN_Join+0xec>)
    b682:	4c09      	ldr	r4, [pc, #36]	; (b6a8 <LORAWAN_Join+0xf0>)
    b684:	47a0      	blx	r4
    b686:	e7e6      	b.n	b656 <LORAWAN_Join+0x9e>
    b688:	200019c4 	.word	0x200019c4
    b68c:	000070a5 	.word	0x000070a5
    b690:	00006a7d 	.word	0x00006a7d
    b694:	0000e809 	.word	0x0000e809
    b698:	0000e079 	.word	0x0000e079
    b69c:	0000b581 	.word	0x0000b581
    b6a0:	0000a565 	.word	0x0000a565
    b6a4:	0000c350 	.word	0x0000c350
    b6a8:	000080cd 	.word	0x000080cd

0000b6ac <EncryptFRMPayload>:
    b6ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    b6ae:	0007      	movs	r7, r0
    b6b0:	2401      	movs	r4, #1
    b6b2:	b089      	sub	sp, #36	; 0x24
    b6b4:	9306      	str	r3, [sp, #24]
    b6b6:	ab10      	add	r3, sp, #64	; 0x40
    b6b8:	781d      	ldrb	r5, [r3, #0]
    b6ba:	090b      	lsrs	r3, r1, #4
    b6bc:	9104      	str	r1, [sp, #16]
    b6be:	9205      	str	r2, [sp, #20]
    b6c0:	9303      	str	r3, [sp, #12]
    b6c2:	9b03      	ldr	r3, [sp, #12]
    b6c4:	429c      	cmp	r4, r3
    b6c6:	d907      	bls.n	b6d8 <EncryptFRMPayload+0x2c>
    b6c8:	260f      	movs	r6, #15
    b6ca:	9b04      	ldr	r3, [sp, #16]
    b6cc:	4033      	ands	r3, r6
    b6ce:	1e1e      	subs	r6, r3, #0
    b6d0:	d126      	bne.n	b720 <EncryptFRMPayload+0x74>
    b6d2:	2000      	movs	r0, #0
    b6d4:	b009      	add	sp, #36	; 0x24
    b6d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b6d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
    b6da:	0022      	movs	r2, r4
    b6dc:	9300      	str	r3, [sp, #0]
    b6de:	9906      	ldr	r1, [sp, #24]
    b6e0:	2301      	movs	r3, #1
    b6e2:	9805      	ldr	r0, [sp, #20]
    b6e4:	4e1e      	ldr	r6, [pc, #120]	; (b760 <EncryptFRMPayload+0xb4>)
    b6e6:	47b0      	blx	r6
    b6e8:	4e1e      	ldr	r6, [pc, #120]	; (b764 <EncryptFRMPayload+0xb8>)
    b6ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    b6ec:	2101      	movs	r1, #1
    b6ee:	0030      	movs	r0, r6
    b6f0:	4b1d      	ldr	r3, [pc, #116]	; (b768 <EncryptFRMPayload+0xbc>)
    b6f2:	4798      	blx	r3
    b6f4:	2800      	cmp	r0, #0
    b6f6:	d1ed      	bne.n	b6d4 <EncryptFRMPayload+0x28>
    b6f8:	1e63      	subs	r3, r4, #1
    b6fa:	011b      	lsls	r3, r3, #4
    b6fc:	18fb      	adds	r3, r7, r3
    b6fe:	9307      	str	r3, [sp, #28]
    b700:	9b07      	ldr	r3, [sp, #28]
    b702:	182a      	adds	r2, r5, r0
    b704:	5c19      	ldrb	r1, [r3, r0]
    b706:	5d83      	ldrb	r3, [r0, r6]
    b708:	b2d2      	uxtb	r2, r2
    b70a:	4059      	eors	r1, r3
    b70c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    b70e:	3001      	adds	r0, #1
    b710:	5499      	strb	r1, [r3, r2]
    b712:	2810      	cmp	r0, #16
    b714:	d1f4      	bne.n	b700 <EncryptFRMPayload+0x54>
    b716:	3510      	adds	r5, #16
    b718:	3401      	adds	r4, #1
    b71a:	b2ed      	uxtb	r5, r5
    b71c:	b2e4      	uxtb	r4, r4
    b71e:	e7d0      	b.n	b6c2 <EncryptFRMPayload+0x16>
    b720:	9b12      	ldr	r3, [sp, #72]	; 0x48
    b722:	0022      	movs	r2, r4
    b724:	9300      	str	r3, [sp, #0]
    b726:	9906      	ldr	r1, [sp, #24]
    b728:	2301      	movs	r3, #1
    b72a:	9805      	ldr	r0, [sp, #20]
    b72c:	4c0c      	ldr	r4, [pc, #48]	; (b760 <EncryptFRMPayload+0xb4>)
    b72e:	47a0      	blx	r4
    b730:	4c0c      	ldr	r4, [pc, #48]	; (b764 <EncryptFRMPayload+0xb8>)
    b732:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    b734:	2101      	movs	r1, #1
    b736:	0020      	movs	r0, r4
    b738:	4b0b      	ldr	r3, [pc, #44]	; (b768 <EncryptFRMPayload+0xbc>)
    b73a:	4798      	blx	r3
    b73c:	2800      	cmp	r0, #0
    b73e:	d1c9      	bne.n	b6d4 <EncryptFRMPayload+0x28>
    b740:	9b03      	ldr	r3, [sp, #12]
    b742:	011b      	lsls	r3, r3, #4
    b744:	18fb      	adds	r3, r7, r3
    b746:	5d07      	ldrb	r7, [r0, r4]
    b748:	5c19      	ldrb	r1, [r3, r0]
    b74a:	182a      	adds	r2, r5, r0
    b74c:	4079      	eors	r1, r7
    b74e:	9f11      	ldr	r7, [sp, #68]	; 0x44
    b750:	b2d2      	uxtb	r2, r2
    b752:	3001      	adds	r0, #1
    b754:	54b9      	strb	r1, [r7, r2]
    b756:	b2c2      	uxtb	r2, r0
    b758:	4296      	cmp	r6, r2
    b75a:	d8f4      	bhi.n	b746 <EncryptFRMPayload+0x9a>
    b75c:	e7b9      	b.n	b6d2 <EncryptFRMPayload+0x26>
    b75e:	46c0      	nop			; (mov r8, r8)
    b760:	0000a691 	.word	0x0000a691
    b764:	20000ff4 	.word	0x20000ff4
    b768:	00006c49 	.word	0x00006c49

0000b76c <UpdateTransactionCompleteCbParams>:
    b76c:	23ea      	movs	r3, #234	; 0xea
    b76e:	2201      	movs	r2, #1
    b770:	b570      	push	{r4, r5, r6, lr}
    b772:	0001      	movs	r1, r0
    b774:	4c14      	ldr	r4, [pc, #80]	; (b7c8 <UpdateTransactionCompleteCbParams+0x5c>)
    b776:	4815      	ldr	r0, [pc, #84]	; (b7cc <UpdateTransactionCompleteCbParams+0x60>)
    b778:	005b      	lsls	r3, r3, #1
    b77a:	54e2      	strb	r2, [r4, r3]
    b77c:	7842      	ldrb	r2, [r0, #1]
    b77e:	7803      	ldrb	r3, [r0, #0]
    b780:	0212      	lsls	r2, r2, #8
    b782:	431a      	orrs	r2, r3
    b784:	7883      	ldrb	r3, [r0, #2]
    b786:	041b      	lsls	r3, r3, #16
    b788:	431a      	orrs	r2, r3
    b78a:	78c3      	ldrb	r3, [r0, #3]
    b78c:	061b      	lsls	r3, r3, #24
    b78e:	4313      	orrs	r3, r2
    b790:	d010      	beq.n	b7b4 <UpdateTransactionCompleteCbParams+0x48>
    b792:	0022      	movs	r2, r4
    b794:	2504      	movs	r5, #4
    b796:	32f8      	adds	r2, #248	; 0xf8
    b798:	6812      	ldr	r2, [r2, #0]
    b79a:	422a      	tst	r2, r5
    b79c:	d00a      	beq.n	b7b4 <UpdateTransactionCompleteCbParams+0x48>
    b79e:	0022      	movs	r2, r4
    b7a0:	32fc      	adds	r2, #252	; 0xfc
    b7a2:	6810      	ldr	r0, [r2, #0]
    b7a4:	2800      	cmp	r0, #0
    b7a6:	d005      	beq.n	b7b4 <UpdateTransactionCompleteCbParams+0x48>
    b7a8:	0022      	movs	r2, r4
    b7aa:	32ff      	adds	r2, #255	; 0xff
    b7ac:	7151      	strb	r1, [r2, #5]
    b7ae:	7055      	strb	r5, [r2, #1]
    b7b0:	4907      	ldr	r1, [pc, #28]	; (b7d0 <UpdateTransactionCompleteCbParams+0x64>)
    b7b2:	4798      	blx	r3
    b7b4:	23ea      	movs	r3, #234	; 0xea
    b7b6:	005b      	lsls	r3, r3, #1
    b7b8:	5ce3      	ldrb	r3, [r4, r3]
    b7ba:	2b00      	cmp	r3, #0
    b7bc:	d002      	beq.n	b7c4 <UpdateTransactionCompleteCbParams+0x58>
    b7be:	2300      	movs	r3, #0
    b7c0:	34fc      	adds	r4, #252	; 0xfc
    b7c2:	6023      	str	r3, [r4, #0]
    b7c4:	bd70      	pop	{r4, r5, r6, pc}
    b7c6:	46c0      	nop			; (mov r8, r8)
    b7c8:	200019c4 	.word	0x200019c4
    b7cc:	20001cbc 	.word	0x20001cbc
    b7d0:	20001ac4 	.word	0x20001ac4

0000b7d4 <AssemblePacket>:
    b7d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    b7d6:	2710      	movs	r7, #16
    b7d8:	b08d      	sub	sp, #52	; 0x34
    b7da:	9306      	str	r3, [sp, #24]
    b7dc:	ab04      	add	r3, sp, #16
    b7de:	839f      	strh	r7, [r3, #28]
    b7e0:	231e      	movs	r3, #30
    b7e2:	9208      	str	r2, [sp, #32]
    b7e4:	aa04      	add	r2, sp, #16
    b7e6:	189b      	adds	r3, r3, r2
    b7e8:	2500      	movs	r5, #0
    b7ea:	2210      	movs	r2, #16
    b7ec:	ac0a      	add	r4, sp, #40	; 0x28
    b7ee:	9007      	str	r0, [sp, #28]
    b7f0:	9109      	str	r1, [sp, #36]	; 0x24
    b7f2:	32ff      	adds	r2, #255	; 0xff
    b7f4:	0029      	movs	r1, r5
    b7f6:	4eb5      	ldr	r6, [pc, #724]	; (bacc <AssemblePacket+0x2f8>)
    b7f8:	7025      	strb	r5, [r4, #0]
    b7fa:	48b5      	ldr	r0, [pc, #724]	; (bad0 <AssemblePacket+0x2fc>)
    b7fc:	801d      	strh	r5, [r3, #0]
    b7fe:	47b0      	blx	r6
    b800:	003a      	movs	r2, r7
    b802:	0029      	movs	r1, r5
    b804:	48b3      	ldr	r0, [pc, #716]	; (bad4 <AssemblePacket+0x300>)
    b806:	47b0      	blx	r6
    b808:	221f      	movs	r2, #31
    b80a:	7823      	ldrb	r3, [r4, #0]
    b80c:	9907      	ldr	r1, [sp, #28]
    b80e:	4013      	ands	r3, r2
    b810:	42a9      	cmp	r1, r5
    b812:	d043      	beq.n	b89c <AssemblePacket+0xc8>
    b814:	3a9f      	subs	r2, #159	; 0x9f
    b816:	4313      	orrs	r3, r2
    b818:	7023      	strb	r3, [r4, #0]
    b81a:	4baf      	ldr	r3, [pc, #700]	; (bad8 <AssemblePacket+0x304>)
    b81c:	3281      	adds	r2, #129	; 0x81
    b81e:	338c      	adds	r3, #140	; 0x8c
    b820:	7819      	ldrb	r1, [r3, #0]
    b822:	430a      	orrs	r2, r1
    b824:	701a      	strb	r2, [r3, #0]
    b826:	22e0      	movs	r2, #224	; 0xe0
    b828:	7823      	ldrb	r3, [r4, #0]
    b82a:	48a9      	ldr	r0, [pc, #676]	; (bad0 <AssemblePacket+0x2fc>)
    b82c:	4013      	ands	r3, r2
    b82e:	7023      	strb	r3, [r4, #0]
    b830:	4ca9      	ldr	r4, [pc, #676]	; (bad8 <AssemblePacket+0x304>)
    b832:	7403      	strb	r3, [r0, #16]
    b834:	3adc      	subs	r2, #220	; 0xdc
    b836:	4ba9      	ldr	r3, [pc, #676]	; (badc <AssemblePacket+0x308>)
    b838:	3011      	adds	r0, #17
    b83a:	1c61      	adds	r1, r4, #1
    b83c:	4798      	blx	r3
    b83e:	2315      	movs	r3, #21
    b840:	aa04      	add	r2, sp, #16
    b842:	8393      	strh	r3, [r2, #28]
    b844:	0023      	movs	r3, r4
    b846:	337c      	adds	r3, #124	; 0x7c
    b848:	781b      	ldrb	r3, [r3, #0]
    b84a:	2700      	movs	r7, #0
    b84c:	069b      	lsls	r3, r3, #26
    b84e:	d400      	bmi.n	b852 <AssemblePacket+0x7e>
    b850:	e0fd      	b.n	ba4e <AssemblePacket+0x27a>
    b852:	0023      	movs	r3, r4
    b854:	33df      	adds	r3, #223	; 0xdf
    b856:	781a      	ldrb	r2, [r3, #0]
    b858:	23ea      	movs	r3, #234	; 0xea
    b85a:	469c      	mov	ip, r3
    b85c:	44a4      	add	ip, r4
    b85e:	4663      	mov	r3, ip
    b860:	781d      	ldrb	r5, [r3, #0]
    b862:	42aa      	cmp	r2, r5
    b864:	d200      	bcs.n	b868 <AssemblePacket+0x94>
    b866:	e0f2      	b.n	ba4e <AssemblePacket+0x27a>
    b868:	0021      	movs	r1, r4
    b86a:	0026      	movs	r6, r4
    b86c:	4b9c      	ldr	r3, [pc, #624]	; (bae0 <AssemblePacket+0x30c>)
    b86e:	31c2      	adds	r1, #194	; 0xc2
    b870:	7818      	ldrb	r0, [r3, #0]
    b872:	880b      	ldrh	r3, [r1, #0]
    b874:	36d4      	adds	r6, #212	; 0xd4
    b876:	3301      	adds	r3, #1
    b878:	b29b      	uxth	r3, r3
    b87a:	800b      	strh	r3, [r1, #0]
    b87c:	7836      	ldrb	r6, [r6, #0]
    b87e:	42b3      	cmp	r3, r6
    b880:	d110      	bne.n	b8a4 <AssemblePacket+0xd0>
    b882:	0023      	movs	r3, r4
    b884:	33ed      	adds	r3, #237	; 0xed
    b886:	701f      	strb	r7, [r3, #0]
    b888:	2380      	movs	r3, #128	; 0x80
    b88a:	2040      	movs	r0, #64	; 0x40
    b88c:	348c      	adds	r4, #140	; 0x8c
    b88e:	425b      	negs	r3, r3
    b890:	7822      	ldrb	r2, [r4, #0]
    b892:	4318      	orrs	r0, r3
    b894:	3390      	adds	r3, #144	; 0x90
    b896:	4313      	orrs	r3, r2
    b898:	7023      	strb	r3, [r4, #0]
    b89a:	e02f      	b.n	b8fc <AssemblePacket+0x128>
    b89c:	2240      	movs	r2, #64	; 0x40
    b89e:	4313      	orrs	r3, r2
    b8a0:	7023      	strb	r3, [r4, #0]
    b8a2:	e7c0      	b.n	b826 <AssemblePacket+0x52>
    b8a4:	42b3      	cmp	r3, r6
    b8a6:	d929      	bls.n	b8fc <AssemblePacket+0x128>
    b8a8:	42aa      	cmp	r2, r5
    b8aa:	d100      	bne.n	b8ae <AssemblePacket+0xda>
    b8ac:	e0c9      	b.n	ba42 <AssemblePacket+0x26e>
    b8ae:	0021      	movs	r1, r4
    b8b0:	0020      	movs	r0, r4
    b8b2:	31ed      	adds	r1, #237	; 0xed
    b8b4:	780b      	ldrb	r3, [r1, #0]
    b8b6:	30d5      	adds	r0, #213	; 0xd5
    b8b8:	3301      	adds	r3, #1
    b8ba:	b2db      	uxtb	r3, r3
    b8bc:	700b      	strb	r3, [r1, #0]
    b8be:	7800      	ldrb	r0, [r0, #0]
    b8c0:	3801      	subs	r0, #1
    b8c2:	4283      	cmp	r3, r0
    b8c4:	dbe0      	blt.n	b888 <AssemblePacket+0xb4>
    b8c6:	700f      	strb	r7, [r1, #0]
    b8c8:	42aa      	cmp	r2, r5
    b8ca:	d90d      	bls.n	b8e8 <AssemblePacket+0x114>
    b8cc:	231b      	movs	r3, #27
    b8ce:	4666      	mov	r6, ip
    b8d0:	a904      	add	r1, sp, #16
    b8d2:	3a01      	subs	r2, #1
    b8d4:	185b      	adds	r3, r3, r1
    b8d6:	701a      	strb	r2, [r3, #0]
    b8d8:	251b      	movs	r5, #27
    b8da:	ab04      	add	r3, sp, #16
    b8dc:	18ed      	adds	r5, r5, r3
    b8de:	7832      	ldrb	r2, [r6, #0]
    b8e0:	782b      	ldrb	r3, [r5, #0]
    b8e2:	429a      	cmp	r2, r3
    b8e4:	d800      	bhi.n	b8e8 <AssemblePacket+0x114>
    b8e6:	e098      	b.n	ba1a <AssemblePacket+0x246>
    b8e8:	2380      	movs	r3, #128	; 0x80
    b8ea:	2040      	movs	r0, #64	; 0x40
    b8ec:	2210      	movs	r2, #16
    b8ee:	425b      	negs	r3, r3
    b8f0:	4318      	orrs	r0, r3
    b8f2:	4b79      	ldr	r3, [pc, #484]	; (bad8 <AssemblePacket+0x304>)
    b8f4:	338c      	adds	r3, #140	; 0x8c
    b8f6:	7819      	ldrb	r1, [r3, #0]
    b8f8:	430a      	orrs	r2, r1
    b8fa:	701a      	strb	r2, [r3, #0]
    b8fc:	4d76      	ldr	r5, [pc, #472]	; (bad8 <AssemblePacket+0x304>)
    b8fe:	2102      	movs	r1, #2
    b900:	002a      	movs	r2, r5
    b902:	328c      	adds	r2, #140	; 0x8c
    b904:	7813      	ldrb	r3, [r2, #0]
    b906:	420b      	tst	r3, r1
    b908:	d003      	beq.n	b912 <AssemblePacket+0x13e>
    b90a:	2420      	movs	r4, #32
    b90c:	438b      	bics	r3, r1
    b90e:	4320      	orrs	r0, r4
    b910:	7013      	strb	r3, [r2, #0]
    b912:	2310      	movs	r3, #16
    b914:	0004      	movs	r4, r0
    b916:	439c      	bics	r4, r3
    b918:	002b      	movs	r3, r5
    b91a:	33d8      	adds	r3, #216	; 0xd8
    b91c:	781b      	ldrb	r3, [r3, #0]
    b91e:	9307      	str	r3, [sp, #28]
    b920:	2b00      	cmp	r3, #0
    b922:	d003      	beq.n	b92c <AssemblePacket+0x158>
    b924:	9b06      	ldr	r3, [sp, #24]
    b926:	2b00      	cmp	r3, #0
    b928:	d000      	beq.n	b92c <AssemblePacket+0x158>
    b92a:	e092      	b.n	ba52 <AssemblePacket+0x27e>
    b92c:	230f      	movs	r3, #15
    b92e:	439c      	bics	r4, r3
    b930:	0020      	movs	r0, r4
    b932:	ac0b      	add	r4, sp, #44	; 0x2c
    b934:	8826      	ldrh	r6, [r4, #0]
    b936:	4f66      	ldr	r7, [pc, #408]	; (bad0 <AssemblePacket+0x2fc>)
    b938:	4b68      	ldr	r3, [pc, #416]	; (badc <AssemblePacket+0x308>)
    b93a:	55b8      	strb	r0, [r7, r6]
    b93c:	1c70      	adds	r0, r6, #1
    b93e:	b280      	uxth	r0, r0
    b940:	19c0      	adds	r0, r0, r7
    b942:	2202      	movs	r2, #2
    b944:	4967      	ldr	r1, [pc, #412]	; (bae4 <AssemblePacket+0x310>)
    b946:	4798      	blx	r3
    b948:	9b07      	ldr	r3, [sp, #28]
    b94a:	3603      	adds	r6, #3
    b94c:	8026      	strh	r6, [r4, #0]
    b94e:	2b00      	cmp	r3, #0
    b950:	d100      	bne.n	b954 <AssemblePacket+0x180>
    b952:	e087      	b.n	ba64 <AssemblePacket+0x290>
    b954:	9b06      	ldr	r3, [sp, #24]
    b956:	2b00      	cmp	r3, #0
    b958:	d004      	beq.n	b964 <AssemblePacket+0x190>
    b95a:	2201      	movs	r2, #1
    b95c:	0021      	movs	r1, r4
    b95e:	0038      	movs	r0, r7
    b960:	4b61      	ldr	r3, [pc, #388]	; (bae8 <AssemblePacket+0x314>)
    b962:	4798      	blx	r3
    b964:	466a      	mov	r2, sp
    b966:	2124      	movs	r1, #36	; 0x24
    b968:	1852      	adds	r2, r2, r1
    b96a:	8823      	ldrh	r3, [r4, #0]
    b96c:	7812      	ldrb	r2, [r2, #0]
    b96e:	1c5e      	adds	r6, r3, #1
    b970:	54fa      	strb	r2, [r7, r3]
    b972:	9b06      	ldr	r3, [sp, #24]
    b974:	b2b6      	uxth	r6, r6
    b976:	8026      	strh	r6, [r4, #0]
    b978:	2b00      	cmp	r3, #0
    b97a:	d100      	bne.n	b97e <AssemblePacket+0x1aa>
    b97c:	e076      	b.n	ba6c <AssemblePacket+0x298>
    b97e:	001a      	movs	r2, r3
    b980:	19b8      	adds	r0, r7, r6
    b982:	9908      	ldr	r1, [sp, #32]
    b984:	4b55      	ldr	r3, [pc, #340]	; (badc <AssemblePacket+0x308>)
    b986:	4798      	blx	r3
    b988:	466b      	mov	r3, sp
    b98a:	7e19      	ldrb	r1, [r3, #24]
    b98c:	682b      	ldr	r3, [r5, #0]
    b98e:	b2f6      	uxtb	r6, r6
    b990:	0a18      	lsrs	r0, r3, #8
    b992:	792b      	ldrb	r3, [r5, #4]
    b994:	1d2a      	adds	r2, r5, #4
    b996:	061b      	lsls	r3, r3, #24
    b998:	4303      	orrs	r3, r0
    b99a:	9304      	str	r3, [sp, #16]
    b99c:	2301      	movs	r3, #1
    b99e:	9301      	str	r3, [sp, #4]
    b9a0:	4b52      	ldr	r3, [pc, #328]	; (baec <AssemblePacket+0x318>)
    b9a2:	9703      	str	r7, [sp, #12]
    b9a4:	9602      	str	r6, [sp, #8]
    b9a6:	9300      	str	r3, [sp, #0]
    b9a8:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
    b9aa:	9808      	ldr	r0, [sp, #32]
    b9ac:	2200      	movs	r2, #0
    b9ae:	4c50      	ldr	r4, [pc, #320]	; (baf0 <AssemblePacket+0x31c>)
    b9b0:	47a0      	blx	r4
    b9b2:	2800      	cmp	r0, #0
    b9b4:	d002      	beq.n	b9bc <AssemblePacket+0x1e8>
    b9b6:	2020      	movs	r0, #32
    b9b8:	4b4e      	ldr	r3, [pc, #312]	; (baf4 <AssemblePacket+0x320>)
    b9ba:	4798      	blx	r3
    b9bc:	aa0b      	add	r2, sp, #44	; 0x2c
    b9be:	8813      	ldrh	r3, [r2, #0]
    b9c0:	9906      	ldr	r1, [sp, #24]
    b9c2:	18cb      	adds	r3, r1, r3
    b9c4:	8013      	strh	r3, [r2, #0]
    b9c6:	4c44      	ldr	r4, [pc, #272]	; (bad8 <AssemblePacket+0x304>)
    b9c8:	ae0b      	add	r6, sp, #44	; 0x2c
    b9ca:	6823      	ldr	r3, [r4, #0]
    b9cc:	8832      	ldrh	r2, [r6, #0]
    b9ce:	0a18      	lsrs	r0, r3, #8
    b9d0:	7923      	ldrb	r3, [r4, #4]
    b9d2:	1d21      	adds	r1, r4, #4
    b9d4:	061b      	lsls	r3, r3, #24
    b9d6:	4303      	orrs	r3, r0
    b9d8:	9300      	str	r3, [sp, #0]
    b9da:	3a10      	subs	r2, #16
    b9dc:	b2d2      	uxtb	r2, r2
    b9de:	2349      	movs	r3, #73	; 0x49
    b9e0:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
    b9e2:	2000      	movs	r0, #0
    b9e4:	4d44      	ldr	r5, [pc, #272]	; (baf8 <AssemblePacket+0x324>)
    b9e6:	47a8      	blx	r5
    b9e8:	4f39      	ldr	r7, [pc, #228]	; (bad0 <AssemblePacket+0x2fc>)
    b9ea:	2210      	movs	r2, #16
    b9ec:	4939      	ldr	r1, [pc, #228]	; (bad4 <AssemblePacket+0x300>)
    b9ee:	0038      	movs	r0, r7
    b9f0:	4b3a      	ldr	r3, [pc, #232]	; (badc <AssemblePacket+0x308>)
    b9f2:	4798      	blx	r3
    b9f4:	7833      	ldrb	r3, [r6, #0]
    b9f6:	4a37      	ldr	r2, [pc, #220]	; (bad4 <AssemblePacket+0x300>)
    b9f8:	9300      	str	r3, [sp, #0]
    b9fa:	2102      	movs	r1, #2
    b9fc:	003b      	movs	r3, r7
    b9fe:	4d3f      	ldr	r5, [pc, #252]	; (bafc <AssemblePacket+0x328>)
    ba00:	483f      	ldr	r0, [pc, #252]	; (bb00 <AssemblePacket+0x32c>)
    ba02:	47a8      	blx	r5
    ba04:	8836      	ldrh	r6, [r6, #0]
    ba06:	2204      	movs	r2, #4
    ba08:	19f0      	adds	r0, r6, r7
    ba0a:	4932      	ldr	r1, [pc, #200]	; (bad4 <AssemblePacket+0x300>)
    ba0c:	4b33      	ldr	r3, [pc, #204]	; (badc <AssemblePacket+0x308>)
    ba0e:	4798      	blx	r3
    ba10:	3e0c      	subs	r6, #12
    ba12:	34c6      	adds	r4, #198	; 0xc6
    ba14:	8026      	strh	r6, [r4, #0]
    ba16:	b00d      	add	sp, #52	; 0x34
    ba18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ba1a:	0029      	movs	r1, r5
    ba1c:	2010      	movs	r0, #16
    ba1e:	4f39      	ldr	r7, [pc, #228]	; (bb04 <AssemblePacket+0x330>)
    ba20:	47b8      	blx	r7
    ba22:	2808      	cmp	r0, #8
    ba24:	d000      	beq.n	ba28 <AssemblePacket+0x254>
    ba26:	e75f      	b.n	b8e8 <AssemblePacket+0x114>
    ba28:	0029      	movs	r1, r5
    ba2a:	3009      	adds	r0, #9
    ba2c:	47b8      	blx	r7
    ba2e:	782b      	ldrb	r3, [r5, #0]
    ba30:	2808      	cmp	r0, #8
    ba32:	d047      	beq.n	bac4 <AssemblePacket+0x2f0>
    ba34:	7832      	ldrb	r2, [r6, #0]
    ba36:	429a      	cmp	r2, r3
    ba38:	d300      	bcc.n	ba3c <AssemblePacket+0x268>
    ba3a:	e74d      	b.n	b8d8 <AssemblePacket+0x104>
    ba3c:	3b01      	subs	r3, #1
    ba3e:	702b      	strb	r3, [r5, #0]
    ba40:	e74a      	b.n	b8d8 <AssemblePacket+0x104>
    ba42:	800f      	strh	r7, [r1, #0]
    ba44:	2210      	movs	r2, #16
    ba46:	348c      	adds	r4, #140	; 0x8c
    ba48:	7823      	ldrb	r3, [r4, #0]
    ba4a:	4393      	bics	r3, r2
    ba4c:	e724      	b.n	b898 <AssemblePacket+0xc4>
    ba4e:	2000      	movs	r0, #0
    ba50:	e7f8      	b.n	ba44 <AssemblePacket+0x270>
    ba52:	4b2d      	ldr	r3, [pc, #180]	; (bb08 <AssemblePacket+0x334>)
    ba54:	4798      	blx	r3
    ba56:	220f      	movs	r2, #15
    ba58:	0003      	movs	r3, r0
    ba5a:	0020      	movs	r0, r4
    ba5c:	4013      	ands	r3, r2
    ba5e:	4390      	bics	r0, r2
    ba60:	4318      	orrs	r0, r3
    ba62:	e766      	b.n	b932 <AssemblePacket+0x15e>
    ba64:	9b06      	ldr	r3, [sp, #24]
    ba66:	2b00      	cmp	r3, #0
    ba68:	d000      	beq.n	ba6c <AssemblePacket+0x298>
    ba6a:	e77b      	b.n	b964 <AssemblePacket+0x190>
    ba6c:	4d1a      	ldr	r5, [pc, #104]	; (bad8 <AssemblePacket+0x304>)
    ba6e:	002b      	movs	r3, r5
    ba70:	33d8      	adds	r3, #216	; 0xd8
    ba72:	781b      	ldrb	r3, [r3, #0]
    ba74:	2b00      	cmp	r3, #0
    ba76:	d0a6      	beq.n	b9c6 <AssemblePacket+0x1f2>
    ba78:	261e      	movs	r6, #30
    ba7a:	ab04      	add	r3, sp, #16
    ba7c:	18f6      	adds	r6, r6, r3
    ba7e:	2200      	movs	r2, #0
    ba80:	0031      	movs	r1, r6
    ba82:	4822      	ldr	r0, [pc, #136]	; (bb0c <AssemblePacket+0x338>)
    ba84:	4b18      	ldr	r3, [pc, #96]	; (bae8 <AssemblePacket+0x314>)
    ba86:	4798      	blx	r3
    ba88:	682b      	ldr	r3, [r5, #0]
    ba8a:	7831      	ldrb	r1, [r6, #0]
    ba8c:	0a18      	lsrs	r0, r3, #8
    ba8e:	792b      	ldrb	r3, [r5, #4]
    ba90:	9703      	str	r7, [sp, #12]
    ba92:	061b      	lsls	r3, r3, #24
    ba94:	4303      	orrs	r3, r0
    ba96:	9304      	str	r3, [sp, #16]
    ba98:	7823      	ldrb	r3, [r4, #0]
    ba9a:	1d2a      	adds	r2, r5, #4
    ba9c:	9302      	str	r3, [sp, #8]
    ba9e:	2302      	movs	r3, #2
    baa0:	9301      	str	r3, [sp, #4]
    baa2:	4b17      	ldr	r3, [pc, #92]	; (bb00 <AssemblePacket+0x32c>)
    baa4:	4819      	ldr	r0, [pc, #100]	; (bb0c <AssemblePacket+0x338>)
    baa6:	9300      	str	r3, [sp, #0]
    baa8:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
    baaa:	4d11      	ldr	r5, [pc, #68]	; (baf0 <AssemblePacket+0x31c>)
    baac:	2200      	movs	r2, #0
    baae:	47a8      	blx	r5
    bab0:	2800      	cmp	r0, #0
    bab2:	d002      	beq.n	baba <AssemblePacket+0x2e6>
    bab4:	2020      	movs	r0, #32
    bab6:	4b0f      	ldr	r3, [pc, #60]	; (baf4 <AssemblePacket+0x320>)
    bab8:	4798      	blx	r3
    baba:	8823      	ldrh	r3, [r4, #0]
    babc:	8832      	ldrh	r2, [r6, #0]
    babe:	189b      	adds	r3, r3, r2
    bac0:	8023      	strh	r3, [r4, #0]
    bac2:	e780      	b.n	b9c6 <AssemblePacket+0x1f2>
    bac4:	34df      	adds	r4, #223	; 0xdf
    bac6:	7023      	strb	r3, [r4, #0]
    bac8:	e70e      	b.n	b8e8 <AssemblePacket+0x114>
    baca:	46c0      	nop			; (mov r8, r8)
    bacc:	000135cd 	.word	0x000135cd
    bad0:	20001ba9 	.word	0x20001ba9
    bad4:	20000ff4 	.word	0x20000ff4
    bad8:	200019c4 	.word	0x200019c4
    badc:	00013549 	.word	0x00013549
    bae0:	0001ae74 	.word	0x0001ae74
    bae4:	20001a44 	.word	0x20001a44
    bae8:	0000a3a5 	.word	0x0000a3a5
    baec:	200019f9 	.word	0x200019f9
    baf0:	0000b6ad 	.word	0x0000b6ad
    baf4:	0000b76d 	.word	0x0000b76d
    baf8:	0000a691 	.word	0x0000a691
    bafc:	00006c81 	.word	0x00006c81
    bb00:	200019e9 	.word	0x200019e9
    bb04:	0000698d 	.word	0x0000698d
    bb08:	0000a2a1 	.word	0x0000a2a1
    bb0c:	20001cc4 	.word	0x20001cc4

0000bb10 <UpdateRxDataAvailableCbParams>:
    bb10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bb12:	4e0f      	ldr	r6, [pc, #60]	; (bb50 <UpdateRxDataAvailableCbParams+0x40>)
    bb14:	7874      	ldrb	r4, [r6, #1]
    bb16:	7835      	ldrb	r5, [r6, #0]
    bb18:	0224      	lsls	r4, r4, #8
    bb1a:	432c      	orrs	r4, r5
    bb1c:	78b5      	ldrb	r5, [r6, #2]
    bb1e:	042d      	lsls	r5, r5, #16
    bb20:	432c      	orrs	r4, r5
    bb22:	78f5      	ldrb	r5, [r6, #3]
    bb24:	062d      	lsls	r5, r5, #24
    bb26:	4325      	orrs	r5, r4
    bb28:	d011      	beq.n	bb4e <UpdateRxDataAvailableCbParams+0x3e>
    bb2a:	4c0a      	ldr	r4, [pc, #40]	; (bb54 <UpdateRxDataAvailableCbParams+0x44>)
    bb2c:	2702      	movs	r7, #2
    bb2e:	0026      	movs	r6, r4
    bb30:	36f8      	adds	r6, #248	; 0xf8
    bb32:	6836      	ldr	r6, [r6, #0]
    bb34:	423e      	tst	r6, r7
    bb36:	d00a      	beq.n	bb4e <UpdateRxDataAvailableCbParams+0x3e>
    bb38:	0026      	movs	r6, r4
    bb3a:	34fc      	adds	r4, #252	; 0xfc
    bb3c:	36ff      	adds	r6, #255	; 0xff
    bb3e:	60a0      	str	r0, [r4, #8]
    bb40:	60e1      	str	r1, [r4, #12]
    bb42:	7077      	strb	r7, [r6, #1]
    bb44:	7372      	strb	r2, [r6, #13]
    bb46:	73b3      	strb	r3, [r6, #14]
    bb48:	4903      	ldr	r1, [pc, #12]	; (bb58 <UpdateRxDataAvailableCbParams+0x48>)
    bb4a:	6820      	ldr	r0, [r4, #0]
    bb4c:	47a8      	blx	r5
    bb4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bb50:	20001cbc 	.word	0x20001cbc
    bb54:	200019c4 	.word	0x200019c4
    bb58:	20001ac4 	.word	0x20001ac4

0000bb5c <LorawanNotifyAppOnRxdone>:
    bb5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bb5e:	4c25      	ldr	r4, [pc, #148]	; (bbf4 <LorawanNotifyAppOnRxdone+0x98>)
    bb60:	0007      	movs	r7, r0
    bb62:	0023      	movs	r3, r4
    bb64:	33f4      	adds	r3, #244	; 0xf4
    bb66:	781b      	ldrb	r3, [r3, #0]
    bb68:	000d      	movs	r5, r1
    bb6a:	0016      	movs	r6, r2
    bb6c:	2b01      	cmp	r3, #1
    bb6e:	d136      	bne.n	bbde <LorawanNotifyAppOnRxdone+0x82>
    bb70:	0022      	movs	r2, r4
    bb72:	210e      	movs	r1, #14
    bb74:	327c      	adds	r2, #124	; 0x7c
    bb76:	7813      	ldrb	r3, [r2, #0]
    bb78:	438b      	bics	r3, r1
    bb7a:	7013      	strb	r3, [r2, #0]
    bb7c:	491e      	ldr	r1, [pc, #120]	; (bbf8 <LorawanNotifyAppOnRxdone+0x9c>)
    bb7e:	784a      	ldrb	r2, [r1, #1]
    bb80:	780b      	ldrb	r3, [r1, #0]
    bb82:	0212      	lsls	r2, r2, #8
    bb84:	431a      	orrs	r2, r3
    bb86:	788b      	ldrb	r3, [r1, #2]
    bb88:	041b      	lsls	r3, r3, #16
    bb8a:	431a      	orrs	r2, r3
    bb8c:	78cb      	ldrb	r3, [r1, #3]
    bb8e:	061b      	lsls	r3, r3, #24
    bb90:	4313      	orrs	r3, r2
    bb92:	d023      	beq.n	bbdc <LorawanNotifyAppOnRxdone+0x80>
    bb94:	0022      	movs	r2, r4
    bb96:	2120      	movs	r1, #32
    bb98:	328c      	adds	r2, #140	; 0x8c
    bb9a:	7813      	ldrb	r3, [r2, #0]
    bb9c:	438b      	bics	r3, r1
    bb9e:	7013      	strb	r3, [r2, #0]
    bba0:	0023      	movs	r3, r4
    bba2:	33f4      	adds	r3, #244	; 0xf4
    bba4:	781b      	ldrb	r3, [r3, #0]
    bba6:	7878      	ldrb	r0, [r7, #1]
    bba8:	469c      	mov	ip, r3
    bbaa:	78fa      	ldrb	r2, [r7, #3]
    bbac:	78b9      	ldrb	r1, [r7, #2]
    bbae:	793b      	ldrb	r3, [r7, #4]
    bbb0:	4667      	mov	r7, ip
    bbb2:	0209      	lsls	r1, r1, #8
    bbb4:	4301      	orrs	r1, r0
    bbb6:	0410      	lsls	r0, r2, #16
    bbb8:	4308      	orrs	r0, r1
    bbba:	061b      	lsls	r3, r3, #24
    bbbc:	4318      	orrs	r0, r3
    bbbe:	0032      	movs	r2, r6
    bbc0:	2308      	movs	r3, #8
    bbc2:	0029      	movs	r1, r5
    bbc4:	2f04      	cmp	r7, #4
    bbc6:	d112      	bne.n	bbee <LorawanNotifyAppOnRxdone+0x92>
    bbc8:	4d0c      	ldr	r5, [pc, #48]	; (bbfc <LorawanNotifyAppOnRxdone+0xa0>)
    bbca:	47a8      	blx	r5
    bbcc:	23ea      	movs	r3, #234	; 0xea
    bbce:	005b      	lsls	r3, r3, #1
    bbd0:	5ce3      	ldrb	r3, [r4, r3]
    bbd2:	2b00      	cmp	r3, #0
    bbd4:	d102      	bne.n	bbdc <LorawanNotifyAppOnRxdone+0x80>
    bbd6:	2008      	movs	r0, #8
    bbd8:	4b09      	ldr	r3, [pc, #36]	; (bc00 <LorawanNotifyAppOnRxdone+0xa4>)
    bbda:	4798      	blx	r3
    bbdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bbde:	2b04      	cmp	r3, #4
    bbe0:	d1cc      	bne.n	bb7c <LorawanNotifyAppOnRxdone+0x20>
    bbe2:	0023      	movs	r3, r4
    bbe4:	33e8      	adds	r3, #232	; 0xe8
    bbe6:	7818      	ldrb	r0, [r3, #0]
    bbe8:	4b06      	ldr	r3, [pc, #24]	; (bc04 <LorawanNotifyAppOnRxdone+0xa8>)
    bbea:	4798      	blx	r3
    bbec:	e7c6      	b.n	bb7c <LorawanNotifyAppOnRxdone+0x20>
    bbee:	4d06      	ldr	r5, [pc, #24]	; (bc08 <LorawanNotifyAppOnRxdone+0xac>)
    bbf0:	47a8      	blx	r5
    bbf2:	e7eb      	b.n	bbcc <LorawanNotifyAppOnRxdone+0x70>
    bbf4:	200019c4 	.word	0x200019c4
    bbf8:	20001cbc 	.word	0x20001cbc
    bbfc:	0000e1e1 	.word	0x0000e1e1
    bc00:	0000b76d 	.word	0x0000b76d
    bc04:	000083d9 	.word	0x000083d9
    bc08:	0000bb11 	.word	0x0000bb11

0000bc0c <LorawanSetReceiveWindow2Parameters>:
    bc0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    bc0e:	466b      	mov	r3, sp
    bc10:	1cdd      	adds	r5, r3, #3
    bc12:	9001      	str	r0, [sp, #4]
    bc14:	7029      	strb	r1, [r5, #0]
    bc16:	2001      	movs	r0, #1
    bc18:	a901      	add	r1, sp, #4
    bc1a:	4c09      	ldr	r4, [pc, #36]	; (bc40 <LorawanSetReceiveWindow2Parameters+0x34>)
    bc1c:	47a0      	blx	r4
    bc1e:	2808      	cmp	r0, #8
    bc20:	d002      	beq.n	bc28 <LorawanSetReceiveWindow2Parameters+0x1c>
    bc22:	240a      	movs	r4, #10
    bc24:	0020      	movs	r0, r4
    bc26:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    bc28:	0029      	movs	r1, r5
    bc2a:	200f      	movs	r0, #15
    bc2c:	47a0      	blx	r4
    bc2e:	0004      	movs	r4, r0
    bc30:	2808      	cmp	r0, #8
    bc32:	d1f6      	bne.n	bc22 <LorawanSetReceiveWindow2Parameters+0x16>
    bc34:	7829      	ldrb	r1, [r5, #0]
    bc36:	9801      	ldr	r0, [sp, #4]
    bc38:	4b02      	ldr	r3, [pc, #8]	; (bc44 <LorawanSetReceiveWindow2Parameters+0x38>)
    bc3a:	4798      	blx	r3
    bc3c:	e7f2      	b.n	bc24 <LorawanSetReceiveWindow2Parameters+0x18>
    bc3e:	46c0      	nop			; (mov r8, r8)
    bc40:	0000698d 	.word	0x0000698d
    bc44:	0000ac21 	.word	0x0000ac21

0000bc48 <LorawanSetFrequency>:
    bc48:	b507      	push	{r0, r1, r2, lr}
    bc4a:	466b      	mov	r3, sp
    bc4c:	9100      	str	r1, [sp, #0]
    bc4e:	7118      	strb	r0, [r3, #4]
    bc50:	4669      	mov	r1, sp
    bc52:	2000      	movs	r0, #0
    bc54:	4b01      	ldr	r3, [pc, #4]	; (bc5c <LorawanSetFrequency+0x14>)
    bc56:	4798      	blx	r3
    bc58:	bd0e      	pop	{r1, r2, r3, pc}
    bc5a:	46c0      	nop			; (mov r8, r8)
    bc5c:	00006a7d 	.word	0x00006a7d

0000bc60 <LorawanGetReceiveWindow2Parameters>:
    bc60:	4a06      	ldr	r2, [pc, #24]	; (bc7c <LorawanGetReceiveWindow2Parameters+0x1c>)
    bc62:	0013      	movs	r3, r2
    bc64:	336e      	adds	r3, #110	; 0x6e
    bc66:	781b      	ldrb	r3, [r3, #0]
    bc68:	7103      	strb	r3, [r0, #4]
    bc6a:	0013      	movs	r3, r2
    bc6c:	326c      	adds	r2, #108	; 0x6c
    bc6e:	336a      	adds	r3, #106	; 0x6a
    bc70:	8819      	ldrh	r1, [r3, #0]
    bc72:	8813      	ldrh	r3, [r2, #0]
    bc74:	041b      	lsls	r3, r3, #16
    bc76:	430b      	orrs	r3, r1
    bc78:	6003      	str	r3, [r0, #0]
    bc7a:	4770      	bx	lr
    bc7c:	200019c4 	.word	0x200019c4

0000bc80 <LORAWAN_GetAttr>:
    bc80:	b530      	push	{r4, r5, lr}
    bc82:	000b      	movs	r3, r1
    bc84:	b085      	sub	sp, #20
    bc86:	0014      	movs	r4, r2
    bc88:	2838      	cmp	r0, #56	; 0x38
    bc8a:	d83a      	bhi.n	bd02 <LORAWAN_GetAttr+0x82>
    bc8c:	f004 fb7a 	bl	10384 <__gnu_thumb1_case_uhi>
    bc90:	005b003c 	.word	0x005b003c
    bc94:	006f005f 	.word	0x006f005f
    bc98:	006b0067 	.word	0x006b0067
    bc9c:	00780073 	.word	0x00780073
    bca0:	007f007c 	.word	0x007f007c
    bca4:	00860082 	.word	0x00860082
    bca8:	00910089 	.word	0x00910089
    bcac:	00970094 	.word	0x00970094
    bcb0:	009f009c 	.word	0x009f009c
    bcb4:	00a500a2 	.word	0x00a500a2
    bcb8:	00d100a8 	.word	0x00d100a8
    bcbc:	00ab00ae 	.word	0x00ab00ae
    bcc0:	00d800de 	.word	0x00d800de
    bcc4:	00c700cc 	.word	0x00c700cc
    bcc8:	003900c0 	.word	0x003900c0
    bccc:	00ba008e 	.word	0x00ba008e
    bcd0:	00b700be 	.word	0x00b700be
    bcd4:	00d500b4 	.word	0x00d500b4
    bcd8:	004200db 	.word	0x004200db
    bcdc:	00440042 	.word	0x00440042
    bce0:	010f00e7 	.word	0x010f00e7
    bce4:	00f90106 	.word	0x00f90106
    bce8:	0039011c 	.word	0x0039011c
    bcec:	012a0152 	.word	0x012a0152
    bcf0:	0133012e 	.word	0x0133012e
    bcf4:	013d0138 	.word	0x013d0138
    bcf8:	01440141 	.word	0x01440141
    bcfc:	014f0147 	.word	0x014f0147
    bd00:	0156      	.short	0x0156
    bd02:	200a      	movs	r0, #10
    bd04:	b005      	add	sp, #20
    bd06:	bd30      	pop	{r4, r5, pc}
    bd08:	2208      	movs	r2, #8
    bd0a:	498f      	ldr	r1, [pc, #572]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bd0c:	315d      	adds	r1, #93	; 0x5d
    bd0e:	0020      	movs	r0, r4
    bd10:	4b8e      	ldr	r3, [pc, #568]	; (bf4c <LORAWAN_GetAttr+0x2cc>)
    bd12:	4798      	blx	r3
    bd14:	2008      	movs	r0, #8
    bd16:	e7f5      	b.n	bd04 <LORAWAN_GetAttr+0x84>
    bd18:	4669      	mov	r1, sp
    bd1a:	4b8d      	ldr	r3, [pc, #564]	; (bf50 <LORAWAN_GetAttr+0x2d0>)
    bd1c:	201d      	movs	r0, #29
    bd1e:	4798      	blx	r3
    bd20:	4b89      	ldr	r3, [pc, #548]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bd22:	a902      	add	r1, sp, #8
    bd24:	33fe      	adds	r3, #254	; 0xfe
    bd26:	8adb      	ldrh	r3, [r3, #22]
    bd28:	2208      	movs	r2, #8
    bd2a:	808b      	strh	r3, [r1, #4]
    bd2c:	466b      	mov	r3, sp
    bd2e:	791b      	ldrb	r3, [r3, #4]
    bd30:	718b      	strb	r3, [r1, #6]
    bd32:	466b      	mov	r3, sp
    bd34:	881b      	ldrh	r3, [r3, #0]
    bd36:	800b      	strh	r3, [r1, #0]
    bd38:	466b      	mov	r3, sp
    bd3a:	885b      	ldrh	r3, [r3, #2]
    bd3c:	804b      	strh	r3, [r1, #2]
    bd3e:	466b      	mov	r3, sp
    bd40:	795b      	ldrb	r3, [r3, #5]
    bd42:	71cb      	strb	r3, [r1, #7]
    bd44:	e7e3      	b.n	bd0e <LORAWAN_GetAttr+0x8e>
    bd46:	4980      	ldr	r1, [pc, #512]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bd48:	2208      	movs	r2, #8
    bd4a:	3155      	adds	r1, #85	; 0x55
    bd4c:	e7df      	b.n	bd0e <LORAWAN_GetAttr+0x8e>
    bd4e:	4b7e      	ldr	r3, [pc, #504]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bd50:	681a      	ldr	r2, [r3, #0]
    bd52:	791b      	ldrb	r3, [r3, #4]
    bd54:	0a12      	lsrs	r2, r2, #8
    bd56:	061b      	lsls	r3, r3, #24
    bd58:	4313      	orrs	r3, r2
    bd5a:	6023      	str	r3, [r4, #0]
    bd5c:	e7da      	b.n	bd14 <LORAWAN_GetAttr+0x94>
    bd5e:	497a      	ldr	r1, [pc, #488]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bd60:	2210      	movs	r2, #16
    bd62:	3105      	adds	r1, #5
    bd64:	e7d3      	b.n	bd0e <LORAWAN_GetAttr+0x8e>
    bd66:	4978      	ldr	r1, [pc, #480]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bd68:	2210      	movs	r2, #16
    bd6a:	3115      	adds	r1, #21
    bd6c:	e7cf      	b.n	bd0e <LORAWAN_GetAttr+0x8e>
    bd6e:	4976      	ldr	r1, [pc, #472]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bd70:	2210      	movs	r2, #16
    bd72:	3145      	adds	r1, #69	; 0x45
    bd74:	e7cb      	b.n	bd0e <LORAWAN_GetAttr+0x8e>
    bd76:	4b74      	ldr	r3, [pc, #464]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bd78:	337c      	adds	r3, #124	; 0x7c
    bd7a:	781b      	ldrb	r3, [r3, #0]
    bd7c:	069b      	lsls	r3, r3, #26
    bd7e:	e039      	b.n	bdf4 <LORAWAN_GetAttr+0x174>
    bd80:	4b71      	ldr	r3, [pc, #452]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bd82:	33df      	adds	r3, #223	; 0xdf
    bd84:	781b      	ldrb	r3, [r3, #0]
    bd86:	e01d      	b.n	bdc4 <LORAWAN_GetAttr+0x144>
    bd88:	4b6f      	ldr	r3, [pc, #444]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bd8a:	33e1      	adds	r3, #225	; 0xe1
    bd8c:	e7fa      	b.n	bd84 <LORAWAN_GetAttr+0x104>
    bd8e:	4b6e      	ldr	r3, [pc, #440]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bd90:	33f7      	adds	r3, #247	; 0xf7
    bd92:	e7f7      	b.n	bd84 <LORAWAN_GetAttr+0x104>
    bd94:	4b6c      	ldr	r3, [pc, #432]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bd96:	3304      	adds	r3, #4
    bd98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    bd9a:	e7de      	b.n	bd5a <LORAWAN_GetAttr+0xda>
    bd9c:	4b6a      	ldr	r3, [pc, #424]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bd9e:	3308      	adds	r3, #8
    bda0:	e7fa      	b.n	bd98 <LORAWAN_GetAttr+0x118>
    bda2:	4b69      	ldr	r3, [pc, #420]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bda4:	33c8      	adds	r3, #200	; 0xc8
    bda6:	881b      	ldrh	r3, [r3, #0]
    bda8:	8023      	strh	r3, [r4, #0]
    bdaa:	e7b3      	b.n	bd14 <LORAWAN_GetAttr+0x94>
    bdac:	4b66      	ldr	r3, [pc, #408]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bdae:	33ca      	adds	r3, #202	; 0xca
    bdb0:	e7f9      	b.n	bda6 <LORAWAN_GetAttr+0x126>
    bdb2:	4b65      	ldr	r3, [pc, #404]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bdb4:	33cc      	adds	r3, #204	; 0xcc
    bdb6:	e7f6      	b.n	bda6 <LORAWAN_GetAttr+0x126>
    bdb8:	4b63      	ldr	r3, [pc, #396]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bdba:	33ce      	adds	r3, #206	; 0xce
    bdbc:	e7f3      	b.n	bda6 <LORAWAN_GetAttr+0x126>
    bdbe:	4b62      	ldr	r3, [pc, #392]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bdc0:	33d0      	adds	r3, #208	; 0xd0
    bdc2:	881b      	ldrh	r3, [r3, #0]
    bdc4:	7023      	strb	r3, [r4, #0]
    bdc6:	e7a5      	b.n	bd14 <LORAWAN_GetAttr+0x94>
    bdc8:	4b5f      	ldr	r3, [pc, #380]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bdca:	33d4      	adds	r3, #212	; 0xd4
    bdcc:	e7da      	b.n	bd84 <LORAWAN_GetAttr+0x104>
    bdce:	4b5e      	ldr	r3, [pc, #376]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bdd0:	33d5      	adds	r3, #213	; 0xd5
    bdd2:	e7d7      	b.n	bd84 <LORAWAN_GetAttr+0x104>
    bdd4:	4b5c      	ldr	r3, [pc, #368]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bdd6:	33d2      	adds	r3, #210	; 0xd2
    bdd8:	e7e5      	b.n	bda6 <LORAWAN_GetAttr+0x126>
    bdda:	4b5b      	ldr	r3, [pc, #364]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bddc:	33da      	adds	r3, #218	; 0xda
    bdde:	e7d1      	b.n	bd84 <LORAWAN_GetAttr+0x104>
    bde0:	4b59      	ldr	r3, [pc, #356]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bde2:	33d9      	adds	r3, #217	; 0xd9
    bde4:	e7ce      	b.n	bd84 <LORAWAN_GetAttr+0x104>
    bde6:	4b58      	ldr	r3, [pc, #352]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bde8:	33e0      	adds	r3, #224	; 0xe0
    bdea:	e7cb      	b.n	bd84 <LORAWAN_GetAttr+0x104>
    bdec:	4b56      	ldr	r3, [pc, #344]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bdee:	337c      	adds	r3, #124	; 0x7c
    bdf0:	781b      	ldrb	r3, [r3, #0]
    bdf2:	06db      	lsls	r3, r3, #27
    bdf4:	0fdb      	lsrs	r3, r3, #31
    bdf6:	e7e5      	b.n	bdc4 <LORAWAN_GetAttr+0x144>
    bdf8:	4b53      	ldr	r3, [pc, #332]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bdfa:	33de      	adds	r3, #222	; 0xde
    bdfc:	e7c2      	b.n	bd84 <LORAWAN_GetAttr+0x104>
    bdfe:	4b52      	ldr	r3, [pc, #328]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    be00:	33dd      	adds	r3, #221	; 0xdd
    be02:	e7bf      	b.n	bd84 <LORAWAN_GetAttr+0x104>
    be04:	4b50      	ldr	r3, [pc, #320]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    be06:	3390      	adds	r3, #144	; 0x90
    be08:	781b      	ldrb	r3, [r3, #0]
    be0a:	e7cd      	b.n	bda8 <LORAWAN_GetAttr+0x128>
    be0c:	4b4e      	ldr	r3, [pc, #312]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    be0e:	e7c3      	b.n	bd98 <LORAWAN_GetAttr+0x118>
    be10:	2016      	movs	r0, #22
    be12:	781b      	ldrb	r3, [r3, #0]
    be14:	a902      	add	r1, sp, #8
    be16:	700b      	strb	r3, [r1, #0]
    be18:	4b4e      	ldr	r3, [pc, #312]	; (bf54 <LORAWAN_GetAttr+0x2d4>)
    be1a:	4798      	blx	r3
    be1c:	e77a      	b.n	bd14 <LORAWAN_GetAttr+0x94>
    be1e:	781b      	ldrb	r3, [r3, #0]
    be20:	a902      	add	r1, sp, #8
    be22:	700b      	strb	r3, [r1, #0]
    be24:	2012      	movs	r0, #18
    be26:	e7f7      	b.n	be18 <LORAWAN_GetAttr+0x198>
    be28:	781b      	ldrb	r3, [r3, #0]
    be2a:	a902      	add	r1, sp, #8
    be2c:	700b      	strb	r3, [r1, #0]
    be2e:	2000      	movs	r0, #0
    be30:	e7f2      	b.n	be18 <LORAWAN_GetAttr+0x198>
    be32:	0010      	movs	r0, r2
    be34:	4b48      	ldr	r3, [pc, #288]	; (bf58 <LORAWAN_GetAttr+0x2d8>)
    be36:	4798      	blx	r3
    be38:	e76c      	b.n	bd14 <LORAWAN_GetAttr+0x94>
    be3a:	4b43      	ldr	r3, [pc, #268]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    be3c:	33f6      	adds	r3, #246	; 0xf6
    be3e:	e7a1      	b.n	bd84 <LORAWAN_GetAttr+0x104>
    be40:	4b41      	ldr	r3, [pc, #260]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    be42:	33f4      	adds	r3, #244	; 0xf4
    be44:	e79e      	b.n	bd84 <LORAWAN_GetAttr+0x104>
    be46:	4b40      	ldr	r3, [pc, #256]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    be48:	33f5      	adds	r3, #245	; 0xf5
    be4a:	e79b      	b.n	bd84 <LORAWAN_GetAttr+0x104>
    be4c:	21fa      	movs	r1, #250	; 0xfa
    be4e:	4b3e      	ldr	r3, [pc, #248]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    be50:	0089      	lsls	r1, r1, #2
    be52:	3388      	adds	r3, #136	; 0x88
    be54:	6818      	ldr	r0, [r3, #0]
    be56:	4b41      	ldr	r3, [pc, #260]	; (bf5c <LORAWAN_GetAttr+0x2dc>)
    be58:	4798      	blx	r3
    be5a:	8020      	strh	r0, [r4, #0]
    be5c:	e75a      	b.n	bd14 <LORAWAN_GetAttr+0x94>
    be5e:	780a      	ldrb	r2, [r1, #0]
    be60:	200a      	movs	r0, #10
    be62:	2a03      	cmp	r2, #3
    be64:	d900      	bls.n	be68 <LORAWAN_GetAttr+0x1e8>
    be66:	e74d      	b.n	bd04 <LORAWAN_GetAttr+0x84>
    be68:	2322      	movs	r3, #34	; 0x22
    be6a:	4937      	ldr	r1, [pc, #220]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    be6c:	33ff      	adds	r3, #255	; 0xff
    be6e:	5cc9      	ldrb	r1, [r1, r3]
    be70:	3b21      	subs	r3, #33	; 0x21
    be72:	3bff      	subs	r3, #255	; 0xff
    be74:	4093      	lsls	r3, r2
    be76:	400b      	ands	r3, r1
    be78:	1e5a      	subs	r2, r3, #1
    be7a:	4193      	sbcs	r3, r2
    be7c:	7023      	strb	r3, [r4, #0]
    be7e:	3802      	subs	r0, #2
    be80:	e740      	b.n	bd04 <LORAWAN_GetAttr+0x84>
    be82:	780b      	ldrb	r3, [r1, #0]
    be84:	200a      	movs	r0, #10
    be86:	2b03      	cmp	r3, #3
    be88:	d900      	bls.n	be8c <LORAWAN_GetAttr+0x20c>
    be8a:	e73b      	b.n	bd04 <LORAWAN_GetAttr+0x84>
    be8c:	212c      	movs	r1, #44	; 0x2c
    be8e:	4359      	muls	r1, r3
    be90:	3139      	adds	r1, #57	; 0x39
    be92:	4b2d      	ldr	r3, [pc, #180]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    be94:	31ff      	adds	r1, #255	; 0xff
    be96:	18c9      	adds	r1, r1, r3
    be98:	2210      	movs	r2, #16
    be9a:	e738      	b.n	bd0e <LORAWAN_GetAttr+0x8e>
    be9c:	780b      	ldrb	r3, [r1, #0]
    be9e:	200a      	movs	r0, #10
    bea0:	2b03      	cmp	r3, #3
    bea2:	d900      	bls.n	bea6 <LORAWAN_GetAttr+0x226>
    bea4:	e72e      	b.n	bd04 <LORAWAN_GetAttr+0x84>
    bea6:	212c      	movs	r1, #44	; 0x2c
    bea8:	4359      	muls	r1, r3
    beaa:	3129      	adds	r1, #41	; 0x29
    beac:	e7f1      	b.n	be92 <LORAWAN_GetAttr+0x212>
    beae:	780b      	ldrb	r3, [r1, #0]
    beb0:	200a      	movs	r0, #10
    beb2:	2b03      	cmp	r3, #3
    beb4:	d900      	bls.n	beb8 <LORAWAN_GetAttr+0x238>
    beb6:	e725      	b.n	bd04 <LORAWAN_GetAttr+0x84>
    beb8:	212c      	movs	r1, #44	; 0x2c
    beba:	4359      	muls	r1, r3
    bebc:	4b22      	ldr	r3, [pc, #136]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bebe:	3125      	adds	r1, #37	; 0x25
    bec0:	31ff      	adds	r1, #255	; 0xff
    bec2:	18c9      	adds	r1, r1, r3
    bec4:	2204      	movs	r2, #4
    bec6:	e722      	b.n	bd0e <LORAWAN_GetAttr+0x8e>
    bec8:	780a      	ldrb	r2, [r1, #0]
    beca:	200a      	movs	r0, #10
    becc:	2a03      	cmp	r2, #3
    bece:	d900      	bls.n	bed2 <LORAWAN_GetAttr+0x252>
    bed0:	e718      	b.n	bd04 <LORAWAN_GetAttr+0x84>
    bed2:	232c      	movs	r3, #44	; 0x2c
    bed4:	435a      	muls	r2, r3
    bed6:	4b1c      	ldr	r3, [pc, #112]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bed8:	189b      	adds	r3, r3, r2
    beda:	3349      	adds	r3, #73	; 0x49
    bedc:	33ff      	adds	r3, #255	; 0xff
    bede:	881b      	ldrh	r3, [r3, #0]
    bee0:	8023      	strh	r3, [r4, #0]
    bee2:	e7cc      	b.n	be7e <LORAWAN_GetAttr+0x1fe>
    bee4:	0010      	movs	r0, r2
    bee6:	4b1e      	ldr	r3, [pc, #120]	; (bf60 <LORAWAN_GetAttr+0x2e0>)
    bee8:	4798      	blx	r3
    beea:	e70b      	b.n	bd04 <LORAWAN_GetAttr+0x84>
    beec:	0011      	movs	r1, r2
    beee:	4b18      	ldr	r3, [pc, #96]	; (bf50 <LORAWAN_GetAttr+0x2d0>)
    bef0:	201f      	movs	r0, #31
    bef2:	4798      	blx	r3
    bef4:	e70e      	b.n	bd14 <LORAWAN_GetAttr+0x94>
    bef6:	4b14      	ldr	r3, [pc, #80]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bef8:	338c      	adds	r3, #140	; 0x8c
    befa:	781b      	ldrb	r3, [r3, #0]
    befc:	071b      	lsls	r3, r3, #28
    befe:	e779      	b.n	bdf4 <LORAWAN_GetAttr+0x174>
    bf00:	4b11      	ldr	r3, [pc, #68]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bf02:	338c      	adds	r3, #140	; 0x8c
    bf04:	781b      	ldrb	r3, [r3, #0]
    bf06:	07db      	lsls	r3, r3, #31
    bf08:	e774      	b.n	bdf4 <LORAWAN_GetAttr+0x174>
    bf0a:	2031      	movs	r0, #49	; 0x31
    bf0c:	4b11      	ldr	r3, [pc, #68]	; (bf54 <LORAWAN_GetAttr+0x2d4>)
    bf0e:	4798      	blx	r3
    bf10:	e6f8      	b.n	bd04 <LORAWAN_GetAttr+0x84>
    bf12:	4914      	ldr	r1, [pc, #80]	; (bf64 <LORAWAN_GetAttr+0x2e4>)
    bf14:	2026      	movs	r0, #38	; 0x26
    bf16:	e7f9      	b.n	bf0c <LORAWAN_GetAttr+0x28c>
    bf18:	4b0b      	ldr	r3, [pc, #44]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bf1a:	33dc      	adds	r3, #220	; 0xdc
    bf1c:	e732      	b.n	bd84 <LORAWAN_GetAttr+0x104>
    bf1e:	4b12      	ldr	r3, [pc, #72]	; (bf68 <LORAWAN_GetAttr+0x2e8>)
    bf20:	4798      	blx	r3
    bf22:	4b12      	ldr	r3, [pc, #72]	; (bf6c <LORAWAN_GetAttr+0x2ec>)
    bf24:	0005      	movs	r5, r0
    bf26:	4798      	blx	r3
    bf28:	1b40      	subs	r0, r0, r5
    bf2a:	7020      	strb	r0, [r4, #0]
    bf2c:	e6f2      	b.n	bd14 <LORAWAN_GetAttr+0x94>
    bf2e:	2100      	movs	r1, #0
    bf30:	2020      	movs	r0, #32
    bf32:	e7eb      	b.n	bf0c <LORAWAN_GetAttr+0x28c>
    bf34:	4b04      	ldr	r3, [pc, #16]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bf36:	33ff      	adds	r3, #255	; 0xff
    bf38:	7c5b      	ldrb	r3, [r3, #17]
    bf3a:	e71f      	b.n	bd7c <LORAWAN_GetAttr+0xfc>
    bf3c:	23f0      	movs	r3, #240	; 0xf0
    bf3e:	4a02      	ldr	r2, [pc, #8]	; (bf48 <LORAWAN_GetAttr+0x2c8>)
    bf40:	005b      	lsls	r3, r3, #1
    bf42:	5cd3      	ldrb	r3, [r2, r3]
    bf44:	e73e      	b.n	bdc4 <LORAWAN_GetAttr+0x144>
    bf46:	46c0      	nop			; (mov r8, r8)
    bf48:	200019c4 	.word	0x200019c4
    bf4c:	00013549 	.word	0x00013549
    bf50:	0000e88d 	.word	0x0000e88d
    bf54:	00006971 	.word	0x00006971
    bf58:	0000bc61 	.word	0x0000bc61
    bf5c:	00010399 	.word	0x00010399
    bf60:	00006bc5 	.word	0x00006bc5
    bf64:	20001aa3 	.word	0x20001aa3
    bf68:	0000a2a1 	.word	0x0000a2a1
    bf6c:	0000a349 	.word	0x0000a349

0000bf70 <LORAWAN_TxDone>:
    bf70:	b5f0      	push	{r4, r5, r6, r7, lr}
    bf72:	6843      	ldr	r3, [r0, #4]
    bf74:	b08f      	sub	sp, #60	; 0x3c
    bf76:	ad07      	add	r5, sp, #28
    bf78:	7804      	ldrb	r4, [r0, #0]
    bf7a:	9302      	str	r3, [sp, #8]
    bf7c:	2100      	movs	r1, #0
    bf7e:	4b84      	ldr	r3, [pc, #528]	; (c190 <LORAWAN_TxDone+0x220>)
    bf80:	002a      	movs	r2, r5
    bf82:	2027      	movs	r0, #39	; 0x27
    bf84:	4798      	blx	r3
    bf86:	4f83      	ldr	r7, [pc, #524]	; (c194 <LORAWAN_TxDone+0x224>)
    bf88:	0039      	movs	r1, r7
    bf8a:	317c      	adds	r1, #124	; 0x7c
    bf8c:	780b      	ldrb	r3, [r1, #0]
    bf8e:	2b7f      	cmp	r3, #127	; 0x7f
    bf90:	d900      	bls.n	bf94 <LORAWAN_TxDone+0x24>
    bf92:	e24a      	b.n	c42a <LORAWAN_TxDone+0x4ba>
    bf94:	4a80      	ldr	r2, [pc, #512]	; (c198 <LORAWAN_TxDone+0x228>)
    bf96:	7810      	ldrb	r0, [r2, #0]
    bf98:	2804      	cmp	r0, #4
    bf9a:	d10b      	bne.n	bfb4 <LORAWAN_TxDone+0x44>
    bf9c:	220e      	movs	r2, #14
    bf9e:	4393      	bics	r3, r2
    bfa0:	700b      	strb	r3, [r1, #0]
    bfa2:	3017      	adds	r0, #23
    bfa4:	07db      	lsls	r3, r3, #31
    bfa6:	d500      	bpl.n	bfaa <LORAWAN_TxDone+0x3a>
    bfa8:	e0b2      	b.n	c110 <LORAWAN_TxDone+0x1a0>
    bfaa:	201b      	movs	r0, #27
    bfac:	4b7b      	ldr	r3, [pc, #492]	; (c19c <LORAWAN_TxDone+0x22c>)
    bfae:	4798      	blx	r3
    bfb0:	b00f      	add	sp, #60	; 0x3c
    bfb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bfb4:	7813      	ldrb	r3, [r2, #0]
    bfb6:	2b02      	cmp	r3, #2
    bfb8:	d1fa      	bne.n	bfb0 <LORAWAN_TxDone+0x40>
    bfba:	33d5      	adds	r3, #213	; 0xd5
    bfbc:	33ff      	adds	r3, #255	; 0xff
    bfbe:	5cfa      	ldrb	r2, [r7, r3]
    bfc0:	2a00      	cmp	r2, #0
    bfc2:	d005      	beq.n	bfd0 <LORAWAN_TxDone+0x60>
    bfc4:	2200      	movs	r2, #0
    bfc6:	4976      	ldr	r1, [pc, #472]	; (c1a0 <LORAWAN_TxDone+0x230>)
    bfc8:	54fa      	strb	r2, [r7, r3]
    bfca:	200b      	movs	r0, #11
    bfcc:	4b75      	ldr	r3, [pc, #468]	; (c1a4 <LORAWAN_TxDone+0x234>)
    bfce:	4798      	blx	r3
    bfd0:	2c07      	cmp	r4, #7
    bfd2:	d000      	beq.n	bfd6 <LORAWAN_TxDone+0x66>
    bfd4:	e0a0      	b.n	c118 <LORAWAN_TxDone+0x1a8>
    bfd6:	79eb      	ldrb	r3, [r5, #7]
    bfd8:	2b00      	cmp	r3, #0
    bfda:	d0e9      	beq.n	bfb0 <LORAWAN_TxDone+0x40>
    bfdc:	003b      	movs	r3, r7
    bfde:	338c      	adds	r3, #140	; 0x8c
    bfe0:	7818      	ldrb	r0, [r3, #0]
    bfe2:	003e      	movs	r6, r7
    bfe4:	2304      	movs	r3, #4
    bfe6:	36fe      	adds	r6, #254	; 0xfe
    bfe8:	4018      	ands	r0, r3
    bfea:	4d6f      	ldr	r5, [pc, #444]	; (c1a8 <LORAWAN_TxDone+0x238>)
    bfec:	d005      	beq.n	bffa <LORAWAN_TxDone+0x8a>
    bfee:	2000      	movs	r0, #0
    bff0:	2109      	movs	r1, #9
    bff2:	82b0      	strh	r0, [r6, #20]
    bff4:	47a8      	blx	r5
    bff6:	0020      	movs	r0, r4
    bff8:	e7d8      	b.n	bfac <LORAWAN_TxDone+0x3c>
    bffa:	8ab3      	ldrh	r3, [r6, #20]
    bffc:	2109      	movs	r1, #9
    bffe:	3301      	adds	r3, #1
    c000:	82b3      	strh	r3, [r6, #20]
    c002:	47a8      	blx	r5
    c004:	8af3      	ldrh	r3, [r6, #22]
    c006:	4a69      	ldr	r2, [pc, #420]	; (c1ac <LORAWAN_TxDone+0x23c>)
    c008:	4293      	cmp	r3, r2
    c00a:	d002      	beq.n	c012 <LORAWAN_TxDone+0xa2>
    c00c:	8ab2      	ldrh	r2, [r6, #20]
    c00e:	429a      	cmp	r2, r3
    c010:	d266      	bcs.n	c0e0 <LORAWAN_TxDone+0x170>
    c012:	23ef      	movs	r3, #239	; 0xef
    c014:	005b      	lsls	r3, r3, #1
    c016:	5cfb      	ldrb	r3, [r7, r3]
    c018:	2b00      	cmp	r3, #0
    c01a:	d061      	beq.n	c0e0 <LORAWAN_TxDone+0x170>
    c01c:	2601      	movs	r6, #1
    c01e:	003b      	movs	r3, r7
    c020:	a905      	add	r1, sp, #20
    c022:	700e      	strb	r6, [r1, #0]
    c024:	33e1      	adds	r3, #225	; 0xe1
    c026:	781b      	ldrb	r3, [r3, #0]
    c028:	aa0b      	add	r2, sp, #44	; 0x2c
    c02a:	704b      	strb	r3, [r1, #1]
    c02c:	003b      	movs	r3, r7
    c02e:	33df      	adds	r3, #223	; 0xdf
    c030:	781b      	ldrb	r3, [r3, #0]
    c032:	202f      	movs	r0, #47	; 0x2f
    c034:	708b      	strb	r3, [r1, #2]
    c036:	4b5e      	ldr	r3, [pc, #376]	; (c1b0 <LORAWAN_TxDone+0x240>)
    c038:	4798      	blx	r3
    c03a:	2808      	cmp	r0, #8
    c03c:	d135      	bne.n	c0aa <LORAWAN_TxDone+0x13a>
    c03e:	a806      	add	r0, sp, #24
    c040:	4b5c      	ldr	r3, [pc, #368]	; (c1b4 <LORAWAN_TxDone+0x244>)
    c042:	7006      	strb	r6, [r0, #0]
    c044:	4798      	blx	r3
    c046:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c048:	990c      	ldr	r1, [sp, #48]	; 0x30
    c04a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    c04c:	4b5a      	ldr	r3, [pc, #360]	; (c1b8 <LORAWAN_TxDone+0x248>)
    c04e:	4798      	blx	r3
    c050:	003b      	movs	r3, r7
    c052:	33c6      	adds	r3, #198	; 0xc6
    c054:	881b      	ldrh	r3, [r3, #0]
    c056:	a809      	add	r0, sp, #36	; 0x24
    c058:	7003      	strb	r3, [r0, #0]
    c05a:	4b58      	ldr	r3, [pc, #352]	; (c1bc <LORAWAN_TxDone+0x24c>)
    c05c:	6043      	str	r3, [r0, #4]
    c05e:	4b58      	ldr	r3, [pc, #352]	; (c1c0 <LORAWAN_TxDone+0x250>)
    c060:	4798      	blx	r3
    c062:	1e04      	subs	r4, r0, #0
    c064:	d108      	bne.n	c078 <LORAWAN_TxDone+0x108>
    c066:	220e      	movs	r2, #14
    c068:	377c      	adds	r7, #124	; 0x7c
    c06a:	783b      	ldrb	r3, [r7, #0]
    c06c:	4393      	bics	r3, r2
    c06e:	001a      	movs	r2, r3
    c070:	2302      	movs	r3, #2
    c072:	4313      	orrs	r3, r2
    c074:	703b      	strb	r3, [r7, #0]
    c076:	e79b      	b.n	bfb0 <LORAWAN_TxDone+0x40>
    c078:	003b      	movs	r3, r7
    c07a:	338c      	adds	r3, #140	; 0x8c
    c07c:	7818      	ldrb	r0, [r3, #0]
    c07e:	003b      	movs	r3, r7
    c080:	4030      	ands	r0, r6
    c082:	33fe      	adds	r3, #254	; 0xfe
    c084:	4e4f      	ldr	r6, [pc, #316]	; (c1c4 <LORAWAN_TxDone+0x254>)
    c086:	4f50      	ldr	r7, [pc, #320]	; (c1c8 <LORAWAN_TxDone+0x258>)
    c088:	2800      	cmp	r0, #0
    c08a:	d009      	beq.n	c0a0 <LORAWAN_TxDone+0x130>
    c08c:	2000      	movs	r0, #0
    c08e:	2109      	movs	r1, #9
    c090:	8298      	strh	r0, [r3, #20]
    c092:	47a8      	blx	r5
    c094:	4b4d      	ldr	r3, [pc, #308]	; (c1cc <LORAWAN_TxDone+0x25c>)
    c096:	4798      	blx	r3
    c098:	47b8      	blx	r7
    c09a:	0020      	movs	r0, r4
    c09c:	47b0      	blx	r6
    c09e:	e787      	b.n	bfb0 <LORAWAN_TxDone+0x40>
    c0a0:	2109      	movs	r1, #9
    c0a2:	8298      	strh	r0, [r3, #20]
    c0a4:	47a8      	blx	r5
    c0a6:	4b4a      	ldr	r3, [pc, #296]	; (c1d0 <LORAWAN_TxDone+0x260>)
    c0a8:	e7f5      	b.n	c096 <LORAWAN_TxDone+0x126>
    c0aa:	003b      	movs	r3, r7
    c0ac:	338c      	adds	r3, #140	; 0x8c
    c0ae:	7818      	ldrb	r0, [r3, #0]
    c0b0:	003b      	movs	r3, r7
    c0b2:	4006      	ands	r6, r0
    c0b4:	4c43      	ldr	r4, [pc, #268]	; (c1c4 <LORAWAN_TxDone+0x254>)
    c0b6:	33fe      	adds	r3, #254	; 0xfe
    c0b8:	4f43      	ldr	r7, [pc, #268]	; (c1c8 <LORAWAN_TxDone+0x258>)
    c0ba:	2e00      	cmp	r6, #0
    c0bc:	d00a      	beq.n	c0d4 <LORAWAN_TxDone+0x164>
    c0be:	2600      	movs	r6, #0
    c0c0:	2109      	movs	r1, #9
    c0c2:	0030      	movs	r0, r6
    c0c4:	829e      	strh	r6, [r3, #20]
    c0c6:	47a8      	blx	r5
    c0c8:	4b40      	ldr	r3, [pc, #256]	; (c1cc <LORAWAN_TxDone+0x25c>)
    c0ca:	4798      	blx	r3
    c0cc:	47b8      	blx	r7
    c0ce:	0030      	movs	r0, r6
    c0d0:	47a0      	blx	r4
    c0d2:	e76d      	b.n	bfb0 <LORAWAN_TxDone+0x40>
    c0d4:	2109      	movs	r1, #9
    c0d6:	0030      	movs	r0, r6
    c0d8:	829e      	strh	r6, [r3, #20]
    c0da:	47a8      	blx	r5
    c0dc:	4b3c      	ldr	r3, [pc, #240]	; (c1d0 <LORAWAN_TxDone+0x260>)
    c0de:	e7f4      	b.n	c0ca <LORAWAN_TxDone+0x15a>
    c0e0:	003b      	movs	r3, r7
    c0e2:	2000      	movs	r0, #0
    c0e4:	33fe      	adds	r3, #254	; 0xfe
    c0e6:	2109      	movs	r1, #9
    c0e8:	8298      	strh	r0, [r3, #20]
    c0ea:	47a8      	blx	r5
    c0ec:	003a      	movs	r2, r7
    c0ee:	210e      	movs	r1, #14
    c0f0:	327c      	adds	r2, #124	; 0x7c
    c0f2:	7813      	ldrb	r3, [r2, #0]
    c0f4:	378c      	adds	r7, #140	; 0x8c
    c0f6:	438b      	bics	r3, r1
    c0f8:	7013      	strb	r3, [r2, #0]
    c0fa:	2220      	movs	r2, #32
    c0fc:	783b      	ldrb	r3, [r7, #0]
    c0fe:	4c32      	ldr	r4, [pc, #200]	; (c1c8 <LORAWAN_TxDone+0x258>)
    c100:	4393      	bics	r3, r2
    c102:	703b      	strb	r3, [r7, #0]
    c104:	07db      	lsls	r3, r3, #31
    c106:	d505      	bpl.n	c114 <LORAWAN_TxDone+0x1a4>
    c108:	4b30      	ldr	r3, [pc, #192]	; (c1cc <LORAWAN_TxDone+0x25c>)
    c10a:	4798      	blx	r3
    c10c:	47a0      	blx	r4
    c10e:	2007      	movs	r0, #7
    c110:	4b2c      	ldr	r3, [pc, #176]	; (c1c4 <LORAWAN_TxDone+0x254>)
    c112:	e74c      	b.n	bfae <LORAWAN_TxDone+0x3e>
    c114:	4b2e      	ldr	r3, [pc, #184]	; (c1d0 <LORAWAN_TxDone+0x260>)
    c116:	e7f8      	b.n	c10a <LORAWAN_TxDone+0x19a>
    c118:	2c00      	cmp	r4, #0
    c11a:	d000      	beq.n	c11e <LORAWAN_TxDone+0x1ae>
    c11c:	e748      	b.n	bfb0 <LORAWAN_TxDone+0x40>
    c11e:	003b      	movs	r3, r7
    c120:	33fc      	adds	r3, #252	; 0xfc
    c122:	681d      	ldr	r5, [r3, #0]
    c124:	003b      	movs	r3, r7
    c126:	33fe      	adds	r3, #254	; 0xfe
    c128:	829c      	strh	r4, [r3, #20]
    c12a:	0020      	movs	r0, r4
    c12c:	2109      	movs	r1, #9
    c12e:	4c1e      	ldr	r4, [pc, #120]	; (c1a8 <LORAWAN_TxDone+0x238>)
    c130:	47a0      	blx	r4
    c132:	003b      	movs	r3, r7
    c134:	003e      	movs	r6, r7
    c136:	33db      	adds	r3, #219	; 0xdb
    c138:	781b      	ldrb	r3, [r3, #0]
    c13a:	367c      	adds	r6, #124	; 0x7c
    c13c:	2b00      	cmp	r3, #0
    c13e:	d149      	bne.n	c1d4 <LORAWAN_TxDone+0x264>
    c140:	003a      	movs	r2, r7
    c142:	32dc      	adds	r2, #220	; 0xdc
    c144:	7812      	ldrb	r2, [r2, #0]
    c146:	2a00      	cmp	r2, #0
    c148:	d144      	bne.n	c1d4 <LORAWAN_TxDone+0x264>
    c14a:	7832      	ldrb	r2, [r6, #0]
    c14c:	3301      	adds	r3, #1
    c14e:	421a      	tst	r2, r3
    c150:	d04f      	beq.n	c1f2 <LORAWAN_TxDone+0x282>
    c152:	1d39      	adds	r1, r7, #4
    c154:	6fca      	ldr	r2, [r1, #124]	; 0x7c
    c156:	18d2      	adds	r2, r2, r3
    c158:	67ca      	str	r2, [r1, #124]	; 0x7c
    c15a:	21f0      	movs	r1, #240	; 0xf0
    c15c:	0049      	lsls	r1, r1, #1
    c15e:	5c79      	ldrb	r1, [r7, r1]
    c160:	2900      	cmp	r1, #0
    c162:	d003      	beq.n	c16c <LORAWAN_TxDone+0x1fc>
    c164:	408b      	lsls	r3, r1
    c166:	3b01      	subs	r3, #1
    c168:	421a      	tst	r2, r3
    c16a:	d102      	bne.n	c172 <LORAWAN_TxDone+0x202>
    c16c:	2116      	movs	r1, #22
    c16e:	2000      	movs	r0, #0
    c170:	47a0      	blx	r4
    c172:	782b      	ldrb	r3, [r5, #0]
    c174:	003a      	movs	r2, r7
    c176:	2b01      	cmp	r3, #1
    c178:	d106      	bne.n	c188 <LORAWAN_TxDone+0x218>
    c17a:	328c      	adds	r2, #140	; 0x8c
    c17c:	7811      	ldrb	r1, [r2, #0]
    c17e:	430b      	orrs	r3, r1
    c180:	7013      	strb	r3, [r2, #0]
    c182:	003a      	movs	r2, r7
    c184:	32dc      	adds	r2, #220	; 0xdc
    c186:	e000      	b.n	c18a <LORAWAN_TxDone+0x21a>
    c188:	32db      	adds	r2, #219	; 0xdb
    c18a:	7813      	ldrb	r3, [r2, #0]
    c18c:	3301      	adds	r3, #1
    c18e:	e02f      	b.n	c1f0 <LORAWAN_TxDone+0x280>
    c190:	0000bc81 	.word	0x0000bc81
    c194:	200019c4 	.word	0x200019c4
    c198:	20001ba8 	.word	0x20001ba8
    c19c:	0000ac99 	.word	0x0000ac99
    c1a0:	20001b99 	.word	0x20001b99
    c1a4:	0000e97d 	.word	0x0000e97d
    c1a8:	000070a5 	.word	0x000070a5
    c1ac:	0000ffff 	.word	0x0000ffff
    c1b0:	00006971 	.word	0x00006971
    c1b4:	0000fba1 	.word	0x0000fba1
    c1b8:	0000b1fd 	.word	0x0000b1fd
    c1bc:	20001bb9 	.word	0x20001bb9
    c1c0:	0000f2cd 	.word	0x0000f2cd
    c1c4:	0000b76d 	.word	0x0000b76d
    c1c8:	0000a25d 	.word	0x0000a25d
    c1cc:	0000ac45 	.word	0x0000ac45
    c1d0:	0000ac75 	.word	0x0000ac75
    c1d4:	003a      	movs	r2, r7
    c1d6:	327c      	adds	r2, #124	; 0x7c
    c1d8:	7811      	ldrb	r1, [r2, #0]
    c1da:	2201      	movs	r2, #1
    c1dc:	4211      	tst	r1, r2
    c1de:	d008      	beq.n	c1f2 <LORAWAN_TxDone+0x282>
    c1e0:	0039      	movs	r1, r7
    c1e2:	318c      	adds	r1, #140	; 0x8c
    c1e4:	7809      	ldrb	r1, [r1, #0]
    c1e6:	4211      	tst	r1, r2
    c1e8:	d1cb      	bne.n	c182 <LORAWAN_TxDone+0x212>
    c1ea:	189b      	adds	r3, r3, r2
    c1ec:	003a      	movs	r2, r7
    c1ee:	32db      	adds	r2, #219	; 0xdb
    c1f0:	7013      	strb	r3, [r2, #0]
    c1f2:	003b      	movs	r3, r7
    c1f4:	2200      	movs	r2, #0
    c1f6:	33f0      	adds	r3, #240	; 0xf0
    c1f8:	701a      	strb	r2, [r3, #0]
    c1fa:	003a      	movs	r2, r7
    c1fc:	210e      	movs	r1, #14
    c1fe:	2504      	movs	r5, #4
    c200:	327c      	adds	r2, #124	; 0x7c
    c202:	7813      	ldrb	r3, [r2, #0]
    c204:	003e      	movs	r6, r7
    c206:	438b      	bics	r3, r1
    c208:	432b      	orrs	r3, r5
    c20a:	7013      	strb	r3, [r2, #0]
    c20c:	003b      	movs	r3, r7
    c20e:	33df      	adds	r3, #223	; 0xdf
    c210:	781b      	ldrb	r3, [r3, #0]
    c212:	a906      	add	r1, sp, #24
    c214:	708b      	strb	r3, [r1, #2]
    c216:	003b      	movs	r3, r7
    c218:	33ee      	adds	r3, #238	; 0xee
    c21a:	781b      	ldrb	r3, [r3, #0]
    c21c:	368c      	adds	r6, #140	; 0x8c
    c21e:	704b      	strb	r3, [r1, #1]
    c220:	7833      	ldrb	r3, [r6, #0]
    c222:	ac09      	add	r4, sp, #36	; 0x24
    c224:	075b      	lsls	r3, r3, #29
    c226:	0fdb      	lsrs	r3, r3, #31
    c228:	700b      	strb	r3, [r1, #0]
    c22a:	0022      	movs	r2, r4
    c22c:	4b8f      	ldr	r3, [pc, #572]	; (c46c <LORAWAN_TxDone+0x4fc>)
    c22e:	2019      	movs	r0, #25
    c230:	4798      	blx	r3
    c232:	7833      	ldrb	r3, [r6, #0]
    c234:	422b      	tst	r3, r5
    c236:	d100      	bne.n	c23a <LORAWAN_TxDone+0x2ca>
    c238:	e0bd      	b.n	c3b6 <LORAWAN_TxDone+0x446>
    c23a:	2300      	movs	r3, #0
    c23c:	ae0b      	add	r6, sp, #44	; 0x2c
    c23e:	7033      	strb	r3, [r6, #0]
    c240:	0032      	movs	r2, r6
    c242:	2100      	movs	r1, #0
    c244:	2009      	movs	r0, #9
    c246:	4b89      	ldr	r3, [pc, #548]	; (c46c <LORAWAN_TxDone+0x4fc>)
    c248:	4798      	blx	r3
    c24a:	0031      	movs	r1, r6
    c24c:	aa05      	add	r2, sp, #20
    c24e:	0028      	movs	r0, r5
    c250:	4b86      	ldr	r3, [pc, #536]	; (c46c <LORAWAN_TxDone+0x4fc>)
    c252:	4798      	blx	r3
    c254:	0039      	movs	r1, r7
    c256:	7923      	ldrb	r3, [r4, #4]
    c258:	3169      	adds	r1, #105	; 0x69
    c25a:	700b      	strb	r3, [r1, #0]
    c25c:	003b      	movs	r3, r7
    c25e:	260b      	movs	r6, #11
    c260:	7822      	ldrb	r2, [r4, #0]
    c262:	3365      	adds	r3, #101	; 0x65
    c264:	701a      	strb	r2, [r3, #0]
    c266:	7862      	ldrb	r2, [r4, #1]
    c268:	2004      	movs	r0, #4
    c26a:	705a      	strb	r2, [r3, #1]
    c26c:	78a2      	ldrb	r2, [r4, #2]
    c26e:	2500      	movs	r5, #0
    c270:	709a      	strb	r2, [r3, #2]
    c272:	78e2      	ldrb	r2, [r4, #3]
    c274:	70da      	strb	r2, [r3, #3]
    c276:	ab02      	add	r3, sp, #8
    c278:	18f6      	adds	r6, r6, r3
    c27a:	0032      	movs	r2, r6
    c27c:	4b7b      	ldr	r3, [pc, #492]	; (c46c <LORAWAN_TxDone+0x4fc>)
    c27e:	4798      	blx	r3
    c280:	003b      	movs	r3, r7
    c282:	338c      	adds	r3, #140	; 0x8c
    c284:	781c      	ldrb	r4, [r3, #0]
    c286:	2304      	movs	r3, #4
    c288:	401c      	ands	r4, r3
    c28a:	2300      	movs	r3, #0
    c28c:	003a      	movs	r2, r7
    c28e:	56f3      	ldrsb	r3, [r6, r3]
    c290:	42ac      	cmp	r4, r5
    c292:	d100      	bne.n	c296 <LORAWAN_TxDone+0x326>
    c294:	e092      	b.n	c3bc <LORAWAN_TxDone+0x44c>
    c296:	2100      	movs	r1, #0
    c298:	32ce      	adds	r2, #206	; 0xce
    c29a:	8816      	ldrh	r6, [r2, #0]
    c29c:	aa05      	add	r2, sp, #20
    c29e:	5651      	ldrsb	r1, [r2, r1]
    c2a0:	4c73      	ldr	r4, [pc, #460]	; (c470 <LORAWAN_TxDone+0x500>)
    c2a2:	1872      	adds	r2, r6, r1
    c2a4:	9203      	str	r2, [sp, #12]
    c2a6:	003a      	movs	r2, r7
    c2a8:	32cc      	adds	r2, #204	; 0xcc
    c2aa:	8811      	ldrh	r1, [r2, #0]
    c2ac:	26fa      	movs	r6, #250	; 0xfa
    c2ae:	18c9      	adds	r1, r1, r3
    c2b0:	23e0      	movs	r3, #224	; 0xe0
    c2b2:	33ff      	adds	r3, #255	; 0xff
    c2b4:	5cfb      	ldrb	r3, [r7, r3]
    c2b6:	00b6      	lsls	r6, r6, #2
    c2b8:	1ac9      	subs	r1, r1, r3
    c2ba:	003b      	movs	r3, r7
    c2bc:	33e2      	adds	r3, #226	; 0xe2
    c2be:	7818      	ldrb	r0, [r3, #0]
    c2c0:	4371      	muls	r1, r6
    c2c2:	4b6c      	ldr	r3, [pc, #432]	; (c474 <LORAWAN_TxDone+0x504>)
    c2c4:	002a      	movs	r2, r5
    c2c6:	9500      	str	r5, [sp, #0]
    c2c8:	47a0      	blx	r4
    c2ca:	23e0      	movs	r3, #224	; 0xe0
    c2cc:	33ff      	adds	r3, #255	; 0xff
    c2ce:	5cf9      	ldrb	r1, [r7, r3]
    c2d0:	9b03      	ldr	r3, [sp, #12]
    c2d2:	002a      	movs	r2, r5
    c2d4:	1a59      	subs	r1, r3, r1
    c2d6:	003b      	movs	r3, r7
    c2d8:	33e3      	adds	r3, #227	; 0xe3
    c2da:	7818      	ldrb	r0, [r3, #0]
    c2dc:	4371      	muls	r1, r6
    c2de:	4b66      	ldr	r3, [pc, #408]	; (c478 <LORAWAN_TxDone+0x508>)
    c2e0:	9500      	str	r5, [sp, #0]
    c2e2:	47a0      	blx	r4
    c2e4:	003b      	movs	r3, r7
    c2e6:	33ff      	adds	r3, #255	; 0xff
    c2e8:	7c5b      	ldrb	r3, [r3, #17]
    c2ea:	069b      	lsls	r3, r3, #26
    c2ec:	d549      	bpl.n	c382 <LORAWAN_TxDone+0x412>
    c2ee:	466a      	mov	r2, sp
    c2f0:	003b      	movs	r3, r7
    c2f2:	7a12      	ldrb	r2, [r2, #8]
    c2f4:	3377      	adds	r3, #119	; 0x77
    c2f6:	701a      	strb	r2, [r3, #0]
    c2f8:	9a02      	ldr	r2, [sp, #8]
    c2fa:	ad0b      	add	r5, sp, #44	; 0x2c
    c2fc:	0a12      	lsrs	r2, r2, #8
    c2fe:	705a      	strb	r2, [r3, #1]
    c300:	9a02      	ldr	r2, [sp, #8]
    c302:	0c12      	lsrs	r2, r2, #16
    c304:	709a      	strb	r2, [r3, #2]
    c306:	9a02      	ldr	r2, [sp, #8]
    c308:	0e12      	lsrs	r2, r2, #24
    c30a:	70da      	strb	r2, [r3, #3]
    c30c:	003b      	movs	r3, r7
    c30e:	337b      	adds	r3, #123	; 0x7b
    c310:	781b      	ldrb	r3, [r3, #0]
    c312:	2b00      	cmp	r3, #0
    c314:	d027      	beq.n	c366 <LORAWAN_TxDone+0x3f6>
    c316:	003c      	movs	r4, r7
    c318:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    c31a:	346f      	adds	r4, #111	; 0x6f
    c31c:	0216      	lsls	r6, r2, #8
    c31e:	003a      	movs	r2, r7
    c320:	7823      	ldrb	r3, [r4, #0]
    c322:	3273      	adds	r2, #115	; 0x73
    c324:	4333      	orrs	r3, r6
    c326:	6f7e      	ldr	r6, [r7, #116]	; 0x74
    c328:	7812      	ldrb	r2, [r2, #0]
    c32a:	0236      	lsls	r6, r6, #8
    c32c:	4316      	orrs	r6, r2
    c32e:	431e      	orrs	r6, r3
    c330:	d119      	bne.n	c366 <LORAWAN_TxDone+0x3f6>
    c332:	2301      	movs	r3, #1
    c334:	0029      	movs	r1, r5
    c336:	702b      	strb	r3, [r5, #0]
    c338:	2021      	movs	r0, #33	; 0x21
    c33a:	4b50      	ldr	r3, [pc, #320]	; (c47c <LORAWAN_TxDone+0x50c>)
    c33c:	4798      	blx	r3
    c33e:	4b50      	ldr	r3, [pc, #320]	; (c480 <LORAWAN_TxDone+0x510>)
    c340:	4798      	blx	r3
    c342:	0033      	movs	r3, r6
    c344:	9a02      	ldr	r2, [sp, #8]
    c346:	1a80      	subs	r0, r0, r2
    c348:	4199      	sbcs	r1, r3
    c34a:	0a03      	lsrs	r3, r0, #8
    c34c:	7063      	strb	r3, [r4, #1]
    c34e:	0c03      	lsrs	r3, r0, #16
    c350:	70a3      	strb	r3, [r4, #2]
    c352:	0e03      	lsrs	r3, r0, #24
    c354:	70e3      	strb	r3, [r4, #3]
    c356:	0a0b      	lsrs	r3, r1, #8
    c358:	7163      	strb	r3, [r4, #5]
    c35a:	0c0b      	lsrs	r3, r1, #16
    c35c:	71a3      	strb	r3, [r4, #6]
    c35e:	0e0b      	lsrs	r3, r1, #24
    c360:	7020      	strb	r0, [r4, #0]
    c362:	7121      	strb	r1, [r4, #4]
    c364:	71e3      	strb	r3, [r4, #7]
    c366:	4a47      	ldr	r2, [pc, #284]	; (c484 <LORAWAN_TxDone+0x514>)
    c368:	2020      	movs	r0, #32
    c36a:	0013      	movs	r3, r2
    c36c:	3377      	adds	r3, #119	; 0x77
    c36e:	7819      	ldrb	r1, [r3, #0]
    c370:	6f93      	ldr	r3, [r2, #120]	; 0x78
    c372:	021b      	lsls	r3, r3, #8
    c374:	430b      	orrs	r3, r1
    c376:	930b      	str	r3, [sp, #44]	; 0x2c
    c378:	2301      	movs	r3, #1
    c37a:	0029      	movs	r1, r5
    c37c:	712b      	strb	r3, [r5, #4]
    c37e:	4b3f      	ldr	r3, [pc, #252]	; (c47c <LORAWAN_TxDone+0x50c>)
    c380:	4798      	blx	r3
    c382:	4b40      	ldr	r3, [pc, #256]	; (c484 <LORAWAN_TxDone+0x514>)
    c384:	2102      	movs	r1, #2
    c386:	001a      	movs	r2, r3
    c388:	32ff      	adds	r2, #255	; 0xff
    c38a:	7c52      	ldrb	r2, [r2, #17]
    c38c:	4011      	ands	r1, r2
    c38e:	d047      	beq.n	c420 <LORAWAN_TxDone+0x4b0>
    c390:	466a      	mov	r2, sp
    c392:	8912      	ldrh	r2, [r2, #8]
    c394:	a90b      	add	r1, sp, #44	; 0x2c
    c396:	800a      	strh	r2, [r1, #0]
    c398:	001a      	movs	r2, r3
    c39a:	328c      	adds	r2, #140	; 0x8c
    c39c:	7812      	ldrb	r2, [r2, #0]
    c39e:	3390      	adds	r3, #144	; 0x90
    c3a0:	0752      	lsls	r2, r2, #29
    c3a2:	0fd2      	lsrs	r2, r2, #31
    c3a4:	710a      	strb	r2, [r1, #4]
    c3a6:	781a      	ldrb	r2, [r3, #0]
    c3a8:	2301      	movs	r3, #1
    c3aa:	4093      	lsls	r3, r2
    c3ac:	201f      	movs	r0, #31
    c3ae:	804b      	strh	r3, [r1, #2]
    c3b0:	4b32      	ldr	r3, [pc, #200]	; (c47c <LORAWAN_TxDone+0x50c>)
    c3b2:	4798      	blx	r3
    c3b4:	e5fc      	b.n	bfb0 <LORAWAN_TxDone+0x40>
    c3b6:	aa05      	add	r2, sp, #20
    c3b8:	4933      	ldr	r1, [pc, #204]	; (c488 <LORAWAN_TxDone+0x518>)
    c3ba:	e748      	b.n	c24e <LORAWAN_TxDone+0x2de>
    c3bc:	32c8      	adds	r2, #200	; 0xc8
    c3be:	8811      	ldrh	r1, [r2, #0]
    c3c0:	25fa      	movs	r5, #250	; 0xfa
    c3c2:	18c9      	adds	r1, r1, r3
    c3c4:	23e0      	movs	r3, #224	; 0xe0
    c3c6:	33ff      	adds	r3, #255	; 0xff
    c3c8:	5cfb      	ldrb	r3, [r7, r3]
    c3ca:	00ad      	lsls	r5, r5, #2
    c3cc:	1ac9      	subs	r1, r1, r3
    c3ce:	003b      	movs	r3, r7
    c3d0:	33e4      	adds	r3, #228	; 0xe4
    c3d2:	7818      	ldrb	r0, [r3, #0]
    c3d4:	4369      	muls	r1, r5
    c3d6:	4b27      	ldr	r3, [pc, #156]	; (c474 <LORAWAN_TxDone+0x504>)
    c3d8:	9400      	str	r4, [sp, #0]
    c3da:	0022      	movs	r2, r4
    c3dc:	4e24      	ldr	r6, [pc, #144]	; (c470 <LORAWAN_TxDone+0x500>)
    c3de:	47b0      	blx	r6
    c3e0:	003b      	movs	r3, r7
    c3e2:	33f4      	adds	r3, #244	; 0xf4
    c3e4:	781b      	ldrb	r3, [r3, #0]
    c3e6:	2b04      	cmp	r3, #4
    c3e8:	d105      	bne.n	c3f6 <LORAWAN_TxDone+0x486>
    c3ea:	2000      	movs	r0, #0
    c3ec:	ab05      	add	r3, sp, #20
    c3ee:	5618      	ldrsb	r0, [r3, r0]
    c3f0:	4b26      	ldr	r3, [pc, #152]	; (c48c <LORAWAN_TxDone+0x51c>)
    c3f2:	4798      	blx	r3
    c3f4:	e7c5      	b.n	c382 <LORAWAN_TxDone+0x412>
    c3f6:	2b01      	cmp	r3, #1
    c3f8:	d1c3      	bne.n	c382 <LORAWAN_TxDone+0x412>
    c3fa:	003b      	movs	r3, r7
    c3fc:	33ca      	adds	r3, #202	; 0xca
    c3fe:	8819      	ldrh	r1, [r3, #0]
    c400:	ab05      	add	r3, sp, #20
    c402:	781b      	ldrb	r3, [r3, #0]
    c404:	0022      	movs	r2, r4
    c406:	b25b      	sxtb	r3, r3
    c408:	18c9      	adds	r1, r1, r3
    c40a:	23e0      	movs	r3, #224	; 0xe0
    c40c:	33ff      	adds	r3, #255	; 0xff
    c40e:	5cfb      	ldrb	r3, [r7, r3]
    c410:	37e5      	adds	r7, #229	; 0xe5
    c412:	1ac9      	subs	r1, r1, r3
    c414:	7838      	ldrb	r0, [r7, #0]
    c416:	4369      	muls	r1, r5
    c418:	9400      	str	r4, [sp, #0]
    c41a:	4b17      	ldr	r3, [pc, #92]	; (c478 <LORAWAN_TxDone+0x508>)
    c41c:	47b0      	blx	r6
    c41e:	e7b0      	b.n	c382 <LORAWAN_TxDone+0x412>
    c420:	0753      	lsls	r3, r2, #29
    c422:	d400      	bmi.n	c426 <LORAWAN_TxDone+0x4b6>
    c424:	e5c4      	b.n	bfb0 <LORAWAN_TxDone+0x40>
    c426:	2022      	movs	r0, #34	; 0x22
    c428:	e7c2      	b.n	c3b0 <LORAWAN_TxDone+0x440>
    c42a:	4919      	ldr	r1, [pc, #100]	; (c490 <LORAWAN_TxDone+0x520>)
    c42c:	784a      	ldrb	r2, [r1, #1]
    c42e:	780b      	ldrb	r3, [r1, #0]
    c430:	0212      	lsls	r2, r2, #8
    c432:	431a      	orrs	r2, r3
    c434:	788b      	ldrb	r3, [r1, #2]
    c436:	041b      	lsls	r3, r3, #16
    c438:	431a      	orrs	r2, r3
    c43a:	78cb      	ldrb	r3, [r1, #3]
    c43c:	061b      	lsls	r3, r3, #24
    c43e:	4313      	orrs	r3, r2
    c440:	d100      	bne.n	c444 <LORAWAN_TxDone+0x4d4>
    c442:	e5b5      	b.n	bfb0 <LORAWAN_TxDone+0x40>
    c444:	4a13      	ldr	r2, [pc, #76]	; (c494 <LORAWAN_TxDone+0x524>)
    c446:	7811      	ldrb	r1, [r2, #0]
    c448:	221c      	movs	r2, #28
    c44a:	2904      	cmp	r1, #4
    c44c:	d003      	beq.n	c456 <LORAWAN_TxDone+0x4e6>
    c44e:	2200      	movs	r2, #0
    c450:	2c07      	cmp	r4, #7
    c452:	d100      	bne.n	c456 <LORAWAN_TxDone+0x4e6>
    c454:	0022      	movs	r2, r4
    c456:	0039      	movs	r1, r7
    c458:	2004      	movs	r0, #4
    c45a:	31ff      	adds	r1, #255	; 0xff
    c45c:	37fc      	adds	r7, #252	; 0xfc
    c45e:	7048      	strb	r0, [r1, #1]
    c460:	714a      	strb	r2, [r1, #5]
    c462:	6838      	ldr	r0, [r7, #0]
    c464:	490c      	ldr	r1, [pc, #48]	; (c498 <LORAWAN_TxDone+0x528>)
    c466:	4798      	blx	r3
    c468:	e5a2      	b.n	bfb0 <LORAWAN_TxDone+0x40>
    c46a:	46c0      	nop			; (mov r8, r8)
    c46c:	00006971 	.word	0x00006971
    c470:	000080cd 	.word	0x000080cd
    c474:	0000b185 	.word	0x0000b185
    c478:	0000c7d1 	.word	0x0000c7d1
    c47c:	00006a7d 	.word	0x00006a7d
    c480:	00008075 	.word	0x00008075
    c484:	200019c4 	.word	0x200019c4
    c488:	20001a32 	.word	0x20001a32
    c48c:	0000e131 	.word	0x0000e131
    c490:	20001cbc 	.word	0x20001cbc
    c494:	20001ba8 	.word	0x20001ba8
    c498:	20001ac4 	.word	0x20001ac4

0000c49c <radioCallback>:
    c49c:	4b10      	ldr	r3, [pc, #64]	; (c4e0 <radioCallback+0x44>)
    c49e:	b510      	push	{r4, lr}
    c4a0:	7018      	strb	r0, [r3, #0]
    c4a2:	3801      	subs	r0, #1
    c4a4:	b2c0      	uxtb	r0, r0
    c4a6:	000c      	movs	r4, r1
    c4a8:	281f      	cmp	r0, #31
    c4aa:	d809      	bhi.n	c4c0 <radioCallback+0x24>
    c4ac:	2301      	movs	r3, #1
    c4ae:	4083      	lsls	r3, r0
    c4b0:	4a0c      	ldr	r2, [pc, #48]	; (c4e4 <radioCallback+0x48>)
    c4b2:	4213      	tst	r3, r2
    c4b4:	d109      	bne.n	c4ca <radioCallback+0x2e>
    c4b6:	220a      	movs	r2, #10
    c4b8:	4213      	tst	r3, r2
    c4ba:	d102      	bne.n	c4c2 <radioCallback+0x26>
    c4bc:	2b00      	cmp	r3, #0
    c4be:	db08      	blt.n	c4d2 <radioCallback+0x36>
    c4c0:	bd10      	pop	{r4, pc}
    c4c2:	0008      	movs	r0, r1
    c4c4:	4b08      	ldr	r3, [pc, #32]	; (c4e8 <radioCallback+0x4c>)
    c4c6:	4798      	blx	r3
    c4c8:	e7fa      	b.n	c4c0 <radioCallback+0x24>
    c4ca:	2002      	movs	r0, #2
    c4cc:	4b07      	ldr	r3, [pc, #28]	; (c4ec <radioCallback+0x50>)
    c4ce:	4798      	blx	r3
    c4d0:	e7f6      	b.n	c4c0 <radioCallback+0x24>
    c4d2:	4b07      	ldr	r3, [pc, #28]	; (c4f0 <radioCallback+0x54>)
    c4d4:	681b      	ldr	r3, [r3, #0]
    c4d6:	2b00      	cmp	r3, #0
    c4d8:	d0f2      	beq.n	c4c0 <radioCallback+0x24>
    c4da:	4798      	blx	r3
    c4dc:	6020      	str	r0, [r4, #0]
    c4de:	e7ef      	b.n	c4c0 <radioCallback+0x24>
    c4e0:	20001ba8 	.word	0x20001ba8
    c4e4:	00008081 	.word	0x00008081
    c4e8:	0000bf71 	.word	0x0000bf71
    c4ec:	0000e809 	.word	0x0000e809
    c4f0:	20001cb8 	.word	0x20001cb8

0000c4f4 <LorawanCheckAndDoRetryOnTimeout>:
    c4f4:	b513      	push	{r0, r1, r4, lr}
    c4f6:	4c34      	ldr	r4, [pc, #208]	; (c5c8 <LorawanCheckAndDoRetryOnTimeout+0xd4>)
    c4f8:	0023      	movs	r3, r4
    c4fa:	338c      	adds	r3, #140	; 0x8c
    c4fc:	781b      	ldrb	r3, [r3, #0]
    c4fe:	0022      	movs	r2, r4
    c500:	07db      	lsls	r3, r3, #31
    c502:	d54d      	bpl.n	c5a0 <LorawanCheckAndDoRetryOnTimeout+0xac>
    c504:	0023      	movs	r3, r4
    c506:	32dc      	adds	r2, #220	; 0xdc
    c508:	33da      	adds	r3, #218	; 0xda
    c50a:	7812      	ldrb	r2, [r2, #0]
    c50c:	781b      	ldrb	r3, [r3, #0]
    c50e:	429a      	cmp	r2, r3
    c510:	d838      	bhi.n	c584 <LorawanCheckAndDoRetryOnTimeout+0x90>
    c512:	23ef      	movs	r3, #239	; 0xef
    c514:	005b      	lsls	r3, r3, #1
    c516:	5ce3      	ldrb	r3, [r4, r3]
    c518:	2b00      	cmp	r3, #0
    c51a:	d033      	beq.n	c584 <LorawanCheckAndDoRetryOnTimeout+0x90>
    c51c:	0023      	movs	r3, r4
    c51e:	33f4      	adds	r3, #244	; 0xf4
    c520:	781b      	ldrb	r3, [r3, #0]
    c522:	2b01      	cmp	r3, #1
    c524:	d11a      	bne.n	c55c <LorawanCheckAndDoRetryOnTimeout+0x68>
    c526:	0021      	movs	r1, r4
    c528:	220e      	movs	r2, #14
    c52a:	317c      	adds	r1, #124	; 0x7c
    c52c:	780b      	ldrb	r3, [r1, #0]
    c52e:	4393      	bics	r3, r2
    c530:	001a      	movs	r2, r3
    c532:	230c      	movs	r3, #12
    c534:	4313      	orrs	r3, r2
    c536:	700b      	strb	r3, [r1, #0]
    c538:	0023      	movs	r3, r4
    c53a:	33d2      	adds	r3, #210	; 0xd2
    c53c:	8819      	ldrh	r1, [r3, #0]
    c53e:	23e0      	movs	r3, #224	; 0xe0
    c540:	33ff      	adds	r3, #255	; 0xff
    c542:	5ce3      	ldrb	r3, [r4, r3]
    c544:	2200      	movs	r2, #0
    c546:	1acb      	subs	r3, r1, r3
    c548:	21fa      	movs	r1, #250	; 0xfa
    c54a:	34e8      	adds	r4, #232	; 0xe8
    c54c:	0089      	lsls	r1, r1, #2
    c54e:	7820      	ldrb	r0, [r4, #0]
    c550:	4359      	muls	r1, r3
    c552:	9200      	str	r2, [sp, #0]
    c554:	4b1d      	ldr	r3, [pc, #116]	; (c5cc <LorawanCheckAndDoRetryOnTimeout+0xd8>)
    c556:	4c1e      	ldr	r4, [pc, #120]	; (c5d0 <LorawanCheckAndDoRetryOnTimeout+0xdc>)
    c558:	47a0      	blx	r4
    c55a:	bd13      	pop	{r0, r1, r4, pc}
    c55c:	2b04      	cmp	r3, #4
    c55e:	d1fc      	bne.n	c55a <LorawanCheckAndDoRetryOnTimeout+0x66>
    c560:	4b1c      	ldr	r3, [pc, #112]	; (c5d4 <LorawanCheckAndDoRetryOnTimeout+0xe0>)
    c562:	4798      	blx	r3
    c564:	34c6      	adds	r4, #198	; 0xc6
    c566:	300d      	adds	r0, #13
    c568:	8823      	ldrh	r3, [r4, #0]
    c56a:	b280      	uxth	r0, r0
    c56c:	4283      	cmp	r3, r0
    c56e:	d802      	bhi.n	c576 <LorawanCheckAndDoRetryOnTimeout+0x82>
    c570:	4b19      	ldr	r3, [pc, #100]	; (c5d8 <LorawanCheckAndDoRetryOnTimeout+0xe4>)
    c572:	4798      	blx	r3
    c574:	e7f1      	b.n	c55a <LorawanCheckAndDoRetryOnTimeout+0x66>
    c576:	200e      	movs	r0, #14
    c578:	4b18      	ldr	r3, [pc, #96]	; (c5dc <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    c57a:	4798      	blx	r3
    c57c:	4b18      	ldr	r3, [pc, #96]	; (c5e0 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    c57e:	4798      	blx	r3
    c580:	4b18      	ldr	r3, [pc, #96]	; (c5e4 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    c582:	e7f6      	b.n	c572 <LorawanCheckAndDoRetryOnTimeout+0x7e>
    c584:	2012      	movs	r0, #18
    c586:	4b15      	ldr	r3, [pc, #84]	; (c5dc <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    c588:	4798      	blx	r3
    c58a:	4b15      	ldr	r3, [pc, #84]	; (c5e0 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    c58c:	4798      	blx	r3
    c58e:	34f4      	adds	r4, #244	; 0xf4
    c590:	4b14      	ldr	r3, [pc, #80]	; (c5e4 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    c592:	4798      	blx	r3
    c594:	7823      	ldrb	r3, [r4, #0]
    c596:	2b04      	cmp	r3, #4
    c598:	d1df      	bne.n	c55a <LorawanCheckAndDoRetryOnTimeout+0x66>
    c59a:	4b13      	ldr	r3, [pc, #76]	; (c5e8 <LorawanCheckAndDoRetryOnTimeout+0xf4>)
    c59c:	4798      	blx	r3
    c59e:	e7dc      	b.n	c55a <LorawanCheckAndDoRetryOnTimeout+0x66>
    c5a0:	0023      	movs	r3, r4
    c5a2:	32db      	adds	r2, #219	; 0xdb
    c5a4:	33d9      	adds	r3, #217	; 0xd9
    c5a6:	7812      	ldrb	r2, [r2, #0]
    c5a8:	781b      	ldrb	r3, [r3, #0]
    c5aa:	429a      	cmp	r2, r3
    c5ac:	d804      	bhi.n	c5b8 <LorawanCheckAndDoRetryOnTimeout+0xc4>
    c5ae:	23ef      	movs	r3, #239	; 0xef
    c5b0:	005b      	lsls	r3, r3, #1
    c5b2:	5ce3      	ldrb	r3, [r4, r3]
    c5b4:	2b00      	cmp	r3, #0
    c5b6:	d1db      	bne.n	c570 <LorawanCheckAndDoRetryOnTimeout+0x7c>
    c5b8:	4b0c      	ldr	r3, [pc, #48]	; (c5ec <LorawanCheckAndDoRetryOnTimeout+0xf8>)
    c5ba:	4798      	blx	r3
    c5bc:	4b09      	ldr	r3, [pc, #36]	; (c5e4 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    c5be:	4798      	blx	r3
    c5c0:	2008      	movs	r0, #8
    c5c2:	4b06      	ldr	r3, [pc, #24]	; (c5dc <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    c5c4:	4798      	blx	r3
    c5c6:	e7c8      	b.n	c55a <LorawanCheckAndDoRetryOnTimeout+0x66>
    c5c8:	200019c4 	.word	0x200019c4
    c5cc:	0000c5f1 	.word	0x0000c5f1
    c5d0:	000080cd 	.word	0x000080cd
    c5d4:	0000a349 	.word	0x0000a349
    c5d8:	0000b269 	.word	0x0000b269
    c5dc:	0000b76d 	.word	0x0000b76d
    c5e0:	0000ac45 	.word	0x0000ac45
    c5e4:	0000a25d 	.word	0x0000a25d
    c5e8:	0000f2b1 	.word	0x0000f2b1
    c5ec:	0000ac75 	.word	0x0000ac75

0000c5f0 <AckRetransmissionCallback>:
    c5f0:	b510      	push	{r4, lr}
    c5f2:	4c1c      	ldr	r4, [pc, #112]	; (c664 <AckRetransmissionCallback+0x74>)
    c5f4:	0023      	movs	r3, r4
    c5f6:	337c      	adds	r3, #124	; 0x7c
    c5f8:	781b      	ldrb	r3, [r3, #0]
    c5fa:	2b7f      	cmp	r3, #127	; 0x7f
    c5fc:	d82e      	bhi.n	c65c <AckRetransmissionCallback+0x6c>
    c5fe:	0023      	movs	r3, r4
    c600:	33f4      	adds	r3, #244	; 0xf4
    c602:	781b      	ldrb	r3, [r3, #0]
    c604:	2b04      	cmp	r3, #4
    c606:	d102      	bne.n	c60e <AckRetransmissionCallback+0x1e>
    c608:	4b17      	ldr	r3, [pc, #92]	; (c668 <AckRetransmissionCallback+0x78>)
    c60a:	4798      	blx	r3
    c60c:	e01f      	b.n	c64e <AckRetransmissionCallback+0x5e>
    c60e:	2b01      	cmp	r3, #1
    c610:	d11d      	bne.n	c64e <AckRetransmissionCallback+0x5e>
    c612:	0022      	movs	r2, r4
    c614:	0023      	movs	r3, r4
    c616:	32dc      	adds	r2, #220	; 0xdc
    c618:	33da      	adds	r3, #218	; 0xda
    c61a:	7812      	ldrb	r2, [r2, #0]
    c61c:	781b      	ldrb	r3, [r3, #0]
    c61e:	429a      	cmp	r2, r3
    c620:	d816      	bhi.n	c650 <AckRetransmissionCallback+0x60>
    c622:	23ef      	movs	r3, #239	; 0xef
    c624:	005b      	lsls	r3, r3, #1
    c626:	5ce3      	ldrb	r3, [r4, r3]
    c628:	2b00      	cmp	r3, #0
    c62a:	d011      	beq.n	c650 <AckRetransmissionCallback+0x60>
    c62c:	4b0f      	ldr	r3, [pc, #60]	; (c66c <AckRetransmissionCallback+0x7c>)
    c62e:	4798      	blx	r3
    c630:	34c6      	adds	r4, #198	; 0xc6
    c632:	300d      	adds	r0, #13
    c634:	8823      	ldrh	r3, [r4, #0]
    c636:	b280      	uxth	r0, r0
    c638:	4283      	cmp	r3, r0
    c63a:	d801      	bhi.n	c640 <AckRetransmissionCallback+0x50>
    c63c:	4b0c      	ldr	r3, [pc, #48]	; (c670 <AckRetransmissionCallback+0x80>)
    c63e:	e7e4      	b.n	c60a <AckRetransmissionCallback+0x1a>
    c640:	4b0c      	ldr	r3, [pc, #48]	; (c674 <AckRetransmissionCallback+0x84>)
    c642:	4798      	blx	r3
    c644:	4b0c      	ldr	r3, [pc, #48]	; (c678 <AckRetransmissionCallback+0x88>)
    c646:	4798      	blx	r3
    c648:	200e      	movs	r0, #14
    c64a:	4b0c      	ldr	r3, [pc, #48]	; (c67c <AckRetransmissionCallback+0x8c>)
    c64c:	4798      	blx	r3
    c64e:	bd10      	pop	{r4, pc}
    c650:	4b08      	ldr	r3, [pc, #32]	; (c674 <AckRetransmissionCallback+0x84>)
    c652:	4798      	blx	r3
    c654:	4b08      	ldr	r3, [pc, #32]	; (c678 <AckRetransmissionCallback+0x88>)
    c656:	4798      	blx	r3
    c658:	2012      	movs	r0, #18
    c65a:	e7f6      	b.n	c64a <AckRetransmissionCallback+0x5a>
    c65c:	4b05      	ldr	r3, [pc, #20]	; (c674 <AckRetransmissionCallback+0x84>)
    c65e:	4798      	blx	r3
    c660:	4b05      	ldr	r3, [pc, #20]	; (c678 <AckRetransmissionCallback+0x88>)
    c662:	e7d2      	b.n	c60a <AckRetransmissionCallback+0x1a>
    c664:	200019c4 	.word	0x200019c4
    c668:	0000c4f5 	.word	0x0000c4f5
    c66c:	0000a349 	.word	0x0000a349
    c670:	0000b269 	.word	0x0000b269
    c674:	0000ac45 	.word	0x0000ac45
    c678:	0000a25d 	.word	0x0000a25d
    c67c:	0000b76d 	.word	0x0000b76d

0000c680 <LORAWAN_RxTimeout>:
    c680:	4b22      	ldr	r3, [pc, #136]	; (c70c <LORAWAN_RxTimeout+0x8c>)
    c682:	b510      	push	{r4, lr}
    c684:	001a      	movs	r2, r3
    c686:	327c      	adds	r2, #124	; 0x7c
    c688:	7812      	ldrb	r2, [r2, #0]
    c68a:	b251      	sxtb	r1, r2
    c68c:	2900      	cmp	r1, #0
    c68e:	db23      	blt.n	c6d8 <LORAWAN_RxTimeout+0x58>
    c690:	0019      	movs	r1, r3
    c692:	31f4      	adds	r1, #244	; 0xf4
    c694:	7809      	ldrb	r1, [r1, #0]
    c696:	2904      	cmp	r1, #4
    c698:	d104      	bne.n	c6a4 <LORAWAN_RxTimeout+0x24>
    c69a:	07d1      	lsls	r1, r2, #31
    c69c:	d502      	bpl.n	c6a4 <LORAWAN_RxTimeout+0x24>
    c69e:	4b1c      	ldr	r3, [pc, #112]	; (c710 <LORAWAN_RxTimeout+0x90>)
    c6a0:	4798      	blx	r3
    c6a2:	bd10      	pop	{r4, pc}
    c6a4:	210e      	movs	r1, #14
    c6a6:	0010      	movs	r0, r2
    c6a8:	4008      	ands	r0, r1
    c6aa:	2806      	cmp	r0, #6
    c6ac:	d107      	bne.n	c6be <LORAWAN_RxTimeout+0x3e>
    c6ae:	337c      	adds	r3, #124	; 0x7c
    c6b0:	781a      	ldrb	r2, [r3, #0]
    c6b2:	438a      	bics	r2, r1
    c6b4:	0011      	movs	r1, r2
    c6b6:	2208      	movs	r2, #8
    c6b8:	430a      	orrs	r2, r1
    c6ba:	701a      	strb	r2, [r3, #0]
    c6bc:	e7f1      	b.n	c6a2 <LORAWAN_RxTimeout+0x22>
    c6be:	2004      	movs	r0, #4
    c6c0:	338c      	adds	r3, #140	; 0x8c
    c6c2:	781b      	ldrb	r3, [r3, #0]
    c6c4:	4203      	tst	r3, r0
    c6c6:	d002      	beq.n	c6ce <LORAWAN_RxTimeout+0x4e>
    c6c8:	4b12      	ldr	r3, [pc, #72]	; (c714 <LORAWAN_RxTimeout+0x94>)
    c6ca:	4798      	blx	r3
    c6cc:	e7e9      	b.n	c6a2 <LORAWAN_RxTimeout+0x22>
    c6ce:	07d3      	lsls	r3, r2, #31
    c6d0:	d5e7      	bpl.n	c6a2 <LORAWAN_RxTimeout+0x22>
    c6d2:	4b11      	ldr	r3, [pc, #68]	; (c718 <LORAWAN_RxTimeout+0x98>)
    c6d4:	4798      	blx	r3
    c6d6:	e7e4      	b.n	c6a2 <LORAWAN_RxTimeout+0x22>
    c6d8:	4810      	ldr	r0, [pc, #64]	; (c71c <LORAWAN_RxTimeout+0x9c>)
    c6da:	7841      	ldrb	r1, [r0, #1]
    c6dc:	7802      	ldrb	r2, [r0, #0]
    c6de:	0209      	lsls	r1, r1, #8
    c6e0:	4311      	orrs	r1, r2
    c6e2:	7882      	ldrb	r2, [r0, #2]
    c6e4:	0412      	lsls	r2, r2, #16
    c6e6:	4311      	orrs	r1, r2
    c6e8:	78c2      	ldrb	r2, [r0, #3]
    c6ea:	0612      	lsls	r2, r2, #24
    c6ec:	430a      	orrs	r2, r1
    c6ee:	d0d8      	beq.n	c6a2 <LORAWAN_RxTimeout+0x22>
    c6f0:	21ea      	movs	r1, #234	; 0xea
    c6f2:	2001      	movs	r0, #1
    c6f4:	0049      	lsls	r1, r1, #1
    c6f6:	5458      	strb	r0, [r3, r1]
    c6f8:	0019      	movs	r1, r3
    c6fa:	2404      	movs	r4, #4
    c6fc:	31ff      	adds	r1, #255	; 0xff
    c6fe:	33fc      	adds	r3, #252	; 0xfc
    c700:	704c      	strb	r4, [r1, #1]
    c702:	7148      	strb	r0, [r1, #5]
    c704:	4906      	ldr	r1, [pc, #24]	; (c720 <LORAWAN_RxTimeout+0xa0>)
    c706:	6818      	ldr	r0, [r3, #0]
    c708:	4790      	blx	r2
    c70a:	e7ca      	b.n	c6a2 <LORAWAN_RxTimeout+0x22>
    c70c:	200019c4 	.word	0x200019c4
    c710:	0000e1b5 	.word	0x0000e1b5
    c714:	0000ac99 	.word	0x0000ac99
    c718:	0000c4f5 	.word	0x0000c4f5
    c71c:	20001cbc 	.word	0x20001cbc
    c720:	20001ac4 	.word	0x20001ac4

0000c724 <LorawanConfigureRadioForRX2>:
    c724:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    c726:	466b      	mov	r3, sp
    c728:	4c21      	ldr	r4, [pc, #132]	; (c7b0 <LorawanConfigureRadioForRX2+0x8c>)
    c72a:	1cdd      	adds	r5, r3, #3
    c72c:	0023      	movs	r3, r4
    c72e:	2100      	movs	r1, #0
    c730:	338c      	adds	r3, #140	; 0x8c
    c732:	781b      	ldrb	r3, [r3, #0]
    c734:	0007      	movs	r7, r0
    c736:	7029      	strb	r1, [r5, #0]
    c738:	075b      	lsls	r3, r3, #29
    c73a:	d52c      	bpl.n	c796 <LorawanConfigureRadioForRX2+0x72>
    c73c:	002a      	movs	r2, r5
    c73e:	2009      	movs	r0, #9
    c740:	4b1c      	ldr	r3, [pc, #112]	; (c7b4 <LorawanConfigureRadioForRX2+0x90>)
    c742:	4798      	blx	r3
    c744:	0022      	movs	r2, r4
    c746:	0023      	movs	r3, r4
    c748:	326c      	adds	r2, #108	; 0x6c
    c74a:	8811      	ldrh	r1, [r2, #0]
    c74c:	336a      	adds	r3, #106	; 0x6a
    c74e:	881b      	ldrh	r3, [r3, #0]
    c750:	0409      	lsls	r1, r1, #16
    c752:	4319      	orrs	r1, r3
    c754:	7828      	ldrb	r0, [r5, #0]
    c756:	4b18      	ldr	r3, [pc, #96]	; (c7b8 <LorawanConfigureRadioForRX2+0x94>)
    c758:	4798      	blx	r3
    c75a:	2300      	movs	r3, #0
    c75c:	0022      	movs	r2, r4
    c75e:	ae01      	add	r6, sp, #4
    c760:	7033      	strb	r3, [r6, #0]
    c762:	32f4      	adds	r2, #244	; 0xf4
    c764:	7812      	ldrb	r2, [r2, #0]
    c766:	2a04      	cmp	r2, #4
    c768:	d11a      	bne.n	c7a0 <LorawanConfigureRadioForRX2+0x7c>
    c76a:	347c      	adds	r4, #124	; 0x7c
    c76c:	7822      	ldrb	r2, [r4, #0]
    c76e:	07d2      	lsls	r2, r2, #31
    c770:	d516      	bpl.n	c7a0 <LorawanConfigureRadioForRX2+0x7c>
    c772:	8073      	strh	r3, [r6, #2]
    c774:	0030      	movs	r0, r6
    c776:	4b11      	ldr	r3, [pc, #68]	; (c7bc <LorawanConfigureRadioForRX2+0x98>)
    c778:	4798      	blx	r3
    c77a:	1e04      	subs	r4, r0, #0
    c77c:	d00a      	beq.n	c794 <LorawanConfigureRadioForRX2+0x70>
    c77e:	4b10      	ldr	r3, [pc, #64]	; (c7c0 <LorawanConfigureRadioForRX2+0x9c>)
    c780:	4798      	blx	r3
    c782:	4b10      	ldr	r3, [pc, #64]	; (c7c4 <LorawanConfigureRadioForRX2+0xa0>)
    c784:	4798      	blx	r3
    c786:	4b10      	ldr	r3, [pc, #64]	; (c7c8 <LorawanConfigureRadioForRX2+0xa4>)
    c788:	4798      	blx	r3
    c78a:	2f00      	cmp	r7, #0
    c78c:	d002      	beq.n	c794 <LorawanConfigureRadioForRX2+0x70>
    c78e:	0020      	movs	r0, r4
    c790:	4b0e      	ldr	r3, [pc, #56]	; (c7cc <LorawanConfigureRadioForRX2+0xa8>)
    c792:	4798      	blx	r3
    c794:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    c796:	0023      	movs	r3, r4
    c798:	336e      	adds	r3, #110	; 0x6e
    c79a:	781b      	ldrb	r3, [r3, #0]
    c79c:	702b      	strb	r3, [r5, #0]
    c79e:	e7d1      	b.n	c744 <LorawanConfigureRadioForRX2+0x20>
    c7a0:	466b      	mov	r3, sp
    c7a2:	0029      	movs	r1, r5
    c7a4:	1d9a      	adds	r2, r3, #6
    c7a6:	2003      	movs	r0, #3
    c7a8:	4b02      	ldr	r3, [pc, #8]	; (c7b4 <LorawanConfigureRadioForRX2+0x90>)
    c7aa:	4798      	blx	r3
    c7ac:	e7e2      	b.n	c774 <LorawanConfigureRadioForRX2+0x50>
    c7ae:	46c0      	nop			; (mov r8, r8)
    c7b0:	200019c4 	.word	0x200019c4
    c7b4:	00006971 	.word	0x00006971
    c7b8:	0000b119 	.word	0x0000b119
    c7bc:	0000fba1 	.word	0x0000fba1
    c7c0:	0000ac45 	.word	0x0000ac45
    c7c4:	0000ac75 	.word	0x0000ac75
    c7c8:	0000a25d 	.word	0x0000a25d
    c7cc:	0000b76d 	.word	0x0000b76d

0000c7d0 <LorawanReceiveWindow2Callback>:
    c7d0:	b570      	push	{r4, r5, r6, lr}
    c7d2:	4c16      	ldr	r4, [pc, #88]	; (c82c <LorawanReceiveWindow2Callback+0x5c>)
    c7d4:	0025      	movs	r5, r4
    c7d6:	357c      	adds	r5, #124	; 0x7c
    c7d8:	782b      	ldrb	r3, [r5, #0]
    c7da:	2b7f      	cmp	r3, #127	; 0x7f
    c7dc:	d811      	bhi.n	c802 <LorawanReceiveWindow2Callback+0x32>
    c7de:	4b14      	ldr	r3, [pc, #80]	; (c830 <LorawanReceiveWindow2Callback+0x60>)
    c7e0:	4798      	blx	r3
    c7e2:	2801      	cmp	r0, #1
    c7e4:	d109      	bne.n	c7fa <LorawanReceiveWindow2Callback+0x2a>
    c7e6:	220e      	movs	r2, #14
    c7e8:	782b      	ldrb	r3, [r5, #0]
    c7ea:	4393      	bics	r3, r2
    c7ec:	001a      	movs	r2, r3
    c7ee:	230a      	movs	r3, #10
    c7f0:	4313      	orrs	r3, r2
    c7f2:	702b      	strb	r3, [r5, #0]
    c7f4:	4b0f      	ldr	r3, [pc, #60]	; (c834 <LorawanReceiveWindow2Callback+0x64>)
    c7f6:	4798      	blx	r3
    c7f8:	bd70      	pop	{r4, r5, r6, pc}
    c7fa:	2301      	movs	r3, #1
    c7fc:	34f0      	adds	r4, #240	; 0xf0
    c7fe:	7023      	strb	r3, [r4, #0]
    c800:	e7fa      	b.n	c7f8 <LorawanReceiveWindow2Callback+0x28>
    c802:	2104      	movs	r1, #4
    c804:	348c      	adds	r4, #140	; 0x8c
    c806:	7822      	ldrb	r2, [r4, #0]
    c808:	420a      	tst	r2, r1
    c80a:	d007      	beq.n	c81c <LorawanReceiveWindow2Callback+0x4c>
    c80c:	2001      	movs	r0, #1
    c80e:	4383      	bics	r3, r0
    c810:	438a      	bics	r2, r1
    c812:	702b      	strb	r3, [r5, #0]
    c814:	3107      	adds	r1, #7
    c816:	4b08      	ldr	r3, [pc, #32]	; (c838 <LorawanReceiveWindow2Callback+0x68>)
    c818:	7022      	strb	r2, [r4, #0]
    c81a:	4798      	blx	r3
    c81c:	4b07      	ldr	r3, [pc, #28]	; (c83c <LorawanReceiveWindow2Callback+0x6c>)
    c81e:	4798      	blx	r3
    c820:	4b07      	ldr	r3, [pc, #28]	; (c840 <LorawanReceiveWindow2Callback+0x70>)
    c822:	4798      	blx	r3
    c824:	4b07      	ldr	r3, [pc, #28]	; (c844 <LorawanReceiveWindow2Callback+0x74>)
    c826:	4798      	blx	r3
    c828:	e7e6      	b.n	c7f8 <LorawanReceiveWindow2Callback+0x28>
    c82a:	46c0      	nop			; (mov r8, r8)
    c82c:	200019c4 	.word	0x200019c4
    c830:	0000f2b1 	.word	0x0000f2b1
    c834:	0000c725 	.word	0x0000c725
    c838:	000070a5 	.word	0x000070a5
    c83c:	0000ac75 	.word	0x0000ac75
    c840:	0000ac45 	.word	0x0000ac45
    c844:	0000a25d 	.word	0x0000a25d

0000c848 <SetReceptionNotOkState>:
    c848:	22ea      	movs	r2, #234	; 0xea
    c84a:	2101      	movs	r1, #1
    c84c:	4b19      	ldr	r3, [pc, #100]	; (c8b4 <SetReceptionNotOkState+0x6c>)
    c84e:	0052      	lsls	r2, r2, #1
    c850:	b510      	push	{r4, lr}
    c852:	5499      	strb	r1, [r3, r2]
    c854:	001a      	movs	r2, r3
    c856:	0019      	movs	r1, r3
    c858:	32f4      	adds	r2, #244	; 0xf4
    c85a:	7812      	ldrb	r2, [r2, #0]
    c85c:	317c      	adds	r1, #124	; 0x7c
    c85e:	200e      	movs	r0, #14
    c860:	2a01      	cmp	r2, #1
    c862:	d11d      	bne.n	c8a0 <SetReceptionNotOkState+0x58>
    c864:	780a      	ldrb	r2, [r1, #0]
    c866:	4002      	ands	r2, r0
    c868:	2a0a      	cmp	r2, #10
    c86a:	d006      	beq.n	c87a <SetReceptionNotOkState+0x32>
    c86c:	2a06      	cmp	r2, #6
    c86e:	d113      	bne.n	c898 <SetReceptionNotOkState+0x50>
    c870:	001a      	movs	r2, r3
    c872:	32f0      	adds	r2, #240	; 0xf0
    c874:	7812      	ldrb	r2, [r2, #0]
    c876:	2a00      	cmp	r2, #0
    c878:	d00e      	beq.n	c898 <SetReceptionNotOkState+0x50>
    c87a:	0019      	movs	r1, r3
    c87c:	2001      	movs	r0, #1
    c87e:	318c      	adds	r1, #140	; 0x8c
    c880:	780a      	ldrb	r2, [r1, #0]
    c882:	240e      	movs	r4, #14
    c884:	4382      	bics	r2, r0
    c886:	700a      	strb	r2, [r1, #0]
    c888:	001a      	movs	r2, r3
    c88a:	327c      	adds	r2, #124	; 0x7c
    c88c:	7811      	ldrb	r1, [r2, #0]
    c88e:	43a1      	bics	r1, r4
    c890:	7011      	strb	r1, [r2, #0]
    c892:	7851      	ldrb	r1, [r2, #1]
    c894:	4381      	bics	r1, r0
    c896:	7051      	strb	r1, [r2, #1]
    c898:	2200      	movs	r2, #0
    c89a:	33f0      	adds	r3, #240	; 0xf0
    c89c:	701a      	strb	r2, [r3, #0]
    c89e:	bd10      	pop	{r4, pc}
    c8a0:	230a      	movs	r3, #10
    c8a2:	780a      	ldrb	r2, [r1, #0]
    c8a4:	4382      	bics	r2, r0
    c8a6:	4313      	orrs	r3, r2
    c8a8:	700b      	strb	r3, [r1, #0]
    c8aa:	2000      	movs	r0, #0
    c8ac:	4b02      	ldr	r3, [pc, #8]	; (c8b8 <SetReceptionNotOkState+0x70>)
    c8ae:	4798      	blx	r3
    c8b0:	e7f5      	b.n	c89e <SetReceptionNotOkState+0x56>
    c8b2:	46c0      	nop			; (mov r8, r8)
    c8b4:	200019c4 	.word	0x200019c4
    c8b8:	0000c725 	.word	0x0000c725

0000c8bc <UpdateCurrentDataRateAfterDataRangeChanges>:
    c8bc:	4b09      	ldr	r3, [pc, #36]	; (c8e4 <UpdateCurrentDataRateAfterDataRangeChanges+0x28>)
    c8be:	001a      	movs	r2, r3
    c8c0:	32eb      	adds	r2, #235	; 0xeb
    c8c2:	7811      	ldrb	r1, [r2, #0]
    c8c4:	001a      	movs	r2, r3
    c8c6:	32df      	adds	r2, #223	; 0xdf
    c8c8:	7810      	ldrb	r0, [r2, #0]
    c8ca:	4288      	cmp	r0, r1
    c8cc:	d900      	bls.n	c8d0 <UpdateCurrentDataRateAfterDataRangeChanges+0x14>
    c8ce:	7011      	strb	r1, [r2, #0]
    c8d0:	001a      	movs	r2, r3
    c8d2:	33df      	adds	r3, #223	; 0xdf
    c8d4:	32ea      	adds	r2, #234	; 0xea
    c8d6:	7812      	ldrb	r2, [r2, #0]
    c8d8:	7819      	ldrb	r1, [r3, #0]
    c8da:	4291      	cmp	r1, r2
    c8dc:	d200      	bcs.n	c8e0 <UpdateCurrentDataRateAfterDataRangeChanges+0x24>
    c8de:	701a      	strb	r2, [r3, #0]
    c8e0:	4770      	bx	lr
    c8e2:	46c0      	nop			; (mov r8, r8)
    c8e4:	200019c4 	.word	0x200019c4

0000c8e8 <ExecuteNewChannel>:
    c8e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    c8ea:	b08d      	sub	sp, #52	; 0x34
    c8ec:	7807      	ldrb	r7, [r0, #0]
    c8ee:	ab02      	add	r3, sp, #8
    c8f0:	0006      	movs	r6, r0
    c8f2:	71df      	strb	r7, [r3, #7]
    c8f4:	1c41      	adds	r1, r0, #1
    c8f6:	4b59      	ldr	r3, [pc, #356]	; (ca5c <ExecuteNewChannel+0x174>)
    c8f8:	2204      	movs	r2, #4
    c8fa:	a808      	add	r0, sp, #32
    c8fc:	4798      	blx	r3
    c8fe:	9b08      	ldr	r3, [sp, #32]
    c900:	4c57      	ldr	r4, [pc, #348]	; (ca60 <ExecuteNewChannel+0x178>)
    c902:	021d      	lsls	r5, r3, #8
    c904:	2364      	movs	r3, #100	; 0x64
    c906:	0a2d      	lsrs	r5, r5, #8
    c908:	435d      	muls	r5, r3
    c90a:	1d73      	adds	r3, r6, #5
    c90c:	9301      	str	r3, [sp, #4]
    c90e:	0023      	movs	r3, r4
    c910:	9508      	str	r5, [sp, #32]
    c912:	33f6      	adds	r3, #246	; 0xf6
    c914:	781b      	ldrb	r3, [r3, #0]
    c916:	3b02      	subs	r3, #2
    c918:	2b01      	cmp	r3, #1
    c91a:	d800      	bhi.n	c91e <ExecuteNewChannel+0x36>
    c91c:	e092      	b.n	ca44 <ExecuteNewChannel+0x15c>
    c91e:	7933      	ldrb	r3, [r6, #4]
    c920:	a904      	add	r1, sp, #16
    c922:	9300      	str	r3, [sp, #0]
    c924:	2300      	movs	r3, #0
    c926:	2015      	movs	r0, #21
    c928:	4e4e      	ldr	r6, [pc, #312]	; (ca64 <ExecuteNewChannel+0x17c>)
    c92a:	700f      	strb	r7, [r1, #0]
    c92c:	704b      	strb	r3, [r1, #1]
    c92e:	47b0      	blx	r6
    c930:	2808      	cmp	r0, #8
    c932:	d12b      	bne.n	c98c <ExecuteNewChannel+0xa4>
    c934:	466a      	mov	r2, sp
    c936:	ab02      	add	r3, sp, #8
    c938:	79db      	ldrb	r3, [r3, #7]
    c93a:	7812      	ldrb	r2, [r2, #0]
    c93c:	af06      	add	r7, sp, #24
    c93e:	a90a      	add	r1, sp, #40	; 0x28
    c940:	3806      	subs	r0, #6
    c942:	703b      	strb	r3, [r7, #0]
    c944:	707a      	strb	r2, [r7, #1]
    c946:	710b      	strb	r3, [r1, #4]
    c948:	950a      	str	r5, [sp, #40]	; 0x28
    c94a:	47b0      	blx	r6
    c94c:	2808      	cmp	r0, #8
    c94e:	d001      	beq.n	c954 <ExecuteNewChannel+0x6c>
    c950:	2d00      	cmp	r5, #0
    c952:	d10b      	bne.n	c96c <ExecuteNewChannel+0x84>
    c954:	0023      	movs	r3, r4
    c956:	33d8      	adds	r3, #216	; 0xd8
    c958:	781a      	ldrb	r2, [r3, #0]
    c95a:	2303      	movs	r3, #3
    c95c:	4353      	muls	r3, r2
    c95e:	2280      	movs	r2, #128	; 0x80
    c960:	18e3      	adds	r3, r4, r3
    c962:	3390      	adds	r3, #144	; 0x90
    c964:	7899      	ldrb	r1, [r3, #2]
    c966:	4252      	negs	r2, r2
    c968:	430a      	orrs	r2, r1
    c96a:	709a      	strb	r2, [r3, #2]
    c96c:	0039      	movs	r1, r7
    c96e:	2012      	movs	r0, #18
    c970:	47b0      	blx	r6
    c972:	2808      	cmp	r0, #8
    c974:	d10a      	bne.n	c98c <ExecuteNewChannel+0xa4>
    c976:	0023      	movs	r3, r4
    c978:	33d8      	adds	r3, #216	; 0xd8
    c97a:	781a      	ldrb	r2, [r3, #0]
    c97c:	2303      	movs	r3, #3
    c97e:	4353      	muls	r3, r2
    c980:	2240      	movs	r2, #64	; 0x40
    c982:	18e3      	adds	r3, r4, r3
    c984:	3390      	adds	r3, #144	; 0x90
    c986:	7899      	ldrb	r1, [r3, #2]
    c988:	430a      	orrs	r2, r1
    c98a:	709a      	strb	r2, [r3, #2]
    c98c:	0023      	movs	r3, r4
    c98e:	33d8      	adds	r3, #216	; 0xd8
    c990:	781a      	ldrb	r2, [r3, #0]
    c992:	2303      	movs	r3, #3
    c994:	4353      	muls	r3, r2
    c996:	18e3      	adds	r3, r4, r3
    c998:	3390      	adds	r3, #144	; 0x90
    c99a:	789b      	ldrb	r3, [r3, #2]
    c99c:	09da      	lsrs	r2, r3, #7
    c99e:	2a01      	cmp	r2, #1
    c9a0:	d150      	bne.n	ca44 <ExecuteNewChannel+0x15c>
    c9a2:	065b      	lsls	r3, r3, #25
    c9a4:	d54e      	bpl.n	ca44 <ExecuteNewChannel+0x15c>
    c9a6:	4e30      	ldr	r6, [pc, #192]	; (ca68 <ExecuteNewChannel+0x180>)
    c9a8:	2d00      	cmp	r5, #0
    c9aa:	d04e      	beq.n	ca4a <ExecuteNewChannel+0x162>
    c9ac:	a906      	add	r1, sp, #24
    c9ae:	2012      	movs	r0, #18
    c9b0:	47b0      	blx	r6
    c9b2:	ad07      	add	r5, sp, #28
    c9b4:	a90a      	add	r1, sp, #40	; 0x28
    c9b6:	2000      	movs	r0, #0
    c9b8:	47b0      	blx	r6
    c9ba:	002a      	movs	r2, r5
    c9bc:	2100      	movs	r1, #0
    c9be:	2014      	movs	r0, #20
    c9c0:	4f2a      	ldr	r7, [pc, #168]	; (ca6c <ExecuteNewChannel+0x184>)
    c9c2:	47b8      	blx	r7
    c9c4:	0023      	movs	r3, r4
    c9c6:	782a      	ldrb	r2, [r5, #0]
    c9c8:	33ea      	adds	r3, #234	; 0xea
    c9ca:	701a      	strb	r2, [r3, #0]
    c9cc:	0023      	movs	r3, r4
    c9ce:	786a      	ldrb	r2, [r5, #1]
    c9d0:	33eb      	adds	r3, #235	; 0xeb
    c9d2:	701a      	strb	r2, [r3, #0]
    c9d4:	34ff      	adds	r4, #255	; 0xff
    c9d6:	4b26      	ldr	r3, [pc, #152]	; (ca70 <ExecuteNewChannel+0x188>)
    c9d8:	4798      	blx	r3
    c9da:	7c63      	ldrb	r3, [r4, #17]
    c9dc:	079b      	lsls	r3, r3, #30
    c9de:	d50e      	bpl.n	c9fe <ExecuteNewChannel+0x116>
    c9e0:	2416      	movs	r4, #22
    c9e2:	ab02      	add	r3, sp, #8
    c9e4:	18e4      	adds	r4, r4, r3
    c9e6:	1dd9      	adds	r1, r3, #7
    c9e8:	0022      	movs	r2, r4
    c9ea:	201e      	movs	r0, #30
    c9ec:	47b8      	blx	r7
    c9ee:	ab02      	add	r3, sp, #8
    c9f0:	79db      	ldrb	r3, [r3, #7]
    c9f2:	a909      	add	r1, sp, #36	; 0x24
    c9f4:	708b      	strb	r3, [r1, #2]
    c9f6:	8823      	ldrh	r3, [r4, #0]
    c9f8:	201e      	movs	r0, #30
    c9fa:	800b      	strh	r3, [r1, #0]
    c9fc:	47b0      	blx	r6
    c9fe:	ab02      	add	r3, sp, #8
    ca00:	79db      	ldrb	r3, [r3, #7]
    ca02:	a905      	add	r1, sp, #20
    ca04:	700b      	strb	r3, [r1, #0]
    ca06:	2301      	movs	r3, #1
    ca08:	2016      	movs	r0, #22
    ca0a:	704b      	strb	r3, [r1, #1]
    ca0c:	4b16      	ldr	r3, [pc, #88]	; (ca68 <ExecuteNewChannel+0x180>)
    ca0e:	4798      	blx	r3
    ca10:	ad09      	add	r5, sp, #36	; 0x24
    ca12:	2100      	movs	r1, #0
    ca14:	002a      	movs	r2, r5
    ca16:	4b15      	ldr	r3, [pc, #84]	; (ca6c <ExecuteNewChannel+0x184>)
    ca18:	2014      	movs	r0, #20
    ca1a:	4798      	blx	r3
    ca1c:	4c10      	ldr	r4, [pc, #64]	; (ca60 <ExecuteNewChannel+0x178>)
    ca1e:	782a      	ldrb	r2, [r5, #0]
    ca20:	0023      	movs	r3, r4
    ca22:	33ea      	adds	r3, #234	; 0xea
    ca24:	701a      	strb	r2, [r3, #0]
    ca26:	0023      	movs	r3, r4
    ca28:	786a      	ldrb	r2, [r5, #1]
    ca2a:	33eb      	adds	r3, #235	; 0xeb
    ca2c:	701a      	strb	r2, [r3, #0]
    ca2e:	4b10      	ldr	r3, [pc, #64]	; (ca70 <ExecuteNewChannel+0x188>)
    ca30:	4798      	blx	r3
    ca32:	2304      	movs	r3, #4
    ca34:	347c      	adds	r4, #124	; 0x7c
    ca36:	7862      	ldrb	r2, [r4, #1]
    ca38:	210b      	movs	r1, #11
    ca3a:	4313      	orrs	r3, r2
    ca3c:	7063      	strb	r3, [r4, #1]
    ca3e:	2001      	movs	r0, #1
    ca40:	4b0c      	ldr	r3, [pc, #48]	; (ca74 <ExecuteNewChannel+0x18c>)
    ca42:	4798      	blx	r3
    ca44:	9801      	ldr	r0, [sp, #4]
    ca46:	b00d      	add	sp, #52	; 0x34
    ca48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ca4a:	ab02      	add	r3, sp, #8
    ca4c:	79db      	ldrb	r3, [r3, #7]
    ca4e:	a905      	add	r1, sp, #20
    ca50:	2016      	movs	r0, #22
    ca52:	700b      	strb	r3, [r1, #0]
    ca54:	704d      	strb	r5, [r1, #1]
    ca56:	47b0      	blx	r6
    ca58:	e7da      	b.n	ca10 <ExecuteNewChannel+0x128>
    ca5a:	46c0      	nop			; (mov r8, r8)
    ca5c:	00013549 	.word	0x00013549
    ca60:	200019c4 	.word	0x200019c4
    ca64:	0000698d 	.word	0x0000698d
    ca68:	00006a7d 	.word	0x00006a7d
    ca6c:	00006971 	.word	0x00006971
    ca70:	0000c8bd 	.word	0x0000c8bd
    ca74:	000070a5 	.word	0x000070a5

0000ca78 <MacExecuteCommands>:
    ca78:	2300      	movs	r3, #0
    ca7a:	b5f0      	push	{r4, r5, r6, r7, lr}
    ca7c:	0007      	movs	r7, r0
    ca7e:	2501      	movs	r5, #1
    ca80:	b087      	sub	sp, #28
    ca82:	9002      	str	r0, [sp, #8]
    ca84:	9103      	str	r1, [sp, #12]
    ca86:	9300      	str	r3, [sp, #0]
    ca88:	9b02      	ldr	r3, [sp, #8]
    ca8a:	9a03      	ldr	r2, [sp, #12]
    ca8c:	4e63      	ldr	r6, [pc, #396]	; (cc1c <MacExecuteCommands+0x1a4>)
    ca8e:	1898      	adds	r0, r3, r2
    ca90:	4287      	cmp	r7, r0
    ca92:	d353      	bcc.n	cb3c <MacExecuteCommands+0xc4>
    ca94:	23ed      	movs	r3, #237	; 0xed
    ca96:	005b      	lsls	r3, r3, #1
    ca98:	5cf3      	ldrb	r3, [r6, r3]
    ca9a:	2b00      	cmp	r3, #0
    ca9c:	d000      	beq.n	caa0 <MacExecuteCommands+0x28>
    ca9e:	e072      	b.n	cb86 <MacExecuteCommands+0x10e>
    caa0:	0038      	movs	r0, r7
    caa2:	b007      	add	sp, #28
    caa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    caa6:	0033      	movs	r3, r6
    caa8:	787a      	ldrb	r2, [r7, #1]
    caaa:	33dd      	adds	r3, #221	; 0xdd
    caac:	701a      	strb	r2, [r3, #0]
    caae:	0033      	movs	r3, r6
    cab0:	78ba      	ldrb	r2, [r7, #2]
    cab2:	33de      	adds	r3, #222	; 0xde
    cab4:	701a      	strb	r2, [r3, #0]
    cab6:	2203      	movs	r2, #3
    cab8:	9b01      	ldr	r3, [sp, #4]
    caba:	1cfc      	adds	r4, r7, #3
    cabc:	4353      	muls	r3, r2
    cabe:	18f3      	adds	r3, r6, r3
    cac0:	3391      	adds	r3, #145	; 0x91
    cac2:	32fc      	adds	r2, #252	; 0xfc
    cac4:	701a      	strb	r2, [r3, #0]
    cac6:	0032      	movs	r2, r6
    cac8:	2103      	movs	r1, #3
    caca:	32d8      	adds	r2, #216	; 0xd8
    cacc:	7813      	ldrb	r3, [r2, #0]
    cace:	4359      	muls	r1, r3
    cad0:	1876      	adds	r6, r6, r1
    cad2:	3691      	adds	r6, #145	; 0x91
    cad4:	7831      	ldrb	r1, [r6, #0]
    cad6:	29ff      	cmp	r1, #255	; 0xff
    cad8:	d003      	beq.n	cae2 <MacExecuteCommands+0x6a>
    cada:	2b0f      	cmp	r3, #15
    cadc:	d801      	bhi.n	cae2 <MacExecuteCommands+0x6a>
    cade:	3301      	adds	r3, #1
    cae0:	7013      	strb	r3, [r2, #0]
    cae2:	0027      	movs	r7, r4
    cae4:	e7d0      	b.n	ca88 <MacExecuteCommands+0x10>
    cae6:	0020      	movs	r0, r4
    cae8:	4b4d      	ldr	r3, [pc, #308]	; (cc20 <MacExecuteCommands+0x1a8>)
    caea:	4798      	blx	r3
    caec:	0004      	movs	r4, r0
    caee:	e7ea      	b.n	cac6 <MacExecuteCommands+0x4e>
    caf0:	0020      	movs	r0, r4
    caf2:	4b4c      	ldr	r3, [pc, #304]	; (cc24 <MacExecuteCommands+0x1ac>)
    caf4:	e7f9      	b.n	caea <MacExecuteCommands+0x72>
    caf6:	0020      	movs	r0, r4
    caf8:	4b4b      	ldr	r3, [pc, #300]	; (cc28 <MacExecuteCommands+0x1b0>)
    cafa:	e7f6      	b.n	caea <MacExecuteCommands+0x72>
    cafc:	0020      	movs	r0, r4
    cafe:	4b4b      	ldr	r3, [pc, #300]	; (cc2c <MacExecuteCommands+0x1b4>)
    cb00:	e7f3      	b.n	caea <MacExecuteCommands+0x72>
    cb02:	230f      	movs	r3, #15
    cb04:	7878      	ldrb	r0, [r7, #1]
    cb06:	1cbc      	adds	r4, r7, #2
    cb08:	4018      	ands	r0, r3
    cb0a:	4b49      	ldr	r3, [pc, #292]	; (cc30 <MacExecuteCommands+0x1b8>)
    cb0c:	4798      	blx	r3
    cb0e:	0032      	movs	r2, r6
    cb10:	2380      	movs	r3, #128	; 0x80
    cb12:	327c      	adds	r2, #124	; 0x7c
    cb14:	7851      	ldrb	r1, [r2, #1]
    cb16:	425b      	negs	r3, r3
    cb18:	430b      	orrs	r3, r1
    cb1a:	7053      	strb	r3, [r2, #1]
    cb1c:	210b      	movs	r1, #11
    cb1e:	0028      	movs	r0, r5
    cb20:	4b44      	ldr	r3, [pc, #272]	; (cc34 <MacExecuteCommands+0x1bc>)
    cb22:	4798      	blx	r3
    cb24:	e7cf      	b.n	cac6 <MacExecuteCommands+0x4e>
    cb26:	0020      	movs	r0, r4
    cb28:	4b43      	ldr	r3, [pc, #268]	; (cc38 <MacExecuteCommands+0x1c0>)
    cb2a:	e7de      	b.n	caea <MacExecuteCommands+0x72>
    cb2c:	0020      	movs	r0, r4
    cb2e:	4b43      	ldr	r3, [pc, #268]	; (cc3c <MacExecuteCommands+0x1c4>)
    cb30:	e7db      	b.n	caea <MacExecuteCommands+0x72>
    cb32:	22ff      	movs	r2, #255	; 0xff
    cb34:	0004      	movs	r4, r0
    cb36:	701a      	strb	r2, [r3, #0]
    cb38:	9500      	str	r5, [sp, #0]
    cb3a:	e7c4      	b.n	cac6 <MacExecuteCommands+0x4e>
    cb3c:	9b00      	ldr	r3, [sp, #0]
    cb3e:	2b00      	cmp	r3, #0
    cb40:	d1a8      	bne.n	ca94 <MacExecuteCommands+0x1c>
    cb42:	0033      	movs	r3, r6
    cb44:	33d8      	adds	r3, #216	; 0xd8
    cb46:	781b      	ldrb	r3, [r3, #0]
    cb48:	2401      	movs	r4, #1
    cb4a:	9301      	str	r3, [sp, #4]
    cb4c:	2303      	movs	r3, #3
    cb4e:	9a01      	ldr	r2, [sp, #4]
    cb50:	4353      	muls	r3, r2
    cb52:	18f3      	adds	r3, r6, r3
    cb54:	0019      	movs	r1, r3
    cb56:	3190      	adds	r1, #144	; 0x90
    cb58:	788a      	ldrb	r2, [r1, #2]
    cb5a:	3391      	adds	r3, #145	; 0x91
    cb5c:	43aa      	bics	r2, r5
    cb5e:	4022      	ands	r2, r4
    cb60:	708a      	strb	r2, [r1, #2]
    cb62:	78ca      	ldrb	r2, [r1, #3]
    cb64:	193c      	adds	r4, r7, r4
    cb66:	43aa      	bics	r2, r5
    cb68:	70ca      	strb	r2, [r1, #3]
    cb6a:	783a      	ldrb	r2, [r7, #0]
    cb6c:	701a      	strb	r2, [r3, #0]
    cb6e:	783a      	ldrb	r2, [r7, #0]
    cb70:	3a02      	subs	r2, #2
    cb72:	2a08      	cmp	r2, #8
    cb74:	d8dd      	bhi.n	cb32 <MacExecuteCommands+0xba>
    cb76:	0010      	movs	r0, r2
    cb78:	f003 fbf0 	bl	1035c <__gnu_thumb1_case_sqi>
    cb7c:	bdbab595 	.word	0xbdbab595
    cb80:	d5c3c0a5 	.word	0xd5c3c0a5
    cb84:	d8          	.byte	0xd8
    cb85:	00          	.byte	0x00
    cb86:	23d8      	movs	r3, #216	; 0xd8
    cb88:	33ff      	adds	r3, #255	; 0xff
    cb8a:	5cf3      	ldrb	r3, [r6, r3]
    cb8c:	43db      	mvns	r3, r3
    cb8e:	075b      	lsls	r3, r3, #29
    cb90:	d000      	beq.n	cb94 <MacExecuteCommands+0x11c>
    cb92:	e785      	b.n	caa0 <MacExecuteCommands+0x28>
    cb94:	23de      	movs	r3, #222	; 0xde
    cb96:	33ff      	adds	r3, #255	; 0xff
    cb98:	5cf4      	ldrb	r4, [r6, r3]
    cb9a:	ad05      	add	r5, sp, #20
    cb9c:	0724      	lsls	r4, r4, #28
    cb9e:	0f24      	lsrs	r4, r4, #28
    cba0:	b2e3      	uxtb	r3, r4
    cba2:	9300      	str	r3, [sp, #0]
    cba4:	23da      	movs	r3, #218	; 0xda
    cba6:	33ff      	adds	r3, #255	; 0xff
    cba8:	5cf3      	ldrb	r3, [r6, r3]
    cbaa:	2100      	movs	r1, #0
    cbac:	9301      	str	r3, [sp, #4]
    cbae:	23ec      	movs	r3, #236	; 0xec
    cbb0:	005b      	lsls	r3, r3, #1
    cbb2:	5cf3      	ldrb	r3, [r6, r3]
    cbb4:	002a      	movs	r2, r5
    cbb6:	9302      	str	r3, [sp, #8]
    cbb8:	2014      	movs	r0, #20
    cbba:	4b21      	ldr	r3, [pc, #132]	; (cc40 <MacExecuteCommands+0x1c8>)
    cbbc:	4798      	blx	r3
    cbbe:	0033      	movs	r3, r6
    cbc0:	782a      	ldrb	r2, [r5, #0]
    cbc2:	33ea      	adds	r3, #234	; 0xea
    cbc4:	701a      	strb	r2, [r3, #0]
    cbc6:	0033      	movs	r3, r6
    cbc8:	786a      	ldrb	r2, [r5, #1]
    cbca:	33eb      	adds	r3, #235	; 0xeb
    cbcc:	701a      	strb	r2, [r3, #0]
    cbce:	4b1d      	ldr	r3, [pc, #116]	; (cc44 <MacExecuteCommands+0x1cc>)
    cbd0:	4798      	blx	r3
    cbd2:	9801      	ldr	r0, [sp, #4]
    cbd4:	4b1c      	ldr	r3, [pc, #112]	; (cc48 <MacExecuteCommands+0x1d0>)
    cbd6:	4798      	blx	r3
    cbd8:	0032      	movs	r2, r6
    cbda:	2308      	movs	r3, #8
    cbdc:	327c      	adds	r2, #124	; 0x7c
    cbde:	7851      	ldrb	r1, [r2, #1]
    cbe0:	430b      	orrs	r3, r1
    cbe2:	7053      	strb	r3, [r2, #1]
    cbe4:	9802      	ldr	r0, [sp, #8]
    cbe6:	4b19      	ldr	r3, [pc, #100]	; (cc4c <MacExecuteCommands+0x1d4>)
    cbe8:	4798      	blx	r3
    cbea:	0033      	movs	r3, r6
    cbec:	b2e2      	uxtb	r2, r4
    cbee:	33d9      	adds	r3, #217	; 0xd9
    cbf0:	2a00      	cmp	r2, #0
    cbf2:	d10e      	bne.n	cc12 <MacExecuteCommands+0x19a>
    cbf4:	701c      	strb	r4, [r3, #0]
    cbf6:	2114      	movs	r1, #20
    cbf8:	4c0e      	ldr	r4, [pc, #56]	; (cc34 <MacExecuteCommands+0x1bc>)
    cbfa:	2000      	movs	r0, #0
    cbfc:	47a0      	blx	r4
    cbfe:	2210      	movs	r2, #16
    cc00:	4b06      	ldr	r3, [pc, #24]	; (cc1c <MacExecuteCommands+0x1a4>)
    cc02:	2001      	movs	r0, #1
    cc04:	337c      	adds	r3, #124	; 0x7c
    cc06:	7859      	ldrb	r1, [r3, #1]
    cc08:	430a      	orrs	r2, r1
    cc0a:	705a      	strb	r2, [r3, #1]
    cc0c:	210b      	movs	r1, #11
    cc0e:	47a0      	blx	r4
    cc10:	e746      	b.n	caa0 <MacExecuteCommands+0x28>
    cc12:	9a00      	ldr	r2, [sp, #0]
    cc14:	3a01      	subs	r2, #1
    cc16:	701a      	strb	r2, [r3, #0]
    cc18:	e7ed      	b.n	cbf6 <MacExecuteCommands+0x17e>
    cc1a:	46c0      	nop			; (mov r8, r8)
    cc1c:	200019c4 	.word	0x200019c4
    cc20:	0000af35 	.word	0x0000af35
    cc24:	0000adf9 	.word	0x0000adf9
    cc28:	0000acfd 	.word	0x0000acfd
    cc2c:	0000c8e9 	.word	0x0000c8e9
    cc30:	0000a369 	.word	0x0000a369
    cc34:	000070a5 	.word	0x000070a5
    cc38:	0000aee5 	.word	0x0000aee5
    cc3c:	0000ae31 	.word	0x0000ae31
    cc40:	00006971 	.word	0x00006971
    cc44:	0000c8bd 	.word	0x0000c8bd
    cc48:	0000abb5 	.word	0x0000abb5
    cc4c:	0000ab49 	.word	0x0000ab49

0000cc50 <LorawanSetDataRange>:
    cc50:	2201      	movs	r2, #1
    cc52:	b530      	push	{r4, r5, lr}
    cc54:	b085      	sub	sp, #20
    cc56:	ab01      	add	r3, sp, #4
    cc58:	ac02      	add	r4, sp, #8
    cc5a:	7018      	strb	r0, [r3, #0]
    cc5c:	7020      	strb	r0, [r4, #0]
    cc5e:	7061      	strb	r1, [r4, #1]
    cc60:	2015      	movs	r0, #21
    cc62:	0019      	movs	r1, r3
    cc64:	4d11      	ldr	r5, [pc, #68]	; (ccac <LorawanSetDataRange+0x5c>)
    cc66:	705a      	strb	r2, [r3, #1]
    cc68:	47a8      	blx	r5
    cc6a:	2808      	cmp	r0, #8
    cc6c:	d003      	beq.n	cc76 <LorawanSetDataRange+0x26>
    cc6e:	250a      	movs	r5, #10
    cc70:	0028      	movs	r0, r5
    cc72:	b005      	add	sp, #20
    cc74:	bd30      	pop	{r4, r5, pc}
    cc76:	0021      	movs	r1, r4
    cc78:	2012      	movs	r0, #18
    cc7a:	47a8      	blx	r5
    cc7c:	0005      	movs	r5, r0
    cc7e:	2808      	cmp	r0, #8
    cc80:	d1f5      	bne.n	cc6e <LorawanSetDataRange+0x1e>
    cc82:	0021      	movs	r1, r4
    cc84:	4b0a      	ldr	r3, [pc, #40]	; (ccb0 <LorawanSetDataRange+0x60>)
    cc86:	ac03      	add	r4, sp, #12
    cc88:	2012      	movs	r0, #18
    cc8a:	4798      	blx	r3
    cc8c:	0022      	movs	r2, r4
    cc8e:	2100      	movs	r1, #0
    cc90:	4b08      	ldr	r3, [pc, #32]	; (ccb4 <LorawanSetDataRange+0x64>)
    cc92:	2014      	movs	r0, #20
    cc94:	4798      	blx	r3
    cc96:	4b08      	ldr	r3, [pc, #32]	; (ccb8 <LorawanSetDataRange+0x68>)
    cc98:	7821      	ldrb	r1, [r4, #0]
    cc9a:	001a      	movs	r2, r3
    cc9c:	32ea      	adds	r2, #234	; 0xea
    cc9e:	7011      	strb	r1, [r2, #0]
    cca0:	7862      	ldrb	r2, [r4, #1]
    cca2:	33eb      	adds	r3, #235	; 0xeb
    cca4:	701a      	strb	r2, [r3, #0]
    cca6:	4b05      	ldr	r3, [pc, #20]	; (ccbc <LorawanSetDataRange+0x6c>)
    cca8:	4798      	blx	r3
    ccaa:	e7e1      	b.n	cc70 <LorawanSetDataRange+0x20>
    ccac:	0000698d 	.word	0x0000698d
    ccb0:	00006a7d 	.word	0x00006a7d
    ccb4:	00006971 	.word	0x00006971
    ccb8:	200019c4 	.word	0x200019c4
    ccbc:	0000c8bd 	.word	0x0000c8bd

0000ccc0 <LorawanSetChannelIdStatus>:
    ccc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    ccc2:	466b      	mov	r3, sp
    ccc4:	7018      	strb	r0, [r3, #0]
    ccc6:	7059      	strb	r1, [r3, #1]
    ccc8:	2016      	movs	r0, #22
    ccca:	4669      	mov	r1, sp
    cccc:	4b0c      	ldr	r3, [pc, #48]	; (cd00 <LorawanSetChannelIdStatus+0x40>)
    ccce:	4798      	blx	r3
    ccd0:	0004      	movs	r4, r0
    ccd2:	2808      	cmp	r0, #8
    ccd4:	d111      	bne.n	ccfa <LorawanSetChannelIdStatus+0x3a>
    ccd6:	ad01      	add	r5, sp, #4
    ccd8:	002a      	movs	r2, r5
    ccda:	2100      	movs	r1, #0
    ccdc:	4b09      	ldr	r3, [pc, #36]	; (cd04 <LorawanSetChannelIdStatus+0x44>)
    ccde:	2014      	movs	r0, #20
    cce0:	4798      	blx	r3
    cce2:	4b09      	ldr	r3, [pc, #36]	; (cd08 <LorawanSetChannelIdStatus+0x48>)
    cce4:	7829      	ldrb	r1, [r5, #0]
    cce6:	001a      	movs	r2, r3
    cce8:	32ea      	adds	r2, #234	; 0xea
    ccea:	7011      	strb	r1, [r2, #0]
    ccec:	786a      	ldrb	r2, [r5, #1]
    ccee:	33eb      	adds	r3, #235	; 0xeb
    ccf0:	701a      	strb	r2, [r3, #0]
    ccf2:	4b06      	ldr	r3, [pc, #24]	; (cd0c <LorawanSetChannelIdStatus+0x4c>)
    ccf4:	4798      	blx	r3
    ccf6:	0020      	movs	r0, r4
    ccf8:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    ccfa:	240a      	movs	r4, #10
    ccfc:	e7fb      	b.n	ccf6 <LorawanSetChannelIdStatus+0x36>
    ccfe:	46c0      	nop			; (mov r8, r8)
    cd00:	00006a7d 	.word	0x00006a7d
    cd04:	00006971 	.word	0x00006971
    cd08:	200019c4 	.word	0x200019c4
    cd0c:	0000c8bd 	.word	0x0000c8bd

0000cd10 <LORAWAN_RxDone>:
    cd10:	b5f0      	push	{r4, r5, r6, r7, lr}
    cd12:	4bc5      	ldr	r3, [pc, #788]	; (d028 <LORAWAN_RxDone+0x318>)
    cd14:	b093      	sub	sp, #76	; 0x4c
    cd16:	781b      	ldrb	r3, [r3, #0]
    cd18:	0007      	movs	r7, r0
    cd1a:	b25a      	sxtb	r2, r3
    cd1c:	9107      	str	r1, [sp, #28]
    cd1e:	4cc3      	ldr	r4, [pc, #780]	; (d02c <LORAWAN_RxDone+0x31c>)
    cd20:	2a00      	cmp	r2, #0
    cd22:	da01      	bge.n	cd28 <LORAWAN_RxDone+0x18>
    cd24:	f000 fd72 	bl	d80c <LORAWAN_RxDone+0xafc>
    cd28:	7801      	ldrb	r1, [r0, #0]
    cd2a:	221f      	movs	r2, #31
    cd2c:	0008      	movs	r0, r1
    cd2e:	4390      	bics	r0, r2
    cd30:	0002      	movs	r2, r0
    cd32:	2820      	cmp	r0, #32
    cd34:	d000      	beq.n	cd38 <LORAWAN_RxDone+0x28>
    cd36:	e1ad      	b.n	d094 <LORAWAN_RxDone+0x384>
    cd38:	7822      	ldrb	r2, [r4, #0]
    cd3a:	2a00      	cmp	r2, #0
    cd3c:	d001      	beq.n	cd42 <LORAWAN_RxDone+0x32>
    cd3e:	f000 fd51 	bl	d7e4 <LORAWAN_RxDone+0xad4>
    cd42:	0022      	movs	r2, r4
    cd44:	328c      	adds	r2, #140	; 0x8c
    cd46:	7812      	ldrb	r2, [r2, #0]
    cd48:	0752      	lsls	r2, r2, #29
    cd4a:	d401      	bmi.n	cd50 <LORAWAN_RxDone+0x40>
    cd4c:	f000 fd4a 	bl	d7e4 <LORAWAN_RxDone+0xad4>
    cd50:	9b07      	ldr	r3, [sp, #28]
    cd52:	3b01      	subs	r3, #1
    cd54:	b2db      	uxtb	r3, r3
    cd56:	9306      	str	r3, [sp, #24]
    cd58:	4bb5      	ldr	r3, [pc, #724]	; (d030 <LORAWAN_RxDone+0x320>)
    cd5a:	469c      	mov	ip, r3
    cd5c:	9b06      	ldr	r3, [sp, #24]
    cd5e:	2b00      	cmp	r3, #0
    cd60:	d12c      	bne.n	cdbc <LORAWAN_RxDone+0xac>
    cd62:	9b07      	ldr	r3, [sp, #28]
    cd64:	4660      	mov	r0, ip
    cd66:	1f1d      	subs	r5, r3, #4
    cd68:	b2eb      	uxtb	r3, r5
    cd6a:	9300      	str	r3, [sp, #0]
    cd6c:	4ab1      	ldr	r2, [pc, #708]	; (d034 <LORAWAN_RxDone+0x324>)
    cd6e:	003b      	movs	r3, r7
    cd70:	9906      	ldr	r1, [sp, #24]
    cd72:	4eb1      	ldr	r6, [pc, #708]	; (d038 <LORAWAN_RxDone+0x328>)
    cd74:	47b0      	blx	r6
    cd76:	2204      	movs	r2, #4
    cd78:	49ae      	ldr	r1, [pc, #696]	; (d034 <LORAWAN_RxDone+0x324>)
    cd7a:	4bb0      	ldr	r3, [pc, #704]	; (d03c <LORAWAN_RxDone+0x32c>)
    cd7c:	a810      	add	r0, sp, #64	; 0x40
    cd7e:	4798      	blx	r3
    cd80:	9e10      	ldr	r6, [sp, #64]	; 0x40
    cd82:	1979      	adds	r1, r7, r5
    cd84:	2204      	movs	r2, #4
    cd86:	4bad      	ldr	r3, [pc, #692]	; (d03c <LORAWAN_RxDone+0x32c>)
    cd88:	a810      	add	r0, sp, #64	; 0x40
    cd8a:	960d      	str	r6, [sp, #52]	; 0x34
    cd8c:	4798      	blx	r3
    cd8e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    cd90:	4ba6      	ldr	r3, [pc, #664]	; (d02c <LORAWAN_RxDone+0x31c>)
    cd92:	210e      	movs	r1, #14
    cd94:	42b2      	cmp	r2, r6
    cd96:	d029      	beq.n	cdec <LORAWAN_RxDone+0xdc>
    cd98:	001a      	movs	r2, r3
    cd9a:	327c      	adds	r2, #124	; 0x7c
    cd9c:	7812      	ldrb	r2, [r2, #0]
    cd9e:	400a      	ands	r2, r1
    cda0:	2a0a      	cmp	r2, #10
    cda2:	d005      	beq.n	cdb0 <LORAWAN_RxDone+0xa0>
    cda4:	2a06      	cmp	r2, #6
    cda6:	d106      	bne.n	cdb6 <LORAWAN_RxDone+0xa6>
    cda8:	33f0      	adds	r3, #240	; 0xf0
    cdaa:	781b      	ldrb	r3, [r3, #0]
    cdac:	2b00      	cmp	r3, #0
    cdae:	d002      	beq.n	cdb6 <LORAWAN_RxDone+0xa6>
    cdb0:	2018      	movs	r0, #24
    cdb2:	4ba3      	ldr	r3, [pc, #652]	; (d040 <LORAWAN_RxDone+0x330>)
    cdb4:	4798      	blx	r3
    cdb6:	4ba3      	ldr	r3, [pc, #652]	; (d044 <LORAWAN_RxDone+0x334>)
    cdb8:	4798      	blx	r3
    cdba:	e1f5      	b.n	d1a8 <LORAWAN_RxDone+0x498>
    cdbc:	9b07      	ldr	r3, [sp, #28]
    cdbe:	9a06      	ldr	r2, [sp, #24]
    cdc0:	2100      	movs	r1, #0
    cdc2:	1a98      	subs	r0, r3, r2
    cdc4:	1838      	adds	r0, r7, r0
    cdc6:	4662      	mov	r2, ip
    cdc8:	4b9f      	ldr	r3, [pc, #636]	; (d048 <LORAWAN_RxDone+0x338>)
    cdca:	4798      	blx	r3
    cdcc:	2800      	cmp	r0, #0
    cdce:	d006      	beq.n	cdde <LORAWAN_RxDone+0xce>
    cdd0:	4b9b      	ldr	r3, [pc, #620]	; (d040 <LORAWAN_RxDone+0x330>)
    cdd2:	4798      	blx	r3
    cdd4:	4b9b      	ldr	r3, [pc, #620]	; (d044 <LORAWAN_RxDone+0x334>)
    cdd6:	4798      	blx	r3
    cdd8:	201f      	movs	r0, #31
    cdda:	b013      	add	sp, #76	; 0x4c
    cddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cdde:	9b06      	ldr	r3, [sp, #24]
    cde0:	2b10      	cmp	r3, #16
    cde2:	d901      	bls.n	cde8 <LORAWAN_RxDone+0xd8>
    cde4:	3b10      	subs	r3, #16
    cde6:	e7b5      	b.n	cd54 <LORAWAN_RxDone+0x44>
    cde8:	9006      	str	r0, [sp, #24]
    cdea:	e7b5      	b.n	cd58 <LORAWAN_RxDone+0x48>
    cdec:	001a      	movs	r2, r3
    cdee:	327c      	adds	r2, #124	; 0x7c
    cdf0:	7812      	ldrb	r2, [r2, #0]
    cdf2:	400a      	ands	r2, r1
    cdf4:	2a06      	cmp	r2, #6
    cdf6:	d103      	bne.n	ce00 <LORAWAN_RxDone+0xf0>
    cdf8:	33e3      	adds	r3, #227	; 0xe3
    cdfa:	7818      	ldrb	r0, [r3, #0]
    cdfc:	4b93      	ldr	r3, [pc, #588]	; (d04c <LORAWAN_RxDone+0x33c>)
    cdfe:	4798      	blx	r3
    ce00:	7a3a      	ldrb	r2, [r7, #8]
    ce02:	79fb      	ldrb	r3, [r7, #7]
    ce04:	0212      	lsls	r2, r2, #8
    ce06:	431a      	orrs	r2, r3
    ce08:	7a7b      	ldrb	r3, [r7, #9]
    ce0a:	2001      	movs	r0, #1
    ce0c:	041b      	lsls	r3, r3, #16
    ce0e:	431a      	orrs	r2, r3
    ce10:	7abb      	ldrb	r3, [r7, #10]
    ce12:	061b      	lsls	r3, r3, #24
    ce14:	4313      	orrs	r3, r2
    ce16:	0a19      	lsrs	r1, r3, #8
    ce18:	7063      	strb	r3, [r4, #1]
    ce1a:	70a1      	strb	r1, [r4, #2]
    ce1c:	0c19      	lsrs	r1, r3, #16
    ce1e:	0e1b      	lsrs	r3, r3, #24
    ce20:	70e1      	strb	r1, [r4, #3]
    ce22:	7123      	strb	r3, [r4, #4]
    ce24:	240f      	movs	r4, #15
    ce26:	2103      	movs	r1, #3
    ce28:	4b89      	ldr	r3, [pc, #548]	; (d050 <LORAWAN_RxDone+0x340>)
    ce2a:	4798      	blx	r3
    ce2c:	7b38      	ldrb	r0, [r7, #12]
    ce2e:	4b89      	ldr	r3, [pc, #548]	; (d054 <LORAWAN_RxDone+0x344>)
    ce30:	4020      	ands	r0, r4
    ce32:	4798      	blx	r3
    ce34:	7af8      	ldrb	r0, [r7, #11]
    ce36:	4b88      	ldr	r3, [pc, #544]	; (d058 <LORAWAN_RxDone+0x348>)
    ce38:	0641      	lsls	r1, r0, #25
    ce3a:	0700      	lsls	r0, r0, #28
    ce3c:	0f49      	lsrs	r1, r1, #29
    ce3e:	0f00      	lsrs	r0, r0, #28
    ce40:	4798      	blx	r3
    ce42:	4b86      	ldr	r3, [pc, #536]	; (d05c <LORAWAN_RxDone+0x34c>)
    ce44:	2100      	movs	r1, #0
    ce46:	203c      	movs	r0, #60	; 0x3c
    ce48:	4798      	blx	r3
    ce4a:	9b07      	ldr	r3, [sp, #28]
    ce4c:	2b21      	cmp	r3, #33	; 0x21
    ce4e:	d000      	beq.n	ce52 <LORAWAN_RxDone+0x142>
    ce50:	e08c      	b.n	cf6c <LORAWAN_RxDone+0x25c>
    ce52:	251a      	movs	r5, #26
    ce54:	ab04      	add	r3, sp, #16
    ce56:	18ed      	adds	r5, r5, r3
    ce58:	002a      	movs	r2, r5
    ce5a:	4b81      	ldr	r3, [pc, #516]	; (d060 <LORAWAN_RxDone+0x350>)
    ce5c:	4981      	ldr	r1, [pc, #516]	; (d064 <LORAWAN_RxDone+0x354>)
    ce5e:	2007      	movs	r0, #7
    ce60:	4798      	blx	r3
    ce62:	782b      	ldrb	r3, [r5, #0]
    ce64:	2bff      	cmp	r3, #255	; 0xff
    ce66:	d100      	bne.n	ce6a <LORAWAN_RxDone+0x15a>
    ce68:	e080      	b.n	cf6c <LORAWAN_RxDone+0x25c>
    ce6a:	2350      	movs	r3, #80	; 0x50
    ce6c:	43a3      	bics	r3, r4
    ce6e:	9308      	str	r3, [sp, #32]
    ce70:	003b      	movs	r3, r7
    ce72:	330d      	adds	r3, #13
    ce74:	9307      	str	r3, [sp, #28]
    ce76:	2600      	movs	r6, #0
    ce78:	2203      	movs	r2, #3
    ce7a:	9907      	ldr	r1, [sp, #28]
    ce7c:	4b6f      	ldr	r3, [pc, #444]	; (d03c <LORAWAN_RxDone+0x32c>)
    ce7e:	a80e      	add	r0, sp, #56	; 0x38
    ce80:	960e      	str	r6, [sp, #56]	; 0x38
    ce82:	4798      	blx	r3
    ce84:	2364      	movs	r3, #100	; 0x64
    ce86:	990e      	ldr	r1, [sp, #56]	; 0x38
    ce88:	aa04      	add	r2, sp, #16
    ce8a:	4359      	muls	r1, r3
    ce8c:	3b4a      	subs	r3, #74	; 0x4a
    ce8e:	189b      	adds	r3, r3, r2
    ce90:	7818      	ldrb	r0, [r3, #0]
    ce92:	9b06      	ldr	r3, [sp, #24]
    ce94:	910e      	str	r1, [sp, #56]	; 0x38
    ce96:	1818      	adds	r0, r3, r0
    ce98:	b2c0      	uxtb	r0, r0
    ce9a:	76d0      	strb	r0, [r2, #27]
    ce9c:	42b1      	cmp	r1, r6
    ce9e:	d100      	bne.n	cea2 <LORAWAN_RxDone+0x192>
    cea0:	e0a8      	b.n	cff4 <LORAWAN_RxDone+0x2e4>
    cea2:	466b      	mov	r3, sp
    cea4:	2220      	movs	r2, #32
    cea6:	189b      	adds	r3, r3, r2
    cea8:	781b      	ldrb	r3, [r3, #0]
    ceaa:	ad10      	add	r5, sp, #64	; 0x40
    ceac:	ac0b      	add	r4, sp, #44	; 0x2c
    ceae:	7128      	strb	r0, [r5, #4]
    ceb0:	9110      	str	r1, [sp, #64]	; 0x40
    ceb2:	7020      	strb	r0, [r4, #0]
    ceb4:	7063      	strb	r3, [r4, #1]
    ceb6:	0029      	movs	r1, r5
    ceb8:	2002      	movs	r0, #2
    ceba:	4b6b      	ldr	r3, [pc, #428]	; (d068 <LORAWAN_RxDone+0x358>)
    cebc:	4798      	blx	r3
    cebe:	2808      	cmp	r0, #8
    cec0:	d140      	bne.n	cf44 <LORAWAN_RxDone+0x234>
    cec2:	0029      	movs	r1, r5
    cec4:	0030      	movs	r0, r6
    cec6:	4b65      	ldr	r3, [pc, #404]	; (d05c <LORAWAN_RxDone+0x34c>)
    cec8:	4798      	blx	r3
    ceca:	ad0c      	add	r5, sp, #48	; 0x30
    cecc:	0021      	movs	r1, r4
    cece:	4b63      	ldr	r3, [pc, #396]	; (d05c <LORAWAN_RxDone+0x34c>)
    ced0:	2012      	movs	r0, #18
    ced2:	4798      	blx	r3
    ced4:	0031      	movs	r1, r6
    ced6:	002a      	movs	r2, r5
    ced8:	4e61      	ldr	r6, [pc, #388]	; (d060 <LORAWAN_RxDone+0x350>)
    ceda:	2014      	movs	r0, #20
    cedc:	47b0      	blx	r6
    cede:	4c53      	ldr	r4, [pc, #332]	; (d02c <LORAWAN_RxDone+0x31c>)
    cee0:	782a      	ldrb	r2, [r5, #0]
    cee2:	0023      	movs	r3, r4
    cee4:	33ea      	adds	r3, #234	; 0xea
    cee6:	701a      	strb	r2, [r3, #0]
    cee8:	0023      	movs	r3, r4
    ceea:	786a      	ldrb	r2, [r5, #1]
    ceec:	2522      	movs	r5, #34	; 0x22
    ceee:	33eb      	adds	r3, #235	; 0xeb
    cef0:	701a      	strb	r2, [r3, #0]
    cef2:	4b5e      	ldr	r3, [pc, #376]	; (d06c <LORAWAN_RxDone+0x35c>)
    cef4:	4798      	blx	r3
    cef6:	ab04      	add	r3, sp, #16
    cef8:	18ed      	adds	r5, r5, r3
    cefa:	231b      	movs	r3, #27
    cefc:	a904      	add	r1, sp, #16
    cefe:	185b      	adds	r3, r3, r1
    cf00:	0019      	movs	r1, r3
    cf02:	002a      	movs	r2, r5
    cf04:	201e      	movs	r0, #30
    cf06:	47b0      	blx	r6
    cf08:	0023      	movs	r3, r4
    cf0a:	33ff      	adds	r3, #255	; 0xff
    cf0c:	7c5b      	ldrb	r3, [r3, #17]
    cf0e:	079b      	lsls	r3, r3, #30
    cf10:	d508      	bpl.n	cf24 <LORAWAN_RxDone+0x214>
    cf12:	ab04      	add	r3, sp, #16
    cf14:	7edb      	ldrb	r3, [r3, #27]
    cf16:	a90f      	add	r1, sp, #60	; 0x3c
    cf18:	708b      	strb	r3, [r1, #2]
    cf1a:	882b      	ldrh	r3, [r5, #0]
    cf1c:	201e      	movs	r0, #30
    cf1e:	800b      	strh	r3, [r1, #0]
    cf20:	4b4e      	ldr	r3, [pc, #312]	; (d05c <LORAWAN_RxDone+0x34c>)
    cf22:	4798      	blx	r3
    cf24:	231b      	movs	r3, #27
    cf26:	aa04      	add	r2, sp, #16
    cf28:	189b      	adds	r3, r3, r2
    cf2a:	7818      	ldrb	r0, [r3, #0]
    cf2c:	2101      	movs	r1, #1
    cf2e:	4b50      	ldr	r3, [pc, #320]	; (d070 <LORAWAN_RxDone+0x360>)
    cf30:	4798      	blx	r3
    cf32:	2204      	movs	r2, #4
    cf34:	347c      	adds	r4, #124	; 0x7c
    cf36:	7863      	ldrb	r3, [r4, #1]
    cf38:	210b      	movs	r1, #11
    cf3a:	4313      	orrs	r3, r2
    cf3c:	7063      	strb	r3, [r4, #1]
    cf3e:	2001      	movs	r0, #1
    cf40:	4b43      	ldr	r3, [pc, #268]	; (d050 <LORAWAN_RxDone+0x340>)
    cf42:	4798      	blx	r3
    cf44:	9b06      	ldr	r3, [sp, #24]
    cf46:	3301      	adds	r3, #1
    cf48:	b2db      	uxtb	r3, r3
    cf4a:	9306      	str	r3, [sp, #24]
    cf4c:	9b07      	ldr	r3, [sp, #28]
    cf4e:	3303      	adds	r3, #3
    cf50:	9307      	str	r3, [sp, #28]
    cf52:	9b06      	ldr	r3, [sp, #24]
    cf54:	2b05      	cmp	r3, #5
    cf56:	d18e      	bne.n	ce76 <LORAWAN_RxDone+0x166>
    cf58:	2204      	movs	r2, #4
    cf5a:	4b34      	ldr	r3, [pc, #208]	; (d02c <LORAWAN_RxDone+0x31c>)
    cf5c:	2001      	movs	r0, #1
    cf5e:	337c      	adds	r3, #124	; 0x7c
    cf60:	7859      	ldrb	r1, [r3, #1]
    cf62:	430a      	orrs	r2, r1
    cf64:	705a      	strb	r2, [r3, #1]
    cf66:	210b      	movs	r1, #11
    cf68:	4b39      	ldr	r3, [pc, #228]	; (d050 <LORAWAN_RxDone+0x340>)
    cf6a:	4798      	blx	r3
    cf6c:	4d41      	ldr	r5, [pc, #260]	; (d074 <LORAWAN_RxDone+0x364>)
    cf6e:	1c7e      	adds	r6, r7, #1
    cf70:	3704      	adds	r7, #4
    cf72:	0028      	movs	r0, r5
    cf74:	003a      	movs	r2, r7
    cf76:	0031      	movs	r1, r6
    cf78:	4b3f      	ldr	r3, [pc, #252]	; (d078 <LORAWAN_RxDone+0x368>)
    cf7a:	4798      	blx	r3
    cf7c:	2302      	movs	r3, #2
    cf7e:	4c2b      	ldr	r4, [pc, #172]	; (d02c <LORAWAN_RxDone+0x31c>)
    cf80:	0028      	movs	r0, r5
    cf82:	7563      	strb	r3, [r4, #21]
    cf84:	4a2a      	ldr	r2, [pc, #168]	; (d030 <LORAWAN_RxDone+0x320>)
    cf86:	3b01      	subs	r3, #1
    cf88:	2100      	movs	r1, #0
    cf8a:	4d3c      	ldr	r5, [pc, #240]	; (d07c <LORAWAN_RxDone+0x36c>)
    cf8c:	47a8      	blx	r5
    cf8e:	2800      	cmp	r0, #0
    cf90:	d003      	beq.n	cf9a <LORAWAN_RxDone+0x28a>
    cf92:	4b2b      	ldr	r3, [pc, #172]	; (d040 <LORAWAN_RxDone+0x330>)
    cf94:	4798      	blx	r3
    cf96:	4b2b      	ldr	r3, [pc, #172]	; (d044 <LORAWAN_RxDone+0x334>)
    cf98:	4798      	blx	r3
    cf9a:	2105      	movs	r1, #5
    cf9c:	4b2c      	ldr	r3, [pc, #176]	; (d050 <LORAWAN_RxDone+0x340>)
    cf9e:	2001      	movs	r0, #1
    cfa0:	4798      	blx	r3
    cfa2:	4d37      	ldr	r5, [pc, #220]	; (d080 <LORAWAN_RxDone+0x370>)
    cfa4:	003a      	movs	r2, r7
    cfa6:	0028      	movs	r0, r5
    cfa8:	0031      	movs	r1, r6
    cfaa:	4b33      	ldr	r3, [pc, #204]	; (d078 <LORAWAN_RxDone+0x368>)
    cfac:	4798      	blx	r3
    cfae:	2301      	movs	r3, #1
    cfb0:	0028      	movs	r0, r5
    cfb2:	7163      	strb	r3, [r4, #5]
    cfb4:	4a1e      	ldr	r2, [pc, #120]	; (d030 <LORAWAN_RxDone+0x320>)
    cfb6:	18db      	adds	r3, r3, r3
    cfb8:	2100      	movs	r1, #0
    cfba:	4d30      	ldr	r5, [pc, #192]	; (d07c <LORAWAN_RxDone+0x36c>)
    cfbc:	47a8      	blx	r5
    cfbe:	2800      	cmp	r0, #0
    cfc0:	d003      	beq.n	cfca <LORAWAN_RxDone+0x2ba>
    cfc2:	4b1f      	ldr	r3, [pc, #124]	; (d040 <LORAWAN_RxDone+0x330>)
    cfc4:	4798      	blx	r3
    cfc6:	4b1f      	ldr	r3, [pc, #124]	; (d044 <LORAWAN_RxDone+0x334>)
    cfc8:	4798      	blx	r3
    cfca:	4b21      	ldr	r3, [pc, #132]	; (d050 <LORAWAN_RxDone+0x340>)
    cfcc:	2104      	movs	r1, #4
    cfce:	2001      	movs	r0, #1
    cfd0:	4798      	blx	r3
    cfd2:	23e2      	movs	r3, #226	; 0xe2
    cfd4:	33ff      	adds	r3, #255	; 0xff
    cfd6:	5ce3      	ldrb	r3, [r4, r3]
    cfd8:	2b00      	cmp	r3, #0
    cfda:	d017      	beq.n	d00c <LORAWAN_RxDone+0x2fc>
    cfdc:	4929      	ldr	r1, [pc, #164]	; (d084 <LORAWAN_RxDone+0x374>)
    cfde:	2002      	movs	r0, #2
    cfe0:	4c29      	ldr	r4, [pc, #164]	; (d088 <LORAWAN_RxDone+0x378>)
    cfe2:	47a0      	blx	r4
    cfe4:	2800      	cmp	r0, #0
    cfe6:	d008      	beq.n	cffa <LORAWAN_RxDone+0x2ea>
    cfe8:	4b15      	ldr	r3, [pc, #84]	; (d040 <LORAWAN_RxDone+0x330>)
    cfea:	4798      	blx	r3
    cfec:	4b15      	ldr	r3, [pc, #84]	; (d044 <LORAWAN_RxDone+0x334>)
    cfee:	4798      	blx	r3
    cff0:	2023      	movs	r0, #35	; 0x23
    cff2:	e6f2      	b.n	cdda <LORAWAN_RxDone+0xca>
    cff4:	4b1e      	ldr	r3, [pc, #120]	; (d070 <LORAWAN_RxDone+0x360>)
    cff6:	4798      	blx	r3
    cff8:	e7a4      	b.n	cf44 <LORAWAN_RxDone+0x234>
    cffa:	4924      	ldr	r1, [pc, #144]	; (d08c <LORAWAN_RxDone+0x37c>)
    cffc:	2001      	movs	r0, #1
    cffe:	47a0      	blx	r4
    d000:	2800      	cmp	r0, #0
    d002:	d1f1      	bne.n	cfe8 <LORAWAN_RxDone+0x2d8>
    d004:	4b22      	ldr	r3, [pc, #136]	; (d090 <LORAWAN_RxDone+0x380>)
    d006:	4798      	blx	r3
    d008:	2008      	movs	r0, #8
    d00a:	e6e6      	b.n	cdda <LORAWAN_RxDone+0xca>
    d00c:	0020      	movs	r0, r4
    d00e:	0021      	movs	r1, r4
    d010:	2210      	movs	r2, #16
    d012:	3115      	adds	r1, #21
    d014:	4d09      	ldr	r5, [pc, #36]	; (d03c <LORAWAN_RxDone+0x32c>)
    d016:	3035      	adds	r0, #53	; 0x35
    d018:	47a8      	blx	r5
    d01a:	0020      	movs	r0, r4
    d01c:	1d61      	adds	r1, r4, #5
    d01e:	2210      	movs	r2, #16
    d020:	3025      	adds	r0, #37	; 0x25
    d022:	47a8      	blx	r5
    d024:	e7ee      	b.n	d004 <LORAWAN_RxDone+0x2f4>
    d026:	46c0      	nop			; (mov r8, r8)
    d028:	20001a40 	.word	0x20001a40
    d02c:	200019c4 	.word	0x200019c4
    d030:	20001a09 	.word	0x20001a09
    d034:	20000ff4 	.word	0x20000ff4
    d038:	00006c81 	.word	0x00006c81
    d03c:	00013549 	.word	0x00013549
    d040:	0000ac99 	.word	0x0000ac99
    d044:	0000c849 	.word	0x0000c849
    d048:	00006c49 	.word	0x00006c49
    d04c:	000083d9 	.word	0x000083d9
    d050:	000070a5 	.word	0x000070a5
    d054:	0000a369 	.word	0x0000a369
    d058:	0000ab65 	.word	0x0000ab65
    d05c:	00006a7d 	.word	0x00006a7d
    d060:	00006971 	.word	0x00006971
    d064:	20001aa3 	.word	0x20001aa3
    d068:	0000698d 	.word	0x0000698d
    d06c:	0000c8bd 	.word	0x0000c8bd
    d070:	0000ccc1 	.word	0x0000ccc1
    d074:	200019d9 	.word	0x200019d9
    d078:	0000a655 	.word	0x0000a655
    d07c:	00006c71 	.word	0x00006c71
    d080:	200019c9 	.word	0x200019c9
    d084:	200019e9 	.word	0x200019e9
    d088:	00006c7d 	.word	0x00006c7d
    d08c:	200019f9 	.word	0x200019f9
    d090:	0000a565 	.word	0x0000a565
    d094:	20bf      	movs	r0, #191	; 0xbf
    d096:	3a60      	subs	r2, #96	; 0x60
    d098:	4002      	ands	r2, r0
    d09a:	d000      	beq.n	d09e <LORAWAN_RxDone+0x38e>
    d09c:	e3a2      	b.n	d7e4 <LORAWAN_RxDone+0xad4>
    d09e:	38be      	subs	r0, #190	; 0xbe
    d0a0:	4203      	tst	r3, r0
    d0a2:	d100      	bne.n	d0a6 <LORAWAN_RxDone+0x396>
    d0a4:	e39e      	b.n	d7e4 <LORAWAN_RxDone+0xad4>
    d0a6:	6823      	ldr	r3, [r4, #0]
    d0a8:	0a18      	lsrs	r0, r3, #8
    d0aa:	7923      	ldrb	r3, [r4, #4]
    d0ac:	061b      	lsls	r3, r3, #24
    d0ae:	4303      	orrs	r3, r0
    d0b0:	0020      	movs	r0, r4
    d0b2:	30d8      	adds	r0, #216	; 0xd8
    d0b4:	7002      	strb	r2, [r0, #0]
    d0b6:	78bd      	ldrb	r5, [r7, #2]
    d0b8:	787e      	ldrb	r6, [r7, #1]
    d0ba:	022d      	lsls	r5, r5, #8
    d0bc:	432e      	orrs	r6, r5
    d0be:	78fd      	ldrb	r5, [r7, #3]
    d0c0:	7938      	ldrb	r0, [r7, #4]
    d0c2:	042d      	lsls	r5, r5, #16
    d0c4:	4335      	orrs	r5, r6
    d0c6:	0600      	lsls	r0, r0, #24
    d0c8:	4305      	orrs	r5, r0
    d0ca:	42ab      	cmp	r3, r5
    d0cc:	d07b      	beq.n	d1c6 <LORAWAN_RxDone+0x4b6>
    d0ce:	2522      	movs	r5, #34	; 0x22
    d0d0:	ab04      	add	r3, sp, #16
    d0d2:	18ed      	adds	r5, r5, r3
    d0d4:	7a3a      	ldrb	r2, [r7, #8]
    d0d6:	0949      	lsrs	r1, r1, #5
    d0d8:	002b      	movs	r3, r5
    d0da:	0038      	movs	r0, r7
    d0dc:	4e97      	ldr	r6, [pc, #604]	; (d33c <LORAWAN_RxDone+0x62c>)
    d0de:	47b0      	blx	r6
    d0e0:	2808      	cmp	r0, #8
    d0e2:	d159      	bne.n	d198 <LORAWAN_RxDone+0x488>
    d0e4:	232c      	movs	r3, #44	; 0x2c
    d0e6:	782a      	ldrb	r2, [r5, #0]
    d0e8:	4353      	muls	r3, r2
    d0ea:	001a      	movs	r2, r3
    d0ec:	3229      	adds	r2, #41	; 0x29
    d0ee:	32ff      	adds	r2, #255	; 0xff
    d0f0:	1912      	adds	r2, r2, r4
    d0f2:	18e4      	adds	r4, r4, r3
    d0f4:	2301      	movs	r3, #1
    d0f6:	34fc      	adds	r4, #252	; 0xfc
    d0f8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    d0fa:	9206      	str	r2, [sp, #24]
    d0fc:	9308      	str	r3, [sp, #32]
    d0fe:	4c90      	ldr	r4, [pc, #576]	; (d340 <LORAWAN_RxDone+0x630>)
    d100:	0021      	movs	r1, r4
    d102:	0020      	movs	r0, r4
    d104:	3108      	adds	r1, #8
    d106:	6fcb      	ldr	r3, [r1, #124]	; 0x7c
    d108:	3084      	adds	r0, #132	; 0x84
    d10a:	9309      	str	r3, [sp, #36]	; 0x24
    d10c:	79fb      	ldrb	r3, [r7, #7]
    d10e:	79ba      	ldrb	r2, [r7, #6]
    d110:	021b      	lsls	r3, r3, #8
    d112:	4313      	orrs	r3, r2
    d114:	8802      	ldrh	r2, [r0, #0]
    d116:	4293      	cmp	r3, r2
    d118:	d37a      	bcc.n	d210 <LORAWAN_RxDone+0x500>
    d11a:	0026      	movs	r6, r4
    d11c:	36d0      	adds	r6, #208	; 0xd0
    d11e:	8836      	ldrh	r6, [r6, #0]
    d120:	1a9a      	subs	r2, r3, r2
    d122:	42b2      	cmp	r2, r6
    d124:	dd53      	ble.n	d1ce <LORAWAN_RxDone+0x4be>
    d126:	0022      	movs	r2, r4
    d128:	2101      	movs	r1, #1
    d12a:	328c      	adds	r2, #140	; 0x8c
    d12c:	7813      	ldrb	r3, [r2, #0]
    d12e:	438b      	bics	r3, r1
    d130:	7013      	strb	r3, [r2, #0]
    d132:	0023      	movs	r3, r4
    d134:	33f4      	adds	r3, #244	; 0xf4
    d136:	781b      	ldrb	r3, [r3, #0]
    d138:	428b      	cmp	r3, r1
    d13a:	d108      	bne.n	d14e <LORAWAN_RxDone+0x43e>
    d13c:	0023      	movs	r3, r4
    d13e:	220e      	movs	r2, #14
    d140:	337c      	adds	r3, #124	; 0x7c
    d142:	781b      	ldrb	r3, [r3, #0]
    d144:	4013      	ands	r3, r2
    d146:	2b06      	cmp	r3, #6
    d148:	d101      	bne.n	d14e <LORAWAN_RxDone+0x43e>
    d14a:	4b7e      	ldr	r3, [pc, #504]	; (d344 <LORAWAN_RxDone+0x634>)
    d14c:	4798      	blx	r3
    d14e:	497e      	ldr	r1, [pc, #504]	; (d348 <LORAWAN_RxDone+0x638>)
    d150:	784a      	ldrb	r2, [r1, #1]
    d152:	780b      	ldrb	r3, [r1, #0]
    d154:	0212      	lsls	r2, r2, #8
    d156:	431a      	orrs	r2, r3
    d158:	788b      	ldrb	r3, [r1, #2]
    d15a:	041b      	lsls	r3, r3, #16
    d15c:	431a      	orrs	r2, r3
    d15e:	78cb      	ldrb	r3, [r1, #3]
    d160:	061b      	lsls	r3, r3, #24
    d162:	4313      	orrs	r3, r2
    d164:	d008      	beq.n	d178 <LORAWAN_RxDone+0x468>
    d166:	0022      	movs	r2, r4
    d168:	2120      	movs	r1, #32
    d16a:	328c      	adds	r2, #140	; 0x8c
    d16c:	7813      	ldrb	r3, [r2, #0]
    d16e:	2017      	movs	r0, #23
    d170:	438b      	bics	r3, r1
    d172:	7013      	strb	r3, [r2, #0]
    d174:	4b75      	ldr	r3, [pc, #468]	; (d34c <LORAWAN_RxDone+0x63c>)
    d176:	4798      	blx	r3
    d178:	2501      	movs	r5, #1
    d17a:	347c      	adds	r4, #124	; 0x7c
    d17c:	7863      	ldrb	r3, [r4, #1]
    d17e:	43ab      	bics	r3, r5
    d180:	7063      	strb	r3, [r4, #1]
    d182:	78a3      	ldrb	r3, [r4, #2]
    d184:	432b      	orrs	r3, r5
    d186:	70a3      	strb	r3, [r4, #2]
    d188:	4b71      	ldr	r3, [pc, #452]	; (d350 <LORAWAN_RxDone+0x640>)
    d18a:	4798      	blx	r3
    d18c:	210b      	movs	r1, #11
    d18e:	0028      	movs	r0, r5
    d190:	4b70      	ldr	r3, [pc, #448]	; (d354 <LORAWAN_RxDone+0x644>)
    d192:	4798      	blx	r3
    d194:	200d      	movs	r0, #13
    d196:	e620      	b.n	cdda <LORAWAN_RxDone+0xca>
    d198:	220e      	movs	r2, #14
    d19a:	4b6f      	ldr	r3, [pc, #444]	; (d358 <LORAWAN_RxDone+0x648>)
    d19c:	781b      	ldrb	r3, [r3, #0]
    d19e:	4013      	ands	r3, r2
    d1a0:	2b0a      	cmp	r3, #10
    d1a2:	d008      	beq.n	d1b6 <LORAWAN_RxDone+0x4a6>
    d1a4:	2b06      	cmp	r3, #6
    d1a6:	d001      	beq.n	d1ac <LORAWAN_RxDone+0x49c>
    d1a8:	200a      	movs	r0, #10
    d1aa:	e616      	b.n	cdda <LORAWAN_RxDone+0xca>
    d1ac:	0023      	movs	r3, r4
    d1ae:	33f0      	adds	r3, #240	; 0xf0
    d1b0:	781b      	ldrb	r3, [r3, #0]
    d1b2:	2b00      	cmp	r3, #0
    d1b4:	d0f8      	beq.n	d1a8 <LORAWAN_RxDone+0x498>
    d1b6:	2220      	movs	r2, #32
    d1b8:	201e      	movs	r0, #30
    d1ba:	348c      	adds	r4, #140	; 0x8c
    d1bc:	7823      	ldrb	r3, [r4, #0]
    d1be:	4393      	bics	r3, r2
    d1c0:	7023      	strb	r3, [r4, #0]
    d1c2:	4b62      	ldr	r3, [pc, #392]	; (d34c <LORAWAN_RxDone+0x63c>)
    d1c4:	e5f6      	b.n	cdb4 <LORAWAN_RxDone+0xa4>
    d1c6:	4b65      	ldr	r3, [pc, #404]	; (d35c <LORAWAN_RxDone+0x64c>)
    d1c8:	9208      	str	r2, [sp, #32]
    d1ca:	9306      	str	r3, [sp, #24]
    d1cc:	e797      	b.n	d0fe <LORAWAN_RxDone+0x3ee>
    d1ce:	8003      	strh	r3, [r0, #0]
    d1d0:	23f0      	movs	r3, #240	; 0xf0
    d1d2:	005b      	lsls	r3, r3, #1
    d1d4:	5ce2      	ldrb	r2, [r4, r3]
    d1d6:	2a00      	cmp	r2, #0
    d1d8:	d113      	bne.n	d202 <LORAWAN_RxDone+0x4f2>
    d1da:	210a      	movs	r1, #10
    d1dc:	2001      	movs	r0, #1
    d1de:	4b5d      	ldr	r3, [pc, #372]	; (d354 <LORAWAN_RxDone+0x644>)
    d1e0:	4798      	blx	r3
    d1e2:	4b57      	ldr	r3, [pc, #348]	; (d340 <LORAWAN_RxDone+0x630>)
    d1e4:	001a      	movs	r2, r3
    d1e6:	3208      	adds	r2, #8
    d1e8:	6fd1      	ldr	r1, [r2, #124]	; 0x7c
    d1ea:	1c4a      	adds	r2, r1, #1
    d1ec:	d13f      	bne.n	d26e <LORAWAN_RxDone+0x55e>
    d1ee:	2401      	movs	r4, #1
    d1f0:	337c      	adds	r3, #124	; 0x7c
    d1f2:	789a      	ldrb	r2, [r3, #2]
    d1f4:	4322      	orrs	r2, r4
    d1f6:	709a      	strb	r2, [r3, #2]
    d1f8:	4b55      	ldr	r3, [pc, #340]	; (d350 <LORAWAN_RxDone+0x640>)
    d1fa:	4798      	blx	r3
    d1fc:	210b      	movs	r1, #11
    d1fe:	0020      	movs	r0, r4
    d200:	e7c6      	b.n	d190 <LORAWAN_RxDone+0x480>
    d202:	2301      	movs	r3, #1
    d204:	4093      	lsls	r3, r2
    d206:	6fca      	ldr	r2, [r1, #124]	; 0x7c
    d208:	3b01      	subs	r3, #1
    d20a:	421a      	tst	r2, r3
    d20c:	d0e5      	beq.n	d1da <LORAWAN_RxDone+0x4ca>
    d20e:	e7e8      	b.n	d1e2 <LORAWAN_RxDone+0x4d2>
    d210:	4e53      	ldr	r6, [pc, #332]	; (d360 <LORAWAN_RxDone+0x650>)
    d212:	1a9a      	subs	r2, r3, r2
    d214:	1992      	adds	r2, r2, r6
    d216:	4e53      	ldr	r6, [pc, #332]	; (d364 <LORAWAN_RxDone+0x654>)
    d218:	42b2      	cmp	r2, r6
    d21a:	dc06      	bgt.n	d22a <LORAWAN_RxDone+0x51a>
    d21c:	0022      	movs	r2, r4
    d21e:	8003      	strh	r3, [r0, #0]
    d220:	3286      	adds	r2, #134	; 0x86
    d222:	8813      	ldrh	r3, [r2, #0]
    d224:	3301      	adds	r3, #1
    d226:	8013      	strh	r3, [r2, #0]
    d228:	e7d2      	b.n	d1d0 <LORAWAN_RxDone+0x4c0>
    d22a:	0023      	movs	r3, r4
    d22c:	33f4      	adds	r3, #244	; 0xf4
    d22e:	781b      	ldrb	r3, [r3, #0]
    d230:	2b01      	cmp	r3, #1
    d232:	d108      	bne.n	d246 <LORAWAN_RxDone+0x536>
    d234:	0023      	movs	r3, r4
    d236:	220e      	movs	r2, #14
    d238:	337c      	adds	r3, #124	; 0x7c
    d23a:	781b      	ldrb	r3, [r3, #0]
    d23c:	4013      	ands	r3, r2
    d23e:	2b06      	cmp	r3, #6
    d240:	d101      	bne.n	d246 <LORAWAN_RxDone+0x536>
    d242:	4b40      	ldr	r3, [pc, #256]	; (d344 <LORAWAN_RxDone+0x634>)
    d244:	4798      	blx	r3
    d246:	4940      	ldr	r1, [pc, #256]	; (d348 <LORAWAN_RxDone+0x638>)
    d248:	784a      	ldrb	r2, [r1, #1]
    d24a:	780b      	ldrb	r3, [r1, #0]
    d24c:	0212      	lsls	r2, r2, #8
    d24e:	431a      	orrs	r2, r3
    d250:	788b      	ldrb	r3, [r1, #2]
    d252:	041b      	lsls	r3, r3, #16
    d254:	431a      	orrs	r2, r3
    d256:	78cb      	ldrb	r3, [r1, #3]
    d258:	061b      	lsls	r3, r3, #24
    d25a:	4313      	orrs	r3, r2
    d25c:	d100      	bne.n	d260 <LORAWAN_RxDone+0x550>
    d25e:	e5aa      	b.n	cdb6 <LORAWAN_RxDone+0xa6>
    d260:	2220      	movs	r2, #32
    d262:	348c      	adds	r4, #140	; 0x8c
    d264:	7823      	ldrb	r3, [r4, #0]
    d266:	2017      	movs	r0, #23
    d268:	4393      	bics	r3, r2
    d26a:	7023      	strb	r3, [r4, #0]
    d26c:	e7a9      	b.n	d1c2 <LORAWAN_RxDone+0x4b2>
    d26e:	9b07      	ldr	r3, [sp, #28]
    d270:	9500      	str	r5, [sp, #0]
    d272:	1f1e      	subs	r6, r3, #4
    d274:	b2f2      	uxtb	r2, r6
    d276:	2349      	movs	r3, #73	; 0x49
    d278:	2001      	movs	r0, #1
    d27a:	4c3b      	ldr	r4, [pc, #236]	; (d368 <LORAWAN_RxDone+0x658>)
    d27c:	47a0      	blx	r4
    d27e:	4d3b      	ldr	r5, [pc, #236]	; (d36c <LORAWAN_RxDone+0x65c>)
    d280:	4c3b      	ldr	r4, [pc, #236]	; (d370 <LORAWAN_RxDone+0x660>)
    d282:	2210      	movs	r2, #16
    d284:	0021      	movs	r1, r4
    d286:	4b3b      	ldr	r3, [pc, #236]	; (d374 <LORAWAN_RxDone+0x664>)
    d288:	0028      	movs	r0, r5
    d28a:	4798      	blx	r3
    d28c:	0032      	movs	r2, r6
    d28e:	4b39      	ldr	r3, [pc, #228]	; (d374 <LORAWAN_RxDone+0x664>)
    d290:	0039      	movs	r1, r7
    d292:	4839      	ldr	r0, [pc, #228]	; (d378 <LORAWAN_RxDone+0x668>)
    d294:	4798      	blx	r3
    d296:	9b07      	ldr	r3, [sp, #28]
    d298:	9a08      	ldr	r2, [sp, #32]
    d29a:	330c      	adds	r3, #12
    d29c:	b2db      	uxtb	r3, r3
    d29e:	9300      	str	r3, [sp, #0]
    d2a0:	002b      	movs	r3, r5
    d2a2:	2a00      	cmp	r2, #0
    d2a4:	d038      	beq.n	d318 <LORAWAN_RxDone+0x608>
    d2a6:	0022      	movs	r2, r4
    d2a8:	2104      	movs	r1, #4
    d2aa:	4c34      	ldr	r4, [pc, #208]	; (d37c <LORAWAN_RxDone+0x66c>)
    d2ac:	9806      	ldr	r0, [sp, #24]
    d2ae:	47a0      	blx	r4
    d2b0:	2204      	movs	r2, #4
    d2b2:	492f      	ldr	r1, [pc, #188]	; (d370 <LORAWAN_RxDone+0x660>)
    d2b4:	4c2f      	ldr	r4, [pc, #188]	; (d374 <LORAWAN_RxDone+0x664>)
    d2b6:	a80d      	add	r0, sp, #52	; 0x34
    d2b8:	47a0      	blx	r4
    d2ba:	2204      	movs	r2, #4
    d2bc:	19b9      	adds	r1, r7, r6
    d2be:	a810      	add	r0, sp, #64	; 0x40
    d2c0:	47a0      	blx	r4
    d2c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    d2c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    d2c6:	4293      	cmp	r3, r2
    d2c8:	d029      	beq.n	d31e <LORAWAN_RxDone+0x60e>
    d2ca:	4c1d      	ldr	r4, [pc, #116]	; (d340 <LORAWAN_RxDone+0x630>)
    d2cc:	0023      	movs	r3, r4
    d2ce:	33f4      	adds	r3, #244	; 0xf4
    d2d0:	781b      	ldrb	r3, [r3, #0]
    d2d2:	2b01      	cmp	r3, #1
    d2d4:	d108      	bne.n	d2e8 <LORAWAN_RxDone+0x5d8>
    d2d6:	0023      	movs	r3, r4
    d2d8:	220e      	movs	r2, #14
    d2da:	337c      	adds	r3, #124	; 0x7c
    d2dc:	781b      	ldrb	r3, [r3, #0]
    d2de:	4013      	ands	r3, r2
    d2e0:	2b06      	cmp	r3, #6
    d2e2:	d101      	bne.n	d2e8 <LORAWAN_RxDone+0x5d8>
    d2e4:	4b17      	ldr	r3, [pc, #92]	; (d344 <LORAWAN_RxDone+0x634>)
    d2e6:	4798      	blx	r3
    d2e8:	4917      	ldr	r1, [pc, #92]	; (d348 <LORAWAN_RxDone+0x638>)
    d2ea:	784a      	ldrb	r2, [r1, #1]
    d2ec:	780b      	ldrb	r3, [r1, #0]
    d2ee:	0212      	lsls	r2, r2, #8
    d2f0:	431a      	orrs	r2, r3
    d2f2:	788b      	ldrb	r3, [r1, #2]
    d2f4:	041b      	lsls	r3, r3, #16
    d2f6:	431a      	orrs	r2, r3
    d2f8:	78cb      	ldrb	r3, [r1, #3]
    d2fa:	061b      	lsls	r3, r3, #24
    d2fc:	4313      	orrs	r3, r2
    d2fe:	d100      	bne.n	d302 <LORAWAN_RxDone+0x5f2>
    d300:	e559      	b.n	cdb6 <LORAWAN_RxDone+0xa6>
    d302:	0022      	movs	r2, r4
    d304:	2120      	movs	r1, #32
    d306:	328c      	adds	r2, #140	; 0x8c
    d308:	7813      	ldrb	r3, [r2, #0]
    d30a:	3408      	adds	r4, #8
    d30c:	438b      	bics	r3, r1
    d30e:	7013      	strb	r3, [r2, #0]
    d310:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d312:	2018      	movs	r0, #24
    d314:	67e3      	str	r3, [r4, #124]	; 0x7c
    d316:	e754      	b.n	d1c2 <LORAWAN_RxDone+0x4b2>
    d318:	0022      	movs	r2, r4
    d31a:	2102      	movs	r1, #2
    d31c:	e7c5      	b.n	d2aa <LORAWAN_RxDone+0x59a>
    d31e:	9b08      	ldr	r3, [sp, #32]
    d320:	2b00      	cmp	r3, #0
    d322:	d02f      	beq.n	d384 <LORAWAN_RxDone+0x674>
    d324:	2322      	movs	r3, #34	; 0x22
    d326:	aa04      	add	r2, sp, #16
    d328:	189b      	adds	r3, r3, r2
    d32a:	781b      	ldrb	r3, [r3, #0]
    d32c:	003a      	movs	r2, r7
    d32e:	9907      	ldr	r1, [sp, #28]
    d330:	0038      	movs	r0, r7
    d332:	4c13      	ldr	r4, [pc, #76]	; (d380 <LORAWAN_RxDone+0x670>)
    d334:	47a0      	blx	r4
    d336:	2001      	movs	r0, #1
    d338:	e54f      	b.n	cdda <LORAWAN_RxDone+0xca>
    d33a:	46c0      	nop			; (mov r8, r8)
    d33c:	0000e2dd 	.word	0x0000e2dd
    d340:	200019c4 	.word	0x200019c4
    d344:	0000a729 	.word	0x0000a729
    d348:	20001cbc 	.word	0x20001cbc
    d34c:	0000b76d 	.word	0x0000b76d
    d350:	0000c849 	.word	0x0000c849
    d354:	000070a5 	.word	0x000070a5
    d358:	20001a40 	.word	0x20001a40
    d35c:	200019e9 	.word	0x200019e9
    d360:	0000ffff 	.word	0x0000ffff
    d364:	00003fff 	.word	0x00003fff
    d368:	0000a691 	.word	0x0000a691
    d36c:	20001cc4 	.word	0x20001cc4
    d370:	20000ff4 	.word	0x20000ff4
    d374:	00013549 	.word	0x00013549
    d378:	20001cd4 	.word	0x20001cd4
    d37c:	00006c81 	.word	0x00006c81
    d380:	0000e351 	.word	0x0000e351
    d384:	4cd7      	ldr	r4, [pc, #860]	; (d6e4 <LORAWAN_RxDone+0x9d4>)
    d386:	466a      	mov	r2, sp
    d388:	2120      	movs	r1, #32
    d38a:	0023      	movs	r3, r4
    d38c:	1852      	adds	r2, r2, r1
    d38e:	7812      	ldrb	r2, [r2, #0]
    d390:	33db      	adds	r3, #219	; 0xdb
    d392:	701a      	strb	r2, [r3, #0]
    d394:	797b      	ldrb	r3, [r7, #5]
    d396:	2b7f      	cmp	r3, #127	; 0x7f
    d398:	d909      	bls.n	d3ae <LORAWAN_RxDone+0x69e>
    d39a:	0022      	movs	r2, r4
    d39c:	2320      	movs	r3, #32
    d39e:	327c      	adds	r2, #124	; 0x7c
    d3a0:	7811      	ldrb	r1, [r2, #0]
    d3a2:	2001      	movs	r0, #1
    d3a4:	430b      	orrs	r3, r1
    d3a6:	7013      	strb	r3, [r2, #0]
    d3a8:	210b      	movs	r1, #11
    d3aa:	4bcf      	ldr	r3, [pc, #828]	; (d6e8 <LORAWAN_RxDone+0x9d8>)
    d3ac:	4798      	blx	r3
    d3ae:	797b      	ldrb	r3, [r7, #5]
    d3b0:	06db      	lsls	r3, r3, #27
    d3b2:	d505      	bpl.n	d3c0 <LORAWAN_RxDone+0x6b0>
    d3b4:	0022      	movs	r2, r4
    d3b6:	2308      	movs	r3, #8
    d3b8:	328c      	adds	r2, #140	; 0x8c
    d3ba:	7811      	ldrb	r1, [r2, #0]
    d3bc:	430b      	orrs	r3, r1
    d3be:	7013      	strb	r3, [r2, #0]
    d3c0:	797b      	ldrb	r3, [r7, #5]
    d3c2:	065b      	lsls	r3, r3, #25
    d3c4:	d505      	bpl.n	d3d2 <LORAWAN_RxDone+0x6c2>
    d3c6:	0022      	movs	r2, r4
    d3c8:	2310      	movs	r3, #16
    d3ca:	328c      	adds	r2, #140	; 0x8c
    d3cc:	7811      	ldrb	r1, [r2, #0]
    d3ce:	430b      	orrs	r3, r1
    d3d0:	7013      	strb	r3, [r2, #0]
    d3d2:	221f      	movs	r2, #31
    d3d4:	783b      	ldrb	r3, [r7, #0]
    d3d6:	4393      	bics	r3, r2
    d3d8:	2ba0      	cmp	r3, #160	; 0xa0
    d3da:	d105      	bne.n	d3e8 <LORAWAN_RxDone+0x6d8>
    d3dc:	0022      	movs	r2, r4
    d3de:	328c      	adds	r2, #140	; 0x8c
    d3e0:	7811      	ldrb	r1, [r2, #0]
    d3e2:	3b9e      	subs	r3, #158	; 0x9e
    d3e4:	430b      	orrs	r3, r1
    d3e6:	7013      	strb	r3, [r2, #0]
    d3e8:	7979      	ldrb	r1, [r7, #5]
    d3ea:	070b      	lsls	r3, r1, #28
    d3ec:	d100      	bne.n	d3f0 <LORAWAN_RxDone+0x6e0>
    d3ee:	e0da      	b.n	d5a6 <LORAWAN_RxDone+0x896>
    d3f0:	0709      	lsls	r1, r1, #28
    d3f2:	0f09      	lsrs	r1, r1, #28
    d3f4:	187b      	adds	r3, r7, r1
    d3f6:	7a1b      	ldrb	r3, [r3, #8]
    d3f8:	2b00      	cmp	r3, #0
    d3fa:	d100      	bne.n	d3fe <LORAWAN_RxDone+0x6ee>
    d3fc:	e0aa      	b.n	d554 <LORAWAN_RxDone+0x844>
    d3fe:	0038      	movs	r0, r7
    d400:	4bba      	ldr	r3, [pc, #744]	; (d6ec <LORAWAN_RxDone+0x9dc>)
    d402:	3008      	adds	r0, #8
    d404:	4798      	blx	r3
    d406:	2301      	movs	r3, #1
    d408:	0006      	movs	r6, r0
    d40a:	9308      	str	r3, [sp, #32]
    d40c:	7978      	ldrb	r0, [r7, #5]
    d40e:	9907      	ldr	r1, [sp, #28]
    d410:	0702      	lsls	r2, r0, #28
    d412:	0f12      	lsrs	r2, r2, #28
    d414:	0013      	movs	r3, r2
    d416:	330c      	adds	r3, #12
    d418:	4299      	cmp	r1, r3
    d41a:	d100      	bne.n	d41e <LORAWAN_RxDone+0x70e>
    d41c:	e0fa      	b.n	d614 <LORAWAN_RxDone+0x904>
    d41e:	7833      	ldrb	r3, [r6, #0]
    d420:	1a89      	subs	r1, r1, r2
    d422:	b2c9      	uxtb	r1, r1
    d424:	9309      	str	r3, [sp, #36]	; 0x24
    d426:	000b      	movs	r3, r1
    d428:	3219      	adds	r2, #25
    d42a:	3b0c      	subs	r3, #12
    d42c:	4694      	mov	ip, r2
    d42e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    d430:	b2db      	uxtb	r3, r3
    d432:	9306      	str	r3, [sp, #24]
    d434:	1c75      	adds	r5, r6, #1
    d436:	4bab      	ldr	r3, [pc, #684]	; (d6e4 <LORAWAN_RxDone+0x9d4>)
    d438:	2a00      	cmp	r2, #0
    d43a:	d100      	bne.n	d43e <LORAWAN_RxDone+0x72e>
    d43c:	e0b6      	b.n	d5ac <LORAWAN_RxDone+0x89c>
    d43e:	681a      	ldr	r2, [r3, #0]
    d440:	0018      	movs	r0, r3
    d442:	791b      	ldrb	r3, [r3, #4]
    d444:	0a14      	lsrs	r4, r2, #8
    d446:	061b      	lsls	r3, r3, #24
    d448:	4323      	orrs	r3, r4
    d44a:	9304      	str	r3, [sp, #16]
    d44c:	4ba8      	ldr	r3, [pc, #672]	; (d6f0 <LORAWAN_RxDone+0x9e0>)
    d44e:	2201      	movs	r2, #1
    d450:	9303      	str	r3, [sp, #12]
    d452:	4663      	mov	r3, ip
    d454:	9302      	str	r3, [sp, #8]
    d456:	4ba7      	ldr	r3, [pc, #668]	; (d6f4 <LORAWAN_RxDone+0x9e4>)
    d458:	3008      	adds	r0, #8
    d45a:	390d      	subs	r1, #13
    d45c:	9201      	str	r2, [sp, #4]
    d45e:	9300      	str	r3, [sp, #0]
    d460:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
    d462:	b2c9      	uxtb	r1, r1
    d464:	0028      	movs	r0, r5
    d466:	4ca4      	ldr	r4, [pc, #656]	; (d6f8 <LORAWAN_RxDone+0x9e8>)
    d468:	47a0      	blx	r4
    d46a:	2800      	cmp	r0, #0
    d46c:	d004      	beq.n	d478 <LORAWAN_RxDone+0x768>
    d46e:	4ba3      	ldr	r3, [pc, #652]	; (d6fc <LORAWAN_RxDone+0x9ec>)
    d470:	4798      	blx	r3
    d472:	201f      	movs	r0, #31
    d474:	4ba2      	ldr	r3, [pc, #648]	; (d700 <LORAWAN_RxDone+0x9f0>)
    d476:	4798      	blx	r3
    d478:	4c9a      	ldr	r4, [pc, #616]	; (d6e4 <LORAWAN_RxDone+0x9d4>)
    d47a:	2300      	movs	r3, #0
    d47c:	0022      	movs	r2, r4
    d47e:	32c2      	adds	r2, #194	; 0xc2
    d480:	8013      	strh	r3, [r2, #0]
    d482:	0022      	movs	r2, r4
    d484:	32ed      	adds	r2, #237	; 0xed
    d486:	7013      	strb	r3, [r2, #0]
    d488:	0022      	movs	r2, r4
    d48a:	2110      	movs	r1, #16
    d48c:	328c      	adds	r2, #140	; 0x8c
    d48e:	7813      	ldrb	r3, [r2, #0]
    d490:	438b      	bics	r3, r1
    d492:	7013      	strb	r3, [r2, #0]
    d494:	0023      	movs	r3, r4
    d496:	2201      	movs	r2, #1
    d498:	337c      	adds	r3, #124	; 0x7c
    d49a:	7859      	ldrb	r1, [r3, #1]
    d49c:	430a      	orrs	r2, r1
    d49e:	705a      	strb	r2, [r3, #1]
    d4a0:	220e      	movs	r2, #14
    d4a2:	781b      	ldrb	r3, [r3, #0]
    d4a4:	4013      	ands	r3, r2
    d4a6:	2b06      	cmp	r3, #6
    d4a8:	d109      	bne.n	d4be <LORAWAN_RxDone+0x7ae>
    d4aa:	0023      	movs	r3, r4
    d4ac:	33f4      	adds	r3, #244	; 0xf4
    d4ae:	781b      	ldrb	r3, [r3, #0]
    d4b0:	2b01      	cmp	r3, #1
    d4b2:	d104      	bne.n	d4be <LORAWAN_RxDone+0x7ae>
    d4b4:	0023      	movs	r3, r4
    d4b6:	33e5      	adds	r3, #229	; 0xe5
    d4b8:	7818      	ldrb	r0, [r3, #0]
    d4ba:	4b92      	ldr	r3, [pc, #584]	; (d704 <LORAWAN_RxDone+0x9f4>)
    d4bc:	4798      	blx	r3
    d4be:	0025      	movs	r5, r4
    d4c0:	2201      	movs	r2, #1
    d4c2:	358c      	adds	r5, #140	; 0x8c
    d4c4:	782b      	ldrb	r3, [r5, #0]
    d4c6:	4213      	tst	r3, r2
    d4c8:	d100      	bne.n	d4cc <LORAWAN_RxDone+0x7bc>
    d4ca:	e0e5      	b.n	d698 <LORAWAN_RxDone+0x988>
    d4cc:	797b      	ldrb	r3, [r7, #5]
    d4ce:	321f      	adds	r2, #31
    d4d0:	4213      	tst	r3, r2
    d4d2:	d100      	bne.n	d4d6 <LORAWAN_RxDone+0x7c6>
    d4d4:	e0c6      	b.n	d664 <LORAWAN_RxDone+0x954>
    d4d6:	4b8c      	ldr	r3, [pc, #560]	; (d708 <LORAWAN_RxDone+0x9f8>)
    d4d8:	4798      	blx	r3
    d4da:	0023      	movs	r3, r4
    d4dc:	2101      	movs	r1, #1
    d4de:	337c      	adds	r3, #124	; 0x7c
    d4e0:	785a      	ldrb	r2, [r3, #1]
    d4e2:	438a      	bics	r2, r1
    d4e4:	705a      	strb	r2, [r3, #1]
    d4e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    d4e8:	2a00      	cmp	r2, #0
    d4ea:	d100      	bne.n	d4ee <LORAWAN_RxDone+0x7de>
    d4ec:	e09a      	b.n	d624 <LORAWAN_RxDone+0x914>
    d4ee:	9a06      	ldr	r2, [sp, #24]
    d4f0:	0031      	movs	r1, r6
    d4f2:	0038      	movs	r0, r7
    d4f4:	4b85      	ldr	r3, [pc, #532]	; (d70c <LORAWAN_RxDone+0x9fc>)
    d4f6:	4798      	blx	r3
    d4f8:	4b85      	ldr	r3, [pc, #532]	; (d710 <LORAWAN_RxDone+0xa00>)
    d4fa:	4d7a      	ldr	r5, [pc, #488]	; (d6e4 <LORAWAN_RxDone+0x9d4>)
    d4fc:	781b      	ldrb	r3, [r3, #0]
    d4fe:	06db      	lsls	r3, r3, #27
    d500:	d400      	bmi.n	d504 <LORAWAN_RxDone+0x7f4>
    d502:	e166      	b.n	d7d2 <LORAWAN_RxDone+0xac2>
    d504:	2220      	movs	r2, #32
    d506:	4b83      	ldr	r3, [pc, #524]	; (d714 <LORAWAN_RxDone+0xa04>)
    d508:	781b      	ldrb	r3, [r3, #0]
    d50a:	401a      	ands	r2, r3
    d50c:	9206      	str	r2, [sp, #24]
    d50e:	d000      	beq.n	d512 <LORAWAN_RxDone+0x802>
    d510:	e15f      	b.n	d7d2 <LORAWAN_RxDone+0xac2>
    d512:	320a      	adds	r2, #10
    d514:	4213      	tst	r3, r2
    d516:	d100      	bne.n	d51a <LORAWAN_RxDone+0x80a>
    d518:	e15b      	b.n	d7d2 <LORAWAN_RxDone+0xac2>
    d51a:	002b      	movs	r3, r5
    d51c:	33ec      	adds	r3, #236	; 0xec
    d51e:	781b      	ldrb	r3, [r3, #0]
    d520:	a90f      	add	r1, sp, #60	; 0x3c
    d522:	704b      	strb	r3, [r1, #1]
    d524:	002e      	movs	r6, r5
    d526:	2301      	movs	r3, #1
    d528:	36df      	adds	r6, #223	; 0xdf
    d52a:	700b      	strb	r3, [r1, #0]
    d52c:	7833      	ldrb	r3, [r6, #0]
    d52e:	aa0e      	add	r2, sp, #56	; 0x38
    d530:	2030      	movs	r0, #48	; 0x30
    d532:	4f79      	ldr	r7, [pc, #484]	; (d718 <LORAWAN_RxDone+0xa08>)
    d534:	708b      	strb	r3, [r1, #2]
    d536:	47b8      	blx	r7
    d538:	9007      	str	r0, [sp, #28]
    d53a:	2808      	cmp	r0, #8
    d53c:	d000      	beq.n	d540 <LORAWAN_RxDone+0x830>
    d53e:	e0ff      	b.n	d740 <LORAWAN_RxDone+0xa30>
    d540:	4b76      	ldr	r3, [pc, #472]	; (d71c <LORAWAN_RxDone+0xa0c>)
    d542:	9806      	ldr	r0, [sp, #24]
    d544:	4798      	blx	r3
    d546:	4b73      	ldr	r3, [pc, #460]	; (d714 <LORAWAN_RxDone+0xa04>)
    d548:	9a07      	ldr	r2, [sp, #28]
    d54a:	781b      	ldrb	r3, [r3, #0]
    d54c:	4393      	bics	r3, r2
    d54e:	4a71      	ldr	r2, [pc, #452]	; (d714 <LORAWAN_RxDone+0xa04>)
    d550:	7013      	strb	r3, [r2, #0]
    d552:	e6f0      	b.n	d336 <LORAWAN_RxDone+0x626>
    d554:	0023      	movs	r3, r4
    d556:	33f4      	adds	r3, #244	; 0xf4
    d558:	781b      	ldrb	r3, [r3, #0]
    d55a:	2b01      	cmp	r3, #1
    d55c:	d108      	bne.n	d570 <LORAWAN_RxDone+0x860>
    d55e:	0023      	movs	r3, r4
    d560:	220e      	movs	r2, #14
    d562:	337c      	adds	r3, #124	; 0x7c
    d564:	781b      	ldrb	r3, [r3, #0]
    d566:	4013      	ands	r3, r2
    d568:	2b06      	cmp	r3, #6
    d56a:	d101      	bne.n	d570 <LORAWAN_RxDone+0x860>
    d56c:	4b6c      	ldr	r3, [pc, #432]	; (d720 <LORAWAN_RxDone+0xa10>)
    d56e:	4798      	blx	r3
    d570:	496c      	ldr	r1, [pc, #432]	; (d724 <LORAWAN_RxDone+0xa14>)
    d572:	784a      	ldrb	r2, [r1, #1]
    d574:	780b      	ldrb	r3, [r1, #0]
    d576:	0212      	lsls	r2, r2, #8
    d578:	431a      	orrs	r2, r3
    d57a:	788b      	ldrb	r3, [r1, #2]
    d57c:	041b      	lsls	r3, r3, #16
    d57e:	431a      	orrs	r2, r3
    d580:	78cb      	ldrb	r3, [r1, #3]
    d582:	061b      	lsls	r3, r3, #24
    d584:	4313      	orrs	r3, r2
    d586:	d008      	beq.n	d59a <LORAWAN_RxDone+0x88a>
    d588:	0022      	movs	r2, r4
    d58a:	2120      	movs	r1, #32
    d58c:	328c      	adds	r2, #140	; 0x8c
    d58e:	7813      	ldrb	r3, [r2, #0]
    d590:	201e      	movs	r0, #30
    d592:	438b      	bics	r3, r1
    d594:	7013      	strb	r3, [r2, #0]
    d596:	4b5a      	ldr	r3, [pc, #360]	; (d700 <LORAWAN_RxDone+0x9f0>)
    d598:	4798      	blx	r3
    d59a:	2300      	movs	r3, #0
    d59c:	34d8      	adds	r4, #216	; 0xd8
    d59e:	7023      	strb	r3, [r4, #0]
    d5a0:	4b56      	ldr	r3, [pc, #344]	; (d6fc <LORAWAN_RxDone+0x9ec>)
    d5a2:	4798      	blx	r3
    d5a4:	e6c7      	b.n	d336 <LORAWAN_RxDone+0x626>
    d5a6:	003e      	movs	r6, r7
    d5a8:	3608      	adds	r6, #8
    d5aa:	e72f      	b.n	d40c <LORAWAN_RxDone+0x6fc>
    d5ac:	9a06      	ldr	r2, [sp, #24]
    d5ae:	2a00      	cmp	r2, #0
    d5b0:	d034      	beq.n	d61c <LORAWAN_RxDone+0x90c>
    d5b2:	0702      	lsls	r2, r0, #28
    d5b4:	d128      	bne.n	d608 <LORAWAN_RxDone+0x8f8>
    d5b6:	390d      	subs	r1, #13
    d5b8:	681a      	ldr	r2, [r3, #0]
    d5ba:	b2cc      	uxtb	r4, r1
    d5bc:	0019      	movs	r1, r3
    d5be:	791b      	ldrb	r3, [r3, #4]
    d5c0:	0a10      	lsrs	r0, r2, #8
    d5c2:	061b      	lsls	r3, r3, #24
    d5c4:	4303      	orrs	r3, r0
    d5c6:	9304      	str	r3, [sp, #16]
    d5c8:	4b49      	ldr	r3, [pc, #292]	; (d6f0 <LORAWAN_RxDone+0x9e0>)
    d5ca:	3108      	adds	r1, #8
    d5cc:	9303      	str	r3, [sp, #12]
    d5ce:	4663      	mov	r3, ip
    d5d0:	9302      	str	r3, [sp, #8]
    d5d2:	2302      	movs	r3, #2
    d5d4:	9301      	str	r3, [sp, #4]
    d5d6:	4b54      	ldr	r3, [pc, #336]	; (d728 <LORAWAN_RxDone+0xa18>)
    d5d8:	2201      	movs	r2, #1
    d5da:	9300      	str	r3, [sp, #0]
    d5dc:	6fcb      	ldr	r3, [r1, #124]	; 0x7c
    d5de:	0028      	movs	r0, r5
    d5e0:	0021      	movs	r1, r4
    d5e2:	4e45      	ldr	r6, [pc, #276]	; (d6f8 <LORAWAN_RxDone+0x9e8>)
    d5e4:	47b0      	blx	r6
    d5e6:	2800      	cmp	r0, #0
    d5e8:	d004      	beq.n	d5f4 <LORAWAN_RxDone+0x8e4>
    d5ea:	4b44      	ldr	r3, [pc, #272]	; (d6fc <LORAWAN_RxDone+0x9ec>)
    d5ec:	4798      	blx	r3
    d5ee:	201f      	movs	r0, #31
    d5f0:	4b43      	ldr	r3, [pc, #268]	; (d700 <LORAWAN_RxDone+0x9f0>)
    d5f2:	4798      	blx	r3
    d5f4:	4b3d      	ldr	r3, [pc, #244]	; (d6ec <LORAWAN_RxDone+0x9dc>)
    d5f6:	0021      	movs	r1, r4
    d5f8:	0028      	movs	r0, r5
    d5fa:	4798      	blx	r3
    d5fc:	2300      	movs	r3, #0
    d5fe:	9306      	str	r3, [sp, #24]
    d600:	3301      	adds	r3, #1
    d602:	9308      	str	r3, [sp, #32]
    d604:	2600      	movs	r6, #0
    d606:	e737      	b.n	d478 <LORAWAN_RxDone+0x768>
    d608:	001a      	movs	r2, r3
    d60a:	32f4      	adds	r2, #244	; 0xf4
    d60c:	7812      	ldrb	r2, [r2, #0]
    d60e:	2a01      	cmp	r2, #1
    d610:	d1ae      	bne.n	d570 <LORAWAN_RxDone+0x860>
    d612:	e7a5      	b.n	d560 <LORAWAN_RxDone+0x850>
    d614:	2600      	movs	r6, #0
    d616:	9609      	str	r6, [sp, #36]	; 0x24
    d618:	9606      	str	r6, [sp, #24]
    d61a:	e72d      	b.n	d478 <LORAWAN_RxDone+0x768>
    d61c:	9b06      	ldr	r3, [sp, #24]
    d61e:	9309      	str	r3, [sp, #36]	; 0x24
    d620:	001e      	movs	r6, r3
    d622:	e729      	b.n	d478 <LORAWAN_RxDone+0x768>
    d624:	2120      	movs	r1, #32
    d626:	782a      	ldrb	r2, [r5, #0]
    d628:	438a      	bics	r2, r1
    d62a:	702a      	strb	r2, [r5, #0]
    d62c:	0022      	movs	r2, r4
    d62e:	32f4      	adds	r2, #244	; 0xf4
    d630:	7812      	ldrb	r2, [r2, #0]
    d632:	2a01      	cmp	r2, #1
    d634:	d10e      	bne.n	d654 <LORAWAN_RxDone+0x944>
    d636:	781a      	ldrb	r2, [r3, #0]
    d638:	3912      	subs	r1, #18
    d63a:	438a      	bics	r2, r1
    d63c:	701a      	strb	r2, [r3, #0]
    d63e:	23ea      	movs	r3, #234	; 0xea
    d640:	4a28      	ldr	r2, [pc, #160]	; (d6e4 <LORAWAN_RxDone+0x9d4>)
    d642:	005b      	lsls	r3, r3, #1
    d644:	5cd3      	ldrb	r3, [r2, r3]
    d646:	2b00      	cmp	r3, #0
    d648:	d000      	beq.n	d64c <LORAWAN_RxDone+0x93c>
    d64a:	e755      	b.n	d4f8 <LORAWAN_RxDone+0x7e8>
    d64c:	2008      	movs	r0, #8
    d64e:	4b2c      	ldr	r3, [pc, #176]	; (d700 <LORAWAN_RxDone+0x9f0>)
    d650:	4798      	blx	r3
    d652:	e751      	b.n	d4f8 <LORAWAN_RxDone+0x7e8>
    d654:	2a04      	cmp	r2, #4
    d656:	d1f2      	bne.n	d63e <LORAWAN_RxDone+0x92e>
    d658:	0023      	movs	r3, r4
    d65a:	33e8      	adds	r3, #232	; 0xe8
    d65c:	7818      	ldrb	r0, [r3, #0]
    d65e:	4b29      	ldr	r3, [pc, #164]	; (d704 <LORAWAN_RxDone+0x9f4>)
    d660:	4798      	blx	r3
    d662:	e7ec      	b.n	d63e <LORAWAN_RxDone+0x92e>
    d664:	9b08      	ldr	r3, [sp, #32]
    d666:	2b00      	cmp	r3, #0
    d668:	d013      	beq.n	d692 <LORAWAN_RxDone+0x982>
    d66a:	0023      	movs	r3, r4
    d66c:	33f4      	adds	r3, #244	; 0xf4
    d66e:	781e      	ldrb	r6, [r3, #0]
    d670:	2e01      	cmp	r6, #1
    d672:	d10e      	bne.n	d692 <LORAWAN_RxDone+0x982>
    d674:	4b24      	ldr	r3, [pc, #144]	; (d708 <LORAWAN_RxDone+0x9f8>)
    d676:	4798      	blx	r3
    d678:	0022      	movs	r2, r4
    d67a:	327c      	adds	r2, #124	; 0x7c
    d67c:	7853      	ldrb	r3, [r2, #1]
    d67e:	43b3      	bics	r3, r6
    d680:	7053      	strb	r3, [r2, #1]
    d682:	2220      	movs	r2, #32
    d684:	782b      	ldrb	r3, [r5, #0]
    d686:	4393      	bics	r3, r2
    d688:	702b      	strb	r3, [r5, #0]
    d68a:	23ea      	movs	r3, #234	; 0xea
    d68c:	005b      	lsls	r3, r3, #1
    d68e:	5ce3      	ldrb	r3, [r4, r3]
    d690:	e7d9      	b.n	d646 <LORAWAN_RxDone+0x936>
    d692:	4b26      	ldr	r3, [pc, #152]	; (d72c <LORAWAN_RxDone+0xa1c>)
    d694:	4798      	blx	r3
    d696:	e72f      	b.n	d4f8 <LORAWAN_RxDone+0x7e8>
    d698:	9a09      	ldr	r2, [sp, #36]	; 0x24
    d69a:	2a00      	cmp	r2, #0
    d69c:	d00b      	beq.n	d6b6 <LORAWAN_RxDone+0x9a6>
    d69e:	9a06      	ldr	r2, [sp, #24]
    d6a0:	0031      	movs	r1, r6
    d6a2:	0038      	movs	r0, r7
    d6a4:	4b19      	ldr	r3, [pc, #100]	; (d70c <LORAWAN_RxDone+0x9fc>)
    d6a6:	4798      	blx	r3
    d6a8:	0022      	movs	r2, r4
    d6aa:	2101      	movs	r1, #1
    d6ac:	327c      	adds	r2, #124	; 0x7c
    d6ae:	7853      	ldrb	r3, [r2, #1]
    d6b0:	438b      	bics	r3, r1
    d6b2:	7053      	strb	r3, [r2, #1]
    d6b4:	e720      	b.n	d4f8 <LORAWAN_RxDone+0x7e8>
    d6b6:	2220      	movs	r2, #32
    d6b8:	4393      	bics	r3, r2
    d6ba:	702b      	strb	r3, [r5, #0]
    d6bc:	0023      	movs	r3, r4
    d6be:	33f4      	adds	r3, #244	; 0xf4
    d6c0:	781b      	ldrb	r3, [r3, #0]
    d6c2:	2b01      	cmp	r3, #1
    d6c4:	d134      	bne.n	d730 <LORAWAN_RxDone+0xa20>
    d6c6:	0022      	movs	r2, r4
    d6c8:	210e      	movs	r1, #14
    d6ca:	327c      	adds	r2, #124	; 0x7c
    d6cc:	7813      	ldrb	r3, [r2, #0]
    d6ce:	438b      	bics	r3, r1
    d6d0:	7013      	strb	r3, [r2, #0]
    d6d2:	23ea      	movs	r3, #234	; 0xea
    d6d4:	005b      	lsls	r3, r3, #1
    d6d6:	5ce3      	ldrb	r3, [r4, r3]
    d6d8:	2b00      	cmp	r3, #0
    d6da:	d1e5      	bne.n	d6a8 <LORAWAN_RxDone+0x998>
    d6dc:	2008      	movs	r0, #8
    d6de:	4b08      	ldr	r3, [pc, #32]	; (d700 <LORAWAN_RxDone+0x9f0>)
    d6e0:	4798      	blx	r3
    d6e2:	e7e1      	b.n	d6a8 <LORAWAN_RxDone+0x998>
    d6e4:	200019c4 	.word	0x200019c4
    d6e8:	000070a5 	.word	0x000070a5
    d6ec:	0000ca79 	.word	0x0000ca79
    d6f0:	20001cc4 	.word	0x20001cc4
    d6f4:	200019f9 	.word	0x200019f9
    d6f8:	0000b6ad 	.word	0x0000b6ad
    d6fc:	0000c849 	.word	0x0000c849
    d700:	0000b76d 	.word	0x0000b76d
    d704:	000083d9 	.word	0x000083d9
    d708:	0000ac45 	.word	0x0000ac45
    d70c:	0000bb5d 	.word	0x0000bb5d
    d710:	20001a40 	.word	0x20001a40
    d714:	20001a50 	.word	0x20001a50
    d718:	00006971 	.word	0x00006971
    d71c:	0000a971 	.word	0x0000a971
    d720:	0000a729 	.word	0x0000a729
    d724:	20001cbc 	.word	0x20001cbc
    d728:	200019e9 	.word	0x200019e9
    d72c:	0000abd1 	.word	0x0000abd1
    d730:	2b04      	cmp	r3, #4
    d732:	d1ce      	bne.n	d6d2 <LORAWAN_RxDone+0x9c2>
    d734:	0023      	movs	r3, r4
    d736:	33e8      	adds	r3, #232	; 0xe8
    d738:	7818      	ldrb	r0, [r3, #0]
    d73a:	4b43      	ldr	r3, [pc, #268]	; (d848 <LORAWAN_RxDone+0xb38>)
    d73c:	4798      	blx	r3
    d73e:	e7c8      	b.n	d6d2 <LORAWAN_RxDone+0x9c2>
    d740:	35ff      	adds	r5, #255	; 0xff
    d742:	7c6b      	ldrb	r3, [r5, #17]
    d744:	079a      	lsls	r2, r3, #30
    d746:	d521      	bpl.n	d78c <LORAWAN_RxDone+0xa7c>
    d748:	aa10      	add	r2, sp, #64	; 0x40
    d74a:	0031      	movs	r1, r6
    d74c:	2026      	movs	r0, #38	; 0x26
    d74e:	47b8      	blx	r7
    d750:	9b10      	ldr	r3, [sp, #64]	; 0x40
    d752:	1c5a      	adds	r2, r3, #1
    d754:	d001      	beq.n	d75a <LORAWAN_RxDone+0xa4a>
    d756:	3314      	adds	r3, #20
    d758:	9310      	str	r3, [sp, #64]	; 0x40
    d75a:	0021      	movs	r1, r4
    d75c:	220e      	movs	r2, #14
    d75e:	317c      	adds	r1, #124	; 0x7c
    d760:	780b      	ldrb	r3, [r1, #0]
    d762:	4393      	bics	r3, r2
    d764:	001a      	movs	r2, r3
    d766:	230c      	movs	r3, #12
    d768:	4313      	orrs	r3, r2
    d76a:	700b      	strb	r3, [r1, #0]
    d76c:	23e0      	movs	r3, #224	; 0xe0
    d76e:	33ff      	adds	r3, #255	; 0xff
    d770:	5ce3      	ldrb	r3, [r4, r3]
    d772:	9a10      	ldr	r2, [sp, #64]	; 0x40
    d774:	21fa      	movs	r1, #250	; 0xfa
    d776:	1ad3      	subs	r3, r2, r3
    d778:	2200      	movs	r2, #0
    d77a:	0089      	lsls	r1, r1, #2
    d77c:	4359      	muls	r1, r3
    d77e:	34e6      	adds	r4, #230	; 0xe6
    d780:	4b32      	ldr	r3, [pc, #200]	; (d84c <LORAWAN_RxDone+0xb3c>)
    d782:	7820      	ldrb	r0, [r4, #0]
    d784:	9200      	str	r2, [sp, #0]
    d786:	4c32      	ldr	r4, [pc, #200]	; (d850 <LORAWAN_RxDone+0xb40>)
    d788:	47a0      	blx	r4
    d78a:	e5d4      	b.n	d336 <LORAWAN_RxDone+0x626>
    d78c:	075b      	lsls	r3, r3, #29
    d78e:	d400      	bmi.n	d792 <LORAWAN_RxDone+0xa82>
    d790:	e5d1      	b.n	d336 <LORAWAN_RxDone+0x626>
    d792:	aa10      	add	r2, sp, #64	; 0x40
    d794:	0031      	movs	r1, r6
    d796:	2033      	movs	r0, #51	; 0x33
    d798:	47b8      	blx	r7
    d79a:	220e      	movs	r2, #14
    d79c:	4b2d      	ldr	r3, [pc, #180]	; (d854 <LORAWAN_RxDone+0xb44>)
    d79e:	781b      	ldrb	r3, [r3, #0]
    d7a0:	4393      	bics	r3, r2
    d7a2:	001a      	movs	r2, r3
    d7a4:	230c      	movs	r3, #12
    d7a6:	4313      	orrs	r3, r2
    d7a8:	4a2a      	ldr	r2, [pc, #168]	; (d854 <LORAWAN_RxDone+0xb44>)
    d7aa:	7013      	strb	r3, [r2, #0]
    d7ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
    d7ae:	1c5a      	adds	r2, r3, #1
    d7b0:	d001      	beq.n	d7b6 <LORAWAN_RxDone+0xaa6>
    d7b2:	3301      	adds	r3, #1
    d7b4:	9310      	str	r3, [sp, #64]	; 0x40
    d7b6:	23e0      	movs	r3, #224	; 0xe0
    d7b8:	33ff      	adds	r3, #255	; 0xff
    d7ba:	5ce3      	ldrb	r3, [r4, r3]
    d7bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    d7be:	21fa      	movs	r1, #250	; 0xfa
    d7c0:	1ad3      	subs	r3, r2, r3
    d7c2:	2200      	movs	r2, #0
    d7c4:	0089      	lsls	r1, r1, #2
    d7c6:	34e9      	adds	r4, #233	; 0xe9
    d7c8:	4359      	muls	r1, r3
    d7ca:	7820      	ldrb	r0, [r4, #0]
    d7cc:	4b22      	ldr	r3, [pc, #136]	; (d858 <LORAWAN_RxDone+0xb48>)
    d7ce:	9200      	str	r2, [sp, #0]
    d7d0:	e7d9      	b.n	d786 <LORAWAN_RxDone+0xa76>
    d7d2:	35f4      	adds	r5, #244	; 0xf4
    d7d4:	782b      	ldrb	r3, [r5, #0]
    d7d6:	2b04      	cmp	r3, #4
    d7d8:	d000      	beq.n	d7dc <LORAWAN_RxDone+0xacc>
    d7da:	e5ac      	b.n	d336 <LORAWAN_RxDone+0x626>
    d7dc:	0038      	movs	r0, r7
    d7de:	4b1f      	ldr	r3, [pc, #124]	; (d85c <LORAWAN_RxDone+0xb4c>)
    d7e0:	4798      	blx	r3
    d7e2:	e5a8      	b.n	d336 <LORAWAN_RxDone+0x626>
    d7e4:	220e      	movs	r2, #14
    d7e6:	4013      	ands	r3, r2
    d7e8:	2b0a      	cmp	r3, #10
    d7ea:	d008      	beq.n	d7fe <LORAWAN_RxDone+0xaee>
    d7ec:	2b06      	cmp	r3, #6
    d7ee:	d000      	beq.n	d7f2 <LORAWAN_RxDone+0xae2>
    d7f0:	e4da      	b.n	d1a8 <LORAWAN_RxDone+0x498>
    d7f2:	0023      	movs	r3, r4
    d7f4:	33f0      	adds	r3, #240	; 0xf0
    d7f6:	781b      	ldrb	r3, [r3, #0]
    d7f8:	2b00      	cmp	r3, #0
    d7fa:	d100      	bne.n	d7fe <LORAWAN_RxDone+0xaee>
    d7fc:	e4d4      	b.n	d1a8 <LORAWAN_RxDone+0x498>
    d7fe:	2220      	movs	r2, #32
    d800:	348c      	adds	r4, #140	; 0x8c
    d802:	7823      	ldrb	r3, [r4, #0]
    d804:	2019      	movs	r0, #25
    d806:	4393      	bics	r3, r2
    d808:	7023      	strb	r3, [r4, #0]
    d80a:	e4da      	b.n	d1c2 <LORAWAN_RxDone+0x4b2>
    d80c:	4914      	ldr	r1, [pc, #80]	; (d860 <LORAWAN_RxDone+0xb50>)
    d80e:	784a      	ldrb	r2, [r1, #1]
    d810:	780b      	ldrb	r3, [r1, #0]
    d812:	0212      	lsls	r2, r2, #8
    d814:	431a      	orrs	r2, r3
    d816:	788b      	ldrb	r3, [r1, #2]
    d818:	041b      	lsls	r3, r3, #16
    d81a:	431a      	orrs	r2, r3
    d81c:	78cb      	ldrb	r3, [r1, #3]
    d81e:	061b      	lsls	r3, r3, #24
    d820:	4313      	orrs	r3, r2
    d822:	d100      	bne.n	d826 <LORAWAN_RxDone+0xb16>
    d824:	e587      	b.n	d336 <LORAWAN_RxDone+0x626>
    d826:	4b0f      	ldr	r3, [pc, #60]	; (d864 <LORAWAN_RxDone+0xb54>)
    d828:	4c0f      	ldr	r4, [pc, #60]	; (d868 <LORAWAN_RxDone+0xb58>)
    d82a:	781b      	ldrb	r3, [r3, #0]
    d82c:	2b10      	cmp	r3, #16
    d82e:	d105      	bne.n	d83c <LORAWAN_RxDone+0xb2c>
    d830:	0001      	movs	r1, r0
    d832:	2000      	movs	r0, #0
    d834:	9a07      	ldr	r2, [sp, #28]
    d836:	3b0c      	subs	r3, #12
    d838:	47a0      	blx	r4
    d83a:	e57c      	b.n	d336 <LORAWAN_RxDone+0x626>
    d83c:	2300      	movs	r3, #0
    d83e:	0001      	movs	r1, r0
    d840:	9a07      	ldr	r2, [sp, #28]
    d842:	0018      	movs	r0, r3
    d844:	e7f8      	b.n	d838 <LORAWAN_RxDone+0xb28>
    d846:	46c0      	nop			; (mov r8, r8)
    d848:	000083d9 	.word	0x000083d9
    d84c:	0000aa69 	.word	0x0000aa69
    d850:	000080cd 	.word	0x000080cd
    d854:	20001a40 	.word	0x20001a40
    d858:	0000b471 	.word	0x0000b471
    d85c:	0000e0c5 	.word	0x0000e0c5
    d860:	20001cbc 	.word	0x20001cbc
    d864:	20001ba8 	.word	0x20001ba8
    d868:	0000bb11 	.word	0x0000bb11

0000d86c <LorawanSetEdClass>:
    d86c:	23ea      	movs	r3, #234	; 0xea
    d86e:	b537      	push	{r0, r1, r2, r4, r5, lr}
    d870:	4d19      	ldr	r5, [pc, #100]	; (d8d8 <LorawanSetEdClass+0x6c>)
    d872:	005b      	lsls	r3, r3, #1
    d874:	5ceb      	ldrb	r3, [r5, r3]
    d876:	0004      	movs	r4, r0
    d878:	2011      	movs	r0, #17
    d87a:	2b00      	cmp	r3, #0
    d87c:	d013      	beq.n	d8a6 <LorawanSetEdClass+0x3a>
    d87e:	002b      	movs	r3, r5
    d880:	33f5      	adds	r3, #245	; 0xf5
    d882:	781b      	ldrb	r3, [r3, #0]
    d884:	3807      	subs	r0, #7
    d886:	4223      	tst	r3, r4
    d888:	d00d      	beq.n	d8a6 <LorawanSetEdClass+0x3a>
    d88a:	002b      	movs	r3, r5
    d88c:	33f4      	adds	r3, #244	; 0xf4
    d88e:	7819      	ldrb	r1, [r3, #0]
    d890:	428c      	cmp	r4, r1
    d892:	d007      	beq.n	d8a4 <LorawanSetEdClass+0x38>
    d894:	2901      	cmp	r1, #1
    d896:	d107      	bne.n	d8a8 <LorawanSetEdClass+0x3c>
    d898:	2c04      	cmp	r4, #4
    d89a:	d104      	bne.n	d8a6 <LorawanSetEdClass+0x3a>
    d89c:	701c      	strb	r4, [r3, #0]
    d89e:	2000      	movs	r0, #0
    d8a0:	4b0e      	ldr	r3, [pc, #56]	; (d8dc <LorawanSetEdClass+0x70>)
    d8a2:	4798      	blx	r3
    d8a4:	2008      	movs	r0, #8
    d8a6:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    d8a8:	2904      	cmp	r1, #4
    d8aa:	d1fc      	bne.n	d8a6 <LorawanSetEdClass+0x3a>
    d8ac:	2c01      	cmp	r4, #1
    d8ae:	d1fa      	bne.n	d8a6 <LorawanSetEdClass+0x3a>
    d8b0:	701c      	strb	r4, [r3, #0]
    d8b2:	0021      	movs	r1, r4
    d8b4:	4b09      	ldr	r3, [pc, #36]	; (d8dc <LorawanSetEdClass+0x70>)
    d8b6:	2000      	movs	r0, #0
    d8b8:	4798      	blx	r3
    d8ba:	002a      	movs	r2, r5
    d8bc:	210e      	movs	r1, #14
    d8be:	327c      	adds	r2, #124	; 0x7c
    d8c0:	7813      	ldrb	r3, [r2, #0]
    d8c2:	a801      	add	r0, sp, #4
    d8c4:	438b      	bics	r3, r1
    d8c6:	7013      	strb	r3, [r2, #0]
    d8c8:	35ff      	adds	r5, #255	; 0xff
    d8ca:	4b05      	ldr	r3, [pc, #20]	; (d8e0 <LorawanSetEdClass+0x74>)
    d8cc:	7004      	strb	r4, [r0, #0]
    d8ce:	4798      	blx	r3
    d8d0:	7f68      	ldrb	r0, [r5, #29]
    d8d2:	4b04      	ldr	r3, [pc, #16]	; (d8e4 <LorawanSetEdClass+0x78>)
    d8d4:	4798      	blx	r3
    d8d6:	e7e5      	b.n	d8a4 <LorawanSetEdClass+0x38>
    d8d8:	200019c4 	.word	0x200019c4
    d8dc:	000070a5 	.word	0x000070a5
    d8e0:	0000fba1 	.word	0x0000fba1
    d8e4:	000083d9 	.word	0x000083d9

0000d8e8 <LORAWAN_SetAttr>:
    d8e8:	23ea      	movs	r3, #234	; 0xea
    d8ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    d8ec:	4cbf      	ldr	r4, [pc, #764]	; (dbec <LORAWAN_SetAttr+0x304>)
    d8ee:	005b      	lsls	r3, r3, #1
    d8f0:	5ce3      	ldrb	r3, [r4, r3]
    d8f2:	000d      	movs	r5, r1
    d8f4:	2611      	movs	r6, #17
    d8f6:	2b00      	cmp	r3, #0
    d8f8:	d100      	bne.n	d8fc <LORAWAN_SetAttr+0x14>
    d8fa:	e113      	b.n	db24 <LORAWAN_SetAttr+0x23c>
    d8fc:	2839      	cmp	r0, #57	; 0x39
    d8fe:	d86b      	bhi.n	d9d8 <LORAWAN_SetAttr+0xf0>
    d900:	f002 fd40 	bl	10384 <__gnu_thumb1_case_uhi>
    d904:	0086003a 	.word	0x0086003a
    d908:	00ef00a5 	.word	0x00ef00a5
    d90c:	00d900b8 	.word	0x00d900b8
    d910:	01280112 	.word	0x01280112
    d914:	015a0148 	.word	0x015a0148
    d918:	016b0160 	.word	0x016b0160
    d91c:	0197017e 	.word	0x0197017e
    d920:	01a1019c 	.word	0x01a1019c
    d924:	01ab01a6 	.word	0x01ab01a6
    d928:	01b501b0 	.word	0x01b501b0
    d92c:	01dc01ba 	.word	0x01dc01ba
    d930:	01be01c1 	.word	0x01be01c1
    d934:	01e101e5 	.word	0x01e101e5
    d938:	01d301d7 	.word	0x01d301d7
    d93c:	006a01cd 	.word	0x006a01cd
    d940:	018f006a 	.word	0x018f006a
    d944:	006a006a 	.word	0x006a006a
    d948:	006a006a 	.word	0x006a006a
    d94c:	006a006a 	.word	0x006a006a
    d950:	005901e9 	.word	0x005901e9
    d954:	01fa01ec 	.word	0x01fa01ec
    d958:	01f101f6 	.word	0x01f101f6
    d95c:	01fe006a 	.word	0x01fe006a
    d960:	006a021e 	.word	0x006a021e
    d964:	006a006a 	.word	0x006a006a
    d968:	006a006a 	.word	0x006a006a
    d96c:	006a006a 	.word	0x006a006a
    d970:	006a006a 	.word	0x006a006a
    d974:	023f0235 	.word	0x023f0235
    d978:	260a      	movs	r6, #10
    d97a:	2900      	cmp	r1, #0
    d97c:	d100      	bne.n	d980 <LORAWAN_SetAttr+0x98>
    d97e:	e0d1      	b.n	db24 <LORAWAN_SetAttr+0x23c>
    d980:	0020      	movs	r0, r4
    d982:	2208      	movs	r2, #8
    d984:	4b9a      	ldr	r3, [pc, #616]	; (dbf0 <LORAWAN_SetAttr+0x308>)
    d986:	305d      	adds	r0, #93	; 0x5d
    d988:	4798      	blx	r3
    d98a:	2108      	movs	r1, #8
    d98c:	4e99      	ldr	r6, [pc, #612]	; (dbf4 <LORAWAN_SetAttr+0x30c>)
    d98e:	2001      	movs	r0, #1
    d990:	47b0      	blx	r6
    d992:	0022      	movs	r2, r4
    d994:	2501      	movs	r5, #1
    d996:	32d6      	adds	r2, #214	; 0xd6
    d998:	7813      	ldrb	r3, [r2, #0]
    d99a:	2109      	movs	r1, #9
    d99c:	432b      	orrs	r3, r5
    d99e:	347c      	adds	r4, #124	; 0x7c
    d9a0:	0028      	movs	r0, r5
    d9a2:	7013      	strb	r3, [r2, #0]
    d9a4:	47b0      	blx	r6
    d9a6:	7823      	ldrb	r3, [r4, #0]
    d9a8:	210b      	movs	r1, #11
    d9aa:	43ab      	bics	r3, r5
    d9ac:	0028      	movs	r0, r5
    d9ae:	7023      	strb	r3, [r4, #0]
    d9b0:	47b0      	blx	r6
    d9b2:	2608      	movs	r6, #8
    d9b4:	e0b6      	b.n	db24 <LORAWAN_SetAttr+0x23c>
    d9b6:	0023      	movs	r3, r4
    d9b8:	33ff      	adds	r3, #255	; 0xff
    d9ba:	7c5b      	ldrb	r3, [r3, #17]
    d9bc:	260a      	movs	r6, #10
    d9be:	075b      	lsls	r3, r3, #29
    d9c0:	d400      	bmi.n	d9c4 <LORAWAN_SetAttr+0xdc>
    d9c2:	e0af      	b.n	db24 <LORAWAN_SetAttr+0x23c>
    d9c4:	79ca      	ldrb	r2, [r1, #7]
    d9c6:	4b8c      	ldr	r3, [pc, #560]	; (dbf8 <LORAWAN_SetAttr+0x310>)
    d9c8:	2a00      	cmp	r2, #0
    d9ca:	d10e      	bne.n	d9ea <LORAWAN_SetAttr+0x102>
    d9cc:	4669      	mov	r1, sp
    d9ce:	201d      	movs	r0, #29
    d9d0:	714a      	strb	r2, [r1, #5]
    d9d2:	4798      	blx	r3
    d9d4:	2800      	cmp	r0, #0
    d9d6:	d001      	beq.n	d9dc <LORAWAN_SetAttr+0xf4>
    d9d8:	260a      	movs	r6, #10
    d9da:	e0a3      	b.n	db24 <LORAWAN_SetAttr+0x23c>
    d9dc:	2109      	movs	r1, #9
    d9de:	34fe      	adds	r4, #254	; 0xfe
    d9e0:	82e0      	strh	r0, [r4, #22]
    d9e2:	82a0      	strh	r0, [r4, #20]
    d9e4:	4b83      	ldr	r3, [pc, #524]	; (dbf4 <LORAWAN_SetAttr+0x30c>)
    d9e6:	4798      	blx	r3
    d9e8:	e7e3      	b.n	d9b2 <LORAWAN_SetAttr+0xca>
    d9ea:	2002      	movs	r0, #2
    d9ec:	5e2a      	ldrsh	r2, [r5, r0]
    d9ee:	88ae      	ldrh	r6, [r5, #4]
    d9f0:	79a8      	ldrb	r0, [r5, #6]
    d9f2:	466d      	mov	r5, sp
    d9f4:	806a      	strh	r2, [r5, #2]
    d9f6:	2201      	movs	r2, #1
    d9f8:	8809      	ldrh	r1, [r1, #0]
    d9fa:	7128      	strb	r0, [r5, #4]
    d9fc:	8029      	strh	r1, [r5, #0]
    d9fe:	201d      	movs	r0, #29
    da00:	4669      	mov	r1, sp
    da02:	716a      	strb	r2, [r5, #5]
    da04:	4798      	blx	r3
    da06:	2800      	cmp	r0, #0
    da08:	d1e6      	bne.n	d9d8 <LORAWAN_SetAttr+0xf0>
    da0a:	34fe      	adds	r4, #254	; 0xfe
    da0c:	82e6      	strh	r6, [r4, #22]
    da0e:	e7d0      	b.n	d9b2 <LORAWAN_SetAttr+0xca>
    da10:	260a      	movs	r6, #10
    da12:	2900      	cmp	r1, #0
    da14:	d100      	bne.n	da18 <LORAWAN_SetAttr+0x130>
    da16:	e085      	b.n	db24 <LORAWAN_SetAttr+0x23c>
    da18:	0020      	movs	r0, r4
    da1a:	2208      	movs	r2, #8
    da1c:	4b74      	ldr	r3, [pc, #464]	; (dbf0 <LORAWAN_SetAttr+0x308>)
    da1e:	3055      	adds	r0, #85	; 0x55
    da20:	4798      	blx	r3
    da22:	2107      	movs	r1, #7
    da24:	4d73      	ldr	r5, [pc, #460]	; (dbf4 <LORAWAN_SetAttr+0x30c>)
    da26:	2001      	movs	r0, #1
    da28:	47a8      	blx	r5
    da2a:	0022      	movs	r2, r4
    da2c:	2302      	movs	r3, #2
    da2e:	32d6      	adds	r2, #214	; 0xd6
    da30:	7811      	ldrb	r1, [r2, #0]
    da32:	2001      	movs	r0, #1
    da34:	430b      	orrs	r3, r1
    da36:	2109      	movs	r1, #9
    da38:	7013      	strb	r3, [r2, #0]
    da3a:	47a8      	blx	r5
    da3c:	2001      	movs	r0, #1
    da3e:	347c      	adds	r4, #124	; 0x7c
    da40:	7823      	ldrb	r3, [r4, #0]
    da42:	210b      	movs	r1, #11
    da44:	4383      	bics	r3, r0
    da46:	7023      	strb	r3, [r4, #0]
    da48:	47a8      	blx	r5
    da4a:	3e02      	subs	r6, #2
    da4c:	e06a      	b.n	db24 <LORAWAN_SetAttr+0x23c>
    da4e:	680b      	ldr	r3, [r1, #0]
    da50:	2001      	movs	r0, #1
    da52:	0a19      	lsrs	r1, r3, #8
    da54:	70a1      	strb	r1, [r4, #2]
    da56:	0c19      	lsrs	r1, r3, #16
    da58:	7063      	strb	r3, [r4, #1]
    da5a:	70e1      	strb	r1, [r4, #3]
    da5c:	0e1b      	lsrs	r3, r3, #24
    da5e:	2103      	movs	r1, #3
    da60:	4d64      	ldr	r5, [pc, #400]	; (dbf4 <LORAWAN_SetAttr+0x30c>)
    da62:	7123      	strb	r3, [r4, #4]
    da64:	47a8      	blx	r5
    da66:	0022      	movs	r2, r4
    da68:	2304      	movs	r3, #4
    da6a:	32d6      	adds	r2, #214	; 0xd6
    da6c:	7811      	ldrb	r1, [r2, #0]
    da6e:	430b      	orrs	r3, r1
    da70:	7013      	strb	r3, [r2, #0]
    da72:	e015      	b.n	daa0 <LORAWAN_SetAttr+0x1b8>
    da74:	260a      	movs	r6, #10
    da76:	2900      	cmp	r1, #0
    da78:	d054      	beq.n	db24 <LORAWAN_SetAttr+0x23c>
    da7a:	3606      	adds	r6, #6
    da7c:	0032      	movs	r2, r6
    da7e:	4f5c      	ldr	r7, [pc, #368]	; (dbf0 <LORAWAN_SetAttr+0x308>)
    da80:	1d60      	adds	r0, r4, #5
    da82:	47b8      	blx	r7
    da84:	0020      	movs	r0, r4
    da86:	0032      	movs	r2, r6
    da88:	0029      	movs	r1, r5
    da8a:	3025      	adds	r0, #37	; 0x25
    da8c:	47b8      	blx	r7
    da8e:	2104      	movs	r1, #4
    da90:	2001      	movs	r0, #1
    da92:	4d58      	ldr	r5, [pc, #352]	; (dbf4 <LORAWAN_SetAttr+0x30c>)
    da94:	47a8      	blx	r5
    da96:	0023      	movs	r3, r4
    da98:	33d6      	adds	r3, #214	; 0xd6
    da9a:	781a      	ldrb	r2, [r3, #0]
    da9c:	4316      	orrs	r6, r2
    da9e:	701e      	strb	r6, [r3, #0]
    daa0:	2109      	movs	r1, #9
    daa2:	2001      	movs	r0, #1
    daa4:	47a8      	blx	r5
    daa6:	2001      	movs	r0, #1
    daa8:	210b      	movs	r1, #11
    daaa:	347c      	adds	r4, #124	; 0x7c
    daac:	7823      	ldrb	r3, [r4, #0]
    daae:	4383      	bics	r3, r0
    dab0:	7023      	strb	r3, [r4, #0]
    dab2:	47a8      	blx	r5
    dab4:	e77d      	b.n	d9b2 <LORAWAN_SetAttr+0xca>
    dab6:	260a      	movs	r6, #10
    dab8:	2900      	cmp	r1, #0
    daba:	d033      	beq.n	db24 <LORAWAN_SetAttr+0x23c>
    dabc:	0020      	movs	r0, r4
    dabe:	2210      	movs	r2, #16
    dac0:	4e4b      	ldr	r6, [pc, #300]	; (dbf0 <LORAWAN_SetAttr+0x308>)
    dac2:	3015      	adds	r0, #21
    dac4:	47b0      	blx	r6
    dac6:	0020      	movs	r0, r4
    dac8:	2210      	movs	r2, #16
    daca:	0029      	movs	r1, r5
    dacc:	3035      	adds	r0, #53	; 0x35
    dace:	47b0      	blx	r6
    dad0:	2105      	movs	r1, #5
    dad2:	2001      	movs	r0, #1
    dad4:	4d47      	ldr	r5, [pc, #284]	; (dbf4 <LORAWAN_SetAttr+0x30c>)
    dad6:	47a8      	blx	r5
    dad8:	0022      	movs	r2, r4
    dada:	32d6      	adds	r2, #214	; 0xd6
    dadc:	7811      	ldrb	r1, [r2, #0]
    dade:	2320      	movs	r3, #32
    dae0:	e7c5      	b.n	da6e <LORAWAN_SetAttr+0x186>
    dae2:	260a      	movs	r6, #10
    dae4:	2900      	cmp	r1, #0
    dae6:	d01d      	beq.n	db24 <LORAWAN_SetAttr+0x23c>
    dae8:	23e2      	movs	r3, #226	; 0xe2
    daea:	33ff      	adds	r3, #255	; 0xff
    daec:	5ce3      	ldrb	r3, [r4, r3]
    daee:	3e02      	subs	r6, #2
    daf0:	2b00      	cmp	r3, #0
    daf2:	d117      	bne.n	db24 <LORAWAN_SetAttr+0x23c>
    daf4:	0020      	movs	r0, r4
    daf6:	2210      	movs	r2, #16
    daf8:	4b3d      	ldr	r3, [pc, #244]	; (dbf0 <LORAWAN_SetAttr+0x308>)
    dafa:	3045      	adds	r0, #69	; 0x45
    dafc:	4798      	blx	r3
    dafe:	2106      	movs	r1, #6
    db00:	4d3c      	ldr	r5, [pc, #240]	; (dbf4 <LORAWAN_SetAttr+0x30c>)
    db02:	2001      	movs	r0, #1
    db04:	47a8      	blx	r5
    db06:	0022      	movs	r2, r4
    db08:	32d6      	adds	r2, #214	; 0xd6
    db0a:	7813      	ldrb	r3, [r2, #0]
    db0c:	2109      	movs	r1, #9
    db0e:	4333      	orrs	r3, r6
    db10:	2001      	movs	r0, #1
    db12:	7013      	strb	r3, [r2, #0]
    db14:	47a8      	blx	r5
    db16:	2001      	movs	r0, #1
    db18:	347c      	adds	r4, #124	; 0x7c
    db1a:	7823      	ldrb	r3, [r4, #0]
    db1c:	210b      	movs	r1, #11
    db1e:	4383      	bics	r3, r0
    db20:	7023      	strb	r3, [r4, #0]
    db22:	47a8      	blx	r5
    db24:	0030      	movs	r0, r6
    db26:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    db28:	780b      	ldrb	r3, [r1, #0]
    db2a:	2001      	movs	r0, #1
    db2c:	0021      	movs	r1, r4
    db2e:	2520      	movs	r5, #32
    db30:	317c      	adds	r1, #124	; 0x7c
    db32:	4003      	ands	r3, r0
    db34:	015a      	lsls	r2, r3, #5
    db36:	780b      	ldrb	r3, [r1, #0]
    db38:	43ab      	bics	r3, r5
    db3a:	4313      	orrs	r3, r2
    db3c:	700b      	strb	r3, [r1, #0]
    db3e:	0023      	movs	r3, r4
    db40:	2200      	movs	r2, #0
    db42:	33c2      	adds	r3, #194	; 0xc2
    db44:	348c      	adds	r4, #140	; 0x8c
    db46:	801a      	strh	r2, [r3, #0]
    db48:	7823      	ldrb	r3, [r4, #0]
    db4a:	3210      	adds	r2, #16
    db4c:	4393      	bics	r3, r2
    db4e:	7023      	strb	r3, [r4, #0]
    db50:	210b      	movs	r1, #11
    db52:	e747      	b.n	d9e4 <LORAWAN_SetAttr+0xfc>
    db54:	466a      	mov	r2, sp
    db56:	780b      	ldrb	r3, [r1, #0]
    db58:	7013      	strb	r3, [r2, #0]
    db5a:	0022      	movs	r2, r4
    db5c:	32ea      	adds	r2, #234	; 0xea
    db5e:	7812      	ldrb	r2, [r2, #0]
    db60:	429a      	cmp	r2, r3
    db62:	d900      	bls.n	db66 <LORAWAN_SetAttr+0x27e>
    db64:	e738      	b.n	d9d8 <LORAWAN_SetAttr+0xf0>
    db66:	0022      	movs	r2, r4
    db68:	32eb      	adds	r2, #235	; 0xeb
    db6a:	7812      	ldrb	r2, [r2, #0]
    db6c:	429a      	cmp	r2, r3
    db6e:	d200      	bcs.n	db72 <LORAWAN_SetAttr+0x28a>
    db70:	e732      	b.n	d9d8 <LORAWAN_SetAttr+0xf0>
    db72:	4669      	mov	r1, sp
    db74:	2010      	movs	r0, #16
    db76:	4b21      	ldr	r3, [pc, #132]	; (dbfc <LORAWAN_SetAttr+0x314>)
    db78:	4798      	blx	r3
    db7a:	0006      	movs	r6, r0
    db7c:	2808      	cmp	r0, #8
    db7e:	d000      	beq.n	db82 <LORAWAN_SetAttr+0x29a>
    db80:	e72a      	b.n	d9d8 <LORAWAN_SetAttr+0xf0>
    db82:	466b      	mov	r3, sp
    db84:	210c      	movs	r1, #12
    db86:	2001      	movs	r0, #1
    db88:	781b      	ldrb	r3, [r3, #0]
    db8a:	34df      	adds	r4, #223	; 0xdf
    db8c:	7023      	strb	r3, [r4, #0]
    db8e:	4b19      	ldr	r3, [pc, #100]	; (dbf4 <LORAWAN_SetAttr+0x30c>)
    db90:	4798      	blx	r3
    db92:	e7c7      	b.n	db24 <LORAWAN_SetAttr+0x23c>
    db94:	466a      	mov	r2, sp
    db96:	780b      	ldrb	r3, [r1, #0]
    db98:	201d      	movs	r0, #29
    db9a:	7013      	strb	r3, [r2, #0]
    db9c:	4669      	mov	r1, sp
    db9e:	4b17      	ldr	r3, [pc, #92]	; (dbfc <LORAWAN_SetAttr+0x314>)
    dba0:	4798      	blx	r3
    dba2:	0006      	movs	r6, r0
    dba4:	2808      	cmp	r0, #8
    dba6:	d000      	beq.n	dbaa <LORAWAN_SetAttr+0x2c2>
    dba8:	e716      	b.n	d9d8 <LORAWAN_SetAttr+0xf0>
    dbaa:	466b      	mov	r3, sp
    dbac:	781b      	ldrb	r3, [r3, #0]
    dbae:	34e1      	adds	r4, #225	; 0xe1
    dbb0:	7023      	strb	r3, [r4, #0]
    dbb2:	210a      	movs	r1, #10
    dbb4:	2000      	movs	r0, #0
    dbb6:	e7ea      	b.n	db8e <LORAWAN_SetAttr+0x2a6>
    dbb8:	780b      	ldrb	r3, [r1, #0]
    dbba:	2103      	movs	r1, #3
    dbbc:	34f7      	adds	r4, #247	; 0xf7
    dbbe:	7023      	strb	r3, [r4, #0]
    dbc0:	2000      	movs	r0, #0
    dbc2:	e70f      	b.n	d9e4 <LORAWAN_SetAttr+0xfc>
    dbc4:	680b      	ldr	r3, [r1, #0]
    dbc6:	260a      	movs	r6, #10
    dbc8:	1c5a      	adds	r2, r3, #1
    dbca:	d0ab      	beq.n	db24 <LORAWAN_SetAttr+0x23c>
    dbcc:	2116      	movs	r1, #22
    dbce:	2000      	movs	r0, #0
    dbd0:	3404      	adds	r4, #4
    dbd2:	67e3      	str	r3, [r4, #124]	; 0x7c
    dbd4:	4b07      	ldr	r3, [pc, #28]	; (dbf4 <LORAWAN_SetAttr+0x30c>)
    dbd6:	4798      	blx	r3
    dbd8:	e737      	b.n	da4a <LORAWAN_SetAttr+0x162>
    dbda:	680b      	ldr	r3, [r1, #0]
    dbdc:	260a      	movs	r6, #10
    dbde:	1c5a      	adds	r2, r3, #1
    dbe0:	d0a0      	beq.n	db24 <LORAWAN_SetAttr+0x23c>
    dbe2:	0031      	movs	r1, r6
    dbe4:	3408      	adds	r4, #8
    dbe6:	67e3      	str	r3, [r4, #124]	; 0x7c
    dbe8:	2001      	movs	r0, #1
    dbea:	e7f3      	b.n	dbd4 <LORAWAN_SetAttr+0x2ec>
    dbec:	200019c4 	.word	0x200019c4
    dbf0:	00013549 	.word	0x00013549
    dbf4:	000070a5 	.word	0x000070a5
    dbf8:	0000e97d 	.word	0x0000e97d
    dbfc:	0000698d 	.word	0x0000698d
    dc00:	0026      	movs	r6, r4
    dc02:	880b      	ldrh	r3, [r1, #0]
    dc04:	36c8      	adds	r6, #200	; 0xc8
    dc06:	210c      	movs	r1, #12
    dc08:	2000      	movs	r0, #0
    dc0a:	4d60      	ldr	r5, [pc, #384]	; (dd8c <LORAWAN_SetAttr+0x4a4>)
    dc0c:	8033      	strh	r3, [r6, #0]
    dc0e:	47a8      	blx	r5
    dc10:	22fa      	movs	r2, #250	; 0xfa
    dc12:	8833      	ldrh	r3, [r6, #0]
    dc14:	0092      	lsls	r2, r2, #2
    dc16:	189b      	adds	r3, r3, r2
    dc18:	34ca      	adds	r4, #202	; 0xca
    dc1a:	8023      	strh	r3, [r4, #0]
    dc1c:	210d      	movs	r1, #13
    dc1e:	2000      	movs	r0, #0
    dc20:	e747      	b.n	dab2 <LORAWAN_SetAttr+0x1ca>
    dc22:	780b      	ldrb	r3, [r1, #0]
    dc24:	260a      	movs	r6, #10
    dc26:	2b0f      	cmp	r3, #15
    dc28:	d900      	bls.n	dc2c <LORAWAN_SetAttr+0x344>
    dc2a:	e77b      	b.n	db24 <LORAWAN_SetAttr+0x23c>
    dc2c:	3490      	adds	r4, #144	; 0x90
    dc2e:	7023      	strb	r3, [r4, #0]
    dc30:	e70b      	b.n	da4a <LORAWAN_SetAttr+0x162>
    dc32:	880b      	ldrh	r3, [r1, #0]
    dc34:	34cc      	adds	r4, #204	; 0xcc
    dc36:	8023      	strh	r3, [r4, #0]
    dc38:	210e      	movs	r1, #14
    dc3a:	e7c1      	b.n	dbc0 <LORAWAN_SetAttr+0x2d8>
    dc3c:	880b      	ldrh	r3, [r1, #0]
    dc3e:	34ce      	adds	r4, #206	; 0xce
    dc40:	8023      	strh	r3, [r4, #0]
    dc42:	210f      	movs	r1, #15
    dc44:	e7bc      	b.n	dbc0 <LORAWAN_SetAttr+0x2d8>
    dc46:	880b      	ldrh	r3, [r1, #0]
    dc48:	34d0      	adds	r4, #208	; 0xd0
    dc4a:	8023      	strh	r3, [r4, #0]
    dc4c:	2110      	movs	r1, #16
    dc4e:	e7b7      	b.n	dbc0 <LORAWAN_SetAttr+0x2d8>
    dc50:	780b      	ldrb	r3, [r1, #0]
    dc52:	34d4      	adds	r4, #212	; 0xd4
    dc54:	7023      	strb	r3, [r4, #0]
    dc56:	2112      	movs	r1, #18
    dc58:	e7b2      	b.n	dbc0 <LORAWAN_SetAttr+0x2d8>
    dc5a:	780b      	ldrb	r3, [r1, #0]
    dc5c:	34d5      	adds	r4, #213	; 0xd5
    dc5e:	7023      	strb	r3, [r4, #0]
    dc60:	2113      	movs	r1, #19
    dc62:	e7ad      	b.n	dbc0 <LORAWAN_SetAttr+0x2d8>
    dc64:	880b      	ldrh	r3, [r1, #0]
    dc66:	34d2      	adds	r4, #210	; 0xd2
    dc68:	8023      	strh	r3, [r4, #0]
    dc6a:	2111      	movs	r1, #17
    dc6c:	e7a8      	b.n	dbc0 <LORAWAN_SetAttr+0x2d8>
    dc6e:	780b      	ldrb	r3, [r1, #0]
    dc70:	34da      	adds	r4, #218	; 0xda
    dc72:	7023      	strb	r3, [r4, #0]
    dc74:	2115      	movs	r1, #21
    dc76:	e7a3      	b.n	dbc0 <LORAWAN_SetAttr+0x2d8>
    dc78:	780b      	ldrb	r3, [r1, #0]
    dc7a:	34d9      	adds	r4, #217	; 0xd9
    dc7c:	7023      	strb	r3, [r4, #0]
    dc7e:	e698      	b.n	d9b2 <LORAWAN_SetAttr+0xca>
    dc80:	780b      	ldrb	r3, [r1, #0]
    dc82:	34e0      	adds	r4, #224	; 0xe0
    dc84:	e7fa      	b.n	dc7c <LORAWAN_SetAttr+0x394>
    dc86:	2001      	movs	r0, #1
    dc88:	780b      	ldrb	r3, [r1, #0]
    dc8a:	2110      	movs	r1, #16
    dc8c:	347c      	adds	r4, #124	; 0x7c
    dc8e:	4003      	ands	r3, r0
    dc90:	011a      	lsls	r2, r3, #4
    dc92:	7823      	ldrb	r3, [r4, #0]
    dc94:	438b      	bics	r3, r1
    dc96:	4313      	orrs	r3, r2
    dc98:	7023      	strb	r3, [r4, #0]
    dc9a:	3905      	subs	r1, #5
    dc9c:	e6a2      	b.n	d9e4 <LORAWAN_SetAttr+0xfc>
    dc9e:	7909      	ldrb	r1, [r1, #4]
    dca0:	7828      	ldrb	r0, [r5, #0]
    dca2:	4b3b      	ldr	r3, [pc, #236]	; (dd90 <LORAWAN_SetAttr+0x4a8>)
    dca4:	4798      	blx	r3
    dca6:	0006      	movs	r6, r0
    dca8:	e73c      	b.n	db24 <LORAWAN_SetAttr+0x23c>
    dcaa:	7909      	ldrb	r1, [r1, #4]
    dcac:	7828      	ldrb	r0, [r5, #0]
    dcae:	4b39      	ldr	r3, [pc, #228]	; (dd94 <LORAWAN_SetAttr+0x4ac>)
    dcb0:	e7f8      	b.n	dca4 <LORAWAN_SetAttr+0x3bc>
    dcb2:	7808      	ldrb	r0, [r1, #0]
    dcb4:	4b38      	ldr	r3, [pc, #224]	; (dd98 <LORAWAN_SetAttr+0x4b0>)
    dcb6:	6849      	ldr	r1, [r1, #4]
    dcb8:	4798      	blx	r3
    dcba:	e7f4      	b.n	dca6 <LORAWAN_SetAttr+0x3be>
    dcbc:	7909      	ldrb	r1, [r1, #4]
    dcbe:	6828      	ldr	r0, [r5, #0]
    dcc0:	4b36      	ldr	r3, [pc, #216]	; (dd9c <LORAWAN_SetAttr+0x4b4>)
    dcc2:	4798      	blx	r3
    dcc4:	e7ef      	b.n	dca6 <LORAWAN_SetAttr+0x3be>
    dcc6:	7808      	ldrb	r0, [r1, #0]
    dcc8:	4b35      	ldr	r3, [pc, #212]	; (dda0 <LORAWAN_SetAttr+0x4b8>)
    dcca:	4798      	blx	r3
    dccc:	e7eb      	b.n	dca6 <LORAWAN_SetAttr+0x3be>
    dcce:	8808      	ldrh	r0, [r1, #0]
    dcd0:	4b34      	ldr	r3, [pc, #208]	; (dda4 <LORAWAN_SetAttr+0x4bc>)
    dcd2:	4798      	blx	r3
    dcd4:	e66d      	b.n	d9b2 <LORAWAN_SetAttr+0xca>
    dcd6:	4b34      	ldr	r3, [pc, #208]	; (dda8 <LORAWAN_SetAttr+0x4c0>)
    dcd8:	6019      	str	r1, [r3, #0]
    dcda:	e67d      	b.n	d9d8 <LORAWAN_SetAttr+0xf0>
    dcdc:	7809      	ldrb	r1, [r1, #0]
    dcde:	7868      	ldrb	r0, [r5, #1]
    dce0:	4b32      	ldr	r3, [pc, #200]	; (ddac <LORAWAN_SetAttr+0x4c4>)
    dce2:	4798      	blx	r3
    dce4:	e7df      	b.n	dca6 <LORAWAN_SetAttr+0x3be>
    dce6:	7809      	ldrb	r1, [r1, #0]
    dce8:	4b31      	ldr	r3, [pc, #196]	; (ddb0 <LORAWAN_SetAttr+0x4c8>)
    dcea:	1c68      	adds	r0, r5, #1
    dcec:	4798      	blx	r3
    dcee:	e7da      	b.n	dca6 <LORAWAN_SetAttr+0x3be>
    dcf0:	7809      	ldrb	r1, [r1, #0]
    dcf2:	1c68      	adds	r0, r5, #1
    dcf4:	4b2f      	ldr	r3, [pc, #188]	; (ddb4 <LORAWAN_SetAttr+0x4cc>)
    dcf6:	e7f9      	b.n	dcec <LORAWAN_SetAttr+0x404>
    dcf8:	7809      	ldrb	r1, [r1, #0]
    dcfa:	6868      	ldr	r0, [r5, #4]
    dcfc:	4b2e      	ldr	r3, [pc, #184]	; (ddb8 <LORAWAN_SetAttr+0x4d0>)
    dcfe:	e7f5      	b.n	dcec <LORAWAN_SetAttr+0x404>
    dd00:	2300      	movs	r3, #0
    dd02:	466a      	mov	r2, sp
    dd04:	7809      	ldrb	r1, [r1, #0]
    dd06:	7013      	strb	r3, [r2, #0]
    dd08:	4299      	cmp	r1, r3
    dd0a:	d014      	beq.n	dd36 <LORAWAN_SetAttr+0x44e>
    dd0c:	0022      	movs	r2, r4
    dd0e:	2102      	movs	r1, #2
    dd10:	32ff      	adds	r2, #255	; 0xff
    dd12:	7c53      	ldrb	r3, [r2, #17]
    dd14:	420b      	tst	r3, r1
    dd16:	d001      	beq.n	dd1c <LORAWAN_SetAttr+0x434>
    dd18:	438b      	bics	r3, r1
    dd1a:	7453      	strb	r3, [r2, #17]
    dd1c:	2220      	movs	r2, #32
    dd1e:	34ff      	adds	r4, #255	; 0xff
    dd20:	7c63      	ldrb	r3, [r4, #17]
    dd22:	4213      	tst	r3, r2
    dd24:	d100      	bne.n	dd28 <LORAWAN_SetAttr+0x440>
    dd26:	e644      	b.n	d9b2 <LORAWAN_SetAttr+0xca>
    dd28:	4393      	bics	r3, r2
    dd2a:	7463      	strb	r3, [r4, #17]
    dd2c:	4669      	mov	r1, sp
    dd2e:	4b23      	ldr	r3, [pc, #140]	; (ddbc <LORAWAN_SetAttr+0x4d4>)
    dd30:	2039      	movs	r0, #57	; 0x39
    dd32:	4798      	blx	r3
    dd34:	e63d      	b.n	d9b2 <LORAWAN_SetAttr+0xca>
    dd36:	4a22      	ldr	r2, [pc, #136]	; (ddc0 <LORAWAN_SetAttr+0x4d8>)
    dd38:	4b22      	ldr	r3, [pc, #136]	; (ddc4 <LORAWAN_SetAttr+0x4dc>)
    dd3a:	200e      	movs	r0, #14
    dd3c:	4798      	blx	r3
    dd3e:	e638      	b.n	d9b2 <LORAWAN_SetAttr+0xca>
    dd40:	466b      	mov	r3, sp
    dd42:	780a      	ldrb	r2, [r1, #0]
    dd44:	34ff      	adds	r4, #255	; 0xff
    dd46:	701a      	strb	r2, [r3, #0]
    dd48:	2320      	movs	r3, #32
    dd4a:	2a00      	cmp	r2, #0
    dd4c:	d007      	beq.n	dd5e <LORAWAN_SetAttr+0x476>
    dd4e:	7c62      	ldrb	r2, [r4, #17]
    dd50:	4313      	orrs	r3, r2
    dd52:	7463      	strb	r3, [r4, #17]
    dd54:	4669      	mov	r1, sp
    dd56:	4b19      	ldr	r3, [pc, #100]	; (ddbc <LORAWAN_SetAttr+0x4d4>)
    dd58:	2039      	movs	r0, #57	; 0x39
    dd5a:	4798      	blx	r3
    dd5c:	e7a3      	b.n	dca6 <LORAWAN_SetAttr+0x3be>
    dd5e:	7c62      	ldrb	r2, [r4, #17]
    dd60:	260a      	movs	r6, #10
    dd62:	421a      	tst	r2, r3
    dd64:	d100      	bne.n	dd68 <LORAWAN_SetAttr+0x480>
    dd66:	e6dd      	b.n	db24 <LORAWAN_SetAttr+0x23c>
    dd68:	439a      	bics	r2, r3
    dd6a:	7462      	strb	r2, [r4, #17]
    dd6c:	e7f2      	b.n	dd54 <LORAWAN_SetAttr+0x46c>
    dd6e:	780b      	ldrb	r3, [r1, #0]
    dd70:	260a      	movs	r6, #10
    dd72:	2b08      	cmp	r3, #8
    dd74:	d900      	bls.n	dd78 <LORAWAN_SetAttr+0x490>
    dd76:	e6d5      	b.n	db24 <LORAWAN_SetAttr+0x23c>
    dd78:	22f0      	movs	r2, #240	; 0xf0
    dd7a:	0052      	lsls	r2, r2, #1
    dd7c:	54a3      	strb	r3, [r4, r2]
    dd7e:	210d      	movs	r1, #13
    dd80:	e732      	b.n	dbe8 <LORAWAN_SetAttr+0x300>
    dd82:	23e2      	movs	r3, #226	; 0xe2
    dd84:	780a      	ldrb	r2, [r1, #0]
    dd86:	33ff      	adds	r3, #255	; 0xff
    dd88:	54e2      	strb	r2, [r4, r3]
    dd8a:	e612      	b.n	d9b2 <LORAWAN_SetAttr+0xca>
    dd8c:	000070a5 	.word	0x000070a5
    dd90:	0000ccc1 	.word	0x0000ccc1
    dd94:	0000cc51 	.word	0x0000cc51
    dd98:	0000bc49 	.word	0x0000bc49
    dd9c:	0000bc0d 	.word	0x0000bc0d
    dda0:	0000d86d 	.word	0x0000d86d
    dda4:	0000aaad 	.word	0x0000aaad
    dda8:	20001cb8 	.word	0x20001cb8
    ddac:	0000e265 	.word	0x0000e265
    ddb0:	0000e4a5 	.word	0x0000e4a5
    ddb4:	0000e4f9 	.word	0x0000e4f9
    ddb8:	0000e455 	.word	0x0000e455
    ddbc:	00006a7d 	.word	0x00006a7d
    ddc0:	20001ad4 	.word	0x20001ad4
    ddc4:	00006971 	.word	0x00006971

0000ddc8 <LORAWAN_Reset>:
    ddc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    ddca:	b087      	sub	sp, #28
    ddcc:	ab02      	add	r3, sp, #8
    ddce:	1ddd      	adds	r5, r3, #7
    ddd0:	23ff      	movs	r3, #255	; 0xff
    ddd2:	4c80      	ldr	r4, [pc, #512]	; (dfd4 <LORAWAN_Reset+0x20c>)
    ddd4:	702b      	strb	r3, [r5, #0]
    ddd6:	0023      	movs	r3, r4
    ddd8:	9001      	str	r0, [sp, #4]
    ddda:	33ef      	adds	r3, #239	; 0xef
    dddc:	781b      	ldrb	r3, [r3, #0]
    ddde:	2b00      	cmp	r3, #0
    dde0:	d001      	beq.n	dde6 <LORAWAN_Reset+0x1e>
    dde2:	4b7d      	ldr	r3, [pc, #500]	; (dfd8 <LORAWAN_Reset+0x210>)
    dde4:	4798      	blx	r3
    dde6:	002a      	movs	r2, r5
    dde8:	4b7c      	ldr	r3, [pc, #496]	; (dfdc <LORAWAN_Reset+0x214>)
    ddea:	2100      	movs	r1, #0
    ddec:	2023      	movs	r0, #35	; 0x23
    ddee:	4798      	blx	r3
    ddf0:	782b      	ldrb	r3, [r5, #0]
    ddf2:	9a01      	ldr	r2, [sp, #4]
    ddf4:	4293      	cmp	r3, r2
    ddf6:	d001      	beq.n	ddfc <LORAWAN_Reset+0x34>
    ddf8:	4b79      	ldr	r3, [pc, #484]	; (dfe0 <LORAWAN_Reset+0x218>)
    ddfa:	4798      	blx	r3
    ddfc:	0021      	movs	r1, r4
    ddfe:	2334      	movs	r3, #52	; 0x34
    de00:	31f7      	adds	r1, #247	; 0xf7
    de02:	700b      	strb	r3, [r1, #0]
    de04:	2000      	movs	r0, #0
    de06:	4b77      	ldr	r3, [pc, #476]	; (dfe4 <LORAWAN_Reset+0x21c>)
    de08:	4798      	blx	r3
    de0a:	0023      	movs	r3, r4
    de0c:	2201      	movs	r2, #1
    de0e:	33f4      	adds	r3, #244	; 0xf4
    de10:	701a      	strb	r2, [r3, #0]
    de12:	0023      	movs	r3, r4
    de14:	2205      	movs	r2, #5
    de16:	33f5      	adds	r3, #245	; 0xf5
    de18:	701a      	strb	r2, [r3, #0]
    de1a:	0023      	movs	r3, r4
    de1c:	32fa      	adds	r2, #250	; 0xfa
    de1e:	33dd      	adds	r3, #221	; 0xdd
    de20:	701a      	strb	r2, [r3, #0]
    de22:	0023      	movs	r3, r4
    de24:	2500      	movs	r5, #0
    de26:	33de      	adds	r3, #222	; 0xde
    de28:	701d      	strb	r5, [r3, #0]
    de2a:	0023      	movs	r3, r4
    de2c:	33c6      	adds	r3, #198	; 0xc6
    de2e:	801d      	strh	r5, [r3, #0]
    de30:	0023      	movs	r3, r4
    de32:	3308      	adds	r3, #8
    de34:	67dd      	str	r5, [r3, #124]	; 0x7c
    de36:	1d23      	adds	r3, r4, #4
    de38:	67dd      	str	r5, [r3, #124]	; 0x7c
    de3a:	0023      	movs	r3, r4
    de3c:	33c4      	adds	r3, #196	; 0xc4
    de3e:	801d      	strh	r5, [r3, #0]
    de40:	0023      	movs	r3, r4
    de42:	3390      	adds	r3, #144	; 0x90
    de44:	701d      	strb	r5, [r3, #0]
    de46:	0023      	movs	r3, r4
    de48:	33c2      	adds	r3, #194	; 0xc2
    de4a:	801d      	strh	r5, [r3, #0]
    de4c:	0023      	movs	r3, r4
    de4e:	33ed      	adds	r3, #237	; 0xed
    de50:	701d      	strb	r5, [r3, #0]
    de52:	0023      	movs	r3, r4
    de54:	33ee      	adds	r3, #238	; 0xee
    de56:	701d      	strb	r5, [r3, #0]
    de58:	0023      	movs	r3, r4
    de5a:	3af9      	subs	r2, #249	; 0xf9
    de5c:	33f8      	adds	r3, #248	; 0xf8
    de5e:	601a      	str	r2, [r3, #0]
    de60:	0023      	movs	r3, r4
    de62:	33fc      	adds	r3, #252	; 0xfc
    de64:	601d      	str	r5, [r3, #0]
    de66:	0023      	movs	r3, r4
    de68:	33fe      	adds	r3, #254	; 0xfe
    de6a:	829d      	strh	r5, [r3, #20]
    de6c:	82dd      	strh	r5, [r3, #22]
    de6e:	320a      	adds	r2, #10
    de70:	0029      	movs	r1, r5
    de72:	4b5d      	ldr	r3, [pc, #372]	; (dfe8 <LORAWAN_Reset+0x220>)
    de74:	485d      	ldr	r0, [pc, #372]	; (dfec <LORAWAN_Reset+0x224>)
    de76:	4798      	blx	r3
    de78:	23ea      	movs	r3, #234	; 0xea
    de7a:	2201      	movs	r2, #1
    de7c:	2607      	movs	r6, #7
    de7e:	005b      	lsls	r3, r3, #1
    de80:	54e2      	strb	r2, [r4, r3]
    de82:	0029      	movs	r1, r5
    de84:	0032      	movs	r2, r6
    de86:	4b58      	ldr	r3, [pc, #352]	; (dfe8 <LORAWAN_Reset+0x220>)
    de88:	4859      	ldr	r0, [pc, #356]	; (dff0 <LORAWAN_Reset+0x228>)
    de8a:	4798      	blx	r3
    de8c:	23f0      	movs	r3, #240	; 0xf0
    de8e:	2201      	movs	r2, #1
    de90:	005b      	lsls	r3, r3, #1
    de92:	54e2      	strb	r2, [r4, r3]
    de94:	0023      	movs	r3, r4
    de96:	338c      	adds	r3, #140	; 0x8c
    de98:	801d      	strh	r5, [r3, #0]
    de9a:	0023      	movs	r3, r4
    de9c:	33da      	adds	r3, #218	; 0xda
    de9e:	701e      	strb	r6, [r3, #0]
    dea0:	0023      	movs	r3, r4
    dea2:	33d9      	adds	r3, #217	; 0xd9
    dea4:	701d      	strb	r5, [r3, #0]
    dea6:	0023      	movs	r3, r4
    dea8:	33dc      	adds	r3, #220	; 0xdc
    deaa:	701d      	strb	r5, [r3, #0]
    deac:	0023      	movs	r3, r4
    deae:	33db      	adds	r3, #219	; 0xdb
    deb0:	701d      	strb	r5, [r3, #0]
    deb2:	9801      	ldr	r0, [sp, #4]
    deb4:	4b4f      	ldr	r3, [pc, #316]	; (dff4 <LORAWAN_Reset+0x22c>)
    deb6:	67e5      	str	r5, [r4, #124]	; 0x7c
    deb8:	4798      	blx	r3
    deba:	0007      	movs	r7, r0
    debc:	2808      	cmp	r0, #8
    debe:	d000      	beq.n	dec2 <LORAWAN_Reset+0xfa>
    dec0:	e086      	b.n	dfd0 <LORAWAN_Reset+0x208>
    dec2:	4e4d      	ldr	r6, [pc, #308]	; (dff8 <LORAWAN_Reset+0x230>)
    dec4:	4a4d      	ldr	r2, [pc, #308]	; (dffc <LORAWAN_Reset+0x234>)
    dec6:	0029      	movs	r1, r5
    dec8:	47b0      	blx	r6
    deca:	4a4d      	ldr	r2, [pc, #308]	; (e000 <LORAWAN_Reset+0x238>)
    decc:	0029      	movs	r1, r5
    dece:	200e      	movs	r0, #14
    ded0:	47b0      	blx	r6
    ded2:	0023      	movs	r3, r4
    ded4:	4a4b      	ldr	r2, [pc, #300]	; (e004 <LORAWAN_Reset+0x23c>)
    ded6:	33e0      	adds	r3, #224	; 0xe0
    ded8:	0029      	movs	r1, r5
    deda:	2006      	movs	r0, #6
    dedc:	701d      	strb	r5, [r3, #0]
    dede:	47b0      	blx	r6
    dee0:	4b49      	ldr	r3, [pc, #292]	; (e008 <LORAWAN_Reset+0x240>)
    dee2:	4798      	blx	r3
    dee4:	466a      	mov	r2, sp
    dee6:	0023      	movs	r3, r4
    dee8:	7912      	ldrb	r2, [r2, #4]
    deea:	33f6      	adds	r3, #246	; 0xf6
    deec:	701a      	strb	r2, [r3, #0]
    deee:	0029      	movs	r1, r5
    def0:	4b46      	ldr	r3, [pc, #280]	; (e00c <LORAWAN_Reset+0x244>)
    def2:	0028      	movs	r0, r5
    def4:	4798      	blx	r3
    def6:	2210      	movs	r2, #16
    def8:	34ff      	adds	r4, #255	; 0xff
    defa:	7c63      	ldrb	r3, [r4, #17]
    defc:	4213      	tst	r3, r2
    defe:	d006      	beq.n	df0e <LORAWAN_Reset+0x146>
    df00:	ab02      	add	r3, sp, #8
    df02:	1d99      	adds	r1, r3, #6
    df04:	2301      	movs	r3, #1
    df06:	0038      	movs	r0, r7
    df08:	700b      	strb	r3, [r1, #0]
    df0a:	4b36      	ldr	r3, [pc, #216]	; (dfe4 <LORAWAN_Reset+0x21c>)
    df0c:	4798      	blx	r3
    df0e:	4b40      	ldr	r3, [pc, #256]	; (e010 <LORAWAN_Reset+0x248>)
    df10:	4940      	ldr	r1, [pc, #256]	; (e014 <LORAWAN_Reset+0x24c>)
    df12:	201e      	movs	r0, #30
    df14:	4798      	blx	r3
    df16:	4c2f      	ldr	r4, [pc, #188]	; (dfd4 <LORAWAN_Reset+0x20c>)
    df18:	0023      	movs	r3, r4
    df1a:	33ff      	adds	r3, #255	; 0xff
    df1c:	7c5b      	ldrb	r3, [r3, #17]
    df1e:	075b      	lsls	r3, r3, #29
    df20:	d507      	bpl.n	df32 <LORAWAN_Reset+0x16a>
    df22:	2100      	movs	r1, #0
    df24:	aa04      	add	r2, sp, #16
    df26:	2032      	movs	r0, #50	; 0x32
    df28:	47b0      	blx	r6
    df2a:	a904      	add	r1, sp, #16
    df2c:	2027      	movs	r0, #39	; 0x27
    df2e:	4b3a      	ldr	r3, [pc, #232]	; (e018 <LORAWAN_Reset+0x250>)
    df30:	4798      	blx	r3
    df32:	4a3a      	ldr	r2, [pc, #232]	; (e01c <LORAWAN_Reset+0x254>)
    df34:	2100      	movs	r1, #0
    df36:	2009      	movs	r0, #9
    df38:	47b0      	blx	r6
    df3a:	4a39      	ldr	r2, [pc, #228]	; (e020 <LORAWAN_Reset+0x258>)
    df3c:	2100      	movs	r1, #0
    df3e:	200a      	movs	r0, #10
    df40:	47b0      	blx	r6
    df42:	4a38      	ldr	r2, [pc, #224]	; (e024 <LORAWAN_Reset+0x25c>)
    df44:	2100      	movs	r1, #0
    df46:	2036      	movs	r0, #54	; 0x36
    df48:	47b0      	blx	r6
    df4a:	ad04      	add	r5, sp, #16
    df4c:	4a36      	ldr	r2, [pc, #216]	; (e028 <LORAWAN_Reset+0x260>)
    df4e:	2100      	movs	r1, #0
    df50:	2037      	movs	r0, #55	; 0x37
    df52:	47b0      	blx	r6
    df54:	002a      	movs	r2, r5
    df56:	2100      	movs	r1, #0
    df58:	2014      	movs	r0, #20
    df5a:	47b0      	blx	r6
    df5c:	0023      	movs	r3, r4
    df5e:	782a      	ldrb	r2, [r5, #0]
    df60:	33ea      	adds	r3, #234	; 0xea
    df62:	701a      	strb	r2, [r3, #0]
    df64:	0023      	movs	r3, r4
    df66:	786a      	ldrb	r2, [r5, #1]
    df68:	33eb      	adds	r3, #235	; 0xeb
    df6a:	701a      	strb	r2, [r3, #0]
    df6c:	0023      	movs	r3, r4
    df6e:	2500      	movs	r5, #0
    df70:	33d6      	adds	r3, #214	; 0xd6
    df72:	801d      	strh	r5, [r3, #0]
    df74:	2265      	movs	r2, #101	; 0x65
    df76:	0029      	movs	r1, r5
    df78:	0020      	movs	r0, r4
    df7a:	4b1b      	ldr	r3, [pc, #108]	; (dfe8 <LORAWAN_Reset+0x220>)
    df7c:	4798      	blx	r3
    df7e:	0023      	movs	r3, r4
    df80:	22fa      	movs	r2, #250	; 0xfa
    df82:	33c8      	adds	r3, #200	; 0xc8
    df84:	0092      	lsls	r2, r2, #2
    df86:	801a      	strh	r2, [r3, #0]
    df88:	0022      	movs	r2, r4
    df8a:	23fa      	movs	r3, #250	; 0xfa
    df8c:	32ca      	adds	r2, #202	; 0xca
    df8e:	00db      	lsls	r3, r3, #3
    df90:	8013      	strh	r3, [r2, #0]
    df92:	0022      	movs	r2, r4
    df94:	4925      	ldr	r1, [pc, #148]	; (e02c <LORAWAN_Reset+0x264>)
    df96:	32cc      	adds	r2, #204	; 0xcc
    df98:	8011      	strh	r1, [r2, #0]
    df9a:	0022      	movs	r2, r4
    df9c:	4924      	ldr	r1, [pc, #144]	; (e030 <LORAWAN_Reset+0x268>)
    df9e:	32ce      	adds	r2, #206	; 0xce
    dfa0:	8011      	strh	r1, [r2, #0]
    dfa2:	0022      	movs	r2, r4
    dfa4:	32d2      	adds	r2, #210	; 0xd2
    dfa6:	8013      	strh	r3, [r2, #0]
    dfa8:	0023      	movs	r3, r4
    dfaa:	2220      	movs	r2, #32
    dfac:	33d5      	adds	r3, #213	; 0xd5
    dfae:	701a      	strb	r2, [r3, #0]
    dfb0:	0023      	movs	r3, r4
    dfb2:	1892      	adds	r2, r2, r2
    dfb4:	33d4      	adds	r3, #212	; 0xd4
    dfb6:	701a      	strb	r2, [r3, #0]
    dfb8:	2380      	movs	r3, #128	; 0x80
    dfba:	34d0      	adds	r4, #208	; 0xd0
    dfbc:	01db      	lsls	r3, r3, #7
    dfbe:	8023      	strh	r3, [r4, #0]
    dfc0:	0028      	movs	r0, r5
    dfc2:	4b1c      	ldr	r3, [pc, #112]	; (e034 <LORAWAN_Reset+0x26c>)
    dfc4:	4798      	blx	r3
    dfc6:	4b1c      	ldr	r3, [pc, #112]	; (e038 <LORAWAN_Reset+0x270>)
    dfc8:	4798      	blx	r3
    dfca:	0038      	movs	r0, r7
    dfcc:	b007      	add	sp, #28
    dfce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dfd0:	270a      	movs	r7, #10
    dfd2:	e7fa      	b.n	dfca <LORAWAN_Reset+0x202>
    dfd4:	200019c4 	.word	0x200019c4
    dfd8:	0000a2e1 	.word	0x0000a2e1
    dfdc:	0000bc81 	.word	0x0000bc81
    dfe0:	00006bcd 	.word	0x00006bcd
    dfe4:	0000e97d 	.word	0x0000e97d
    dfe8:	000135cd 	.word	0x000135cd
    dfec:	20001ac4 	.word	0x20001ac4
    dff0:	20001b9b 	.word	0x20001b9b
    dff4:	00006af1 	.word	0x00006af1
    dff8:	00006971 	.word	0x00006971
    dffc:	20001a2d 	.word	0x20001a2d
    e000:	20001ad4 	.word	0x20001ad4
    e004:	20001ab0 	.word	0x20001ab0
    e008:	0000eb99 	.word	0x0000eb99
    e00c:	000070a5 	.word	0x000070a5
    e010:	0000e88d 	.word	0x0000e88d
    e014:	20001ba3 	.word	0x20001ba3
    e018:	0000d8e9 	.word	0x0000d8e9
    e01c:	20001a32 	.word	0x20001a32
    e020:	20001a2e 	.word	0x20001a2e
    e024:	20001aa5 	.word	0x20001aa5
    e028:	20001aa3 	.word	0x20001aa3
    e02c:	00001388 	.word	0x00001388
    e030:	00001770 	.word	0x00001770
    e034:	0000aaad 	.word	0x0000aaad
    e038:	0000e215 	.word	0x0000e215

0000e03c <LORAWAN_ReadyToSleep>:
    e03c:	4b08      	ldr	r3, [pc, #32]	; (e060 <LORAWAN_ReadyToSleep+0x24>)
    e03e:	001a      	movs	r2, r3
    e040:	32f4      	adds	r2, #244	; 0xf4
    e042:	7812      	ldrb	r2, [r2, #0]
    e044:	2a01      	cmp	r2, #1
    e046:	d002      	beq.n	e04e <LORAWAN_ReadyToSleep+0x12>
    e048:	2000      	movs	r0, #0
    e04a:	2a04      	cmp	r2, #4
    e04c:	d106      	bne.n	e05c <LORAWAN_ReadyToSleep+0x20>
    e04e:	337c      	adds	r3, #124	; 0x7c
    e050:	7818      	ldrb	r0, [r3, #0]
    e052:	230e      	movs	r3, #14
    e054:	4018      	ands	r0, r3
    e056:	4243      	negs	r3, r0
    e058:	4158      	adcs	r0, r3
    e05a:	b2c0      	uxtb	r0, r0
    e05c:	4770      	bx	lr
    e05e:	46c0      	nop			; (mov r8, r8)
    e060:	200019c4 	.word	0x200019c4

0000e064 <LorawanClasscUlAckTimerCallback>:
    e064:	2102      	movs	r1, #2
    e066:	4b03      	ldr	r3, [pc, #12]	; (e074 <LorawanClasscUlAckTimerCallback+0x10>)
    e068:	338c      	adds	r3, #140	; 0x8c
    e06a:	781a      	ldrb	r2, [r3, #0]
    e06c:	438a      	bics	r2, r1
    e06e:	701a      	strb	r2, [r3, #0]
    e070:	4770      	bx	lr
    e072:	46c0      	nop			; (mov r8, r8)
    e074:	200019c4 	.word	0x200019c4

0000e078 <LorawanClasscValidateSend>:
    e078:	23ea      	movs	r3, #234	; 0xea
    e07a:	b510      	push	{r4, lr}
    e07c:	4c0a      	ldr	r4, [pc, #40]	; (e0a8 <LorawanClasscValidateSend+0x30>)
    e07e:	005b      	lsls	r3, r3, #1
    e080:	5ce3      	ldrb	r3, [r4, r3]
    e082:	2b00      	cmp	r3, #0
    e084:	d008      	beq.n	e098 <LorawanClasscValidateSend+0x20>
    e086:	220e      	movs	r2, #14
    e088:	347c      	adds	r4, #124	; 0x7c
    e08a:	7823      	ldrb	r3, [r4, #0]
    e08c:	2008      	movs	r0, #8
    e08e:	4013      	ands	r3, r2
    e090:	2b02      	cmp	r3, #2
    e092:	d100      	bne.n	e096 <LorawanClasscValidateSend+0x1e>
    e094:	2011      	movs	r0, #17
    e096:	bd10      	pop	{r4, pc}
    e098:	0023      	movs	r3, r4
    e09a:	33ff      	adds	r3, #255	; 0xff
    e09c:	7f58      	ldrb	r0, [r3, #29]
    e09e:	4b03      	ldr	r3, [pc, #12]	; (e0ac <LorawanClasscValidateSend+0x34>)
    e0a0:	4798      	blx	r3
    e0a2:	2800      	cmp	r0, #0
    e0a4:	d1ef      	bne.n	e086 <LorawanClasscValidateSend+0xe>
    e0a6:	e7f5      	b.n	e094 <LorawanClasscValidateSend+0x1c>
    e0a8:	200019c4 	.word	0x200019c4
    e0ac:	00008265 	.word	0x00008265

0000e0b0 <LorawanClasscReceiveWindow1Callback>:
    e0b0:	2301      	movs	r3, #1
    e0b2:	b507      	push	{r0, r1, r2, lr}
    e0b4:	a801      	add	r0, sp, #4
    e0b6:	7003      	strb	r3, [r0, #0]
    e0b8:	4b01      	ldr	r3, [pc, #4]	; (e0c0 <LorawanClasscReceiveWindow1Callback+0x10>)
    e0ba:	4798      	blx	r3
    e0bc:	bd07      	pop	{r0, r1, r2, pc}
    e0be:	46c0      	nop			; (mov r8, r8)
    e0c0:	0000fba1 	.word	0x0000fba1

0000e0c4 <LorawanClasscRxDone>:
    e0c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    e0c6:	221f      	movs	r2, #31
    e0c8:	7803      	ldrb	r3, [r0, #0]
    e0ca:	4c13      	ldr	r4, [pc, #76]	; (e118 <LorawanClasscRxDone+0x54>)
    e0cc:	4393      	bics	r3, r2
    e0ce:	2ba0      	cmp	r3, #160	; 0xa0
    e0d0:	d10c      	bne.n	e0ec <LorawanClasscRxDone+0x28>
    e0d2:	0025      	movs	r5, r4
    e0d4:	35ff      	adds	r5, #255	; 0xff
    e0d6:	7f68      	ldrb	r0, [r5, #29]
    e0d8:	4b10      	ldr	r3, [pc, #64]	; (e11c <LorawanClasscRxDone+0x58>)
    e0da:	4798      	blx	r3
    e0dc:	1e02      	subs	r2, r0, #0
    e0de:	d014      	beq.n	e10a <LorawanClasscRxDone+0x46>
    e0e0:	0022      	movs	r2, r4
    e0e2:	2102      	movs	r1, #2
    e0e4:	328c      	adds	r2, #140	; 0x8c
    e0e6:	7813      	ldrb	r3, [r2, #0]
    e0e8:	438b      	bics	r3, r1
    e0ea:	7013      	strb	r3, [r2, #0]
    e0ec:	347c      	adds	r4, #124	; 0x7c
    e0ee:	7823      	ldrb	r3, [r4, #0]
    e0f0:	220e      	movs	r2, #14
    e0f2:	0019      	movs	r1, r3
    e0f4:	4011      	ands	r1, r2
    e0f6:	2906      	cmp	r1, #6
    e0f8:	d103      	bne.n	e102 <LorawanClasscRxDone+0x3e>
    e0fa:	4393      	bics	r3, r2
    e0fc:	3a04      	subs	r2, #4
    e0fe:	4313      	orrs	r3, r2
    e100:	7023      	strb	r3, [r4, #0]
    e102:	2000      	movs	r0, #0
    e104:	4b06      	ldr	r3, [pc, #24]	; (e120 <LorawanClasscRxDone+0x5c>)
    e106:	4798      	blx	r3
    e108:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    e10a:	7f68      	ldrb	r0, [r5, #29]
    e10c:	4b05      	ldr	r3, [pc, #20]	; (e124 <LorawanClasscRxDone+0x60>)
    e10e:	9200      	str	r2, [sp, #0]
    e110:	4905      	ldr	r1, [pc, #20]	; (e128 <LorawanClasscRxDone+0x64>)
    e112:	4d06      	ldr	r5, [pc, #24]	; (e12c <LorawanClasscRxDone+0x68>)
    e114:	47a8      	blx	r5
    e116:	e7e9      	b.n	e0ec <LorawanClasscRxDone+0x28>
    e118:	200019c4 	.word	0x200019c4
    e11c:	00008265 	.word	0x00008265
    e120:	0000c725 	.word	0x0000c725
    e124:	0000e065 	.word	0x0000e065
    e128:	001e8480 	.word	0x001e8480
    e12c:	000080cd 	.word	0x000080cd

0000e130 <LorawanClasscTxDone>:
    e130:	b537      	push	{r0, r1, r2, r4, r5, lr}
    e132:	4c1b      	ldr	r4, [pc, #108]	; (e1a0 <LorawanClasscTxDone+0x70>)
    e134:	0023      	movs	r3, r4
    e136:	33ca      	adds	r3, #202	; 0xca
    e138:	881d      	ldrh	r5, [r3, #0]
    e13a:	0023      	movs	r3, r4
    e13c:	338c      	adds	r3, #140	; 0x8c
    e13e:	781b      	ldrb	r3, [r3, #0]
    e140:	07db      	lsls	r3, r3, #31
    e142:	d525      	bpl.n	e190 <LorawanClasscTxDone+0x60>
    e144:	0023      	movs	r3, r4
    e146:	0022      	movs	r2, r4
    e148:	33da      	adds	r3, #218	; 0xda
    e14a:	781b      	ldrb	r3, [r3, #0]
    e14c:	32dc      	adds	r2, #220	; 0xdc
    e14e:	3301      	adds	r3, #1
    e150:	7812      	ldrb	r2, [r2, #0]
    e152:	4293      	cmp	r3, r2
    e154:	db07      	blt.n	e166 <LorawanClasscTxDone+0x36>
    e156:	23ef      	movs	r3, #239	; 0xef
    e158:	005b      	lsls	r3, r3, #1
    e15a:	5ce3      	ldrb	r3, [r4, r3]
    e15c:	2b00      	cmp	r3, #0
    e15e:	d002      	beq.n	e166 <LorawanClasscTxDone+0x36>
    e160:	23fa      	movs	r3, #250	; 0xfa
    e162:	00db      	lsls	r3, r3, #3
    e164:	18ed      	adds	r5, r5, r3
    e166:	0023      	movs	r3, r4
    e168:	33ff      	adds	r3, #255	; 0xff
    e16a:	1945      	adds	r5, r0, r5
    e16c:	7f58      	ldrb	r0, [r3, #29]
    e16e:	4b0d      	ldr	r3, [pc, #52]	; (e1a4 <LorawanClasscTxDone+0x74>)
    e170:	4798      	blx	r3
    e172:	34e8      	adds	r4, #232	; 0xe8
    e174:	21fa      	movs	r1, #250	; 0xfa
    e176:	7820      	ldrb	r0, [r4, #0]
    e178:	2400      	movs	r4, #0
    e17a:	0089      	lsls	r1, r1, #2
    e17c:	4369      	muls	r1, r5
    e17e:	0022      	movs	r2, r4
    e180:	4d09      	ldr	r5, [pc, #36]	; (e1a8 <LorawanClasscTxDone+0x78>)
    e182:	9400      	str	r4, [sp, #0]
    e184:	4b09      	ldr	r3, [pc, #36]	; (e1ac <LorawanClasscTxDone+0x7c>)
    e186:	47a8      	blx	r5
    e188:	0020      	movs	r0, r4
    e18a:	4b09      	ldr	r3, [pc, #36]	; (e1b0 <LorawanClasscTxDone+0x80>)
    e18c:	4798      	blx	r3
    e18e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    e190:	0023      	movs	r3, r4
    e192:	0022      	movs	r2, r4
    e194:	33d9      	adds	r3, #217	; 0xd9
    e196:	781b      	ldrb	r3, [r3, #0]
    e198:	32db      	adds	r2, #219	; 0xdb
    e19a:	3301      	adds	r3, #1
    e19c:	e7d8      	b.n	e150 <LorawanClasscTxDone+0x20>
    e19e:	46c0      	nop			; (mov r8, r8)
    e1a0:	200019c4 	.word	0x200019c4
    e1a4:	000083d9 	.word	0x000083d9
    e1a8:	000080cd 	.word	0x000080cd
    e1ac:	0000c5f1 	.word	0x0000c5f1
    e1b0:	0000c725 	.word	0x0000c725

0000e1b4 <LorawanClasscRxTimeout>:
    e1b4:	b510      	push	{r4, lr}
    e1b6:	4b08      	ldr	r3, [pc, #32]	; (e1d8 <LorawanClasscRxTimeout+0x24>)
    e1b8:	210e      	movs	r1, #14
    e1ba:	337c      	adds	r3, #124	; 0x7c
    e1bc:	781a      	ldrb	r2, [r3, #0]
    e1be:	0010      	movs	r0, r2
    e1c0:	4008      	ands	r0, r1
    e1c2:	2806      	cmp	r0, #6
    e1c4:	d106      	bne.n	e1d4 <LorawanClasscRxTimeout+0x20>
    e1c6:	438a      	bics	r2, r1
    e1c8:	3904      	subs	r1, #4
    e1ca:	430a      	orrs	r2, r1
    e1cc:	701a      	strb	r2, [r3, #0]
    e1ce:	2000      	movs	r0, #0
    e1d0:	4b02      	ldr	r3, [pc, #8]	; (e1dc <LorawanClasscRxTimeout+0x28>)
    e1d2:	4798      	blx	r3
    e1d4:	bd10      	pop	{r4, pc}
    e1d6:	46c0      	nop			; (mov r8, r8)
    e1d8:	200019c4 	.word	0x200019c4
    e1dc:	0000c725 	.word	0x0000c725

0000e1e0 <LorawanClasscNotifyAppOnReceive>:
    e1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e1e2:	001f      	movs	r7, r3
    e1e4:	4b08      	ldr	r3, [pc, #32]	; (e208 <LorawanClasscNotifyAppOnReceive+0x28>)
    e1e6:	0004      	movs	r4, r0
    e1e8:	33ff      	adds	r3, #255	; 0xff
    e1ea:	7f58      	ldrb	r0, [r3, #29]
    e1ec:	4b07      	ldr	r3, [pc, #28]	; (e20c <LorawanClasscNotifyAppOnReceive+0x2c>)
    e1ee:	000d      	movs	r5, r1
    e1f0:	0016      	movs	r6, r2
    e1f2:	4798      	blx	r3
    e1f4:	2800      	cmp	r0, #0
    e1f6:	d105      	bne.n	e204 <LorawanClasscNotifyAppOnReceive+0x24>
    e1f8:	0020      	movs	r0, r4
    e1fa:	003b      	movs	r3, r7
    e1fc:	0032      	movs	r2, r6
    e1fe:	0029      	movs	r1, r5
    e200:	4c03      	ldr	r4, [pc, #12]	; (e210 <LorawanClasscNotifyAppOnReceive+0x30>)
    e202:	47a0      	blx	r4
    e204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e206:	46c0      	nop			; (mov r8, r8)
    e208:	200019c4 	.word	0x200019c4
    e20c:	00008265 	.word	0x00008265
    e210:	0000bb11 	.word	0x0000bb11

0000e214 <LorawanMcastInit>:
    e214:	2290      	movs	r2, #144	; 0x90
    e216:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e218:	2500      	movs	r5, #0
    e21a:	4b0e      	ldr	r3, [pc, #56]	; (e254 <LorawanMcastInit+0x40>)
    e21c:	0052      	lsls	r2, r2, #1
    e21e:	549d      	strb	r5, [r3, r2]
    e220:	2222      	movs	r2, #34	; 0x22
    e222:	2701      	movs	r7, #1
    e224:	32ff      	adds	r2, #255	; 0xff
    e226:	4c0c      	ldr	r4, [pc, #48]	; (e258 <LorawanMcastInit+0x44>)
    e228:	549d      	strb	r5, [r3, r2]
    e22a:	427f      	negs	r7, r7
    e22c:	0023      	movs	r3, r4
    e22e:	3b14      	subs	r3, #20
    e230:	601f      	str	r7, [r3, #0]
    e232:	2210      	movs	r2, #16
    e234:	2100      	movs	r1, #0
    e236:	0020      	movs	r0, r4
    e238:	4e08      	ldr	r6, [pc, #32]	; (e25c <LorawanMcastInit+0x48>)
    e23a:	47b0      	blx	r6
    e23c:	0020      	movs	r0, r4
    e23e:	2210      	movs	r2, #16
    e240:	3810      	subs	r0, #16
    e242:	2100      	movs	r1, #0
    e244:	47b0      	blx	r6
    e246:	4b06      	ldr	r3, [pc, #24]	; (e260 <LorawanMcastInit+0x4c>)
    e248:	6125      	str	r5, [r4, #16]
    e24a:	342c      	adds	r4, #44	; 0x2c
    e24c:	429c      	cmp	r4, r3
    e24e:	d1ed      	bne.n	e22c <LorawanMcastInit+0x18>
    e250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e252:	46c0      	nop			; (mov r8, r8)
    e254:	200019c4 	.word	0x200019c4
    e258:	20001afc 	.word	0x20001afc
    e25c:	000135cd 	.word	0x000135cd
    e260:	20001bac 	.word	0x20001bac

0000e264 <LorawanMcastEnable>:
    e264:	0002      	movs	r2, r0
    e266:	b530      	push	{r4, r5, lr}
    e268:	200a      	movs	r0, #10
    e26a:	2903      	cmp	r1, #3
    e26c:	d823      	bhi.n	e2b6 <LorawanMcastEnable+0x52>
    e26e:	4b1a      	ldr	r3, [pc, #104]	; (e2d8 <LorawanMcastEnable+0x74>)
    e270:	2a00      	cmp	r2, #0
    e272:	d021      	beq.n	e2b8 <LorawanMcastEnable+0x54>
    e274:	222c      	movs	r2, #44	; 0x2c
    e276:	434a      	muls	r2, r1
    e278:	189a      	adds	r2, r3, r2
    e27a:	3249      	adds	r2, #73	; 0x49
    e27c:	32ff      	adds	r2, #255	; 0xff
    e27e:	7912      	ldrb	r2, [r2, #4]
    e280:	0754      	lsls	r4, r2, #29
    e282:	d513      	bpl.n	e2ac <LorawanMcastEnable+0x48>
    e284:	0794      	lsls	r4, r2, #30
    e286:	d511      	bpl.n	e2ac <LorawanMcastEnable+0x48>
    e288:	07d2      	lsls	r2, r2, #31
    e28a:	0fd2      	lsrs	r2, r2, #31
    e28c:	2a01      	cmp	r2, #1
    e28e:	d10d      	bne.n	e2ac <LorawanMcastEnable+0x48>
    e290:	001c      	movs	r4, r3
    e292:	34f4      	adds	r4, #244	; 0xf4
    e294:	7825      	ldrb	r5, [r4, #0]
    e296:	2406      	movs	r4, #6
    e298:	4225      	tst	r5, r4
    e29a:	d007      	beq.n	e2ac <LorawanMcastEnable+0x48>
    e29c:	2022      	movs	r0, #34	; 0x22
    e29e:	408a      	lsls	r2, r1
    e2a0:	30ff      	adds	r0, #255	; 0xff
    e2a2:	5c19      	ldrb	r1, [r3, r0]
    e2a4:	430a      	orrs	r2, r1
    e2a6:	541a      	strb	r2, [r3, r0]
    e2a8:	381a      	subs	r0, #26
    e2aa:	38ff      	subs	r0, #255	; 0xff
    e2ac:	2190      	movs	r1, #144	; 0x90
    e2ae:	0049      	lsls	r1, r1, #1
    e2b0:	5c5a      	ldrb	r2, [r3, r1]
    e2b2:	3201      	adds	r2, #1
    e2b4:	545a      	strb	r2, [r3, r1]
    e2b6:	bd30      	pop	{r4, r5, pc}
    e2b8:	2201      	movs	r2, #1
    e2ba:	408a      	lsls	r2, r1
    e2bc:	2022      	movs	r0, #34	; 0x22
    e2be:	0011      	movs	r1, r2
    e2c0:	30ff      	adds	r0, #255	; 0xff
    e2c2:	5c1a      	ldrb	r2, [r3, r0]
    e2c4:	438a      	bics	r2, r1
    e2c6:	2190      	movs	r1, #144	; 0x90
    e2c8:	541a      	strb	r2, [r3, r0]
    e2ca:	0049      	lsls	r1, r1, #1
    e2cc:	5c5a      	ldrb	r2, [r3, r1]
    e2ce:	381a      	subs	r0, #26
    e2d0:	3a01      	subs	r2, #1
    e2d2:	545a      	strb	r2, [r3, r1]
    e2d4:	38ff      	subs	r0, #255	; 0xff
    e2d6:	e7ee      	b.n	e2b6 <LorawanMcastEnable+0x52>
    e2d8:	200019c4 	.word	0x200019c4

0000e2dc <LorawanMcastValidateHdr>:
    e2dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    e2de:	469c      	mov	ip, r3
    e2e0:	2400      	movs	r4, #0
    e2e2:	230a      	movs	r3, #10
    e2e4:	4f18      	ldr	r7, [pc, #96]	; (e348 <LorawanMcastValidateHdr+0x6c>)
    e2e6:	b2e5      	uxtb	r5, r4
    e2e8:	9501      	str	r5, [sp, #4]
    e2ea:	2522      	movs	r5, #34	; 0x22
    e2ec:	35ff      	adds	r5, #255	; 0xff
    e2ee:	5d7d      	ldrb	r5, [r7, r5]
    e2f0:	2601      	movs	r6, #1
    e2f2:	4125      	asrs	r5, r4
    e2f4:	4235      	tst	r5, r6
    e2f6:	d022      	beq.n	e33e <LorawanMcastValidateHdr+0x62>
    e2f8:	7886      	ldrb	r6, [r0, #2]
    e2fa:	7845      	ldrb	r5, [r0, #1]
    e2fc:	0236      	lsls	r6, r6, #8
    e2fe:	432e      	orrs	r6, r5
    e300:	78c5      	ldrb	r5, [r0, #3]
    e302:	042d      	lsls	r5, r5, #16
    e304:	432e      	orrs	r6, r5
    e306:	7905      	ldrb	r5, [r0, #4]
    e308:	062d      	lsls	r5, r5, #24
    e30a:	4335      	orrs	r5, r6
    e30c:	262c      	movs	r6, #44	; 0x2c
    e30e:	4366      	muls	r6, r4
    e310:	3625      	adds	r6, #37	; 0x25
    e312:	36ff      	adds	r6, #255	; 0xff
    e314:	59be      	ldr	r6, [r7, r6]
    e316:	42b5      	cmp	r5, r6
    e318:	d111      	bne.n	e33e <LorawanMcastValidateHdr+0x62>
    e31a:	4d0c      	ldr	r5, [pc, #48]	; (e34c <LorawanMcastValidateHdr+0x70>)
    e31c:	782e      	ldrb	r6, [r5, #0]
    e31e:	2506      	movs	r5, #6
    e320:	422e      	tst	r6, r5
    e322:	d00c      	beq.n	e33e <LorawanMcastValidateHdr+0x62>
    e324:	2a00      	cmp	r2, #0
    e326:	d00a      	beq.n	e33e <LorawanMcastValidateHdr+0x62>
    e328:	7946      	ldrb	r6, [r0, #5]
    e32a:	3569      	adds	r5, #105	; 0x69
    e32c:	422e      	tst	r6, r5
    e32e:	d106      	bne.n	e33e <LorawanMcastValidateHdr+0x62>
    e330:	2903      	cmp	r1, #3
    e332:	d104      	bne.n	e33e <LorawanMcastValidateHdr+0x62>
    e334:	466d      	mov	r5, sp
    e336:	4663      	mov	r3, ip
    e338:	792d      	ldrb	r5, [r5, #4]
    e33a:	701d      	strb	r5, [r3, #0]
    e33c:	2308      	movs	r3, #8
    e33e:	3401      	adds	r4, #1
    e340:	2c04      	cmp	r4, #4
    e342:	d1d0      	bne.n	e2e6 <LorawanMcastValidateHdr+0xa>
    e344:	0018      	movs	r0, r3
    e346:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    e348:	200019c4 	.word	0x200019c4
    e34c:	20001ab8 	.word	0x20001ab8

0000e350 <LorawanMcastProcessPkt>:
    e350:	b5f0      	push	{r4, r5, r6, r7, lr}
    e352:	b08b      	sub	sp, #44	; 0x2c
    e354:	9007      	str	r0, [sp, #28]
    e356:	000c      	movs	r4, r1
    e358:	0015      	movs	r5, r2
    e35a:	7991      	ldrb	r1, [r2, #6]
    e35c:	79d2      	ldrb	r2, [r2, #7]
    e35e:	4e35      	ldr	r6, [pc, #212]	; (e434 <LorawanMcastProcessPkt+0xe4>)
    e360:	0212      	lsls	r2, r2, #8
    e362:	430a      	orrs	r2, r1
    e364:	212c      	movs	r1, #44	; 0x2c
    e366:	4359      	muls	r1, r3
    e368:	1873      	adds	r3, r6, r1
    e36a:	9309      	str	r3, [sp, #36]	; 0x24
    e36c:	3349      	adds	r3, #73	; 0x49
    e36e:	33ff      	adds	r3, #255	; 0xff
    e370:	9108      	str	r1, [sp, #32]
    e372:	8819      	ldrh	r1, [r3, #0]
    e374:	270a      	movs	r7, #10
    e376:	4291      	cmp	r1, r2
    e378:	d845      	bhi.n	e406 <LorawanMcastProcessPkt+0xb6>
    e37a:	801a      	strh	r2, [r3, #0]
    e37c:	2105      	movs	r1, #5
    e37e:	4b2e      	ldr	r3, [pc, #184]	; (e438 <LorawanMcastProcessPkt+0xe8>)
    e380:	2000      	movs	r0, #0
    e382:	4798      	blx	r3
    e384:	9a09      	ldr	r2, [sp, #36]	; 0x24
    e386:	0021      	movs	r1, r4
    e388:	32fc      	adds	r2, #252	; 0xfc
    e38a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    e38c:	9807      	ldr	r0, [sp, #28]
    e38e:	9304      	str	r3, [sp, #16]
    e390:	4b2a      	ldr	r3, [pc, #168]	; (e43c <LorawanMcastProcessPkt+0xec>)
    e392:	390d      	subs	r1, #13
    e394:	9303      	str	r3, [sp, #12]
    e396:	2319      	movs	r3, #25
    e398:	9302      	str	r3, [sp, #8]
    e39a:	3b16      	subs	r3, #22
    e39c:	9301      	str	r3, [sp, #4]
    e39e:	9b08      	ldr	r3, [sp, #32]
    e3a0:	b2c9      	uxtb	r1, r1
    e3a2:	3339      	adds	r3, #57	; 0x39
    e3a4:	33ff      	adds	r3, #255	; 0xff
    e3a6:	199b      	adds	r3, r3, r6
    e3a8:	9300      	str	r3, [sp, #0]
    e3aa:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
    e3ac:	3009      	adds	r0, #9
    e3ae:	2201      	movs	r2, #1
    e3b0:	4f23      	ldr	r7, [pc, #140]	; (e440 <LorawanMcastProcessPkt+0xf0>)
    e3b2:	47b8      	blx	r7
    e3b4:	2800      	cmp	r0, #0
    e3b6:	d002      	beq.n	e3be <LorawanMcastProcessPkt+0x6e>
    e3b8:	201f      	movs	r0, #31
    e3ba:	4b22      	ldr	r3, [pc, #136]	; (e444 <LorawanMcastProcessPkt+0xf4>)
    e3bc:	4798      	blx	r3
    e3be:	4922      	ldr	r1, [pc, #136]	; (e448 <LorawanMcastProcessPkt+0xf8>)
    e3c0:	2708      	movs	r7, #8
    e3c2:	784a      	ldrb	r2, [r1, #1]
    e3c4:	780b      	ldrb	r3, [r1, #0]
    e3c6:	0212      	lsls	r2, r2, #8
    e3c8:	431a      	orrs	r2, r3
    e3ca:	788b      	ldrb	r3, [r1, #2]
    e3cc:	041b      	lsls	r3, r3, #16
    e3ce:	431a      	orrs	r2, r3
    e3d0:	78cb      	ldrb	r3, [r1, #3]
    e3d2:	061b      	lsls	r3, r3, #24
    e3d4:	4313      	orrs	r3, r2
    e3d6:	d016      	beq.n	e406 <LorawanMcastProcessPkt+0xb6>
    e3d8:	2220      	movs	r2, #32
    e3da:	368c      	adds	r6, #140	; 0x8c
    e3dc:	7833      	ldrb	r3, [r6, #0]
    e3de:	9907      	ldr	r1, [sp, #28]
    e3e0:	4393      	bics	r3, r2
    e3e2:	7033      	strb	r3, [r6, #0]
    e3e4:	78ab      	ldrb	r3, [r5, #2]
    e3e6:	0022      	movs	r2, r4
    e3e8:	40bb      	lsls	r3, r7
    e3ea:	7868      	ldrb	r0, [r5, #1]
    e3ec:	3a0c      	subs	r2, #12
    e3ee:	4303      	orrs	r3, r0
    e3f0:	78e8      	ldrb	r0, [r5, #3]
    e3f2:	b2d2      	uxtb	r2, r2
    e3f4:	0400      	lsls	r0, r0, #16
    e3f6:	4303      	orrs	r3, r0
    e3f8:	7928      	ldrb	r0, [r5, #4]
    e3fa:	19c9      	adds	r1, r1, r7
    e3fc:	0600      	lsls	r0, r0, #24
    e3fe:	4318      	orrs	r0, r3
    e400:	4c12      	ldr	r4, [pc, #72]	; (e44c <LorawanMcastProcessPkt+0xfc>)
    e402:	003b      	movs	r3, r7
    e404:	47a0      	blx	r4
    e406:	4a0b      	ldr	r2, [pc, #44]	; (e434 <LorawanMcastProcessPkt+0xe4>)
    e408:	200e      	movs	r0, #14
    e40a:	0011      	movs	r1, r2
    e40c:	317c      	adds	r1, #124	; 0x7c
    e40e:	780b      	ldrb	r3, [r1, #0]
    e410:	001c      	movs	r4, r3
    e412:	4004      	ands	r4, r0
    e414:	2c06      	cmp	r4, #6
    e416:	d107      	bne.n	e428 <LorawanMcastProcessPkt+0xd8>
    e418:	32f4      	adds	r2, #244	; 0xf4
    e41a:	7812      	ldrb	r2, [r2, #0]
    e41c:	2a04      	cmp	r2, #4
    e41e:	d103      	bne.n	e428 <LorawanMcastProcessPkt+0xd8>
    e420:	4383      	bics	r3, r0
    e422:	3206      	adds	r2, #6
    e424:	4313      	orrs	r3, r2
    e426:	700b      	strb	r3, [r1, #0]
    e428:	2000      	movs	r0, #0
    e42a:	4b09      	ldr	r3, [pc, #36]	; (e450 <LorawanMcastProcessPkt+0x100>)
    e42c:	4798      	blx	r3
    e42e:	0038      	movs	r0, r7
    e430:	b00b      	add	sp, #44	; 0x2c
    e432:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e434:	200019c4 	.word	0x200019c4
    e438:	000070a5 	.word	0x000070a5
    e43c:	20001cc4 	.word	0x20001cc4
    e440:	0000b6ad 	.word	0x0000b6ad
    e444:	0000b76d 	.word	0x0000b76d
    e448:	20001cbc 	.word	0x20001cbc
    e44c:	0000bb11 	.word	0x0000bb11
    e450:	0000c725 	.word	0x0000c725

0000e454 <LorawanAddMcastAddr>:
    e454:	4b11      	ldr	r3, [pc, #68]	; (e49c <LorawanAddMcastAddr+0x48>)
    e456:	b570      	push	{r4, r5, r6, lr}
    e458:	001a      	movs	r2, r3
    e45a:	327c      	adds	r2, #124	; 0x7c
    e45c:	7812      	ldrb	r2, [r2, #0]
    e45e:	07d2      	lsls	r2, r2, #31
    e460:	d509      	bpl.n	e476 <LorawanAddMcastAddr+0x22>
    e462:	681a      	ldr	r2, [r3, #0]
    e464:	0a15      	lsrs	r5, r2, #8
    e466:	791a      	ldrb	r2, [r3, #4]
    e468:	0612      	lsls	r2, r2, #24
    e46a:	432a      	orrs	r2, r5
    e46c:	4282      	cmp	r2, r0
    e46e:	d102      	bne.n	e476 <LorawanAddMcastAddr+0x22>
    e470:	220a      	movs	r2, #10
    e472:	2903      	cmp	r1, #3
    e474:	d810      	bhi.n	e498 <LorawanAddMcastAddr+0x44>
    e476:	242c      	movs	r4, #44	; 0x2c
    e478:	434c      	muls	r4, r1
    e47a:	191c      	adds	r4, r3, r4
    e47c:	0023      	movs	r3, r4
    e47e:	33fc      	adds	r3, #252	; 0xfc
    e480:	6298      	str	r0, [r3, #40]	; 0x28
    e482:	2106      	movs	r1, #6
    e484:	2000      	movs	r0, #0
    e486:	4b06      	ldr	r3, [pc, #24]	; (e4a0 <LorawanAddMcastAddr+0x4c>)
    e488:	4798      	blx	r3
    e48a:	2201      	movs	r2, #1
    e48c:	3449      	adds	r4, #73	; 0x49
    e48e:	34ff      	adds	r4, #255	; 0xff
    e490:	7921      	ldrb	r1, [r4, #4]
    e492:	430a      	orrs	r2, r1
    e494:	7122      	strb	r2, [r4, #4]
    e496:	2208      	movs	r2, #8
    e498:	0010      	movs	r0, r2
    e49a:	bd70      	pop	{r4, r5, r6, pc}
    e49c:	200019c4 	.word	0x200019c4
    e4a0:	000070a5 	.word	0x000070a5

0000e4a4 <LorawanAddMcastAppskey>:
    e4a4:	b570      	push	{r4, r5, r6, lr}
    e4a6:	4c11      	ldr	r4, [pc, #68]	; (e4ec <LorawanAddMcastAppskey+0x48>)
    e4a8:	0006      	movs	r6, r0
    e4aa:	0023      	movs	r3, r4
    e4ac:	337c      	adds	r3, #124	; 0x7c
    e4ae:	781b      	ldrb	r3, [r3, #0]
    e4b0:	07db      	lsls	r3, r3, #31
    e4b2:	d504      	bpl.n	e4be <LorawanAddMcastAppskey+0x1a>
    e4b4:	2800      	cmp	r0, #0
    e4b6:	d102      	bne.n	e4be <LorawanAddMcastAppskey+0x1a>
    e4b8:	200a      	movs	r0, #10
    e4ba:	2903      	cmp	r1, #3
    e4bc:	d815      	bhi.n	e4ea <LorawanAddMcastAppskey+0x46>
    e4be:	252c      	movs	r5, #44	; 0x2c
    e4c0:	434d      	muls	r5, r1
    e4c2:	0028      	movs	r0, r5
    e4c4:	3039      	adds	r0, #57	; 0x39
    e4c6:	30ff      	adds	r0, #255	; 0xff
    e4c8:	2210      	movs	r2, #16
    e4ca:	1820      	adds	r0, r4, r0
    e4cc:	0031      	movs	r1, r6
    e4ce:	4b08      	ldr	r3, [pc, #32]	; (e4f0 <LorawanAddMcastAppskey+0x4c>)
    e4d0:	4798      	blx	r3
    e4d2:	4b08      	ldr	r3, [pc, #32]	; (e4f4 <LorawanAddMcastAppskey+0x50>)
    e4d4:	2107      	movs	r1, #7
    e4d6:	2000      	movs	r0, #0
    e4d8:	4798      	blx	r3
    e4da:	2304      	movs	r3, #4
    e4dc:	2008      	movs	r0, #8
    e4de:	1964      	adds	r4, r4, r5
    e4e0:	3449      	adds	r4, #73	; 0x49
    e4e2:	34ff      	adds	r4, #255	; 0xff
    e4e4:	7922      	ldrb	r2, [r4, #4]
    e4e6:	4313      	orrs	r3, r2
    e4e8:	7123      	strb	r3, [r4, #4]
    e4ea:	bd70      	pop	{r4, r5, r6, pc}
    e4ec:	200019c4 	.word	0x200019c4
    e4f0:	00013549 	.word	0x00013549
    e4f4:	000070a5 	.word	0x000070a5

0000e4f8 <LorawanAddMcastNwkskey>:
    e4f8:	b570      	push	{r4, r5, r6, lr}
    e4fa:	4c11      	ldr	r4, [pc, #68]	; (e540 <LorawanAddMcastNwkskey+0x48>)
    e4fc:	0006      	movs	r6, r0
    e4fe:	0023      	movs	r3, r4
    e500:	337c      	adds	r3, #124	; 0x7c
    e502:	781b      	ldrb	r3, [r3, #0]
    e504:	07db      	lsls	r3, r3, #31
    e506:	d504      	bpl.n	e512 <LorawanAddMcastNwkskey+0x1a>
    e508:	2800      	cmp	r0, #0
    e50a:	d102      	bne.n	e512 <LorawanAddMcastNwkskey+0x1a>
    e50c:	200a      	movs	r0, #10
    e50e:	2903      	cmp	r1, #3
    e510:	d815      	bhi.n	e53e <LorawanAddMcastNwkskey+0x46>
    e512:	252c      	movs	r5, #44	; 0x2c
    e514:	434d      	muls	r5, r1
    e516:	0028      	movs	r0, r5
    e518:	3029      	adds	r0, #41	; 0x29
    e51a:	30ff      	adds	r0, #255	; 0xff
    e51c:	2210      	movs	r2, #16
    e51e:	1820      	adds	r0, r4, r0
    e520:	0031      	movs	r1, r6
    e522:	4b08      	ldr	r3, [pc, #32]	; (e544 <LorawanAddMcastNwkskey+0x4c>)
    e524:	4798      	blx	r3
    e526:	4b08      	ldr	r3, [pc, #32]	; (e548 <LorawanAddMcastNwkskey+0x50>)
    e528:	2108      	movs	r1, #8
    e52a:	2000      	movs	r0, #0
    e52c:	4798      	blx	r3
    e52e:	2302      	movs	r3, #2
    e530:	2008      	movs	r0, #8
    e532:	1964      	adds	r4, r4, r5
    e534:	3449      	adds	r4, #73	; 0x49
    e536:	34ff      	adds	r4, #255	; 0xff
    e538:	7922      	ldrb	r2, [r4, #4]
    e53a:	4313      	orrs	r3, r2
    e53c:	7123      	strb	r3, [r4, #4]
    e53e:	bd70      	pop	{r4, r5, r6, pc}
    e540:	200019c4 	.word	0x200019c4
    e544:	00013549 	.word	0x00013549
    e548:	000070a5 	.word	0x000070a5

0000e54c <Lorawan_Pds_fid1_CB>:
    e54c:	4770      	bx	lr
	...

0000e550 <Lorawan_Pds_fid2_CB>:
    e550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e552:	23f0      	movs	r3, #240	; 0xf0
    e554:	4c25      	ldr	r4, [pc, #148]	; (e5ec <Lorawan_Pds_fid2_CB+0x9c>)
    e556:	005b      	lsls	r3, r3, #1
    e558:	5ce2      	ldrb	r2, [r4, r3]
    e55a:	2a00      	cmp	r2, #0
    e55c:	d010      	beq.n	e580 <Lorawan_Pds_fid2_CB+0x30>
    e55e:	3be0      	subs	r3, #224	; 0xe0
    e560:	3bff      	subs	r3, #255	; 0xff
    e562:	4093      	lsls	r3, r2
    e564:	1d21      	adds	r1, r4, #4
    e566:	6fca      	ldr	r2, [r1, #124]	; 0x7c
    e568:	18d2      	adds	r2, r2, r3
    e56a:	67ca      	str	r2, [r1, #124]	; 0x7c
    e56c:	0021      	movs	r1, r4
    e56e:	3108      	adds	r1, #8
    e570:	6fca      	ldr	r2, [r1, #124]	; 0x7c
    e572:	18d2      	adds	r2, r2, r3
    e574:	67ca      	str	r2, [r1, #124]	; 0x7c
    e576:	0022      	movs	r2, r4
    e578:	32fc      	adds	r2, #252	; 0xfc
    e57a:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
    e57c:	18cb      	adds	r3, r1, r3
    e57e:	64d3      	str	r3, [r2, #76]	; 0x4c
    e580:	0025      	movs	r5, r4
    e582:	2271      	movs	r2, #113	; 0x71
    e584:	2701      	movs	r7, #1
    e586:	357c      	adds	r5, #124	; 0x7c
    e588:	782b      	ldrb	r3, [r5, #0]
    e58a:	4013      	ands	r3, r2
    e58c:	702b      	strb	r3, [r5, #0]
    e58e:	786b      	ldrb	r3, [r5, #1]
    e590:	43bb      	bics	r3, r7
    e592:	706b      	strb	r3, [r5, #1]
    e594:	23e2      	movs	r3, #226	; 0xe2
    e596:	33ff      	adds	r3, #255	; 0xff
    e598:	5ce3      	ldrb	r3, [r4, r3]
    e59a:	2b00      	cmp	r3, #0
    e59c:	d018      	beq.n	e5d0 <Lorawan_Pds_fid2_CB+0x80>
    e59e:	4914      	ldr	r1, [pc, #80]	; (e5f0 <Lorawan_Pds_fid2_CB+0xa0>)
    e5a0:	2006      	movs	r0, #6
    e5a2:	4e14      	ldr	r6, [pc, #80]	; (e5f4 <Lorawan_Pds_fid2_CB+0xa4>)
    e5a4:	47b0      	blx	r6
    e5a6:	2800      	cmp	r0, #0
    e5a8:	d002      	beq.n	e5b0 <Lorawan_Pds_fid2_CB+0x60>
    e5aa:	782b      	ldrb	r3, [r5, #0]
    e5ac:	43bb      	bics	r3, r7
    e5ae:	702b      	strb	r3, [r5, #0]
    e5b0:	0023      	movs	r3, r4
    e5b2:	2501      	movs	r5, #1
    e5b4:	337c      	adds	r3, #124	; 0x7c
    e5b6:	781b      	ldrb	r3, [r3, #0]
    e5b8:	422b      	tst	r3, r5
    e5ba:	d008      	beq.n	e5ce <Lorawan_Pds_fid2_CB+0x7e>
    e5bc:	7823      	ldrb	r3, [r4, #0]
    e5be:	2b00      	cmp	r3, #0
    e5c0:	d106      	bne.n	e5d0 <Lorawan_Pds_fid2_CB+0x80>
    e5c2:	490d      	ldr	r1, [pc, #52]	; (e5f8 <Lorawan_Pds_fid2_CB+0xa8>)
    e5c4:	2002      	movs	r0, #2
    e5c6:	47b0      	blx	r6
    e5c8:	490c      	ldr	r1, [pc, #48]	; (e5fc <Lorawan_Pds_fid2_CB+0xac>)
    e5ca:	0028      	movs	r0, r5
    e5cc:	47b0      	blx	r6
    e5ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e5d0:	0020      	movs	r0, r4
    e5d2:	0021      	movs	r1, r4
    e5d4:	2210      	movs	r2, #16
    e5d6:	3115      	adds	r1, #21
    e5d8:	4d09      	ldr	r5, [pc, #36]	; (e600 <Lorawan_Pds_fid2_CB+0xb0>)
    e5da:	3035      	adds	r0, #53	; 0x35
    e5dc:	47a8      	blx	r5
    e5de:	0020      	movs	r0, r4
    e5e0:	1d61      	adds	r1, r4, #5
    e5e2:	2210      	movs	r2, #16
    e5e4:	3025      	adds	r0, #37	; 0x25
    e5e6:	47a8      	blx	r5
    e5e8:	e7f1      	b.n	e5ce <Lorawan_Pds_fid2_CB+0x7e>
    e5ea:	46c0      	nop			; (mov r8, r8)
    e5ec:	200019c4 	.word	0x200019c4
    e5f0:	20001a19 	.word	0x20001a19
    e5f4:	00006c7d 	.word	0x00006c7d
    e5f8:	200019e9 	.word	0x200019e9
    e5fc:	200019f9 	.word	0x200019f9
    e600:	00013549 	.word	0x00013549

0000e604 <LORAWAN_TxHandler>:
    e604:	b5f0      	push	{r4, r5, r6, r7, lr}
    e606:	b087      	sub	sp, #28
    e608:	466b      	mov	r3, sp
    e60a:	2501      	movs	r5, #1
    e60c:	4c30      	ldr	r4, [pc, #192]	; (e6d0 <LORAWAN_TxHandler+0xcc>)
    e60e:	701d      	strb	r5, [r3, #0]
    e610:	0023      	movs	r3, r4
    e612:	466a      	mov	r2, sp
    e614:	33e1      	adds	r3, #225	; 0xe1
    e616:	781b      	ldrb	r3, [r3, #0]
    e618:	4669      	mov	r1, sp
    e61a:	7053      	strb	r3, [r2, #1]
    e61c:	0023      	movs	r3, r4
    e61e:	33df      	adds	r3, #223	; 0xdf
    e620:	781b      	ldrb	r3, [r3, #0]
    e622:	202f      	movs	r0, #47	; 0x2f
    e624:	7093      	strb	r3, [r2, #2]
    e626:	aa03      	add	r2, sp, #12
    e628:	4b2a      	ldr	r3, [pc, #168]	; (e6d4 <LORAWAN_TxHandler+0xd0>)
    e62a:	4798      	blx	r3
    e62c:	2808      	cmp	r0, #8
    e62e:	d004      	beq.n	e63a <LORAWAN_TxHandler+0x36>
    e630:	4b29      	ldr	r3, [pc, #164]	; (e6d8 <LORAWAN_TxHandler+0xd4>)
    e632:	4798      	blx	r3
    e634:	2000      	movs	r0, #0
    e636:	b007      	add	sp, #28
    e638:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e63a:	0023      	movs	r3, r4
    e63c:	33f4      	adds	r3, #244	; 0xf4
    e63e:	781b      	ldrb	r3, [r3, #0]
    e640:	ae01      	add	r6, sp, #4
    e642:	2b04      	cmp	r3, #4
    e644:	d103      	bne.n	e64e <LORAWAN_TxHandler+0x4a>
    e646:	0030      	movs	r0, r6
    e648:	4b24      	ldr	r3, [pc, #144]	; (e6dc <LORAWAN_TxHandler+0xd8>)
    e64a:	7035      	strb	r5, [r6, #0]
    e64c:	4798      	blx	r3
    e64e:	4b24      	ldr	r3, [pc, #144]	; (e6e0 <LORAWAN_TxHandler+0xdc>)
    e650:	9803      	ldr	r0, [sp, #12]
    e652:	9904      	ldr	r1, [sp, #16]
    e654:	9a05      	ldr	r2, [sp, #20]
    e656:	4798      	blx	r3
    e658:	0023      	movs	r3, r4
    e65a:	33fc      	adds	r3, #252	; 0xfc
    e65c:	681d      	ldr	r5, [r3, #0]
    e65e:	23ef      	movs	r3, #239	; 0xef
    e660:	4f20      	ldr	r7, [pc, #128]	; (e6e4 <LORAWAN_TxHandler+0xe0>)
    e662:	005b      	lsls	r3, r3, #1
    e664:	2d00      	cmp	r5, #0
    e666:	d023      	beq.n	e6b0 <LORAWAN_TxHandler+0xac>
    e668:	2201      	movs	r2, #1
    e66a:	54e2      	strb	r2, [r4, r3]
    e66c:	7828      	ldrb	r0, [r5, #0]
    e66e:	7a2b      	ldrb	r3, [r5, #8]
    e670:	1e42      	subs	r2, r0, #1
    e672:	4190      	sbcs	r0, r2
    e674:	7869      	ldrb	r1, [r5, #1]
    e676:	686a      	ldr	r2, [r5, #4]
    e678:	b2c0      	uxtb	r0, r0
    e67a:	47b8      	blx	r7
    e67c:	0023      	movs	r3, r4
    e67e:	33c6      	adds	r3, #198	; 0xc6
    e680:	881b      	ldrh	r3, [r3, #0]
    e682:	0030      	movs	r0, r6
    e684:	7033      	strb	r3, [r6, #0]
    e686:	4b18      	ldr	r3, [pc, #96]	; (e6e8 <LORAWAN_TxHandler+0xe4>)
    e688:	6073      	str	r3, [r6, #4]
    e68a:	4b18      	ldr	r3, [pc, #96]	; (e6ec <LORAWAN_TxHandler+0xe8>)
    e68c:	4798      	blx	r3
    e68e:	2800      	cmp	r0, #0
    e690:	d114      	bne.n	e6bc <LORAWAN_TxHandler+0xb8>
    e692:	0021      	movs	r1, r4
    e694:	220e      	movs	r2, #14
    e696:	317c      	adds	r1, #124	; 0x7c
    e698:	780b      	ldrb	r3, [r1, #0]
    e69a:	4393      	bics	r3, r2
    e69c:	001a      	movs	r2, r3
    e69e:	2302      	movs	r3, #2
    e6a0:	4313      	orrs	r3, r2
    e6a2:	700b      	strb	r3, [r1, #0]
    e6a4:	2208      	movs	r2, #8
    e6a6:	348c      	adds	r4, #140	; 0x8c
    e6a8:	7823      	ldrb	r3, [r4, #0]
    e6aa:	4393      	bics	r3, r2
    e6ac:	7023      	strb	r3, [r4, #0]
    e6ae:	e7c1      	b.n	e634 <LORAWAN_TxHandler+0x30>
    e6b0:	54e5      	strb	r5, [r4, r3]
    e6b2:	002a      	movs	r2, r5
    e6b4:	002b      	movs	r3, r5
    e6b6:	0029      	movs	r1, r5
    e6b8:	0028      	movs	r0, r5
    e6ba:	e7de      	b.n	e67a <LORAWAN_TxHandler+0x76>
    e6bc:	0022      	movs	r2, r4
    e6be:	2120      	movs	r1, #32
    e6c0:	328c      	adds	r2, #140	; 0x8c
    e6c2:	7813      	ldrb	r3, [r2, #0]
    e6c4:	438b      	bics	r3, r1
    e6c6:	7013      	strb	r3, [r2, #0]
    e6c8:	4b03      	ldr	r3, [pc, #12]	; (e6d8 <LORAWAN_TxHandler+0xd4>)
    e6ca:	4798      	blx	r3
    e6cc:	e7ea      	b.n	e6a4 <LORAWAN_TxHandler+0xa0>
    e6ce:	46c0      	nop			; (mov r8, r8)
    e6d0:	200019c4 	.word	0x200019c4
    e6d4:	00006971 	.word	0x00006971
    e6d8:	0000b76d 	.word	0x0000b76d
    e6dc:	0000fba1 	.word	0x0000fba1
    e6e0:	0000b1fd 	.word	0x0000b1fd
    e6e4:	0000b7d5 	.word	0x0000b7d5
    e6e8:	20001bb9 	.word	0x20001bb9
    e6ec:	0000f2cd 	.word	0x0000f2cd

0000e6f0 <LORAWAN_JoinReqHandler>:
    e6f0:	b530      	push	{r4, r5, lr}
    e6f2:	b087      	sub	sp, #28
    e6f4:	466a      	mov	r2, sp
    e6f6:	2300      	movs	r3, #0
    e6f8:	4c2a      	ldr	r4, [pc, #168]	; (e7a4 <LORAWAN_JoinReqHandler+0xb4>)
    e6fa:	7013      	strb	r3, [r2, #0]
    e6fc:	0023      	movs	r3, r4
    e6fe:	33e1      	adds	r3, #225	; 0xe1
    e700:	781b      	ldrb	r3, [r3, #0]
    e702:	7053      	strb	r3, [r2, #1]
    e704:	0023      	movs	r3, r4
    e706:	33df      	adds	r3, #223	; 0xdf
    e708:	781b      	ldrb	r3, [r3, #0]
    e70a:	7093      	strb	r3, [r2, #2]
    e70c:	0023      	movs	r3, r4
    e70e:	33ff      	adds	r3, #255	; 0xff
    e710:	7c5b      	ldrb	r3, [r3, #17]
    e712:	069b      	lsls	r3, r3, #26
    e714:	d511      	bpl.n	e73a <LORAWAN_JoinReqHandler+0x4a>
    e716:	0023      	movs	r3, r4
    e718:	336f      	adds	r3, #111	; 0x6f
    e71a:	781a      	ldrb	r2, [r3, #0]
    e71c:	6f23      	ldr	r3, [r4, #112]	; 0x70
    e71e:	021b      	lsls	r3, r3, #8
    e720:	4313      	orrs	r3, r2
    e722:	0022      	movs	r2, r4
    e724:	3273      	adds	r2, #115	; 0x73
    e726:	7811      	ldrb	r1, [r2, #0]
    e728:	6f62      	ldr	r2, [r4, #116]	; 0x74
    e72a:	0212      	lsls	r2, r2, #8
    e72c:	430a      	orrs	r2, r1
    e72e:	4313      	orrs	r3, r2
    e730:	d103      	bne.n	e73a <LORAWAN_JoinReqHandler+0x4a>
    e732:	0023      	movs	r3, r4
    e734:	2201      	movs	r2, #1
    e736:	337b      	adds	r3, #123	; 0x7b
    e738:	701a      	strb	r2, [r3, #0]
    e73a:	aa03      	add	r2, sp, #12
    e73c:	4669      	mov	r1, sp
    e73e:	202f      	movs	r0, #47	; 0x2f
    e740:	4b19      	ldr	r3, [pc, #100]	; (e7a8 <LORAWAN_JoinReqHandler+0xb8>)
    e742:	4798      	blx	r3
    e744:	2808      	cmp	r0, #8
    e746:	d004      	beq.n	e752 <LORAWAN_JoinReqHandler+0x62>
    e748:	4b18      	ldr	r3, [pc, #96]	; (e7ac <LORAWAN_JoinReqHandler+0xbc>)
    e74a:	4798      	blx	r3
    e74c:	2000      	movs	r0, #0
    e74e:	b007      	add	sp, #28
    e750:	bd30      	pop	{r4, r5, pc}
    e752:	4b17      	ldr	r3, [pc, #92]	; (e7b0 <LORAWAN_JoinReqHandler+0xc0>)
    e754:	9803      	ldr	r0, [sp, #12]
    e756:	9904      	ldr	r1, [sp, #16]
    e758:	9a05      	ldr	r2, [sp, #20]
    e75a:	4798      	blx	r3
    e75c:	0023      	movs	r3, r4
    e75e:	33f4      	adds	r3, #244	; 0xf4
    e760:	781b      	ldrb	r3, [r3, #0]
    e762:	ad01      	add	r5, sp, #4
    e764:	2b04      	cmp	r3, #4
    e766:	d104      	bne.n	e772 <LORAWAN_JoinReqHandler+0x82>
    e768:	3b03      	subs	r3, #3
    e76a:	702b      	strb	r3, [r5, #0]
    e76c:	0028      	movs	r0, r5
    e76e:	4b11      	ldr	r3, [pc, #68]	; (e7b4 <LORAWAN_JoinReqHandler+0xc4>)
    e770:	4798      	blx	r3
    e772:	23ef      	movs	r3, #239	; 0xef
    e774:	2200      	movs	r2, #0
    e776:	005b      	lsls	r3, r3, #1
    e778:	54e2      	strb	r2, [r4, r3]
    e77a:	4b0f      	ldr	r3, [pc, #60]	; (e7b8 <LORAWAN_JoinReqHandler+0xc8>)
    e77c:	4798      	blx	r3
    e77e:	4b0f      	ldr	r3, [pc, #60]	; (e7bc <LORAWAN_JoinReqHandler+0xcc>)
    e780:	7028      	strb	r0, [r5, #0]
    e782:	606b      	str	r3, [r5, #4]
    e784:	0028      	movs	r0, r5
    e786:	4b0e      	ldr	r3, [pc, #56]	; (e7c0 <LORAWAN_JoinReqHandler+0xd0>)
    e788:	4798      	blx	r3
    e78a:	2800      	cmp	r0, #0
    e78c:	d001      	beq.n	e792 <LORAWAN_JoinReqHandler+0xa2>
    e78e:	201b      	movs	r0, #27
    e790:	e7da      	b.n	e748 <LORAWAN_JoinReqHandler+0x58>
    e792:	220e      	movs	r2, #14
    e794:	347c      	adds	r4, #124	; 0x7c
    e796:	7823      	ldrb	r3, [r4, #0]
    e798:	4393      	bics	r3, r2
    e79a:	001a      	movs	r2, r3
    e79c:	2302      	movs	r3, #2
    e79e:	4313      	orrs	r3, r2
    e7a0:	7023      	strb	r3, [r4, #0]
    e7a2:	e7d3      	b.n	e74c <LORAWAN_JoinReqHandler+0x5c>
    e7a4:	200019c4 	.word	0x200019c4
    e7a8:	00006971 	.word	0x00006971
    e7ac:	0000ac99 	.word	0x0000ac99
    e7b0:	0000b1fd 	.word	0x0000b1fd
    e7b4:	0000fba1 	.word	0x0000fba1
    e7b8:	0000b049 	.word	0x0000b049
    e7bc:	20001ba9 	.word	0x20001ba9
    e7c0:	0000f2cd 	.word	0x0000f2cd

0000e7c4 <LORAWAN_RxHandler>:
    e7c4:	b513      	push	{r0, r1, r4, lr}
    e7c6:	4b0c      	ldr	r3, [pc, #48]	; (e7f8 <LORAWAN_RxHandler+0x34>)
    e7c8:	781b      	ldrb	r3, [r3, #0]
    e7ca:	2b08      	cmp	r3, #8
    e7cc:	d011      	beq.n	e7f2 <LORAWAN_RxHandler+0x2e>
    e7ce:	2b10      	cmp	r3, #16
    e7d0:	d001      	beq.n	e7d6 <LORAWAN_RxHandler+0x12>
    e7d2:	2b01      	cmp	r3, #1
    e7d4:	d10b      	bne.n	e7ee <LORAWAN_RxHandler+0x2a>
    e7d6:	466b      	mov	r3, sp
    e7d8:	1c9c      	adds	r4, r3, #2
    e7da:	0021      	movs	r1, r4
    e7dc:	a801      	add	r0, sp, #4
    e7de:	4b07      	ldr	r3, [pc, #28]	; (e7fc <LORAWAN_RxHandler+0x38>)
    e7e0:	4798      	blx	r3
    e7e2:	9801      	ldr	r0, [sp, #4]
    e7e4:	2800      	cmp	r0, #0
    e7e6:	d002      	beq.n	e7ee <LORAWAN_RxHandler+0x2a>
    e7e8:	7821      	ldrb	r1, [r4, #0]
    e7ea:	4b05      	ldr	r3, [pc, #20]	; (e800 <LORAWAN_RxHandler+0x3c>)
    e7ec:	4798      	blx	r3
    e7ee:	2000      	movs	r0, #0
    e7f0:	bd16      	pop	{r1, r2, r4, pc}
    e7f2:	4b04      	ldr	r3, [pc, #16]	; (e804 <LORAWAN_RxHandler+0x40>)
    e7f4:	4798      	blx	r3
    e7f6:	e7fa      	b.n	e7ee <LORAWAN_RxHandler+0x2a>
    e7f8:	20001ba8 	.word	0x20001ba8
    e7fc:	0000f499 	.word	0x0000f499
    e800:	0000cd11 	.word	0x0000cd11
    e804:	0000c681 	.word	0x0000c681

0000e808 <LORAWAN_PostTask>:
    e808:	b510      	push	{r4, lr}
    e80a:	4b08      	ldr	r3, [pc, #32]	; (e82c <LORAWAN_PostTask+0x24>)
    e80c:	0004      	movs	r4, r0
    e80e:	4798      	blx	r3
    e810:	2201      	movs	r2, #1
    e812:	40a2      	lsls	r2, r4
    e814:	4906      	ldr	r1, [pc, #24]	; (e830 <LORAWAN_PostTask+0x28>)
    e816:	780b      	ldrb	r3, [r1, #0]
    e818:	4313      	orrs	r3, r2
    e81a:	b2db      	uxtb	r3, r3
    e81c:	700b      	strb	r3, [r1, #0]
    e81e:	4b05      	ldr	r3, [pc, #20]	; (e834 <LORAWAN_PostTask+0x2c>)
    e820:	4798      	blx	r3
    e822:	2004      	movs	r0, #4
    e824:	4b04      	ldr	r3, [pc, #16]	; (e838 <LORAWAN_PostTask+0x30>)
    e826:	4798      	blx	r3
    e828:	bd10      	pop	{r4, pc}
    e82a:	46c0      	nop			; (mov r8, r8)
    e82c:	0000419d 	.word	0x0000419d
    e830:	20001004 	.word	0x20001004
    e834:	000041a9 	.word	0x000041a9
    e838:	000086f9 	.word	0x000086f9

0000e83c <LORAWAN_TaskHandler>:
    e83c:	b570      	push	{r4, r5, r6, lr}
    e83e:	2601      	movs	r6, #1
    e840:	4d0e      	ldr	r5, [pc, #56]	; (e87c <LORAWAN_TaskHandler+0x40>)
    e842:	e015      	b.n	e870 <LORAWAN_TaskHandler+0x34>
    e844:	2400      	movs	r4, #0
    e846:	782b      	ldrb	r3, [r5, #0]
    e848:	4123      	asrs	r3, r4
    e84a:	4233      	tst	r3, r6
    e84c:	d00d      	beq.n	e86a <LORAWAN_TaskHandler+0x2e>
    e84e:	4b0c      	ldr	r3, [pc, #48]	; (e880 <LORAWAN_TaskHandler+0x44>)
    e850:	4798      	blx	r3
    e852:	0032      	movs	r2, r6
    e854:	40a2      	lsls	r2, r4
    e856:	782b      	ldrb	r3, [r5, #0]
    e858:	00a4      	lsls	r4, r4, #2
    e85a:	4393      	bics	r3, r2
    e85c:	702b      	strb	r3, [r5, #0]
    e85e:	4b09      	ldr	r3, [pc, #36]	; (e884 <LORAWAN_TaskHandler+0x48>)
    e860:	4798      	blx	r3
    e862:	4b09      	ldr	r3, [pc, #36]	; (e888 <LORAWAN_TaskHandler+0x4c>)
    e864:	58e3      	ldr	r3, [r4, r3]
    e866:	4798      	blx	r3
    e868:	e7ea      	b.n	e840 <LORAWAN_TaskHandler+0x4>
    e86a:	3401      	adds	r4, #1
    e86c:	2c03      	cmp	r4, #3
    e86e:	d1ea      	bne.n	e846 <LORAWAN_TaskHandler+0xa>
    e870:	7828      	ldrb	r0, [r5, #0]
    e872:	b2c0      	uxtb	r0, r0
    e874:	2800      	cmp	r0, #0
    e876:	d1e5      	bne.n	e844 <LORAWAN_TaskHandler+0x8>
    e878:	bd70      	pop	{r4, r5, r6, pc}
    e87a:	46c0      	nop			; (mov r8, r8)
    e87c:	20001004 	.word	0x20001004
    e880:	0000419d 	.word	0x0000419d
    e884:	000041a9 	.word	0x000041a9
    e888:	0001afc4 	.word	0x0001afc4

0000e88c <RADIO_GetAttr>:
    e88c:	b510      	push	{r4, lr}
    e88e:	000b      	movs	r3, r1
    e890:	281f      	cmp	r0, #31
    e892:	d900      	bls.n	e896 <RADIO_GetAttr+0xa>
    e894:	e069      	b.n	e96a <RADIO_GetAttr+0xde>
    e896:	f001 fd6b 	bl	10370 <__gnu_thumb1_case_uqi>
    e89a:	1410      	.short	0x1410
    e89c:	68201c19 	.word	0x68201c19
    e8a0:	312e2a27 	.word	0x312e2a27
    e8a4:	3d3a3734 	.word	0x3d3a3734
    e8a8:	46434054 	.word	0x46434054
    e8ac:	68245149 	.word	0x68245149
    e8b0:	68686859 	.word	0x68686859
    e8b4:	5c686817 	.word	0x5c686817
    e8b8:	6360      	.short	0x6360
    e8ba:	4a2d      	ldr	r2, [pc, #180]	; (e970 <RADIO_GetAttr+0xe4>)
    e8bc:	7e12      	ldrb	r2, [r2, #24]
    e8be:	701a      	strb	r2, [r3, #0]
    e8c0:	e002      	b.n	e8c8 <RADIO_GetAttr+0x3c>
    e8c2:	4a2b      	ldr	r2, [pc, #172]	; (e970 <RADIO_GetAttr+0xe4>)
    e8c4:	6812      	ldr	r2, [r2, #0]
    e8c6:	601a      	str	r2, [r3, #0]
    e8c8:	2000      	movs	r0, #0
    e8ca:	bd10      	pop	{r4, pc}
    e8cc:	4a28      	ldr	r2, [pc, #160]	; (e970 <RADIO_GetAttr+0xe4>)
    e8ce:	6852      	ldr	r2, [r2, #4]
    e8d0:	e7f9      	b.n	e8c6 <RADIO_GetAttr+0x3a>
    e8d2:	4a27      	ldr	r2, [pc, #156]	; (e970 <RADIO_GetAttr+0xe4>)
    e8d4:	8a92      	ldrh	r2, [r2, #20]
    e8d6:	801a      	strh	r2, [r3, #0]
    e8d8:	e7f6      	b.n	e8c8 <RADIO_GetAttr+0x3c>
    e8da:	4a25      	ldr	r2, [pc, #148]	; (e970 <RADIO_GetAttr+0xe4>)
    e8dc:	3203      	adds	r2, #3
    e8de:	7fd2      	ldrb	r2, [r2, #31]
    e8e0:	e7ed      	b.n	e8be <RADIO_GetAttr+0x32>
    e8e2:	4a23      	ldr	r2, [pc, #140]	; (e970 <RADIO_GetAttr+0xe4>)
    e8e4:	3204      	adds	r2, #4
    e8e6:	e7fa      	b.n	e8de <RADIO_GetAttr+0x52>
    e8e8:	4a21      	ldr	r2, [pc, #132]	; (e970 <RADIO_GetAttr+0xe4>)
    e8ea:	3206      	adds	r2, #6
    e8ec:	e7f7      	b.n	e8de <RADIO_GetAttr+0x52>
    e8ee:	4a20      	ldr	r2, [pc, #128]	; (e970 <RADIO_GetAttr+0xe4>)
    e8f0:	3236      	adds	r2, #54	; 0x36
    e8f2:	7812      	ldrb	r2, [r2, #0]
    e8f4:	e7e3      	b.n	e8be <RADIO_GetAttr+0x32>
    e8f6:	4a1e      	ldr	r2, [pc, #120]	; (e970 <RADIO_GetAttr+0xe4>)
    e8f8:	3205      	adds	r2, #5
    e8fa:	e7f0      	b.n	e8de <RADIO_GetAttr+0x52>
    e8fc:	4a1c      	ldr	r2, [pc, #112]	; (e970 <RADIO_GetAttr+0xe4>)
    e8fe:	3234      	adds	r2, #52	; 0x34
    e900:	e7f7      	b.n	e8f2 <RADIO_GetAttr+0x66>
    e902:	4a1b      	ldr	r2, [pc, #108]	; (e970 <RADIO_GetAttr+0xe4>)
    e904:	8ad2      	ldrh	r2, [r2, #22]
    e906:	e7e6      	b.n	e8d6 <RADIO_GetAttr+0x4a>
    e908:	4a19      	ldr	r2, [pc, #100]	; (e970 <RADIO_GetAttr+0xe4>)
    e90a:	3233      	adds	r2, #51	; 0x33
    e90c:	e7f1      	b.n	e8f2 <RADIO_GetAttr+0x66>
    e90e:	4a18      	ldr	r2, [pc, #96]	; (e970 <RADIO_GetAttr+0xe4>)
    e910:	68d2      	ldr	r2, [r2, #12]
    e912:	e7d8      	b.n	e8c6 <RADIO_GetAttr+0x3a>
    e914:	4a16      	ldr	r2, [pc, #88]	; (e970 <RADIO_GetAttr+0xe4>)
    e916:	6892      	ldr	r2, [r2, #8]
    e918:	e7d5      	b.n	e8c6 <RADIO_GetAttr+0x3a>
    e91a:	4a15      	ldr	r2, [pc, #84]	; (e970 <RADIO_GetAttr+0xe4>)
    e91c:	3237      	adds	r2, #55	; 0x37
    e91e:	e7e8      	b.n	e8f2 <RADIO_GetAttr+0x66>
    e920:	4a13      	ldr	r2, [pc, #76]	; (e970 <RADIO_GetAttr+0xe4>)
    e922:	3238      	adds	r2, #56	; 0x38
    e924:	e7e5      	b.n	e8f2 <RADIO_GetAttr+0x66>
    e926:	4a12      	ldr	r2, [pc, #72]	; (e970 <RADIO_GetAttr+0xe4>)
    e928:	3239      	adds	r2, #57	; 0x39
    e92a:	e7e2      	b.n	e8f2 <RADIO_GetAttr+0x66>
    e92c:	4a10      	ldr	r2, [pc, #64]	; (e970 <RADIO_GetAttr+0xe4>)
    e92e:	4911      	ldr	r1, [pc, #68]	; (e974 <RADIO_GetAttr+0xe8>)
    e930:	3202      	adds	r2, #2
    e932:	7fd2      	ldrb	r2, [r2, #31]
    e934:	0018      	movs	r0, r3
    e936:	4b10      	ldr	r3, [pc, #64]	; (e978 <RADIO_GetAttr+0xec>)
    e938:	4798      	blx	r3
    e93a:	e7c5      	b.n	e8c8 <RADIO_GetAttr+0x3c>
    e93c:	4a0c      	ldr	r2, [pc, #48]	; (e970 <RADIO_GetAttr+0xe4>)
    e93e:	3202      	adds	r2, #2
    e940:	e7cd      	b.n	e8de <RADIO_GetAttr+0x52>
    e942:	4a0b      	ldr	r2, [pc, #44]	; (e970 <RADIO_GetAttr+0xe4>)
    e944:	3232      	adds	r2, #50	; 0x32
    e946:	7812      	ldrb	r2, [r2, #0]
    e948:	b252      	sxtb	r2, r2
    e94a:	e7b8      	b.n	e8be <RADIO_GetAttr+0x32>
    e94c:	4a08      	ldr	r2, [pc, #32]	; (e970 <RADIO_GetAttr+0xe4>)
    e94e:	3235      	adds	r2, #53	; 0x35
    e950:	e7cf      	b.n	e8f2 <RADIO_GetAttr+0x66>
    e952:	4907      	ldr	r1, [pc, #28]	; (e970 <RADIO_GetAttr+0xe4>)
    e954:	2206      	movs	r2, #6
    e956:	313c      	adds	r1, #60	; 0x3c
    e958:	e7ec      	b.n	e934 <RADIO_GetAttr+0xa8>
    e95a:	4a05      	ldr	r2, [pc, #20]	; (e970 <RADIO_GetAttr+0xe4>)
    e95c:	3254      	adds	r2, #84	; 0x54
    e95e:	e7c8      	b.n	e8f2 <RADIO_GetAttr+0x66>
    e960:	4a03      	ldr	r2, [pc, #12]	; (e970 <RADIO_GetAttr+0xe4>)
    e962:	3256      	adds	r2, #86	; 0x56
    e964:	2100      	movs	r1, #0
    e966:	5e52      	ldrsh	r2, [r2, r1]
    e968:	e7b5      	b.n	e8d6 <RADIO_GetAttr+0x4a>
    e96a:	2005      	movs	r0, #5
    e96c:	e7ad      	b.n	e8ca <RADIO_GetAttr+0x3e>
    e96e:	46c0      	nop			; (mov r8, r8)
    e970:	200017e8 	.word	0x200017e8
    e974:	20001801 	.word	0x20001801
    e978:	00013549 	.word	0x00013549

0000e97c <RADIO_SetAttr>:
    e97c:	b5f0      	push	{r4, r5, r6, r7, lr}
    e97e:	4b77      	ldr	r3, [pc, #476]	; (eb5c <RADIO_SetAttr+0x1e0>)
    e980:	b085      	sub	sp, #20
    e982:	0006      	movs	r6, r0
    e984:	000d      	movs	r5, r1
    e986:	4798      	blx	r3
    e988:	2404      	movs	r4, #4
    e98a:	2801      	cmp	r0, #1
    e98c:	d11a      	bne.n	e9c4 <RADIO_SetAttr+0x48>
    e98e:	2e1d      	cmp	r6, #29
    e990:	d900      	bls.n	e994 <RADIO_SetAttr+0x18>
    e992:	e0e0      	b.n	eb56 <RADIO_SetAttr+0x1da>
    e994:	0030      	movs	r0, r6
    e996:	f001 fceb 	bl	10370 <__gnu_thumb1_case_uqi>
    e99a:	514d      	.short	0x514d
    e99c:	de6d6965 	.word	0xde6d6965
    e9a0:	8f8b8179 	.word	0x8f8b8179
    e9a4:	a7a49b97 	.word	0xa7a49b97
    e9a8:	bcb3abde 	.word	0xbcb3abde
    e9ac:	de72cdc5 	.word	0xde72cdc5
    e9b0:	dededed5 	.word	0xdededed5
    e9b4:	18dede0f 	.word	0x18dede0f
    e9b8:	2403      	movs	r4, #3
    e9ba:	2d00      	cmp	r5, #0
    e9bc:	d002      	beq.n	e9c4 <RADIO_SetAttr+0x48>
    e9be:	4b68      	ldr	r3, [pc, #416]	; (eb60 <RADIO_SetAttr+0x1e4>)
    e9c0:	611d      	str	r5, [r3, #16]
    e9c2:	2400      	movs	r4, #0
    e9c4:	0020      	movs	r0, r4
    e9c6:	b005      	add	sp, #20
    e9c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e9ca:	796e      	ldrb	r6, [r5, #5]
    e9cc:	2e00      	cmp	r6, #0
    e9ce:	d109      	bne.n	e9e4 <RADIO_SetAttr+0x68>
    e9d0:	4b63      	ldr	r3, [pc, #396]	; (eb60 <RADIO_SetAttr+0x1e4>)
    e9d2:	001a      	movs	r2, r3
    e9d4:	649e      	str	r6, [r3, #72]	; 0x48
    e9d6:	879e      	strh	r6, [r3, #60]	; 0x3c
    e9d8:	87de      	strh	r6, [r3, #62]	; 0x3e
    e9da:	3240      	adds	r2, #64	; 0x40
    e9dc:	3341      	adds	r3, #65	; 0x41
    e9de:	7016      	strb	r6, [r2, #0]
    e9e0:	701e      	strb	r6, [r3, #0]
    e9e2:	e7ee      	b.n	e9c2 <RADIO_SetAttr+0x46>
    e9e4:	882b      	ldrh	r3, [r5, #0]
    e9e6:	2403      	movs	r4, #3
    e9e8:	9301      	str	r3, [sp, #4]
    e9ea:	2b00      	cmp	r3, #0
    e9ec:	d0ea      	beq.n	e9c4 <RADIO_SetAttr+0x48>
    e9ee:	792f      	ldrb	r7, [r5, #4]
    e9f0:	2f00      	cmp	r7, #0
    e9f2:	d0e7      	beq.n	e9c4 <RADIO_SetAttr+0x48>
    e9f4:	20fa      	movs	r0, #250	; 0xfa
    e9f6:	0080      	lsls	r0, r0, #2
    e9f8:	0039      	movs	r1, r7
    e9fa:	4358      	muls	r0, r3
    e9fc:	4b59      	ldr	r3, [pc, #356]	; (eb64 <RADIO_SetAttr+0x1e8>)
    e9fe:	4798      	blx	r3
    ea00:	4b59      	ldr	r3, [pc, #356]	; (eb68 <RADIO_SetAttr+0x1ec>)
    ea02:	4798      	blx	r3
    ea04:	4959      	ldr	r1, [pc, #356]	; (eb6c <RADIO_SetAttr+0x1f0>)
    ea06:	9002      	str	r0, [sp, #8]
    ea08:	4b59      	ldr	r3, [pc, #356]	; (eb70 <RADIO_SetAttr+0x1f4>)
    ea0a:	4798      	blx	r3
    ea0c:	9003      	str	r0, [sp, #12]
    ea0e:	2800      	cmp	r0, #0
    ea10:	d1d8      	bne.n	e9c4 <RADIO_SetAttr+0x48>
    ea12:	2302      	movs	r3, #2
    ea14:	5eed      	ldrsh	r5, [r5, r3]
    ea16:	9802      	ldr	r0, [sp, #8]
    ea18:	4b56      	ldr	r3, [pc, #344]	; (eb74 <RADIO_SetAttr+0x1f8>)
    ea1a:	4798      	blx	r3
    ea1c:	466b      	mov	r3, sp
    ea1e:	4c50      	ldr	r4, [pc, #320]	; (eb60 <RADIO_SetAttr+0x1e4>)
    ea20:	889b      	ldrh	r3, [r3, #4]
    ea22:	64a0      	str	r0, [r4, #72]	; 0x48
    ea24:	87a3      	strh	r3, [r4, #60]	; 0x3c
    ea26:	0023      	movs	r3, r4
    ea28:	87e5      	strh	r5, [r4, #62]	; 0x3e
    ea2a:	3340      	adds	r3, #64	; 0x40
    ea2c:	3441      	adds	r4, #65	; 0x41
    ea2e:	701f      	strb	r7, [r3, #0]
    ea30:	7026      	strb	r6, [r4, #0]
    ea32:	e7c6      	b.n	e9c2 <RADIO_SetAttr+0x46>
    ea34:	782a      	ldrb	r2, [r5, #0]
    ea36:	4b4a      	ldr	r3, [pc, #296]	; (eb60 <RADIO_SetAttr+0x1e4>)
    ea38:	761a      	strb	r2, [r3, #24]
    ea3a:	e7c2      	b.n	e9c2 <RADIO_SetAttr+0x46>
    ea3c:	4a4e      	ldr	r2, [pc, #312]	; (eb78 <RADIO_SetAttr+0x1fc>)
    ea3e:	682b      	ldr	r3, [r5, #0]
    ea40:	1899      	adds	r1, r3, r2
    ea42:	4a4e      	ldr	r2, [pc, #312]	; (eb7c <RADIO_SetAttr+0x200>)
    ea44:	4291      	cmp	r1, r2
    ea46:	d90a      	bls.n	ea5e <RADIO_SetAttr+0xe2>
    ea48:	4a4d      	ldr	r2, [pc, #308]	; (eb80 <RADIO_SetAttr+0x204>)
    ea4a:	494e      	ldr	r1, [pc, #312]	; (eb84 <RADIO_SetAttr+0x208>)
    ea4c:	189a      	adds	r2, r3, r2
    ea4e:	428a      	cmp	r2, r1
    ea50:	d905      	bls.n	ea5e <RADIO_SetAttr+0xe2>
    ea52:	4a4d      	ldr	r2, [pc, #308]	; (eb88 <RADIO_SetAttr+0x20c>)
    ea54:	494d      	ldr	r1, [pc, #308]	; (eb8c <RADIO_SetAttr+0x210>)
    ea56:	189a      	adds	r2, r3, r2
    ea58:	2405      	movs	r4, #5
    ea5a:	428a      	cmp	r2, r1
    ea5c:	d8b2      	bhi.n	e9c4 <RADIO_SetAttr+0x48>
    ea5e:	4a40      	ldr	r2, [pc, #256]	; (eb60 <RADIO_SetAttr+0x1e4>)
    ea60:	6013      	str	r3, [r2, #0]
    ea62:	e7ae      	b.n	e9c2 <RADIO_SetAttr+0x46>
    ea64:	682a      	ldr	r2, [r5, #0]
    ea66:	4b3e      	ldr	r3, [pc, #248]	; (eb60 <RADIO_SetAttr+0x1e4>)
    ea68:	605a      	str	r2, [r3, #4]
    ea6a:	e7aa      	b.n	e9c2 <RADIO_SetAttr+0x46>
    ea6c:	882a      	ldrh	r2, [r5, #0]
    ea6e:	4b3c      	ldr	r3, [pc, #240]	; (eb60 <RADIO_SetAttr+0x1e4>)
    ea70:	829a      	strh	r2, [r3, #20]
    ea72:	e7a6      	b.n	e9c2 <RADIO_SetAttr+0x46>
    ea74:	4b3a      	ldr	r3, [pc, #232]	; (eb60 <RADIO_SetAttr+0x1e4>)
    ea76:	782a      	ldrb	r2, [r5, #0]
    ea78:	3303      	adds	r3, #3
    ea7a:	77da      	strb	r2, [r3, #31]
    ea7c:	e7a1      	b.n	e9c2 <RADIO_SetAttr+0x46>
    ea7e:	782a      	ldrb	r2, [r5, #0]
    ea80:	2405      	movs	r4, #5
    ea82:	2a01      	cmp	r2, #1
    ea84:	d89e      	bhi.n	e9c4 <RADIO_SetAttr+0x48>
    ea86:	4b36      	ldr	r3, [pc, #216]	; (eb60 <RADIO_SetAttr+0x1e4>)
    ea88:	3304      	adds	r3, #4
    ea8a:	e7f6      	b.n	ea7a <RADIO_SetAttr+0xfe>
    ea8c:	782a      	ldrb	r2, [r5, #0]
    ea8e:	2405      	movs	r4, #5
    ea90:	2a01      	cmp	r2, #1
    ea92:	d900      	bls.n	ea96 <RADIO_SetAttr+0x11a>
    ea94:	e796      	b.n	e9c4 <RADIO_SetAttr+0x48>
    ea96:	4b32      	ldr	r3, [pc, #200]	; (eb60 <RADIO_SetAttr+0x1e4>)
    ea98:	3306      	adds	r3, #6
    ea9a:	e7ee      	b.n	ea7a <RADIO_SetAttr+0xfe>
    ea9c:	782a      	ldrb	r2, [r5, #0]
    ea9e:	2405      	movs	r4, #5
    eaa0:	1fd3      	subs	r3, r2, #7
    eaa2:	2b02      	cmp	r3, #2
    eaa4:	d900      	bls.n	eaa8 <RADIO_SetAttr+0x12c>
    eaa6:	e78d      	b.n	e9c4 <RADIO_SetAttr+0x48>
    eaa8:	4b2d      	ldr	r3, [pc, #180]	; (eb60 <RADIO_SetAttr+0x1e4>)
    eaaa:	3336      	adds	r3, #54	; 0x36
    eaac:	701a      	strb	r2, [r3, #0]
    eaae:	e788      	b.n	e9c2 <RADIO_SetAttr+0x46>
    eab0:	4b2b      	ldr	r3, [pc, #172]	; (eb60 <RADIO_SetAttr+0x1e4>)
    eab2:	782a      	ldrb	r2, [r5, #0]
    eab4:	3305      	adds	r3, #5
    eab6:	e7e0      	b.n	ea7a <RADIO_SetAttr+0xfe>
    eab8:	782a      	ldrb	r2, [r5, #0]
    eaba:	2405      	movs	r4, #5
    eabc:	2a01      	cmp	r2, #1
    eabe:	d900      	bls.n	eac2 <RADIO_SetAttr+0x146>
    eac0:	e780      	b.n	e9c4 <RADIO_SetAttr+0x48>
    eac2:	4b27      	ldr	r3, [pc, #156]	; (eb60 <RADIO_SetAttr+0x1e4>)
    eac4:	3334      	adds	r3, #52	; 0x34
    eac6:	e7f1      	b.n	eaac <RADIO_SetAttr+0x130>
    eac8:	882a      	ldrh	r2, [r5, #0]
    eaca:	4b25      	ldr	r3, [pc, #148]	; (eb60 <RADIO_SetAttr+0x1e4>)
    eacc:	82da      	strh	r2, [r3, #22]
    eace:	e778      	b.n	e9c2 <RADIO_SetAttr+0x46>
    ead0:	782a      	ldrb	r2, [r5, #0]
    ead2:	2405      	movs	r4, #5
    ead4:	1e53      	subs	r3, r2, #1
    ead6:	2b03      	cmp	r3, #3
    ead8:	d900      	bls.n	eadc <RADIO_SetAttr+0x160>
    eada:	e773      	b.n	e9c4 <RADIO_SetAttr+0x48>
    eadc:	4b20      	ldr	r3, [pc, #128]	; (eb60 <RADIO_SetAttr+0x1e4>)
    eade:	3333      	adds	r3, #51	; 0x33
    eae0:	e7e4      	b.n	eaac <RADIO_SetAttr+0x130>
    eae2:	4b1f      	ldr	r3, [pc, #124]	; (eb60 <RADIO_SetAttr+0x1e4>)
    eae4:	682a      	ldr	r2, [r5, #0]
    eae6:	60da      	str	r2, [r3, #12]
    eae8:	682a      	ldr	r2, [r5, #0]
    eaea:	4b1d      	ldr	r3, [pc, #116]	; (eb60 <RADIO_SetAttr+0x1e4>)
    eaec:	609a      	str	r2, [r3, #8]
    eaee:	e768      	b.n	e9c2 <RADIO_SetAttr+0x46>
    eaf0:	782a      	ldrb	r2, [r5, #0]
    eaf2:	2405      	movs	r4, #5
    eaf4:	2a03      	cmp	r2, #3
    eaf6:	d900      	bls.n	eafa <RADIO_SetAttr+0x17e>
    eaf8:	e764      	b.n	e9c4 <RADIO_SetAttr+0x48>
    eafa:	4b19      	ldr	r3, [pc, #100]	; (eb60 <RADIO_SetAttr+0x1e4>)
    eafc:	3337      	adds	r3, #55	; 0x37
    eafe:	e7d5      	b.n	eaac <RADIO_SetAttr+0x130>
    eb00:	782a      	ldrb	r2, [r5, #0]
    eb02:	2405      	movs	r4, #5
    eb04:	1e53      	subs	r3, r2, #1
    eb06:	2b16      	cmp	r3, #22
    eb08:	d900      	bls.n	eb0c <RADIO_SetAttr+0x190>
    eb0a:	e75b      	b.n	e9c4 <RADIO_SetAttr+0x48>
    eb0c:	4b14      	ldr	r3, [pc, #80]	; (eb60 <RADIO_SetAttr+0x1e4>)
    eb0e:	3338      	adds	r3, #56	; 0x38
    eb10:	e7cc      	b.n	eaac <RADIO_SetAttr+0x130>
    eb12:	782a      	ldrb	r2, [r5, #0]
    eb14:	2405      	movs	r4, #5
    eb16:	1e53      	subs	r3, r2, #1
    eb18:	2b16      	cmp	r3, #22
    eb1a:	d900      	bls.n	eb1e <RADIO_SetAttr+0x1a2>
    eb1c:	e752      	b.n	e9c4 <RADIO_SetAttr+0x48>
    eb1e:	4b10      	ldr	r3, [pc, #64]	; (eb60 <RADIO_SetAttr+0x1e4>)
    eb20:	3339      	adds	r3, #57	; 0x39
    eb22:	e7c3      	b.n	eaac <RADIO_SetAttr+0x130>
    eb24:	4b0e      	ldr	r3, [pc, #56]	; (eb60 <RADIO_SetAttr+0x1e4>)
    eb26:	0029      	movs	r1, r5
    eb28:	3302      	adds	r3, #2
    eb2a:	7fda      	ldrb	r2, [r3, #31]
    eb2c:	4818      	ldr	r0, [pc, #96]	; (eb90 <RADIO_SetAttr+0x214>)
    eb2e:	4b19      	ldr	r3, [pc, #100]	; (eb94 <RADIO_SetAttr+0x218>)
    eb30:	4798      	blx	r3
    eb32:	e746      	b.n	e9c2 <RADIO_SetAttr+0x46>
    eb34:	782b      	ldrb	r3, [r5, #0]
    eb36:	1c1a      	adds	r2, r3, #0
    eb38:	2b08      	cmp	r3, #8
    eb3a:	d900      	bls.n	eb3e <RADIO_SetAttr+0x1c2>
    eb3c:	2208      	movs	r2, #8
    eb3e:	4b08      	ldr	r3, [pc, #32]	; (eb60 <RADIO_SetAttr+0x1e4>)
    eb40:	3302      	adds	r3, #2
    eb42:	e79a      	b.n	ea7a <RADIO_SetAttr+0xfe>
    eb44:	2405      	movs	r4, #5
    eb46:	782a      	ldrb	r2, [r5, #0]
    eb48:	1fd3      	subs	r3, r2, #7
    eb4a:	42a3      	cmp	r3, r4
    eb4c:	d900      	bls.n	eb50 <RADIO_SetAttr+0x1d4>
    eb4e:	e739      	b.n	e9c4 <RADIO_SetAttr+0x48>
    eb50:	4b03      	ldr	r3, [pc, #12]	; (eb60 <RADIO_SetAttr+0x1e4>)
    eb52:	3335      	adds	r3, #53	; 0x35
    eb54:	e7aa      	b.n	eaac <RADIO_SetAttr+0x130>
    eb56:	2405      	movs	r4, #5
    eb58:	e734      	b.n	e9c4 <RADIO_SetAttr+0x48>
    eb5a:	46c0      	nop			; (mov r8, r8)
    eb5c:	0000f2b1 	.word	0x0000f2b1
    eb60:	200017e8 	.word	0x200017e8
    eb64:	000104ad 	.word	0x000104ad
    eb68:	00011639 	.word	0x00011639
    eb6c:	43fa0000 	.word	0x43fa0000
    eb70:	000106a9 	.word	0x000106a9
    eb74:	0001078d 	.word	0x0001078d
    eb78:	f7d58bc0 	.word	0xf7d58bc0
    eb7c:	0243d580 	.word	0x0243d580
    eb80:	e78fe580 	.word	0xe78fe580
    eb84:	06dac2c0 	.word	0x06dac2c0
    eb88:	cc9eec80 	.word	0xcc9eec80
    eb8c:	096ae380 	.word	0x096ae380
    eb90:	20001801 	.word	0x20001801
    eb94:	00013549 	.word	0x00013549

0000eb98 <RADIO_Init>:
    eb98:	b510      	push	{r4, lr}
    eb9a:	4b0c      	ldr	r3, [pc, #48]	; (ebcc <RADIO_Init+0x34>)
    eb9c:	4798      	blx	r3
    eb9e:	4b0c      	ldr	r3, [pc, #48]	; (ebd0 <RADIO_Init+0x38>)
    eba0:	201f      	movs	r0, #31
    eba2:	4798      	blx	r3
    eba4:	4c0b      	ldr	r4, [pc, #44]	; (ebd4 <RADIO_Init+0x3c>)
    eba6:	490c      	ldr	r1, [pc, #48]	; (ebd8 <RADIO_Init+0x40>)
    eba8:	2001      	movs	r0, #1
    ebaa:	47a0      	blx	r4
    ebac:	490b      	ldr	r1, [pc, #44]	; (ebdc <RADIO_Init+0x44>)
    ebae:	2002      	movs	r0, #2
    ebb0:	47a0      	blx	r4
    ebb2:	490b      	ldr	r1, [pc, #44]	; (ebe0 <RADIO_Init+0x48>)
    ebb4:	2004      	movs	r0, #4
    ebb6:	47a0      	blx	r4
    ebb8:	490a      	ldr	r1, [pc, #40]	; (ebe4 <RADIO_Init+0x4c>)
    ebba:	2008      	movs	r0, #8
    ebbc:	47a0      	blx	r4
    ebbe:	490a      	ldr	r1, [pc, #40]	; (ebe8 <RADIO_Init+0x50>)
    ebc0:	2010      	movs	r0, #16
    ebc2:	47a0      	blx	r4
    ebc4:	4909      	ldr	r1, [pc, #36]	; (ebec <RADIO_Init+0x54>)
    ebc6:	2020      	movs	r0, #32
    ebc8:	47a0      	blx	r4
    ebca:	bd10      	pop	{r4, pc}
    ebcc:	0000f9ad 	.word	0x0000f9ad
    ebd0:	0000f2bd 	.word	0x0000f2bd
    ebd4:	00003ff9 	.word	0x00003ff9
    ebd8:	0000f049 	.word	0x0000f049
    ebdc:	0000f0c1 	.word	0x0000f0c1
    ebe0:	0000f131 	.word	0x0000f131
    ebe4:	0000f181 	.word	0x0000f181
    ebe8:	0000f1a9 	.word	0x0000f1a9
    ebec:	0000f1d1 	.word	0x0000f1d1

0000ebf0 <Radio_WriteFrequency>:
    ebf0:	b570      	push	{r4, r5, r6, lr}
    ebf2:	490d      	ldr	r1, [pc, #52]	; (ec28 <Radio_WriteFrequency+0x38>)
    ebf4:	4d0d      	ldr	r5, [pc, #52]	; (ec2c <Radio_WriteFrequency+0x3c>)
    ebf6:	0006      	movs	r6, r0
    ebf8:	47a8      	blx	r5
    ebfa:	4b0d      	ldr	r3, [pc, #52]	; (ec30 <Radio_WriteFrequency+0x40>)
    ebfc:	0004      	movs	r4, r0
    ebfe:	490a      	ldr	r1, [pc, #40]	; (ec28 <Radio_WriteFrequency+0x38>)
    ec00:	0030      	movs	r0, r6
    ec02:	4798      	blx	r3
    ec04:	0208      	lsls	r0, r1, #8
    ec06:	4908      	ldr	r1, [pc, #32]	; (ec28 <Radio_WriteFrequency+0x38>)
    ec08:	47a8      	blx	r5
    ec0a:	0224      	lsls	r4, r4, #8
    ec0c:	1904      	adds	r4, r0, r4
    ec0e:	0c21      	lsrs	r1, r4, #16
    ec10:	4d08      	ldr	r5, [pc, #32]	; (ec34 <Radio_WriteFrequency+0x44>)
    ec12:	b2c9      	uxtb	r1, r1
    ec14:	2006      	movs	r0, #6
    ec16:	47a8      	blx	r5
    ec18:	0a21      	lsrs	r1, r4, #8
    ec1a:	b2c9      	uxtb	r1, r1
    ec1c:	2007      	movs	r0, #7
    ec1e:	47a8      	blx	r5
    ec20:	b2e1      	uxtb	r1, r4
    ec22:	2008      	movs	r0, #8
    ec24:	47a8      	blx	r5
    ec26:	bd70      	pop	{r4, r5, r6, pc}
    ec28:	00003d09 	.word	0x00003d09
    ec2c:	00010399 	.word	0x00010399
    ec30:	000104a5 	.word	0x000104a5
    ec34:	00003f25 	.word	0x00003f25

0000ec38 <Radio_WriteConfiguration>:
    ec38:	b5f0      	push	{r4, r5, r6, r7, lr}
    ec3a:	4cb0      	ldr	r4, [pc, #704]	; (eefc <Radio_WriteConfiguration+0x2c4>)
    ec3c:	2200      	movs	r2, #0
    ec3e:	0023      	movs	r3, r4
    ec40:	b085      	sub	sp, #20
    ec42:	9002      	str	r0, [sp, #8]
    ec44:	3334      	adds	r3, #52	; 0x34
    ec46:	0010      	movs	r0, r2
    ec48:	7819      	ldrb	r1, [r3, #0]
    ec4a:	4bad      	ldr	r3, [pc, #692]	; (ef00 <Radio_WriteConfiguration+0x2c8>)
    ec4c:	4798      	blx	r3
    ec4e:	4bad      	ldr	r3, [pc, #692]	; (ef04 <Radio_WriteConfiguration+0x2cc>)
    ec50:	6820      	ldr	r0, [r4, #0]
    ec52:	4798      	blx	r3
    ec54:	1ce3      	adds	r3, r4, #3
    ec56:	1d62      	adds	r2, r4, #5
    ec58:	7fdb      	ldrb	r3, [r3, #31]
    ec5a:	7fd2      	ldrb	r2, [r2, #31]
    ec5c:	b25b      	sxtb	r3, r3
    ec5e:	4eaa      	ldr	r6, [pc, #680]	; (ef08 <Radio_WriteConfiguration+0x2d0>)
    ec60:	4daa      	ldr	r5, [pc, #680]	; (ef0c <Radio_WriteConfiguration+0x2d4>)
    ec62:	2a00      	cmp	r2, #0
    ec64:	d000      	beq.n	ec68 <Radio_WriteConfiguration+0x30>
    ec66:	e0fc      	b.n	ee62 <Radio_WriteConfiguration+0x22a>
    ec68:	1c1f      	adds	r7, r3, #0
    ec6a:	2b0f      	cmp	r3, #15
    ec6c:	dc00      	bgt.n	ec70 <Radio_WriteConfiguration+0x38>
    ec6e:	e0ec      	b.n	ee4a <Radio_WriteConfiguration+0x212>
    ec70:	270f      	movs	r7, #15
    ec72:	b27b      	sxtb	r3, r7
    ec74:	204d      	movs	r0, #77	; 0x4d
    ec76:	9301      	str	r3, [sp, #4]
    ec78:	47b0      	blx	r6
    ec7a:	21f8      	movs	r1, #248	; 0xf8
    ec7c:	4008      	ands	r0, r1
    ec7e:	39f4      	subs	r1, #244	; 0xf4
    ec80:	4301      	orrs	r1, r0
    ec82:	204d      	movs	r0, #77	; 0x4d
    ec84:	47a8      	blx	r5
    ec86:	b27b      	sxtb	r3, r7
    ec88:	2b00      	cmp	r3, #0
    ec8a:	db00      	blt.n	ec8e <Radio_WriteConfiguration+0x56>
    ec8c:	e0e4      	b.n	ee58 <Radio_WriteConfiguration+0x220>
    ec8e:	3703      	adds	r7, #3
    ec90:	b2f9      	uxtb	r1, r7
    ec92:	2720      	movs	r7, #32
    ec94:	4339      	orrs	r1, r7
    ec96:	2009      	movs	r0, #9
    ec98:	47a8      	blx	r5
    ec9a:	0023      	movs	r3, r4
    ec9c:	3334      	adds	r3, #52	; 0x34
    ec9e:	781f      	ldrb	r7, [r3, #0]
    eca0:	2f01      	cmp	r7, #1
    eca2:	d000      	beq.n	eca6 <Radio_WriteConfiguration+0x6e>
    eca4:	e144      	b.n	ef30 <Radio_WriteConfiguration+0x2f8>
    eca6:	7e21      	ldrb	r1, [r4, #24]
    eca8:	2039      	movs	r0, #57	; 0x39
    ecaa:	47a8      	blx	r5
    ecac:	4b98      	ldr	r3, [pc, #608]	; (ef10 <Radio_WriteConfiguration+0x2d8>)
    ecae:	201d      	movs	r0, #29
    ecb0:	7819      	ldrb	r1, [r3, #0]
    ecb2:	0023      	movs	r3, r4
    ecb4:	3333      	adds	r3, #51	; 0x33
    ecb6:	781b      	ldrb	r3, [r3, #0]
    ecb8:	0109      	lsls	r1, r1, #4
    ecba:	005b      	lsls	r3, r3, #1
    ecbc:	4319      	orrs	r1, r3
    ecbe:	1de3      	adds	r3, r4, #7
    ecc0:	7fdb      	ldrb	r3, [r3, #31]
    ecc2:	401f      	ands	r7, r3
    ecc4:	4339      	orrs	r1, r7
    ecc6:	b2c9      	uxtb	r1, r1
    ecc8:	47a8      	blx	r5
    ecca:	1d23      	adds	r3, r4, #4
    eccc:	7fd9      	ldrb	r1, [r3, #31]
    ecce:	2304      	movs	r3, #4
    ecd0:	0089      	lsls	r1, r1, #2
    ecd2:	4019      	ands	r1, r3
    ecd4:	0023      	movs	r3, r4
    ecd6:	3335      	adds	r3, #53	; 0x35
    ecd8:	781b      	ldrb	r3, [r3, #0]
    ecda:	201e      	movs	r0, #30
    ecdc:	011b      	lsls	r3, r3, #4
    ecde:	4319      	orrs	r1, r3
    ece0:	9b02      	ldr	r3, [sp, #8]
    ece2:	059b      	lsls	r3, r3, #22
    ece4:	0f9b      	lsrs	r3, r3, #30
    ece6:	4319      	orrs	r1, r3
    ece8:	b2c9      	uxtb	r1, r1
    ecea:	47a8      	blx	r5
    ecec:	2300      	movs	r3, #0
    ecee:	8ae1      	ldrh	r1, [r4, #22]
    ecf0:	4299      	cmp	r1, r3
    ecf2:	d011      	beq.n	ed18 <Radio_WriteConfiguration+0xe0>
    ecf4:	4a86      	ldr	r2, [pc, #536]	; (ef10 <Radio_WriteConfiguration+0x2d8>)
    ecf6:	7812      	ldrb	r2, [r2, #0]
    ecf8:	2a08      	cmp	r2, #8
    ecfa:	d100      	bne.n	ecfe <Radio_WriteConfiguration+0xc6>
    ecfc:	e0e4      	b.n	eec8 <Radio_WriteConfiguration+0x290>
    ecfe:	2a09      	cmp	r2, #9
    ed00:	d100      	bne.n	ed04 <Radio_WriteConfiguration+0xcc>
    ed02:	e0e3      	b.n	eecc <Radio_WriteConfiguration+0x294>
    ed04:	2a07      	cmp	r2, #7
    ed06:	d000      	beq.n	ed0a <Radio_WriteConfiguration+0xd2>
    ed08:	e0e3      	b.n	eed2 <Radio_WriteConfiguration+0x29a>
    ed0a:	337d      	adds	r3, #125	; 0x7d
    ed0c:	4359      	muls	r1, r3
    ed0e:	0023      	movs	r3, r4
    ed10:	3335      	adds	r3, #53	; 0x35
    ed12:	781b      	ldrb	r3, [r3, #0]
    ed14:	40d9      	lsrs	r1, r3
    ed16:	000b      	movs	r3, r1
    ed18:	b2d9      	uxtb	r1, r3
    ed1a:	2024      	movs	r0, #36	; 0x24
    ed1c:	4d7b      	ldr	r5, [pc, #492]	; (ef0c <Radio_WriteConfiguration+0x2d4>)
    ed1e:	47a8      	blx	r5
    ed20:	466b      	mov	r3, sp
    ed22:	201f      	movs	r0, #31
    ed24:	7a19      	ldrb	r1, [r3, #8]
    ed26:	47a8      	blx	r5
    ed28:	2026      	movs	r0, #38	; 0x26
    ed2a:	47b0      	blx	r6
    ed2c:	0023      	movs	r3, r4
    ed2e:	3335      	adds	r3, #53	; 0x35
    ed30:	781b      	ldrb	r3, [r3, #0]
    ed32:	2b0c      	cmp	r3, #12
    ed34:	d105      	bne.n	ed42 <Radio_WriteConfiguration+0x10a>
    ed36:	0023      	movs	r3, r4
    ed38:	3336      	adds	r3, #54	; 0x36
    ed3a:	781b      	ldrb	r3, [r3, #0]
    ed3c:	3b07      	subs	r3, #7
    ed3e:	2b01      	cmp	r3, #1
    ed40:	d906      	bls.n	ed50 <Radio_WriteConfiguration+0x118>
    ed42:	6b62      	ldr	r2, [r4, #52]	; 0x34
    ed44:	4b73      	ldr	r3, [pc, #460]	; (ef14 <Radio_WriteConfiguration+0x2dc>)
    ed46:	4013      	ands	r3, r2
    ed48:	4a73      	ldr	r2, [pc, #460]	; (ef18 <Radio_WriteConfiguration+0x2e0>)
    ed4a:	4293      	cmp	r3, r2
    ed4c:	d000      	beq.n	ed50 <Radio_WriteConfiguration+0x118>
    ed4e:	e0c2      	b.n	eed6 <Radio_WriteConfiguration+0x29e>
    ed50:	2108      	movs	r1, #8
    ed52:	4308      	orrs	r0, r1
    ed54:	b2c0      	uxtb	r0, r0
    ed56:	2104      	movs	r1, #4
    ed58:	4301      	orrs	r1, r0
    ed5a:	2026      	movs	r0, #38	; 0x26
    ed5c:	47a8      	blx	r5
    ed5e:	2031      	movs	r0, #49	; 0x31
    ed60:	47b0      	blx	r6
    ed62:	21f8      	movs	r1, #248	; 0xf8
    ed64:	4008      	ands	r0, r1
    ed66:	39f5      	subs	r1, #245	; 0xf5
    ed68:	4301      	orrs	r1, r0
    ed6a:	2031      	movs	r0, #49	; 0x31
    ed6c:	47a8      	blx	r5
    ed6e:	210a      	movs	r1, #10
    ed70:	2037      	movs	r0, #55	; 0x37
    ed72:	47a8      	blx	r5
    ed74:	0023      	movs	r3, r4
    ed76:	3331      	adds	r3, #49	; 0x31
    ed78:	781b      	ldrb	r3, [r3, #0]
    ed7a:	2b12      	cmp	r3, #18
    ed7c:	d11e      	bne.n	edbc <Radio_WriteConfiguration+0x184>
    ed7e:	0023      	movs	r3, r4
    ed80:	3336      	adds	r3, #54	; 0x36
    ed82:	781b      	ldrb	r3, [r3, #0]
    ed84:	3b07      	subs	r3, #7
    ed86:	2b01      	cmp	r3, #1
    ed88:	d80b      	bhi.n	eda2 <Radio_WriteConfiguration+0x16a>
    ed8a:	2031      	movs	r0, #49	; 0x31
    ed8c:	47b0      	blx	r6
    ed8e:	217f      	movs	r1, #127	; 0x7f
    ed90:	4001      	ands	r1, r0
    ed92:	2031      	movs	r0, #49	; 0x31
    ed94:	47a8      	blx	r5
    ed96:	2140      	movs	r1, #64	; 0x40
    ed98:	202f      	movs	r0, #47	; 0x2f
    ed9a:	47a8      	blx	r5
    ed9c:	2100      	movs	r1, #0
    ed9e:	2030      	movs	r0, #48	; 0x30
    eda0:	47a8      	blx	r5
    eda2:	0023      	movs	r3, r4
    eda4:	3336      	adds	r3, #54	; 0x36
    eda6:	781b      	ldrb	r3, [r3, #0]
    eda8:	2b09      	cmp	r3, #9
    edaa:	d107      	bne.n	edbc <Radio_WriteConfiguration+0x184>
    edac:	2031      	movs	r0, #49	; 0x31
    edae:	47b0      	blx	r6
    edb0:	2180      	movs	r1, #128	; 0x80
    edb2:	4249      	negs	r1, r1
    edb4:	4301      	orrs	r1, r0
    edb6:	b2c9      	uxtb	r1, r1
    edb8:	2031      	movs	r0, #49	; 0x31
    edba:	47a8      	blx	r5
    edbc:	2033      	movs	r0, #51	; 0x33
    edbe:	47b0      	blx	r6
    edc0:	1da3      	adds	r3, r4, #6
    edc2:	7fd9      	ldrb	r1, [r3, #31]
    edc4:	2340      	movs	r3, #64	; 0x40
    edc6:	0189      	lsls	r1, r1, #6
    edc8:	4398      	bics	r0, r3
    edca:	4019      	ands	r1, r3
    edcc:	4301      	orrs	r1, r0
    edce:	b2c9      	uxtb	r1, r1
    edd0:	2033      	movs	r0, #51	; 0x33
    edd2:	47a8      	blx	r5
    edd4:	8aa1      	ldrh	r1, [r4, #20]
    edd6:	2020      	movs	r0, #32
    edd8:	0a09      	lsrs	r1, r1, #8
    edda:	47a8      	blx	r5
    eddc:	7d21      	ldrb	r1, [r4, #20]
    edde:	2021      	movs	r0, #33	; 0x21
    ede0:	47a8      	blx	r5
    ede2:	2100      	movs	r1, #0
    ede4:	200d      	movs	r0, #13
    ede6:	47a8      	blx	r5
    ede8:	2100      	movs	r1, #0
    edea:	200e      	movs	r0, #14
    edec:	47a8      	blx	r5
    edee:	2100      	movs	r1, #0
    edf0:	200f      	movs	r0, #15
    edf2:	47a8      	blx	r5
    edf4:	0023      	movs	r3, r4
    edf6:	3331      	adds	r3, #49	; 0x31
    edf8:	781b      	ldrb	r3, [r3, #0]
    edfa:	2b12      	cmp	r3, #18
    edfc:	d120      	bne.n	ee40 <Radio_WriteConfiguration+0x208>
    edfe:	0023      	movs	r3, r4
    ee00:	3336      	adds	r3, #54	; 0x36
    ee02:	781b      	ldrb	r3, [r3, #0]
    ee04:	2b09      	cmp	r3, #9
    ee06:	d000      	beq.n	ee0a <Radio_WriteConfiguration+0x1d2>
    ee08:	e072      	b.n	eef0 <Radio_WriteConfiguration+0x2b8>
    ee0a:	4a44      	ldr	r2, [pc, #272]	; (ef1c <Radio_WriteConfiguration+0x2e4>)
    ee0c:	6823      	ldr	r3, [r4, #0]
    ee0e:	1899      	adds	r1, r3, r2
    ee10:	4a43      	ldr	r2, [pc, #268]	; (ef20 <Radio_WriteConfiguration+0x2e8>)
    ee12:	4291      	cmp	r1, r2
    ee14:	d862      	bhi.n	eedc <Radio_WriteConfiguration+0x2a4>
    ee16:	2102      	movs	r1, #2
    ee18:	2036      	movs	r0, #54	; 0x36
    ee1a:	47a8      	blx	r5
    ee1c:	2164      	movs	r1, #100	; 0x64
    ee1e:	203a      	movs	r0, #58	; 0x3a
    ee20:	47a8      	blx	r5
    ee22:	0023      	movs	r3, r4
    ee24:	3336      	adds	r3, #54	; 0x36
    ee26:	781b      	ldrb	r3, [r3, #0]
    ee28:	2165      	movs	r1, #101	; 0x65
    ee2a:	203a      	movs	r0, #58	; 0x3a
    ee2c:	2b09      	cmp	r3, #9
    ee2e:	d162      	bne.n	eef6 <Radio_WriteConfiguration+0x2be>
    ee30:	3406      	adds	r4, #6
    ee32:	7fe3      	ldrb	r3, [r4, #31]
    ee34:	2b01      	cmp	r3, #1
    ee36:	d15e      	bne.n	eef6 <Radio_WriteConfiguration+0x2be>
    ee38:	47a8      	blx	r5
    ee3a:	2119      	movs	r1, #25
    ee3c:	203b      	movs	r0, #59	; 0x3b
    ee3e:	47a8      	blx	r5
    ee40:	21ff      	movs	r1, #255	; 0xff
    ee42:	2012      	movs	r0, #18
    ee44:	47a8      	blx	r5
    ee46:	b005      	add	sp, #20
    ee48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ee4a:	b25b      	sxtb	r3, r3
    ee4c:	3303      	adds	r3, #3
    ee4e:	db00      	blt.n	ee52 <Radio_WriteConfiguration+0x21a>
    ee50:	e70f      	b.n	ec72 <Radio_WriteConfiguration+0x3a>
    ee52:	4b34      	ldr	r3, [pc, #208]	; (ef24 <Radio_WriteConfiguration+0x2ec>)
    ee54:	781f      	ldrb	r7, [r3, #0]
    ee56:	e70c      	b.n	ec72 <Radio_WriteConfiguration+0x3a>
    ee58:	2170      	movs	r1, #112	; 0x70
    ee5a:	9b01      	ldr	r3, [sp, #4]
    ee5c:	4319      	orrs	r1, r3
    ee5e:	b2c9      	uxtb	r1, r1
    ee60:	e719      	b.n	ec96 <Radio_WriteConfiguration+0x5e>
    ee62:	2b01      	cmp	r3, #1
    ee64:	dd07      	ble.n	ee76 <Radio_WriteConfiguration+0x23e>
    ee66:	2714      	movs	r7, #20
    ee68:	2b13      	cmp	r3, #19
    ee6a:	dc06      	bgt.n	ee7a <Radio_WriteConfiguration+0x242>
    ee6c:	1c1f      	adds	r7, r3, #0
    ee6e:	2b11      	cmp	r3, #17
    ee70:	dd02      	ble.n	ee78 <Radio_WriteConfiguration+0x240>
    ee72:	2711      	movs	r7, #17
    ee74:	e000      	b.n	ee78 <Radio_WriteConfiguration+0x240>
    ee76:	2702      	movs	r7, #2
    ee78:	b27f      	sxtb	r7, r7
    ee7a:	200b      	movs	r0, #11
    ee7c:	47b0      	blx	r6
    ee7e:	9003      	str	r0, [sp, #12]
    ee80:	204d      	movs	r0, #77	; 0x4d
    ee82:	47b0      	blx	r6
    ee84:	2307      	movs	r3, #7
    ee86:	4398      	bics	r0, r3
    ee88:	b2c1      	uxtb	r1, r0
    ee8a:	2f14      	cmp	r7, #20
    ee8c:	d112      	bne.n	eeb4 <Radio_WriteConfiguration+0x27c>
    ee8e:	4319      	orrs	r1, r3
    ee90:	9b03      	ldr	r3, [sp, #12]
    ee92:	37cb      	adds	r7, #203	; 0xcb
    ee94:	403b      	ands	r3, r7
    ee96:	001f      	movs	r7, r3
    ee98:	230f      	movs	r3, #15
    ee9a:	9301      	str	r3, [sp, #4]
    ee9c:	204d      	movs	r0, #77	; 0x4d
    ee9e:	47a8      	blx	r5
    eea0:	2180      	movs	r1, #128	; 0x80
    eea2:	9b01      	ldr	r3, [sp, #4]
    eea4:	4249      	negs	r1, r1
    eea6:	4319      	orrs	r1, r3
    eea8:	b2c9      	uxtb	r1, r1
    eeaa:	2009      	movs	r0, #9
    eeac:	47a8      	blx	r5
    eeae:	0039      	movs	r1, r7
    eeb0:	200b      	movs	r0, #11
    eeb2:	e6f1      	b.n	ec98 <Radio_WriteConfiguration+0x60>
    eeb4:	3f02      	subs	r7, #2
    eeb6:	b27b      	sxtb	r3, r7
    eeb8:	2720      	movs	r7, #32
    eeba:	2004      	movs	r0, #4
    eebc:	9301      	str	r3, [sp, #4]
    eebe:	9b03      	ldr	r3, [sp, #12]
    eec0:	4301      	orrs	r1, r0
    eec2:	431f      	orrs	r7, r3
    eec4:	b2ff      	uxtb	r7, r7
    eec6:	e7e9      	b.n	ee9c <Radio_WriteConfiguration+0x264>
    eec8:	23fa      	movs	r3, #250	; 0xfa
    eeca:	e71f      	b.n	ed0c <Radio_WriteConfiguration+0xd4>
    eecc:	23fa      	movs	r3, #250	; 0xfa
    eece:	005b      	lsls	r3, r3, #1
    eed0:	e71c      	b.n	ed0c <Radio_WriteConfiguration+0xd4>
    eed2:	0019      	movs	r1, r3
    eed4:	e71b      	b.n	ed0e <Radio_WriteConfiguration+0xd6>
    eed6:	21f7      	movs	r1, #247	; 0xf7
    eed8:	4008      	ands	r0, r1
    eeda:	e73c      	b.n	ed56 <Radio_WriteConfiguration+0x11e>
    eedc:	4a12      	ldr	r2, [pc, #72]	; (ef28 <Radio_WriteConfiguration+0x2f0>)
    eede:	189b      	adds	r3, r3, r2
    eee0:	4a12      	ldr	r2, [pc, #72]	; (ef2c <Radio_WriteConfiguration+0x2f4>)
    eee2:	4293      	cmp	r3, r2
    eee4:	d804      	bhi.n	eef0 <Radio_WriteConfiguration+0x2b8>
    eee6:	2102      	movs	r1, #2
    eee8:	2036      	movs	r0, #54	; 0x36
    eeea:	47a8      	blx	r5
    eeec:	217f      	movs	r1, #127	; 0x7f
    eeee:	e796      	b.n	ee1e <Radio_WriteConfiguration+0x1e6>
    eef0:	2103      	movs	r1, #3
    eef2:	2036      	movs	r0, #54	; 0x36
    eef4:	e794      	b.n	ee20 <Radio_WriteConfiguration+0x1e8>
    eef6:	47a8      	blx	r5
    eef8:	211d      	movs	r1, #29
    eefa:	e79f      	b.n	ee3c <Radio_WriteConfiguration+0x204>
    eefc:	200017e8 	.word	0x200017e8
    ef00:	00008731 	.word	0x00008731
    ef04:	0000ebf1 	.word	0x0000ebf1
    ef08:	00003f4d 	.word	0x00003f4d
    ef0c:	00003f25 	.word	0x00003f25
    ef10:	2000181e 	.word	0x2000181e
    ef14:	00ffff00 	.word	0x00ffff00
    ef18:	00070b00 	.word	0x00070b00
    ef1c:	cc9eec80 	.word	0xcc9eec80
    ef20:	096ae380 	.word	0x096ae380
    ef24:	0001afd0 	.word	0x0001afd0
    ef28:	e78fe580 	.word	0xe78fe580
    ef2c:	06dac2c0 	.word	0x06dac2c0
    ef30:	6863      	ldr	r3, [r4, #4]
    ef32:	492c      	ldr	r1, [pc, #176]	; (efe4 <Radio_WriteConfiguration+0x3ac>)
    ef34:	0218      	lsls	r0, r3, #8
    ef36:	4b2c      	ldr	r3, [pc, #176]	; (efe8 <Radio_WriteConfiguration+0x3b0>)
    ef38:	4798      	blx	r3
    ef3a:	0007      	movs	r7, r0
    ef3c:	0a01      	lsrs	r1, r0, #8
    ef3e:	b2c9      	uxtb	r1, r1
    ef40:	2004      	movs	r0, #4
    ef42:	47a8      	blx	r5
    ef44:	b2f9      	uxtb	r1, r7
    ef46:	2005      	movs	r0, #5
    ef48:	47a8      	blx	r5
    ef4a:	4b27      	ldr	r3, [pc, #156]	; (efe8 <Radio_WriteConfiguration+0x3b0>)
    ef4c:	68a1      	ldr	r1, [r4, #8]
    ef4e:	4827      	ldr	r0, [pc, #156]	; (efec <Radio_WriteConfiguration+0x3b4>)
    ef50:	4798      	blx	r3
    ef52:	0007      	movs	r7, r0
    ef54:	0a01      	lsrs	r1, r0, #8
    ef56:	b2c9      	uxtb	r1, r1
    ef58:	2002      	movs	r0, #2
    ef5a:	47a8      	blx	r5
    ef5c:	b2f9      	uxtb	r1, r7
    ef5e:	2003      	movs	r0, #3
    ef60:	47a8      	blx	r5
    ef62:	2100      	movs	r1, #0
    ef64:	205d      	movs	r0, #93	; 0x5d
    ef66:	47a8      	blx	r5
    ef68:	8aa1      	ldrh	r1, [r4, #20]
    ef6a:	2025      	movs	r0, #37	; 0x25
    ef6c:	0a09      	lsrs	r1, r1, #8
    ef6e:	47a8      	blx	r5
    ef70:	7d21      	ldrb	r1, [r4, #20]
    ef72:	2026      	movs	r0, #38	; 0x26
    ef74:	47a8      	blx	r5
    ef76:	219e      	movs	r1, #158	; 0x9e
    ef78:	200d      	movs	r0, #13
    ef7a:	47a8      	blx	r5
    ef7c:	21bf      	movs	r1, #191	; 0xbf
    ef7e:	2035      	movs	r0, #53	; 0x35
    ef80:	47a8      	blx	r5
    ef82:	200a      	movs	r0, #10
    ef84:	47b0      	blx	r6
    ef86:	0023      	movs	r3, r4
    ef88:	3337      	adds	r3, #55	; 0x37
    ef8a:	7819      	ldrb	r1, [r3, #0]
    ef8c:	2360      	movs	r3, #96	; 0x60
    ef8e:	0149      	lsls	r1, r1, #5
    ef90:	4398      	bics	r0, r3
    ef92:	4301      	orrs	r1, r0
    ef94:	b2c9      	uxtb	r1, r1
    ef96:	200a      	movs	r0, #10
    ef98:	47a8      	blx	r5
    ef9a:	1d23      	adds	r3, r4, #4
    ef9c:	7fdb      	ldrb	r3, [r3, #31]
    ef9e:	21c0      	movs	r1, #192	; 0xc0
    efa0:	2b00      	cmp	r3, #0
    efa2:	d000      	beq.n	efa6 <Radio_WriteConfiguration+0x36e>
    efa4:	3110      	adds	r1, #16
    efa6:	2030      	movs	r0, #48	; 0x30
    efa8:	47a8      	blx	r5
    efaa:	2600      	movs	r6, #0
    efac:	1ca3      	adds	r3, r4, #2
    efae:	7fd9      	ldrb	r1, [r3, #31]
    efb0:	428e      	cmp	r6, r1
    efb2:	d30d      	bcc.n	efd0 <Radio_WriteConfiguration+0x398>
    efb4:	2900      	cmp	r1, #0
    efb6:	d003      	beq.n	efc0 <Radio_WriteConfiguration+0x388>
    efb8:	2310      	movs	r3, #16
    efba:	3901      	subs	r1, #1
    efbc:	4319      	orrs	r1, r3
    efbe:	b2c9      	uxtb	r1, r1
    efc0:	2027      	movs	r0, #39	; 0x27
    efc2:	47a8      	blx	r5
    efc4:	21ff      	movs	r1, #255	; 0xff
    efc6:	203e      	movs	r0, #62	; 0x3e
    efc8:	47a8      	blx	r5
    efca:	21ff      	movs	r1, #255	; 0xff
    efcc:	203f      	movs	r0, #63	; 0x3f
    efce:	e739      	b.n	ee44 <Radio_WriteConfiguration+0x20c>
    efd0:	0030      	movs	r0, r6
    efd2:	19a3      	adds	r3, r4, r6
    efd4:	3028      	adds	r0, #40	; 0x28
    efd6:	7e59      	ldrb	r1, [r3, #25]
    efd8:	b2c0      	uxtb	r0, r0
    efda:	3601      	adds	r6, #1
    efdc:	47a8      	blx	r5
    efde:	b2f6      	uxtb	r6, r6
    efe0:	e7e4      	b.n	efac <Radio_WriteConfiguration+0x374>
    efe2:	46c0      	nop			; (mov r8, r8)
    efe4:	00003d09 	.word	0x00003d09
    efe8:	00010399 	.word	0x00010399
    efec:	01e84800 	.word	0x01e84800

0000eff0 <RADIO_getMappingAndOpmode>:
    eff0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    eff2:	0006      	movs	r6, r0
    eff4:	4d06      	ldr	r5, [pc, #24]	; (f010 <RADIO_getMappingAndOpmode+0x20>)
    eff6:	2040      	movs	r0, #64	; 0x40
    eff8:	001f      	movs	r7, r3
    effa:	0014      	movs	r4, r2
    effc:	9101      	str	r1, [sp, #4]
    effe:	47a8      	blx	r5
    f000:	4004      	ands	r4, r0
    f002:	413c      	asrs	r4, r7
    f004:	2001      	movs	r0, #1
    f006:	7034      	strb	r4, [r6, #0]
    f008:	47a8      	blx	r5
    f00a:	9b01      	ldr	r3, [sp, #4]
    f00c:	7018      	strb	r0, [r3, #0]
    f00e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    f010:	00003f4d 	.word	0x00003f4d

0000f014 <RADIO_UnhandledInterrupt.part.0>:
    f014:	b510      	push	{r4, lr}
    f016:	21ff      	movs	r1, #255	; 0xff
    f018:	2012      	movs	r0, #18
    f01a:	4b01      	ldr	r3, [pc, #4]	; (f020 <RADIO_UnhandledInterrupt.part.0+0xc>)
    f01c:	4798      	blx	r3
    f01e:	bd10      	pop	{r4, pc}
    f020:	00003f25 	.word	0x00003f25

0000f024 <RADIO_UnhandledInterrupt>:
    f024:	b510      	push	{r4, lr}
    f026:	2801      	cmp	r0, #1
    f028:	d102      	bne.n	f030 <RADIO_UnhandledInterrupt+0xc>
    f02a:	4b05      	ldr	r3, [pc, #20]	; (f040 <RADIO_UnhandledInterrupt+0x1c>)
    f02c:	4798      	blx	r3
    f02e:	bd10      	pop	{r4, pc}
    f030:	21ff      	movs	r1, #255	; 0xff
    f032:	203e      	movs	r0, #62	; 0x3e
    f034:	4c03      	ldr	r4, [pc, #12]	; (f044 <RADIO_UnhandledInterrupt+0x20>)
    f036:	47a0      	blx	r4
    f038:	21ff      	movs	r1, #255	; 0xff
    f03a:	203f      	movs	r0, #63	; 0x3f
    f03c:	47a0      	blx	r4
    f03e:	e7f6      	b.n	f02e <RADIO_UnhandledInterrupt+0xa>
    f040:	0000f015 	.word	0x0000f015
    f044:	00003f25 	.word	0x00003f25

0000f048 <RADIO_DIO0>:
    f048:	b573      	push	{r0, r1, r4, r5, r6, lr}
    f04a:	466b      	mov	r3, sp
    f04c:	1ddc      	adds	r4, r3, #7
    f04e:	1d9d      	adds	r5, r3, #6
    f050:	22c0      	movs	r2, #192	; 0xc0
    f052:	2306      	movs	r3, #6
    f054:	0028      	movs	r0, r5
    f056:	0021      	movs	r1, r4
    f058:	4e12      	ldr	r6, [pc, #72]	; (f0a4 <RADIO_DIO0+0x5c>)
    f05a:	47b0      	blx	r6
    f05c:	7823      	ldrb	r3, [r4, #0]
    f05e:	7828      	ldrb	r0, [r5, #0]
    f060:	b25a      	sxtb	r2, r3
    f062:	b2c0      	uxtb	r0, r0
    f064:	2a00      	cmp	r2, #0
    f066:	da0b      	bge.n	f080 <RADIO_DIO0+0x38>
    f068:	2800      	cmp	r0, #0
    f06a:	d004      	beq.n	f076 <RADIO_DIO0+0x2e>
    f06c:	2801      	cmp	r0, #1
    f06e:	d005      	beq.n	f07c <RADIO_DIO0+0x34>
    f070:	4b0d      	ldr	r3, [pc, #52]	; (f0a8 <RADIO_DIO0+0x60>)
    f072:	4798      	blx	r3
    f074:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    f076:	4b0d      	ldr	r3, [pc, #52]	; (f0ac <RADIO_DIO0+0x64>)
    f078:	4798      	blx	r3
    f07a:	e7fb      	b.n	f074 <RADIO_DIO0+0x2c>
    f07c:	4b0c      	ldr	r3, [pc, #48]	; (f0b0 <RADIO_DIO0+0x68>)
    f07e:	e7fb      	b.n	f078 <RADIO_DIO0+0x30>
    f080:	2800      	cmp	r0, #0
    f082:	d10a      	bne.n	f09a <RADIO_DIO0+0x52>
    f084:	2207      	movs	r2, #7
    f086:	4013      	ands	r3, r2
    f088:	7023      	strb	r3, [r4, #0]
    f08a:	2b03      	cmp	r3, #3
    f08c:	d101      	bne.n	f092 <RADIO_DIO0+0x4a>
    f08e:	4b09      	ldr	r3, [pc, #36]	; (f0b4 <RADIO_DIO0+0x6c>)
    f090:	e7f2      	b.n	f078 <RADIO_DIO0+0x30>
    f092:	2b05      	cmp	r3, #5
    f094:	d102      	bne.n	f09c <RADIO_DIO0+0x54>
    f096:	4b08      	ldr	r3, [pc, #32]	; (f0b8 <RADIO_DIO0+0x70>)
    f098:	e7ee      	b.n	f078 <RADIO_DIO0+0x30>
    f09a:	2000      	movs	r0, #0
    f09c:	4b07      	ldr	r3, [pc, #28]	; (f0bc <RADIO_DIO0+0x74>)
    f09e:	4798      	blx	r3
    f0a0:	e7e8      	b.n	f074 <RADIO_DIO0+0x2c>
    f0a2:	46c0      	nop			; (mov r8, r8)
    f0a4:	0000eff1 	.word	0x0000eff1
    f0a8:	0000f015 	.word	0x0000f015
    f0ac:	0000f7cd 	.word	0x0000f7cd
    f0b0:	0000f6d1 	.word	0x0000f6d1
    f0b4:	0000f74d 	.word	0x0000f74d
    f0b8:	0000f849 	.word	0x0000f849
    f0bc:	0000f025 	.word	0x0000f025

0000f0c0 <RADIO_DIO1>:
    f0c0:	b573      	push	{r0, r1, r4, r5, r6, lr}
    f0c2:	466b      	mov	r3, sp
    f0c4:	1ddc      	adds	r4, r3, #7
    f0c6:	1d9d      	adds	r5, r3, #6
    f0c8:	2230      	movs	r2, #48	; 0x30
    f0ca:	2304      	movs	r3, #4
    f0cc:	0021      	movs	r1, r4
    f0ce:	0028      	movs	r0, r5
    f0d0:	4e11      	ldr	r6, [pc, #68]	; (f118 <RADIO_DIO1+0x58>)
    f0d2:	47b0      	blx	r6
    f0d4:	7822      	ldrb	r2, [r4, #0]
    f0d6:	782b      	ldrb	r3, [r5, #0]
    f0d8:	b251      	sxtb	r1, r2
    f0da:	2900      	cmp	r1, #0
    f0dc:	da0c      	bge.n	f0f8 <RADIO_DIO1+0x38>
    f0de:	b2db      	uxtb	r3, r3
    f0e0:	2b00      	cmp	r3, #0
    f0e2:	d004      	beq.n	f0ee <RADIO_DIO1+0x2e>
    f0e4:	2b01      	cmp	r3, #1
    f0e6:	d005      	beq.n	f0f4 <RADIO_DIO1+0x34>
    f0e8:	4b0c      	ldr	r3, [pc, #48]	; (f11c <RADIO_DIO1+0x5c>)
    f0ea:	4798      	blx	r3
    f0ec:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    f0ee:	4b0c      	ldr	r3, [pc, #48]	; (f120 <RADIO_DIO1+0x60>)
    f0f0:	4798      	blx	r3
    f0f2:	e7fb      	b.n	f0ec <RADIO_DIO1+0x2c>
    f0f4:	4b0b      	ldr	r3, [pc, #44]	; (f124 <RADIO_DIO1+0x64>)
    f0f6:	e7fb      	b.n	f0f0 <RADIO_DIO1+0x30>
    f0f8:	2107      	movs	r1, #7
    f0fa:	b2db      	uxtb	r3, r3
    f0fc:	400a      	ands	r2, r1
    f0fe:	7022      	strb	r2, [r4, #0]
    f100:	2b00      	cmp	r3, #0
    f102:	d005      	beq.n	f110 <RADIO_DIO1+0x50>
    f104:	2b01      	cmp	r3, #1
    f106:	d1f1      	bne.n	f0ec <RADIO_DIO1+0x2c>
    f108:	2a03      	cmp	r2, #3
    f10a:	d1ef      	bne.n	f0ec <RADIO_DIO1+0x2c>
    f10c:	4b06      	ldr	r3, [pc, #24]	; (f128 <RADIO_DIO1+0x68>)
    f10e:	e7ef      	b.n	f0f0 <RADIO_DIO1+0x30>
    f110:	4b06      	ldr	r3, [pc, #24]	; (f12c <RADIO_DIO1+0x6c>)
    f112:	2a05      	cmp	r2, #5
    f114:	d1ea      	bne.n	f0ec <RADIO_DIO1+0x2c>
    f116:	e7eb      	b.n	f0f0 <RADIO_DIO1+0x30>
    f118:	0000eff1 	.word	0x0000eff1
    f11c:	0000f015 	.word	0x0000f015
    f120:	0000f655 	.word	0x0000f655
    f124:	00008815 	.word	0x00008815
    f128:	0000f47d 	.word	0x0000f47d
    f12c:	0000f3e1 	.word	0x0000f3e1

0000f130 <RADIO_DIO2>:
    f130:	b573      	push	{r0, r1, r4, r5, r6, lr}
    f132:	466b      	mov	r3, sp
    f134:	1ddc      	adds	r4, r3, #7
    f136:	1d9d      	adds	r5, r3, #6
    f138:	220c      	movs	r2, #12
    f13a:	2302      	movs	r3, #2
    f13c:	0021      	movs	r1, r4
    f13e:	0028      	movs	r0, r5
    f140:	4e0b      	ldr	r6, [pc, #44]	; (f170 <RADIO_DIO2+0x40>)
    f142:	47b0      	blx	r6
    f144:	7823      	ldrb	r3, [r4, #0]
    f146:	782a      	ldrb	r2, [r5, #0]
    f148:	b259      	sxtb	r1, r3
    f14a:	2900      	cmp	r1, #0
    f14c:	da05      	bge.n	f15a <RADIO_DIO2+0x2a>
    f14e:	4b09      	ldr	r3, [pc, #36]	; (f174 <RADIO_DIO2+0x44>)
    f150:	2a02      	cmp	r2, #2
    f152:	d90a      	bls.n	f16a <RADIO_DIO2+0x3a>
    f154:	4b08      	ldr	r3, [pc, #32]	; (f178 <RADIO_DIO2+0x48>)
    f156:	4798      	blx	r3
    f158:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    f15a:	2107      	movs	r1, #7
    f15c:	400b      	ands	r3, r1
    f15e:	7023      	strb	r3, [r4, #0]
    f160:	2a03      	cmp	r2, #3
    f162:	d1f9      	bne.n	f158 <RADIO_DIO2+0x28>
    f164:	2b05      	cmp	r3, #5
    f166:	d1f7      	bne.n	f158 <RADIO_DIO2+0x28>
    f168:	4b04      	ldr	r3, [pc, #16]	; (f17c <RADIO_DIO2+0x4c>)
    f16a:	4798      	blx	r3
    f16c:	e7f4      	b.n	f158 <RADIO_DIO2+0x28>
    f16e:	46c0      	nop			; (mov r8, r8)
    f170:	0000eff1 	.word	0x0000eff1
    f174:	00008815 	.word	0x00008815
    f178:	0000f015 	.word	0x0000f015
    f17c:	0000f3b1 	.word	0x0000f3b1

0000f180 <RADIO_DIO3>:
    f180:	b537      	push	{r0, r1, r2, r4, r5, lr}
    f182:	466b      	mov	r3, sp
    f184:	4668      	mov	r0, sp
    f186:	1ddc      	adds	r4, r3, #7
    f188:	2203      	movs	r2, #3
    f18a:	2300      	movs	r3, #0
    f18c:	0021      	movs	r1, r4
    f18e:	3006      	adds	r0, #6
    f190:	4d03      	ldr	r5, [pc, #12]	; (f1a0 <RADIO_DIO3+0x20>)
    f192:	47a8      	blx	r5
    f194:	7823      	ldrb	r3, [r4, #0]
    f196:	2b7f      	cmp	r3, #127	; 0x7f
    f198:	d901      	bls.n	f19e <RADIO_DIO3+0x1e>
    f19a:	4b02      	ldr	r3, [pc, #8]	; (f1a4 <RADIO_DIO3+0x24>)
    f19c:	4798      	blx	r3
    f19e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    f1a0:	0000eff1 	.word	0x0000eff1
    f1a4:	0000f015 	.word	0x0000f015

0000f1a8 <RADIO_DIO4>:
    f1a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    f1aa:	466b      	mov	r3, sp
    f1ac:	4668      	mov	r0, sp
    f1ae:	1ddc      	adds	r4, r3, #7
    f1b0:	2306      	movs	r3, #6
    f1b2:	22c0      	movs	r2, #192	; 0xc0
    f1b4:	18c0      	adds	r0, r0, r3
    f1b6:	0021      	movs	r1, r4
    f1b8:	4d03      	ldr	r5, [pc, #12]	; (f1c8 <RADIO_DIO4+0x20>)
    f1ba:	47a8      	blx	r5
    f1bc:	7823      	ldrb	r3, [r4, #0]
    f1be:	2b7f      	cmp	r3, #127	; 0x7f
    f1c0:	d901      	bls.n	f1c6 <RADIO_DIO4+0x1e>
    f1c2:	4b02      	ldr	r3, [pc, #8]	; (f1cc <RADIO_DIO4+0x24>)
    f1c4:	4798      	blx	r3
    f1c6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    f1c8:	0000eff1 	.word	0x0000eff1
    f1cc:	0000f015 	.word	0x0000f015

0000f1d0 <RADIO_DIO5>:
    f1d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    f1d2:	466b      	mov	r3, sp
    f1d4:	4668      	mov	r0, sp
    f1d6:	1ddc      	adds	r4, r3, #7
    f1d8:	2230      	movs	r2, #48	; 0x30
    f1da:	2304      	movs	r3, #4
    f1dc:	0021      	movs	r1, r4
    f1de:	3006      	adds	r0, #6
    f1e0:	4d03      	ldr	r5, [pc, #12]	; (f1f0 <RADIO_DIO5+0x20>)
    f1e2:	47a8      	blx	r5
    f1e4:	7823      	ldrb	r3, [r4, #0]
    f1e6:	2b7f      	cmp	r3, #127	; 0x7f
    f1e8:	d901      	bls.n	f1ee <RADIO_DIO5+0x1e>
    f1ea:	4b02      	ldr	r3, [pc, #8]	; (f1f4 <RADIO_DIO5+0x24>)
    f1ec:	4798      	blx	r3
    f1ee:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    f1f0:	0000eff1 	.word	0x0000eff1
    f1f4:	0000f015 	.word	0x0000f015

0000f1f8 <radioPostTask>:
    f1f8:	b510      	push	{r4, lr}
    f1fa:	0004      	movs	r4, r0
    f1fc:	4b05      	ldr	r3, [pc, #20]	; (f214 <radioPostTask+0x1c>)
    f1fe:	4798      	blx	r3
    f200:	4b05      	ldr	r3, [pc, #20]	; (f218 <radioPostTask+0x20>)
    f202:	8818      	ldrh	r0, [r3, #0]
    f204:	4320      	orrs	r0, r4
    f206:	8018      	strh	r0, [r3, #0]
    f208:	4b04      	ldr	r3, [pc, #16]	; (f21c <radioPostTask+0x24>)
    f20a:	4798      	blx	r3
    f20c:	2002      	movs	r0, #2
    f20e:	4b04      	ldr	r3, [pc, #16]	; (f220 <radioPostTask+0x28>)
    f210:	4798      	blx	r3
    f212:	bd10      	pop	{r4, pc}
    f214:	0000419d 	.word	0x0000419d
    f218:	20001006 	.word	0x20001006
    f21c:	000041a9 	.word	0x000041a9
    f220:	000086f9 	.word	0x000086f9

0000f224 <radioClearTask>:
    f224:	b510      	push	{r4, lr}
    f226:	0004      	movs	r4, r0
    f228:	4b04      	ldr	r3, [pc, #16]	; (f23c <radioClearTask+0x18>)
    f22a:	4798      	blx	r3
    f22c:	4a04      	ldr	r2, [pc, #16]	; (f240 <radioClearTask+0x1c>)
    f22e:	8813      	ldrh	r3, [r2, #0]
    f230:	43a3      	bics	r3, r4
    f232:	8013      	strh	r3, [r2, #0]
    f234:	4b03      	ldr	r3, [pc, #12]	; (f244 <radioClearTask+0x20>)
    f236:	4798      	blx	r3
    f238:	bd10      	pop	{r4, pc}
    f23a:	46c0      	nop			; (mov r8, r8)
    f23c:	0000419d 	.word	0x0000419d
    f240:	20001006 	.word	0x20001006
    f244:	000041a9 	.word	0x000041a9

0000f248 <RADIO_TaskHandler>:
    f248:	b570      	push	{r4, r5, r6, lr}
    f24a:	2400      	movs	r4, #0
    f24c:	4d10      	ldr	r5, [pc, #64]	; (f290 <RADIO_TaskHandler+0x48>)
    f24e:	2601      	movs	r6, #1
    f250:	882b      	ldrh	r3, [r5, #0]
    f252:	42a3      	cmp	r3, r4
    f254:	d015      	beq.n	f282 <RADIO_TaskHandler+0x3a>
    f256:	882b      	ldrh	r3, [r5, #0]
    f258:	4123      	asrs	r3, r4
    f25a:	4233      	tst	r3, r6
    f25c:	d013      	beq.n	f286 <RADIO_TaskHandler+0x3e>
    f25e:	40a6      	lsls	r6, r4
    f260:	4b0c      	ldr	r3, [pc, #48]	; (f294 <RADIO_TaskHandler+0x4c>)
    f262:	4798      	blx	r3
    f264:	882b      	ldrh	r3, [r5, #0]
    f266:	00a4      	lsls	r4, r4, #2
    f268:	43b3      	bics	r3, r6
    f26a:	802b      	strh	r3, [r5, #0]
    f26c:	4b0a      	ldr	r3, [pc, #40]	; (f298 <RADIO_TaskHandler+0x50>)
    f26e:	4798      	blx	r3
    f270:	4b0a      	ldr	r3, [pc, #40]	; (f29c <RADIO_TaskHandler+0x54>)
    f272:	58e3      	ldr	r3, [r4, r3]
    f274:	4798      	blx	r3
    f276:	882b      	ldrh	r3, [r5, #0]
    f278:	2b00      	cmp	r3, #0
    f27a:	d002      	beq.n	f282 <RADIO_TaskHandler+0x3a>
    f27c:	2002      	movs	r0, #2
    f27e:	4b08      	ldr	r3, [pc, #32]	; (f2a0 <RADIO_TaskHandler+0x58>)
    f280:	4798      	blx	r3
    f282:	2000      	movs	r0, #0
    f284:	bd70      	pop	{r4, r5, r6, pc}
    f286:	3401      	adds	r4, #1
    f288:	2c05      	cmp	r4, #5
    f28a:	d1e4      	bne.n	f256 <RADIO_TaskHandler+0xe>
    f28c:	e7f9      	b.n	f282 <RADIO_TaskHandler+0x3a>
    f28e:	46c0      	nop			; (mov r8, r8)
    f290:	20001006 	.word	0x20001006
    f294:	0000419d 	.word	0x0000419d
    f298:	000041a9 	.word	0x000041a9
    f29c:	0001afd4 	.word	0x0001afd4
    f2a0:	000086f9 	.word	0x000086f9

0000f2a4 <RadioSetState>:
    f2a4:	4b01      	ldr	r3, [pc, #4]	; (f2ac <RadioSetState+0x8>)
    f2a6:	7018      	strb	r0, [r3, #0]
    f2a8:	4770      	bx	lr
    f2aa:	46c0      	nop			; (mov r8, r8)
    f2ac:	20001dd7 	.word	0x20001dd7

0000f2b0 <RADIO_GetState>:
    f2b0:	4b01      	ldr	r3, [pc, #4]	; (f2b8 <RADIO_GetState+0x8>)
    f2b2:	7818      	ldrb	r0, [r3, #0]
    f2b4:	b2c0      	uxtb	r0, r0
    f2b6:	4770      	bx	lr
    f2b8:	20001dd7 	.word	0x20001dd7

0000f2bc <RADIO_SetCallbackBitmask>:
    f2bc:	4a02      	ldr	r2, [pc, #8]	; (f2c8 <RADIO_SetCallbackBitmask+0xc>)
    f2be:	7813      	ldrb	r3, [r2, #0]
    f2c0:	4318      	orrs	r0, r3
    f2c2:	7010      	strb	r0, [r2, #0]
    f2c4:	4770      	bx	lr
    f2c6:	46c0      	nop			; (mov r8, r8)
    f2c8:	20001dd6 	.word	0x20001dd6

0000f2cc <RADIO_Transmit>:
    f2cc:	b570      	push	{r4, r5, r6, lr}
    f2ce:	4d10      	ldr	r5, [pc, #64]	; (f310 <RADIO_Transmit+0x44>)
    f2d0:	0006      	movs	r6, r0
    f2d2:	782b      	ldrb	r3, [r5, #0]
    f2d4:	2004      	movs	r0, #4
    f2d6:	2b01      	cmp	r3, #1
    f2d8:	d118      	bne.n	f30c <RADIO_Transmit+0x40>
    f2da:	4c0e      	ldr	r4, [pc, #56]	; (f314 <RADIO_Transmit+0x48>)
    f2dc:	0023      	movs	r3, r4
    f2de:	332f      	adds	r3, #47	; 0x2f
    f2e0:	7818      	ldrb	r0, [r3, #0]
    f2e2:	4b0d      	ldr	r3, [pc, #52]	; (f318 <RADIO_Transmit+0x4c>)
    f2e4:	4798      	blx	r3
    f2e6:	4b0d      	ldr	r3, [pc, #52]	; (f31c <RADIO_Transmit+0x50>)
    f2e8:	7832      	ldrb	r2, [r6, #0]
    f2ea:	6871      	ldr	r1, [r6, #4]
    f2ec:	701a      	strb	r2, [r3, #0]
    f2ee:	4b0c      	ldr	r3, [pc, #48]	; (f320 <RADIO_Transmit+0x54>)
    f2f0:	3434      	adds	r4, #52	; 0x34
    f2f2:	6019      	str	r1, [r3, #0]
    f2f4:	7821      	ldrb	r1, [r4, #0]
    f2f6:	2302      	movs	r3, #2
    f2f8:	2900      	cmp	r1, #0
    f2fa:	d102      	bne.n	f302 <RADIO_Transmit+0x36>
    f2fc:	0018      	movs	r0, r3
    f2fe:	2a3f      	cmp	r2, #63	; 0x3f
    f300:	d804      	bhi.n	f30c <RADIO_Transmit+0x40>
    f302:	702b      	strb	r3, [r5, #0]
    f304:	2004      	movs	r0, #4
    f306:	4b07      	ldr	r3, [pc, #28]	; (f324 <RADIO_Transmit+0x58>)
    f308:	4798      	blx	r3
    f30a:	2000      	movs	r0, #0
    f30c:	bd70      	pop	{r4, r5, r6, pc}
    f30e:	46c0      	nop			; (mov r8, r8)
    f310:	20001dd7 	.word	0x20001dd7
    f314:	200017e8 	.word	0x200017e8
    f318:	000083d9 	.word	0x000083d9
    f31c:	2000102c 	.word	0x2000102c
    f320:	20001028 	.word	0x20001028
    f324:	0000f1f9 	.word	0x0000f1f9

0000f328 <Radio_FSKTxPayloadHandler>:
    f328:	b570      	push	{r4, r5, r6, lr}
    f32a:	4b1c      	ldr	r3, [pc, #112]	; (f39c <Radio_FSKTxPayloadHandler+0x74>)
    f32c:	000d      	movs	r5, r1
    f32e:	4798      	blx	r3
    f330:	4c1b      	ldr	r4, [pc, #108]	; (f3a0 <Radio_FSKTxPayloadHandler+0x78>)
    f332:	3458      	adds	r4, #88	; 0x58
    f334:	7820      	ldrb	r0, [r4, #0]
    f336:	b2c0      	uxtb	r0, r0
    f338:	2800      	cmp	r0, #0
    f33a:	d112      	bne.n	f362 <Radio_FSKTxPayloadHandler+0x3a>
    f33c:	2d00      	cmp	r5, #0
    f33e:	d007      	beq.n	f350 <Radio_FSKTxPayloadHandler+0x28>
    f340:	4918      	ldr	r1, [pc, #96]	; (f3a4 <Radio_FSKTxPayloadHandler+0x7c>)
    f342:	4b19      	ldr	r3, [pc, #100]	; (f3a8 <Radio_FSKTxPayloadHandler+0x80>)
    f344:	2d3e      	cmp	r5, #62	; 0x3e
    f346:	d806      	bhi.n	f356 <Radio_FSKTxPayloadHandler+0x2e>
    f348:	002a      	movs	r2, r5
    f34a:	6809      	ldr	r1, [r1, #0]
    f34c:	4798      	blx	r3
    f34e:	7025      	strb	r5, [r4, #0]
    f350:	4b16      	ldr	r3, [pc, #88]	; (f3ac <Radio_FSKTxPayloadHandler+0x84>)
    f352:	4798      	blx	r3
    f354:	bd70      	pop	{r4, r5, r6, pc}
    f356:	223f      	movs	r2, #63	; 0x3f
    f358:	6809      	ldr	r1, [r1, #0]
    f35a:	4798      	blx	r3
    f35c:	233f      	movs	r3, #63	; 0x3f
    f35e:	7023      	strb	r3, [r4, #0]
    f360:	e7f6      	b.n	f350 <Radio_FSKTxPayloadHandler+0x28>
    f362:	7823      	ldrb	r3, [r4, #0]
    f364:	429d      	cmp	r5, r3
    f366:	d0f3      	beq.n	f350 <Radio_FSKTxPayloadHandler+0x28>
    f368:	7822      	ldrb	r2, [r4, #0]
    f36a:	480e      	ldr	r0, [pc, #56]	; (f3a4 <Radio_FSKTxPayloadHandler+0x7c>)
    f36c:	1aaa      	subs	r2, r5, r2
    f36e:	b2d2      	uxtb	r2, r2
    f370:	4b0d      	ldr	r3, [pc, #52]	; (f3a8 <Radio_FSKTxPayloadHandler+0x80>)
    f372:	2a3f      	cmp	r2, #63	; 0x3f
    f374:	d807      	bhi.n	f386 <Radio_FSKTxPayloadHandler+0x5e>
    f376:	7826      	ldrb	r6, [r4, #0]
    f378:	7822      	ldrb	r2, [r4, #0]
    f37a:	6801      	ldr	r1, [r0, #0]
    f37c:	1aaa      	subs	r2, r5, r2
    f37e:	b2d2      	uxtb	r2, r2
    f380:	1989      	adds	r1, r1, r6
    f382:	2000      	movs	r0, #0
    f384:	e7e2      	b.n	f34c <Radio_FSKTxPayloadHandler+0x24>
    f386:	7822      	ldrb	r2, [r4, #0]
    f388:	6801      	ldr	r1, [r0, #0]
    f38a:	2000      	movs	r0, #0
    f38c:	1889      	adds	r1, r1, r2
    f38e:	223f      	movs	r2, #63	; 0x3f
    f390:	4798      	blx	r3
    f392:	7823      	ldrb	r3, [r4, #0]
    f394:	333f      	adds	r3, #63	; 0x3f
    f396:	b2db      	uxtb	r3, r3
    f398:	e7e1      	b.n	f35e <Radio_FSKTxPayloadHandler+0x36>
    f39a:	46c0      	nop			; (mov r8, r8)
    f39c:	000001ad 	.word	0x000001ad
    f3a0:	200017e8 	.word	0x200017e8
    f3a4:	20001028 	.word	0x20001028
    f3a8:	00003f79 	.word	0x00003f79
    f3ac:	000001ed 	.word	0x000001ed

0000f3b0 <RADIO_FSKSyncAddr>:
    f3b0:	4b08      	ldr	r3, [pc, #32]	; (f3d4 <RADIO_FSKSyncAddr+0x24>)
    f3b2:	b510      	push	{r4, lr}
    f3b4:	4798      	blx	r3
    f3b6:	4b08      	ldr	r3, [pc, #32]	; (f3d8 <RADIO_FSKSyncAddr+0x28>)
    f3b8:	001a      	movs	r2, r3
    f3ba:	3234      	adds	r2, #52	; 0x34
    f3bc:	7812      	ldrb	r2, [r2, #0]
    f3be:	2a00      	cmp	r2, #0
    f3c0:	d104      	bne.n	f3cc <RADIO_FSKSyncAddr+0x1c>
    f3c2:	0019      	movs	r1, r3
    f3c4:	3358      	adds	r3, #88	; 0x58
    f3c6:	312c      	adds	r1, #44	; 0x2c
    f3c8:	700a      	strb	r2, [r1, #0]
    f3ca:	701a      	strb	r2, [r3, #0]
    f3cc:	4b03      	ldr	r3, [pc, #12]	; (f3dc <RADIO_FSKSyncAddr+0x2c>)
    f3ce:	4798      	blx	r3
    f3d0:	bd10      	pop	{r4, pc}
    f3d2:	46c0      	nop			; (mov r8, r8)
    f3d4:	000001ad 	.word	0x000001ad
    f3d8:	200017e8 	.word	0x200017e8
    f3dc:	000001ed 	.word	0x000001ed

0000f3e0 <RADIO_FSKFifoLevel>:
    f3e0:	b570      	push	{r4, r5, r6, lr}
    f3e2:	4b22      	ldr	r3, [pc, #136]	; (f46c <RADIO_FSKFifoLevel+0x8c>)
    f3e4:	4798      	blx	r3
    f3e6:	4d22      	ldr	r5, [pc, #136]	; (f470 <RADIO_FSKFifoLevel+0x90>)
    f3e8:	002a      	movs	r2, r5
    f3ea:	002b      	movs	r3, r5
    f3ec:	322c      	adds	r2, #44	; 0x2c
    f3ee:	3358      	adds	r3, #88	; 0x58
    f3f0:	7810      	ldrb	r0, [r2, #0]
    f3f2:	7819      	ldrb	r1, [r3, #0]
    f3f4:	4288      	cmp	r0, r1
    f3f6:	d105      	bne.n	f404 <RADIO_FSKFifoLevel+0x24>
    f3f8:	7812      	ldrb	r2, [r2, #0]
    f3fa:	2a00      	cmp	r2, #0
    f3fc:	d002      	beq.n	f404 <RADIO_FSKFifoLevel+0x24>
    f3fe:	781b      	ldrb	r3, [r3, #0]
    f400:	2b00      	cmp	r3, #0
    f402:	d11f      	bne.n	f444 <RADIO_FSKFifoLevel+0x64>
    f404:	0029      	movs	r1, r5
    f406:	312c      	adds	r1, #44	; 0x2c
    f408:	7808      	ldrb	r0, [r1, #0]
    f40a:	b2c0      	uxtb	r0, r0
    f40c:	2800      	cmp	r0, #0
    f40e:	d102      	bne.n	f416 <RADIO_FSKFifoLevel+0x36>
    f410:	2201      	movs	r2, #1
    f412:	4b18      	ldr	r3, [pc, #96]	; (f474 <RADIO_FSKFifoLevel+0x94>)
    f414:	4798      	blx	r3
    f416:	002e      	movs	r6, r5
    f418:	002c      	movs	r4, r5
    f41a:	362c      	adds	r6, #44	; 0x2c
    f41c:	3458      	adds	r4, #88	; 0x58
    f41e:	7833      	ldrb	r3, [r6, #0]
    f420:	7822      	ldrb	r2, [r4, #0]
    f422:	1a9b      	subs	r3, r3, r2
    f424:	b2db      	uxtb	r3, r3
    f426:	2b3e      	cmp	r3, #62	; 0x3e
    f428:	d80f      	bhi.n	f44a <RADIO_FSKFifoLevel+0x6a>
    f42a:	7823      	ldrb	r3, [r4, #0]
    f42c:	7832      	ldrb	r2, [r6, #0]
    f42e:	7821      	ldrb	r1, [r4, #0]
    f430:	2000      	movs	r0, #0
    f432:	1a52      	subs	r2, r2, r1
    f434:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    f436:	b2d2      	uxtb	r2, r2
    f438:	18c9      	adds	r1, r1, r3
    f43a:	4b0e      	ldr	r3, [pc, #56]	; (f474 <RADIO_FSKFifoLevel+0x94>)
    f43c:	4798      	blx	r3
    f43e:	7833      	ldrb	r3, [r6, #0]
    f440:	b2db      	uxtb	r3, r3
    f442:	7023      	strb	r3, [r4, #0]
    f444:	4b0c      	ldr	r3, [pc, #48]	; (f478 <RADIO_FSKFifoLevel+0x98>)
    f446:	4798      	blx	r3
    f448:	bd70      	pop	{r4, r5, r6, pc}
    f44a:	7833      	ldrb	r3, [r6, #0]
    f44c:	7822      	ldrb	r2, [r4, #0]
    f44e:	1a9b      	subs	r3, r3, r2
    f450:	b2db      	uxtb	r3, r3
    f452:	2b3f      	cmp	r3, #63	; 0x3f
    f454:	d9f6      	bls.n	f444 <RADIO_FSKFifoLevel+0x64>
    f456:	7823      	ldrb	r3, [r4, #0]
    f458:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    f45a:	223f      	movs	r2, #63	; 0x3f
    f45c:	18c9      	adds	r1, r1, r3
    f45e:	2000      	movs	r0, #0
    f460:	4b04      	ldr	r3, [pc, #16]	; (f474 <RADIO_FSKFifoLevel+0x94>)
    f462:	4798      	blx	r3
    f464:	7823      	ldrb	r3, [r4, #0]
    f466:	333f      	adds	r3, #63	; 0x3f
    f468:	e7ea      	b.n	f440 <RADIO_FSKFifoLevel+0x60>
    f46a:	46c0      	nop			; (mov r8, r8)
    f46c:	000001ad 	.word	0x000001ad
    f470:	200017e8 	.word	0x200017e8
    f474:	00003fb9 	.word	0x00003fb9
    f478:	000001ed 	.word	0x000001ed

0000f47c <RADIO_FSKFifoEmpty>:
    f47c:	b510      	push	{r4, lr}
    f47e:	4b03      	ldr	r3, [pc, #12]	; (f48c <RADIO_FSKFifoEmpty+0x10>)
    f480:	7819      	ldrb	r1, [r3, #0]
    f482:	4b03      	ldr	r3, [pc, #12]	; (f490 <RADIO_FSKFifoEmpty+0x14>)
    f484:	6818      	ldr	r0, [r3, #0]
    f486:	4b03      	ldr	r3, [pc, #12]	; (f494 <RADIO_FSKFifoEmpty+0x18>)
    f488:	4798      	blx	r3
    f48a:	bd10      	pop	{r4, pc}
    f48c:	2000102c 	.word	0x2000102c
    f490:	20001028 	.word	0x20001028
    f494:	0000f329 	.word	0x0000f329

0000f498 <RADIO_GetData>:
    f498:	4b03      	ldr	r3, [pc, #12]	; (f4a8 <RADIO_GetData+0x10>)
    f49a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    f49c:	332c      	adds	r3, #44	; 0x2c
    f49e:	6002      	str	r2, [r0, #0]
    f4a0:	781b      	ldrb	r3, [r3, #0]
    f4a2:	2000      	movs	r0, #0
    f4a4:	800b      	strh	r3, [r1, #0]
    f4a6:	4770      	bx	lr
    f4a8:	200017e8 	.word	0x200017e8

0000f4ac <Radio_EnableRfControl>:
    f4ac:	b510      	push	{r4, lr}
    f4ae:	4b08      	ldr	r3, [pc, #32]	; (f4d0 <Radio_EnableRfControl+0x24>)
    f4b0:	0001      	movs	r1, r0
    f4b2:	681a      	ldr	r2, [r3, #0]
    f4b4:	4807      	ldr	r0, [pc, #28]	; (f4d4 <Radio_EnableRfControl+0x28>)
    f4b6:	4c08      	ldr	r4, [pc, #32]	; (f4d8 <Radio_EnableRfControl+0x2c>)
    f4b8:	1812      	adds	r2, r2, r0
    f4ba:	2000      	movs	r0, #0
    f4bc:	42a2      	cmp	r2, r4
    f4be:	d804      	bhi.n	f4ca <Radio_EnableRfControl+0x1e>
    f4c0:	3305      	adds	r3, #5
    f4c2:	7fdb      	ldrb	r3, [r3, #31]
    f4c4:	1e58      	subs	r0, r3, #1
    f4c6:	4183      	sbcs	r3, r0
    f4c8:	1c58      	adds	r0, r3, #1
    f4ca:	4b04      	ldr	r3, [pc, #16]	; (f4dc <Radio_EnableRfControl+0x30>)
    f4cc:	4798      	blx	r3
    f4ce:	bd10      	pop	{r4, pc}
    f4d0:	200017e8 	.word	0x200017e8
    f4d4:	cc9eec80 	.word	0xcc9eec80
    f4d8:	096ae380 	.word	0x096ae380
    f4dc:	00004025 	.word	0x00004025

0000f4e0 <RADIO_RxHandler>:
    f4e0:	b573      	push	{r0, r1, r4, r5, r6, lr}
    f4e2:	4b33      	ldr	r3, [pc, #204]	; (f5b0 <RADIO_RxHandler+0xd0>)
    f4e4:	2000      	movs	r0, #0
    f4e6:	4798      	blx	r3
    f4e8:	4e32      	ldr	r6, [pc, #200]	; (f5b4 <RADIO_RxHandler+0xd4>)
    f4ea:	4b33      	ldr	r3, [pc, #204]	; (f5b8 <RADIO_RxHandler+0xd8>)
    f4ec:	8830      	ldrh	r0, [r6, #0]
    f4ee:	2800      	cmp	r0, #0
    f4f0:	d100      	bne.n	f4f4 <RADIO_RxHandler+0x14>
    f4f2:	3004      	adds	r0, #4
    f4f4:	4798      	blx	r3
    f4f6:	4c31      	ldr	r4, [pc, #196]	; (f5bc <RADIO_RxHandler+0xdc>)
    f4f8:	4d31      	ldr	r5, [pc, #196]	; (f5c0 <RADIO_RxHandler+0xe0>)
    f4fa:	0023      	movs	r3, r4
    f4fc:	3334      	adds	r3, #52	; 0x34
    f4fe:	7819      	ldrb	r1, [r3, #0]
    f500:	2901      	cmp	r1, #1
    f502:	d122      	bne.n	f54a <RADIO_RxHandler+0x6a>
    f504:	2022      	movs	r0, #34	; 0x22
    f506:	47a8      	blx	r5
    f508:	2100      	movs	r1, #0
    f50a:	2040      	movs	r0, #64	; 0x40
    f50c:	47a8      	blx	r5
    f50e:	2100      	movs	r1, #0
    f510:	2041      	movs	r0, #65	; 0x41
    f512:	47a8      	blx	r5
    f514:	8832      	ldrh	r2, [r6, #0]
    f516:	4b2b      	ldr	r3, [pc, #172]	; (f5c4 <RADIO_RxHandler+0xe4>)
    f518:	2a00      	cmp	r2, #0
    f51a:	d131      	bne.n	f580 <RADIO_RxHandler+0xa0>
    f51c:	0021      	movs	r1, r4
    f51e:	2005      	movs	r0, #5
    f520:	3134      	adds	r1, #52	; 0x34
    f522:	7809      	ldrb	r1, [r1, #0]
    f524:	4798      	blx	r3
    f526:	68e3      	ldr	r3, [r4, #12]
    f528:	2b00      	cmp	r3, #0
    f52a:	d00c      	beq.n	f546 <RADIO_RxHandler+0x66>
    f52c:	8832      	ldrh	r2, [r6, #0]
    f52e:	2a00      	cmp	r2, #0
    f530:	d009      	beq.n	f546 <RADIO_RxHandler+0x66>
    f532:	21fa      	movs	r1, #250	; 0xfa
    f534:	2200      	movs	r2, #0
    f536:	342f      	adds	r4, #47	; 0x2f
    f538:	0089      	lsls	r1, r1, #2
    f53a:	7820      	ldrb	r0, [r4, #0]
    f53c:	4359      	muls	r1, r3
    f53e:	9200      	str	r2, [sp, #0]
    f540:	4b21      	ldr	r3, [pc, #132]	; (f5c8 <RADIO_RxHandler+0xe8>)
    f542:	4c22      	ldr	r4, [pc, #136]	; (f5cc <RADIO_RxHandler+0xec>)
    f544:	47a0      	blx	r4
    f546:	2000      	movs	r0, #0
    f548:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    f54a:	0023      	movs	r3, r4
    f54c:	3338      	adds	r3, #56	; 0x38
    f54e:	7819      	ldrb	r1, [r3, #0]
    f550:	2012      	movs	r0, #18
    f552:	47a8      	blx	r5
    f554:	0023      	movs	r3, r4
    f556:	3339      	adds	r3, #57	; 0x39
    f558:	7819      	ldrb	r1, [r3, #0]
    f55a:	2013      	movs	r0, #19
    f55c:	47a8      	blx	r5
    f55e:	210c      	movs	r1, #12
    f560:	2040      	movs	r0, #64	; 0x40
    f562:	47a8      	blx	r5
    f564:	2100      	movs	r1, #0
    f566:	2041      	movs	r0, #65	; 0x41
    f568:	47a8      	blx	r5
    f56a:	0022      	movs	r2, r4
    f56c:	2300      	movs	r3, #0
    f56e:	3256      	adds	r2, #86	; 0x56
    f570:	8013      	strh	r3, [r2, #0]
    f572:	0022      	movs	r2, r4
    f574:	322c      	adds	r2, #44	; 0x2c
    f576:	7013      	strb	r3, [r2, #0]
    f578:	0022      	movs	r2, r4
    f57a:	3258      	adds	r2, #88	; 0x58
    f57c:	7013      	strb	r3, [r2, #0]
    f57e:	e7c9      	b.n	f514 <RADIO_RxHandler+0x34>
    f580:	0022      	movs	r2, r4
    f582:	3234      	adds	r2, #52	; 0x34
    f584:	7811      	ldrb	r1, [r2, #0]
    f586:	2200      	movs	r2, #0
    f588:	2901      	cmp	r1, #1
    f58a:	d101      	bne.n	f590 <RADIO_RxHandler+0xb0>
    f58c:	2006      	movs	r0, #6
    f58e:	e7c9      	b.n	f524 <RADIO_RxHandler+0x44>
    f590:	0011      	movs	r1, r2
    f592:	2005      	movs	r0, #5
    f594:	4798      	blx	r3
    f596:	21fa      	movs	r1, #250	; 0xfa
    f598:	8833      	ldrh	r3, [r6, #0]
    f59a:	0089      	lsls	r1, r1, #2
    f59c:	4359      	muls	r1, r3
    f59e:	0023      	movs	r3, r4
    f5a0:	2200      	movs	r2, #0
    f5a2:	332e      	adds	r3, #46	; 0x2e
    f5a4:	7818      	ldrb	r0, [r3, #0]
    f5a6:	4d09      	ldr	r5, [pc, #36]	; (f5cc <RADIO_RxHandler+0xec>)
    f5a8:	9200      	str	r2, [sp, #0]
    f5aa:	4b09      	ldr	r3, [pc, #36]	; (f5d0 <RADIO_RxHandler+0xf0>)
    f5ac:	47a8      	blx	r5
    f5ae:	e7ba      	b.n	f526 <RADIO_RxHandler+0x46>
    f5b0:	0000f4ad 	.word	0x0000f4ad
    f5b4:	20001018 	.word	0x20001018
    f5b8:	0000ec39 	.word	0x0000ec39
    f5bc:	200017e8 	.word	0x200017e8
    f5c0:	00003f25 	.word	0x00003f25
    f5c4:	00008731 	.word	0x00008731
    f5c8:	0000f609 	.word	0x0000f609
    f5cc:	000080cd 	.word	0x000080cd
    f5d0:	0000f699 	.word	0x0000f699

0000f5d4 <Radio_DisableRfControl>:
    f5d4:	b510      	push	{r4, lr}
    f5d6:	4b08      	ldr	r3, [pc, #32]	; (f5f8 <Radio_DisableRfControl+0x24>)
    f5d8:	0001      	movs	r1, r0
    f5da:	681a      	ldr	r2, [r3, #0]
    f5dc:	4807      	ldr	r0, [pc, #28]	; (f5fc <Radio_DisableRfControl+0x28>)
    f5de:	4c08      	ldr	r4, [pc, #32]	; (f600 <Radio_DisableRfControl+0x2c>)
    f5e0:	1812      	adds	r2, r2, r0
    f5e2:	2000      	movs	r0, #0
    f5e4:	42a2      	cmp	r2, r4
    f5e6:	d804      	bhi.n	f5f2 <Radio_DisableRfControl+0x1e>
    f5e8:	3305      	adds	r3, #5
    f5ea:	7fdb      	ldrb	r3, [r3, #31]
    f5ec:	1e58      	subs	r0, r3, #1
    f5ee:	4183      	sbcs	r3, r0
    f5f0:	1c58      	adds	r0, r3, #1
    f5f2:	4b04      	ldr	r3, [pc, #16]	; (f604 <Radio_DisableRfControl+0x30>)
    f5f4:	4798      	blx	r3
    f5f6:	bd10      	pop	{r4, pc}
    f5f8:	200017e8 	.word	0x200017e8
    f5fc:	cc9eec80 	.word	0xcc9eec80
    f600:	096ae380 	.word	0x096ae380
    f604:	0000404d 	.word	0x0000404d

0000f608 <Radio_WatchdogTimeout>:
    f608:	b510      	push	{r4, lr}
    f60a:	4b0e      	ldr	r3, [pc, #56]	; (f644 <Radio_WatchdogTimeout+0x3c>)
    f60c:	781a      	ldrb	r2, [r3, #0]
    f60e:	2a04      	cmp	r2, #4
    f610:	d10b      	bne.n	f62a <Radio_WatchdogTimeout+0x22>
    f612:	2320      	movs	r3, #32
    f614:	4a0c      	ldr	r2, [pc, #48]	; (f648 <Radio_WatchdogTimeout+0x40>)
    f616:	2000      	movs	r0, #0
    f618:	8811      	ldrh	r1, [r2, #0]
    f61a:	430b      	orrs	r3, r1
    f61c:	8013      	strh	r3, [r2, #0]
    f61e:	4b0b      	ldr	r3, [pc, #44]	; (f64c <Radio_WatchdogTimeout+0x44>)
    f620:	4798      	blx	r3
    f622:	2002      	movs	r0, #2
    f624:	4b0a      	ldr	r3, [pc, #40]	; (f650 <Radio_WatchdogTimeout+0x48>)
    f626:	4798      	blx	r3
    f628:	bd10      	pop	{r4, pc}
    f62a:	781b      	ldrb	r3, [r3, #0]
    f62c:	2b02      	cmp	r3, #2
    f62e:	d1fb      	bne.n	f628 <Radio_WatchdogTimeout+0x20>
    f630:	4a05      	ldr	r2, [pc, #20]	; (f648 <Radio_WatchdogTimeout+0x40>)
    f632:	330e      	adds	r3, #14
    f634:	8811      	ldrh	r1, [r2, #0]
    f636:	2001      	movs	r0, #1
    f638:	430b      	orrs	r3, r1
    f63a:	8013      	strh	r3, [r2, #0]
    f63c:	4b03      	ldr	r3, [pc, #12]	; (f64c <Radio_WatchdogTimeout+0x44>)
    f63e:	4798      	blx	r3
    f640:	2001      	movs	r0, #1
    f642:	e7ef      	b.n	f624 <Radio_WatchdogTimeout+0x1c>
    f644:	20001dd7 	.word	0x20001dd7
    f648:	20001dd4 	.word	0x20001dd4
    f64c:	0000f5d5 	.word	0x0000f5d5
    f650:	0000f1f9 	.word	0x0000f1f9

0000f654 <RADIO_RxTimeout>:
    f654:	b510      	push	{r4, lr}
    f656:	4b0a      	ldr	r3, [pc, #40]	; (f680 <RADIO_RxTimeout+0x2c>)
    f658:	332f      	adds	r3, #47	; 0x2f
    f65a:	7818      	ldrb	r0, [r3, #0]
    f65c:	4b09      	ldr	r3, [pc, #36]	; (f684 <RADIO_RxTimeout+0x30>)
    f65e:	4798      	blx	r3
    f660:	2000      	movs	r0, #0
    f662:	4b09      	ldr	r3, [pc, #36]	; (f688 <RADIO_RxTimeout+0x34>)
    f664:	4798      	blx	r3
    f666:	2180      	movs	r1, #128	; 0x80
    f668:	2012      	movs	r0, #18
    f66a:	4b08      	ldr	r3, [pc, #32]	; (f68c <RADIO_RxTimeout+0x38>)
    f66c:	4798      	blx	r3
    f66e:	2340      	movs	r3, #64	; 0x40
    f670:	4a07      	ldr	r2, [pc, #28]	; (f690 <RADIO_RxTimeout+0x3c>)
    f672:	2002      	movs	r0, #2
    f674:	8811      	ldrh	r1, [r2, #0]
    f676:	430b      	orrs	r3, r1
    f678:	8013      	strh	r3, [r2, #0]
    f67a:	4b06      	ldr	r3, [pc, #24]	; (f694 <RADIO_RxTimeout+0x40>)
    f67c:	4798      	blx	r3
    f67e:	bd10      	pop	{r4, pc}
    f680:	200017e8 	.word	0x200017e8
    f684:	000083d9 	.word	0x000083d9
    f688:	0000f5d5 	.word	0x0000f5d5
    f68c:	00003f25 	.word	0x00003f25
    f690:	20001dd4 	.word	0x20001dd4
    f694:	0000f1f9 	.word	0x0000f1f9

0000f698 <Radio_RxFSKTimeout>:
    f698:	b510      	push	{r4, lr}
    f69a:	4b08      	ldr	r3, [pc, #32]	; (f6bc <Radio_RxFSKTimeout+0x24>)
    f69c:	332f      	adds	r3, #47	; 0x2f
    f69e:	7818      	ldrb	r0, [r3, #0]
    f6a0:	4b07      	ldr	r3, [pc, #28]	; (f6c0 <Radio_RxFSKTimeout+0x28>)
    f6a2:	4798      	blx	r3
    f6a4:	2000      	movs	r0, #0
    f6a6:	4b07      	ldr	r3, [pc, #28]	; (f6c4 <Radio_RxFSKTimeout+0x2c>)
    f6a8:	4798      	blx	r3
    f6aa:	2380      	movs	r3, #128	; 0x80
    f6ac:	4a06      	ldr	r2, [pc, #24]	; (f6c8 <Radio_RxFSKTimeout+0x30>)
    f6ae:	2002      	movs	r0, #2
    f6b0:	8811      	ldrh	r1, [r2, #0]
    f6b2:	430b      	orrs	r3, r1
    f6b4:	8013      	strh	r3, [r2, #0]
    f6b6:	4b05      	ldr	r3, [pc, #20]	; (f6cc <Radio_RxFSKTimeout+0x34>)
    f6b8:	4798      	blx	r3
    f6ba:	bd10      	pop	{r4, pc}
    f6bc:	200017e8 	.word	0x200017e8
    f6c0:	000083d9 	.word	0x000083d9
    f6c4:	0000f5d5 	.word	0x0000f5d5
    f6c8:	20001dd4 	.word	0x20001dd4
    f6cc:	0000f1f9 	.word	0x0000f1f9

0000f6d0 <RADIO_TxDone>:
    f6d0:	b570      	push	{r4, r5, r6, lr}
    f6d2:	4b14      	ldr	r3, [pc, #80]	; (f724 <RADIO_TxDone+0x54>)
    f6d4:	332f      	adds	r3, #47	; 0x2f
    f6d6:	7818      	ldrb	r0, [r3, #0]
    f6d8:	4b13      	ldr	r3, [pc, #76]	; (f728 <RADIO_TxDone+0x58>)
    f6da:	4798      	blx	r3
    f6dc:	2001      	movs	r0, #1
    f6de:	4b13      	ldr	r3, [pc, #76]	; (f72c <RADIO_TxDone+0x5c>)
    f6e0:	4798      	blx	r3
    f6e2:	4b13      	ldr	r3, [pc, #76]	; (f730 <RADIO_TxDone+0x60>)
    f6e4:	2108      	movs	r1, #8
    f6e6:	2012      	movs	r0, #18
    f6e8:	4798      	blx	r3
    f6ea:	4b12      	ldr	r3, [pc, #72]	; (f734 <RADIO_TxDone+0x64>)
    f6ec:	781a      	ldrb	r2, [r3, #0]
    f6ee:	4b12      	ldr	r3, [pc, #72]	; (f738 <RADIO_TxDone+0x68>)
    f6f0:	2a02      	cmp	r2, #2
    f6f2:	d002      	beq.n	f6fa <RADIO_TxDone+0x2a>
    f6f4:	881a      	ldrh	r2, [r3, #0]
    f6f6:	0692      	lsls	r2, r2, #26
    f6f8:	d413      	bmi.n	f722 <RADIO_TxDone+0x52>
    f6fa:	2001      	movs	r0, #1
    f6fc:	881a      	ldrh	r2, [r3, #0]
    f6fe:	4302      	orrs	r2, r0
    f700:	801a      	strh	r2, [r3, #0]
    f702:	4b0e      	ldr	r3, [pc, #56]	; (f73c <RADIO_TxDone+0x6c>)
    f704:	4798      	blx	r3
    f706:	4b0e      	ldr	r3, [pc, #56]	; (f740 <RADIO_TxDone+0x70>)
    f708:	4798      	blx	r3
    f70a:	4c0e      	ldr	r4, [pc, #56]	; (f744 <RADIO_TxDone+0x74>)
    f70c:	4d0e      	ldr	r5, [pc, #56]	; (f748 <RADIO_TxDone+0x78>)
    f70e:	6822      	ldr	r2, [r4, #0]
    f710:	6863      	ldr	r3, [r4, #4]
    f712:	1a80      	subs	r0, r0, r2
    f714:	4199      	sbcs	r1, r3
    f716:	22fa      	movs	r2, #250	; 0xfa
    f718:	2300      	movs	r3, #0
    f71a:	0092      	lsls	r2, r2, #2
    f71c:	47a8      	blx	r5
    f71e:	6020      	str	r0, [r4, #0]
    f720:	6061      	str	r1, [r4, #4]
    f722:	bd70      	pop	{r4, r5, r6, pc}
    f724:	200017e8 	.word	0x200017e8
    f728:	000083d9 	.word	0x000083d9
    f72c:	0000f5d5 	.word	0x0000f5d5
    f730:	00003f25 	.word	0x00003f25
    f734:	20001dd7 	.word	0x20001dd7
    f738:	20001dd4 	.word	0x20001dd4
    f73c:	0000f1f9 	.word	0x0000f1f9
    f740:	00008075 	.word	0x00008075
    f744:	20001020 	.word	0x20001020
    f748:	000106f9 	.word	0x000106f9

0000f74c <RADIO_FSKPacketSent>:
    f74c:	b570      	push	{r4, r5, r6, lr}
    f74e:	4b15      	ldr	r3, [pc, #84]	; (f7a4 <RADIO_FSKPacketSent+0x58>)
    f750:	203f      	movs	r0, #63	; 0x3f
    f752:	4798      	blx	r3
    f754:	0703      	lsls	r3, r0, #28
    f756:	d524      	bpl.n	f7a2 <RADIO_FSKPacketSent+0x56>
    f758:	4b13      	ldr	r3, [pc, #76]	; (f7a8 <RADIO_FSKPacketSent+0x5c>)
    f75a:	332f      	adds	r3, #47	; 0x2f
    f75c:	7818      	ldrb	r0, [r3, #0]
    f75e:	4b13      	ldr	r3, [pc, #76]	; (f7ac <RADIO_FSKPacketSent+0x60>)
    f760:	4798      	blx	r3
    f762:	4b13      	ldr	r3, [pc, #76]	; (f7b0 <RADIO_FSKPacketSent+0x64>)
    f764:	2001      	movs	r0, #1
    f766:	4798      	blx	r3
    f768:	4b12      	ldr	r3, [pc, #72]	; (f7b4 <RADIO_FSKPacketSent+0x68>)
    f76a:	4c13      	ldr	r4, [pc, #76]	; (f7b8 <RADIO_FSKPacketSent+0x6c>)
    f76c:	781b      	ldrb	r3, [r3, #0]
    f76e:	2b02      	cmp	r3, #2
    f770:	d002      	beq.n	f778 <RADIO_FSKPacketSent+0x2c>
    f772:	8823      	ldrh	r3, [r4, #0]
    f774:	069b      	lsls	r3, r3, #26
    f776:	d414      	bmi.n	f7a2 <RADIO_FSKPacketSent+0x56>
    f778:	4b10      	ldr	r3, [pc, #64]	; (f7bc <RADIO_FSKPacketSent+0x70>)
    f77a:	4798      	blx	r3
    f77c:	4d10      	ldr	r5, [pc, #64]	; (f7c0 <RADIO_FSKPacketSent+0x74>)
    f77e:	4e11      	ldr	r6, [pc, #68]	; (f7c4 <RADIO_FSKPacketSent+0x78>)
    f780:	682a      	ldr	r2, [r5, #0]
    f782:	686b      	ldr	r3, [r5, #4]
    f784:	1a80      	subs	r0, r0, r2
    f786:	4199      	sbcs	r1, r3
    f788:	22fa      	movs	r2, #250	; 0xfa
    f78a:	2300      	movs	r3, #0
    f78c:	0092      	lsls	r2, r2, #2
    f78e:	47b0      	blx	r6
    f790:	4b0d      	ldr	r3, [pc, #52]	; (f7c8 <RADIO_FSKPacketSent+0x7c>)
    f792:	6028      	str	r0, [r5, #0]
    f794:	6069      	str	r1, [r5, #4]
    f796:	2001      	movs	r0, #1
    f798:	4798      	blx	r3
    f79a:	2304      	movs	r3, #4
    f79c:	8822      	ldrh	r2, [r4, #0]
    f79e:	4313      	orrs	r3, r2
    f7a0:	8023      	strh	r3, [r4, #0]
    f7a2:	bd70      	pop	{r4, r5, r6, pc}
    f7a4:	00003f4d 	.word	0x00003f4d
    f7a8:	200017e8 	.word	0x200017e8
    f7ac:	000083d9 	.word	0x000083d9
    f7b0:	0000f5d5 	.word	0x0000f5d5
    f7b4:	20001dd7 	.word	0x20001dd7
    f7b8:	20001dd4 	.word	0x20001dd4
    f7bc:	00008075 	.word	0x00008075
    f7c0:	20001020 	.word	0x20001020
    f7c4:	000106f9 	.word	0x000106f9
    f7c8:	0000f1f9 	.word	0x0000f1f9

0000f7cc <RADIO_RxDone>:
    f7cc:	b570      	push	{r4, r5, r6, lr}
    f7ce:	2012      	movs	r0, #18
    f7d0:	4e16      	ldr	r6, [pc, #88]	; (f82c <RADIO_RxDone+0x60>)
    f7d2:	47b0      	blx	r6
    f7d4:	4b16      	ldr	r3, [pc, #88]	; (f830 <RADIO_RxDone+0x64>)
    f7d6:	0005      	movs	r5, r0
    f7d8:	2170      	movs	r1, #112	; 0x70
    f7da:	2012      	movs	r0, #18
    f7dc:	4798      	blx	r3
    f7de:	2350      	movs	r3, #80	; 0x50
    f7e0:	402b      	ands	r3, r5
    f7e2:	2b50      	cmp	r3, #80	; 0x50
    f7e4:	d119      	bne.n	f81a <RADIO_RxDone+0x4e>
    f7e6:	4c13      	ldr	r4, [pc, #76]	; (f834 <RADIO_RxDone+0x68>)
    f7e8:	0023      	movs	r3, r4
    f7ea:	332f      	adds	r3, #47	; 0x2f
    f7ec:	7818      	ldrb	r0, [r3, #0]
    f7ee:	4b12      	ldr	r3, [pc, #72]	; (f838 <RADIO_RxDone+0x6c>)
    f7f0:	4798      	blx	r3
    f7f2:	4b12      	ldr	r3, [pc, #72]	; (f83c <RADIO_RxDone+0x70>)
    f7f4:	2000      	movs	r0, #0
    f7f6:	4798      	blx	r3
    f7f8:	3404      	adds	r4, #4
    f7fa:	201c      	movs	r0, #28
    f7fc:	47b0      	blx	r6
    f7fe:	7fe2      	ldrb	r2, [r4, #31]
    f800:	4b0f      	ldr	r3, [pc, #60]	; (f840 <RADIO_RxDone+0x74>)
    f802:	4910      	ldr	r1, [pc, #64]	; (f844 <RADIO_RxDone+0x78>)
    f804:	2a00      	cmp	r2, #0
    f806:	d003      	beq.n	f810 <RADIO_RxDone+0x44>
    f808:	06aa      	lsls	r2, r5, #26
    f80a:	d407      	bmi.n	f81c <RADIO_RxDone+0x50>
    f80c:	0642      	lsls	r2, r0, #25
    f80e:	d505      	bpl.n	f81c <RADIO_RxDone+0x50>
    f810:	2002      	movs	r0, #2
    f812:	881a      	ldrh	r2, [r3, #0]
    f814:	4302      	orrs	r2, r0
    f816:	801a      	strh	r2, [r3, #0]
    f818:	4788      	blx	r1
    f81a:	bd70      	pop	{r4, r5, r6, pc}
    f81c:	2280      	movs	r2, #128	; 0x80
    f81e:	8818      	ldrh	r0, [r3, #0]
    f820:	0052      	lsls	r2, r2, #1
    f822:	4302      	orrs	r2, r0
    f824:	801a      	strh	r2, [r3, #0]
    f826:	2002      	movs	r0, #2
    f828:	e7f6      	b.n	f818 <RADIO_RxDone+0x4c>
    f82a:	46c0      	nop			; (mov r8, r8)
    f82c:	00003f4d 	.word	0x00003f4d
    f830:	00003f25 	.word	0x00003f25
    f834:	200017e8 	.word	0x200017e8
    f838:	000083d9 	.word	0x000083d9
    f83c:	0000f5d5 	.word	0x0000f5d5
    f840:	20001dd4 	.word	0x20001dd4
    f844:	0000f1f9 	.word	0x0000f1f9

0000f848 <RADIO_FSKPayloadReady>:
    f848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f84a:	203f      	movs	r0, #63	; 0x3f
    f84c:	4b39      	ldr	r3, [pc, #228]	; (f934 <RADIO_FSKPayloadReady+0xec>)
    f84e:	4798      	blx	r3
    f850:	0743      	lsls	r3, r0, #29
    f852:	d559      	bpl.n	f908 <RADIO_FSKPayloadReady+0xc0>
    f854:	4c38      	ldr	r4, [pc, #224]	; (f938 <RADIO_FSKPayloadReady+0xf0>)
    f856:	4d39      	ldr	r5, [pc, #228]	; (f93c <RADIO_FSKPayloadReady+0xf4>)
    f858:	1d23      	adds	r3, r4, #4
    f85a:	7fdb      	ldrb	r3, [r3, #31]
    f85c:	2b01      	cmp	r3, #1
    f85e:	d154      	bne.n	f90a <RADIO_FSKPayloadReady+0xc2>
    f860:	2202      	movs	r2, #2
    f862:	4210      	tst	r0, r2
    f864:	d048      	beq.n	f8f8 <RADIO_FSKPayloadReady+0xb0>
    f866:	0023      	movs	r3, r4
    f868:	332f      	adds	r3, #47	; 0x2f
    f86a:	7818      	ldrb	r0, [r3, #0]
    f86c:	4e34      	ldr	r6, [pc, #208]	; (f940 <RADIO_FSKPayloadReady+0xf8>)
    f86e:	47b0      	blx	r6
    f870:	0023      	movs	r3, r4
    f872:	332e      	adds	r3, #46	; 0x2e
    f874:	7818      	ldrb	r0, [r3, #0]
    f876:	47b0      	blx	r6
    f878:	4b32      	ldr	r3, [pc, #200]	; (f944 <RADIO_FSKPayloadReady+0xfc>)
    f87a:	4798      	blx	r3
    f87c:	0022      	movs	r2, r4
    f87e:	0023      	movs	r3, r4
    f880:	322c      	adds	r2, #44	; 0x2c
    f882:	3358      	adds	r3, #88	; 0x58
    f884:	7810      	ldrb	r0, [r2, #0]
    f886:	7819      	ldrb	r1, [r3, #0]
    f888:	4288      	cmp	r0, r1
    f88a:	d105      	bne.n	f898 <RADIO_FSKPayloadReady+0x50>
    f88c:	7812      	ldrb	r2, [r2, #0]
    f88e:	2a00      	cmp	r2, #0
    f890:	d002      	beq.n	f898 <RADIO_FSKPayloadReady+0x50>
    f892:	781b      	ldrb	r3, [r3, #0]
    f894:	2b00      	cmp	r3, #0
    f896:	d118      	bne.n	f8ca <RADIO_FSKPayloadReady+0x82>
    f898:	0021      	movs	r1, r4
    f89a:	312c      	adds	r1, #44	; 0x2c
    f89c:	7808      	ldrb	r0, [r1, #0]
    f89e:	b2c0      	uxtb	r0, r0
    f8a0:	2800      	cmp	r0, #0
    f8a2:	d102      	bne.n	f8aa <RADIO_FSKPayloadReady+0x62>
    f8a4:	2201      	movs	r2, #1
    f8a6:	4b28      	ldr	r3, [pc, #160]	; (f948 <RADIO_FSKPayloadReady+0x100>)
    f8a8:	4798      	blx	r3
    f8aa:	0026      	movs	r6, r4
    f8ac:	0027      	movs	r7, r4
    f8ae:	3658      	adds	r6, #88	; 0x58
    f8b0:	7830      	ldrb	r0, [r6, #0]
    f8b2:	372c      	adds	r7, #44	; 0x2c
    f8b4:	b2c0      	uxtb	r0, r0
    f8b6:	2800      	cmp	r0, #0
    f8b8:	d110      	bne.n	f8dc <RADIO_FSKPayloadReady+0x94>
    f8ba:	783a      	ldrb	r2, [r7, #0]
    f8bc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    f8be:	b2d2      	uxtb	r2, r2
    f8c0:	4b21      	ldr	r3, [pc, #132]	; (f948 <RADIO_FSKPayloadReady+0x100>)
    f8c2:	4798      	blx	r3
    f8c4:	783b      	ldrb	r3, [r7, #0]
    f8c6:	b2db      	uxtb	r3, r3
    f8c8:	7033      	strb	r3, [r6, #0]
    f8ca:	4b20      	ldr	r3, [pc, #128]	; (f94c <RADIO_FSKPayloadReady+0x104>)
    f8cc:	4798      	blx	r3
    f8ce:	4b20      	ldr	r3, [pc, #128]	; (f950 <RADIO_FSKPayloadReady+0x108>)
    f8d0:	2000      	movs	r0, #0
    f8d2:	4798      	blx	r3
    f8d4:	2308      	movs	r3, #8
    f8d6:	882a      	ldrh	r2, [r5, #0]
    f8d8:	4313      	orrs	r3, r2
    f8da:	e011      	b.n	f900 <RADIO_FSKPayloadReady+0xb8>
    f8dc:	783b      	ldrb	r3, [r7, #0]
    f8de:	7832      	ldrb	r2, [r6, #0]
    f8e0:	1a9b      	subs	r3, r3, r2
    f8e2:	2b00      	cmp	r3, #0
    f8e4:	ddf1      	ble.n	f8ca <RADIO_FSKPayloadReady+0x82>
    f8e6:	7833      	ldrb	r3, [r6, #0]
    f8e8:	783a      	ldrb	r2, [r7, #0]
    f8ea:	7831      	ldrb	r1, [r6, #0]
    f8ec:	2000      	movs	r0, #0
    f8ee:	1a52      	subs	r2, r2, r1
    f8f0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    f8f2:	b2d2      	uxtb	r2, r2
    f8f4:	18c9      	adds	r1, r1, r3
    f8f6:	e7e3      	b.n	f8c0 <RADIO_FSKPayloadReady+0x78>
    f8f8:	2380      	movs	r3, #128	; 0x80
    f8fa:	8829      	ldrh	r1, [r5, #0]
    f8fc:	005b      	lsls	r3, r3, #1
    f8fe:	430b      	orrs	r3, r1
    f900:	802b      	strh	r3, [r5, #0]
    f902:	2002      	movs	r0, #2
    f904:	4b13      	ldr	r3, [pc, #76]	; (f954 <RADIO_FSKPayloadReady+0x10c>)
    f906:	4798      	blx	r3
    f908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f90a:	0023      	movs	r3, r4
    f90c:	332f      	adds	r3, #47	; 0x2f
    f90e:	4e0c      	ldr	r6, [pc, #48]	; (f940 <RADIO_FSKPayloadReady+0xf8>)
    f910:	7818      	ldrb	r0, [r3, #0]
    f912:	47b0      	blx	r6
    f914:	0023      	movs	r3, r4
    f916:	332e      	adds	r3, #46	; 0x2e
    f918:	7818      	ldrb	r0, [r3, #0]
    f91a:	47b0      	blx	r6
    f91c:	4e0e      	ldr	r6, [pc, #56]	; (f958 <RADIO_FSKPayloadReady+0x110>)
    f91e:	2201      	movs	r2, #1
    f920:	0031      	movs	r1, r6
    f922:	2000      	movs	r0, #0
    f924:	4f08      	ldr	r7, [pc, #32]	; (f948 <RADIO_FSKPayloadReady+0x100>)
    f926:	47b8      	blx	r7
    f928:	7832      	ldrb	r2, [r6, #0]
    f92a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    f92c:	b2d2      	uxtb	r2, r2
    f92e:	2000      	movs	r0, #0
    f930:	47b8      	blx	r7
    f932:	e7cc      	b.n	f8ce <RADIO_FSKPayloadReady+0x86>
    f934:	00003f4d 	.word	0x00003f4d
    f938:	200017e8 	.word	0x200017e8
    f93c:	20001dd4 	.word	0x20001dd4
    f940:	000083d9 	.word	0x000083d9
    f944:	000001ad 	.word	0x000001ad
    f948:	00003fb9 	.word	0x00003fb9
    f94c:	000001ed 	.word	0x000001ed
    f950:	0000f5d5 	.word	0x0000f5d5
    f954:	0000f1f9 	.word	0x0000f1f9
    f958:	20001814 	.word	0x20001814

0000f95c <Radio_SetClockInput>:
    f95c:	b510      	push	{r4, lr}
    f95e:	4b08      	ldr	r3, [pc, #32]	; (f980 <Radio_SetClockInput+0x24>)
    f960:	3355      	adds	r3, #85	; 0x55
    f962:	781b      	ldrb	r3, [r3, #0]
    f964:	2b00      	cmp	r3, #0
    f966:	d10a      	bne.n	f97e <Radio_SetClockInput+0x22>
    f968:	4b06      	ldr	r3, [pc, #24]	; (f984 <Radio_SetClockInput+0x28>)
    f96a:	204b      	movs	r0, #75	; 0x4b
    f96c:	4798      	blx	r3
    f96e:	2110      	movs	r1, #16
    f970:	4301      	orrs	r1, r0
    f972:	4b05      	ldr	r3, [pc, #20]	; (f988 <Radio_SetClockInput+0x2c>)
    f974:	b2c9      	uxtb	r1, r1
    f976:	204b      	movs	r0, #75	; 0x4b
    f978:	4798      	blx	r3
    f97a:	4b04      	ldr	r3, [pc, #16]	; (f98c <Radio_SetClockInput+0x30>)
    f97c:	4798      	blx	r3
    f97e:	bd10      	pop	{r4, pc}
    f980:	200017e8 	.word	0x200017e8
    f984:	00003f4d 	.word	0x00003f4d
    f988:	00003f25 	.word	0x00003f25
    f98c:	0000406d 	.word	0x0000406d

0000f990 <Radio_ResetClockInput>:
    f990:	b510      	push	{r4, lr}
    f992:	4b04      	ldr	r3, [pc, #16]	; (f9a4 <Radio_ResetClockInput+0x14>)
    f994:	3355      	adds	r3, #85	; 0x55
    f996:	781b      	ldrb	r3, [r3, #0]
    f998:	2b00      	cmp	r3, #0
    f99a:	d101      	bne.n	f9a0 <Radio_ResetClockInput+0x10>
    f99c:	4b02      	ldr	r3, [pc, #8]	; (f9a8 <Radio_ResetClockInput+0x18>)
    f99e:	4798      	blx	r3
    f9a0:	bd10      	pop	{r4, pc}
    f9a2:	46c0      	nop			; (mov r8, r8)
    f9a4:	200017e8 	.word	0x200017e8
    f9a8:	00004089 	.word	0x00004089

0000f9ac <RADIO_InitDefaultAttributes>:
    f9ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f9ae:	2501      	movs	r5, #1
    f9b0:	4b64      	ldr	r3, [pc, #400]	; (fb44 <RADIO_InitDefaultAttributes+0x198>)
    f9b2:	4c65      	ldr	r4, [pc, #404]	; (fb48 <RADIO_InitDefaultAttributes+0x19c>)
    f9b4:	701d      	strb	r5, [r3, #0]
    f9b6:	4b65      	ldr	r3, [pc, #404]	; (fb4c <RADIO_InitDefaultAttributes+0x1a0>)
    f9b8:	2207      	movs	r2, #7
    f9ba:	6023      	str	r3, [r4, #0]
    f9bc:	4b64      	ldr	r3, [pc, #400]	; (fb50 <RADIO_InitDefaultAttributes+0x1a4>)
    f9be:	18a1      	adds	r1, r4, r2
    f9c0:	6063      	str	r3, [r4, #4]
    f9c2:	4b64      	ldr	r3, [pc, #400]	; (fb54 <RADIO_InitDefaultAttributes+0x1a8>)
    f9c4:	0027      	movs	r7, r4
    f9c6:	60a3      	str	r3, [r4, #8]
    f9c8:	0023      	movs	r3, r4
    f9ca:	3334      	adds	r3, #52	; 0x34
    f9cc:	701d      	strb	r5, [r3, #0]
    f9ce:	0023      	movs	r3, r4
    f9d0:	3336      	adds	r3, #54	; 0x36
    f9d2:	701a      	strb	r2, [r3, #0]
    f9d4:	1ce3      	adds	r3, r4, #3
    f9d6:	77dd      	strb	r5, [r3, #31]
    f9d8:	0023      	movs	r3, r4
    f9da:	3333      	adds	r3, #51	; 0x33
    f9dc:	701d      	strb	r5, [r3, #0]
    f9de:	2300      	movs	r3, #0
    f9e0:	77cb      	strb	r3, [r1, #31]
    f9e2:	2108      	movs	r1, #8
    f9e4:	82a1      	strh	r1, [r4, #20]
    f9e6:	0021      	movs	r1, r4
    f9e8:	3135      	adds	r1, #53	; 0x35
    f9ea:	700a      	strb	r2, [r1, #0]
    f9ec:	1d22      	adds	r2, r4, #4
    f9ee:	77d5      	strb	r5, [r2, #31]
    f9f0:	1d62      	adds	r2, r4, #5
    f9f2:	77d3      	strb	r3, [r2, #31]
    f9f4:	1da2      	adds	r2, r4, #6
    f9f6:	77d3      	strb	r3, [r2, #31]
    f9f8:	2194      	movs	r1, #148	; 0x94
    f9fa:	22c1      	movs	r2, #193	; 0xc1
    f9fc:	76a1      	strb	r1, [r4, #26]
    f9fe:	7662      	strb	r2, [r4, #25]
    fa00:	76e2      	strb	r2, [r4, #27]
    fa02:	3991      	subs	r1, #145	; 0x91
    fa04:	1ca2      	adds	r2, r4, #2
    fa06:	77d1      	strb	r1, [r2, #31]
    fa08:	2234      	movs	r2, #52	; 0x34
    fa0a:	7622      	strb	r2, [r4, #24]
    fa0c:	0022      	movs	r2, r4
    fa0e:	317d      	adds	r1, #125	; 0x7d
    fa10:	3232      	adds	r2, #50	; 0x32
    fa12:	7011      	strb	r1, [r2, #0]
    fa14:	4a50      	ldr	r2, [pc, #320]	; (fb58 <RADIO_InitDefaultAttributes+0x1ac>)
    fa16:	397e      	subs	r1, #126	; 0x7e
    fa18:	60e2      	str	r2, [r4, #12]
    fa1a:	0022      	movs	r2, r4
    fa1c:	3237      	adds	r2, #55	; 0x37
    fa1e:	7011      	strb	r1, [r2, #0]
    fa20:	0022      	movs	r2, r4
    fa22:	3109      	adds	r1, #9
    fa24:	3238      	adds	r2, #56	; 0x38
    fa26:	7011      	strb	r1, [r2, #0]
    fa28:	0022      	movs	r2, r4
    fa2a:	3107      	adds	r1, #7
    fa2c:	3239      	adds	r2, #57	; 0x39
    fa2e:	7011      	strb	r1, [r2, #0]
    fa30:	0022      	movs	r2, r4
    fa32:	322c      	adds	r2, #44	; 0x2c
    fa34:	7013      	strb	r3, [r2, #0]
    fa36:	4a49      	ldr	r2, [pc, #292]	; (fb5c <RADIO_InitDefaultAttributes+0x1b0>)
    fa38:	82e3      	strh	r3, [r4, #22]
    fa3a:	62a2      	str	r2, [r4, #40]	; 0x28
    fa3c:	0022      	movs	r2, r4
    fa3e:	324c      	adds	r2, #76	; 0x4c
    fa40:	8013      	strh	r3, [r2, #0]
    fa42:	0022      	movs	r2, r4
    fa44:	324e      	adds	r2, #78	; 0x4e
    fa46:	7013      	strb	r3, [r2, #0]
    fa48:	0022      	movs	r2, r4
    fa4a:	324f      	adds	r2, #79	; 0x4f
    fa4c:	7013      	strb	r3, [r2, #0]
    fa4e:	0022      	movs	r2, r4
    fa50:	3240      	adds	r2, #64	; 0x40
    fa52:	7013      	strb	r3, [r2, #0]
    fa54:	0022      	movs	r2, r4
    fa56:	3241      	adds	r2, #65	; 0x41
    fa58:	7013      	strb	r3, [r2, #0]
    fa5a:	0022      	movs	r2, r4
    fa5c:	3254      	adds	r2, #84	; 0x54
    fa5e:	7013      	strb	r3, [r2, #0]
    fa60:	0022      	movs	r2, r4
    fa62:	3255      	adds	r2, #85	; 0x55
    fa64:	7015      	strb	r5, [r2, #0]
    fa66:	0022      	movs	r2, r4
    fa68:	3258      	adds	r2, #88	; 0x58
    fa6a:	6463      	str	r3, [r4, #68]	; 0x44
    fa6c:	64a3      	str	r3, [r4, #72]	; 0x48
    fa6e:	87a3      	strh	r3, [r4, #60]	; 0x3c
    fa70:	87e3      	strh	r3, [r4, #62]	; 0x3e
    fa72:	7013      	strb	r3, [r2, #0]
    fa74:	3730      	adds	r7, #48	; 0x30
    fa76:	783b      	ldrb	r3, [r7, #0]
    fa78:	2b00      	cmp	r3, #0
    fa7a:	d151      	bne.n	fb20 <RADIO_InitDefaultAttributes+0x174>
    fa7c:	4838      	ldr	r0, [pc, #224]	; (fb60 <RADIO_InitDefaultAttributes+0x1b4>)
    fa7e:	4e39      	ldr	r6, [pc, #228]	; (fb64 <RADIO_InitDefaultAttributes+0x1b8>)
    fa80:	47b0      	blx	r6
    fa82:	2808      	cmp	r0, #8
    fa84:	d149      	bne.n	fb1a <RADIO_InitDefaultAttributes+0x16e>
    fa86:	4838      	ldr	r0, [pc, #224]	; (fb68 <RADIO_InitDefaultAttributes+0x1bc>)
    fa88:	47b0      	blx	r6
    fa8a:	2808      	cmp	r0, #8
    fa8c:	d145      	bne.n	fb1a <RADIO_InitDefaultAttributes+0x16e>
    fa8e:	4837      	ldr	r0, [pc, #220]	; (fb6c <RADIO_InitDefaultAttributes+0x1c0>)
    fa90:	47b0      	blx	r6
    fa92:	2808      	cmp	r0, #8
    fa94:	d141      	bne.n	fb1a <RADIO_InitDefaultAttributes+0x16e>
    fa96:	4836      	ldr	r0, [pc, #216]	; (fb70 <RADIO_InitDefaultAttributes+0x1c4>)
    fa98:	47b0      	blx	r6
    fa9a:	2808      	cmp	r0, #8
    fa9c:	d13d      	bne.n	fb1a <RADIO_InitDefaultAttributes+0x16e>
    fa9e:	703d      	strb	r5, [r7, #0]
    faa0:	4b34      	ldr	r3, [pc, #208]	; (fb74 <RADIO_InitDefaultAttributes+0x1c8>)
    faa2:	4798      	blx	r3
    faa4:	4b34      	ldr	r3, [pc, #208]	; (fb78 <RADIO_InitDefaultAttributes+0x1cc>)
    faa6:	4798      	blx	r3
    faa8:	2800      	cmp	r0, #0
    faaa:	d107      	bne.n	fabc <RADIO_InitDefaultAttributes+0x110>
    faac:	0023      	movs	r3, r4
    faae:	3355      	adds	r3, #85	; 0x55
    fab0:	7018      	strb	r0, [r3, #0]
    fab2:	4b32      	ldr	r3, [pc, #200]	; (fb7c <RADIO_InitDefaultAttributes+0x1d0>)
    fab4:	4798      	blx	r3
    fab6:	0023      	movs	r3, r4
    fab8:	3354      	adds	r3, #84	; 0x54
    faba:	7018      	strb	r0, [r3, #0]
    fabc:	4b30      	ldr	r3, [pc, #192]	; (fb80 <RADIO_InitDefaultAttributes+0x1d4>)
    fabe:	4798      	blx	r3
    fac0:	2201      	movs	r2, #1
    fac2:	2100      	movs	r1, #0
    fac4:	0010      	movs	r0, r2
    fac6:	4f2f      	ldr	r7, [pc, #188]	; (fb84 <RADIO_InitDefaultAttributes+0x1d8>)
    fac8:	47b8      	blx	r7
    faca:	6820      	ldr	r0, [r4, #0]
    facc:	4b2e      	ldr	r3, [pc, #184]	; (fb88 <RADIO_InitDefaultAttributes+0x1dc>)
    face:	4798      	blx	r3
    fad0:	2142      	movs	r1, #66	; 0x42
    fad2:	203b      	movs	r0, #59	; 0x3b
    fad4:	4d2d      	ldr	r5, [pc, #180]	; (fb8c <RADIO_InitDefaultAttributes+0x1e0>)
    fad6:	47a8      	blx	r5
    fad8:	203b      	movs	r0, #59	; 0x3b
    fada:	4b2d      	ldr	r3, [pc, #180]	; (fb90 <RADIO_InitDefaultAttributes+0x1e4>)
    fadc:	4798      	blx	r3
    fade:	2620      	movs	r6, #32
    fae0:	4006      	ands	r6, r0
    fae2:	d1f9      	bne.n	fad8 <RADIO_InitDefaultAttributes+0x12c>
    fae4:	2123      	movs	r1, #35	; 0x23
    fae6:	200c      	movs	r0, #12
    fae8:	47a8      	blx	r5
    faea:	21aa      	movs	r1, #170	; 0xaa
    faec:	201f      	movs	r0, #31
    faee:	47a8      	blx	r5
    faf0:	21ff      	movs	r1, #255	; 0xff
    faf2:	2032      	movs	r0, #50	; 0x32
    faf4:	47a8      	blx	r5
    faf6:	2140      	movs	r1, #64	; 0x40
    faf8:	2031      	movs	r0, #49	; 0x31
    fafa:	47a8      	blx	r5
    fafc:	2201      	movs	r2, #1
    fafe:	0030      	movs	r0, r6
    fb00:	0011      	movs	r1, r2
    fb02:	47b8      	blx	r7
    fb04:	21ff      	movs	r1, #255	; 0xff
    fb06:	2023      	movs	r0, #35	; 0x23
    fb08:	47a8      	blx	r5
    fb0a:	4b21      	ldr	r3, [pc, #132]	; (fb90 <RADIO_InitDefaultAttributes+0x1e4>)
    fb0c:	2042      	movs	r0, #66	; 0x42
    fb0e:	4798      	blx	r3
    fb10:	3431      	adds	r4, #49	; 0x31
    fb12:	4b20      	ldr	r3, [pc, #128]	; (fb94 <RADIO_InitDefaultAttributes+0x1e8>)
    fb14:	7020      	strb	r0, [r4, #0]
    fb16:	4798      	blx	r3
    fb18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fb1a:	4b1f      	ldr	r3, [pc, #124]	; (fb98 <RADIO_InitDefaultAttributes+0x1ec>)
    fb1c:	4798      	blx	r3
    fb1e:	e7bf      	b.n	faa0 <RADIO_InitDefaultAttributes+0xf4>
    fb20:	0023      	movs	r3, r4
    fb22:	332d      	adds	r3, #45	; 0x2d
    fb24:	4d1d      	ldr	r5, [pc, #116]	; (fb9c <RADIO_InitDefaultAttributes+0x1f0>)
    fb26:	7818      	ldrb	r0, [r3, #0]
    fb28:	47a8      	blx	r5
    fb2a:	0023      	movs	r3, r4
    fb2c:	332e      	adds	r3, #46	; 0x2e
    fb2e:	7818      	ldrb	r0, [r3, #0]
    fb30:	47a8      	blx	r5
    fb32:	0023      	movs	r3, r4
    fb34:	332f      	adds	r3, #47	; 0x2f
    fb36:	7818      	ldrb	r0, [r3, #0]
    fb38:	47a8      	blx	r5
    fb3a:	0023      	movs	r3, r4
    fb3c:	3350      	adds	r3, #80	; 0x50
    fb3e:	7818      	ldrb	r0, [r3, #0]
    fb40:	47a8      	blx	r5
    fb42:	e7ad      	b.n	faa0 <RADIO_InitDefaultAttributes+0xf4>
    fb44:	20001dd7 	.word	0x20001dd7
    fb48:	200017e8 	.word	0x200017e8
    fb4c:	33be27a0 	.word	0x33be27a0
    fb50:	000061a8 	.word	0x000061a8
    fb54:	0000c350 	.word	0x0000c350
    fb58:	00003a98 	.word	0x00003a98
    fb5c:	20001cd4 	.word	0x20001cd4
    fb60:	20001815 	.word	0x20001815
    fb64:	00008099 	.word	0x00008099
    fb68:	20001816 	.word	0x20001816
    fb6c:	20001817 	.word	0x20001817
    fb70:	20001838 	.word	0x20001838
    fb74:	00003ee5 	.word	0x00003ee5
    fb78:	00004069 	.word	0x00004069
    fb7c:	00004065 	.word	0x00004065
    fb80:	0000f95d 	.word	0x0000f95d
    fb84:	00008731 	.word	0x00008731
    fb88:	0000ebf1 	.word	0x0000ebf1
    fb8c:	00003f25 	.word	0x00003f25
    fb90:	00003f4d 	.word	0x00003f4d
    fb94:	0000f991 	.word	0x0000f991
    fb98:	00007fdd 	.word	0x00007fdd
    fb9c:	000083d9 	.word	0x000083d9

0000fba0 <RADIO_Receive>:
    fba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fba2:	7803      	ldrb	r3, [r0, #0]
    fba4:	0006      	movs	r6, r0
    fba6:	4d24      	ldr	r5, [pc, #144]	; (fc38 <RADIO_Receive+0x98>)
    fba8:	2b00      	cmp	r3, #0
    fbaa:	d11d      	bne.n	fbe8 <RADIO_Receive+0x48>
    fbac:	782b      	ldrb	r3, [r5, #0]
    fbae:	2004      	movs	r0, #4
    fbb0:	2b01      	cmp	r3, #1
    fbb2:	d118      	bne.n	fbe6 <RADIO_Receive+0x46>
    fbb4:	4c21      	ldr	r4, [pc, #132]	; (fc3c <RADIO_Receive+0x9c>)
    fbb6:	4f22      	ldr	r7, [pc, #136]	; (fc40 <RADIO_Receive+0xa0>)
    fbb8:	0023      	movs	r3, r4
    fbba:	332f      	adds	r3, #47	; 0x2f
    fbbc:	7818      	ldrb	r0, [r3, #0]
    fbbe:	47b8      	blx	r7
    fbc0:	0023      	movs	r3, r4
    fbc2:	3334      	adds	r3, #52	; 0x34
    fbc4:	781b      	ldrb	r3, [r3, #0]
    fbc6:	2b00      	cmp	r3, #0
    fbc8:	d102      	bne.n	fbd0 <RADIO_Receive+0x30>
    fbca:	342e      	adds	r4, #46	; 0x2e
    fbcc:	7820      	ldrb	r0, [r4, #0]
    fbce:	47b8      	blx	r7
    fbd0:	8872      	ldrh	r2, [r6, #2]
    fbd2:	4b1c      	ldr	r3, [pc, #112]	; (fc44 <RADIO_Receive+0xa4>)
    fbd4:	2008      	movs	r0, #8
    fbd6:	801a      	strh	r2, [r3, #0]
    fbd8:	2304      	movs	r3, #4
    fbda:	702b      	strb	r3, [r5, #0]
    fbdc:	4b1a      	ldr	r3, [pc, #104]	; (fc48 <RADIO_Receive+0xa8>)
    fbde:	4798      	blx	r3
    fbe0:	4b1a      	ldr	r3, [pc, #104]	; (fc4c <RADIO_Receive+0xac>)
    fbe2:	4798      	blx	r3
    fbe4:	2000      	movs	r0, #0
    fbe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fbe8:	782b      	ldrb	r3, [r5, #0]
    fbea:	2000      	movs	r0, #0
    fbec:	2b01      	cmp	r3, #1
    fbee:	d0fa      	beq.n	fbe6 <RADIO_Receive+0x46>
    fbf0:	782b      	ldrb	r3, [r5, #0]
    fbf2:	3003      	adds	r0, #3
    fbf4:	2b04      	cmp	r3, #4
    fbf6:	d1f6      	bne.n	fbe6 <RADIO_Receive+0x46>
    fbf8:	4c10      	ldr	r4, [pc, #64]	; (fc3c <RADIO_Receive+0x9c>)
    fbfa:	4e11      	ldr	r6, [pc, #68]	; (fc40 <RADIO_Receive+0xa0>)
    fbfc:	0023      	movs	r3, r4
    fbfe:	332f      	adds	r3, #47	; 0x2f
    fc00:	7818      	ldrb	r0, [r3, #0]
    fc02:	47b0      	blx	r6
    fc04:	0023      	movs	r3, r4
    fc06:	3334      	adds	r3, #52	; 0x34
    fc08:	781b      	ldrb	r3, [r3, #0]
    fc0a:	2b00      	cmp	r3, #0
    fc0c:	d103      	bne.n	fc16 <RADIO_Receive+0x76>
    fc0e:	0023      	movs	r3, r4
    fc10:	332e      	adds	r3, #46	; 0x2e
    fc12:	7818      	ldrb	r0, [r3, #0]
    fc14:	47b0      	blx	r6
    fc16:	2200      	movs	r2, #0
    fc18:	3434      	adds	r4, #52	; 0x34
    fc1a:	7821      	ldrb	r1, [r4, #0]
    fc1c:	0010      	movs	r0, r2
    fc1e:	4b0c      	ldr	r3, [pc, #48]	; (fc50 <RADIO_Receive+0xb0>)
    fc20:	4798      	blx	r3
    fc22:	4b0c      	ldr	r3, [pc, #48]	; (fc54 <RADIO_Receive+0xb4>)
    fc24:	4798      	blx	r3
    fc26:	2301      	movs	r3, #1
    fc28:	2008      	movs	r0, #8
    fc2a:	4c0b      	ldr	r4, [pc, #44]	; (fc58 <RADIO_Receive+0xb8>)
    fc2c:	702b      	strb	r3, [r5, #0]
    fc2e:	47a0      	blx	r4
    fc30:	2002      	movs	r0, #2
    fc32:	47a0      	blx	r4
    fc34:	e7d6      	b.n	fbe4 <RADIO_Receive+0x44>
    fc36:	46c0      	nop			; (mov r8, r8)
    fc38:	20001dd7 	.word	0x20001dd7
    fc3c:	200017e8 	.word	0x200017e8
    fc40:	000083d9 	.word	0x000083d9
    fc44:	20001018 	.word	0x20001018
    fc48:	0000f1f9 	.word	0x0000f1f9
    fc4c:	0000f95d 	.word	0x0000f95d
    fc50:	00008731 	.word	0x00008731
    fc54:	0000f991 	.word	0x0000f991
    fc58:	0000f225 	.word	0x0000f225

0000fc5c <RADIO_TxHandler>:
    fc5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    fc5e:	4c5d      	ldr	r4, [pc, #372]	; (fdd4 <RADIO_TxHandler+0x178>)
    fc60:	b087      	sub	sp, #28
    fc62:	47a0      	blx	r4
    fc64:	4d5c      	ldr	r5, [pc, #368]	; (fdd8 <RADIO_TxHandler+0x17c>)
    fc66:	002b      	movs	r3, r5
    fc68:	332d      	adds	r3, #45	; 0x2d
    fc6a:	7818      	ldrb	r0, [r3, #0]
    fc6c:	4b5b      	ldr	r3, [pc, #364]	; (fddc <RADIO_TxHandler+0x180>)
    fc6e:	4798      	blx	r3
    fc70:	002b      	movs	r3, r5
    fc72:	3341      	adds	r3, #65	; 0x41
    fc74:	781b      	ldrb	r3, [r3, #0]
    fc76:	2b00      	cmp	r3, #0
    fc78:	d035      	beq.n	fce6 <RADIO_TxHandler+0x8a>
    fc7a:	8faf      	ldrh	r7, [r5, #60]	; 0x3c
    fc7c:	47a0      	blx	r4
    fc7e:	2000      	movs	r0, #0
    fc80:	4b57      	ldr	r3, [pc, #348]	; (fde0 <RADIO_TxHandler+0x184>)
    fc82:	4798      	blx	r3
    fc84:	6828      	ldr	r0, [r5, #0]
    fc86:	4b57      	ldr	r3, [pc, #348]	; (fde4 <RADIO_TxHandler+0x188>)
    fc88:	4798      	blx	r3
    fc8a:	2400      	movs	r4, #0
    fc8c:	002b      	movs	r3, r5
    fc8e:	2201      	movs	r2, #1
    fc90:	334c      	adds	r3, #76	; 0x4c
    fc92:	0021      	movs	r1, r4
    fc94:	0020      	movs	r0, r4
    fc96:	4e54      	ldr	r6, [pc, #336]	; (fde8 <RADIO_TxHandler+0x18c>)
    fc98:	801c      	strh	r4, [r3, #0]
    fc9a:	47b0      	blx	r6
    fc9c:	4b53      	ldr	r3, [pc, #332]	; (fdec <RADIO_TxHandler+0x190>)
    fc9e:	2109      	movs	r1, #9
    fca0:	2012      	movs	r0, #18
    fca2:	4798      	blx	r3
    fca4:	2201      	movs	r2, #1
    fca6:	0021      	movs	r1, r4
    fca8:	2005      	movs	r0, #5
    fcaa:	47b0      	blx	r6
    fcac:	4b50      	ldr	r3, [pc, #320]	; (fdf0 <RADIO_TxHandler+0x194>)
    fcae:	4798      	blx	r3
    fcb0:	22fa      	movs	r2, #250	; 0xfa
    fcb2:	2300      	movs	r3, #0
    fcb4:	0092      	lsls	r2, r2, #2
    fcb6:	4c4f      	ldr	r4, [pc, #316]	; (fdf4 <RADIO_TxHandler+0x198>)
    fcb8:	47a0      	blx	r4
    fcba:	4b4f      	ldr	r3, [pc, #316]	; (fdf8 <RADIO_TxHandler+0x19c>)
    fcbc:	3701      	adds	r7, #1
    fcbe:	6018      	str	r0, [r3, #0]
    fcc0:	6059      	str	r1, [r3, #4]
    fcc2:	b2bf      	uxth	r7, r7
    fcc4:	4b4a      	ldr	r3, [pc, #296]	; (fdf0 <RADIO_TxHandler+0x194>)
    fcc6:	4798      	blx	r3
    fcc8:	22fa      	movs	r2, #250	; 0xfa
    fcca:	2300      	movs	r3, #0
    fccc:	0092      	lsls	r2, r2, #2
    fcce:	4e49      	ldr	r6, [pc, #292]	; (fdf4 <RADIO_TxHandler+0x198>)
    fcd0:	47b0      	blx	r6
    fcd2:	4b49      	ldr	r3, [pc, #292]	; (fdf8 <RADIO_TxHandler+0x19c>)
    fcd4:	2400      	movs	r4, #0
    fcd6:	681a      	ldr	r2, [r3, #0]
    fcd8:	685b      	ldr	r3, [r3, #4]
    fcda:	1a80      	subs	r0, r0, r2
    fcdc:	4199      	sbcs	r1, r3
    fcde:	428c      	cmp	r4, r1
    fce0:	d101      	bne.n	fce6 <RADIO_TxHandler+0x8a>
    fce2:	4287      	cmp	r7, r0
    fce4:	d845      	bhi.n	fd72 <RADIO_TxHandler+0x116>
    fce6:	2001      	movs	r0, #1
    fce8:	4b3d      	ldr	r3, [pc, #244]	; (fde0 <RADIO_TxHandler+0x184>)
    fcea:	4798      	blx	r3
    fcec:	4b43      	ldr	r3, [pc, #268]	; (fdfc <RADIO_TxHandler+0x1a0>)
    fcee:	2004      	movs	r0, #4
    fcf0:	4798      	blx	r3
    fcf2:	4b43      	ldr	r3, [pc, #268]	; (fe00 <RADIO_TxHandler+0x1a4>)
    fcf4:	4c3d      	ldr	r4, [pc, #244]	; (fdec <RADIO_TxHandler+0x190>)
    fcf6:	781e      	ldrb	r6, [r3, #0]
    fcf8:	4f42      	ldr	r7, [pc, #264]	; (fe04 <RADIO_TxHandler+0x1a8>)
    fcfa:	2e01      	cmp	r6, #1
    fcfc:	d158      	bne.n	fdb0 <RADIO_TxHandler+0x154>
    fcfe:	7839      	ldrb	r1, [r7, #0]
    fd00:	2022      	movs	r0, #34	; 0x22
    fd02:	47a0      	blx	r4
    fd04:	4b40      	ldr	r3, [pc, #256]	; (fe08 <RADIO_TxHandler+0x1ac>)
    fd06:	200a      	movs	r0, #10
    fd08:	4798      	blx	r3
    fd0a:	21f0      	movs	r1, #240	; 0xf0
    fd0c:	4008      	ands	r0, r1
    fd0e:	39e8      	subs	r1, #232	; 0xe8
    fd10:	4301      	orrs	r1, r0
    fd12:	200a      	movs	r0, #10
    fd14:	47a0      	blx	r4
    fd16:	2140      	movs	r1, #64	; 0x40
    fd18:	0008      	movs	r0, r1
    fd1a:	47a0      	blx	r4
    fd1c:	2100      	movs	r1, #0
    fd1e:	2041      	movs	r0, #65	; 0x41
    fd20:	47a0      	blx	r4
    fd22:	4b37      	ldr	r3, [pc, #220]	; (fe00 <RADIO_TxHandler+0x1a4>)
    fd24:	0032      	movs	r2, r6
    fd26:	7819      	ldrb	r1, [r3, #0]
    fd28:	0030      	movs	r0, r6
    fd2a:	4b2f      	ldr	r3, [pc, #188]	; (fde8 <RADIO_TxHandler+0x18c>)
    fd2c:	4798      	blx	r3
    fd2e:	4b37      	ldr	r3, [pc, #220]	; (fe0c <RADIO_TxHandler+0x1b0>)
    fd30:	783a      	ldrb	r2, [r7, #0]
    fd32:	6819      	ldr	r1, [r3, #0]
    fd34:	2000      	movs	r0, #0
    fd36:	4b36      	ldr	r3, [pc, #216]	; (fe10 <RADIO_TxHandler+0x1b4>)
    fd38:	4798      	blx	r3
    fd3a:	002b      	movs	r3, r5
    fd3c:	3334      	adds	r3, #52	; 0x34
    fd3e:	7819      	ldrb	r1, [r3, #0]
    fd40:	2200      	movs	r2, #0
    fd42:	2003      	movs	r0, #3
    fd44:	4b28      	ldr	r3, [pc, #160]	; (fde8 <RADIO_TxHandler+0x18c>)
    fd46:	4798      	blx	r3
    fd48:	4b29      	ldr	r3, [pc, #164]	; (fdf0 <RADIO_TxHandler+0x194>)
    fd4a:	4798      	blx	r3
    fd4c:	4b31      	ldr	r3, [pc, #196]	; (fe14 <RADIO_TxHandler+0x1b8>)
    fd4e:	6018      	str	r0, [r3, #0]
    fd50:	6059      	str	r1, [r3, #4]
    fd52:	68eb      	ldr	r3, [r5, #12]
    fd54:	2b00      	cmp	r3, #0
    fd56:	d009      	beq.n	fd6c <RADIO_TxHandler+0x110>
    fd58:	21fa      	movs	r1, #250	; 0xfa
    fd5a:	2200      	movs	r2, #0
    fd5c:	0089      	lsls	r1, r1, #2
    fd5e:	352f      	adds	r5, #47	; 0x2f
    fd60:	4359      	muls	r1, r3
    fd62:	7828      	ldrb	r0, [r5, #0]
    fd64:	4b2c      	ldr	r3, [pc, #176]	; (fe18 <RADIO_TxHandler+0x1bc>)
    fd66:	9200      	str	r2, [sp, #0]
    fd68:	4c2c      	ldr	r4, [pc, #176]	; (fe1c <RADIO_TxHandler+0x1c0>)
    fd6a:	47a0      	blx	r4
    fd6c:	2000      	movs	r0, #0
    fd6e:	b007      	add	sp, #28
    fd70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fd72:	4e2b      	ldr	r6, [pc, #172]	; (fe20 <RADIO_TxHandler+0x1c4>)
    fd74:	4b2b      	ldr	r3, [pc, #172]	; (fe24 <RADIO_TxHandler+0x1c8>)
    fd76:	0030      	movs	r0, r6
    fd78:	4798      	blx	r3
    fd7a:	233e      	movs	r3, #62	; 0x3e
    fd7c:	5eea      	ldrsh	r2, [r5, r3]
    fd7e:	2100      	movs	r1, #0
    fd80:	5e73      	ldrsh	r3, [r6, r1]
    fd82:	429a      	cmp	r2, r3
    fd84:	da9e      	bge.n	fcc4 <RADIO_TxHandler+0x68>
    fd86:	0020      	movs	r0, r4
    fd88:	4b27      	ldr	r3, [pc, #156]	; (fe28 <RADIO_TxHandler+0x1cc>)
    fd8a:	4798      	blx	r3
    fd8c:	4b27      	ldr	r3, [pc, #156]	; (fe2c <RADIO_TxHandler+0x1d0>)
    fd8e:	4798      	blx	r3
    fd90:	2307      	movs	r3, #7
    fd92:	2201      	movs	r2, #1
    fd94:	a903      	add	r1, sp, #12
    fd96:	700b      	strb	r3, [r1, #0]
    fd98:	4b25      	ldr	r3, [pc, #148]	; (fe30 <RADIO_TxHandler+0x1d4>)
    fd9a:	701a      	strb	r2, [r3, #0]
    fd9c:	4b25      	ldr	r3, [pc, #148]	; (fe34 <RADIO_TxHandler+0x1d8>)
    fd9e:	781b      	ldrb	r3, [r3, #0]
    fda0:	079b      	lsls	r3, r3, #30
    fda2:	d5a0      	bpl.n	fce6 <RADIO_TxHandler+0x8a>
    fda4:	692b      	ldr	r3, [r5, #16]
    fda6:	2b00      	cmp	r3, #0
    fda8:	d09d      	beq.n	fce6 <RADIO_TxHandler+0x8a>
    fdaa:	2002      	movs	r0, #2
    fdac:	4798      	blx	r3
    fdae:	e79a      	b.n	fce6 <RADIO_TxHandler+0x8a>
    fdb0:	2100      	movs	r1, #0
    fdb2:	2040      	movs	r0, #64	; 0x40
    fdb4:	47a0      	blx	r4
    fdb6:	2100      	movs	r1, #0
    fdb8:	2041      	movs	r0, #65	; 0x41
    fdba:	47a0      	blx	r4
    fdbc:	002b      	movs	r3, r5
    fdbe:	2000      	movs	r0, #0
    fdc0:	3358      	adds	r3, #88	; 0x58
    fdc2:	7839      	ldrb	r1, [r7, #0]
    fdc4:	7018      	strb	r0, [r3, #0]
    fdc6:	47a0      	blx	r4
    fdc8:	4b10      	ldr	r3, [pc, #64]	; (fe0c <RADIO_TxHandler+0x1b0>)
    fdca:	7839      	ldrb	r1, [r7, #0]
    fdcc:	6818      	ldr	r0, [r3, #0]
    fdce:	4b1a      	ldr	r3, [pc, #104]	; (fe38 <RADIO_TxHandler+0x1dc>)
    fdd0:	4798      	blx	r3
    fdd2:	e7b2      	b.n	fd3a <RADIO_TxHandler+0xde>
    fdd4:	0000f95d 	.word	0x0000f95d
    fdd8:	200017e8 	.word	0x200017e8
    fddc:	000083d9 	.word	0x000083d9
    fde0:	0000f4ad 	.word	0x0000f4ad
    fde4:	0000ebf1 	.word	0x0000ebf1
    fde8:	00008731 	.word	0x00008731
    fdec:	00003f25 	.word	0x00003f25
    fdf0:	00008075 	.word	0x00008075
    fdf4:	000106f9 	.word	0x000106f9
    fdf8:	20001010 	.word	0x20001010
    fdfc:	0000ec39 	.word	0x0000ec39
    fe00:	2000181c 	.word	0x2000181c
    fe04:	2000102c 	.word	0x2000102c
    fe08:	00003f4d 	.word	0x00003f4d
    fe0c:	20001028 	.word	0x20001028
    fe10:	00003f79 	.word	0x00003f79
    fe14:	20001020 	.word	0x20001020
    fe18:	0000f609 	.word	0x0000f609
    fe1c:	000080cd 	.word	0x000080cd
    fe20:	20001008 	.word	0x20001008
    fe24:	000088f5 	.word	0x000088f5
    fe28:	0000f5d5 	.word	0x0000f5d5
    fe2c:	0000f991 	.word	0x0000f991
    fe30:	20001dd7 	.word	0x20001dd7
    fe34:	20001dd6 	.word	0x20001dd6
    fe38:	0000f329 	.word	0x0000f329

0000fe3c <RADIO_TxDoneHandler>:
    fe3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    fe3e:	4b35      	ldr	r3, [pc, #212]	; (ff14 <RADIO_TxDoneHandler+0xd8>)
    fe40:	b087      	sub	sp, #28
    fe42:	881a      	ldrh	r2, [r3, #0]
    fe44:	06d2      	lsls	r2, r2, #27
    fe46:	0fd2      	lsrs	r2, r2, #31
    fe48:	9200      	str	r2, [sp, #0]
    fe4a:	466a      	mov	r2, sp
    fe4c:	7810      	ldrb	r0, [r2, #0]
    fe4e:	881a      	ldrh	r2, [r3, #0]
    fe50:	2801      	cmp	r0, #1
    fe52:	d12b      	bne.n	feac <RADIO_TxDoneHandler+0x70>
    fe54:	4c30      	ldr	r4, [pc, #192]	; (ff18 <RADIO_TxDoneHandler+0xdc>)
    fe56:	2110      	movs	r1, #16
    fe58:	0027      	movs	r7, r4
    fe5a:	2500      	movs	r5, #0
    fe5c:	438a      	bics	r2, r1
    fe5e:	801a      	strh	r2, [r3, #0]
    fe60:	3734      	adds	r7, #52	; 0x34
    fe62:	0002      	movs	r2, r0
    fe64:	7839      	ldrb	r1, [r7, #0]
    fe66:	4b2d      	ldr	r3, [pc, #180]	; (ff1c <RADIO_TxDoneHandler+0xe0>)
    fe68:	4798      	blx	r3
    fe6a:	68e3      	ldr	r3, [r4, #12]
    fe6c:	ae03      	add	r6, sp, #12
    fe6e:	9304      	str	r3, [sp, #16]
    fe70:	7035      	strb	r5, [r6, #0]
    fe72:	002a      	movs	r2, r5
    fe74:	4b29      	ldr	r3, [pc, #164]	; (ff1c <RADIO_TxDoneHandler+0xe0>)
    fe76:	7839      	ldrb	r1, [r7, #0]
    fe78:	0028      	movs	r0, r5
    fe7a:	4798      	blx	r3
    fe7c:	466a      	mov	r2, sp
    fe7e:	4b28      	ldr	r3, [pc, #160]	; (ff20 <RADIO_TxDoneHandler+0xe4>)
    fe80:	7812      	ldrb	r2, [r2, #0]
    fe82:	701a      	strb	r2, [r3, #0]
    fe84:	0023      	movs	r3, r4
    fe86:	3358      	adds	r3, #88	; 0x58
    fe88:	701d      	strb	r5, [r3, #0]
    fe8a:	4b26      	ldr	r3, [pc, #152]	; (ff24 <RADIO_TxDoneHandler+0xe8>)
    fe8c:	781b      	ldrb	r3, [r3, #0]
    fe8e:	075b      	lsls	r3, r3, #29
    fe90:	d505      	bpl.n	fe9e <RADIO_TxDoneHandler+0x62>
    fe92:	6923      	ldr	r3, [r4, #16]
    fe94:	42ab      	cmp	r3, r5
    fe96:	d002      	beq.n	fe9e <RADIO_TxDoneHandler+0x62>
    fe98:	0031      	movs	r1, r6
    fe9a:	2004      	movs	r0, #4
    fe9c:	4798      	blx	r3
    fe9e:	4b22      	ldr	r3, [pc, #136]	; (ff28 <RADIO_TxDoneHandler+0xec>)
    fea0:	4798      	blx	r3
    fea2:	4b22      	ldr	r3, [pc, #136]	; (ff2c <RADIO_TxDoneHandler+0xf0>)
    fea4:	4798      	blx	r3
    fea6:	2000      	movs	r0, #0
    fea8:	b007      	add	sp, #28
    feaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    feac:	07d2      	lsls	r2, r2, #31
    feae:	d402      	bmi.n	feb6 <RADIO_TxDoneHandler+0x7a>
    feb0:	881a      	ldrh	r2, [r3, #0]
    feb2:	0752      	lsls	r2, r2, #29
    feb4:	d527      	bpl.n	ff06 <RADIO_TxDoneHandler+0xca>
    feb6:	2601      	movs	r6, #1
    feb8:	2104      	movs	r1, #4
    feba:	881a      	ldrh	r2, [r3, #0]
    febc:	4f16      	ldr	r7, [pc, #88]	; (ff18 <RADIO_TxDoneHandler+0xdc>)
    febe:	43b2      	bics	r2, r6
    fec0:	801a      	strh	r2, [r3, #0]
    fec2:	881a      	ldrh	r2, [r3, #0]
    fec4:	2400      	movs	r4, #0
    fec6:	438a      	bics	r2, r1
    fec8:	801a      	strh	r2, [r3, #0]
    feca:	4b19      	ldr	r3, [pc, #100]	; (ff30 <RADIO_TxDoneHandler+0xf4>)
    fecc:	ad03      	add	r5, sp, #12
    fece:	681b      	ldr	r3, [r3, #0]
    fed0:	702c      	strb	r4, [r5, #0]
    fed2:	9304      	str	r3, [sp, #16]
    fed4:	003b      	movs	r3, r7
    fed6:	3334      	adds	r3, #52	; 0x34
    fed8:	7819      	ldrb	r1, [r3, #0]
    feda:	0022      	movs	r2, r4
    fedc:	0020      	movs	r0, r4
    fede:	4b0f      	ldr	r3, [pc, #60]	; (ff1c <RADIO_TxDoneHandler+0xe0>)
    fee0:	4798      	blx	r3
    fee2:	4b14      	ldr	r3, [pc, #80]	; (ff34 <RADIO_TxDoneHandler+0xf8>)
    fee4:	4798      	blx	r3
    fee6:	4b0e      	ldr	r3, [pc, #56]	; (ff20 <RADIO_TxDoneHandler+0xe4>)
    fee8:	701e      	strb	r6, [r3, #0]
    feea:	003b      	movs	r3, r7
    feec:	3358      	adds	r3, #88	; 0x58
    feee:	701c      	strb	r4, [r3, #0]
    fef0:	4b0c      	ldr	r3, [pc, #48]	; (ff24 <RADIO_TxDoneHandler+0xe8>)
    fef2:	781b      	ldrb	r3, [r3, #0]
    fef4:	079b      	lsls	r3, r3, #30
    fef6:	d5d6      	bpl.n	fea6 <RADIO_TxDoneHandler+0x6a>
    fef8:	693b      	ldr	r3, [r7, #16]
    fefa:	42a3      	cmp	r3, r4
    fefc:	d0d3      	beq.n	fea6 <RADIO_TxDoneHandler+0x6a>
    fefe:	0029      	movs	r1, r5
    ff00:	2002      	movs	r0, #2
    ff02:	4798      	blx	r3
    ff04:	e7cf      	b.n	fea6 <RADIO_TxDoneHandler+0x6a>
    ff06:	881b      	ldrh	r3, [r3, #0]
    ff08:	059b      	lsls	r3, r3, #22
    ff0a:	d5cc      	bpl.n	fea6 <RADIO_TxDoneHandler+0x6a>
    ff0c:	4b0a      	ldr	r3, [pc, #40]	; (ff38 <RADIO_TxDoneHandler+0xfc>)
    ff0e:	4798      	blx	r3
    ff10:	e7c9      	b.n	fea6 <RADIO_TxDoneHandler+0x6a>
    ff12:	46c0      	nop			; (mov r8, r8)
    ff14:	20001dd4 	.word	0x20001dd4
    ff18:	200017e8 	.word	0x200017e8
    ff1c:	00008731 	.word	0x00008731
    ff20:	20001dd7 	.word	0x20001dd7
    ff24:	20001dd6 	.word	0x20001dd6
    ff28:	00003ee5 	.word	0x00003ee5
    ff2c:	0000f9ad 	.word	0x0000f9ad
    ff30:	20001020 	.word	0x20001020
    ff34:	0000f991 	.word	0x0000f991
    ff38:	000102d5 	.word	0x000102d5

0000ff3c <RADIO_RxDoneHandler>:
    ff3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ff3e:	4b97      	ldr	r3, [pc, #604]	; (1019c <RADIO_RxDoneHandler+0x260>)
    ff40:	b085      	sub	sp, #20
    ff42:	881c      	ldrh	r4, [r3, #0]
    ff44:	881a      	ldrh	r2, [r3, #0]
    ff46:	06a4      	lsls	r4, r4, #26
    ff48:	0fe4      	lsrs	r4, r4, #31
    ff4a:	b2e0      	uxtb	r0, r4
    ff4c:	2801      	cmp	r0, #1
    ff4e:	d126      	bne.n	ff9e <RADIO_RxDoneHandler+0x62>
    ff50:	4d93      	ldr	r5, [pc, #588]	; (101a0 <RADIO_RxDoneHandler+0x264>)
    ff52:	2120      	movs	r1, #32
    ff54:	002e      	movs	r6, r5
    ff56:	438a      	bics	r2, r1
    ff58:	801a      	strh	r2, [r3, #0]
    ff5a:	3634      	adds	r6, #52	; 0x34
    ff5c:	0002      	movs	r2, r0
    ff5e:	7831      	ldrb	r1, [r6, #0]
    ff60:	4f90      	ldr	r7, [pc, #576]	; (101a4 <RADIO_RxDoneHandler+0x268>)
    ff62:	47b8      	blx	r7
    ff64:	2200      	movs	r2, #0
    ff66:	7831      	ldrb	r1, [r6, #0]
    ff68:	0010      	movs	r0, r2
    ff6a:	47b8      	blx	r7
    ff6c:	4b8e      	ldr	r3, [pc, #568]	; (101a8 <RADIO_RxDoneHandler+0x26c>)
    ff6e:	4798      	blx	r3
    ff70:	4b8e      	ldr	r3, [pc, #568]	; (101ac <RADIO_RxDoneHandler+0x270>)
    ff72:	002a      	movs	r2, r5
    ff74:	701c      	strb	r4, [r3, #0]
    ff76:	2300      	movs	r3, #0
    ff78:	322c      	adds	r2, #44	; 0x2c
    ff7a:	7013      	strb	r3, [r2, #0]
    ff7c:	002a      	movs	r2, r5
    ff7e:	a901      	add	r1, sp, #4
    ff80:	3258      	adds	r2, #88	; 0x58
    ff82:	7013      	strb	r3, [r2, #0]
    ff84:	700b      	strb	r3, [r1, #0]
    ff86:	4b8a      	ldr	r3, [pc, #552]	; (101b0 <RADIO_RxDoneHandler+0x274>)
    ff88:	781b      	ldrb	r3, [r3, #0]
    ff8a:	071b      	lsls	r3, r3, #28
    ff8c:	d504      	bpl.n	ff98 <RADIO_RxDoneHandler+0x5c>
    ff8e:	692b      	ldr	r3, [r5, #16]
    ff90:	2008      	movs	r0, #8
    ff92:	2b00      	cmp	r3, #0
    ff94:	d000      	beq.n	ff98 <RADIO_RxDoneHandler+0x5c>
    ff96:	e084      	b.n	100a2 <RADIO_RxDoneHandler+0x166>
    ff98:	2000      	movs	r0, #0
    ff9a:	b005      	add	sp, #20
    ff9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ff9e:	0652      	lsls	r2, r2, #25
    ffa0:	d402      	bmi.n	ffa8 <RADIO_RxDoneHandler+0x6c>
    ffa2:	881a      	ldrh	r2, [r3, #0]
    ffa4:	0612      	lsls	r2, r2, #24
    ffa6:	d523      	bpl.n	fff0 <RADIO_RxDoneHandler+0xb4>
    ffa8:	2140      	movs	r1, #64	; 0x40
    ffaa:	881a      	ldrh	r2, [r3, #0]
    ffac:	4c7c      	ldr	r4, [pc, #496]	; (101a0 <RADIO_RxDoneHandler+0x264>)
    ffae:	438a      	bics	r2, r1
    ffb0:	801a      	strh	r2, [r3, #0]
    ffb2:	881a      	ldrh	r2, [r3, #0]
    ffb4:	1849      	adds	r1, r1, r1
    ffb6:	438a      	bics	r2, r1
    ffb8:	801a      	strh	r2, [r3, #0]
    ffba:	0023      	movs	r3, r4
    ffbc:	2200      	movs	r2, #0
    ffbe:	3334      	adds	r3, #52	; 0x34
    ffc0:	7819      	ldrb	r1, [r3, #0]
    ffc2:	0010      	movs	r0, r2
    ffc4:	4b77      	ldr	r3, [pc, #476]	; (101a4 <RADIO_RxDoneHandler+0x268>)
    ffc6:	4798      	blx	r3
    ffc8:	4b77      	ldr	r3, [pc, #476]	; (101a8 <RADIO_RxDoneHandler+0x26c>)
    ffca:	4798      	blx	r3
    ffcc:	2201      	movs	r2, #1
    ffce:	4b77      	ldr	r3, [pc, #476]	; (101ac <RADIO_RxDoneHandler+0x270>)
    ffd0:	a901      	add	r1, sp, #4
    ffd2:	701a      	strb	r2, [r3, #0]
    ffd4:	0022      	movs	r2, r4
    ffd6:	2300      	movs	r3, #0
    ffd8:	322c      	adds	r2, #44	; 0x2c
    ffda:	7013      	strb	r3, [r2, #0]
    ffdc:	0022      	movs	r2, r4
    ffde:	3258      	adds	r2, #88	; 0x58
    ffe0:	7013      	strb	r3, [r2, #0]
    ffe2:	700b      	strb	r3, [r1, #0]
    ffe4:	4b72      	ldr	r3, [pc, #456]	; (101b0 <RADIO_RxDoneHandler+0x274>)
    ffe6:	781b      	ldrb	r3, [r3, #0]
    ffe8:	071b      	lsls	r3, r3, #28
    ffea:	d5d5      	bpl.n	ff98 <RADIO_RxDoneHandler+0x5c>
    ffec:	6923      	ldr	r3, [r4, #16]
    ffee:	e7cf      	b.n	ff90 <RADIO_RxDoneHandler+0x54>
    fff0:	881a      	ldrh	r2, [r3, #0]
    fff2:	0792      	lsls	r2, r2, #30
    fff4:	d571      	bpl.n	100da <RADIO_RxDoneHandler+0x19e>
    fff6:	2102      	movs	r1, #2
    fff8:	881a      	ldrh	r2, [r3, #0]
    fffa:	4d6e      	ldr	r5, [pc, #440]	; (101b4 <RADIO_RxDoneHandler+0x278>)
    fffc:	438a      	bics	r2, r1
    fffe:	801a      	strh	r2, [r3, #0]
   10000:	2013      	movs	r0, #19
   10002:	47a8      	blx	r5
   10004:	4c66      	ldr	r4, [pc, #408]	; (101a0 <RADIO_RxDoneHandler+0x264>)
   10006:	2100      	movs	r1, #0
   10008:	0026      	movs	r6, r4
   1000a:	362c      	adds	r6, #44	; 0x2c
   1000c:	7030      	strb	r0, [r6, #0]
   1000e:	4b6a      	ldr	r3, [pc, #424]	; (101b8 <RADIO_RxDoneHandler+0x27c>)
   10010:	200d      	movs	r0, #13
   10012:	4798      	blx	r3
   10014:	7832      	ldrb	r2, [r6, #0]
   10016:	4b69      	ldr	r3, [pc, #420]	; (101bc <RADIO_RxDoneHandler+0x280>)
   10018:	b2d2      	uxtb	r2, r2
   1001a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   1001c:	2000      	movs	r0, #0
   1001e:	4798      	blx	r3
   10020:	2019      	movs	r0, #25
   10022:	47a8      	blx	r5
   10024:	0023      	movs	r3, r4
   10026:	b240      	sxtb	r0, r0
   10028:	3332      	adds	r3, #50	; 0x32
   1002a:	2800      	cmp	r0, #0
   1002c:	da3b      	bge.n	100a6 <RADIO_RxDoneHandler+0x16a>
   1002e:	4240      	negs	r0, r0
   10030:	1080      	asrs	r0, r0, #2
   10032:	4240      	negs	r0, r0
   10034:	7018      	strb	r0, [r3, #0]
   10036:	201a      	movs	r0, #26
   10038:	47a8      	blx	r5
   1003a:	0023      	movs	r3, r4
   1003c:	3332      	adds	r3, #50	; 0x32
   1003e:	781b      	ldrb	r3, [r3, #0]
   10040:	b202      	sxth	r2, r0
   10042:	b25b      	sxtb	r3, r3
   10044:	4d5e      	ldr	r5, [pc, #376]	; (101c0 <RADIO_RxDoneHandler+0x284>)
   10046:	2b00      	cmp	r3, #0
   10048:	da36      	bge.n	100b8 <RADIO_RxDoneHandler+0x17c>
   1004a:	6821      	ldr	r1, [r4, #0]
   1004c:	4e5d      	ldr	r6, [pc, #372]	; (101c4 <RADIO_RxDoneHandler+0x288>)
   1004e:	198e      	adds	r6, r1, r6
   10050:	42ae      	cmp	r6, r5
   10052:	d82a      	bhi.n	100aa <RADIO_RxDoneHandler+0x16e>
   10054:	3b9d      	subs	r3, #157	; 0x9d
   10056:	181b      	adds	r3, r3, r0
   10058:	1112      	asrs	r2, r2, #4
   1005a:	189b      	adds	r3, r3, r2
   1005c:	0022      	movs	r2, r4
   1005e:	3256      	adds	r2, #86	; 0x56
   10060:	8013      	strh	r3, [r2, #0]
   10062:	0023      	movs	r3, r4
   10064:	2200      	movs	r2, #0
   10066:	3334      	adds	r3, #52	; 0x34
   10068:	7819      	ldrb	r1, [r3, #0]
   1006a:	0010      	movs	r0, r2
   1006c:	4b4d      	ldr	r3, [pc, #308]	; (101a4 <RADIO_RxDoneHandler+0x268>)
   1006e:	4798      	blx	r3
   10070:	4b4d      	ldr	r3, [pc, #308]	; (101a8 <RADIO_RxDoneHandler+0x26c>)
   10072:	4798      	blx	r3
   10074:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   10076:	a901      	add	r1, sp, #4
   10078:	604b      	str	r3, [r1, #4]
   1007a:	0023      	movs	r3, r4
   1007c:	332c      	adds	r3, #44	; 0x2c
   1007e:	781b      	ldrb	r3, [r3, #0]
   10080:	2201      	movs	r2, #1
   10082:	720b      	strb	r3, [r1, #8]
   10084:	2300      	movs	r3, #0
   10086:	700b      	strb	r3, [r1, #0]
   10088:	4b48      	ldr	r3, [pc, #288]	; (101ac <RADIO_RxDoneHandler+0x270>)
   1008a:	701a      	strb	r2, [r3, #0]
   1008c:	4b48      	ldr	r3, [pc, #288]	; (101b0 <RADIO_RxDoneHandler+0x274>)
   1008e:	7818      	ldrb	r0, [r3, #0]
   10090:	07c0      	lsls	r0, r0, #31
   10092:	0fc0      	lsrs	r0, r0, #31
   10094:	4290      	cmp	r0, r2
   10096:	d000      	beq.n	1009a <RADIO_RxDoneHandler+0x15e>
   10098:	e77e      	b.n	ff98 <RADIO_RxDoneHandler+0x5c>
   1009a:	6923      	ldr	r3, [r4, #16]
   1009c:	2b00      	cmp	r3, #0
   1009e:	d100      	bne.n	100a2 <RADIO_RxDoneHandler+0x166>
   100a0:	e77a      	b.n	ff98 <RADIO_RxDoneHandler+0x5c>
   100a2:	4798      	blx	r3
   100a4:	e778      	b.n	ff98 <RADIO_RxDoneHandler+0x5c>
   100a6:	1080      	asrs	r0, r0, #2
   100a8:	e7c4      	b.n	10034 <RADIO_RxDoneHandler+0xf8>
   100aa:	4d47      	ldr	r5, [pc, #284]	; (101c8 <RADIO_RxDoneHandler+0x28c>)
   100ac:	1949      	adds	r1, r1, r5
   100ae:	4d47      	ldr	r5, [pc, #284]	; (101cc <RADIO_RxDoneHandler+0x290>)
   100b0:	42a9      	cmp	r1, r5
   100b2:	d8d6      	bhi.n	10062 <RADIO_RxDoneHandler+0x126>
   100b4:	3ba4      	subs	r3, #164	; 0xa4
   100b6:	e7ce      	b.n	10056 <RADIO_RxDoneHandler+0x11a>
   100b8:	6823      	ldr	r3, [r4, #0]
   100ba:	4942      	ldr	r1, [pc, #264]	; (101c4 <RADIO_RxDoneHandler+0x288>)
   100bc:	1859      	adds	r1, r3, r1
   100be:	42a9      	cmp	r1, r5
   100c0:	d802      	bhi.n	100c8 <RADIO_RxDoneHandler+0x18c>
   100c2:	0003      	movs	r3, r0
   100c4:	3b9d      	subs	r3, #157	; 0x9d
   100c6:	e7c7      	b.n	10058 <RADIO_RxDoneHandler+0x11c>
   100c8:	493f      	ldr	r1, [pc, #252]	; (101c8 <RADIO_RxDoneHandler+0x28c>)
   100ca:	185b      	adds	r3, r3, r1
   100cc:	493f      	ldr	r1, [pc, #252]	; (101cc <RADIO_RxDoneHandler+0x290>)
   100ce:	428b      	cmp	r3, r1
   100d0:	d8c7      	bhi.n	10062 <RADIO_RxDoneHandler+0x126>
   100d2:	38a4      	subs	r0, #164	; 0xa4
   100d4:	1113      	asrs	r3, r2, #4
   100d6:	18c3      	adds	r3, r0, r3
   100d8:	e7c0      	b.n	1005c <RADIO_RxDoneHandler+0x120>
   100da:	881a      	ldrh	r2, [r3, #0]
   100dc:	0712      	lsls	r2, r2, #28
   100de:	0fd5      	lsrs	r5, r2, #31
   100e0:	2a00      	cmp	r2, #0
   100e2:	da27      	bge.n	10134 <RADIO_RxDoneHandler+0x1f8>
   100e4:	2108      	movs	r1, #8
   100e6:	881a      	ldrh	r2, [r3, #0]
   100e8:	4c2d      	ldr	r4, [pc, #180]	; (101a0 <RADIO_RxDoneHandler+0x264>)
   100ea:	438a      	bics	r2, r1
   100ec:	801a      	strh	r2, [r3, #0]
   100ee:	0023      	movs	r3, r4
   100f0:	2280      	movs	r2, #128	; 0x80
   100f2:	3332      	adds	r3, #50	; 0x32
   100f4:	701a      	strb	r2, [r3, #0]
   100f6:	0023      	movs	r3, r4
   100f8:	2200      	movs	r2, #0
   100fa:	3334      	adds	r3, #52	; 0x34
   100fc:	7819      	ldrb	r1, [r3, #0]
   100fe:	0010      	movs	r0, r2
   10100:	4b28      	ldr	r3, [pc, #160]	; (101a4 <RADIO_RxDoneHandler+0x268>)
   10102:	4798      	blx	r3
   10104:	4b28      	ldr	r3, [pc, #160]	; (101a8 <RADIO_RxDoneHandler+0x26c>)
   10106:	4798      	blx	r3
   10108:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1010a:	a901      	add	r1, sp, #4
   1010c:	604b      	str	r3, [r1, #4]
   1010e:	0023      	movs	r3, r4
   10110:	332c      	adds	r3, #44	; 0x2c
   10112:	781b      	ldrb	r3, [r3, #0]
   10114:	0022      	movs	r2, r4
   10116:	720b      	strb	r3, [r1, #8]
   10118:	2300      	movs	r3, #0
   1011a:	3258      	adds	r2, #88	; 0x58
   1011c:	7013      	strb	r3, [r2, #0]
   1011e:	700b      	strb	r3, [r1, #0]
   10120:	4b22      	ldr	r3, [pc, #136]	; (101ac <RADIO_RxDoneHandler+0x270>)
   10122:	701d      	strb	r5, [r3, #0]
   10124:	4b22      	ldr	r3, [pc, #136]	; (101b0 <RADIO_RxDoneHandler+0x274>)
   10126:	7818      	ldrb	r0, [r3, #0]
   10128:	07c0      	lsls	r0, r0, #31
   1012a:	0fc0      	lsrs	r0, r0, #31
   1012c:	2801      	cmp	r0, #1
   1012e:	d000      	beq.n	10132 <RADIO_RxDoneHandler+0x1f6>
   10130:	e732      	b.n	ff98 <RADIO_RxDoneHandler+0x5c>
   10132:	e7b2      	b.n	1009a <RADIO_RxDoneHandler+0x15e>
   10134:	881a      	ldrh	r2, [r3, #0]
   10136:	05d2      	lsls	r2, r2, #23
   10138:	0fd5      	lsrs	r5, r2, #31
   1013a:	2a00      	cmp	r2, #0
   1013c:	db00      	blt.n	10140 <RADIO_RxDoneHandler+0x204>
   1013e:	e72b      	b.n	ff98 <RADIO_RxDoneHandler+0x5c>
   10140:	4c17      	ldr	r4, [pc, #92]	; (101a0 <RADIO_RxDoneHandler+0x264>)
   10142:	881a      	ldrh	r2, [r3, #0]
   10144:	0026      	movs	r6, r4
   10146:	4922      	ldr	r1, [pc, #136]	; (101d0 <RADIO_RxDoneHandler+0x294>)
   10148:	362c      	adds	r6, #44	; 0x2c
   1014a:	400a      	ands	r2, r1
   1014c:	801a      	strh	r2, [r3, #0]
   1014e:	7832      	ldrb	r2, [r6, #0]
   10150:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   10152:	b2d2      	uxtb	r2, r2
   10154:	2000      	movs	r0, #0
   10156:	4b19      	ldr	r3, [pc, #100]	; (101bc <RADIO_RxDoneHandler+0x280>)
   10158:	4798      	blx	r3
   1015a:	0023      	movs	r3, r4
   1015c:	2200      	movs	r2, #0
   1015e:	3334      	adds	r3, #52	; 0x34
   10160:	7819      	ldrb	r1, [r3, #0]
   10162:	0010      	movs	r0, r2
   10164:	4b0f      	ldr	r3, [pc, #60]	; (101a4 <RADIO_RxDoneHandler+0x268>)
   10166:	4798      	blx	r3
   10168:	4b0f      	ldr	r3, [pc, #60]	; (101a8 <RADIO_RxDoneHandler+0x26c>)
   1016a:	4798      	blx	r3
   1016c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1016e:	a901      	add	r1, sp, #4
   10170:	604b      	str	r3, [r1, #4]
   10172:	7833      	ldrb	r3, [r6, #0]
   10174:	0022      	movs	r2, r4
   10176:	720b      	strb	r3, [r1, #8]
   10178:	2300      	movs	r3, #0
   1017a:	3258      	adds	r2, #88	; 0x58
   1017c:	7013      	strb	r3, [r2, #0]
   1017e:	700b      	strb	r3, [r1, #0]
   10180:	4b0a      	ldr	r3, [pc, #40]	; (101ac <RADIO_RxDoneHandler+0x270>)
   10182:	701d      	strb	r5, [r3, #0]
   10184:	4b0a      	ldr	r3, [pc, #40]	; (101b0 <RADIO_RxDoneHandler+0x274>)
   10186:	781b      	ldrb	r3, [r3, #0]
   10188:	06db      	lsls	r3, r3, #27
   1018a:	d400      	bmi.n	1018e <RADIO_RxDoneHandler+0x252>
   1018c:	e704      	b.n	ff98 <RADIO_RxDoneHandler+0x5c>
   1018e:	6923      	ldr	r3, [r4, #16]
   10190:	2b00      	cmp	r3, #0
   10192:	d100      	bne.n	10196 <RADIO_RxDoneHandler+0x25a>
   10194:	e700      	b.n	ff98 <RADIO_RxDoneHandler+0x5c>
   10196:	2010      	movs	r0, #16
   10198:	e783      	b.n	100a2 <RADIO_RxDoneHandler+0x166>
   1019a:	46c0      	nop			; (mov r8, r8)
   1019c:	20001dd4 	.word	0x20001dd4
   101a0:	200017e8 	.word	0x200017e8
   101a4:	00008731 	.word	0x00008731
   101a8:	0000f991 	.word	0x0000f991
   101ac:	20001dd7 	.word	0x20001dd7
   101b0:	20001dd6 	.word	0x20001dd6
   101b4:	00003f4d 	.word	0x00003f4d
   101b8:	00003f25 	.word	0x00003f25
   101bc:	00003fb9 	.word	0x00003fb9
   101c0:	096ae380 	.word	0x096ae380
   101c4:	cc9eec80 	.word	0xcc9eec80
   101c8:	e78fe580 	.word	0xe78fe580
   101cc:	06dac2c0 	.word	0x06dac2c0
   101d0:	fffffeff 	.word	0xfffffeff

000101d4 <Radio_LBTScanTimeout>:
   101d4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   101d6:	4c1c      	ldr	r4, [pc, #112]	; (10248 <Radio_LBTScanTimeout+0x74>)
   101d8:	0025      	movs	r5, r4
   101da:	0023      	movs	r3, r4
   101dc:	354f      	adds	r5, #79	; 0x4f
   101de:	7829      	ldrb	r1, [r5, #0]
   101e0:	3340      	adds	r3, #64	; 0x40
   101e2:	3101      	adds	r1, #1
   101e4:	b2c9      	uxtb	r1, r1
   101e6:	7029      	strb	r1, [r5, #0]
   101e8:	781b      	ldrb	r3, [r3, #0]
   101ea:	428b      	cmp	r3, r1
   101ec:	d315      	bcc.n	1021a <Radio_LBTScanTimeout+0x46>
   101ee:	260e      	movs	r6, #14
   101f0:	446e      	add	r6, sp
   101f2:	4b16      	ldr	r3, [pc, #88]	; (1024c <Radio_LBTScanTimeout+0x78>)
   101f4:	0030      	movs	r0, r6
   101f6:	4798      	blx	r3
   101f8:	2300      	movs	r3, #0
   101fa:	5ef2      	ldrsh	r2, [r6, r3]
   101fc:	782b      	ldrb	r3, [r5, #0]
   101fe:	4353      	muls	r3, r2
   10200:	6c62      	ldr	r2, [r4, #68]	; 0x44
   10202:	189b      	adds	r3, r3, r2
   10204:	6463      	str	r3, [r4, #68]	; 0x44
   10206:	0023      	movs	r3, r4
   10208:	2200      	movs	r2, #0
   1020a:	3350      	adds	r3, #80	; 0x50
   1020c:	7818      	ldrb	r0, [r3, #0]
   1020e:	9200      	str	r2, [sp, #0]
   10210:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   10212:	4b0f      	ldr	r3, [pc, #60]	; (10250 <Radio_LBTScanTimeout+0x7c>)
   10214:	4c0f      	ldr	r4, [pc, #60]	; (10254 <Radio_LBTScanTimeout+0x80>)
   10216:	47a0      	blx	r4
   10218:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
   1021a:	2380      	movs	r3, #128	; 0x80
   1021c:	4a0e      	ldr	r2, [pc, #56]	; (10258 <Radio_LBTScanTimeout+0x84>)
   1021e:	009b      	lsls	r3, r3, #2
   10220:	8810      	ldrh	r0, [r2, #0]
   10222:	4303      	orrs	r3, r0
   10224:	8013      	strh	r3, [r2, #0]
   10226:	6c63      	ldr	r3, [r4, #68]	; 0x44
   10228:	0058      	lsls	r0, r3, #1
   1022a:	1e4b      	subs	r3, r1, #1
   1022c:	4359      	muls	r1, r3
   1022e:	4b0b      	ldr	r3, [pc, #44]	; (1025c <Radio_LBTScanTimeout+0x88>)
   10230:	b289      	uxth	r1, r1
   10232:	4798      	blx	r3
   10234:	0023      	movs	r3, r4
   10236:	334c      	adds	r3, #76	; 0x4c
   10238:	8018      	strh	r0, [r3, #0]
   1023a:	2300      	movs	r3, #0
   1023c:	2001      	movs	r0, #1
   1023e:	702b      	strb	r3, [r5, #0]
   10240:	6463      	str	r3, [r4, #68]	; 0x44
   10242:	4b07      	ldr	r3, [pc, #28]	; (10260 <Radio_LBTScanTimeout+0x8c>)
   10244:	4798      	blx	r3
   10246:	e7e7      	b.n	10218 <Radio_LBTScanTimeout+0x44>
   10248:	200017e8 	.word	0x200017e8
   1024c:	000088f5 	.word	0x000088f5
   10250:	000101d5 	.word	0x000101d5
   10254:	000080cd 	.word	0x000080cd
   10258:	20001dd4 	.word	0x20001dd4
   1025c:	000104ad 	.word	0x000104ad
   10260:	0000f1f9 	.word	0x0000f1f9

00010264 <RADIO_ScanHandler>:
   10264:	b573      	push	{r0, r1, r4, r5, r6, lr}
   10266:	4b12      	ldr	r3, [pc, #72]	; (102b0 <RADIO_ScanHandler+0x4c>)
   10268:	4798      	blx	r3
   1026a:	2000      	movs	r0, #0
   1026c:	4b11      	ldr	r3, [pc, #68]	; (102b4 <RADIO_ScanHandler+0x50>)
   1026e:	4798      	blx	r3
   10270:	4d11      	ldr	r5, [pc, #68]	; (102b8 <RADIO_ScanHandler+0x54>)
   10272:	4b12      	ldr	r3, [pc, #72]	; (102bc <RADIO_ScanHandler+0x58>)
   10274:	6828      	ldr	r0, [r5, #0]
   10276:	2400      	movs	r4, #0
   10278:	4798      	blx	r3
   1027a:	002b      	movs	r3, r5
   1027c:	4e10      	ldr	r6, [pc, #64]	; (102c0 <RADIO_ScanHandler+0x5c>)
   1027e:	334c      	adds	r3, #76	; 0x4c
   10280:	2201      	movs	r2, #1
   10282:	0021      	movs	r1, r4
   10284:	0020      	movs	r0, r4
   10286:	801c      	strh	r4, [r3, #0]
   10288:	47b0      	blx	r6
   1028a:	4b0e      	ldr	r3, [pc, #56]	; (102c4 <RADIO_ScanHandler+0x60>)
   1028c:	2109      	movs	r1, #9
   1028e:	2012      	movs	r0, #18
   10290:	4798      	blx	r3
   10292:	3550      	adds	r5, #80	; 0x50
   10294:	0022      	movs	r2, r4
   10296:	0021      	movs	r1, r4
   10298:	2005      	movs	r0, #5
   1029a:	47b0      	blx	r6
   1029c:	7828      	ldrb	r0, [r5, #0]
   1029e:	4b0a      	ldr	r3, [pc, #40]	; (102c8 <RADIO_ScanHandler+0x64>)
   102a0:	4d0a      	ldr	r5, [pc, #40]	; (102cc <RADIO_ScanHandler+0x68>)
   102a2:	9400      	str	r4, [sp, #0]
   102a4:	0022      	movs	r2, r4
   102a6:	490a      	ldr	r1, [pc, #40]	; (102d0 <RADIO_ScanHandler+0x6c>)
   102a8:	47a8      	blx	r5
   102aa:	0020      	movs	r0, r4
   102ac:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
   102ae:	46c0      	nop			; (mov r8, r8)
   102b0:	0000f95d 	.word	0x0000f95d
   102b4:	0000f4ad 	.word	0x0000f4ad
   102b8:	200017e8 	.word	0x200017e8
   102bc:	0000ebf1 	.word	0x0000ebf1
   102c0:	00008731 	.word	0x00008731
   102c4:	00003f25 	.word	0x00003f25
   102c8:	000101d5 	.word	0x000101d5
   102cc:	000080cd 	.word	0x000080cd
   102d0:	00002328 	.word	0x00002328

000102d4 <radioScanDoneHandler>:
   102d4:	b530      	push	{r4, r5, lr}
   102d6:	4a18      	ldr	r2, [pc, #96]	; (10338 <radioScanDoneHandler+0x64>)
   102d8:	4918      	ldr	r1, [pc, #96]	; (1033c <radioScanDoneHandler+0x68>)
   102da:	8813      	ldrh	r3, [r2, #0]
   102dc:	b085      	sub	sp, #20
   102de:	400b      	ands	r3, r1
   102e0:	8013      	strh	r3, [r2, #0]
   102e2:	2200      	movs	r2, #0
   102e4:	4b16      	ldr	r3, [pc, #88]	; (10340 <radioScanDoneHandler+0x6c>)
   102e6:	0011      	movs	r1, r2
   102e8:	0010      	movs	r0, r2
   102ea:	4798      	blx	r3
   102ec:	2000      	movs	r0, #0
   102ee:	4b15      	ldr	r3, [pc, #84]	; (10344 <radioScanDoneHandler+0x70>)
   102f0:	4798      	blx	r3
   102f2:	4b15      	ldr	r3, [pc, #84]	; (10348 <radioScanDoneHandler+0x74>)
   102f4:	4798      	blx	r3
   102f6:	4c15      	ldr	r4, [pc, #84]	; (1034c <radioScanDoneHandler+0x78>)
   102f8:	0023      	movs	r3, r4
   102fa:	334c      	adds	r3, #76	; 0x4c
   102fc:	2100      	movs	r1, #0
   102fe:	5e59      	ldrsh	r1, [r3, r1]
   10300:	233e      	movs	r3, #62	; 0x3e
   10302:	5ee2      	ldrsh	r2, [r4, r3]
   10304:	4b12      	ldr	r3, [pc, #72]	; (10350 <radioScanDoneHandler+0x7c>)
   10306:	4291      	cmp	r1, r2
   10308:	da06      	bge.n	10318 <radioScanDoneHandler+0x44>
   1030a:	2002      	movs	r0, #2
   1030c:	4798      	blx	r3
   1030e:	4b11      	ldr	r3, [pc, #68]	; (10354 <radioScanDoneHandler+0x80>)
   10310:	4798      	blx	r3
   10312:	2000      	movs	r0, #0
   10314:	b005      	add	sp, #20
   10316:	bd30      	pop	{r4, r5, pc}
   10318:	2207      	movs	r2, #7
   1031a:	ad01      	add	r5, sp, #4
   1031c:	2001      	movs	r0, #1
   1031e:	702a      	strb	r2, [r5, #0]
   10320:	4798      	blx	r3
   10322:	4b0d      	ldr	r3, [pc, #52]	; (10358 <radioScanDoneHandler+0x84>)
   10324:	781b      	ldrb	r3, [r3, #0]
   10326:	079b      	lsls	r3, r3, #30
   10328:	d5f3      	bpl.n	10312 <radioScanDoneHandler+0x3e>
   1032a:	6923      	ldr	r3, [r4, #16]
   1032c:	2b00      	cmp	r3, #0
   1032e:	d0f0      	beq.n	10312 <radioScanDoneHandler+0x3e>
   10330:	0029      	movs	r1, r5
   10332:	2002      	movs	r0, #2
   10334:	4798      	blx	r3
   10336:	e7ec      	b.n	10312 <radioScanDoneHandler+0x3e>
   10338:	20001dd4 	.word	0x20001dd4
   1033c:	fffffdff 	.word	0xfffffdff
   10340:	00008731 	.word	0x00008731
   10344:	0000f5d5 	.word	0x0000f5d5
   10348:	0000f991 	.word	0x0000f991
   1034c:	200017e8 	.word	0x200017e8
   10350:	0000f2a5 	.word	0x0000f2a5
   10354:	0000fc5d 	.word	0x0000fc5d
   10358:	20001dd6 	.word	0x20001dd6

0001035c <__gnu_thumb1_case_sqi>:
   1035c:	b402      	push	{r1}
   1035e:	4671      	mov	r1, lr
   10360:	0849      	lsrs	r1, r1, #1
   10362:	0049      	lsls	r1, r1, #1
   10364:	5609      	ldrsb	r1, [r1, r0]
   10366:	0049      	lsls	r1, r1, #1
   10368:	448e      	add	lr, r1
   1036a:	bc02      	pop	{r1}
   1036c:	4770      	bx	lr
   1036e:	46c0      	nop			; (mov r8, r8)

00010370 <__gnu_thumb1_case_uqi>:
   10370:	b402      	push	{r1}
   10372:	4671      	mov	r1, lr
   10374:	0849      	lsrs	r1, r1, #1
   10376:	0049      	lsls	r1, r1, #1
   10378:	5c09      	ldrb	r1, [r1, r0]
   1037a:	0049      	lsls	r1, r1, #1
   1037c:	448e      	add	lr, r1
   1037e:	bc02      	pop	{r1}
   10380:	4770      	bx	lr
   10382:	46c0      	nop			; (mov r8, r8)

00010384 <__gnu_thumb1_case_uhi>:
   10384:	b403      	push	{r0, r1}
   10386:	4671      	mov	r1, lr
   10388:	0849      	lsrs	r1, r1, #1
   1038a:	0040      	lsls	r0, r0, #1
   1038c:	0049      	lsls	r1, r1, #1
   1038e:	5a09      	ldrh	r1, [r1, r0]
   10390:	0049      	lsls	r1, r1, #1
   10392:	448e      	add	lr, r1
   10394:	bc03      	pop	{r0, r1}
   10396:	4770      	bx	lr

00010398 <__udivsi3>:
   10398:	2200      	movs	r2, #0
   1039a:	0843      	lsrs	r3, r0, #1
   1039c:	428b      	cmp	r3, r1
   1039e:	d374      	bcc.n	1048a <__udivsi3+0xf2>
   103a0:	0903      	lsrs	r3, r0, #4
   103a2:	428b      	cmp	r3, r1
   103a4:	d35f      	bcc.n	10466 <__udivsi3+0xce>
   103a6:	0a03      	lsrs	r3, r0, #8
   103a8:	428b      	cmp	r3, r1
   103aa:	d344      	bcc.n	10436 <__udivsi3+0x9e>
   103ac:	0b03      	lsrs	r3, r0, #12
   103ae:	428b      	cmp	r3, r1
   103b0:	d328      	bcc.n	10404 <__udivsi3+0x6c>
   103b2:	0c03      	lsrs	r3, r0, #16
   103b4:	428b      	cmp	r3, r1
   103b6:	d30d      	bcc.n	103d4 <__udivsi3+0x3c>
   103b8:	22ff      	movs	r2, #255	; 0xff
   103ba:	0209      	lsls	r1, r1, #8
   103bc:	ba12      	rev	r2, r2
   103be:	0c03      	lsrs	r3, r0, #16
   103c0:	428b      	cmp	r3, r1
   103c2:	d302      	bcc.n	103ca <__udivsi3+0x32>
   103c4:	1212      	asrs	r2, r2, #8
   103c6:	0209      	lsls	r1, r1, #8
   103c8:	d065      	beq.n	10496 <__udivsi3+0xfe>
   103ca:	0b03      	lsrs	r3, r0, #12
   103cc:	428b      	cmp	r3, r1
   103ce:	d319      	bcc.n	10404 <__udivsi3+0x6c>
   103d0:	e000      	b.n	103d4 <__udivsi3+0x3c>
   103d2:	0a09      	lsrs	r1, r1, #8
   103d4:	0bc3      	lsrs	r3, r0, #15
   103d6:	428b      	cmp	r3, r1
   103d8:	d301      	bcc.n	103de <__udivsi3+0x46>
   103da:	03cb      	lsls	r3, r1, #15
   103dc:	1ac0      	subs	r0, r0, r3
   103de:	4152      	adcs	r2, r2
   103e0:	0b83      	lsrs	r3, r0, #14
   103e2:	428b      	cmp	r3, r1
   103e4:	d301      	bcc.n	103ea <__udivsi3+0x52>
   103e6:	038b      	lsls	r3, r1, #14
   103e8:	1ac0      	subs	r0, r0, r3
   103ea:	4152      	adcs	r2, r2
   103ec:	0b43      	lsrs	r3, r0, #13
   103ee:	428b      	cmp	r3, r1
   103f0:	d301      	bcc.n	103f6 <__udivsi3+0x5e>
   103f2:	034b      	lsls	r3, r1, #13
   103f4:	1ac0      	subs	r0, r0, r3
   103f6:	4152      	adcs	r2, r2
   103f8:	0b03      	lsrs	r3, r0, #12
   103fa:	428b      	cmp	r3, r1
   103fc:	d301      	bcc.n	10402 <__udivsi3+0x6a>
   103fe:	030b      	lsls	r3, r1, #12
   10400:	1ac0      	subs	r0, r0, r3
   10402:	4152      	adcs	r2, r2
   10404:	0ac3      	lsrs	r3, r0, #11
   10406:	428b      	cmp	r3, r1
   10408:	d301      	bcc.n	1040e <__udivsi3+0x76>
   1040a:	02cb      	lsls	r3, r1, #11
   1040c:	1ac0      	subs	r0, r0, r3
   1040e:	4152      	adcs	r2, r2
   10410:	0a83      	lsrs	r3, r0, #10
   10412:	428b      	cmp	r3, r1
   10414:	d301      	bcc.n	1041a <__udivsi3+0x82>
   10416:	028b      	lsls	r3, r1, #10
   10418:	1ac0      	subs	r0, r0, r3
   1041a:	4152      	adcs	r2, r2
   1041c:	0a43      	lsrs	r3, r0, #9
   1041e:	428b      	cmp	r3, r1
   10420:	d301      	bcc.n	10426 <__udivsi3+0x8e>
   10422:	024b      	lsls	r3, r1, #9
   10424:	1ac0      	subs	r0, r0, r3
   10426:	4152      	adcs	r2, r2
   10428:	0a03      	lsrs	r3, r0, #8
   1042a:	428b      	cmp	r3, r1
   1042c:	d301      	bcc.n	10432 <__udivsi3+0x9a>
   1042e:	020b      	lsls	r3, r1, #8
   10430:	1ac0      	subs	r0, r0, r3
   10432:	4152      	adcs	r2, r2
   10434:	d2cd      	bcs.n	103d2 <__udivsi3+0x3a>
   10436:	09c3      	lsrs	r3, r0, #7
   10438:	428b      	cmp	r3, r1
   1043a:	d301      	bcc.n	10440 <__udivsi3+0xa8>
   1043c:	01cb      	lsls	r3, r1, #7
   1043e:	1ac0      	subs	r0, r0, r3
   10440:	4152      	adcs	r2, r2
   10442:	0983      	lsrs	r3, r0, #6
   10444:	428b      	cmp	r3, r1
   10446:	d301      	bcc.n	1044c <__udivsi3+0xb4>
   10448:	018b      	lsls	r3, r1, #6
   1044a:	1ac0      	subs	r0, r0, r3
   1044c:	4152      	adcs	r2, r2
   1044e:	0943      	lsrs	r3, r0, #5
   10450:	428b      	cmp	r3, r1
   10452:	d301      	bcc.n	10458 <__udivsi3+0xc0>
   10454:	014b      	lsls	r3, r1, #5
   10456:	1ac0      	subs	r0, r0, r3
   10458:	4152      	adcs	r2, r2
   1045a:	0903      	lsrs	r3, r0, #4
   1045c:	428b      	cmp	r3, r1
   1045e:	d301      	bcc.n	10464 <__udivsi3+0xcc>
   10460:	010b      	lsls	r3, r1, #4
   10462:	1ac0      	subs	r0, r0, r3
   10464:	4152      	adcs	r2, r2
   10466:	08c3      	lsrs	r3, r0, #3
   10468:	428b      	cmp	r3, r1
   1046a:	d301      	bcc.n	10470 <__udivsi3+0xd8>
   1046c:	00cb      	lsls	r3, r1, #3
   1046e:	1ac0      	subs	r0, r0, r3
   10470:	4152      	adcs	r2, r2
   10472:	0883      	lsrs	r3, r0, #2
   10474:	428b      	cmp	r3, r1
   10476:	d301      	bcc.n	1047c <__udivsi3+0xe4>
   10478:	008b      	lsls	r3, r1, #2
   1047a:	1ac0      	subs	r0, r0, r3
   1047c:	4152      	adcs	r2, r2
   1047e:	0843      	lsrs	r3, r0, #1
   10480:	428b      	cmp	r3, r1
   10482:	d301      	bcc.n	10488 <__udivsi3+0xf0>
   10484:	004b      	lsls	r3, r1, #1
   10486:	1ac0      	subs	r0, r0, r3
   10488:	4152      	adcs	r2, r2
   1048a:	1a41      	subs	r1, r0, r1
   1048c:	d200      	bcs.n	10490 <__udivsi3+0xf8>
   1048e:	4601      	mov	r1, r0
   10490:	4152      	adcs	r2, r2
   10492:	4610      	mov	r0, r2
   10494:	4770      	bx	lr
   10496:	e7ff      	b.n	10498 <__udivsi3+0x100>
   10498:	b501      	push	{r0, lr}
   1049a:	2000      	movs	r0, #0
   1049c:	f000 f8f0 	bl	10680 <__aeabi_idiv0>
   104a0:	bd02      	pop	{r1, pc}
   104a2:	46c0      	nop			; (mov r8, r8)

000104a4 <__aeabi_uidivmod>:
   104a4:	2900      	cmp	r1, #0
   104a6:	d0f7      	beq.n	10498 <__udivsi3+0x100>
   104a8:	e776      	b.n	10398 <__udivsi3>
   104aa:	4770      	bx	lr

000104ac <__divsi3>:
   104ac:	4603      	mov	r3, r0
   104ae:	430b      	orrs	r3, r1
   104b0:	d47f      	bmi.n	105b2 <__divsi3+0x106>
   104b2:	2200      	movs	r2, #0
   104b4:	0843      	lsrs	r3, r0, #1
   104b6:	428b      	cmp	r3, r1
   104b8:	d374      	bcc.n	105a4 <__divsi3+0xf8>
   104ba:	0903      	lsrs	r3, r0, #4
   104bc:	428b      	cmp	r3, r1
   104be:	d35f      	bcc.n	10580 <__divsi3+0xd4>
   104c0:	0a03      	lsrs	r3, r0, #8
   104c2:	428b      	cmp	r3, r1
   104c4:	d344      	bcc.n	10550 <__divsi3+0xa4>
   104c6:	0b03      	lsrs	r3, r0, #12
   104c8:	428b      	cmp	r3, r1
   104ca:	d328      	bcc.n	1051e <__divsi3+0x72>
   104cc:	0c03      	lsrs	r3, r0, #16
   104ce:	428b      	cmp	r3, r1
   104d0:	d30d      	bcc.n	104ee <__divsi3+0x42>
   104d2:	22ff      	movs	r2, #255	; 0xff
   104d4:	0209      	lsls	r1, r1, #8
   104d6:	ba12      	rev	r2, r2
   104d8:	0c03      	lsrs	r3, r0, #16
   104da:	428b      	cmp	r3, r1
   104dc:	d302      	bcc.n	104e4 <__divsi3+0x38>
   104de:	1212      	asrs	r2, r2, #8
   104e0:	0209      	lsls	r1, r1, #8
   104e2:	d065      	beq.n	105b0 <__divsi3+0x104>
   104e4:	0b03      	lsrs	r3, r0, #12
   104e6:	428b      	cmp	r3, r1
   104e8:	d319      	bcc.n	1051e <__divsi3+0x72>
   104ea:	e000      	b.n	104ee <__divsi3+0x42>
   104ec:	0a09      	lsrs	r1, r1, #8
   104ee:	0bc3      	lsrs	r3, r0, #15
   104f0:	428b      	cmp	r3, r1
   104f2:	d301      	bcc.n	104f8 <__divsi3+0x4c>
   104f4:	03cb      	lsls	r3, r1, #15
   104f6:	1ac0      	subs	r0, r0, r3
   104f8:	4152      	adcs	r2, r2
   104fa:	0b83      	lsrs	r3, r0, #14
   104fc:	428b      	cmp	r3, r1
   104fe:	d301      	bcc.n	10504 <__divsi3+0x58>
   10500:	038b      	lsls	r3, r1, #14
   10502:	1ac0      	subs	r0, r0, r3
   10504:	4152      	adcs	r2, r2
   10506:	0b43      	lsrs	r3, r0, #13
   10508:	428b      	cmp	r3, r1
   1050a:	d301      	bcc.n	10510 <__divsi3+0x64>
   1050c:	034b      	lsls	r3, r1, #13
   1050e:	1ac0      	subs	r0, r0, r3
   10510:	4152      	adcs	r2, r2
   10512:	0b03      	lsrs	r3, r0, #12
   10514:	428b      	cmp	r3, r1
   10516:	d301      	bcc.n	1051c <__divsi3+0x70>
   10518:	030b      	lsls	r3, r1, #12
   1051a:	1ac0      	subs	r0, r0, r3
   1051c:	4152      	adcs	r2, r2
   1051e:	0ac3      	lsrs	r3, r0, #11
   10520:	428b      	cmp	r3, r1
   10522:	d301      	bcc.n	10528 <__divsi3+0x7c>
   10524:	02cb      	lsls	r3, r1, #11
   10526:	1ac0      	subs	r0, r0, r3
   10528:	4152      	adcs	r2, r2
   1052a:	0a83      	lsrs	r3, r0, #10
   1052c:	428b      	cmp	r3, r1
   1052e:	d301      	bcc.n	10534 <__divsi3+0x88>
   10530:	028b      	lsls	r3, r1, #10
   10532:	1ac0      	subs	r0, r0, r3
   10534:	4152      	adcs	r2, r2
   10536:	0a43      	lsrs	r3, r0, #9
   10538:	428b      	cmp	r3, r1
   1053a:	d301      	bcc.n	10540 <__divsi3+0x94>
   1053c:	024b      	lsls	r3, r1, #9
   1053e:	1ac0      	subs	r0, r0, r3
   10540:	4152      	adcs	r2, r2
   10542:	0a03      	lsrs	r3, r0, #8
   10544:	428b      	cmp	r3, r1
   10546:	d301      	bcc.n	1054c <__divsi3+0xa0>
   10548:	020b      	lsls	r3, r1, #8
   1054a:	1ac0      	subs	r0, r0, r3
   1054c:	4152      	adcs	r2, r2
   1054e:	d2cd      	bcs.n	104ec <__divsi3+0x40>
   10550:	09c3      	lsrs	r3, r0, #7
   10552:	428b      	cmp	r3, r1
   10554:	d301      	bcc.n	1055a <__divsi3+0xae>
   10556:	01cb      	lsls	r3, r1, #7
   10558:	1ac0      	subs	r0, r0, r3
   1055a:	4152      	adcs	r2, r2
   1055c:	0983      	lsrs	r3, r0, #6
   1055e:	428b      	cmp	r3, r1
   10560:	d301      	bcc.n	10566 <__divsi3+0xba>
   10562:	018b      	lsls	r3, r1, #6
   10564:	1ac0      	subs	r0, r0, r3
   10566:	4152      	adcs	r2, r2
   10568:	0943      	lsrs	r3, r0, #5
   1056a:	428b      	cmp	r3, r1
   1056c:	d301      	bcc.n	10572 <__divsi3+0xc6>
   1056e:	014b      	lsls	r3, r1, #5
   10570:	1ac0      	subs	r0, r0, r3
   10572:	4152      	adcs	r2, r2
   10574:	0903      	lsrs	r3, r0, #4
   10576:	428b      	cmp	r3, r1
   10578:	d301      	bcc.n	1057e <__divsi3+0xd2>
   1057a:	010b      	lsls	r3, r1, #4
   1057c:	1ac0      	subs	r0, r0, r3
   1057e:	4152      	adcs	r2, r2
   10580:	08c3      	lsrs	r3, r0, #3
   10582:	428b      	cmp	r3, r1
   10584:	d301      	bcc.n	1058a <__divsi3+0xde>
   10586:	00cb      	lsls	r3, r1, #3
   10588:	1ac0      	subs	r0, r0, r3
   1058a:	4152      	adcs	r2, r2
   1058c:	0883      	lsrs	r3, r0, #2
   1058e:	428b      	cmp	r3, r1
   10590:	d301      	bcc.n	10596 <__divsi3+0xea>
   10592:	008b      	lsls	r3, r1, #2
   10594:	1ac0      	subs	r0, r0, r3
   10596:	4152      	adcs	r2, r2
   10598:	0843      	lsrs	r3, r0, #1
   1059a:	428b      	cmp	r3, r1
   1059c:	d301      	bcc.n	105a2 <__divsi3+0xf6>
   1059e:	004b      	lsls	r3, r1, #1
   105a0:	1ac0      	subs	r0, r0, r3
   105a2:	4152      	adcs	r2, r2
   105a4:	1a41      	subs	r1, r0, r1
   105a6:	d200      	bcs.n	105aa <__divsi3+0xfe>
   105a8:	4601      	mov	r1, r0
   105aa:	4152      	adcs	r2, r2
   105ac:	4610      	mov	r0, r2
   105ae:	4770      	bx	lr
   105b0:	e05d      	b.n	1066e <__divsi3+0x1c2>
   105b2:	0fca      	lsrs	r2, r1, #31
   105b4:	d000      	beq.n	105b8 <__divsi3+0x10c>
   105b6:	4249      	negs	r1, r1
   105b8:	1003      	asrs	r3, r0, #32
   105ba:	d300      	bcc.n	105be <__divsi3+0x112>
   105bc:	4240      	negs	r0, r0
   105be:	4053      	eors	r3, r2
   105c0:	2200      	movs	r2, #0
   105c2:	469c      	mov	ip, r3
   105c4:	0903      	lsrs	r3, r0, #4
   105c6:	428b      	cmp	r3, r1
   105c8:	d32d      	bcc.n	10626 <__divsi3+0x17a>
   105ca:	0a03      	lsrs	r3, r0, #8
   105cc:	428b      	cmp	r3, r1
   105ce:	d312      	bcc.n	105f6 <__divsi3+0x14a>
   105d0:	22fc      	movs	r2, #252	; 0xfc
   105d2:	0189      	lsls	r1, r1, #6
   105d4:	ba12      	rev	r2, r2
   105d6:	0a03      	lsrs	r3, r0, #8
   105d8:	428b      	cmp	r3, r1
   105da:	d30c      	bcc.n	105f6 <__divsi3+0x14a>
   105dc:	0189      	lsls	r1, r1, #6
   105de:	1192      	asrs	r2, r2, #6
   105e0:	428b      	cmp	r3, r1
   105e2:	d308      	bcc.n	105f6 <__divsi3+0x14a>
   105e4:	0189      	lsls	r1, r1, #6
   105e6:	1192      	asrs	r2, r2, #6
   105e8:	428b      	cmp	r3, r1
   105ea:	d304      	bcc.n	105f6 <__divsi3+0x14a>
   105ec:	0189      	lsls	r1, r1, #6
   105ee:	d03a      	beq.n	10666 <__divsi3+0x1ba>
   105f0:	1192      	asrs	r2, r2, #6
   105f2:	e000      	b.n	105f6 <__divsi3+0x14a>
   105f4:	0989      	lsrs	r1, r1, #6
   105f6:	09c3      	lsrs	r3, r0, #7
   105f8:	428b      	cmp	r3, r1
   105fa:	d301      	bcc.n	10600 <__divsi3+0x154>
   105fc:	01cb      	lsls	r3, r1, #7
   105fe:	1ac0      	subs	r0, r0, r3
   10600:	4152      	adcs	r2, r2
   10602:	0983      	lsrs	r3, r0, #6
   10604:	428b      	cmp	r3, r1
   10606:	d301      	bcc.n	1060c <__divsi3+0x160>
   10608:	018b      	lsls	r3, r1, #6
   1060a:	1ac0      	subs	r0, r0, r3
   1060c:	4152      	adcs	r2, r2
   1060e:	0943      	lsrs	r3, r0, #5
   10610:	428b      	cmp	r3, r1
   10612:	d301      	bcc.n	10618 <__divsi3+0x16c>
   10614:	014b      	lsls	r3, r1, #5
   10616:	1ac0      	subs	r0, r0, r3
   10618:	4152      	adcs	r2, r2
   1061a:	0903      	lsrs	r3, r0, #4
   1061c:	428b      	cmp	r3, r1
   1061e:	d301      	bcc.n	10624 <__divsi3+0x178>
   10620:	010b      	lsls	r3, r1, #4
   10622:	1ac0      	subs	r0, r0, r3
   10624:	4152      	adcs	r2, r2
   10626:	08c3      	lsrs	r3, r0, #3
   10628:	428b      	cmp	r3, r1
   1062a:	d301      	bcc.n	10630 <__divsi3+0x184>
   1062c:	00cb      	lsls	r3, r1, #3
   1062e:	1ac0      	subs	r0, r0, r3
   10630:	4152      	adcs	r2, r2
   10632:	0883      	lsrs	r3, r0, #2
   10634:	428b      	cmp	r3, r1
   10636:	d301      	bcc.n	1063c <__divsi3+0x190>
   10638:	008b      	lsls	r3, r1, #2
   1063a:	1ac0      	subs	r0, r0, r3
   1063c:	4152      	adcs	r2, r2
   1063e:	d2d9      	bcs.n	105f4 <__divsi3+0x148>
   10640:	0843      	lsrs	r3, r0, #1
   10642:	428b      	cmp	r3, r1
   10644:	d301      	bcc.n	1064a <__divsi3+0x19e>
   10646:	004b      	lsls	r3, r1, #1
   10648:	1ac0      	subs	r0, r0, r3
   1064a:	4152      	adcs	r2, r2
   1064c:	1a41      	subs	r1, r0, r1
   1064e:	d200      	bcs.n	10652 <__divsi3+0x1a6>
   10650:	4601      	mov	r1, r0
   10652:	4663      	mov	r3, ip
   10654:	4152      	adcs	r2, r2
   10656:	105b      	asrs	r3, r3, #1
   10658:	4610      	mov	r0, r2
   1065a:	d301      	bcc.n	10660 <__divsi3+0x1b4>
   1065c:	4240      	negs	r0, r0
   1065e:	2b00      	cmp	r3, #0
   10660:	d500      	bpl.n	10664 <__divsi3+0x1b8>
   10662:	4249      	negs	r1, r1
   10664:	4770      	bx	lr
   10666:	4663      	mov	r3, ip
   10668:	105b      	asrs	r3, r3, #1
   1066a:	d300      	bcc.n	1066e <__divsi3+0x1c2>
   1066c:	4240      	negs	r0, r0
   1066e:	b501      	push	{r0, lr}
   10670:	2000      	movs	r0, #0
   10672:	f000 f805 	bl	10680 <__aeabi_idiv0>
   10676:	bd02      	pop	{r1, pc}

00010678 <__aeabi_idivmod>:
   10678:	2900      	cmp	r1, #0
   1067a:	d0f8      	beq.n	1066e <__divsi3+0x1c2>
   1067c:	e716      	b.n	104ac <__divsi3>
   1067e:	4770      	bx	lr

00010680 <__aeabi_idiv0>:
   10680:	4770      	bx	lr
   10682:	46c0      	nop			; (mov r8, r8)

00010684 <__aeabi_cfrcmple>:
   10684:	4684      	mov	ip, r0
   10686:	1c08      	adds	r0, r1, #0
   10688:	4661      	mov	r1, ip
   1068a:	e7ff      	b.n	1068c <__aeabi_cfcmpeq>

0001068c <__aeabi_cfcmpeq>:
   1068c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   1068e:	f000 fcb5 	bl	10ffc <__lesf2>
   10692:	2800      	cmp	r0, #0
   10694:	d401      	bmi.n	1069a <__aeabi_cfcmpeq+0xe>
   10696:	2100      	movs	r1, #0
   10698:	42c8      	cmn	r0, r1
   1069a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0001069c <__aeabi_fcmpeq>:
   1069c:	b510      	push	{r4, lr}
   1069e:	f000 fc47 	bl	10f30 <__eqsf2>
   106a2:	4240      	negs	r0, r0
   106a4:	3001      	adds	r0, #1
   106a6:	bd10      	pop	{r4, pc}

000106a8 <__aeabi_fcmplt>:
   106a8:	b510      	push	{r4, lr}
   106aa:	f000 fca7 	bl	10ffc <__lesf2>
   106ae:	2800      	cmp	r0, #0
   106b0:	db01      	blt.n	106b6 <__aeabi_fcmplt+0xe>
   106b2:	2000      	movs	r0, #0
   106b4:	bd10      	pop	{r4, pc}
   106b6:	2001      	movs	r0, #1
   106b8:	bd10      	pop	{r4, pc}
   106ba:	46c0      	nop			; (mov r8, r8)

000106bc <__aeabi_fcmple>:
   106bc:	b510      	push	{r4, lr}
   106be:	f000 fc9d 	bl	10ffc <__lesf2>
   106c2:	2800      	cmp	r0, #0
   106c4:	dd01      	ble.n	106ca <__aeabi_fcmple+0xe>
   106c6:	2000      	movs	r0, #0
   106c8:	bd10      	pop	{r4, pc}
   106ca:	2001      	movs	r0, #1
   106cc:	bd10      	pop	{r4, pc}
   106ce:	46c0      	nop			; (mov r8, r8)

000106d0 <__aeabi_fcmpgt>:
   106d0:	b510      	push	{r4, lr}
   106d2:	f000 fc53 	bl	10f7c <__gesf2>
   106d6:	2800      	cmp	r0, #0
   106d8:	dc01      	bgt.n	106de <__aeabi_fcmpgt+0xe>
   106da:	2000      	movs	r0, #0
   106dc:	bd10      	pop	{r4, pc}
   106de:	2001      	movs	r0, #1
   106e0:	bd10      	pop	{r4, pc}
   106e2:	46c0      	nop			; (mov r8, r8)

000106e4 <__aeabi_fcmpge>:
   106e4:	b510      	push	{r4, lr}
   106e6:	f000 fc49 	bl	10f7c <__gesf2>
   106ea:	2800      	cmp	r0, #0
   106ec:	da01      	bge.n	106f2 <__aeabi_fcmpge+0xe>
   106ee:	2000      	movs	r0, #0
   106f0:	bd10      	pop	{r4, pc}
   106f2:	2001      	movs	r0, #1
   106f4:	bd10      	pop	{r4, pc}
   106f6:	46c0      	nop			; (mov r8, r8)

000106f8 <__aeabi_uldivmod>:
   106f8:	2b00      	cmp	r3, #0
   106fa:	d111      	bne.n	10720 <__aeabi_uldivmod+0x28>
   106fc:	2a00      	cmp	r2, #0
   106fe:	d10f      	bne.n	10720 <__aeabi_uldivmod+0x28>
   10700:	2900      	cmp	r1, #0
   10702:	d100      	bne.n	10706 <__aeabi_uldivmod+0xe>
   10704:	2800      	cmp	r0, #0
   10706:	d002      	beq.n	1070e <__aeabi_uldivmod+0x16>
   10708:	2100      	movs	r1, #0
   1070a:	43c9      	mvns	r1, r1
   1070c:	1c08      	adds	r0, r1, #0
   1070e:	b407      	push	{r0, r1, r2}
   10710:	4802      	ldr	r0, [pc, #8]	; (1071c <__aeabi_uldivmod+0x24>)
   10712:	a102      	add	r1, pc, #8	; (adr r1, 1071c <__aeabi_uldivmod+0x24>)
   10714:	1840      	adds	r0, r0, r1
   10716:	9002      	str	r0, [sp, #8]
   10718:	bd03      	pop	{r0, r1, pc}
   1071a:	46c0      	nop			; (mov r8, r8)
   1071c:	ffffff65 	.word	0xffffff65
   10720:	b403      	push	{r0, r1}
   10722:	4668      	mov	r0, sp
   10724:	b501      	push	{r0, lr}
   10726:	9802      	ldr	r0, [sp, #8]
   10728:	f000 f868 	bl	107fc <__udivmoddi4>
   1072c:	9b01      	ldr	r3, [sp, #4]
   1072e:	469e      	mov	lr, r3
   10730:	b002      	add	sp, #8
   10732:	bc0c      	pop	{r2, r3}
   10734:	4770      	bx	lr
   10736:	46c0      	nop			; (mov r8, r8)

00010738 <__aeabi_lmul>:
   10738:	b5f0      	push	{r4, r5, r6, r7, lr}
   1073a:	46ce      	mov	lr, r9
   1073c:	4647      	mov	r7, r8
   1073e:	0415      	lsls	r5, r2, #16
   10740:	0c2d      	lsrs	r5, r5, #16
   10742:	002e      	movs	r6, r5
   10744:	b580      	push	{r7, lr}
   10746:	0407      	lsls	r7, r0, #16
   10748:	0c14      	lsrs	r4, r2, #16
   1074a:	0c3f      	lsrs	r7, r7, #16
   1074c:	4699      	mov	r9, r3
   1074e:	0c03      	lsrs	r3, r0, #16
   10750:	437e      	muls	r6, r7
   10752:	435d      	muls	r5, r3
   10754:	4367      	muls	r7, r4
   10756:	4363      	muls	r3, r4
   10758:	197f      	adds	r7, r7, r5
   1075a:	0c34      	lsrs	r4, r6, #16
   1075c:	19e4      	adds	r4, r4, r7
   1075e:	469c      	mov	ip, r3
   10760:	42a5      	cmp	r5, r4
   10762:	d903      	bls.n	1076c <__aeabi_lmul+0x34>
   10764:	2380      	movs	r3, #128	; 0x80
   10766:	025b      	lsls	r3, r3, #9
   10768:	4698      	mov	r8, r3
   1076a:	44c4      	add	ip, r8
   1076c:	464b      	mov	r3, r9
   1076e:	4351      	muls	r1, r2
   10770:	4343      	muls	r3, r0
   10772:	0436      	lsls	r6, r6, #16
   10774:	0c36      	lsrs	r6, r6, #16
   10776:	0c25      	lsrs	r5, r4, #16
   10778:	0424      	lsls	r4, r4, #16
   1077a:	4465      	add	r5, ip
   1077c:	19a4      	adds	r4, r4, r6
   1077e:	1859      	adds	r1, r3, r1
   10780:	1949      	adds	r1, r1, r5
   10782:	0020      	movs	r0, r4
   10784:	bc0c      	pop	{r2, r3}
   10786:	4690      	mov	r8, r2
   10788:	4699      	mov	r9, r3
   1078a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0001078c <__aeabi_f2uiz>:
   1078c:	219e      	movs	r1, #158	; 0x9e
   1078e:	b510      	push	{r4, lr}
   10790:	05c9      	lsls	r1, r1, #23
   10792:	1c04      	adds	r4, r0, #0
   10794:	f7ff ffa6 	bl	106e4 <__aeabi_fcmpge>
   10798:	2800      	cmp	r0, #0
   1079a:	d103      	bne.n	107a4 <__aeabi_f2uiz+0x18>
   1079c:	1c20      	adds	r0, r4, #0
   1079e:	f000 ff2b 	bl	115f8 <__aeabi_f2iz>
   107a2:	bd10      	pop	{r4, pc}
   107a4:	219e      	movs	r1, #158	; 0x9e
   107a6:	1c20      	adds	r0, r4, #0
   107a8:	05c9      	lsls	r1, r1, #23
   107aa:	f000 fd89 	bl	112c0 <__aeabi_fsub>
   107ae:	f000 ff23 	bl	115f8 <__aeabi_f2iz>
   107b2:	2380      	movs	r3, #128	; 0x80
   107b4:	061b      	lsls	r3, r3, #24
   107b6:	469c      	mov	ip, r3
   107b8:	4460      	add	r0, ip
   107ba:	e7f2      	b.n	107a2 <__aeabi_f2uiz+0x16>

000107bc <__aeabi_f2ulz>:
   107bc:	b570      	push	{r4, r5, r6, lr}
   107be:	f002 fc17 	bl	12ff0 <__aeabi_f2d>
   107c2:	2200      	movs	r2, #0
   107c4:	4b0b      	ldr	r3, [pc, #44]	; (107f4 <__aeabi_f2ulz+0x38>)
   107c6:	000d      	movs	r5, r1
   107c8:	0004      	movs	r4, r0
   107ca:	f001 fe0f 	bl	123ec <__aeabi_dmul>
   107ce:	f002 fd15 	bl	131fc <__aeabi_d2uiz>
   107d2:	0006      	movs	r6, r0
   107d4:	f002 fbd4 	bl	12f80 <__aeabi_ui2d>
   107d8:	2200      	movs	r2, #0
   107da:	4b07      	ldr	r3, [pc, #28]	; (107f8 <__aeabi_f2ulz+0x3c>)
   107dc:	f001 fe06 	bl	123ec <__aeabi_dmul>
   107e0:	0002      	movs	r2, r0
   107e2:	000b      	movs	r3, r1
   107e4:	0020      	movs	r0, r4
   107e6:	0029      	movs	r1, r5
   107e8:	f002 f880 	bl	128ec <__aeabi_dsub>
   107ec:	f002 fd06 	bl	131fc <__aeabi_d2uiz>
   107f0:	0031      	movs	r1, r6
   107f2:	bd70      	pop	{r4, r5, r6, pc}
   107f4:	3df00000 	.word	0x3df00000
   107f8:	41f00000 	.word	0x41f00000

000107fc <__udivmoddi4>:
   107fc:	b5f0      	push	{r4, r5, r6, r7, lr}
   107fe:	4657      	mov	r7, sl
   10800:	464e      	mov	r6, r9
   10802:	4645      	mov	r5, r8
   10804:	46de      	mov	lr, fp
   10806:	b5e0      	push	{r5, r6, r7, lr}
   10808:	0004      	movs	r4, r0
   1080a:	b083      	sub	sp, #12
   1080c:	000d      	movs	r5, r1
   1080e:	4692      	mov	sl, r2
   10810:	4699      	mov	r9, r3
   10812:	428b      	cmp	r3, r1
   10814:	d82f      	bhi.n	10876 <__udivmoddi4+0x7a>
   10816:	d02c      	beq.n	10872 <__udivmoddi4+0x76>
   10818:	4649      	mov	r1, r9
   1081a:	4650      	mov	r0, sl
   1081c:	f002 fce2 	bl	131e4 <__clzdi2>
   10820:	0029      	movs	r1, r5
   10822:	0006      	movs	r6, r0
   10824:	0020      	movs	r0, r4
   10826:	f002 fcdd 	bl	131e4 <__clzdi2>
   1082a:	1a33      	subs	r3, r6, r0
   1082c:	4698      	mov	r8, r3
   1082e:	3b20      	subs	r3, #32
   10830:	469b      	mov	fp, r3
   10832:	d500      	bpl.n	10836 <__udivmoddi4+0x3a>
   10834:	e074      	b.n	10920 <__udivmoddi4+0x124>
   10836:	4653      	mov	r3, sl
   10838:	465a      	mov	r2, fp
   1083a:	4093      	lsls	r3, r2
   1083c:	001f      	movs	r7, r3
   1083e:	4653      	mov	r3, sl
   10840:	4642      	mov	r2, r8
   10842:	4093      	lsls	r3, r2
   10844:	001e      	movs	r6, r3
   10846:	42af      	cmp	r7, r5
   10848:	d829      	bhi.n	1089e <__udivmoddi4+0xa2>
   1084a:	d026      	beq.n	1089a <__udivmoddi4+0x9e>
   1084c:	465b      	mov	r3, fp
   1084e:	1ba4      	subs	r4, r4, r6
   10850:	41bd      	sbcs	r5, r7
   10852:	2b00      	cmp	r3, #0
   10854:	da00      	bge.n	10858 <__udivmoddi4+0x5c>
   10856:	e079      	b.n	1094c <__udivmoddi4+0x150>
   10858:	2200      	movs	r2, #0
   1085a:	2300      	movs	r3, #0
   1085c:	9200      	str	r2, [sp, #0]
   1085e:	9301      	str	r3, [sp, #4]
   10860:	2301      	movs	r3, #1
   10862:	465a      	mov	r2, fp
   10864:	4093      	lsls	r3, r2
   10866:	9301      	str	r3, [sp, #4]
   10868:	2301      	movs	r3, #1
   1086a:	4642      	mov	r2, r8
   1086c:	4093      	lsls	r3, r2
   1086e:	9300      	str	r3, [sp, #0]
   10870:	e019      	b.n	108a6 <__udivmoddi4+0xaa>
   10872:	4282      	cmp	r2, r0
   10874:	d9d0      	bls.n	10818 <__udivmoddi4+0x1c>
   10876:	2200      	movs	r2, #0
   10878:	2300      	movs	r3, #0
   1087a:	9200      	str	r2, [sp, #0]
   1087c:	9301      	str	r3, [sp, #4]
   1087e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   10880:	2b00      	cmp	r3, #0
   10882:	d001      	beq.n	10888 <__udivmoddi4+0x8c>
   10884:	601c      	str	r4, [r3, #0]
   10886:	605d      	str	r5, [r3, #4]
   10888:	9800      	ldr	r0, [sp, #0]
   1088a:	9901      	ldr	r1, [sp, #4]
   1088c:	b003      	add	sp, #12
   1088e:	bc3c      	pop	{r2, r3, r4, r5}
   10890:	4690      	mov	r8, r2
   10892:	4699      	mov	r9, r3
   10894:	46a2      	mov	sl, r4
   10896:	46ab      	mov	fp, r5
   10898:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1089a:	42a3      	cmp	r3, r4
   1089c:	d9d6      	bls.n	1084c <__udivmoddi4+0x50>
   1089e:	2200      	movs	r2, #0
   108a0:	2300      	movs	r3, #0
   108a2:	9200      	str	r2, [sp, #0]
   108a4:	9301      	str	r3, [sp, #4]
   108a6:	4643      	mov	r3, r8
   108a8:	2b00      	cmp	r3, #0
   108aa:	d0e8      	beq.n	1087e <__udivmoddi4+0x82>
   108ac:	07fb      	lsls	r3, r7, #31
   108ae:	0872      	lsrs	r2, r6, #1
   108b0:	431a      	orrs	r2, r3
   108b2:	4646      	mov	r6, r8
   108b4:	087b      	lsrs	r3, r7, #1
   108b6:	e00e      	b.n	108d6 <__udivmoddi4+0xda>
   108b8:	42ab      	cmp	r3, r5
   108ba:	d101      	bne.n	108c0 <__udivmoddi4+0xc4>
   108bc:	42a2      	cmp	r2, r4
   108be:	d80c      	bhi.n	108da <__udivmoddi4+0xde>
   108c0:	1aa4      	subs	r4, r4, r2
   108c2:	419d      	sbcs	r5, r3
   108c4:	2001      	movs	r0, #1
   108c6:	1924      	adds	r4, r4, r4
   108c8:	416d      	adcs	r5, r5
   108ca:	2100      	movs	r1, #0
   108cc:	3e01      	subs	r6, #1
   108ce:	1824      	adds	r4, r4, r0
   108d0:	414d      	adcs	r5, r1
   108d2:	2e00      	cmp	r6, #0
   108d4:	d006      	beq.n	108e4 <__udivmoddi4+0xe8>
   108d6:	42ab      	cmp	r3, r5
   108d8:	d9ee      	bls.n	108b8 <__udivmoddi4+0xbc>
   108da:	3e01      	subs	r6, #1
   108dc:	1924      	adds	r4, r4, r4
   108de:	416d      	adcs	r5, r5
   108e0:	2e00      	cmp	r6, #0
   108e2:	d1f8      	bne.n	108d6 <__udivmoddi4+0xda>
   108e4:	465b      	mov	r3, fp
   108e6:	9800      	ldr	r0, [sp, #0]
   108e8:	9901      	ldr	r1, [sp, #4]
   108ea:	1900      	adds	r0, r0, r4
   108ec:	4169      	adcs	r1, r5
   108ee:	2b00      	cmp	r3, #0
   108f0:	db22      	blt.n	10938 <__udivmoddi4+0x13c>
   108f2:	002b      	movs	r3, r5
   108f4:	465a      	mov	r2, fp
   108f6:	40d3      	lsrs	r3, r2
   108f8:	002a      	movs	r2, r5
   108fa:	4644      	mov	r4, r8
   108fc:	40e2      	lsrs	r2, r4
   108fe:	001c      	movs	r4, r3
   10900:	465b      	mov	r3, fp
   10902:	0015      	movs	r5, r2
   10904:	2b00      	cmp	r3, #0
   10906:	db2c      	blt.n	10962 <__udivmoddi4+0x166>
   10908:	0026      	movs	r6, r4
   1090a:	409e      	lsls	r6, r3
   1090c:	0033      	movs	r3, r6
   1090e:	0026      	movs	r6, r4
   10910:	4647      	mov	r7, r8
   10912:	40be      	lsls	r6, r7
   10914:	0032      	movs	r2, r6
   10916:	1a80      	subs	r0, r0, r2
   10918:	4199      	sbcs	r1, r3
   1091a:	9000      	str	r0, [sp, #0]
   1091c:	9101      	str	r1, [sp, #4]
   1091e:	e7ae      	b.n	1087e <__udivmoddi4+0x82>
   10920:	4642      	mov	r2, r8
   10922:	2320      	movs	r3, #32
   10924:	1a9b      	subs	r3, r3, r2
   10926:	4652      	mov	r2, sl
   10928:	40da      	lsrs	r2, r3
   1092a:	4641      	mov	r1, r8
   1092c:	0013      	movs	r3, r2
   1092e:	464a      	mov	r2, r9
   10930:	408a      	lsls	r2, r1
   10932:	0017      	movs	r7, r2
   10934:	431f      	orrs	r7, r3
   10936:	e782      	b.n	1083e <__udivmoddi4+0x42>
   10938:	4642      	mov	r2, r8
   1093a:	2320      	movs	r3, #32
   1093c:	1a9b      	subs	r3, r3, r2
   1093e:	002a      	movs	r2, r5
   10940:	4646      	mov	r6, r8
   10942:	409a      	lsls	r2, r3
   10944:	0023      	movs	r3, r4
   10946:	40f3      	lsrs	r3, r6
   10948:	4313      	orrs	r3, r2
   1094a:	e7d5      	b.n	108f8 <__udivmoddi4+0xfc>
   1094c:	4642      	mov	r2, r8
   1094e:	2320      	movs	r3, #32
   10950:	2100      	movs	r1, #0
   10952:	1a9b      	subs	r3, r3, r2
   10954:	2200      	movs	r2, #0
   10956:	9100      	str	r1, [sp, #0]
   10958:	9201      	str	r2, [sp, #4]
   1095a:	2201      	movs	r2, #1
   1095c:	40da      	lsrs	r2, r3
   1095e:	9201      	str	r2, [sp, #4]
   10960:	e782      	b.n	10868 <__udivmoddi4+0x6c>
   10962:	4642      	mov	r2, r8
   10964:	2320      	movs	r3, #32
   10966:	0026      	movs	r6, r4
   10968:	1a9b      	subs	r3, r3, r2
   1096a:	40de      	lsrs	r6, r3
   1096c:	002f      	movs	r7, r5
   1096e:	46b4      	mov	ip, r6
   10970:	4097      	lsls	r7, r2
   10972:	4666      	mov	r6, ip
   10974:	003b      	movs	r3, r7
   10976:	4333      	orrs	r3, r6
   10978:	e7c9      	b.n	1090e <__udivmoddi4+0x112>
   1097a:	46c0      	nop			; (mov r8, r8)

0001097c <__aeabi_fadd>:
   1097c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1097e:	46c6      	mov	lr, r8
   10980:	024e      	lsls	r6, r1, #9
   10982:	0247      	lsls	r7, r0, #9
   10984:	0a76      	lsrs	r6, r6, #9
   10986:	0a7b      	lsrs	r3, r7, #9
   10988:	0044      	lsls	r4, r0, #1
   1098a:	0fc5      	lsrs	r5, r0, #31
   1098c:	00f7      	lsls	r7, r6, #3
   1098e:	0048      	lsls	r0, r1, #1
   10990:	4698      	mov	r8, r3
   10992:	b500      	push	{lr}
   10994:	0e24      	lsrs	r4, r4, #24
   10996:	002a      	movs	r2, r5
   10998:	00db      	lsls	r3, r3, #3
   1099a:	0e00      	lsrs	r0, r0, #24
   1099c:	0fc9      	lsrs	r1, r1, #31
   1099e:	46bc      	mov	ip, r7
   109a0:	428d      	cmp	r5, r1
   109a2:	d067      	beq.n	10a74 <__aeabi_fadd+0xf8>
   109a4:	1a22      	subs	r2, r4, r0
   109a6:	2a00      	cmp	r2, #0
   109a8:	dc00      	bgt.n	109ac <__aeabi_fadd+0x30>
   109aa:	e0a5      	b.n	10af8 <__aeabi_fadd+0x17c>
   109ac:	2800      	cmp	r0, #0
   109ae:	d13a      	bne.n	10a26 <__aeabi_fadd+0xaa>
   109b0:	2f00      	cmp	r7, #0
   109b2:	d100      	bne.n	109b6 <__aeabi_fadd+0x3a>
   109b4:	e093      	b.n	10ade <__aeabi_fadd+0x162>
   109b6:	1e51      	subs	r1, r2, #1
   109b8:	2900      	cmp	r1, #0
   109ba:	d000      	beq.n	109be <__aeabi_fadd+0x42>
   109bc:	e0bc      	b.n	10b38 <__aeabi_fadd+0x1bc>
   109be:	2401      	movs	r4, #1
   109c0:	1bdb      	subs	r3, r3, r7
   109c2:	015a      	lsls	r2, r3, #5
   109c4:	d546      	bpl.n	10a54 <__aeabi_fadd+0xd8>
   109c6:	019b      	lsls	r3, r3, #6
   109c8:	099e      	lsrs	r6, r3, #6
   109ca:	0030      	movs	r0, r6
   109cc:	f002 fbec 	bl	131a8 <__clzsi2>
   109d0:	3805      	subs	r0, #5
   109d2:	4086      	lsls	r6, r0
   109d4:	4284      	cmp	r4, r0
   109d6:	dd00      	ble.n	109da <__aeabi_fadd+0x5e>
   109d8:	e09d      	b.n	10b16 <__aeabi_fadd+0x19a>
   109da:	1b04      	subs	r4, r0, r4
   109dc:	0032      	movs	r2, r6
   109de:	2020      	movs	r0, #32
   109e0:	3401      	adds	r4, #1
   109e2:	40e2      	lsrs	r2, r4
   109e4:	1b04      	subs	r4, r0, r4
   109e6:	40a6      	lsls	r6, r4
   109e8:	0033      	movs	r3, r6
   109ea:	1e5e      	subs	r6, r3, #1
   109ec:	41b3      	sbcs	r3, r6
   109ee:	2400      	movs	r4, #0
   109f0:	4313      	orrs	r3, r2
   109f2:	075a      	lsls	r2, r3, #29
   109f4:	d004      	beq.n	10a00 <__aeabi_fadd+0x84>
   109f6:	220f      	movs	r2, #15
   109f8:	401a      	ands	r2, r3
   109fa:	2a04      	cmp	r2, #4
   109fc:	d000      	beq.n	10a00 <__aeabi_fadd+0x84>
   109fe:	3304      	adds	r3, #4
   10a00:	015a      	lsls	r2, r3, #5
   10a02:	d529      	bpl.n	10a58 <__aeabi_fadd+0xdc>
   10a04:	3401      	adds	r4, #1
   10a06:	2cff      	cmp	r4, #255	; 0xff
   10a08:	d100      	bne.n	10a0c <__aeabi_fadd+0x90>
   10a0a:	e081      	b.n	10b10 <__aeabi_fadd+0x194>
   10a0c:	002a      	movs	r2, r5
   10a0e:	019b      	lsls	r3, r3, #6
   10a10:	0a5b      	lsrs	r3, r3, #9
   10a12:	b2e4      	uxtb	r4, r4
   10a14:	025b      	lsls	r3, r3, #9
   10a16:	05e4      	lsls	r4, r4, #23
   10a18:	0a58      	lsrs	r0, r3, #9
   10a1a:	07d2      	lsls	r2, r2, #31
   10a1c:	4320      	orrs	r0, r4
   10a1e:	4310      	orrs	r0, r2
   10a20:	bc04      	pop	{r2}
   10a22:	4690      	mov	r8, r2
   10a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10a26:	2cff      	cmp	r4, #255	; 0xff
   10a28:	d0e3      	beq.n	109f2 <__aeabi_fadd+0x76>
   10a2a:	2180      	movs	r1, #128	; 0x80
   10a2c:	0038      	movs	r0, r7
   10a2e:	04c9      	lsls	r1, r1, #19
   10a30:	4308      	orrs	r0, r1
   10a32:	4684      	mov	ip, r0
   10a34:	2a1b      	cmp	r2, #27
   10a36:	dd00      	ble.n	10a3a <__aeabi_fadd+0xbe>
   10a38:	e082      	b.n	10b40 <__aeabi_fadd+0x1c4>
   10a3a:	2020      	movs	r0, #32
   10a3c:	4661      	mov	r1, ip
   10a3e:	40d1      	lsrs	r1, r2
   10a40:	1a82      	subs	r2, r0, r2
   10a42:	4660      	mov	r0, ip
   10a44:	4090      	lsls	r0, r2
   10a46:	0002      	movs	r2, r0
   10a48:	1e50      	subs	r0, r2, #1
   10a4a:	4182      	sbcs	r2, r0
   10a4c:	430a      	orrs	r2, r1
   10a4e:	1a9b      	subs	r3, r3, r2
   10a50:	015a      	lsls	r2, r3, #5
   10a52:	d4b8      	bmi.n	109c6 <__aeabi_fadd+0x4a>
   10a54:	075a      	lsls	r2, r3, #29
   10a56:	d1ce      	bne.n	109f6 <__aeabi_fadd+0x7a>
   10a58:	08de      	lsrs	r6, r3, #3
   10a5a:	002a      	movs	r2, r5
   10a5c:	2cff      	cmp	r4, #255	; 0xff
   10a5e:	d13a      	bne.n	10ad6 <__aeabi_fadd+0x15a>
   10a60:	2e00      	cmp	r6, #0
   10a62:	d100      	bne.n	10a66 <__aeabi_fadd+0xea>
   10a64:	e0ae      	b.n	10bc4 <__aeabi_fadd+0x248>
   10a66:	2380      	movs	r3, #128	; 0x80
   10a68:	03db      	lsls	r3, r3, #15
   10a6a:	4333      	orrs	r3, r6
   10a6c:	025b      	lsls	r3, r3, #9
   10a6e:	0a5b      	lsrs	r3, r3, #9
   10a70:	24ff      	movs	r4, #255	; 0xff
   10a72:	e7cf      	b.n	10a14 <__aeabi_fadd+0x98>
   10a74:	1a21      	subs	r1, r4, r0
   10a76:	2900      	cmp	r1, #0
   10a78:	dd52      	ble.n	10b20 <__aeabi_fadd+0x1a4>
   10a7a:	2800      	cmp	r0, #0
   10a7c:	d031      	beq.n	10ae2 <__aeabi_fadd+0x166>
   10a7e:	2cff      	cmp	r4, #255	; 0xff
   10a80:	d0b7      	beq.n	109f2 <__aeabi_fadd+0x76>
   10a82:	2080      	movs	r0, #128	; 0x80
   10a84:	003e      	movs	r6, r7
   10a86:	04c0      	lsls	r0, r0, #19
   10a88:	4306      	orrs	r6, r0
   10a8a:	46b4      	mov	ip, r6
   10a8c:	291b      	cmp	r1, #27
   10a8e:	dd00      	ble.n	10a92 <__aeabi_fadd+0x116>
   10a90:	e0aa      	b.n	10be8 <__aeabi_fadd+0x26c>
   10a92:	2620      	movs	r6, #32
   10a94:	4660      	mov	r0, ip
   10a96:	40c8      	lsrs	r0, r1
   10a98:	1a71      	subs	r1, r6, r1
   10a9a:	4666      	mov	r6, ip
   10a9c:	408e      	lsls	r6, r1
   10a9e:	0031      	movs	r1, r6
   10aa0:	1e4e      	subs	r6, r1, #1
   10aa2:	41b1      	sbcs	r1, r6
   10aa4:	4301      	orrs	r1, r0
   10aa6:	185b      	adds	r3, r3, r1
   10aa8:	0159      	lsls	r1, r3, #5
   10aaa:	d5d3      	bpl.n	10a54 <__aeabi_fadd+0xd8>
   10aac:	3401      	adds	r4, #1
   10aae:	2cff      	cmp	r4, #255	; 0xff
   10ab0:	d100      	bne.n	10ab4 <__aeabi_fadd+0x138>
   10ab2:	e087      	b.n	10bc4 <__aeabi_fadd+0x248>
   10ab4:	2201      	movs	r2, #1
   10ab6:	4978      	ldr	r1, [pc, #480]	; (10c98 <__aeabi_fadd+0x31c>)
   10ab8:	401a      	ands	r2, r3
   10aba:	085b      	lsrs	r3, r3, #1
   10abc:	400b      	ands	r3, r1
   10abe:	4313      	orrs	r3, r2
   10ac0:	e797      	b.n	109f2 <__aeabi_fadd+0x76>
   10ac2:	2c00      	cmp	r4, #0
   10ac4:	d000      	beq.n	10ac8 <__aeabi_fadd+0x14c>
   10ac6:	e0a7      	b.n	10c18 <__aeabi_fadd+0x29c>
   10ac8:	2b00      	cmp	r3, #0
   10aca:	d000      	beq.n	10ace <__aeabi_fadd+0x152>
   10acc:	e0b6      	b.n	10c3c <__aeabi_fadd+0x2c0>
   10ace:	1e3b      	subs	r3, r7, #0
   10ad0:	d162      	bne.n	10b98 <__aeabi_fadd+0x21c>
   10ad2:	2600      	movs	r6, #0
   10ad4:	2200      	movs	r2, #0
   10ad6:	0273      	lsls	r3, r6, #9
   10ad8:	0a5b      	lsrs	r3, r3, #9
   10ada:	b2e4      	uxtb	r4, r4
   10adc:	e79a      	b.n	10a14 <__aeabi_fadd+0x98>
   10ade:	0014      	movs	r4, r2
   10ae0:	e787      	b.n	109f2 <__aeabi_fadd+0x76>
   10ae2:	2f00      	cmp	r7, #0
   10ae4:	d04d      	beq.n	10b82 <__aeabi_fadd+0x206>
   10ae6:	1e48      	subs	r0, r1, #1
   10ae8:	2800      	cmp	r0, #0
   10aea:	d157      	bne.n	10b9c <__aeabi_fadd+0x220>
   10aec:	4463      	add	r3, ip
   10aee:	2401      	movs	r4, #1
   10af0:	015a      	lsls	r2, r3, #5
   10af2:	d5af      	bpl.n	10a54 <__aeabi_fadd+0xd8>
   10af4:	2402      	movs	r4, #2
   10af6:	e7dd      	b.n	10ab4 <__aeabi_fadd+0x138>
   10af8:	2a00      	cmp	r2, #0
   10afa:	d124      	bne.n	10b46 <__aeabi_fadd+0x1ca>
   10afc:	1c62      	adds	r2, r4, #1
   10afe:	b2d2      	uxtb	r2, r2
   10b00:	2a01      	cmp	r2, #1
   10b02:	ddde      	ble.n	10ac2 <__aeabi_fadd+0x146>
   10b04:	1bde      	subs	r6, r3, r7
   10b06:	0172      	lsls	r2, r6, #5
   10b08:	d535      	bpl.n	10b76 <__aeabi_fadd+0x1fa>
   10b0a:	1afe      	subs	r6, r7, r3
   10b0c:	000d      	movs	r5, r1
   10b0e:	e75c      	b.n	109ca <__aeabi_fadd+0x4e>
   10b10:	002a      	movs	r2, r5
   10b12:	2300      	movs	r3, #0
   10b14:	e77e      	b.n	10a14 <__aeabi_fadd+0x98>
   10b16:	0033      	movs	r3, r6
   10b18:	4a60      	ldr	r2, [pc, #384]	; (10c9c <__aeabi_fadd+0x320>)
   10b1a:	1a24      	subs	r4, r4, r0
   10b1c:	4013      	ands	r3, r2
   10b1e:	e768      	b.n	109f2 <__aeabi_fadd+0x76>
   10b20:	2900      	cmp	r1, #0
   10b22:	d163      	bne.n	10bec <__aeabi_fadd+0x270>
   10b24:	1c61      	adds	r1, r4, #1
   10b26:	b2c8      	uxtb	r0, r1
   10b28:	2801      	cmp	r0, #1
   10b2a:	dd4e      	ble.n	10bca <__aeabi_fadd+0x24e>
   10b2c:	29ff      	cmp	r1, #255	; 0xff
   10b2e:	d049      	beq.n	10bc4 <__aeabi_fadd+0x248>
   10b30:	4463      	add	r3, ip
   10b32:	085b      	lsrs	r3, r3, #1
   10b34:	000c      	movs	r4, r1
   10b36:	e75c      	b.n	109f2 <__aeabi_fadd+0x76>
   10b38:	2aff      	cmp	r2, #255	; 0xff
   10b3a:	d041      	beq.n	10bc0 <__aeabi_fadd+0x244>
   10b3c:	000a      	movs	r2, r1
   10b3e:	e779      	b.n	10a34 <__aeabi_fadd+0xb8>
   10b40:	2201      	movs	r2, #1
   10b42:	1a9b      	subs	r3, r3, r2
   10b44:	e784      	b.n	10a50 <__aeabi_fadd+0xd4>
   10b46:	2c00      	cmp	r4, #0
   10b48:	d01d      	beq.n	10b86 <__aeabi_fadd+0x20a>
   10b4a:	28ff      	cmp	r0, #255	; 0xff
   10b4c:	d022      	beq.n	10b94 <__aeabi_fadd+0x218>
   10b4e:	2480      	movs	r4, #128	; 0x80
   10b50:	04e4      	lsls	r4, r4, #19
   10b52:	4252      	negs	r2, r2
   10b54:	4323      	orrs	r3, r4
   10b56:	2a1b      	cmp	r2, #27
   10b58:	dd00      	ble.n	10b5c <__aeabi_fadd+0x1e0>
   10b5a:	e08a      	b.n	10c72 <__aeabi_fadd+0x2f6>
   10b5c:	001c      	movs	r4, r3
   10b5e:	2520      	movs	r5, #32
   10b60:	40d4      	lsrs	r4, r2
   10b62:	1aaa      	subs	r2, r5, r2
   10b64:	4093      	lsls	r3, r2
   10b66:	1e5a      	subs	r2, r3, #1
   10b68:	4193      	sbcs	r3, r2
   10b6a:	4323      	orrs	r3, r4
   10b6c:	4662      	mov	r2, ip
   10b6e:	0004      	movs	r4, r0
   10b70:	1ad3      	subs	r3, r2, r3
   10b72:	000d      	movs	r5, r1
   10b74:	e725      	b.n	109c2 <__aeabi_fadd+0x46>
   10b76:	2e00      	cmp	r6, #0
   10b78:	d000      	beq.n	10b7c <__aeabi_fadd+0x200>
   10b7a:	e726      	b.n	109ca <__aeabi_fadd+0x4e>
   10b7c:	2200      	movs	r2, #0
   10b7e:	2400      	movs	r4, #0
   10b80:	e7a9      	b.n	10ad6 <__aeabi_fadd+0x15a>
   10b82:	000c      	movs	r4, r1
   10b84:	e735      	b.n	109f2 <__aeabi_fadd+0x76>
   10b86:	2b00      	cmp	r3, #0
   10b88:	d04d      	beq.n	10c26 <__aeabi_fadd+0x2aa>
   10b8a:	43d2      	mvns	r2, r2
   10b8c:	2a00      	cmp	r2, #0
   10b8e:	d0ed      	beq.n	10b6c <__aeabi_fadd+0x1f0>
   10b90:	28ff      	cmp	r0, #255	; 0xff
   10b92:	d1e0      	bne.n	10b56 <__aeabi_fadd+0x1da>
   10b94:	4663      	mov	r3, ip
   10b96:	24ff      	movs	r4, #255	; 0xff
   10b98:	000d      	movs	r5, r1
   10b9a:	e72a      	b.n	109f2 <__aeabi_fadd+0x76>
   10b9c:	29ff      	cmp	r1, #255	; 0xff
   10b9e:	d00f      	beq.n	10bc0 <__aeabi_fadd+0x244>
   10ba0:	0001      	movs	r1, r0
   10ba2:	e773      	b.n	10a8c <__aeabi_fadd+0x110>
   10ba4:	2b00      	cmp	r3, #0
   10ba6:	d061      	beq.n	10c6c <__aeabi_fadd+0x2f0>
   10ba8:	24ff      	movs	r4, #255	; 0xff
   10baa:	2f00      	cmp	r7, #0
   10bac:	d100      	bne.n	10bb0 <__aeabi_fadd+0x234>
   10bae:	e720      	b.n	109f2 <__aeabi_fadd+0x76>
   10bb0:	2280      	movs	r2, #128	; 0x80
   10bb2:	4641      	mov	r1, r8
   10bb4:	03d2      	lsls	r2, r2, #15
   10bb6:	4211      	tst	r1, r2
   10bb8:	d002      	beq.n	10bc0 <__aeabi_fadd+0x244>
   10bba:	4216      	tst	r6, r2
   10bbc:	d100      	bne.n	10bc0 <__aeabi_fadd+0x244>
   10bbe:	003b      	movs	r3, r7
   10bc0:	24ff      	movs	r4, #255	; 0xff
   10bc2:	e716      	b.n	109f2 <__aeabi_fadd+0x76>
   10bc4:	24ff      	movs	r4, #255	; 0xff
   10bc6:	2300      	movs	r3, #0
   10bc8:	e724      	b.n	10a14 <__aeabi_fadd+0x98>
   10bca:	2c00      	cmp	r4, #0
   10bcc:	d1ea      	bne.n	10ba4 <__aeabi_fadd+0x228>
   10bce:	2b00      	cmp	r3, #0
   10bd0:	d058      	beq.n	10c84 <__aeabi_fadd+0x308>
   10bd2:	2f00      	cmp	r7, #0
   10bd4:	d100      	bne.n	10bd8 <__aeabi_fadd+0x25c>
   10bd6:	e70c      	b.n	109f2 <__aeabi_fadd+0x76>
   10bd8:	4463      	add	r3, ip
   10bda:	015a      	lsls	r2, r3, #5
   10bdc:	d400      	bmi.n	10be0 <__aeabi_fadd+0x264>
   10bde:	e739      	b.n	10a54 <__aeabi_fadd+0xd8>
   10be0:	4a2e      	ldr	r2, [pc, #184]	; (10c9c <__aeabi_fadd+0x320>)
   10be2:	000c      	movs	r4, r1
   10be4:	4013      	ands	r3, r2
   10be6:	e704      	b.n	109f2 <__aeabi_fadd+0x76>
   10be8:	2101      	movs	r1, #1
   10bea:	e75c      	b.n	10aa6 <__aeabi_fadd+0x12a>
   10bec:	2c00      	cmp	r4, #0
   10bee:	d11e      	bne.n	10c2e <__aeabi_fadd+0x2b2>
   10bf0:	2b00      	cmp	r3, #0
   10bf2:	d040      	beq.n	10c76 <__aeabi_fadd+0x2fa>
   10bf4:	43c9      	mvns	r1, r1
   10bf6:	2900      	cmp	r1, #0
   10bf8:	d00b      	beq.n	10c12 <__aeabi_fadd+0x296>
   10bfa:	28ff      	cmp	r0, #255	; 0xff
   10bfc:	d036      	beq.n	10c6c <__aeabi_fadd+0x2f0>
   10bfe:	291b      	cmp	r1, #27
   10c00:	dc47      	bgt.n	10c92 <__aeabi_fadd+0x316>
   10c02:	001c      	movs	r4, r3
   10c04:	2620      	movs	r6, #32
   10c06:	40cc      	lsrs	r4, r1
   10c08:	1a71      	subs	r1, r6, r1
   10c0a:	408b      	lsls	r3, r1
   10c0c:	1e59      	subs	r1, r3, #1
   10c0e:	418b      	sbcs	r3, r1
   10c10:	4323      	orrs	r3, r4
   10c12:	4463      	add	r3, ip
   10c14:	0004      	movs	r4, r0
   10c16:	e747      	b.n	10aa8 <__aeabi_fadd+0x12c>
   10c18:	2b00      	cmp	r3, #0
   10c1a:	d118      	bne.n	10c4e <__aeabi_fadd+0x2d2>
   10c1c:	1e3b      	subs	r3, r7, #0
   10c1e:	d02d      	beq.n	10c7c <__aeabi_fadd+0x300>
   10c20:	000d      	movs	r5, r1
   10c22:	24ff      	movs	r4, #255	; 0xff
   10c24:	e6e5      	b.n	109f2 <__aeabi_fadd+0x76>
   10c26:	003b      	movs	r3, r7
   10c28:	0004      	movs	r4, r0
   10c2a:	000d      	movs	r5, r1
   10c2c:	e6e1      	b.n	109f2 <__aeabi_fadd+0x76>
   10c2e:	28ff      	cmp	r0, #255	; 0xff
   10c30:	d01c      	beq.n	10c6c <__aeabi_fadd+0x2f0>
   10c32:	2480      	movs	r4, #128	; 0x80
   10c34:	04e4      	lsls	r4, r4, #19
   10c36:	4249      	negs	r1, r1
   10c38:	4323      	orrs	r3, r4
   10c3a:	e7e0      	b.n	10bfe <__aeabi_fadd+0x282>
   10c3c:	2f00      	cmp	r7, #0
   10c3e:	d100      	bne.n	10c42 <__aeabi_fadd+0x2c6>
   10c40:	e6d7      	b.n	109f2 <__aeabi_fadd+0x76>
   10c42:	1bde      	subs	r6, r3, r7
   10c44:	0172      	lsls	r2, r6, #5
   10c46:	d51f      	bpl.n	10c88 <__aeabi_fadd+0x30c>
   10c48:	1afb      	subs	r3, r7, r3
   10c4a:	000d      	movs	r5, r1
   10c4c:	e6d1      	b.n	109f2 <__aeabi_fadd+0x76>
   10c4e:	24ff      	movs	r4, #255	; 0xff
   10c50:	2f00      	cmp	r7, #0
   10c52:	d100      	bne.n	10c56 <__aeabi_fadd+0x2da>
   10c54:	e6cd      	b.n	109f2 <__aeabi_fadd+0x76>
   10c56:	2280      	movs	r2, #128	; 0x80
   10c58:	4640      	mov	r0, r8
   10c5a:	03d2      	lsls	r2, r2, #15
   10c5c:	4210      	tst	r0, r2
   10c5e:	d0af      	beq.n	10bc0 <__aeabi_fadd+0x244>
   10c60:	4216      	tst	r6, r2
   10c62:	d1ad      	bne.n	10bc0 <__aeabi_fadd+0x244>
   10c64:	003b      	movs	r3, r7
   10c66:	000d      	movs	r5, r1
   10c68:	24ff      	movs	r4, #255	; 0xff
   10c6a:	e6c2      	b.n	109f2 <__aeabi_fadd+0x76>
   10c6c:	4663      	mov	r3, ip
   10c6e:	24ff      	movs	r4, #255	; 0xff
   10c70:	e6bf      	b.n	109f2 <__aeabi_fadd+0x76>
   10c72:	2301      	movs	r3, #1
   10c74:	e77a      	b.n	10b6c <__aeabi_fadd+0x1f0>
   10c76:	003b      	movs	r3, r7
   10c78:	0004      	movs	r4, r0
   10c7a:	e6ba      	b.n	109f2 <__aeabi_fadd+0x76>
   10c7c:	2680      	movs	r6, #128	; 0x80
   10c7e:	2200      	movs	r2, #0
   10c80:	03f6      	lsls	r6, r6, #15
   10c82:	e6f0      	b.n	10a66 <__aeabi_fadd+0xea>
   10c84:	003b      	movs	r3, r7
   10c86:	e6b4      	b.n	109f2 <__aeabi_fadd+0x76>
   10c88:	1e33      	subs	r3, r6, #0
   10c8a:	d000      	beq.n	10c8e <__aeabi_fadd+0x312>
   10c8c:	e6e2      	b.n	10a54 <__aeabi_fadd+0xd8>
   10c8e:	2200      	movs	r2, #0
   10c90:	e721      	b.n	10ad6 <__aeabi_fadd+0x15a>
   10c92:	2301      	movs	r3, #1
   10c94:	e7bd      	b.n	10c12 <__aeabi_fadd+0x296>
   10c96:	46c0      	nop			; (mov r8, r8)
   10c98:	7dffffff 	.word	0x7dffffff
   10c9c:	fbffffff 	.word	0xfbffffff

00010ca0 <__aeabi_fdiv>:
   10ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
   10ca2:	4657      	mov	r7, sl
   10ca4:	464e      	mov	r6, r9
   10ca6:	46de      	mov	lr, fp
   10ca8:	4645      	mov	r5, r8
   10caa:	b5e0      	push	{r5, r6, r7, lr}
   10cac:	0244      	lsls	r4, r0, #9
   10cae:	0043      	lsls	r3, r0, #1
   10cb0:	0fc6      	lsrs	r6, r0, #31
   10cb2:	b083      	sub	sp, #12
   10cb4:	1c0f      	adds	r7, r1, #0
   10cb6:	0a64      	lsrs	r4, r4, #9
   10cb8:	0e1b      	lsrs	r3, r3, #24
   10cba:	46b2      	mov	sl, r6
   10cbc:	d053      	beq.n	10d66 <__aeabi_fdiv+0xc6>
   10cbe:	2bff      	cmp	r3, #255	; 0xff
   10cc0:	d027      	beq.n	10d12 <__aeabi_fdiv+0x72>
   10cc2:	2280      	movs	r2, #128	; 0x80
   10cc4:	00e4      	lsls	r4, r4, #3
   10cc6:	04d2      	lsls	r2, r2, #19
   10cc8:	4314      	orrs	r4, r2
   10cca:	227f      	movs	r2, #127	; 0x7f
   10ccc:	4252      	negs	r2, r2
   10cce:	4690      	mov	r8, r2
   10cd0:	4498      	add	r8, r3
   10cd2:	2300      	movs	r3, #0
   10cd4:	4699      	mov	r9, r3
   10cd6:	469b      	mov	fp, r3
   10cd8:	027d      	lsls	r5, r7, #9
   10cda:	0078      	lsls	r0, r7, #1
   10cdc:	0ffb      	lsrs	r3, r7, #31
   10cde:	0a6d      	lsrs	r5, r5, #9
   10ce0:	0e00      	lsrs	r0, r0, #24
   10ce2:	9300      	str	r3, [sp, #0]
   10ce4:	d024      	beq.n	10d30 <__aeabi_fdiv+0x90>
   10ce6:	28ff      	cmp	r0, #255	; 0xff
   10ce8:	d046      	beq.n	10d78 <__aeabi_fdiv+0xd8>
   10cea:	2380      	movs	r3, #128	; 0x80
   10cec:	2100      	movs	r1, #0
   10cee:	00ed      	lsls	r5, r5, #3
   10cf0:	04db      	lsls	r3, r3, #19
   10cf2:	431d      	orrs	r5, r3
   10cf4:	387f      	subs	r0, #127	; 0x7f
   10cf6:	4647      	mov	r7, r8
   10cf8:	1a38      	subs	r0, r7, r0
   10cfa:	464f      	mov	r7, r9
   10cfc:	430f      	orrs	r7, r1
   10cfe:	00bf      	lsls	r7, r7, #2
   10d00:	46b9      	mov	r9, r7
   10d02:	0033      	movs	r3, r6
   10d04:	9a00      	ldr	r2, [sp, #0]
   10d06:	4f87      	ldr	r7, [pc, #540]	; (10f24 <__aeabi_fdiv+0x284>)
   10d08:	4053      	eors	r3, r2
   10d0a:	464a      	mov	r2, r9
   10d0c:	58ba      	ldr	r2, [r7, r2]
   10d0e:	9301      	str	r3, [sp, #4]
   10d10:	4697      	mov	pc, r2
   10d12:	2c00      	cmp	r4, #0
   10d14:	d14e      	bne.n	10db4 <__aeabi_fdiv+0x114>
   10d16:	2308      	movs	r3, #8
   10d18:	4699      	mov	r9, r3
   10d1a:	33f7      	adds	r3, #247	; 0xf7
   10d1c:	4698      	mov	r8, r3
   10d1e:	3bfd      	subs	r3, #253	; 0xfd
   10d20:	469b      	mov	fp, r3
   10d22:	027d      	lsls	r5, r7, #9
   10d24:	0078      	lsls	r0, r7, #1
   10d26:	0ffb      	lsrs	r3, r7, #31
   10d28:	0a6d      	lsrs	r5, r5, #9
   10d2a:	0e00      	lsrs	r0, r0, #24
   10d2c:	9300      	str	r3, [sp, #0]
   10d2e:	d1da      	bne.n	10ce6 <__aeabi_fdiv+0x46>
   10d30:	2d00      	cmp	r5, #0
   10d32:	d126      	bne.n	10d82 <__aeabi_fdiv+0xe2>
   10d34:	2000      	movs	r0, #0
   10d36:	2101      	movs	r1, #1
   10d38:	0033      	movs	r3, r6
   10d3a:	9a00      	ldr	r2, [sp, #0]
   10d3c:	4f7a      	ldr	r7, [pc, #488]	; (10f28 <__aeabi_fdiv+0x288>)
   10d3e:	4053      	eors	r3, r2
   10d40:	4642      	mov	r2, r8
   10d42:	1a10      	subs	r0, r2, r0
   10d44:	464a      	mov	r2, r9
   10d46:	430a      	orrs	r2, r1
   10d48:	0092      	lsls	r2, r2, #2
   10d4a:	58ba      	ldr	r2, [r7, r2]
   10d4c:	001d      	movs	r5, r3
   10d4e:	4697      	mov	pc, r2
   10d50:	9b00      	ldr	r3, [sp, #0]
   10d52:	002c      	movs	r4, r5
   10d54:	469a      	mov	sl, r3
   10d56:	468b      	mov	fp, r1
   10d58:	465b      	mov	r3, fp
   10d5a:	2b02      	cmp	r3, #2
   10d5c:	d131      	bne.n	10dc2 <__aeabi_fdiv+0x122>
   10d5e:	4653      	mov	r3, sl
   10d60:	21ff      	movs	r1, #255	; 0xff
   10d62:	2400      	movs	r4, #0
   10d64:	e038      	b.n	10dd8 <__aeabi_fdiv+0x138>
   10d66:	2c00      	cmp	r4, #0
   10d68:	d117      	bne.n	10d9a <__aeabi_fdiv+0xfa>
   10d6a:	2304      	movs	r3, #4
   10d6c:	4699      	mov	r9, r3
   10d6e:	2300      	movs	r3, #0
   10d70:	4698      	mov	r8, r3
   10d72:	3301      	adds	r3, #1
   10d74:	469b      	mov	fp, r3
   10d76:	e7af      	b.n	10cd8 <__aeabi_fdiv+0x38>
   10d78:	20ff      	movs	r0, #255	; 0xff
   10d7a:	2d00      	cmp	r5, #0
   10d7c:	d10b      	bne.n	10d96 <__aeabi_fdiv+0xf6>
   10d7e:	2102      	movs	r1, #2
   10d80:	e7da      	b.n	10d38 <__aeabi_fdiv+0x98>
   10d82:	0028      	movs	r0, r5
   10d84:	f002 fa10 	bl	131a8 <__clzsi2>
   10d88:	1f43      	subs	r3, r0, #5
   10d8a:	409d      	lsls	r5, r3
   10d8c:	2376      	movs	r3, #118	; 0x76
   10d8e:	425b      	negs	r3, r3
   10d90:	1a18      	subs	r0, r3, r0
   10d92:	2100      	movs	r1, #0
   10d94:	e7af      	b.n	10cf6 <__aeabi_fdiv+0x56>
   10d96:	2103      	movs	r1, #3
   10d98:	e7ad      	b.n	10cf6 <__aeabi_fdiv+0x56>
   10d9a:	0020      	movs	r0, r4
   10d9c:	f002 fa04 	bl	131a8 <__clzsi2>
   10da0:	1f43      	subs	r3, r0, #5
   10da2:	409c      	lsls	r4, r3
   10da4:	2376      	movs	r3, #118	; 0x76
   10da6:	425b      	negs	r3, r3
   10da8:	1a1b      	subs	r3, r3, r0
   10daa:	4698      	mov	r8, r3
   10dac:	2300      	movs	r3, #0
   10dae:	4699      	mov	r9, r3
   10db0:	469b      	mov	fp, r3
   10db2:	e791      	b.n	10cd8 <__aeabi_fdiv+0x38>
   10db4:	230c      	movs	r3, #12
   10db6:	4699      	mov	r9, r3
   10db8:	33f3      	adds	r3, #243	; 0xf3
   10dba:	4698      	mov	r8, r3
   10dbc:	3bfc      	subs	r3, #252	; 0xfc
   10dbe:	469b      	mov	fp, r3
   10dc0:	e78a      	b.n	10cd8 <__aeabi_fdiv+0x38>
   10dc2:	2b03      	cmp	r3, #3
   10dc4:	d100      	bne.n	10dc8 <__aeabi_fdiv+0x128>
   10dc6:	e0a5      	b.n	10f14 <__aeabi_fdiv+0x274>
   10dc8:	4655      	mov	r5, sl
   10dca:	2b01      	cmp	r3, #1
   10dcc:	d000      	beq.n	10dd0 <__aeabi_fdiv+0x130>
   10dce:	e081      	b.n	10ed4 <__aeabi_fdiv+0x234>
   10dd0:	2301      	movs	r3, #1
   10dd2:	2100      	movs	r1, #0
   10dd4:	2400      	movs	r4, #0
   10dd6:	402b      	ands	r3, r5
   10dd8:	0264      	lsls	r4, r4, #9
   10dda:	05c9      	lsls	r1, r1, #23
   10ddc:	0a60      	lsrs	r0, r4, #9
   10dde:	07db      	lsls	r3, r3, #31
   10de0:	4308      	orrs	r0, r1
   10de2:	4318      	orrs	r0, r3
   10de4:	b003      	add	sp, #12
   10de6:	bc3c      	pop	{r2, r3, r4, r5}
   10de8:	4690      	mov	r8, r2
   10dea:	4699      	mov	r9, r3
   10dec:	46a2      	mov	sl, r4
   10dee:	46ab      	mov	fp, r5
   10df0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10df2:	2480      	movs	r4, #128	; 0x80
   10df4:	2300      	movs	r3, #0
   10df6:	03e4      	lsls	r4, r4, #15
   10df8:	21ff      	movs	r1, #255	; 0xff
   10dfa:	e7ed      	b.n	10dd8 <__aeabi_fdiv+0x138>
   10dfc:	21ff      	movs	r1, #255	; 0xff
   10dfe:	2400      	movs	r4, #0
   10e00:	e7ea      	b.n	10dd8 <__aeabi_fdiv+0x138>
   10e02:	2301      	movs	r3, #1
   10e04:	1a59      	subs	r1, r3, r1
   10e06:	291b      	cmp	r1, #27
   10e08:	dd66      	ble.n	10ed8 <__aeabi_fdiv+0x238>
   10e0a:	9a01      	ldr	r2, [sp, #4]
   10e0c:	4013      	ands	r3, r2
   10e0e:	2100      	movs	r1, #0
   10e10:	2400      	movs	r4, #0
   10e12:	e7e1      	b.n	10dd8 <__aeabi_fdiv+0x138>
   10e14:	2380      	movs	r3, #128	; 0x80
   10e16:	03db      	lsls	r3, r3, #15
   10e18:	421c      	tst	r4, r3
   10e1a:	d038      	beq.n	10e8e <__aeabi_fdiv+0x1ee>
   10e1c:	421d      	tst	r5, r3
   10e1e:	d051      	beq.n	10ec4 <__aeabi_fdiv+0x224>
   10e20:	431c      	orrs	r4, r3
   10e22:	0264      	lsls	r4, r4, #9
   10e24:	0a64      	lsrs	r4, r4, #9
   10e26:	0033      	movs	r3, r6
   10e28:	21ff      	movs	r1, #255	; 0xff
   10e2a:	e7d5      	b.n	10dd8 <__aeabi_fdiv+0x138>
   10e2c:	0163      	lsls	r3, r4, #5
   10e2e:	016c      	lsls	r4, r5, #5
   10e30:	42a3      	cmp	r3, r4
   10e32:	d23b      	bcs.n	10eac <__aeabi_fdiv+0x20c>
   10e34:	261b      	movs	r6, #27
   10e36:	2100      	movs	r1, #0
   10e38:	3801      	subs	r0, #1
   10e3a:	2501      	movs	r5, #1
   10e3c:	001f      	movs	r7, r3
   10e3e:	0049      	lsls	r1, r1, #1
   10e40:	005b      	lsls	r3, r3, #1
   10e42:	2f00      	cmp	r7, #0
   10e44:	db01      	blt.n	10e4a <__aeabi_fdiv+0x1aa>
   10e46:	429c      	cmp	r4, r3
   10e48:	d801      	bhi.n	10e4e <__aeabi_fdiv+0x1ae>
   10e4a:	1b1b      	subs	r3, r3, r4
   10e4c:	4329      	orrs	r1, r5
   10e4e:	3e01      	subs	r6, #1
   10e50:	2e00      	cmp	r6, #0
   10e52:	d1f3      	bne.n	10e3c <__aeabi_fdiv+0x19c>
   10e54:	001c      	movs	r4, r3
   10e56:	1e63      	subs	r3, r4, #1
   10e58:	419c      	sbcs	r4, r3
   10e5a:	430c      	orrs	r4, r1
   10e5c:	0001      	movs	r1, r0
   10e5e:	317f      	adds	r1, #127	; 0x7f
   10e60:	2900      	cmp	r1, #0
   10e62:	ddce      	ble.n	10e02 <__aeabi_fdiv+0x162>
   10e64:	0763      	lsls	r3, r4, #29
   10e66:	d004      	beq.n	10e72 <__aeabi_fdiv+0x1d2>
   10e68:	230f      	movs	r3, #15
   10e6a:	4023      	ands	r3, r4
   10e6c:	2b04      	cmp	r3, #4
   10e6e:	d000      	beq.n	10e72 <__aeabi_fdiv+0x1d2>
   10e70:	3404      	adds	r4, #4
   10e72:	0123      	lsls	r3, r4, #4
   10e74:	d503      	bpl.n	10e7e <__aeabi_fdiv+0x1de>
   10e76:	0001      	movs	r1, r0
   10e78:	4b2c      	ldr	r3, [pc, #176]	; (10f2c <__aeabi_fdiv+0x28c>)
   10e7a:	3180      	adds	r1, #128	; 0x80
   10e7c:	401c      	ands	r4, r3
   10e7e:	29fe      	cmp	r1, #254	; 0xfe
   10e80:	dd0d      	ble.n	10e9e <__aeabi_fdiv+0x1fe>
   10e82:	2301      	movs	r3, #1
   10e84:	9a01      	ldr	r2, [sp, #4]
   10e86:	21ff      	movs	r1, #255	; 0xff
   10e88:	4013      	ands	r3, r2
   10e8a:	2400      	movs	r4, #0
   10e8c:	e7a4      	b.n	10dd8 <__aeabi_fdiv+0x138>
   10e8e:	2380      	movs	r3, #128	; 0x80
   10e90:	03db      	lsls	r3, r3, #15
   10e92:	431c      	orrs	r4, r3
   10e94:	0264      	lsls	r4, r4, #9
   10e96:	0a64      	lsrs	r4, r4, #9
   10e98:	0033      	movs	r3, r6
   10e9a:	21ff      	movs	r1, #255	; 0xff
   10e9c:	e79c      	b.n	10dd8 <__aeabi_fdiv+0x138>
   10e9e:	2301      	movs	r3, #1
   10ea0:	9a01      	ldr	r2, [sp, #4]
   10ea2:	01a4      	lsls	r4, r4, #6
   10ea4:	0a64      	lsrs	r4, r4, #9
   10ea6:	b2c9      	uxtb	r1, r1
   10ea8:	4013      	ands	r3, r2
   10eaa:	e795      	b.n	10dd8 <__aeabi_fdiv+0x138>
   10eac:	1b1b      	subs	r3, r3, r4
   10eae:	261a      	movs	r6, #26
   10eb0:	2101      	movs	r1, #1
   10eb2:	e7c2      	b.n	10e3a <__aeabi_fdiv+0x19a>
   10eb4:	9b00      	ldr	r3, [sp, #0]
   10eb6:	468b      	mov	fp, r1
   10eb8:	469a      	mov	sl, r3
   10eba:	2400      	movs	r4, #0
   10ebc:	e74c      	b.n	10d58 <__aeabi_fdiv+0xb8>
   10ebe:	0263      	lsls	r3, r4, #9
   10ec0:	d5e5      	bpl.n	10e8e <__aeabi_fdiv+0x1ee>
   10ec2:	2500      	movs	r5, #0
   10ec4:	2480      	movs	r4, #128	; 0x80
   10ec6:	03e4      	lsls	r4, r4, #15
   10ec8:	432c      	orrs	r4, r5
   10eca:	0264      	lsls	r4, r4, #9
   10ecc:	0a64      	lsrs	r4, r4, #9
   10ece:	9b00      	ldr	r3, [sp, #0]
   10ed0:	21ff      	movs	r1, #255	; 0xff
   10ed2:	e781      	b.n	10dd8 <__aeabi_fdiv+0x138>
   10ed4:	9501      	str	r5, [sp, #4]
   10ed6:	e7c1      	b.n	10e5c <__aeabi_fdiv+0x1bc>
   10ed8:	0023      	movs	r3, r4
   10eda:	2020      	movs	r0, #32
   10edc:	40cb      	lsrs	r3, r1
   10ede:	1a41      	subs	r1, r0, r1
   10ee0:	408c      	lsls	r4, r1
   10ee2:	1e61      	subs	r1, r4, #1
   10ee4:	418c      	sbcs	r4, r1
   10ee6:	431c      	orrs	r4, r3
   10ee8:	0763      	lsls	r3, r4, #29
   10eea:	d004      	beq.n	10ef6 <__aeabi_fdiv+0x256>
   10eec:	230f      	movs	r3, #15
   10eee:	4023      	ands	r3, r4
   10ef0:	2b04      	cmp	r3, #4
   10ef2:	d000      	beq.n	10ef6 <__aeabi_fdiv+0x256>
   10ef4:	3404      	adds	r4, #4
   10ef6:	0163      	lsls	r3, r4, #5
   10ef8:	d505      	bpl.n	10f06 <__aeabi_fdiv+0x266>
   10efa:	2301      	movs	r3, #1
   10efc:	9a01      	ldr	r2, [sp, #4]
   10efe:	2101      	movs	r1, #1
   10f00:	4013      	ands	r3, r2
   10f02:	2400      	movs	r4, #0
   10f04:	e768      	b.n	10dd8 <__aeabi_fdiv+0x138>
   10f06:	2301      	movs	r3, #1
   10f08:	9a01      	ldr	r2, [sp, #4]
   10f0a:	01a4      	lsls	r4, r4, #6
   10f0c:	0a64      	lsrs	r4, r4, #9
   10f0e:	4013      	ands	r3, r2
   10f10:	2100      	movs	r1, #0
   10f12:	e761      	b.n	10dd8 <__aeabi_fdiv+0x138>
   10f14:	2380      	movs	r3, #128	; 0x80
   10f16:	03db      	lsls	r3, r3, #15
   10f18:	431c      	orrs	r4, r3
   10f1a:	0264      	lsls	r4, r4, #9
   10f1c:	0a64      	lsrs	r4, r4, #9
   10f1e:	4653      	mov	r3, sl
   10f20:	21ff      	movs	r1, #255	; 0xff
   10f22:	e759      	b.n	10dd8 <__aeabi_fdiv+0x138>
   10f24:	0001afe8 	.word	0x0001afe8
   10f28:	0001b028 	.word	0x0001b028
   10f2c:	f7ffffff 	.word	0xf7ffffff

00010f30 <__eqsf2>:
   10f30:	b570      	push	{r4, r5, r6, lr}
   10f32:	0042      	lsls	r2, r0, #1
   10f34:	0245      	lsls	r5, r0, #9
   10f36:	024e      	lsls	r6, r1, #9
   10f38:	004c      	lsls	r4, r1, #1
   10f3a:	0fc3      	lsrs	r3, r0, #31
   10f3c:	0a6d      	lsrs	r5, r5, #9
   10f3e:	0e12      	lsrs	r2, r2, #24
   10f40:	0a76      	lsrs	r6, r6, #9
   10f42:	0e24      	lsrs	r4, r4, #24
   10f44:	0fc9      	lsrs	r1, r1, #31
   10f46:	2001      	movs	r0, #1
   10f48:	2aff      	cmp	r2, #255	; 0xff
   10f4a:	d006      	beq.n	10f5a <__eqsf2+0x2a>
   10f4c:	2cff      	cmp	r4, #255	; 0xff
   10f4e:	d003      	beq.n	10f58 <__eqsf2+0x28>
   10f50:	42a2      	cmp	r2, r4
   10f52:	d101      	bne.n	10f58 <__eqsf2+0x28>
   10f54:	42b5      	cmp	r5, r6
   10f56:	d006      	beq.n	10f66 <__eqsf2+0x36>
   10f58:	bd70      	pop	{r4, r5, r6, pc}
   10f5a:	2d00      	cmp	r5, #0
   10f5c:	d1fc      	bne.n	10f58 <__eqsf2+0x28>
   10f5e:	2cff      	cmp	r4, #255	; 0xff
   10f60:	d1fa      	bne.n	10f58 <__eqsf2+0x28>
   10f62:	2e00      	cmp	r6, #0
   10f64:	d1f8      	bne.n	10f58 <__eqsf2+0x28>
   10f66:	428b      	cmp	r3, r1
   10f68:	d006      	beq.n	10f78 <__eqsf2+0x48>
   10f6a:	2001      	movs	r0, #1
   10f6c:	2a00      	cmp	r2, #0
   10f6e:	d1f3      	bne.n	10f58 <__eqsf2+0x28>
   10f70:	0028      	movs	r0, r5
   10f72:	1e45      	subs	r5, r0, #1
   10f74:	41a8      	sbcs	r0, r5
   10f76:	e7ef      	b.n	10f58 <__eqsf2+0x28>
   10f78:	2000      	movs	r0, #0
   10f7a:	e7ed      	b.n	10f58 <__eqsf2+0x28>

00010f7c <__gesf2>:
   10f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
   10f7e:	0042      	lsls	r2, r0, #1
   10f80:	0245      	lsls	r5, r0, #9
   10f82:	024c      	lsls	r4, r1, #9
   10f84:	0fc3      	lsrs	r3, r0, #31
   10f86:	0048      	lsls	r0, r1, #1
   10f88:	0a6d      	lsrs	r5, r5, #9
   10f8a:	0e12      	lsrs	r2, r2, #24
   10f8c:	0a64      	lsrs	r4, r4, #9
   10f8e:	0e00      	lsrs	r0, r0, #24
   10f90:	0fc9      	lsrs	r1, r1, #31
   10f92:	2aff      	cmp	r2, #255	; 0xff
   10f94:	d01e      	beq.n	10fd4 <__gesf2+0x58>
   10f96:	28ff      	cmp	r0, #255	; 0xff
   10f98:	d021      	beq.n	10fde <__gesf2+0x62>
   10f9a:	2a00      	cmp	r2, #0
   10f9c:	d10a      	bne.n	10fb4 <__gesf2+0x38>
   10f9e:	426e      	negs	r6, r5
   10fa0:	416e      	adcs	r6, r5
   10fa2:	b2f6      	uxtb	r6, r6
   10fa4:	2800      	cmp	r0, #0
   10fa6:	d10f      	bne.n	10fc8 <__gesf2+0x4c>
   10fa8:	2c00      	cmp	r4, #0
   10faa:	d10d      	bne.n	10fc8 <__gesf2+0x4c>
   10fac:	2000      	movs	r0, #0
   10fae:	2d00      	cmp	r5, #0
   10fb0:	d009      	beq.n	10fc6 <__gesf2+0x4a>
   10fb2:	e005      	b.n	10fc0 <__gesf2+0x44>
   10fb4:	2800      	cmp	r0, #0
   10fb6:	d101      	bne.n	10fbc <__gesf2+0x40>
   10fb8:	2c00      	cmp	r4, #0
   10fba:	d001      	beq.n	10fc0 <__gesf2+0x44>
   10fbc:	428b      	cmp	r3, r1
   10fbe:	d011      	beq.n	10fe4 <__gesf2+0x68>
   10fc0:	2101      	movs	r1, #1
   10fc2:	4258      	negs	r0, r3
   10fc4:	4308      	orrs	r0, r1
   10fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10fc8:	2e00      	cmp	r6, #0
   10fca:	d0f7      	beq.n	10fbc <__gesf2+0x40>
   10fcc:	2001      	movs	r0, #1
   10fce:	3901      	subs	r1, #1
   10fd0:	4308      	orrs	r0, r1
   10fd2:	e7f8      	b.n	10fc6 <__gesf2+0x4a>
   10fd4:	2d00      	cmp	r5, #0
   10fd6:	d0de      	beq.n	10f96 <__gesf2+0x1a>
   10fd8:	2002      	movs	r0, #2
   10fda:	4240      	negs	r0, r0
   10fdc:	e7f3      	b.n	10fc6 <__gesf2+0x4a>
   10fde:	2c00      	cmp	r4, #0
   10fe0:	d0db      	beq.n	10f9a <__gesf2+0x1e>
   10fe2:	e7f9      	b.n	10fd8 <__gesf2+0x5c>
   10fe4:	4282      	cmp	r2, r0
   10fe6:	dceb      	bgt.n	10fc0 <__gesf2+0x44>
   10fe8:	db04      	blt.n	10ff4 <__gesf2+0x78>
   10fea:	42a5      	cmp	r5, r4
   10fec:	d8e8      	bhi.n	10fc0 <__gesf2+0x44>
   10fee:	2000      	movs	r0, #0
   10ff0:	42a5      	cmp	r5, r4
   10ff2:	d2e8      	bcs.n	10fc6 <__gesf2+0x4a>
   10ff4:	2101      	movs	r1, #1
   10ff6:	1e58      	subs	r0, r3, #1
   10ff8:	4308      	orrs	r0, r1
   10ffa:	e7e4      	b.n	10fc6 <__gesf2+0x4a>

00010ffc <__lesf2>:
   10ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
   10ffe:	0042      	lsls	r2, r0, #1
   11000:	024d      	lsls	r5, r1, #9
   11002:	004c      	lsls	r4, r1, #1
   11004:	0246      	lsls	r6, r0, #9
   11006:	0a76      	lsrs	r6, r6, #9
   11008:	0e12      	lsrs	r2, r2, #24
   1100a:	0fc3      	lsrs	r3, r0, #31
   1100c:	0a6d      	lsrs	r5, r5, #9
   1100e:	0e24      	lsrs	r4, r4, #24
   11010:	0fc9      	lsrs	r1, r1, #31
   11012:	2aff      	cmp	r2, #255	; 0xff
   11014:	d016      	beq.n	11044 <__lesf2+0x48>
   11016:	2cff      	cmp	r4, #255	; 0xff
   11018:	d018      	beq.n	1104c <__lesf2+0x50>
   1101a:	2a00      	cmp	r2, #0
   1101c:	d10a      	bne.n	11034 <__lesf2+0x38>
   1101e:	4270      	negs	r0, r6
   11020:	4170      	adcs	r0, r6
   11022:	b2c0      	uxtb	r0, r0
   11024:	2c00      	cmp	r4, #0
   11026:	d015      	beq.n	11054 <__lesf2+0x58>
   11028:	2800      	cmp	r0, #0
   1102a:	d005      	beq.n	11038 <__lesf2+0x3c>
   1102c:	2001      	movs	r0, #1
   1102e:	3901      	subs	r1, #1
   11030:	4308      	orrs	r0, r1
   11032:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11034:	2c00      	cmp	r4, #0
   11036:	d013      	beq.n	11060 <__lesf2+0x64>
   11038:	4299      	cmp	r1, r3
   1103a:	d014      	beq.n	11066 <__lesf2+0x6a>
   1103c:	2001      	movs	r0, #1
   1103e:	425b      	negs	r3, r3
   11040:	4318      	orrs	r0, r3
   11042:	e7f6      	b.n	11032 <__lesf2+0x36>
   11044:	2002      	movs	r0, #2
   11046:	2e00      	cmp	r6, #0
   11048:	d1f3      	bne.n	11032 <__lesf2+0x36>
   1104a:	e7e4      	b.n	11016 <__lesf2+0x1a>
   1104c:	2002      	movs	r0, #2
   1104e:	2d00      	cmp	r5, #0
   11050:	d1ef      	bne.n	11032 <__lesf2+0x36>
   11052:	e7e2      	b.n	1101a <__lesf2+0x1e>
   11054:	2d00      	cmp	r5, #0
   11056:	d1e7      	bne.n	11028 <__lesf2+0x2c>
   11058:	2000      	movs	r0, #0
   1105a:	2e00      	cmp	r6, #0
   1105c:	d0e9      	beq.n	11032 <__lesf2+0x36>
   1105e:	e7ed      	b.n	1103c <__lesf2+0x40>
   11060:	2d00      	cmp	r5, #0
   11062:	d1e9      	bne.n	11038 <__lesf2+0x3c>
   11064:	e7ea      	b.n	1103c <__lesf2+0x40>
   11066:	42a2      	cmp	r2, r4
   11068:	dc06      	bgt.n	11078 <__lesf2+0x7c>
   1106a:	dbdf      	blt.n	1102c <__lesf2+0x30>
   1106c:	42ae      	cmp	r6, r5
   1106e:	d803      	bhi.n	11078 <__lesf2+0x7c>
   11070:	2000      	movs	r0, #0
   11072:	42ae      	cmp	r6, r5
   11074:	d3da      	bcc.n	1102c <__lesf2+0x30>
   11076:	e7dc      	b.n	11032 <__lesf2+0x36>
   11078:	2001      	movs	r0, #1
   1107a:	4249      	negs	r1, r1
   1107c:	4308      	orrs	r0, r1
   1107e:	e7d8      	b.n	11032 <__lesf2+0x36>

00011080 <__aeabi_fmul>:
   11080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11082:	4657      	mov	r7, sl
   11084:	464e      	mov	r6, r9
   11086:	4645      	mov	r5, r8
   11088:	46de      	mov	lr, fp
   1108a:	b5e0      	push	{r5, r6, r7, lr}
   1108c:	0247      	lsls	r7, r0, #9
   1108e:	0046      	lsls	r6, r0, #1
   11090:	4688      	mov	r8, r1
   11092:	0a7f      	lsrs	r7, r7, #9
   11094:	0e36      	lsrs	r6, r6, #24
   11096:	0fc4      	lsrs	r4, r0, #31
   11098:	2e00      	cmp	r6, #0
   1109a:	d047      	beq.n	1112c <__aeabi_fmul+0xac>
   1109c:	2eff      	cmp	r6, #255	; 0xff
   1109e:	d024      	beq.n	110ea <__aeabi_fmul+0x6a>
   110a0:	00fb      	lsls	r3, r7, #3
   110a2:	2780      	movs	r7, #128	; 0x80
   110a4:	04ff      	lsls	r7, r7, #19
   110a6:	431f      	orrs	r7, r3
   110a8:	2300      	movs	r3, #0
   110aa:	4699      	mov	r9, r3
   110ac:	469a      	mov	sl, r3
   110ae:	3e7f      	subs	r6, #127	; 0x7f
   110b0:	4643      	mov	r3, r8
   110b2:	025d      	lsls	r5, r3, #9
   110b4:	0058      	lsls	r0, r3, #1
   110b6:	0fdb      	lsrs	r3, r3, #31
   110b8:	0a6d      	lsrs	r5, r5, #9
   110ba:	0e00      	lsrs	r0, r0, #24
   110bc:	4698      	mov	r8, r3
   110be:	d043      	beq.n	11148 <__aeabi_fmul+0xc8>
   110c0:	28ff      	cmp	r0, #255	; 0xff
   110c2:	d03b      	beq.n	1113c <__aeabi_fmul+0xbc>
   110c4:	00eb      	lsls	r3, r5, #3
   110c6:	2580      	movs	r5, #128	; 0x80
   110c8:	2200      	movs	r2, #0
   110ca:	04ed      	lsls	r5, r5, #19
   110cc:	431d      	orrs	r5, r3
   110ce:	387f      	subs	r0, #127	; 0x7f
   110d0:	1836      	adds	r6, r6, r0
   110d2:	1c73      	adds	r3, r6, #1
   110d4:	4641      	mov	r1, r8
   110d6:	469b      	mov	fp, r3
   110d8:	464b      	mov	r3, r9
   110da:	4061      	eors	r1, r4
   110dc:	4313      	orrs	r3, r2
   110de:	2b0f      	cmp	r3, #15
   110e0:	d864      	bhi.n	111ac <__aeabi_fmul+0x12c>
   110e2:	4875      	ldr	r0, [pc, #468]	; (112b8 <__aeabi_fmul+0x238>)
   110e4:	009b      	lsls	r3, r3, #2
   110e6:	58c3      	ldr	r3, [r0, r3]
   110e8:	469f      	mov	pc, r3
   110ea:	2f00      	cmp	r7, #0
   110ec:	d142      	bne.n	11174 <__aeabi_fmul+0xf4>
   110ee:	2308      	movs	r3, #8
   110f0:	4699      	mov	r9, r3
   110f2:	3b06      	subs	r3, #6
   110f4:	26ff      	movs	r6, #255	; 0xff
   110f6:	469a      	mov	sl, r3
   110f8:	e7da      	b.n	110b0 <__aeabi_fmul+0x30>
   110fa:	4641      	mov	r1, r8
   110fc:	2a02      	cmp	r2, #2
   110fe:	d028      	beq.n	11152 <__aeabi_fmul+0xd2>
   11100:	2a03      	cmp	r2, #3
   11102:	d100      	bne.n	11106 <__aeabi_fmul+0x86>
   11104:	e0ce      	b.n	112a4 <__aeabi_fmul+0x224>
   11106:	2a01      	cmp	r2, #1
   11108:	d000      	beq.n	1110c <__aeabi_fmul+0x8c>
   1110a:	e0ac      	b.n	11266 <__aeabi_fmul+0x1e6>
   1110c:	4011      	ands	r1, r2
   1110e:	2000      	movs	r0, #0
   11110:	2200      	movs	r2, #0
   11112:	b2cc      	uxtb	r4, r1
   11114:	0240      	lsls	r0, r0, #9
   11116:	05d2      	lsls	r2, r2, #23
   11118:	0a40      	lsrs	r0, r0, #9
   1111a:	07e4      	lsls	r4, r4, #31
   1111c:	4310      	orrs	r0, r2
   1111e:	4320      	orrs	r0, r4
   11120:	bc3c      	pop	{r2, r3, r4, r5}
   11122:	4690      	mov	r8, r2
   11124:	4699      	mov	r9, r3
   11126:	46a2      	mov	sl, r4
   11128:	46ab      	mov	fp, r5
   1112a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1112c:	2f00      	cmp	r7, #0
   1112e:	d115      	bne.n	1115c <__aeabi_fmul+0xdc>
   11130:	2304      	movs	r3, #4
   11132:	4699      	mov	r9, r3
   11134:	3b03      	subs	r3, #3
   11136:	2600      	movs	r6, #0
   11138:	469a      	mov	sl, r3
   1113a:	e7b9      	b.n	110b0 <__aeabi_fmul+0x30>
   1113c:	20ff      	movs	r0, #255	; 0xff
   1113e:	2202      	movs	r2, #2
   11140:	2d00      	cmp	r5, #0
   11142:	d0c5      	beq.n	110d0 <__aeabi_fmul+0x50>
   11144:	2203      	movs	r2, #3
   11146:	e7c3      	b.n	110d0 <__aeabi_fmul+0x50>
   11148:	2d00      	cmp	r5, #0
   1114a:	d119      	bne.n	11180 <__aeabi_fmul+0x100>
   1114c:	2000      	movs	r0, #0
   1114e:	2201      	movs	r2, #1
   11150:	e7be      	b.n	110d0 <__aeabi_fmul+0x50>
   11152:	2401      	movs	r4, #1
   11154:	22ff      	movs	r2, #255	; 0xff
   11156:	400c      	ands	r4, r1
   11158:	2000      	movs	r0, #0
   1115a:	e7db      	b.n	11114 <__aeabi_fmul+0x94>
   1115c:	0038      	movs	r0, r7
   1115e:	f002 f823 	bl	131a8 <__clzsi2>
   11162:	2676      	movs	r6, #118	; 0x76
   11164:	1f43      	subs	r3, r0, #5
   11166:	409f      	lsls	r7, r3
   11168:	2300      	movs	r3, #0
   1116a:	4276      	negs	r6, r6
   1116c:	1a36      	subs	r6, r6, r0
   1116e:	4699      	mov	r9, r3
   11170:	469a      	mov	sl, r3
   11172:	e79d      	b.n	110b0 <__aeabi_fmul+0x30>
   11174:	230c      	movs	r3, #12
   11176:	4699      	mov	r9, r3
   11178:	3b09      	subs	r3, #9
   1117a:	26ff      	movs	r6, #255	; 0xff
   1117c:	469a      	mov	sl, r3
   1117e:	e797      	b.n	110b0 <__aeabi_fmul+0x30>
   11180:	0028      	movs	r0, r5
   11182:	f002 f811 	bl	131a8 <__clzsi2>
   11186:	1f43      	subs	r3, r0, #5
   11188:	409d      	lsls	r5, r3
   1118a:	2376      	movs	r3, #118	; 0x76
   1118c:	425b      	negs	r3, r3
   1118e:	1a18      	subs	r0, r3, r0
   11190:	2200      	movs	r2, #0
   11192:	e79d      	b.n	110d0 <__aeabi_fmul+0x50>
   11194:	2080      	movs	r0, #128	; 0x80
   11196:	2400      	movs	r4, #0
   11198:	03c0      	lsls	r0, r0, #15
   1119a:	22ff      	movs	r2, #255	; 0xff
   1119c:	e7ba      	b.n	11114 <__aeabi_fmul+0x94>
   1119e:	003d      	movs	r5, r7
   111a0:	4652      	mov	r2, sl
   111a2:	e7ab      	b.n	110fc <__aeabi_fmul+0x7c>
   111a4:	003d      	movs	r5, r7
   111a6:	0021      	movs	r1, r4
   111a8:	4652      	mov	r2, sl
   111aa:	e7a7      	b.n	110fc <__aeabi_fmul+0x7c>
   111ac:	0c3b      	lsrs	r3, r7, #16
   111ae:	469c      	mov	ip, r3
   111b0:	042a      	lsls	r2, r5, #16
   111b2:	0c12      	lsrs	r2, r2, #16
   111b4:	0c2b      	lsrs	r3, r5, #16
   111b6:	0014      	movs	r4, r2
   111b8:	4660      	mov	r0, ip
   111ba:	4665      	mov	r5, ip
   111bc:	043f      	lsls	r7, r7, #16
   111be:	0c3f      	lsrs	r7, r7, #16
   111c0:	437c      	muls	r4, r7
   111c2:	4342      	muls	r2, r0
   111c4:	435d      	muls	r5, r3
   111c6:	437b      	muls	r3, r7
   111c8:	0c27      	lsrs	r7, r4, #16
   111ca:	189b      	adds	r3, r3, r2
   111cc:	18ff      	adds	r7, r7, r3
   111ce:	42ba      	cmp	r2, r7
   111d0:	d903      	bls.n	111da <__aeabi_fmul+0x15a>
   111d2:	2380      	movs	r3, #128	; 0x80
   111d4:	025b      	lsls	r3, r3, #9
   111d6:	469c      	mov	ip, r3
   111d8:	4465      	add	r5, ip
   111da:	0424      	lsls	r4, r4, #16
   111dc:	043a      	lsls	r2, r7, #16
   111de:	0c24      	lsrs	r4, r4, #16
   111e0:	1912      	adds	r2, r2, r4
   111e2:	0193      	lsls	r3, r2, #6
   111e4:	1e5c      	subs	r4, r3, #1
   111e6:	41a3      	sbcs	r3, r4
   111e8:	0c3f      	lsrs	r7, r7, #16
   111ea:	0e92      	lsrs	r2, r2, #26
   111ec:	197d      	adds	r5, r7, r5
   111ee:	431a      	orrs	r2, r3
   111f0:	01ad      	lsls	r5, r5, #6
   111f2:	4315      	orrs	r5, r2
   111f4:	012b      	lsls	r3, r5, #4
   111f6:	d504      	bpl.n	11202 <__aeabi_fmul+0x182>
   111f8:	2301      	movs	r3, #1
   111fa:	465e      	mov	r6, fp
   111fc:	086a      	lsrs	r2, r5, #1
   111fe:	401d      	ands	r5, r3
   11200:	4315      	orrs	r5, r2
   11202:	0032      	movs	r2, r6
   11204:	327f      	adds	r2, #127	; 0x7f
   11206:	2a00      	cmp	r2, #0
   11208:	dd25      	ble.n	11256 <__aeabi_fmul+0x1d6>
   1120a:	076b      	lsls	r3, r5, #29
   1120c:	d004      	beq.n	11218 <__aeabi_fmul+0x198>
   1120e:	230f      	movs	r3, #15
   11210:	402b      	ands	r3, r5
   11212:	2b04      	cmp	r3, #4
   11214:	d000      	beq.n	11218 <__aeabi_fmul+0x198>
   11216:	3504      	adds	r5, #4
   11218:	012b      	lsls	r3, r5, #4
   1121a:	d503      	bpl.n	11224 <__aeabi_fmul+0x1a4>
   1121c:	0032      	movs	r2, r6
   1121e:	4b27      	ldr	r3, [pc, #156]	; (112bc <__aeabi_fmul+0x23c>)
   11220:	3280      	adds	r2, #128	; 0x80
   11222:	401d      	ands	r5, r3
   11224:	2afe      	cmp	r2, #254	; 0xfe
   11226:	dc94      	bgt.n	11152 <__aeabi_fmul+0xd2>
   11228:	2401      	movs	r4, #1
   1122a:	01a8      	lsls	r0, r5, #6
   1122c:	0a40      	lsrs	r0, r0, #9
   1122e:	b2d2      	uxtb	r2, r2
   11230:	400c      	ands	r4, r1
   11232:	e76f      	b.n	11114 <__aeabi_fmul+0x94>
   11234:	2080      	movs	r0, #128	; 0x80
   11236:	03c0      	lsls	r0, r0, #15
   11238:	4207      	tst	r7, r0
   1123a:	d007      	beq.n	1124c <__aeabi_fmul+0x1cc>
   1123c:	4205      	tst	r5, r0
   1123e:	d105      	bne.n	1124c <__aeabi_fmul+0x1cc>
   11240:	4328      	orrs	r0, r5
   11242:	0240      	lsls	r0, r0, #9
   11244:	0a40      	lsrs	r0, r0, #9
   11246:	4644      	mov	r4, r8
   11248:	22ff      	movs	r2, #255	; 0xff
   1124a:	e763      	b.n	11114 <__aeabi_fmul+0x94>
   1124c:	4338      	orrs	r0, r7
   1124e:	0240      	lsls	r0, r0, #9
   11250:	0a40      	lsrs	r0, r0, #9
   11252:	22ff      	movs	r2, #255	; 0xff
   11254:	e75e      	b.n	11114 <__aeabi_fmul+0x94>
   11256:	2401      	movs	r4, #1
   11258:	1aa3      	subs	r3, r4, r2
   1125a:	2b1b      	cmp	r3, #27
   1125c:	dd05      	ble.n	1126a <__aeabi_fmul+0x1ea>
   1125e:	400c      	ands	r4, r1
   11260:	2200      	movs	r2, #0
   11262:	2000      	movs	r0, #0
   11264:	e756      	b.n	11114 <__aeabi_fmul+0x94>
   11266:	465e      	mov	r6, fp
   11268:	e7cb      	b.n	11202 <__aeabi_fmul+0x182>
   1126a:	002a      	movs	r2, r5
   1126c:	2020      	movs	r0, #32
   1126e:	40da      	lsrs	r2, r3
   11270:	1ac3      	subs	r3, r0, r3
   11272:	409d      	lsls	r5, r3
   11274:	002b      	movs	r3, r5
   11276:	1e5d      	subs	r5, r3, #1
   11278:	41ab      	sbcs	r3, r5
   1127a:	4313      	orrs	r3, r2
   1127c:	075a      	lsls	r2, r3, #29
   1127e:	d004      	beq.n	1128a <__aeabi_fmul+0x20a>
   11280:	220f      	movs	r2, #15
   11282:	401a      	ands	r2, r3
   11284:	2a04      	cmp	r2, #4
   11286:	d000      	beq.n	1128a <__aeabi_fmul+0x20a>
   11288:	3304      	adds	r3, #4
   1128a:	015a      	lsls	r2, r3, #5
   1128c:	d504      	bpl.n	11298 <__aeabi_fmul+0x218>
   1128e:	2401      	movs	r4, #1
   11290:	2201      	movs	r2, #1
   11292:	400c      	ands	r4, r1
   11294:	2000      	movs	r0, #0
   11296:	e73d      	b.n	11114 <__aeabi_fmul+0x94>
   11298:	2401      	movs	r4, #1
   1129a:	019b      	lsls	r3, r3, #6
   1129c:	0a58      	lsrs	r0, r3, #9
   1129e:	400c      	ands	r4, r1
   112a0:	2200      	movs	r2, #0
   112a2:	e737      	b.n	11114 <__aeabi_fmul+0x94>
   112a4:	2080      	movs	r0, #128	; 0x80
   112a6:	2401      	movs	r4, #1
   112a8:	03c0      	lsls	r0, r0, #15
   112aa:	4328      	orrs	r0, r5
   112ac:	0240      	lsls	r0, r0, #9
   112ae:	0a40      	lsrs	r0, r0, #9
   112b0:	400c      	ands	r4, r1
   112b2:	22ff      	movs	r2, #255	; 0xff
   112b4:	e72e      	b.n	11114 <__aeabi_fmul+0x94>
   112b6:	46c0      	nop			; (mov r8, r8)
   112b8:	0001b068 	.word	0x0001b068
   112bc:	f7ffffff 	.word	0xf7ffffff

000112c0 <__aeabi_fsub>:
   112c0:	b5f0      	push	{r4, r5, r6, r7, lr}
   112c2:	464f      	mov	r7, r9
   112c4:	46d6      	mov	lr, sl
   112c6:	4646      	mov	r6, r8
   112c8:	0044      	lsls	r4, r0, #1
   112ca:	b5c0      	push	{r6, r7, lr}
   112cc:	0fc2      	lsrs	r2, r0, #31
   112ce:	0247      	lsls	r7, r0, #9
   112d0:	0248      	lsls	r0, r1, #9
   112d2:	0a40      	lsrs	r0, r0, #9
   112d4:	4684      	mov	ip, r0
   112d6:	4666      	mov	r6, ip
   112d8:	0a7b      	lsrs	r3, r7, #9
   112da:	0048      	lsls	r0, r1, #1
   112dc:	0fc9      	lsrs	r1, r1, #31
   112de:	469a      	mov	sl, r3
   112e0:	0e24      	lsrs	r4, r4, #24
   112e2:	0015      	movs	r5, r2
   112e4:	00db      	lsls	r3, r3, #3
   112e6:	0e00      	lsrs	r0, r0, #24
   112e8:	4689      	mov	r9, r1
   112ea:	00f6      	lsls	r6, r6, #3
   112ec:	28ff      	cmp	r0, #255	; 0xff
   112ee:	d100      	bne.n	112f2 <__aeabi_fsub+0x32>
   112f0:	e08f      	b.n	11412 <__aeabi_fsub+0x152>
   112f2:	2101      	movs	r1, #1
   112f4:	464f      	mov	r7, r9
   112f6:	404f      	eors	r7, r1
   112f8:	0039      	movs	r1, r7
   112fa:	4291      	cmp	r1, r2
   112fc:	d066      	beq.n	113cc <__aeabi_fsub+0x10c>
   112fe:	1a22      	subs	r2, r4, r0
   11300:	2a00      	cmp	r2, #0
   11302:	dc00      	bgt.n	11306 <__aeabi_fsub+0x46>
   11304:	e09d      	b.n	11442 <__aeabi_fsub+0x182>
   11306:	2800      	cmp	r0, #0
   11308:	d13d      	bne.n	11386 <__aeabi_fsub+0xc6>
   1130a:	2e00      	cmp	r6, #0
   1130c:	d100      	bne.n	11310 <__aeabi_fsub+0x50>
   1130e:	e08b      	b.n	11428 <__aeabi_fsub+0x168>
   11310:	1e51      	subs	r1, r2, #1
   11312:	2900      	cmp	r1, #0
   11314:	d000      	beq.n	11318 <__aeabi_fsub+0x58>
   11316:	e0b5      	b.n	11484 <__aeabi_fsub+0x1c4>
   11318:	2401      	movs	r4, #1
   1131a:	1b9b      	subs	r3, r3, r6
   1131c:	015a      	lsls	r2, r3, #5
   1131e:	d544      	bpl.n	113aa <__aeabi_fsub+0xea>
   11320:	019b      	lsls	r3, r3, #6
   11322:	099f      	lsrs	r7, r3, #6
   11324:	0038      	movs	r0, r7
   11326:	f001 ff3f 	bl	131a8 <__clzsi2>
   1132a:	3805      	subs	r0, #5
   1132c:	4087      	lsls	r7, r0
   1132e:	4284      	cmp	r4, r0
   11330:	dd00      	ble.n	11334 <__aeabi_fsub+0x74>
   11332:	e096      	b.n	11462 <__aeabi_fsub+0x1a2>
   11334:	1b04      	subs	r4, r0, r4
   11336:	003a      	movs	r2, r7
   11338:	2020      	movs	r0, #32
   1133a:	3401      	adds	r4, #1
   1133c:	40e2      	lsrs	r2, r4
   1133e:	1b04      	subs	r4, r0, r4
   11340:	40a7      	lsls	r7, r4
   11342:	003b      	movs	r3, r7
   11344:	1e5f      	subs	r7, r3, #1
   11346:	41bb      	sbcs	r3, r7
   11348:	2400      	movs	r4, #0
   1134a:	4313      	orrs	r3, r2
   1134c:	075a      	lsls	r2, r3, #29
   1134e:	d004      	beq.n	1135a <__aeabi_fsub+0x9a>
   11350:	220f      	movs	r2, #15
   11352:	401a      	ands	r2, r3
   11354:	2a04      	cmp	r2, #4
   11356:	d000      	beq.n	1135a <__aeabi_fsub+0x9a>
   11358:	3304      	adds	r3, #4
   1135a:	015a      	lsls	r2, r3, #5
   1135c:	d527      	bpl.n	113ae <__aeabi_fsub+0xee>
   1135e:	3401      	adds	r4, #1
   11360:	2cff      	cmp	r4, #255	; 0xff
   11362:	d100      	bne.n	11366 <__aeabi_fsub+0xa6>
   11364:	e079      	b.n	1145a <__aeabi_fsub+0x19a>
   11366:	2201      	movs	r2, #1
   11368:	019b      	lsls	r3, r3, #6
   1136a:	0a5b      	lsrs	r3, r3, #9
   1136c:	b2e4      	uxtb	r4, r4
   1136e:	402a      	ands	r2, r5
   11370:	025b      	lsls	r3, r3, #9
   11372:	05e4      	lsls	r4, r4, #23
   11374:	0a58      	lsrs	r0, r3, #9
   11376:	07d2      	lsls	r2, r2, #31
   11378:	4320      	orrs	r0, r4
   1137a:	4310      	orrs	r0, r2
   1137c:	bc1c      	pop	{r2, r3, r4}
   1137e:	4690      	mov	r8, r2
   11380:	4699      	mov	r9, r3
   11382:	46a2      	mov	sl, r4
   11384:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11386:	2cff      	cmp	r4, #255	; 0xff
   11388:	d0e0      	beq.n	1134c <__aeabi_fsub+0x8c>
   1138a:	2180      	movs	r1, #128	; 0x80
   1138c:	04c9      	lsls	r1, r1, #19
   1138e:	430e      	orrs	r6, r1
   11390:	2a1b      	cmp	r2, #27
   11392:	dc7b      	bgt.n	1148c <__aeabi_fsub+0x1cc>
   11394:	0031      	movs	r1, r6
   11396:	2020      	movs	r0, #32
   11398:	40d1      	lsrs	r1, r2
   1139a:	1a82      	subs	r2, r0, r2
   1139c:	4096      	lsls	r6, r2
   1139e:	1e72      	subs	r2, r6, #1
   113a0:	4196      	sbcs	r6, r2
   113a2:	430e      	orrs	r6, r1
   113a4:	1b9b      	subs	r3, r3, r6
   113a6:	015a      	lsls	r2, r3, #5
   113a8:	d4ba      	bmi.n	11320 <__aeabi_fsub+0x60>
   113aa:	075a      	lsls	r2, r3, #29
   113ac:	d1d0      	bne.n	11350 <__aeabi_fsub+0x90>
   113ae:	2201      	movs	r2, #1
   113b0:	08df      	lsrs	r7, r3, #3
   113b2:	402a      	ands	r2, r5
   113b4:	2cff      	cmp	r4, #255	; 0xff
   113b6:	d133      	bne.n	11420 <__aeabi_fsub+0x160>
   113b8:	2f00      	cmp	r7, #0
   113ba:	d100      	bne.n	113be <__aeabi_fsub+0xfe>
   113bc:	e0a8      	b.n	11510 <__aeabi_fsub+0x250>
   113be:	2380      	movs	r3, #128	; 0x80
   113c0:	03db      	lsls	r3, r3, #15
   113c2:	433b      	orrs	r3, r7
   113c4:	025b      	lsls	r3, r3, #9
   113c6:	0a5b      	lsrs	r3, r3, #9
   113c8:	24ff      	movs	r4, #255	; 0xff
   113ca:	e7d1      	b.n	11370 <__aeabi_fsub+0xb0>
   113cc:	1a21      	subs	r1, r4, r0
   113ce:	2900      	cmp	r1, #0
   113d0:	dd4c      	ble.n	1146c <__aeabi_fsub+0x1ac>
   113d2:	2800      	cmp	r0, #0
   113d4:	d02a      	beq.n	1142c <__aeabi_fsub+0x16c>
   113d6:	2cff      	cmp	r4, #255	; 0xff
   113d8:	d0b8      	beq.n	1134c <__aeabi_fsub+0x8c>
   113da:	2080      	movs	r0, #128	; 0x80
   113dc:	04c0      	lsls	r0, r0, #19
   113de:	4306      	orrs	r6, r0
   113e0:	291b      	cmp	r1, #27
   113e2:	dd00      	ble.n	113e6 <__aeabi_fsub+0x126>
   113e4:	e0af      	b.n	11546 <__aeabi_fsub+0x286>
   113e6:	0030      	movs	r0, r6
   113e8:	2720      	movs	r7, #32
   113ea:	40c8      	lsrs	r0, r1
   113ec:	1a79      	subs	r1, r7, r1
   113ee:	408e      	lsls	r6, r1
   113f0:	1e71      	subs	r1, r6, #1
   113f2:	418e      	sbcs	r6, r1
   113f4:	4306      	orrs	r6, r0
   113f6:	199b      	adds	r3, r3, r6
   113f8:	0159      	lsls	r1, r3, #5
   113fa:	d5d6      	bpl.n	113aa <__aeabi_fsub+0xea>
   113fc:	3401      	adds	r4, #1
   113fe:	2cff      	cmp	r4, #255	; 0xff
   11400:	d100      	bne.n	11404 <__aeabi_fsub+0x144>
   11402:	e085      	b.n	11510 <__aeabi_fsub+0x250>
   11404:	2201      	movs	r2, #1
   11406:	497a      	ldr	r1, [pc, #488]	; (115f0 <__aeabi_fsub+0x330>)
   11408:	401a      	ands	r2, r3
   1140a:	085b      	lsrs	r3, r3, #1
   1140c:	400b      	ands	r3, r1
   1140e:	4313      	orrs	r3, r2
   11410:	e79c      	b.n	1134c <__aeabi_fsub+0x8c>
   11412:	2e00      	cmp	r6, #0
   11414:	d000      	beq.n	11418 <__aeabi_fsub+0x158>
   11416:	e770      	b.n	112fa <__aeabi_fsub+0x3a>
   11418:	e76b      	b.n	112f2 <__aeabi_fsub+0x32>
   1141a:	1e3b      	subs	r3, r7, #0
   1141c:	d1c5      	bne.n	113aa <__aeabi_fsub+0xea>
   1141e:	2200      	movs	r2, #0
   11420:	027b      	lsls	r3, r7, #9
   11422:	0a5b      	lsrs	r3, r3, #9
   11424:	b2e4      	uxtb	r4, r4
   11426:	e7a3      	b.n	11370 <__aeabi_fsub+0xb0>
   11428:	0014      	movs	r4, r2
   1142a:	e78f      	b.n	1134c <__aeabi_fsub+0x8c>
   1142c:	2e00      	cmp	r6, #0
   1142e:	d04d      	beq.n	114cc <__aeabi_fsub+0x20c>
   11430:	1e48      	subs	r0, r1, #1
   11432:	2800      	cmp	r0, #0
   11434:	d157      	bne.n	114e6 <__aeabi_fsub+0x226>
   11436:	199b      	adds	r3, r3, r6
   11438:	2401      	movs	r4, #1
   1143a:	015a      	lsls	r2, r3, #5
   1143c:	d5b5      	bpl.n	113aa <__aeabi_fsub+0xea>
   1143e:	2402      	movs	r4, #2
   11440:	e7e0      	b.n	11404 <__aeabi_fsub+0x144>
   11442:	2a00      	cmp	r2, #0
   11444:	d125      	bne.n	11492 <__aeabi_fsub+0x1d2>
   11446:	1c62      	adds	r2, r4, #1
   11448:	b2d2      	uxtb	r2, r2
   1144a:	2a01      	cmp	r2, #1
   1144c:	dd72      	ble.n	11534 <__aeabi_fsub+0x274>
   1144e:	1b9f      	subs	r7, r3, r6
   11450:	017a      	lsls	r2, r7, #5
   11452:	d535      	bpl.n	114c0 <__aeabi_fsub+0x200>
   11454:	1af7      	subs	r7, r6, r3
   11456:	000d      	movs	r5, r1
   11458:	e764      	b.n	11324 <__aeabi_fsub+0x64>
   1145a:	2201      	movs	r2, #1
   1145c:	2300      	movs	r3, #0
   1145e:	402a      	ands	r2, r5
   11460:	e786      	b.n	11370 <__aeabi_fsub+0xb0>
   11462:	003b      	movs	r3, r7
   11464:	4a63      	ldr	r2, [pc, #396]	; (115f4 <__aeabi_fsub+0x334>)
   11466:	1a24      	subs	r4, r4, r0
   11468:	4013      	ands	r3, r2
   1146a:	e76f      	b.n	1134c <__aeabi_fsub+0x8c>
   1146c:	2900      	cmp	r1, #0
   1146e:	d16c      	bne.n	1154a <__aeabi_fsub+0x28a>
   11470:	1c61      	adds	r1, r4, #1
   11472:	b2c8      	uxtb	r0, r1
   11474:	2801      	cmp	r0, #1
   11476:	dd4e      	ble.n	11516 <__aeabi_fsub+0x256>
   11478:	29ff      	cmp	r1, #255	; 0xff
   1147a:	d049      	beq.n	11510 <__aeabi_fsub+0x250>
   1147c:	199b      	adds	r3, r3, r6
   1147e:	085b      	lsrs	r3, r3, #1
   11480:	000c      	movs	r4, r1
   11482:	e763      	b.n	1134c <__aeabi_fsub+0x8c>
   11484:	2aff      	cmp	r2, #255	; 0xff
   11486:	d041      	beq.n	1150c <__aeabi_fsub+0x24c>
   11488:	000a      	movs	r2, r1
   1148a:	e781      	b.n	11390 <__aeabi_fsub+0xd0>
   1148c:	2601      	movs	r6, #1
   1148e:	1b9b      	subs	r3, r3, r6
   11490:	e789      	b.n	113a6 <__aeabi_fsub+0xe6>
   11492:	2c00      	cmp	r4, #0
   11494:	d01c      	beq.n	114d0 <__aeabi_fsub+0x210>
   11496:	28ff      	cmp	r0, #255	; 0xff
   11498:	d021      	beq.n	114de <__aeabi_fsub+0x21e>
   1149a:	2480      	movs	r4, #128	; 0x80
   1149c:	04e4      	lsls	r4, r4, #19
   1149e:	4252      	negs	r2, r2
   114a0:	4323      	orrs	r3, r4
   114a2:	2a1b      	cmp	r2, #27
   114a4:	dd00      	ble.n	114a8 <__aeabi_fsub+0x1e8>
   114a6:	e096      	b.n	115d6 <__aeabi_fsub+0x316>
   114a8:	001c      	movs	r4, r3
   114aa:	2520      	movs	r5, #32
   114ac:	40d4      	lsrs	r4, r2
   114ae:	1aaa      	subs	r2, r5, r2
   114b0:	4093      	lsls	r3, r2
   114b2:	1e5a      	subs	r2, r3, #1
   114b4:	4193      	sbcs	r3, r2
   114b6:	4323      	orrs	r3, r4
   114b8:	1af3      	subs	r3, r6, r3
   114ba:	0004      	movs	r4, r0
   114bc:	000d      	movs	r5, r1
   114be:	e72d      	b.n	1131c <__aeabi_fsub+0x5c>
   114c0:	2f00      	cmp	r7, #0
   114c2:	d000      	beq.n	114c6 <__aeabi_fsub+0x206>
   114c4:	e72e      	b.n	11324 <__aeabi_fsub+0x64>
   114c6:	2200      	movs	r2, #0
   114c8:	2400      	movs	r4, #0
   114ca:	e7a9      	b.n	11420 <__aeabi_fsub+0x160>
   114cc:	000c      	movs	r4, r1
   114ce:	e73d      	b.n	1134c <__aeabi_fsub+0x8c>
   114d0:	2b00      	cmp	r3, #0
   114d2:	d058      	beq.n	11586 <__aeabi_fsub+0x2c6>
   114d4:	43d2      	mvns	r2, r2
   114d6:	2a00      	cmp	r2, #0
   114d8:	d0ee      	beq.n	114b8 <__aeabi_fsub+0x1f8>
   114da:	28ff      	cmp	r0, #255	; 0xff
   114dc:	d1e1      	bne.n	114a2 <__aeabi_fsub+0x1e2>
   114de:	0033      	movs	r3, r6
   114e0:	24ff      	movs	r4, #255	; 0xff
   114e2:	000d      	movs	r5, r1
   114e4:	e732      	b.n	1134c <__aeabi_fsub+0x8c>
   114e6:	29ff      	cmp	r1, #255	; 0xff
   114e8:	d010      	beq.n	1150c <__aeabi_fsub+0x24c>
   114ea:	0001      	movs	r1, r0
   114ec:	e778      	b.n	113e0 <__aeabi_fsub+0x120>
   114ee:	2b00      	cmp	r3, #0
   114f0:	d06e      	beq.n	115d0 <__aeabi_fsub+0x310>
   114f2:	24ff      	movs	r4, #255	; 0xff
   114f4:	2e00      	cmp	r6, #0
   114f6:	d100      	bne.n	114fa <__aeabi_fsub+0x23a>
   114f8:	e728      	b.n	1134c <__aeabi_fsub+0x8c>
   114fa:	2280      	movs	r2, #128	; 0x80
   114fc:	4651      	mov	r1, sl
   114fe:	03d2      	lsls	r2, r2, #15
   11500:	4211      	tst	r1, r2
   11502:	d003      	beq.n	1150c <__aeabi_fsub+0x24c>
   11504:	4661      	mov	r1, ip
   11506:	4211      	tst	r1, r2
   11508:	d100      	bne.n	1150c <__aeabi_fsub+0x24c>
   1150a:	0033      	movs	r3, r6
   1150c:	24ff      	movs	r4, #255	; 0xff
   1150e:	e71d      	b.n	1134c <__aeabi_fsub+0x8c>
   11510:	24ff      	movs	r4, #255	; 0xff
   11512:	2300      	movs	r3, #0
   11514:	e72c      	b.n	11370 <__aeabi_fsub+0xb0>
   11516:	2c00      	cmp	r4, #0
   11518:	d1e9      	bne.n	114ee <__aeabi_fsub+0x22e>
   1151a:	2b00      	cmp	r3, #0
   1151c:	d063      	beq.n	115e6 <__aeabi_fsub+0x326>
   1151e:	2e00      	cmp	r6, #0
   11520:	d100      	bne.n	11524 <__aeabi_fsub+0x264>
   11522:	e713      	b.n	1134c <__aeabi_fsub+0x8c>
   11524:	199b      	adds	r3, r3, r6
   11526:	015a      	lsls	r2, r3, #5
   11528:	d400      	bmi.n	1152c <__aeabi_fsub+0x26c>
   1152a:	e73e      	b.n	113aa <__aeabi_fsub+0xea>
   1152c:	4a31      	ldr	r2, [pc, #196]	; (115f4 <__aeabi_fsub+0x334>)
   1152e:	000c      	movs	r4, r1
   11530:	4013      	ands	r3, r2
   11532:	e70b      	b.n	1134c <__aeabi_fsub+0x8c>
   11534:	2c00      	cmp	r4, #0
   11536:	d11e      	bne.n	11576 <__aeabi_fsub+0x2b6>
   11538:	2b00      	cmp	r3, #0
   1153a:	d12f      	bne.n	1159c <__aeabi_fsub+0x2dc>
   1153c:	2e00      	cmp	r6, #0
   1153e:	d04f      	beq.n	115e0 <__aeabi_fsub+0x320>
   11540:	0033      	movs	r3, r6
   11542:	000d      	movs	r5, r1
   11544:	e702      	b.n	1134c <__aeabi_fsub+0x8c>
   11546:	2601      	movs	r6, #1
   11548:	e755      	b.n	113f6 <__aeabi_fsub+0x136>
   1154a:	2c00      	cmp	r4, #0
   1154c:	d11f      	bne.n	1158e <__aeabi_fsub+0x2ce>
   1154e:	2b00      	cmp	r3, #0
   11550:	d043      	beq.n	115da <__aeabi_fsub+0x31a>
   11552:	43c9      	mvns	r1, r1
   11554:	2900      	cmp	r1, #0
   11556:	d00b      	beq.n	11570 <__aeabi_fsub+0x2b0>
   11558:	28ff      	cmp	r0, #255	; 0xff
   1155a:	d039      	beq.n	115d0 <__aeabi_fsub+0x310>
   1155c:	291b      	cmp	r1, #27
   1155e:	dc44      	bgt.n	115ea <__aeabi_fsub+0x32a>
   11560:	001c      	movs	r4, r3
   11562:	2720      	movs	r7, #32
   11564:	40cc      	lsrs	r4, r1
   11566:	1a79      	subs	r1, r7, r1
   11568:	408b      	lsls	r3, r1
   1156a:	1e59      	subs	r1, r3, #1
   1156c:	418b      	sbcs	r3, r1
   1156e:	4323      	orrs	r3, r4
   11570:	199b      	adds	r3, r3, r6
   11572:	0004      	movs	r4, r0
   11574:	e740      	b.n	113f8 <__aeabi_fsub+0x138>
   11576:	2b00      	cmp	r3, #0
   11578:	d11a      	bne.n	115b0 <__aeabi_fsub+0x2f0>
   1157a:	2e00      	cmp	r6, #0
   1157c:	d124      	bne.n	115c8 <__aeabi_fsub+0x308>
   1157e:	2780      	movs	r7, #128	; 0x80
   11580:	2200      	movs	r2, #0
   11582:	03ff      	lsls	r7, r7, #15
   11584:	e71b      	b.n	113be <__aeabi_fsub+0xfe>
   11586:	0033      	movs	r3, r6
   11588:	0004      	movs	r4, r0
   1158a:	000d      	movs	r5, r1
   1158c:	e6de      	b.n	1134c <__aeabi_fsub+0x8c>
   1158e:	28ff      	cmp	r0, #255	; 0xff
   11590:	d01e      	beq.n	115d0 <__aeabi_fsub+0x310>
   11592:	2480      	movs	r4, #128	; 0x80
   11594:	04e4      	lsls	r4, r4, #19
   11596:	4249      	negs	r1, r1
   11598:	4323      	orrs	r3, r4
   1159a:	e7df      	b.n	1155c <__aeabi_fsub+0x29c>
   1159c:	2e00      	cmp	r6, #0
   1159e:	d100      	bne.n	115a2 <__aeabi_fsub+0x2e2>
   115a0:	e6d4      	b.n	1134c <__aeabi_fsub+0x8c>
   115a2:	1b9f      	subs	r7, r3, r6
   115a4:	017a      	lsls	r2, r7, #5
   115a6:	d400      	bmi.n	115aa <__aeabi_fsub+0x2ea>
   115a8:	e737      	b.n	1141a <__aeabi_fsub+0x15a>
   115aa:	1af3      	subs	r3, r6, r3
   115ac:	000d      	movs	r5, r1
   115ae:	e6cd      	b.n	1134c <__aeabi_fsub+0x8c>
   115b0:	24ff      	movs	r4, #255	; 0xff
   115b2:	2e00      	cmp	r6, #0
   115b4:	d100      	bne.n	115b8 <__aeabi_fsub+0x2f8>
   115b6:	e6c9      	b.n	1134c <__aeabi_fsub+0x8c>
   115b8:	2280      	movs	r2, #128	; 0x80
   115ba:	4650      	mov	r0, sl
   115bc:	03d2      	lsls	r2, r2, #15
   115be:	4210      	tst	r0, r2
   115c0:	d0a4      	beq.n	1150c <__aeabi_fsub+0x24c>
   115c2:	4660      	mov	r0, ip
   115c4:	4210      	tst	r0, r2
   115c6:	d1a1      	bne.n	1150c <__aeabi_fsub+0x24c>
   115c8:	0033      	movs	r3, r6
   115ca:	000d      	movs	r5, r1
   115cc:	24ff      	movs	r4, #255	; 0xff
   115ce:	e6bd      	b.n	1134c <__aeabi_fsub+0x8c>
   115d0:	0033      	movs	r3, r6
   115d2:	24ff      	movs	r4, #255	; 0xff
   115d4:	e6ba      	b.n	1134c <__aeabi_fsub+0x8c>
   115d6:	2301      	movs	r3, #1
   115d8:	e76e      	b.n	114b8 <__aeabi_fsub+0x1f8>
   115da:	0033      	movs	r3, r6
   115dc:	0004      	movs	r4, r0
   115de:	e6b5      	b.n	1134c <__aeabi_fsub+0x8c>
   115e0:	2700      	movs	r7, #0
   115e2:	2200      	movs	r2, #0
   115e4:	e71c      	b.n	11420 <__aeabi_fsub+0x160>
   115e6:	0033      	movs	r3, r6
   115e8:	e6b0      	b.n	1134c <__aeabi_fsub+0x8c>
   115ea:	2301      	movs	r3, #1
   115ec:	e7c0      	b.n	11570 <__aeabi_fsub+0x2b0>
   115ee:	46c0      	nop			; (mov r8, r8)
   115f0:	7dffffff 	.word	0x7dffffff
   115f4:	fbffffff 	.word	0xfbffffff

000115f8 <__aeabi_f2iz>:
   115f8:	0241      	lsls	r1, r0, #9
   115fa:	0043      	lsls	r3, r0, #1
   115fc:	0fc2      	lsrs	r2, r0, #31
   115fe:	0a49      	lsrs	r1, r1, #9
   11600:	0e1b      	lsrs	r3, r3, #24
   11602:	2000      	movs	r0, #0
   11604:	2b7e      	cmp	r3, #126	; 0x7e
   11606:	dd0d      	ble.n	11624 <__aeabi_f2iz+0x2c>
   11608:	2b9d      	cmp	r3, #157	; 0x9d
   1160a:	dc0c      	bgt.n	11626 <__aeabi_f2iz+0x2e>
   1160c:	2080      	movs	r0, #128	; 0x80
   1160e:	0400      	lsls	r0, r0, #16
   11610:	4301      	orrs	r1, r0
   11612:	2b95      	cmp	r3, #149	; 0x95
   11614:	dc0a      	bgt.n	1162c <__aeabi_f2iz+0x34>
   11616:	2096      	movs	r0, #150	; 0x96
   11618:	1ac3      	subs	r3, r0, r3
   1161a:	40d9      	lsrs	r1, r3
   1161c:	4248      	negs	r0, r1
   1161e:	2a00      	cmp	r2, #0
   11620:	d100      	bne.n	11624 <__aeabi_f2iz+0x2c>
   11622:	0008      	movs	r0, r1
   11624:	4770      	bx	lr
   11626:	4b03      	ldr	r3, [pc, #12]	; (11634 <__aeabi_f2iz+0x3c>)
   11628:	18d0      	adds	r0, r2, r3
   1162a:	e7fb      	b.n	11624 <__aeabi_f2iz+0x2c>
   1162c:	3b96      	subs	r3, #150	; 0x96
   1162e:	4099      	lsls	r1, r3
   11630:	e7f4      	b.n	1161c <__aeabi_f2iz+0x24>
   11632:	46c0      	nop			; (mov r8, r8)
   11634:	7fffffff 	.word	0x7fffffff

00011638 <__aeabi_i2f>:
   11638:	b570      	push	{r4, r5, r6, lr}
   1163a:	2800      	cmp	r0, #0
   1163c:	d030      	beq.n	116a0 <__aeabi_i2f+0x68>
   1163e:	17c3      	asrs	r3, r0, #31
   11640:	18c4      	adds	r4, r0, r3
   11642:	405c      	eors	r4, r3
   11644:	0fc5      	lsrs	r5, r0, #31
   11646:	0020      	movs	r0, r4
   11648:	f001 fdae 	bl	131a8 <__clzsi2>
   1164c:	239e      	movs	r3, #158	; 0x9e
   1164e:	1a1b      	subs	r3, r3, r0
   11650:	2b96      	cmp	r3, #150	; 0x96
   11652:	dc0d      	bgt.n	11670 <__aeabi_i2f+0x38>
   11654:	2296      	movs	r2, #150	; 0x96
   11656:	1ad2      	subs	r2, r2, r3
   11658:	4094      	lsls	r4, r2
   1165a:	002a      	movs	r2, r5
   1165c:	0264      	lsls	r4, r4, #9
   1165e:	0a64      	lsrs	r4, r4, #9
   11660:	b2db      	uxtb	r3, r3
   11662:	0264      	lsls	r4, r4, #9
   11664:	05db      	lsls	r3, r3, #23
   11666:	0a60      	lsrs	r0, r4, #9
   11668:	07d2      	lsls	r2, r2, #31
   1166a:	4318      	orrs	r0, r3
   1166c:	4310      	orrs	r0, r2
   1166e:	bd70      	pop	{r4, r5, r6, pc}
   11670:	2b99      	cmp	r3, #153	; 0x99
   11672:	dc19      	bgt.n	116a8 <__aeabi_i2f+0x70>
   11674:	2299      	movs	r2, #153	; 0x99
   11676:	1ad2      	subs	r2, r2, r3
   11678:	2a00      	cmp	r2, #0
   1167a:	dd29      	ble.n	116d0 <__aeabi_i2f+0x98>
   1167c:	4094      	lsls	r4, r2
   1167e:	0022      	movs	r2, r4
   11680:	4c14      	ldr	r4, [pc, #80]	; (116d4 <__aeabi_i2f+0x9c>)
   11682:	4014      	ands	r4, r2
   11684:	0751      	lsls	r1, r2, #29
   11686:	d004      	beq.n	11692 <__aeabi_i2f+0x5a>
   11688:	210f      	movs	r1, #15
   1168a:	400a      	ands	r2, r1
   1168c:	2a04      	cmp	r2, #4
   1168e:	d000      	beq.n	11692 <__aeabi_i2f+0x5a>
   11690:	3404      	adds	r4, #4
   11692:	0162      	lsls	r2, r4, #5
   11694:	d413      	bmi.n	116be <__aeabi_i2f+0x86>
   11696:	01a4      	lsls	r4, r4, #6
   11698:	0a64      	lsrs	r4, r4, #9
   1169a:	b2db      	uxtb	r3, r3
   1169c:	002a      	movs	r2, r5
   1169e:	e7e0      	b.n	11662 <__aeabi_i2f+0x2a>
   116a0:	2200      	movs	r2, #0
   116a2:	2300      	movs	r3, #0
   116a4:	2400      	movs	r4, #0
   116a6:	e7dc      	b.n	11662 <__aeabi_i2f+0x2a>
   116a8:	2205      	movs	r2, #5
   116aa:	0021      	movs	r1, r4
   116ac:	1a12      	subs	r2, r2, r0
   116ae:	40d1      	lsrs	r1, r2
   116b0:	22b9      	movs	r2, #185	; 0xb9
   116b2:	1ad2      	subs	r2, r2, r3
   116b4:	4094      	lsls	r4, r2
   116b6:	1e62      	subs	r2, r4, #1
   116b8:	4194      	sbcs	r4, r2
   116ba:	430c      	orrs	r4, r1
   116bc:	e7da      	b.n	11674 <__aeabi_i2f+0x3c>
   116be:	4b05      	ldr	r3, [pc, #20]	; (116d4 <__aeabi_i2f+0x9c>)
   116c0:	002a      	movs	r2, r5
   116c2:	401c      	ands	r4, r3
   116c4:	239f      	movs	r3, #159	; 0x9f
   116c6:	01a4      	lsls	r4, r4, #6
   116c8:	1a1b      	subs	r3, r3, r0
   116ca:	0a64      	lsrs	r4, r4, #9
   116cc:	b2db      	uxtb	r3, r3
   116ce:	e7c8      	b.n	11662 <__aeabi_i2f+0x2a>
   116d0:	0022      	movs	r2, r4
   116d2:	e7d5      	b.n	11680 <__aeabi_i2f+0x48>
   116d4:	fbffffff 	.word	0xfbffffff

000116d8 <__aeabi_ui2f>:
   116d8:	b510      	push	{r4, lr}
   116da:	1e04      	subs	r4, r0, #0
   116dc:	d027      	beq.n	1172e <__aeabi_ui2f+0x56>
   116de:	f001 fd63 	bl	131a8 <__clzsi2>
   116e2:	239e      	movs	r3, #158	; 0x9e
   116e4:	1a1b      	subs	r3, r3, r0
   116e6:	2b96      	cmp	r3, #150	; 0x96
   116e8:	dc0a      	bgt.n	11700 <__aeabi_ui2f+0x28>
   116ea:	2296      	movs	r2, #150	; 0x96
   116ec:	1ad2      	subs	r2, r2, r3
   116ee:	4094      	lsls	r4, r2
   116f0:	0264      	lsls	r4, r4, #9
   116f2:	0a64      	lsrs	r4, r4, #9
   116f4:	b2db      	uxtb	r3, r3
   116f6:	0264      	lsls	r4, r4, #9
   116f8:	05db      	lsls	r3, r3, #23
   116fa:	0a60      	lsrs	r0, r4, #9
   116fc:	4318      	orrs	r0, r3
   116fe:	bd10      	pop	{r4, pc}
   11700:	2b99      	cmp	r3, #153	; 0x99
   11702:	dc17      	bgt.n	11734 <__aeabi_ui2f+0x5c>
   11704:	2299      	movs	r2, #153	; 0x99
   11706:	1ad2      	subs	r2, r2, r3
   11708:	2a00      	cmp	r2, #0
   1170a:	dd27      	ble.n	1175c <__aeabi_ui2f+0x84>
   1170c:	4094      	lsls	r4, r2
   1170e:	0022      	movs	r2, r4
   11710:	4c13      	ldr	r4, [pc, #76]	; (11760 <__aeabi_ui2f+0x88>)
   11712:	4014      	ands	r4, r2
   11714:	0751      	lsls	r1, r2, #29
   11716:	d004      	beq.n	11722 <__aeabi_ui2f+0x4a>
   11718:	210f      	movs	r1, #15
   1171a:	400a      	ands	r2, r1
   1171c:	2a04      	cmp	r2, #4
   1171e:	d000      	beq.n	11722 <__aeabi_ui2f+0x4a>
   11720:	3404      	adds	r4, #4
   11722:	0162      	lsls	r2, r4, #5
   11724:	d412      	bmi.n	1174c <__aeabi_ui2f+0x74>
   11726:	01a4      	lsls	r4, r4, #6
   11728:	0a64      	lsrs	r4, r4, #9
   1172a:	b2db      	uxtb	r3, r3
   1172c:	e7e3      	b.n	116f6 <__aeabi_ui2f+0x1e>
   1172e:	2300      	movs	r3, #0
   11730:	2400      	movs	r4, #0
   11732:	e7e0      	b.n	116f6 <__aeabi_ui2f+0x1e>
   11734:	22b9      	movs	r2, #185	; 0xb9
   11736:	0021      	movs	r1, r4
   11738:	1ad2      	subs	r2, r2, r3
   1173a:	4091      	lsls	r1, r2
   1173c:	000a      	movs	r2, r1
   1173e:	1e51      	subs	r1, r2, #1
   11740:	418a      	sbcs	r2, r1
   11742:	2105      	movs	r1, #5
   11744:	1a09      	subs	r1, r1, r0
   11746:	40cc      	lsrs	r4, r1
   11748:	4314      	orrs	r4, r2
   1174a:	e7db      	b.n	11704 <__aeabi_ui2f+0x2c>
   1174c:	4b04      	ldr	r3, [pc, #16]	; (11760 <__aeabi_ui2f+0x88>)
   1174e:	401c      	ands	r4, r3
   11750:	239f      	movs	r3, #159	; 0x9f
   11752:	01a4      	lsls	r4, r4, #6
   11754:	1a1b      	subs	r3, r3, r0
   11756:	0a64      	lsrs	r4, r4, #9
   11758:	b2db      	uxtb	r3, r3
   1175a:	e7cc      	b.n	116f6 <__aeabi_ui2f+0x1e>
   1175c:	0022      	movs	r2, r4
   1175e:	e7d7      	b.n	11710 <__aeabi_ui2f+0x38>
   11760:	fbffffff 	.word	0xfbffffff

00011764 <__aeabi_dadd>:
   11764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11766:	4645      	mov	r5, r8
   11768:	46de      	mov	lr, fp
   1176a:	4657      	mov	r7, sl
   1176c:	464e      	mov	r6, r9
   1176e:	030c      	lsls	r4, r1, #12
   11770:	b5e0      	push	{r5, r6, r7, lr}
   11772:	004e      	lsls	r6, r1, #1
   11774:	0fc9      	lsrs	r1, r1, #31
   11776:	4688      	mov	r8, r1
   11778:	000d      	movs	r5, r1
   1177a:	0a61      	lsrs	r1, r4, #9
   1177c:	0f44      	lsrs	r4, r0, #29
   1177e:	430c      	orrs	r4, r1
   11780:	00c7      	lsls	r7, r0, #3
   11782:	0319      	lsls	r1, r3, #12
   11784:	0058      	lsls	r0, r3, #1
   11786:	0fdb      	lsrs	r3, r3, #31
   11788:	469b      	mov	fp, r3
   1178a:	0a4b      	lsrs	r3, r1, #9
   1178c:	0f51      	lsrs	r1, r2, #29
   1178e:	430b      	orrs	r3, r1
   11790:	0d76      	lsrs	r6, r6, #21
   11792:	0d40      	lsrs	r0, r0, #21
   11794:	0019      	movs	r1, r3
   11796:	00d2      	lsls	r2, r2, #3
   11798:	45d8      	cmp	r8, fp
   1179a:	d100      	bne.n	1179e <__aeabi_dadd+0x3a>
   1179c:	e0ae      	b.n	118fc <__aeabi_dadd+0x198>
   1179e:	1a35      	subs	r5, r6, r0
   117a0:	2d00      	cmp	r5, #0
   117a2:	dc00      	bgt.n	117a6 <__aeabi_dadd+0x42>
   117a4:	e0f6      	b.n	11994 <__aeabi_dadd+0x230>
   117a6:	2800      	cmp	r0, #0
   117a8:	d10f      	bne.n	117ca <__aeabi_dadd+0x66>
   117aa:	4313      	orrs	r3, r2
   117ac:	d100      	bne.n	117b0 <__aeabi_dadd+0x4c>
   117ae:	e0db      	b.n	11968 <__aeabi_dadd+0x204>
   117b0:	1e6b      	subs	r3, r5, #1
   117b2:	2b00      	cmp	r3, #0
   117b4:	d000      	beq.n	117b8 <__aeabi_dadd+0x54>
   117b6:	e137      	b.n	11a28 <__aeabi_dadd+0x2c4>
   117b8:	1aba      	subs	r2, r7, r2
   117ba:	4297      	cmp	r7, r2
   117bc:	41bf      	sbcs	r7, r7
   117be:	1a64      	subs	r4, r4, r1
   117c0:	427f      	negs	r7, r7
   117c2:	1be4      	subs	r4, r4, r7
   117c4:	2601      	movs	r6, #1
   117c6:	0017      	movs	r7, r2
   117c8:	e024      	b.n	11814 <__aeabi_dadd+0xb0>
   117ca:	4bc6      	ldr	r3, [pc, #792]	; (11ae4 <__aeabi_dadd+0x380>)
   117cc:	429e      	cmp	r6, r3
   117ce:	d04d      	beq.n	1186c <__aeabi_dadd+0x108>
   117d0:	2380      	movs	r3, #128	; 0x80
   117d2:	041b      	lsls	r3, r3, #16
   117d4:	4319      	orrs	r1, r3
   117d6:	2d38      	cmp	r5, #56	; 0x38
   117d8:	dd00      	ble.n	117dc <__aeabi_dadd+0x78>
   117da:	e107      	b.n	119ec <__aeabi_dadd+0x288>
   117dc:	2d1f      	cmp	r5, #31
   117de:	dd00      	ble.n	117e2 <__aeabi_dadd+0x7e>
   117e0:	e138      	b.n	11a54 <__aeabi_dadd+0x2f0>
   117e2:	2020      	movs	r0, #32
   117e4:	1b43      	subs	r3, r0, r5
   117e6:	469a      	mov	sl, r3
   117e8:	000b      	movs	r3, r1
   117ea:	4650      	mov	r0, sl
   117ec:	4083      	lsls	r3, r0
   117ee:	4699      	mov	r9, r3
   117f0:	0013      	movs	r3, r2
   117f2:	4648      	mov	r0, r9
   117f4:	40eb      	lsrs	r3, r5
   117f6:	4318      	orrs	r0, r3
   117f8:	0003      	movs	r3, r0
   117fa:	4650      	mov	r0, sl
   117fc:	4082      	lsls	r2, r0
   117fe:	1e50      	subs	r0, r2, #1
   11800:	4182      	sbcs	r2, r0
   11802:	40e9      	lsrs	r1, r5
   11804:	431a      	orrs	r2, r3
   11806:	1aba      	subs	r2, r7, r2
   11808:	1a61      	subs	r1, r4, r1
   1180a:	4297      	cmp	r7, r2
   1180c:	41a4      	sbcs	r4, r4
   1180e:	0017      	movs	r7, r2
   11810:	4264      	negs	r4, r4
   11812:	1b0c      	subs	r4, r1, r4
   11814:	0223      	lsls	r3, r4, #8
   11816:	d562      	bpl.n	118de <__aeabi_dadd+0x17a>
   11818:	0264      	lsls	r4, r4, #9
   1181a:	0a65      	lsrs	r5, r4, #9
   1181c:	2d00      	cmp	r5, #0
   1181e:	d100      	bne.n	11822 <__aeabi_dadd+0xbe>
   11820:	e0df      	b.n	119e2 <__aeabi_dadd+0x27e>
   11822:	0028      	movs	r0, r5
   11824:	f001 fcc0 	bl	131a8 <__clzsi2>
   11828:	0003      	movs	r3, r0
   1182a:	3b08      	subs	r3, #8
   1182c:	2b1f      	cmp	r3, #31
   1182e:	dd00      	ble.n	11832 <__aeabi_dadd+0xce>
   11830:	e0d2      	b.n	119d8 <__aeabi_dadd+0x274>
   11832:	2220      	movs	r2, #32
   11834:	003c      	movs	r4, r7
   11836:	1ad2      	subs	r2, r2, r3
   11838:	409d      	lsls	r5, r3
   1183a:	40d4      	lsrs	r4, r2
   1183c:	409f      	lsls	r7, r3
   1183e:	4325      	orrs	r5, r4
   11840:	429e      	cmp	r6, r3
   11842:	dd00      	ble.n	11846 <__aeabi_dadd+0xe2>
   11844:	e0c4      	b.n	119d0 <__aeabi_dadd+0x26c>
   11846:	1b9e      	subs	r6, r3, r6
   11848:	1c73      	adds	r3, r6, #1
   1184a:	2b1f      	cmp	r3, #31
   1184c:	dd00      	ble.n	11850 <__aeabi_dadd+0xec>
   1184e:	e0f1      	b.n	11a34 <__aeabi_dadd+0x2d0>
   11850:	2220      	movs	r2, #32
   11852:	0038      	movs	r0, r7
   11854:	0029      	movs	r1, r5
   11856:	1ad2      	subs	r2, r2, r3
   11858:	40d8      	lsrs	r0, r3
   1185a:	4091      	lsls	r1, r2
   1185c:	4097      	lsls	r7, r2
   1185e:	002c      	movs	r4, r5
   11860:	4301      	orrs	r1, r0
   11862:	1e78      	subs	r0, r7, #1
   11864:	4187      	sbcs	r7, r0
   11866:	40dc      	lsrs	r4, r3
   11868:	2600      	movs	r6, #0
   1186a:	430f      	orrs	r7, r1
   1186c:	077b      	lsls	r3, r7, #29
   1186e:	d009      	beq.n	11884 <__aeabi_dadd+0x120>
   11870:	230f      	movs	r3, #15
   11872:	403b      	ands	r3, r7
   11874:	2b04      	cmp	r3, #4
   11876:	d005      	beq.n	11884 <__aeabi_dadd+0x120>
   11878:	1d3b      	adds	r3, r7, #4
   1187a:	42bb      	cmp	r3, r7
   1187c:	41bf      	sbcs	r7, r7
   1187e:	427f      	negs	r7, r7
   11880:	19e4      	adds	r4, r4, r7
   11882:	001f      	movs	r7, r3
   11884:	0223      	lsls	r3, r4, #8
   11886:	d52c      	bpl.n	118e2 <__aeabi_dadd+0x17e>
   11888:	4b96      	ldr	r3, [pc, #600]	; (11ae4 <__aeabi_dadd+0x380>)
   1188a:	3601      	adds	r6, #1
   1188c:	429e      	cmp	r6, r3
   1188e:	d100      	bne.n	11892 <__aeabi_dadd+0x12e>
   11890:	e09a      	b.n	119c8 <__aeabi_dadd+0x264>
   11892:	4645      	mov	r5, r8
   11894:	4b94      	ldr	r3, [pc, #592]	; (11ae8 <__aeabi_dadd+0x384>)
   11896:	08ff      	lsrs	r7, r7, #3
   11898:	401c      	ands	r4, r3
   1189a:	0760      	lsls	r0, r4, #29
   1189c:	0576      	lsls	r6, r6, #21
   1189e:	0264      	lsls	r4, r4, #9
   118a0:	4307      	orrs	r7, r0
   118a2:	0b24      	lsrs	r4, r4, #12
   118a4:	0d76      	lsrs	r6, r6, #21
   118a6:	2100      	movs	r1, #0
   118a8:	0324      	lsls	r4, r4, #12
   118aa:	0b23      	lsrs	r3, r4, #12
   118ac:	0d0c      	lsrs	r4, r1, #20
   118ae:	4a8f      	ldr	r2, [pc, #572]	; (11aec <__aeabi_dadd+0x388>)
   118b0:	0524      	lsls	r4, r4, #20
   118b2:	431c      	orrs	r4, r3
   118b4:	4014      	ands	r4, r2
   118b6:	0533      	lsls	r3, r6, #20
   118b8:	4323      	orrs	r3, r4
   118ba:	005b      	lsls	r3, r3, #1
   118bc:	07ed      	lsls	r5, r5, #31
   118be:	085b      	lsrs	r3, r3, #1
   118c0:	432b      	orrs	r3, r5
   118c2:	0038      	movs	r0, r7
   118c4:	0019      	movs	r1, r3
   118c6:	bc3c      	pop	{r2, r3, r4, r5}
   118c8:	4690      	mov	r8, r2
   118ca:	4699      	mov	r9, r3
   118cc:	46a2      	mov	sl, r4
   118ce:	46ab      	mov	fp, r5
   118d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   118d2:	4664      	mov	r4, ip
   118d4:	4304      	orrs	r4, r0
   118d6:	d100      	bne.n	118da <__aeabi_dadd+0x176>
   118d8:	e211      	b.n	11cfe <__aeabi_dadd+0x59a>
   118da:	0004      	movs	r4, r0
   118dc:	4667      	mov	r7, ip
   118de:	077b      	lsls	r3, r7, #29
   118e0:	d1c6      	bne.n	11870 <__aeabi_dadd+0x10c>
   118e2:	4645      	mov	r5, r8
   118e4:	0760      	lsls	r0, r4, #29
   118e6:	08ff      	lsrs	r7, r7, #3
   118e8:	4307      	orrs	r7, r0
   118ea:	08e4      	lsrs	r4, r4, #3
   118ec:	4b7d      	ldr	r3, [pc, #500]	; (11ae4 <__aeabi_dadd+0x380>)
   118ee:	429e      	cmp	r6, r3
   118f0:	d030      	beq.n	11954 <__aeabi_dadd+0x1f0>
   118f2:	0324      	lsls	r4, r4, #12
   118f4:	0576      	lsls	r6, r6, #21
   118f6:	0b24      	lsrs	r4, r4, #12
   118f8:	0d76      	lsrs	r6, r6, #21
   118fa:	e7d4      	b.n	118a6 <__aeabi_dadd+0x142>
   118fc:	1a33      	subs	r3, r6, r0
   118fe:	469a      	mov	sl, r3
   11900:	2b00      	cmp	r3, #0
   11902:	dd78      	ble.n	119f6 <__aeabi_dadd+0x292>
   11904:	2800      	cmp	r0, #0
   11906:	d031      	beq.n	1196c <__aeabi_dadd+0x208>
   11908:	4876      	ldr	r0, [pc, #472]	; (11ae4 <__aeabi_dadd+0x380>)
   1190a:	4286      	cmp	r6, r0
   1190c:	d0ae      	beq.n	1186c <__aeabi_dadd+0x108>
   1190e:	2080      	movs	r0, #128	; 0x80
   11910:	0400      	lsls	r0, r0, #16
   11912:	4301      	orrs	r1, r0
   11914:	4653      	mov	r3, sl
   11916:	2b38      	cmp	r3, #56	; 0x38
   11918:	dc00      	bgt.n	1191c <__aeabi_dadd+0x1b8>
   1191a:	e0e9      	b.n	11af0 <__aeabi_dadd+0x38c>
   1191c:	430a      	orrs	r2, r1
   1191e:	1e51      	subs	r1, r2, #1
   11920:	418a      	sbcs	r2, r1
   11922:	2100      	movs	r1, #0
   11924:	19d2      	adds	r2, r2, r7
   11926:	42ba      	cmp	r2, r7
   11928:	41bf      	sbcs	r7, r7
   1192a:	1909      	adds	r1, r1, r4
   1192c:	427c      	negs	r4, r7
   1192e:	0017      	movs	r7, r2
   11930:	190c      	adds	r4, r1, r4
   11932:	0223      	lsls	r3, r4, #8
   11934:	d5d3      	bpl.n	118de <__aeabi_dadd+0x17a>
   11936:	4b6b      	ldr	r3, [pc, #428]	; (11ae4 <__aeabi_dadd+0x380>)
   11938:	3601      	adds	r6, #1
   1193a:	429e      	cmp	r6, r3
   1193c:	d100      	bne.n	11940 <__aeabi_dadd+0x1dc>
   1193e:	e13a      	b.n	11bb6 <__aeabi_dadd+0x452>
   11940:	2001      	movs	r0, #1
   11942:	4b69      	ldr	r3, [pc, #420]	; (11ae8 <__aeabi_dadd+0x384>)
   11944:	401c      	ands	r4, r3
   11946:	087b      	lsrs	r3, r7, #1
   11948:	4007      	ands	r7, r0
   1194a:	431f      	orrs	r7, r3
   1194c:	07e0      	lsls	r0, r4, #31
   1194e:	4307      	orrs	r7, r0
   11950:	0864      	lsrs	r4, r4, #1
   11952:	e78b      	b.n	1186c <__aeabi_dadd+0x108>
   11954:	0023      	movs	r3, r4
   11956:	433b      	orrs	r3, r7
   11958:	d100      	bne.n	1195c <__aeabi_dadd+0x1f8>
   1195a:	e1cb      	b.n	11cf4 <__aeabi_dadd+0x590>
   1195c:	2280      	movs	r2, #128	; 0x80
   1195e:	0312      	lsls	r2, r2, #12
   11960:	4314      	orrs	r4, r2
   11962:	0324      	lsls	r4, r4, #12
   11964:	0b24      	lsrs	r4, r4, #12
   11966:	e79e      	b.n	118a6 <__aeabi_dadd+0x142>
   11968:	002e      	movs	r6, r5
   1196a:	e77f      	b.n	1186c <__aeabi_dadd+0x108>
   1196c:	0008      	movs	r0, r1
   1196e:	4310      	orrs	r0, r2
   11970:	d100      	bne.n	11974 <__aeabi_dadd+0x210>
   11972:	e0b4      	b.n	11ade <__aeabi_dadd+0x37a>
   11974:	1e58      	subs	r0, r3, #1
   11976:	2800      	cmp	r0, #0
   11978:	d000      	beq.n	1197c <__aeabi_dadd+0x218>
   1197a:	e0de      	b.n	11b3a <__aeabi_dadd+0x3d6>
   1197c:	18ba      	adds	r2, r7, r2
   1197e:	42ba      	cmp	r2, r7
   11980:	419b      	sbcs	r3, r3
   11982:	1864      	adds	r4, r4, r1
   11984:	425b      	negs	r3, r3
   11986:	18e4      	adds	r4, r4, r3
   11988:	0017      	movs	r7, r2
   1198a:	2601      	movs	r6, #1
   1198c:	0223      	lsls	r3, r4, #8
   1198e:	d5a6      	bpl.n	118de <__aeabi_dadd+0x17a>
   11990:	2602      	movs	r6, #2
   11992:	e7d5      	b.n	11940 <__aeabi_dadd+0x1dc>
   11994:	2d00      	cmp	r5, #0
   11996:	d16e      	bne.n	11a76 <__aeabi_dadd+0x312>
   11998:	1c70      	adds	r0, r6, #1
   1199a:	0540      	lsls	r0, r0, #21
   1199c:	0d40      	lsrs	r0, r0, #21
   1199e:	2801      	cmp	r0, #1
   119a0:	dc00      	bgt.n	119a4 <__aeabi_dadd+0x240>
   119a2:	e0f9      	b.n	11b98 <__aeabi_dadd+0x434>
   119a4:	1ab8      	subs	r0, r7, r2
   119a6:	4684      	mov	ip, r0
   119a8:	4287      	cmp	r7, r0
   119aa:	4180      	sbcs	r0, r0
   119ac:	1ae5      	subs	r5, r4, r3
   119ae:	4240      	negs	r0, r0
   119b0:	1a2d      	subs	r5, r5, r0
   119b2:	0228      	lsls	r0, r5, #8
   119b4:	d400      	bmi.n	119b8 <__aeabi_dadd+0x254>
   119b6:	e089      	b.n	11acc <__aeabi_dadd+0x368>
   119b8:	1bd7      	subs	r7, r2, r7
   119ba:	42ba      	cmp	r2, r7
   119bc:	4192      	sbcs	r2, r2
   119be:	1b1c      	subs	r4, r3, r4
   119c0:	4252      	negs	r2, r2
   119c2:	1aa5      	subs	r5, r4, r2
   119c4:	46d8      	mov	r8, fp
   119c6:	e729      	b.n	1181c <__aeabi_dadd+0xb8>
   119c8:	4645      	mov	r5, r8
   119ca:	2400      	movs	r4, #0
   119cc:	2700      	movs	r7, #0
   119ce:	e76a      	b.n	118a6 <__aeabi_dadd+0x142>
   119d0:	4c45      	ldr	r4, [pc, #276]	; (11ae8 <__aeabi_dadd+0x384>)
   119d2:	1af6      	subs	r6, r6, r3
   119d4:	402c      	ands	r4, r5
   119d6:	e749      	b.n	1186c <__aeabi_dadd+0x108>
   119d8:	003d      	movs	r5, r7
   119da:	3828      	subs	r0, #40	; 0x28
   119dc:	4085      	lsls	r5, r0
   119de:	2700      	movs	r7, #0
   119e0:	e72e      	b.n	11840 <__aeabi_dadd+0xdc>
   119e2:	0038      	movs	r0, r7
   119e4:	f001 fbe0 	bl	131a8 <__clzsi2>
   119e8:	3020      	adds	r0, #32
   119ea:	e71d      	b.n	11828 <__aeabi_dadd+0xc4>
   119ec:	430a      	orrs	r2, r1
   119ee:	1e51      	subs	r1, r2, #1
   119f0:	418a      	sbcs	r2, r1
   119f2:	2100      	movs	r1, #0
   119f4:	e707      	b.n	11806 <__aeabi_dadd+0xa2>
   119f6:	2b00      	cmp	r3, #0
   119f8:	d000      	beq.n	119fc <__aeabi_dadd+0x298>
   119fa:	e0f3      	b.n	11be4 <__aeabi_dadd+0x480>
   119fc:	1c70      	adds	r0, r6, #1
   119fe:	0543      	lsls	r3, r0, #21
   11a00:	0d5b      	lsrs	r3, r3, #21
   11a02:	2b01      	cmp	r3, #1
   11a04:	dc00      	bgt.n	11a08 <__aeabi_dadd+0x2a4>
   11a06:	e0ad      	b.n	11b64 <__aeabi_dadd+0x400>
   11a08:	4b36      	ldr	r3, [pc, #216]	; (11ae4 <__aeabi_dadd+0x380>)
   11a0a:	4298      	cmp	r0, r3
   11a0c:	d100      	bne.n	11a10 <__aeabi_dadd+0x2ac>
   11a0e:	e0d1      	b.n	11bb4 <__aeabi_dadd+0x450>
   11a10:	18ba      	adds	r2, r7, r2
   11a12:	42ba      	cmp	r2, r7
   11a14:	41bf      	sbcs	r7, r7
   11a16:	1864      	adds	r4, r4, r1
   11a18:	427f      	negs	r7, r7
   11a1a:	19e4      	adds	r4, r4, r7
   11a1c:	07e7      	lsls	r7, r4, #31
   11a1e:	0852      	lsrs	r2, r2, #1
   11a20:	4317      	orrs	r7, r2
   11a22:	0864      	lsrs	r4, r4, #1
   11a24:	0006      	movs	r6, r0
   11a26:	e721      	b.n	1186c <__aeabi_dadd+0x108>
   11a28:	482e      	ldr	r0, [pc, #184]	; (11ae4 <__aeabi_dadd+0x380>)
   11a2a:	4285      	cmp	r5, r0
   11a2c:	d100      	bne.n	11a30 <__aeabi_dadd+0x2cc>
   11a2e:	e093      	b.n	11b58 <__aeabi_dadd+0x3f4>
   11a30:	001d      	movs	r5, r3
   11a32:	e6d0      	b.n	117d6 <__aeabi_dadd+0x72>
   11a34:	0029      	movs	r1, r5
   11a36:	3e1f      	subs	r6, #31
   11a38:	40f1      	lsrs	r1, r6
   11a3a:	2b20      	cmp	r3, #32
   11a3c:	d100      	bne.n	11a40 <__aeabi_dadd+0x2dc>
   11a3e:	e08d      	b.n	11b5c <__aeabi_dadd+0x3f8>
   11a40:	2240      	movs	r2, #64	; 0x40
   11a42:	1ad3      	subs	r3, r2, r3
   11a44:	409d      	lsls	r5, r3
   11a46:	432f      	orrs	r7, r5
   11a48:	1e7d      	subs	r5, r7, #1
   11a4a:	41af      	sbcs	r7, r5
   11a4c:	2400      	movs	r4, #0
   11a4e:	430f      	orrs	r7, r1
   11a50:	2600      	movs	r6, #0
   11a52:	e744      	b.n	118de <__aeabi_dadd+0x17a>
   11a54:	002b      	movs	r3, r5
   11a56:	0008      	movs	r0, r1
   11a58:	3b20      	subs	r3, #32
   11a5a:	40d8      	lsrs	r0, r3
   11a5c:	0003      	movs	r3, r0
   11a5e:	2d20      	cmp	r5, #32
   11a60:	d100      	bne.n	11a64 <__aeabi_dadd+0x300>
   11a62:	e07d      	b.n	11b60 <__aeabi_dadd+0x3fc>
   11a64:	2040      	movs	r0, #64	; 0x40
   11a66:	1b45      	subs	r5, r0, r5
   11a68:	40a9      	lsls	r1, r5
   11a6a:	430a      	orrs	r2, r1
   11a6c:	1e51      	subs	r1, r2, #1
   11a6e:	418a      	sbcs	r2, r1
   11a70:	2100      	movs	r1, #0
   11a72:	431a      	orrs	r2, r3
   11a74:	e6c7      	b.n	11806 <__aeabi_dadd+0xa2>
   11a76:	2e00      	cmp	r6, #0
   11a78:	d050      	beq.n	11b1c <__aeabi_dadd+0x3b8>
   11a7a:	4e1a      	ldr	r6, [pc, #104]	; (11ae4 <__aeabi_dadd+0x380>)
   11a7c:	42b0      	cmp	r0, r6
   11a7e:	d057      	beq.n	11b30 <__aeabi_dadd+0x3cc>
   11a80:	2680      	movs	r6, #128	; 0x80
   11a82:	426b      	negs	r3, r5
   11a84:	4699      	mov	r9, r3
   11a86:	0436      	lsls	r6, r6, #16
   11a88:	4334      	orrs	r4, r6
   11a8a:	464b      	mov	r3, r9
   11a8c:	2b38      	cmp	r3, #56	; 0x38
   11a8e:	dd00      	ble.n	11a92 <__aeabi_dadd+0x32e>
   11a90:	e0d6      	b.n	11c40 <__aeabi_dadd+0x4dc>
   11a92:	2b1f      	cmp	r3, #31
   11a94:	dd00      	ble.n	11a98 <__aeabi_dadd+0x334>
   11a96:	e135      	b.n	11d04 <__aeabi_dadd+0x5a0>
   11a98:	2620      	movs	r6, #32
   11a9a:	1af5      	subs	r5, r6, r3
   11a9c:	0026      	movs	r6, r4
   11a9e:	40ae      	lsls	r6, r5
   11aa0:	46b2      	mov	sl, r6
   11aa2:	003e      	movs	r6, r7
   11aa4:	40de      	lsrs	r6, r3
   11aa6:	46ac      	mov	ip, r5
   11aa8:	0035      	movs	r5, r6
   11aaa:	4656      	mov	r6, sl
   11aac:	432e      	orrs	r6, r5
   11aae:	4665      	mov	r5, ip
   11ab0:	40af      	lsls	r7, r5
   11ab2:	1e7d      	subs	r5, r7, #1
   11ab4:	41af      	sbcs	r7, r5
   11ab6:	40dc      	lsrs	r4, r3
   11ab8:	4337      	orrs	r7, r6
   11aba:	1bd7      	subs	r7, r2, r7
   11abc:	42ba      	cmp	r2, r7
   11abe:	4192      	sbcs	r2, r2
   11ac0:	1b0c      	subs	r4, r1, r4
   11ac2:	4252      	negs	r2, r2
   11ac4:	1aa4      	subs	r4, r4, r2
   11ac6:	0006      	movs	r6, r0
   11ac8:	46d8      	mov	r8, fp
   11aca:	e6a3      	b.n	11814 <__aeabi_dadd+0xb0>
   11acc:	4664      	mov	r4, ip
   11ace:	4667      	mov	r7, ip
   11ad0:	432c      	orrs	r4, r5
   11ad2:	d000      	beq.n	11ad6 <__aeabi_dadd+0x372>
   11ad4:	e6a2      	b.n	1181c <__aeabi_dadd+0xb8>
   11ad6:	2500      	movs	r5, #0
   11ad8:	2600      	movs	r6, #0
   11ada:	2700      	movs	r7, #0
   11adc:	e706      	b.n	118ec <__aeabi_dadd+0x188>
   11ade:	001e      	movs	r6, r3
   11ae0:	e6c4      	b.n	1186c <__aeabi_dadd+0x108>
   11ae2:	46c0      	nop			; (mov r8, r8)
   11ae4:	000007ff 	.word	0x000007ff
   11ae8:	ff7fffff 	.word	0xff7fffff
   11aec:	800fffff 	.word	0x800fffff
   11af0:	2b1f      	cmp	r3, #31
   11af2:	dc63      	bgt.n	11bbc <__aeabi_dadd+0x458>
   11af4:	2020      	movs	r0, #32
   11af6:	1ac3      	subs	r3, r0, r3
   11af8:	0008      	movs	r0, r1
   11afa:	4098      	lsls	r0, r3
   11afc:	469c      	mov	ip, r3
   11afe:	4683      	mov	fp, r0
   11b00:	4653      	mov	r3, sl
   11b02:	0010      	movs	r0, r2
   11b04:	40d8      	lsrs	r0, r3
   11b06:	0003      	movs	r3, r0
   11b08:	4658      	mov	r0, fp
   11b0a:	4318      	orrs	r0, r3
   11b0c:	4663      	mov	r3, ip
   11b0e:	409a      	lsls	r2, r3
   11b10:	1e53      	subs	r3, r2, #1
   11b12:	419a      	sbcs	r2, r3
   11b14:	4653      	mov	r3, sl
   11b16:	4302      	orrs	r2, r0
   11b18:	40d9      	lsrs	r1, r3
   11b1a:	e703      	b.n	11924 <__aeabi_dadd+0x1c0>
   11b1c:	0026      	movs	r6, r4
   11b1e:	433e      	orrs	r6, r7
   11b20:	d006      	beq.n	11b30 <__aeabi_dadd+0x3cc>
   11b22:	43eb      	mvns	r3, r5
   11b24:	4699      	mov	r9, r3
   11b26:	2b00      	cmp	r3, #0
   11b28:	d0c7      	beq.n	11aba <__aeabi_dadd+0x356>
   11b2a:	4e94      	ldr	r6, [pc, #592]	; (11d7c <__aeabi_dadd+0x618>)
   11b2c:	42b0      	cmp	r0, r6
   11b2e:	d1ac      	bne.n	11a8a <__aeabi_dadd+0x326>
   11b30:	000c      	movs	r4, r1
   11b32:	0017      	movs	r7, r2
   11b34:	0006      	movs	r6, r0
   11b36:	46d8      	mov	r8, fp
   11b38:	e698      	b.n	1186c <__aeabi_dadd+0x108>
   11b3a:	4b90      	ldr	r3, [pc, #576]	; (11d7c <__aeabi_dadd+0x618>)
   11b3c:	459a      	cmp	sl, r3
   11b3e:	d00b      	beq.n	11b58 <__aeabi_dadd+0x3f4>
   11b40:	4682      	mov	sl, r0
   11b42:	e6e7      	b.n	11914 <__aeabi_dadd+0x1b0>
   11b44:	2800      	cmp	r0, #0
   11b46:	d000      	beq.n	11b4a <__aeabi_dadd+0x3e6>
   11b48:	e09e      	b.n	11c88 <__aeabi_dadd+0x524>
   11b4a:	0018      	movs	r0, r3
   11b4c:	4310      	orrs	r0, r2
   11b4e:	d100      	bne.n	11b52 <__aeabi_dadd+0x3ee>
   11b50:	e0e9      	b.n	11d26 <__aeabi_dadd+0x5c2>
   11b52:	001c      	movs	r4, r3
   11b54:	0017      	movs	r7, r2
   11b56:	46d8      	mov	r8, fp
   11b58:	4e88      	ldr	r6, [pc, #544]	; (11d7c <__aeabi_dadd+0x618>)
   11b5a:	e687      	b.n	1186c <__aeabi_dadd+0x108>
   11b5c:	2500      	movs	r5, #0
   11b5e:	e772      	b.n	11a46 <__aeabi_dadd+0x2e2>
   11b60:	2100      	movs	r1, #0
   11b62:	e782      	b.n	11a6a <__aeabi_dadd+0x306>
   11b64:	0023      	movs	r3, r4
   11b66:	433b      	orrs	r3, r7
   11b68:	2e00      	cmp	r6, #0
   11b6a:	d000      	beq.n	11b6e <__aeabi_dadd+0x40a>
   11b6c:	e0ab      	b.n	11cc6 <__aeabi_dadd+0x562>
   11b6e:	2b00      	cmp	r3, #0
   11b70:	d100      	bne.n	11b74 <__aeabi_dadd+0x410>
   11b72:	e0e7      	b.n	11d44 <__aeabi_dadd+0x5e0>
   11b74:	000b      	movs	r3, r1
   11b76:	4313      	orrs	r3, r2
   11b78:	d100      	bne.n	11b7c <__aeabi_dadd+0x418>
   11b7a:	e677      	b.n	1186c <__aeabi_dadd+0x108>
   11b7c:	18ba      	adds	r2, r7, r2
   11b7e:	42ba      	cmp	r2, r7
   11b80:	41bf      	sbcs	r7, r7
   11b82:	1864      	adds	r4, r4, r1
   11b84:	427f      	negs	r7, r7
   11b86:	19e4      	adds	r4, r4, r7
   11b88:	0223      	lsls	r3, r4, #8
   11b8a:	d400      	bmi.n	11b8e <__aeabi_dadd+0x42a>
   11b8c:	e0f2      	b.n	11d74 <__aeabi_dadd+0x610>
   11b8e:	4b7c      	ldr	r3, [pc, #496]	; (11d80 <__aeabi_dadd+0x61c>)
   11b90:	0017      	movs	r7, r2
   11b92:	401c      	ands	r4, r3
   11b94:	0006      	movs	r6, r0
   11b96:	e669      	b.n	1186c <__aeabi_dadd+0x108>
   11b98:	0020      	movs	r0, r4
   11b9a:	4338      	orrs	r0, r7
   11b9c:	2e00      	cmp	r6, #0
   11b9e:	d1d1      	bne.n	11b44 <__aeabi_dadd+0x3e0>
   11ba0:	2800      	cmp	r0, #0
   11ba2:	d15b      	bne.n	11c5c <__aeabi_dadd+0x4f8>
   11ba4:	001c      	movs	r4, r3
   11ba6:	4314      	orrs	r4, r2
   11ba8:	d100      	bne.n	11bac <__aeabi_dadd+0x448>
   11baa:	e0a8      	b.n	11cfe <__aeabi_dadd+0x59a>
   11bac:	001c      	movs	r4, r3
   11bae:	0017      	movs	r7, r2
   11bb0:	46d8      	mov	r8, fp
   11bb2:	e65b      	b.n	1186c <__aeabi_dadd+0x108>
   11bb4:	0006      	movs	r6, r0
   11bb6:	2400      	movs	r4, #0
   11bb8:	2700      	movs	r7, #0
   11bba:	e697      	b.n	118ec <__aeabi_dadd+0x188>
   11bbc:	4650      	mov	r0, sl
   11bbe:	000b      	movs	r3, r1
   11bc0:	3820      	subs	r0, #32
   11bc2:	40c3      	lsrs	r3, r0
   11bc4:	4699      	mov	r9, r3
   11bc6:	4653      	mov	r3, sl
   11bc8:	2b20      	cmp	r3, #32
   11bca:	d100      	bne.n	11bce <__aeabi_dadd+0x46a>
   11bcc:	e095      	b.n	11cfa <__aeabi_dadd+0x596>
   11bce:	2340      	movs	r3, #64	; 0x40
   11bd0:	4650      	mov	r0, sl
   11bd2:	1a1b      	subs	r3, r3, r0
   11bd4:	4099      	lsls	r1, r3
   11bd6:	430a      	orrs	r2, r1
   11bd8:	1e51      	subs	r1, r2, #1
   11bda:	418a      	sbcs	r2, r1
   11bdc:	464b      	mov	r3, r9
   11bde:	2100      	movs	r1, #0
   11be0:	431a      	orrs	r2, r3
   11be2:	e69f      	b.n	11924 <__aeabi_dadd+0x1c0>
   11be4:	2e00      	cmp	r6, #0
   11be6:	d130      	bne.n	11c4a <__aeabi_dadd+0x4e6>
   11be8:	0026      	movs	r6, r4
   11bea:	433e      	orrs	r6, r7
   11bec:	d067      	beq.n	11cbe <__aeabi_dadd+0x55a>
   11bee:	43db      	mvns	r3, r3
   11bf0:	469a      	mov	sl, r3
   11bf2:	2b00      	cmp	r3, #0
   11bf4:	d01c      	beq.n	11c30 <__aeabi_dadd+0x4cc>
   11bf6:	4e61      	ldr	r6, [pc, #388]	; (11d7c <__aeabi_dadd+0x618>)
   11bf8:	42b0      	cmp	r0, r6
   11bfa:	d060      	beq.n	11cbe <__aeabi_dadd+0x55a>
   11bfc:	4653      	mov	r3, sl
   11bfe:	2b38      	cmp	r3, #56	; 0x38
   11c00:	dd00      	ble.n	11c04 <__aeabi_dadd+0x4a0>
   11c02:	e096      	b.n	11d32 <__aeabi_dadd+0x5ce>
   11c04:	2b1f      	cmp	r3, #31
   11c06:	dd00      	ble.n	11c0a <__aeabi_dadd+0x4a6>
   11c08:	e09f      	b.n	11d4a <__aeabi_dadd+0x5e6>
   11c0a:	2620      	movs	r6, #32
   11c0c:	1af3      	subs	r3, r6, r3
   11c0e:	0026      	movs	r6, r4
   11c10:	409e      	lsls	r6, r3
   11c12:	469c      	mov	ip, r3
   11c14:	46b3      	mov	fp, r6
   11c16:	4653      	mov	r3, sl
   11c18:	003e      	movs	r6, r7
   11c1a:	40de      	lsrs	r6, r3
   11c1c:	0033      	movs	r3, r6
   11c1e:	465e      	mov	r6, fp
   11c20:	431e      	orrs	r6, r3
   11c22:	4663      	mov	r3, ip
   11c24:	409f      	lsls	r7, r3
   11c26:	1e7b      	subs	r3, r7, #1
   11c28:	419f      	sbcs	r7, r3
   11c2a:	4653      	mov	r3, sl
   11c2c:	40dc      	lsrs	r4, r3
   11c2e:	4337      	orrs	r7, r6
   11c30:	18bf      	adds	r7, r7, r2
   11c32:	4297      	cmp	r7, r2
   11c34:	4192      	sbcs	r2, r2
   11c36:	1864      	adds	r4, r4, r1
   11c38:	4252      	negs	r2, r2
   11c3a:	18a4      	adds	r4, r4, r2
   11c3c:	0006      	movs	r6, r0
   11c3e:	e678      	b.n	11932 <__aeabi_dadd+0x1ce>
   11c40:	4327      	orrs	r7, r4
   11c42:	1e7c      	subs	r4, r7, #1
   11c44:	41a7      	sbcs	r7, r4
   11c46:	2400      	movs	r4, #0
   11c48:	e737      	b.n	11aba <__aeabi_dadd+0x356>
   11c4a:	4e4c      	ldr	r6, [pc, #304]	; (11d7c <__aeabi_dadd+0x618>)
   11c4c:	42b0      	cmp	r0, r6
   11c4e:	d036      	beq.n	11cbe <__aeabi_dadd+0x55a>
   11c50:	2680      	movs	r6, #128	; 0x80
   11c52:	425b      	negs	r3, r3
   11c54:	0436      	lsls	r6, r6, #16
   11c56:	469a      	mov	sl, r3
   11c58:	4334      	orrs	r4, r6
   11c5a:	e7cf      	b.n	11bfc <__aeabi_dadd+0x498>
   11c5c:	0018      	movs	r0, r3
   11c5e:	4310      	orrs	r0, r2
   11c60:	d100      	bne.n	11c64 <__aeabi_dadd+0x500>
   11c62:	e603      	b.n	1186c <__aeabi_dadd+0x108>
   11c64:	1ab8      	subs	r0, r7, r2
   11c66:	4684      	mov	ip, r0
   11c68:	4567      	cmp	r7, ip
   11c6a:	41ad      	sbcs	r5, r5
   11c6c:	1ae0      	subs	r0, r4, r3
   11c6e:	426d      	negs	r5, r5
   11c70:	1b40      	subs	r0, r0, r5
   11c72:	0205      	lsls	r5, r0, #8
   11c74:	d400      	bmi.n	11c78 <__aeabi_dadd+0x514>
   11c76:	e62c      	b.n	118d2 <__aeabi_dadd+0x16e>
   11c78:	1bd7      	subs	r7, r2, r7
   11c7a:	42ba      	cmp	r2, r7
   11c7c:	4192      	sbcs	r2, r2
   11c7e:	1b1c      	subs	r4, r3, r4
   11c80:	4252      	negs	r2, r2
   11c82:	1aa4      	subs	r4, r4, r2
   11c84:	46d8      	mov	r8, fp
   11c86:	e5f1      	b.n	1186c <__aeabi_dadd+0x108>
   11c88:	0018      	movs	r0, r3
   11c8a:	4310      	orrs	r0, r2
   11c8c:	d100      	bne.n	11c90 <__aeabi_dadd+0x52c>
   11c8e:	e763      	b.n	11b58 <__aeabi_dadd+0x3f4>
   11c90:	08f8      	lsrs	r0, r7, #3
   11c92:	0767      	lsls	r7, r4, #29
   11c94:	4307      	orrs	r7, r0
   11c96:	2080      	movs	r0, #128	; 0x80
   11c98:	08e4      	lsrs	r4, r4, #3
   11c9a:	0300      	lsls	r0, r0, #12
   11c9c:	4204      	tst	r4, r0
   11c9e:	d008      	beq.n	11cb2 <__aeabi_dadd+0x54e>
   11ca0:	08dd      	lsrs	r5, r3, #3
   11ca2:	4205      	tst	r5, r0
   11ca4:	d105      	bne.n	11cb2 <__aeabi_dadd+0x54e>
   11ca6:	08d2      	lsrs	r2, r2, #3
   11ca8:	0759      	lsls	r1, r3, #29
   11caa:	4311      	orrs	r1, r2
   11cac:	000f      	movs	r7, r1
   11cae:	002c      	movs	r4, r5
   11cb0:	46d8      	mov	r8, fp
   11cb2:	0f7b      	lsrs	r3, r7, #29
   11cb4:	00e4      	lsls	r4, r4, #3
   11cb6:	431c      	orrs	r4, r3
   11cb8:	00ff      	lsls	r7, r7, #3
   11cba:	4e30      	ldr	r6, [pc, #192]	; (11d7c <__aeabi_dadd+0x618>)
   11cbc:	e5d6      	b.n	1186c <__aeabi_dadd+0x108>
   11cbe:	000c      	movs	r4, r1
   11cc0:	0017      	movs	r7, r2
   11cc2:	0006      	movs	r6, r0
   11cc4:	e5d2      	b.n	1186c <__aeabi_dadd+0x108>
   11cc6:	2b00      	cmp	r3, #0
   11cc8:	d038      	beq.n	11d3c <__aeabi_dadd+0x5d8>
   11cca:	000b      	movs	r3, r1
   11ccc:	4313      	orrs	r3, r2
   11cce:	d100      	bne.n	11cd2 <__aeabi_dadd+0x56e>
   11cd0:	e742      	b.n	11b58 <__aeabi_dadd+0x3f4>
   11cd2:	08f8      	lsrs	r0, r7, #3
   11cd4:	0767      	lsls	r7, r4, #29
   11cd6:	4307      	orrs	r7, r0
   11cd8:	2080      	movs	r0, #128	; 0x80
   11cda:	08e4      	lsrs	r4, r4, #3
   11cdc:	0300      	lsls	r0, r0, #12
   11cde:	4204      	tst	r4, r0
   11ce0:	d0e7      	beq.n	11cb2 <__aeabi_dadd+0x54e>
   11ce2:	08cb      	lsrs	r3, r1, #3
   11ce4:	4203      	tst	r3, r0
   11ce6:	d1e4      	bne.n	11cb2 <__aeabi_dadd+0x54e>
   11ce8:	08d2      	lsrs	r2, r2, #3
   11cea:	0749      	lsls	r1, r1, #29
   11cec:	4311      	orrs	r1, r2
   11cee:	000f      	movs	r7, r1
   11cf0:	001c      	movs	r4, r3
   11cf2:	e7de      	b.n	11cb2 <__aeabi_dadd+0x54e>
   11cf4:	2700      	movs	r7, #0
   11cf6:	2400      	movs	r4, #0
   11cf8:	e5d5      	b.n	118a6 <__aeabi_dadd+0x142>
   11cfa:	2100      	movs	r1, #0
   11cfc:	e76b      	b.n	11bd6 <__aeabi_dadd+0x472>
   11cfe:	2500      	movs	r5, #0
   11d00:	2700      	movs	r7, #0
   11d02:	e5f3      	b.n	118ec <__aeabi_dadd+0x188>
   11d04:	464e      	mov	r6, r9
   11d06:	0025      	movs	r5, r4
   11d08:	3e20      	subs	r6, #32
   11d0a:	40f5      	lsrs	r5, r6
   11d0c:	464b      	mov	r3, r9
   11d0e:	002e      	movs	r6, r5
   11d10:	2b20      	cmp	r3, #32
   11d12:	d02d      	beq.n	11d70 <__aeabi_dadd+0x60c>
   11d14:	2540      	movs	r5, #64	; 0x40
   11d16:	1aed      	subs	r5, r5, r3
   11d18:	40ac      	lsls	r4, r5
   11d1a:	4327      	orrs	r7, r4
   11d1c:	1e7c      	subs	r4, r7, #1
   11d1e:	41a7      	sbcs	r7, r4
   11d20:	2400      	movs	r4, #0
   11d22:	4337      	orrs	r7, r6
   11d24:	e6c9      	b.n	11aba <__aeabi_dadd+0x356>
   11d26:	2480      	movs	r4, #128	; 0x80
   11d28:	2500      	movs	r5, #0
   11d2a:	0324      	lsls	r4, r4, #12
   11d2c:	4e13      	ldr	r6, [pc, #76]	; (11d7c <__aeabi_dadd+0x618>)
   11d2e:	2700      	movs	r7, #0
   11d30:	e5dc      	b.n	118ec <__aeabi_dadd+0x188>
   11d32:	4327      	orrs	r7, r4
   11d34:	1e7c      	subs	r4, r7, #1
   11d36:	41a7      	sbcs	r7, r4
   11d38:	2400      	movs	r4, #0
   11d3a:	e779      	b.n	11c30 <__aeabi_dadd+0x4cc>
   11d3c:	000c      	movs	r4, r1
   11d3e:	0017      	movs	r7, r2
   11d40:	4e0e      	ldr	r6, [pc, #56]	; (11d7c <__aeabi_dadd+0x618>)
   11d42:	e593      	b.n	1186c <__aeabi_dadd+0x108>
   11d44:	000c      	movs	r4, r1
   11d46:	0017      	movs	r7, r2
   11d48:	e590      	b.n	1186c <__aeabi_dadd+0x108>
   11d4a:	4656      	mov	r6, sl
   11d4c:	0023      	movs	r3, r4
   11d4e:	3e20      	subs	r6, #32
   11d50:	40f3      	lsrs	r3, r6
   11d52:	4699      	mov	r9, r3
   11d54:	4653      	mov	r3, sl
   11d56:	2b20      	cmp	r3, #32
   11d58:	d00e      	beq.n	11d78 <__aeabi_dadd+0x614>
   11d5a:	2340      	movs	r3, #64	; 0x40
   11d5c:	4656      	mov	r6, sl
   11d5e:	1b9b      	subs	r3, r3, r6
   11d60:	409c      	lsls	r4, r3
   11d62:	4327      	orrs	r7, r4
   11d64:	1e7c      	subs	r4, r7, #1
   11d66:	41a7      	sbcs	r7, r4
   11d68:	464b      	mov	r3, r9
   11d6a:	2400      	movs	r4, #0
   11d6c:	431f      	orrs	r7, r3
   11d6e:	e75f      	b.n	11c30 <__aeabi_dadd+0x4cc>
   11d70:	2400      	movs	r4, #0
   11d72:	e7d2      	b.n	11d1a <__aeabi_dadd+0x5b6>
   11d74:	0017      	movs	r7, r2
   11d76:	e5b2      	b.n	118de <__aeabi_dadd+0x17a>
   11d78:	2400      	movs	r4, #0
   11d7a:	e7f2      	b.n	11d62 <__aeabi_dadd+0x5fe>
   11d7c:	000007ff 	.word	0x000007ff
   11d80:	ff7fffff 	.word	0xff7fffff

00011d84 <__aeabi_ddiv>:
   11d84:	b5f0      	push	{r4, r5, r6, r7, lr}
   11d86:	4657      	mov	r7, sl
   11d88:	4645      	mov	r5, r8
   11d8a:	46de      	mov	lr, fp
   11d8c:	464e      	mov	r6, r9
   11d8e:	b5e0      	push	{r5, r6, r7, lr}
   11d90:	004c      	lsls	r4, r1, #1
   11d92:	030e      	lsls	r6, r1, #12
   11d94:	b087      	sub	sp, #28
   11d96:	4683      	mov	fp, r0
   11d98:	4692      	mov	sl, r2
   11d9a:	001d      	movs	r5, r3
   11d9c:	4680      	mov	r8, r0
   11d9e:	0b36      	lsrs	r6, r6, #12
   11da0:	0d64      	lsrs	r4, r4, #21
   11da2:	0fcf      	lsrs	r7, r1, #31
   11da4:	2c00      	cmp	r4, #0
   11da6:	d04f      	beq.n	11e48 <__aeabi_ddiv+0xc4>
   11da8:	4b6f      	ldr	r3, [pc, #444]	; (11f68 <__aeabi_ddiv+0x1e4>)
   11daa:	429c      	cmp	r4, r3
   11dac:	d035      	beq.n	11e1a <__aeabi_ddiv+0x96>
   11dae:	2380      	movs	r3, #128	; 0x80
   11db0:	0f42      	lsrs	r2, r0, #29
   11db2:	041b      	lsls	r3, r3, #16
   11db4:	00f6      	lsls	r6, r6, #3
   11db6:	4313      	orrs	r3, r2
   11db8:	4333      	orrs	r3, r6
   11dba:	4699      	mov	r9, r3
   11dbc:	00c3      	lsls	r3, r0, #3
   11dbe:	4698      	mov	r8, r3
   11dc0:	4b6a      	ldr	r3, [pc, #424]	; (11f6c <__aeabi_ddiv+0x1e8>)
   11dc2:	2600      	movs	r6, #0
   11dc4:	469c      	mov	ip, r3
   11dc6:	2300      	movs	r3, #0
   11dc8:	4464      	add	r4, ip
   11dca:	9303      	str	r3, [sp, #12]
   11dcc:	032b      	lsls	r3, r5, #12
   11dce:	0b1b      	lsrs	r3, r3, #12
   11dd0:	469b      	mov	fp, r3
   11dd2:	006b      	lsls	r3, r5, #1
   11dd4:	0fed      	lsrs	r5, r5, #31
   11dd6:	4650      	mov	r0, sl
   11dd8:	0d5b      	lsrs	r3, r3, #21
   11dda:	9501      	str	r5, [sp, #4]
   11ddc:	d05e      	beq.n	11e9c <__aeabi_ddiv+0x118>
   11dde:	4a62      	ldr	r2, [pc, #392]	; (11f68 <__aeabi_ddiv+0x1e4>)
   11de0:	4293      	cmp	r3, r2
   11de2:	d053      	beq.n	11e8c <__aeabi_ddiv+0x108>
   11de4:	465a      	mov	r2, fp
   11de6:	00d1      	lsls	r1, r2, #3
   11de8:	2280      	movs	r2, #128	; 0x80
   11dea:	0f40      	lsrs	r0, r0, #29
   11dec:	0412      	lsls	r2, r2, #16
   11dee:	4302      	orrs	r2, r0
   11df0:	430a      	orrs	r2, r1
   11df2:	4693      	mov	fp, r2
   11df4:	4652      	mov	r2, sl
   11df6:	00d1      	lsls	r1, r2, #3
   11df8:	4a5c      	ldr	r2, [pc, #368]	; (11f6c <__aeabi_ddiv+0x1e8>)
   11dfa:	4694      	mov	ip, r2
   11dfc:	2200      	movs	r2, #0
   11dfe:	4463      	add	r3, ip
   11e00:	0038      	movs	r0, r7
   11e02:	4068      	eors	r0, r5
   11e04:	4684      	mov	ip, r0
   11e06:	9002      	str	r0, [sp, #8]
   11e08:	1ae4      	subs	r4, r4, r3
   11e0a:	4316      	orrs	r6, r2
   11e0c:	2e0f      	cmp	r6, #15
   11e0e:	d900      	bls.n	11e12 <__aeabi_ddiv+0x8e>
   11e10:	e0b4      	b.n	11f7c <__aeabi_ddiv+0x1f8>
   11e12:	4b57      	ldr	r3, [pc, #348]	; (11f70 <__aeabi_ddiv+0x1ec>)
   11e14:	00b6      	lsls	r6, r6, #2
   11e16:	599b      	ldr	r3, [r3, r6]
   11e18:	469f      	mov	pc, r3
   11e1a:	0003      	movs	r3, r0
   11e1c:	4333      	orrs	r3, r6
   11e1e:	4699      	mov	r9, r3
   11e20:	d16c      	bne.n	11efc <__aeabi_ddiv+0x178>
   11e22:	2300      	movs	r3, #0
   11e24:	4698      	mov	r8, r3
   11e26:	3302      	adds	r3, #2
   11e28:	2608      	movs	r6, #8
   11e2a:	9303      	str	r3, [sp, #12]
   11e2c:	e7ce      	b.n	11dcc <__aeabi_ddiv+0x48>
   11e2e:	46cb      	mov	fp, r9
   11e30:	4641      	mov	r1, r8
   11e32:	9a03      	ldr	r2, [sp, #12]
   11e34:	9701      	str	r7, [sp, #4]
   11e36:	2a02      	cmp	r2, #2
   11e38:	d165      	bne.n	11f06 <__aeabi_ddiv+0x182>
   11e3a:	9b01      	ldr	r3, [sp, #4]
   11e3c:	4c4a      	ldr	r4, [pc, #296]	; (11f68 <__aeabi_ddiv+0x1e4>)
   11e3e:	469c      	mov	ip, r3
   11e40:	2300      	movs	r3, #0
   11e42:	2200      	movs	r2, #0
   11e44:	4698      	mov	r8, r3
   11e46:	e06b      	b.n	11f20 <__aeabi_ddiv+0x19c>
   11e48:	0003      	movs	r3, r0
   11e4a:	4333      	orrs	r3, r6
   11e4c:	4699      	mov	r9, r3
   11e4e:	d04e      	beq.n	11eee <__aeabi_ddiv+0x16a>
   11e50:	2e00      	cmp	r6, #0
   11e52:	d100      	bne.n	11e56 <__aeabi_ddiv+0xd2>
   11e54:	e1bc      	b.n	121d0 <__aeabi_ddiv+0x44c>
   11e56:	0030      	movs	r0, r6
   11e58:	f001 f9a6 	bl	131a8 <__clzsi2>
   11e5c:	0003      	movs	r3, r0
   11e5e:	3b0b      	subs	r3, #11
   11e60:	2b1c      	cmp	r3, #28
   11e62:	dd00      	ble.n	11e66 <__aeabi_ddiv+0xe2>
   11e64:	e1ac      	b.n	121c0 <__aeabi_ddiv+0x43c>
   11e66:	221d      	movs	r2, #29
   11e68:	1ad3      	subs	r3, r2, r3
   11e6a:	465a      	mov	r2, fp
   11e6c:	0001      	movs	r1, r0
   11e6e:	40da      	lsrs	r2, r3
   11e70:	3908      	subs	r1, #8
   11e72:	408e      	lsls	r6, r1
   11e74:	0013      	movs	r3, r2
   11e76:	4333      	orrs	r3, r6
   11e78:	4699      	mov	r9, r3
   11e7a:	465b      	mov	r3, fp
   11e7c:	408b      	lsls	r3, r1
   11e7e:	4698      	mov	r8, r3
   11e80:	2300      	movs	r3, #0
   11e82:	4c3c      	ldr	r4, [pc, #240]	; (11f74 <__aeabi_ddiv+0x1f0>)
   11e84:	2600      	movs	r6, #0
   11e86:	1a24      	subs	r4, r4, r0
   11e88:	9303      	str	r3, [sp, #12]
   11e8a:	e79f      	b.n	11dcc <__aeabi_ddiv+0x48>
   11e8c:	4651      	mov	r1, sl
   11e8e:	465a      	mov	r2, fp
   11e90:	4311      	orrs	r1, r2
   11e92:	d129      	bne.n	11ee8 <__aeabi_ddiv+0x164>
   11e94:	2200      	movs	r2, #0
   11e96:	4693      	mov	fp, r2
   11e98:	3202      	adds	r2, #2
   11e9a:	e7b1      	b.n	11e00 <__aeabi_ddiv+0x7c>
   11e9c:	4659      	mov	r1, fp
   11e9e:	4301      	orrs	r1, r0
   11ea0:	d01e      	beq.n	11ee0 <__aeabi_ddiv+0x15c>
   11ea2:	465b      	mov	r3, fp
   11ea4:	2b00      	cmp	r3, #0
   11ea6:	d100      	bne.n	11eaa <__aeabi_ddiv+0x126>
   11ea8:	e19e      	b.n	121e8 <__aeabi_ddiv+0x464>
   11eaa:	4658      	mov	r0, fp
   11eac:	f001 f97c 	bl	131a8 <__clzsi2>
   11eb0:	0003      	movs	r3, r0
   11eb2:	3b0b      	subs	r3, #11
   11eb4:	2b1c      	cmp	r3, #28
   11eb6:	dd00      	ble.n	11eba <__aeabi_ddiv+0x136>
   11eb8:	e18f      	b.n	121da <__aeabi_ddiv+0x456>
   11eba:	0002      	movs	r2, r0
   11ebc:	4659      	mov	r1, fp
   11ebe:	3a08      	subs	r2, #8
   11ec0:	4091      	lsls	r1, r2
   11ec2:	468b      	mov	fp, r1
   11ec4:	211d      	movs	r1, #29
   11ec6:	1acb      	subs	r3, r1, r3
   11ec8:	4651      	mov	r1, sl
   11eca:	40d9      	lsrs	r1, r3
   11ecc:	000b      	movs	r3, r1
   11ece:	4659      	mov	r1, fp
   11ed0:	430b      	orrs	r3, r1
   11ed2:	4651      	mov	r1, sl
   11ed4:	469b      	mov	fp, r3
   11ed6:	4091      	lsls	r1, r2
   11ed8:	4b26      	ldr	r3, [pc, #152]	; (11f74 <__aeabi_ddiv+0x1f0>)
   11eda:	2200      	movs	r2, #0
   11edc:	1a1b      	subs	r3, r3, r0
   11ede:	e78f      	b.n	11e00 <__aeabi_ddiv+0x7c>
   11ee0:	2300      	movs	r3, #0
   11ee2:	2201      	movs	r2, #1
   11ee4:	469b      	mov	fp, r3
   11ee6:	e78b      	b.n	11e00 <__aeabi_ddiv+0x7c>
   11ee8:	4651      	mov	r1, sl
   11eea:	2203      	movs	r2, #3
   11eec:	e788      	b.n	11e00 <__aeabi_ddiv+0x7c>
   11eee:	2300      	movs	r3, #0
   11ef0:	4698      	mov	r8, r3
   11ef2:	3301      	adds	r3, #1
   11ef4:	2604      	movs	r6, #4
   11ef6:	2400      	movs	r4, #0
   11ef8:	9303      	str	r3, [sp, #12]
   11efa:	e767      	b.n	11dcc <__aeabi_ddiv+0x48>
   11efc:	2303      	movs	r3, #3
   11efe:	46b1      	mov	r9, r6
   11f00:	9303      	str	r3, [sp, #12]
   11f02:	260c      	movs	r6, #12
   11f04:	e762      	b.n	11dcc <__aeabi_ddiv+0x48>
   11f06:	2a03      	cmp	r2, #3
   11f08:	d100      	bne.n	11f0c <__aeabi_ddiv+0x188>
   11f0a:	e25c      	b.n	123c6 <__aeabi_ddiv+0x642>
   11f0c:	9b01      	ldr	r3, [sp, #4]
   11f0e:	2a01      	cmp	r2, #1
   11f10:	d000      	beq.n	11f14 <__aeabi_ddiv+0x190>
   11f12:	e1e4      	b.n	122de <__aeabi_ddiv+0x55a>
   11f14:	4013      	ands	r3, r2
   11f16:	469c      	mov	ip, r3
   11f18:	2300      	movs	r3, #0
   11f1a:	2400      	movs	r4, #0
   11f1c:	2200      	movs	r2, #0
   11f1e:	4698      	mov	r8, r3
   11f20:	2100      	movs	r1, #0
   11f22:	0312      	lsls	r2, r2, #12
   11f24:	0b13      	lsrs	r3, r2, #12
   11f26:	0d0a      	lsrs	r2, r1, #20
   11f28:	0512      	lsls	r2, r2, #20
   11f2a:	431a      	orrs	r2, r3
   11f2c:	0523      	lsls	r3, r4, #20
   11f2e:	4c12      	ldr	r4, [pc, #72]	; (11f78 <__aeabi_ddiv+0x1f4>)
   11f30:	4640      	mov	r0, r8
   11f32:	4022      	ands	r2, r4
   11f34:	4313      	orrs	r3, r2
   11f36:	4662      	mov	r2, ip
   11f38:	005b      	lsls	r3, r3, #1
   11f3a:	07d2      	lsls	r2, r2, #31
   11f3c:	085b      	lsrs	r3, r3, #1
   11f3e:	4313      	orrs	r3, r2
   11f40:	0019      	movs	r1, r3
   11f42:	b007      	add	sp, #28
   11f44:	bc3c      	pop	{r2, r3, r4, r5}
   11f46:	4690      	mov	r8, r2
   11f48:	4699      	mov	r9, r3
   11f4a:	46a2      	mov	sl, r4
   11f4c:	46ab      	mov	fp, r5
   11f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11f50:	2300      	movs	r3, #0
   11f52:	2280      	movs	r2, #128	; 0x80
   11f54:	469c      	mov	ip, r3
   11f56:	0312      	lsls	r2, r2, #12
   11f58:	4698      	mov	r8, r3
   11f5a:	4c03      	ldr	r4, [pc, #12]	; (11f68 <__aeabi_ddiv+0x1e4>)
   11f5c:	e7e0      	b.n	11f20 <__aeabi_ddiv+0x19c>
   11f5e:	2300      	movs	r3, #0
   11f60:	4c01      	ldr	r4, [pc, #4]	; (11f68 <__aeabi_ddiv+0x1e4>)
   11f62:	2200      	movs	r2, #0
   11f64:	4698      	mov	r8, r3
   11f66:	e7db      	b.n	11f20 <__aeabi_ddiv+0x19c>
   11f68:	000007ff 	.word	0x000007ff
   11f6c:	fffffc01 	.word	0xfffffc01
   11f70:	0001b0a8 	.word	0x0001b0a8
   11f74:	fffffc0d 	.word	0xfffffc0d
   11f78:	800fffff 	.word	0x800fffff
   11f7c:	45d9      	cmp	r9, fp
   11f7e:	d900      	bls.n	11f82 <__aeabi_ddiv+0x1fe>
   11f80:	e139      	b.n	121f6 <__aeabi_ddiv+0x472>
   11f82:	d100      	bne.n	11f86 <__aeabi_ddiv+0x202>
   11f84:	e134      	b.n	121f0 <__aeabi_ddiv+0x46c>
   11f86:	2300      	movs	r3, #0
   11f88:	4646      	mov	r6, r8
   11f8a:	464d      	mov	r5, r9
   11f8c:	469a      	mov	sl, r3
   11f8e:	3c01      	subs	r4, #1
   11f90:	465b      	mov	r3, fp
   11f92:	0e0a      	lsrs	r2, r1, #24
   11f94:	021b      	lsls	r3, r3, #8
   11f96:	431a      	orrs	r2, r3
   11f98:	020b      	lsls	r3, r1, #8
   11f9a:	0c17      	lsrs	r7, r2, #16
   11f9c:	9303      	str	r3, [sp, #12]
   11f9e:	0413      	lsls	r3, r2, #16
   11fa0:	0c1b      	lsrs	r3, r3, #16
   11fa2:	0039      	movs	r1, r7
   11fa4:	0028      	movs	r0, r5
   11fa6:	4690      	mov	r8, r2
   11fa8:	9301      	str	r3, [sp, #4]
   11faa:	f7fe f9f5 	bl	10398 <__udivsi3>
   11fae:	0002      	movs	r2, r0
   11fb0:	9b01      	ldr	r3, [sp, #4]
   11fb2:	4683      	mov	fp, r0
   11fb4:	435a      	muls	r2, r3
   11fb6:	0028      	movs	r0, r5
   11fb8:	0039      	movs	r1, r7
   11fba:	4691      	mov	r9, r2
   11fbc:	f7fe fa72 	bl	104a4 <__aeabi_uidivmod>
   11fc0:	0c35      	lsrs	r5, r6, #16
   11fc2:	0409      	lsls	r1, r1, #16
   11fc4:	430d      	orrs	r5, r1
   11fc6:	45a9      	cmp	r9, r5
   11fc8:	d90d      	bls.n	11fe6 <__aeabi_ddiv+0x262>
   11fca:	465b      	mov	r3, fp
   11fcc:	4445      	add	r5, r8
   11fce:	3b01      	subs	r3, #1
   11fd0:	45a8      	cmp	r8, r5
   11fd2:	d900      	bls.n	11fd6 <__aeabi_ddiv+0x252>
   11fd4:	e13a      	b.n	1224c <__aeabi_ddiv+0x4c8>
   11fd6:	45a9      	cmp	r9, r5
   11fd8:	d800      	bhi.n	11fdc <__aeabi_ddiv+0x258>
   11fda:	e137      	b.n	1224c <__aeabi_ddiv+0x4c8>
   11fdc:	2302      	movs	r3, #2
   11fde:	425b      	negs	r3, r3
   11fe0:	469c      	mov	ip, r3
   11fe2:	4445      	add	r5, r8
   11fe4:	44e3      	add	fp, ip
   11fe6:	464b      	mov	r3, r9
   11fe8:	1aeb      	subs	r3, r5, r3
   11fea:	0039      	movs	r1, r7
   11fec:	0018      	movs	r0, r3
   11fee:	9304      	str	r3, [sp, #16]
   11ff0:	f7fe f9d2 	bl	10398 <__udivsi3>
   11ff4:	9b01      	ldr	r3, [sp, #4]
   11ff6:	0005      	movs	r5, r0
   11ff8:	4343      	muls	r3, r0
   11ffa:	0039      	movs	r1, r7
   11ffc:	9804      	ldr	r0, [sp, #16]
   11ffe:	4699      	mov	r9, r3
   12000:	f7fe fa50 	bl	104a4 <__aeabi_uidivmod>
   12004:	0433      	lsls	r3, r6, #16
   12006:	0409      	lsls	r1, r1, #16
   12008:	0c1b      	lsrs	r3, r3, #16
   1200a:	430b      	orrs	r3, r1
   1200c:	4599      	cmp	r9, r3
   1200e:	d909      	bls.n	12024 <__aeabi_ddiv+0x2a0>
   12010:	4443      	add	r3, r8
   12012:	1e6a      	subs	r2, r5, #1
   12014:	4598      	cmp	r8, r3
   12016:	d900      	bls.n	1201a <__aeabi_ddiv+0x296>
   12018:	e11a      	b.n	12250 <__aeabi_ddiv+0x4cc>
   1201a:	4599      	cmp	r9, r3
   1201c:	d800      	bhi.n	12020 <__aeabi_ddiv+0x29c>
   1201e:	e117      	b.n	12250 <__aeabi_ddiv+0x4cc>
   12020:	3d02      	subs	r5, #2
   12022:	4443      	add	r3, r8
   12024:	464a      	mov	r2, r9
   12026:	1a9b      	subs	r3, r3, r2
   12028:	465a      	mov	r2, fp
   1202a:	0412      	lsls	r2, r2, #16
   1202c:	432a      	orrs	r2, r5
   1202e:	9903      	ldr	r1, [sp, #12]
   12030:	4693      	mov	fp, r2
   12032:	0c10      	lsrs	r0, r2, #16
   12034:	0c0a      	lsrs	r2, r1, #16
   12036:	4691      	mov	r9, r2
   12038:	0409      	lsls	r1, r1, #16
   1203a:	465a      	mov	r2, fp
   1203c:	0c09      	lsrs	r1, r1, #16
   1203e:	464e      	mov	r6, r9
   12040:	000d      	movs	r5, r1
   12042:	0412      	lsls	r2, r2, #16
   12044:	0c12      	lsrs	r2, r2, #16
   12046:	4345      	muls	r5, r0
   12048:	9105      	str	r1, [sp, #20]
   1204a:	4351      	muls	r1, r2
   1204c:	4372      	muls	r2, r6
   1204e:	4370      	muls	r0, r6
   12050:	1952      	adds	r2, r2, r5
   12052:	0c0e      	lsrs	r6, r1, #16
   12054:	18b2      	adds	r2, r6, r2
   12056:	4295      	cmp	r5, r2
   12058:	d903      	bls.n	12062 <__aeabi_ddiv+0x2de>
   1205a:	2580      	movs	r5, #128	; 0x80
   1205c:	026d      	lsls	r5, r5, #9
   1205e:	46ac      	mov	ip, r5
   12060:	4460      	add	r0, ip
   12062:	0c15      	lsrs	r5, r2, #16
   12064:	0409      	lsls	r1, r1, #16
   12066:	0412      	lsls	r2, r2, #16
   12068:	0c09      	lsrs	r1, r1, #16
   1206a:	1828      	adds	r0, r5, r0
   1206c:	1852      	adds	r2, r2, r1
   1206e:	4283      	cmp	r3, r0
   12070:	d200      	bcs.n	12074 <__aeabi_ddiv+0x2f0>
   12072:	e0ce      	b.n	12212 <__aeabi_ddiv+0x48e>
   12074:	d100      	bne.n	12078 <__aeabi_ddiv+0x2f4>
   12076:	e0c8      	b.n	1220a <__aeabi_ddiv+0x486>
   12078:	1a1d      	subs	r5, r3, r0
   1207a:	4653      	mov	r3, sl
   1207c:	1a9e      	subs	r6, r3, r2
   1207e:	45b2      	cmp	sl, r6
   12080:	4192      	sbcs	r2, r2
   12082:	4252      	negs	r2, r2
   12084:	1aab      	subs	r3, r5, r2
   12086:	469a      	mov	sl, r3
   12088:	4598      	cmp	r8, r3
   1208a:	d100      	bne.n	1208e <__aeabi_ddiv+0x30a>
   1208c:	e117      	b.n	122be <__aeabi_ddiv+0x53a>
   1208e:	0039      	movs	r1, r7
   12090:	0018      	movs	r0, r3
   12092:	f7fe f981 	bl	10398 <__udivsi3>
   12096:	9b01      	ldr	r3, [sp, #4]
   12098:	0005      	movs	r5, r0
   1209a:	4343      	muls	r3, r0
   1209c:	0039      	movs	r1, r7
   1209e:	4650      	mov	r0, sl
   120a0:	9304      	str	r3, [sp, #16]
   120a2:	f7fe f9ff 	bl	104a4 <__aeabi_uidivmod>
   120a6:	9804      	ldr	r0, [sp, #16]
   120a8:	040b      	lsls	r3, r1, #16
   120aa:	0c31      	lsrs	r1, r6, #16
   120ac:	4319      	orrs	r1, r3
   120ae:	4288      	cmp	r0, r1
   120b0:	d909      	bls.n	120c6 <__aeabi_ddiv+0x342>
   120b2:	4441      	add	r1, r8
   120b4:	1e6b      	subs	r3, r5, #1
   120b6:	4588      	cmp	r8, r1
   120b8:	d900      	bls.n	120bc <__aeabi_ddiv+0x338>
   120ba:	e107      	b.n	122cc <__aeabi_ddiv+0x548>
   120bc:	4288      	cmp	r0, r1
   120be:	d800      	bhi.n	120c2 <__aeabi_ddiv+0x33e>
   120c0:	e104      	b.n	122cc <__aeabi_ddiv+0x548>
   120c2:	3d02      	subs	r5, #2
   120c4:	4441      	add	r1, r8
   120c6:	9b04      	ldr	r3, [sp, #16]
   120c8:	1acb      	subs	r3, r1, r3
   120ca:	0018      	movs	r0, r3
   120cc:	0039      	movs	r1, r7
   120ce:	9304      	str	r3, [sp, #16]
   120d0:	f7fe f962 	bl	10398 <__udivsi3>
   120d4:	9b01      	ldr	r3, [sp, #4]
   120d6:	4682      	mov	sl, r0
   120d8:	4343      	muls	r3, r0
   120da:	0039      	movs	r1, r7
   120dc:	9804      	ldr	r0, [sp, #16]
   120de:	9301      	str	r3, [sp, #4]
   120e0:	f7fe f9e0 	bl	104a4 <__aeabi_uidivmod>
   120e4:	9801      	ldr	r0, [sp, #4]
   120e6:	040b      	lsls	r3, r1, #16
   120e8:	0431      	lsls	r1, r6, #16
   120ea:	0c09      	lsrs	r1, r1, #16
   120ec:	4319      	orrs	r1, r3
   120ee:	4288      	cmp	r0, r1
   120f0:	d90d      	bls.n	1210e <__aeabi_ddiv+0x38a>
   120f2:	4653      	mov	r3, sl
   120f4:	4441      	add	r1, r8
   120f6:	3b01      	subs	r3, #1
   120f8:	4588      	cmp	r8, r1
   120fa:	d900      	bls.n	120fe <__aeabi_ddiv+0x37a>
   120fc:	e0e8      	b.n	122d0 <__aeabi_ddiv+0x54c>
   120fe:	4288      	cmp	r0, r1
   12100:	d800      	bhi.n	12104 <__aeabi_ddiv+0x380>
   12102:	e0e5      	b.n	122d0 <__aeabi_ddiv+0x54c>
   12104:	2302      	movs	r3, #2
   12106:	425b      	negs	r3, r3
   12108:	469c      	mov	ip, r3
   1210a:	4441      	add	r1, r8
   1210c:	44e2      	add	sl, ip
   1210e:	9b01      	ldr	r3, [sp, #4]
   12110:	042d      	lsls	r5, r5, #16
   12112:	1ace      	subs	r6, r1, r3
   12114:	4651      	mov	r1, sl
   12116:	4329      	orrs	r1, r5
   12118:	9d05      	ldr	r5, [sp, #20]
   1211a:	464f      	mov	r7, r9
   1211c:	002a      	movs	r2, r5
   1211e:	040b      	lsls	r3, r1, #16
   12120:	0c08      	lsrs	r0, r1, #16
   12122:	0c1b      	lsrs	r3, r3, #16
   12124:	435a      	muls	r2, r3
   12126:	4345      	muls	r5, r0
   12128:	437b      	muls	r3, r7
   1212a:	4378      	muls	r0, r7
   1212c:	195b      	adds	r3, r3, r5
   1212e:	0c17      	lsrs	r7, r2, #16
   12130:	18fb      	adds	r3, r7, r3
   12132:	429d      	cmp	r5, r3
   12134:	d903      	bls.n	1213e <__aeabi_ddiv+0x3ba>
   12136:	2580      	movs	r5, #128	; 0x80
   12138:	026d      	lsls	r5, r5, #9
   1213a:	46ac      	mov	ip, r5
   1213c:	4460      	add	r0, ip
   1213e:	0c1d      	lsrs	r5, r3, #16
   12140:	0412      	lsls	r2, r2, #16
   12142:	041b      	lsls	r3, r3, #16
   12144:	0c12      	lsrs	r2, r2, #16
   12146:	1828      	adds	r0, r5, r0
   12148:	189b      	adds	r3, r3, r2
   1214a:	4286      	cmp	r6, r0
   1214c:	d200      	bcs.n	12150 <__aeabi_ddiv+0x3cc>
   1214e:	e093      	b.n	12278 <__aeabi_ddiv+0x4f4>
   12150:	d100      	bne.n	12154 <__aeabi_ddiv+0x3d0>
   12152:	e08e      	b.n	12272 <__aeabi_ddiv+0x4ee>
   12154:	2301      	movs	r3, #1
   12156:	4319      	orrs	r1, r3
   12158:	4ba0      	ldr	r3, [pc, #640]	; (123dc <__aeabi_ddiv+0x658>)
   1215a:	18e3      	adds	r3, r4, r3
   1215c:	2b00      	cmp	r3, #0
   1215e:	dc00      	bgt.n	12162 <__aeabi_ddiv+0x3de>
   12160:	e099      	b.n	12296 <__aeabi_ddiv+0x512>
   12162:	074a      	lsls	r2, r1, #29
   12164:	d000      	beq.n	12168 <__aeabi_ddiv+0x3e4>
   12166:	e09e      	b.n	122a6 <__aeabi_ddiv+0x522>
   12168:	465a      	mov	r2, fp
   1216a:	01d2      	lsls	r2, r2, #7
   1216c:	d506      	bpl.n	1217c <__aeabi_ddiv+0x3f8>
   1216e:	465a      	mov	r2, fp
   12170:	4b9b      	ldr	r3, [pc, #620]	; (123e0 <__aeabi_ddiv+0x65c>)
   12172:	401a      	ands	r2, r3
   12174:	2380      	movs	r3, #128	; 0x80
   12176:	4693      	mov	fp, r2
   12178:	00db      	lsls	r3, r3, #3
   1217a:	18e3      	adds	r3, r4, r3
   1217c:	4a99      	ldr	r2, [pc, #612]	; (123e4 <__aeabi_ddiv+0x660>)
   1217e:	4293      	cmp	r3, r2
   12180:	dd68      	ble.n	12254 <__aeabi_ddiv+0x4d0>
   12182:	2301      	movs	r3, #1
   12184:	9a02      	ldr	r2, [sp, #8]
   12186:	4c98      	ldr	r4, [pc, #608]	; (123e8 <__aeabi_ddiv+0x664>)
   12188:	401a      	ands	r2, r3
   1218a:	2300      	movs	r3, #0
   1218c:	4694      	mov	ip, r2
   1218e:	4698      	mov	r8, r3
   12190:	2200      	movs	r2, #0
   12192:	e6c5      	b.n	11f20 <__aeabi_ddiv+0x19c>
   12194:	2280      	movs	r2, #128	; 0x80
   12196:	464b      	mov	r3, r9
   12198:	0312      	lsls	r2, r2, #12
   1219a:	4213      	tst	r3, r2
   1219c:	d00a      	beq.n	121b4 <__aeabi_ddiv+0x430>
   1219e:	465b      	mov	r3, fp
   121a0:	4213      	tst	r3, r2
   121a2:	d106      	bne.n	121b2 <__aeabi_ddiv+0x42e>
   121a4:	431a      	orrs	r2, r3
   121a6:	0312      	lsls	r2, r2, #12
   121a8:	0b12      	lsrs	r2, r2, #12
   121aa:	46ac      	mov	ip, r5
   121ac:	4688      	mov	r8, r1
   121ae:	4c8e      	ldr	r4, [pc, #568]	; (123e8 <__aeabi_ddiv+0x664>)
   121b0:	e6b6      	b.n	11f20 <__aeabi_ddiv+0x19c>
   121b2:	464b      	mov	r3, r9
   121b4:	431a      	orrs	r2, r3
   121b6:	0312      	lsls	r2, r2, #12
   121b8:	0b12      	lsrs	r2, r2, #12
   121ba:	46bc      	mov	ip, r7
   121bc:	4c8a      	ldr	r4, [pc, #552]	; (123e8 <__aeabi_ddiv+0x664>)
   121be:	e6af      	b.n	11f20 <__aeabi_ddiv+0x19c>
   121c0:	0003      	movs	r3, r0
   121c2:	465a      	mov	r2, fp
   121c4:	3b28      	subs	r3, #40	; 0x28
   121c6:	409a      	lsls	r2, r3
   121c8:	2300      	movs	r3, #0
   121ca:	4691      	mov	r9, r2
   121cc:	4698      	mov	r8, r3
   121ce:	e657      	b.n	11e80 <__aeabi_ddiv+0xfc>
   121d0:	4658      	mov	r0, fp
   121d2:	f000 ffe9 	bl	131a8 <__clzsi2>
   121d6:	3020      	adds	r0, #32
   121d8:	e640      	b.n	11e5c <__aeabi_ddiv+0xd8>
   121da:	0003      	movs	r3, r0
   121dc:	4652      	mov	r2, sl
   121de:	3b28      	subs	r3, #40	; 0x28
   121e0:	409a      	lsls	r2, r3
   121e2:	2100      	movs	r1, #0
   121e4:	4693      	mov	fp, r2
   121e6:	e677      	b.n	11ed8 <__aeabi_ddiv+0x154>
   121e8:	f000 ffde 	bl	131a8 <__clzsi2>
   121ec:	3020      	adds	r0, #32
   121ee:	e65f      	b.n	11eb0 <__aeabi_ddiv+0x12c>
   121f0:	4588      	cmp	r8, r1
   121f2:	d200      	bcs.n	121f6 <__aeabi_ddiv+0x472>
   121f4:	e6c7      	b.n	11f86 <__aeabi_ddiv+0x202>
   121f6:	464b      	mov	r3, r9
   121f8:	07de      	lsls	r6, r3, #31
   121fa:	085d      	lsrs	r5, r3, #1
   121fc:	4643      	mov	r3, r8
   121fe:	085b      	lsrs	r3, r3, #1
   12200:	431e      	orrs	r6, r3
   12202:	4643      	mov	r3, r8
   12204:	07db      	lsls	r3, r3, #31
   12206:	469a      	mov	sl, r3
   12208:	e6c2      	b.n	11f90 <__aeabi_ddiv+0x20c>
   1220a:	2500      	movs	r5, #0
   1220c:	4592      	cmp	sl, r2
   1220e:	d300      	bcc.n	12212 <__aeabi_ddiv+0x48e>
   12210:	e733      	b.n	1207a <__aeabi_ddiv+0x2f6>
   12212:	9e03      	ldr	r6, [sp, #12]
   12214:	4659      	mov	r1, fp
   12216:	46b4      	mov	ip, r6
   12218:	44e2      	add	sl, ip
   1221a:	45b2      	cmp	sl, r6
   1221c:	41ad      	sbcs	r5, r5
   1221e:	426d      	negs	r5, r5
   12220:	4445      	add	r5, r8
   12222:	18eb      	adds	r3, r5, r3
   12224:	3901      	subs	r1, #1
   12226:	4598      	cmp	r8, r3
   12228:	d207      	bcs.n	1223a <__aeabi_ddiv+0x4b6>
   1222a:	4298      	cmp	r0, r3
   1222c:	d900      	bls.n	12230 <__aeabi_ddiv+0x4ac>
   1222e:	e07f      	b.n	12330 <__aeabi_ddiv+0x5ac>
   12230:	d100      	bne.n	12234 <__aeabi_ddiv+0x4b0>
   12232:	e0bc      	b.n	123ae <__aeabi_ddiv+0x62a>
   12234:	1a1d      	subs	r5, r3, r0
   12236:	468b      	mov	fp, r1
   12238:	e71f      	b.n	1207a <__aeabi_ddiv+0x2f6>
   1223a:	4598      	cmp	r8, r3
   1223c:	d1fa      	bne.n	12234 <__aeabi_ddiv+0x4b0>
   1223e:	9d03      	ldr	r5, [sp, #12]
   12240:	4555      	cmp	r5, sl
   12242:	d9f2      	bls.n	1222a <__aeabi_ddiv+0x4a6>
   12244:	4643      	mov	r3, r8
   12246:	468b      	mov	fp, r1
   12248:	1a1d      	subs	r5, r3, r0
   1224a:	e716      	b.n	1207a <__aeabi_ddiv+0x2f6>
   1224c:	469b      	mov	fp, r3
   1224e:	e6ca      	b.n	11fe6 <__aeabi_ddiv+0x262>
   12250:	0015      	movs	r5, r2
   12252:	e6e7      	b.n	12024 <__aeabi_ddiv+0x2a0>
   12254:	465a      	mov	r2, fp
   12256:	08c9      	lsrs	r1, r1, #3
   12258:	0752      	lsls	r2, r2, #29
   1225a:	430a      	orrs	r2, r1
   1225c:	055b      	lsls	r3, r3, #21
   1225e:	4690      	mov	r8, r2
   12260:	0d5c      	lsrs	r4, r3, #21
   12262:	465a      	mov	r2, fp
   12264:	2301      	movs	r3, #1
   12266:	9902      	ldr	r1, [sp, #8]
   12268:	0252      	lsls	r2, r2, #9
   1226a:	4019      	ands	r1, r3
   1226c:	0b12      	lsrs	r2, r2, #12
   1226e:	468c      	mov	ip, r1
   12270:	e656      	b.n	11f20 <__aeabi_ddiv+0x19c>
   12272:	2b00      	cmp	r3, #0
   12274:	d100      	bne.n	12278 <__aeabi_ddiv+0x4f4>
   12276:	e76f      	b.n	12158 <__aeabi_ddiv+0x3d4>
   12278:	4446      	add	r6, r8
   1227a:	1e4a      	subs	r2, r1, #1
   1227c:	45b0      	cmp	r8, r6
   1227e:	d929      	bls.n	122d4 <__aeabi_ddiv+0x550>
   12280:	0011      	movs	r1, r2
   12282:	4286      	cmp	r6, r0
   12284:	d000      	beq.n	12288 <__aeabi_ddiv+0x504>
   12286:	e765      	b.n	12154 <__aeabi_ddiv+0x3d0>
   12288:	9a03      	ldr	r2, [sp, #12]
   1228a:	4293      	cmp	r3, r2
   1228c:	d000      	beq.n	12290 <__aeabi_ddiv+0x50c>
   1228e:	e761      	b.n	12154 <__aeabi_ddiv+0x3d0>
   12290:	e762      	b.n	12158 <__aeabi_ddiv+0x3d4>
   12292:	2101      	movs	r1, #1
   12294:	4249      	negs	r1, r1
   12296:	2001      	movs	r0, #1
   12298:	1ac2      	subs	r2, r0, r3
   1229a:	2a38      	cmp	r2, #56	; 0x38
   1229c:	dd21      	ble.n	122e2 <__aeabi_ddiv+0x55e>
   1229e:	9b02      	ldr	r3, [sp, #8]
   122a0:	4003      	ands	r3, r0
   122a2:	469c      	mov	ip, r3
   122a4:	e638      	b.n	11f18 <__aeabi_ddiv+0x194>
   122a6:	220f      	movs	r2, #15
   122a8:	400a      	ands	r2, r1
   122aa:	2a04      	cmp	r2, #4
   122ac:	d100      	bne.n	122b0 <__aeabi_ddiv+0x52c>
   122ae:	e75b      	b.n	12168 <__aeabi_ddiv+0x3e4>
   122b0:	000a      	movs	r2, r1
   122b2:	1d11      	adds	r1, r2, #4
   122b4:	4291      	cmp	r1, r2
   122b6:	4192      	sbcs	r2, r2
   122b8:	4252      	negs	r2, r2
   122ba:	4493      	add	fp, r2
   122bc:	e754      	b.n	12168 <__aeabi_ddiv+0x3e4>
   122be:	4b47      	ldr	r3, [pc, #284]	; (123dc <__aeabi_ddiv+0x658>)
   122c0:	18e3      	adds	r3, r4, r3
   122c2:	2b00      	cmp	r3, #0
   122c4:	dde5      	ble.n	12292 <__aeabi_ddiv+0x50e>
   122c6:	2201      	movs	r2, #1
   122c8:	4252      	negs	r2, r2
   122ca:	e7f2      	b.n	122b2 <__aeabi_ddiv+0x52e>
   122cc:	001d      	movs	r5, r3
   122ce:	e6fa      	b.n	120c6 <__aeabi_ddiv+0x342>
   122d0:	469a      	mov	sl, r3
   122d2:	e71c      	b.n	1210e <__aeabi_ddiv+0x38a>
   122d4:	42b0      	cmp	r0, r6
   122d6:	d839      	bhi.n	1234c <__aeabi_ddiv+0x5c8>
   122d8:	d06e      	beq.n	123b8 <__aeabi_ddiv+0x634>
   122da:	0011      	movs	r1, r2
   122dc:	e73a      	b.n	12154 <__aeabi_ddiv+0x3d0>
   122de:	9302      	str	r3, [sp, #8]
   122e0:	e73a      	b.n	12158 <__aeabi_ddiv+0x3d4>
   122e2:	2a1f      	cmp	r2, #31
   122e4:	dc3c      	bgt.n	12360 <__aeabi_ddiv+0x5dc>
   122e6:	2320      	movs	r3, #32
   122e8:	1a9b      	subs	r3, r3, r2
   122ea:	000c      	movs	r4, r1
   122ec:	4658      	mov	r0, fp
   122ee:	4099      	lsls	r1, r3
   122f0:	4098      	lsls	r0, r3
   122f2:	1e4b      	subs	r3, r1, #1
   122f4:	4199      	sbcs	r1, r3
   122f6:	465b      	mov	r3, fp
   122f8:	40d4      	lsrs	r4, r2
   122fa:	40d3      	lsrs	r3, r2
   122fc:	4320      	orrs	r0, r4
   122fe:	4308      	orrs	r0, r1
   12300:	001a      	movs	r2, r3
   12302:	0743      	lsls	r3, r0, #29
   12304:	d009      	beq.n	1231a <__aeabi_ddiv+0x596>
   12306:	230f      	movs	r3, #15
   12308:	4003      	ands	r3, r0
   1230a:	2b04      	cmp	r3, #4
   1230c:	d005      	beq.n	1231a <__aeabi_ddiv+0x596>
   1230e:	0001      	movs	r1, r0
   12310:	1d08      	adds	r0, r1, #4
   12312:	4288      	cmp	r0, r1
   12314:	419b      	sbcs	r3, r3
   12316:	425b      	negs	r3, r3
   12318:	18d2      	adds	r2, r2, r3
   1231a:	0213      	lsls	r3, r2, #8
   1231c:	d53a      	bpl.n	12394 <__aeabi_ddiv+0x610>
   1231e:	2301      	movs	r3, #1
   12320:	9a02      	ldr	r2, [sp, #8]
   12322:	2401      	movs	r4, #1
   12324:	401a      	ands	r2, r3
   12326:	2300      	movs	r3, #0
   12328:	4694      	mov	ip, r2
   1232a:	4698      	mov	r8, r3
   1232c:	2200      	movs	r2, #0
   1232e:	e5f7      	b.n	11f20 <__aeabi_ddiv+0x19c>
   12330:	2102      	movs	r1, #2
   12332:	4249      	negs	r1, r1
   12334:	468c      	mov	ip, r1
   12336:	9d03      	ldr	r5, [sp, #12]
   12338:	44e3      	add	fp, ip
   1233a:	46ac      	mov	ip, r5
   1233c:	44e2      	add	sl, ip
   1233e:	45aa      	cmp	sl, r5
   12340:	41ad      	sbcs	r5, r5
   12342:	426d      	negs	r5, r5
   12344:	4445      	add	r5, r8
   12346:	18ed      	adds	r5, r5, r3
   12348:	1a2d      	subs	r5, r5, r0
   1234a:	e696      	b.n	1207a <__aeabi_ddiv+0x2f6>
   1234c:	1e8a      	subs	r2, r1, #2
   1234e:	9903      	ldr	r1, [sp, #12]
   12350:	004d      	lsls	r5, r1, #1
   12352:	428d      	cmp	r5, r1
   12354:	4189      	sbcs	r1, r1
   12356:	4249      	negs	r1, r1
   12358:	4441      	add	r1, r8
   1235a:	1876      	adds	r6, r6, r1
   1235c:	9503      	str	r5, [sp, #12]
   1235e:	e78f      	b.n	12280 <__aeabi_ddiv+0x4fc>
   12360:	201f      	movs	r0, #31
   12362:	4240      	negs	r0, r0
   12364:	1ac3      	subs	r3, r0, r3
   12366:	4658      	mov	r0, fp
   12368:	40d8      	lsrs	r0, r3
   1236a:	0003      	movs	r3, r0
   1236c:	2a20      	cmp	r2, #32
   1236e:	d028      	beq.n	123c2 <__aeabi_ddiv+0x63e>
   12370:	2040      	movs	r0, #64	; 0x40
   12372:	465d      	mov	r5, fp
   12374:	1a82      	subs	r2, r0, r2
   12376:	4095      	lsls	r5, r2
   12378:	4329      	orrs	r1, r5
   1237a:	1e4a      	subs	r2, r1, #1
   1237c:	4191      	sbcs	r1, r2
   1237e:	4319      	orrs	r1, r3
   12380:	2307      	movs	r3, #7
   12382:	2200      	movs	r2, #0
   12384:	400b      	ands	r3, r1
   12386:	d009      	beq.n	1239c <__aeabi_ddiv+0x618>
   12388:	230f      	movs	r3, #15
   1238a:	2200      	movs	r2, #0
   1238c:	400b      	ands	r3, r1
   1238e:	0008      	movs	r0, r1
   12390:	2b04      	cmp	r3, #4
   12392:	d1bd      	bne.n	12310 <__aeabi_ddiv+0x58c>
   12394:	0001      	movs	r1, r0
   12396:	0753      	lsls	r3, r2, #29
   12398:	0252      	lsls	r2, r2, #9
   1239a:	0b12      	lsrs	r2, r2, #12
   1239c:	08c9      	lsrs	r1, r1, #3
   1239e:	4319      	orrs	r1, r3
   123a0:	2301      	movs	r3, #1
   123a2:	4688      	mov	r8, r1
   123a4:	9902      	ldr	r1, [sp, #8]
   123a6:	2400      	movs	r4, #0
   123a8:	4019      	ands	r1, r3
   123aa:	468c      	mov	ip, r1
   123ac:	e5b8      	b.n	11f20 <__aeabi_ddiv+0x19c>
   123ae:	4552      	cmp	r2, sl
   123b0:	d8be      	bhi.n	12330 <__aeabi_ddiv+0x5ac>
   123b2:	468b      	mov	fp, r1
   123b4:	2500      	movs	r5, #0
   123b6:	e660      	b.n	1207a <__aeabi_ddiv+0x2f6>
   123b8:	9d03      	ldr	r5, [sp, #12]
   123ba:	429d      	cmp	r5, r3
   123bc:	d3c6      	bcc.n	1234c <__aeabi_ddiv+0x5c8>
   123be:	0011      	movs	r1, r2
   123c0:	e762      	b.n	12288 <__aeabi_ddiv+0x504>
   123c2:	2500      	movs	r5, #0
   123c4:	e7d8      	b.n	12378 <__aeabi_ddiv+0x5f4>
   123c6:	2280      	movs	r2, #128	; 0x80
   123c8:	465b      	mov	r3, fp
   123ca:	0312      	lsls	r2, r2, #12
   123cc:	431a      	orrs	r2, r3
   123ce:	9b01      	ldr	r3, [sp, #4]
   123d0:	0312      	lsls	r2, r2, #12
   123d2:	0b12      	lsrs	r2, r2, #12
   123d4:	469c      	mov	ip, r3
   123d6:	4688      	mov	r8, r1
   123d8:	4c03      	ldr	r4, [pc, #12]	; (123e8 <__aeabi_ddiv+0x664>)
   123da:	e5a1      	b.n	11f20 <__aeabi_ddiv+0x19c>
   123dc:	000003ff 	.word	0x000003ff
   123e0:	feffffff 	.word	0xfeffffff
   123e4:	000007fe 	.word	0x000007fe
   123e8:	000007ff 	.word	0x000007ff

000123ec <__aeabi_dmul>:
   123ec:	b5f0      	push	{r4, r5, r6, r7, lr}
   123ee:	4657      	mov	r7, sl
   123f0:	4645      	mov	r5, r8
   123f2:	46de      	mov	lr, fp
   123f4:	464e      	mov	r6, r9
   123f6:	b5e0      	push	{r5, r6, r7, lr}
   123f8:	030c      	lsls	r4, r1, #12
   123fa:	4698      	mov	r8, r3
   123fc:	004e      	lsls	r6, r1, #1
   123fe:	0b23      	lsrs	r3, r4, #12
   12400:	b087      	sub	sp, #28
   12402:	0007      	movs	r7, r0
   12404:	4692      	mov	sl, r2
   12406:	469b      	mov	fp, r3
   12408:	0d76      	lsrs	r6, r6, #21
   1240a:	0fcd      	lsrs	r5, r1, #31
   1240c:	2e00      	cmp	r6, #0
   1240e:	d06b      	beq.n	124e8 <__aeabi_dmul+0xfc>
   12410:	4b6d      	ldr	r3, [pc, #436]	; (125c8 <__aeabi_dmul+0x1dc>)
   12412:	429e      	cmp	r6, r3
   12414:	d035      	beq.n	12482 <__aeabi_dmul+0x96>
   12416:	2480      	movs	r4, #128	; 0x80
   12418:	465b      	mov	r3, fp
   1241a:	0f42      	lsrs	r2, r0, #29
   1241c:	0424      	lsls	r4, r4, #16
   1241e:	00db      	lsls	r3, r3, #3
   12420:	4314      	orrs	r4, r2
   12422:	431c      	orrs	r4, r3
   12424:	00c3      	lsls	r3, r0, #3
   12426:	4699      	mov	r9, r3
   12428:	4b68      	ldr	r3, [pc, #416]	; (125cc <__aeabi_dmul+0x1e0>)
   1242a:	46a3      	mov	fp, r4
   1242c:	469c      	mov	ip, r3
   1242e:	2300      	movs	r3, #0
   12430:	2700      	movs	r7, #0
   12432:	4466      	add	r6, ip
   12434:	9302      	str	r3, [sp, #8]
   12436:	4643      	mov	r3, r8
   12438:	031c      	lsls	r4, r3, #12
   1243a:	005a      	lsls	r2, r3, #1
   1243c:	0fdb      	lsrs	r3, r3, #31
   1243e:	4650      	mov	r0, sl
   12440:	0b24      	lsrs	r4, r4, #12
   12442:	0d52      	lsrs	r2, r2, #21
   12444:	4698      	mov	r8, r3
   12446:	d100      	bne.n	1244a <__aeabi_dmul+0x5e>
   12448:	e076      	b.n	12538 <__aeabi_dmul+0x14c>
   1244a:	4b5f      	ldr	r3, [pc, #380]	; (125c8 <__aeabi_dmul+0x1dc>)
   1244c:	429a      	cmp	r2, r3
   1244e:	d06d      	beq.n	1252c <__aeabi_dmul+0x140>
   12450:	2380      	movs	r3, #128	; 0x80
   12452:	0f41      	lsrs	r1, r0, #29
   12454:	041b      	lsls	r3, r3, #16
   12456:	430b      	orrs	r3, r1
   12458:	495c      	ldr	r1, [pc, #368]	; (125cc <__aeabi_dmul+0x1e0>)
   1245a:	00e4      	lsls	r4, r4, #3
   1245c:	468c      	mov	ip, r1
   1245e:	431c      	orrs	r4, r3
   12460:	00c3      	lsls	r3, r0, #3
   12462:	2000      	movs	r0, #0
   12464:	4462      	add	r2, ip
   12466:	4641      	mov	r1, r8
   12468:	18b6      	adds	r6, r6, r2
   1246a:	4069      	eors	r1, r5
   1246c:	1c72      	adds	r2, r6, #1
   1246e:	9101      	str	r1, [sp, #4]
   12470:	4694      	mov	ip, r2
   12472:	4307      	orrs	r7, r0
   12474:	2f0f      	cmp	r7, #15
   12476:	d900      	bls.n	1247a <__aeabi_dmul+0x8e>
   12478:	e0b0      	b.n	125dc <__aeabi_dmul+0x1f0>
   1247a:	4a55      	ldr	r2, [pc, #340]	; (125d0 <__aeabi_dmul+0x1e4>)
   1247c:	00bf      	lsls	r7, r7, #2
   1247e:	59d2      	ldr	r2, [r2, r7]
   12480:	4697      	mov	pc, r2
   12482:	465b      	mov	r3, fp
   12484:	4303      	orrs	r3, r0
   12486:	4699      	mov	r9, r3
   12488:	d000      	beq.n	1248c <__aeabi_dmul+0xa0>
   1248a:	e087      	b.n	1259c <__aeabi_dmul+0x1b0>
   1248c:	2300      	movs	r3, #0
   1248e:	469b      	mov	fp, r3
   12490:	3302      	adds	r3, #2
   12492:	2708      	movs	r7, #8
   12494:	9302      	str	r3, [sp, #8]
   12496:	e7ce      	b.n	12436 <__aeabi_dmul+0x4a>
   12498:	4642      	mov	r2, r8
   1249a:	9201      	str	r2, [sp, #4]
   1249c:	2802      	cmp	r0, #2
   1249e:	d067      	beq.n	12570 <__aeabi_dmul+0x184>
   124a0:	2803      	cmp	r0, #3
   124a2:	d100      	bne.n	124a6 <__aeabi_dmul+0xba>
   124a4:	e20e      	b.n	128c4 <__aeabi_dmul+0x4d8>
   124a6:	2801      	cmp	r0, #1
   124a8:	d000      	beq.n	124ac <__aeabi_dmul+0xc0>
   124aa:	e162      	b.n	12772 <__aeabi_dmul+0x386>
   124ac:	2300      	movs	r3, #0
   124ae:	2400      	movs	r4, #0
   124b0:	2200      	movs	r2, #0
   124b2:	4699      	mov	r9, r3
   124b4:	9901      	ldr	r1, [sp, #4]
   124b6:	4001      	ands	r1, r0
   124b8:	b2cd      	uxtb	r5, r1
   124ba:	2100      	movs	r1, #0
   124bc:	0312      	lsls	r2, r2, #12
   124be:	0d0b      	lsrs	r3, r1, #20
   124c0:	0b12      	lsrs	r2, r2, #12
   124c2:	051b      	lsls	r3, r3, #20
   124c4:	4313      	orrs	r3, r2
   124c6:	4a43      	ldr	r2, [pc, #268]	; (125d4 <__aeabi_dmul+0x1e8>)
   124c8:	0524      	lsls	r4, r4, #20
   124ca:	4013      	ands	r3, r2
   124cc:	431c      	orrs	r4, r3
   124ce:	0064      	lsls	r4, r4, #1
   124d0:	07ed      	lsls	r5, r5, #31
   124d2:	0864      	lsrs	r4, r4, #1
   124d4:	432c      	orrs	r4, r5
   124d6:	4648      	mov	r0, r9
   124d8:	0021      	movs	r1, r4
   124da:	b007      	add	sp, #28
   124dc:	bc3c      	pop	{r2, r3, r4, r5}
   124de:	4690      	mov	r8, r2
   124e0:	4699      	mov	r9, r3
   124e2:	46a2      	mov	sl, r4
   124e4:	46ab      	mov	fp, r5
   124e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   124e8:	4303      	orrs	r3, r0
   124ea:	4699      	mov	r9, r3
   124ec:	d04f      	beq.n	1258e <__aeabi_dmul+0x1a2>
   124ee:	465b      	mov	r3, fp
   124f0:	2b00      	cmp	r3, #0
   124f2:	d100      	bne.n	124f6 <__aeabi_dmul+0x10a>
   124f4:	e189      	b.n	1280a <__aeabi_dmul+0x41e>
   124f6:	4658      	mov	r0, fp
   124f8:	f000 fe56 	bl	131a8 <__clzsi2>
   124fc:	0003      	movs	r3, r0
   124fe:	3b0b      	subs	r3, #11
   12500:	2b1c      	cmp	r3, #28
   12502:	dd00      	ble.n	12506 <__aeabi_dmul+0x11a>
   12504:	e17a      	b.n	127fc <__aeabi_dmul+0x410>
   12506:	221d      	movs	r2, #29
   12508:	1ad3      	subs	r3, r2, r3
   1250a:	003a      	movs	r2, r7
   1250c:	0001      	movs	r1, r0
   1250e:	465c      	mov	r4, fp
   12510:	40da      	lsrs	r2, r3
   12512:	3908      	subs	r1, #8
   12514:	408c      	lsls	r4, r1
   12516:	0013      	movs	r3, r2
   12518:	408f      	lsls	r7, r1
   1251a:	4323      	orrs	r3, r4
   1251c:	469b      	mov	fp, r3
   1251e:	46b9      	mov	r9, r7
   12520:	2300      	movs	r3, #0
   12522:	4e2d      	ldr	r6, [pc, #180]	; (125d8 <__aeabi_dmul+0x1ec>)
   12524:	2700      	movs	r7, #0
   12526:	1a36      	subs	r6, r6, r0
   12528:	9302      	str	r3, [sp, #8]
   1252a:	e784      	b.n	12436 <__aeabi_dmul+0x4a>
   1252c:	4653      	mov	r3, sl
   1252e:	4323      	orrs	r3, r4
   12530:	d12a      	bne.n	12588 <__aeabi_dmul+0x19c>
   12532:	2400      	movs	r4, #0
   12534:	2002      	movs	r0, #2
   12536:	e796      	b.n	12466 <__aeabi_dmul+0x7a>
   12538:	4653      	mov	r3, sl
   1253a:	4323      	orrs	r3, r4
   1253c:	d020      	beq.n	12580 <__aeabi_dmul+0x194>
   1253e:	2c00      	cmp	r4, #0
   12540:	d100      	bne.n	12544 <__aeabi_dmul+0x158>
   12542:	e157      	b.n	127f4 <__aeabi_dmul+0x408>
   12544:	0020      	movs	r0, r4
   12546:	f000 fe2f 	bl	131a8 <__clzsi2>
   1254a:	0003      	movs	r3, r0
   1254c:	3b0b      	subs	r3, #11
   1254e:	2b1c      	cmp	r3, #28
   12550:	dd00      	ble.n	12554 <__aeabi_dmul+0x168>
   12552:	e149      	b.n	127e8 <__aeabi_dmul+0x3fc>
   12554:	211d      	movs	r1, #29
   12556:	1acb      	subs	r3, r1, r3
   12558:	4651      	mov	r1, sl
   1255a:	0002      	movs	r2, r0
   1255c:	40d9      	lsrs	r1, r3
   1255e:	4653      	mov	r3, sl
   12560:	3a08      	subs	r2, #8
   12562:	4094      	lsls	r4, r2
   12564:	4093      	lsls	r3, r2
   12566:	430c      	orrs	r4, r1
   12568:	4a1b      	ldr	r2, [pc, #108]	; (125d8 <__aeabi_dmul+0x1ec>)
   1256a:	1a12      	subs	r2, r2, r0
   1256c:	2000      	movs	r0, #0
   1256e:	e77a      	b.n	12466 <__aeabi_dmul+0x7a>
   12570:	2501      	movs	r5, #1
   12572:	9b01      	ldr	r3, [sp, #4]
   12574:	4c14      	ldr	r4, [pc, #80]	; (125c8 <__aeabi_dmul+0x1dc>)
   12576:	401d      	ands	r5, r3
   12578:	2300      	movs	r3, #0
   1257a:	2200      	movs	r2, #0
   1257c:	4699      	mov	r9, r3
   1257e:	e79c      	b.n	124ba <__aeabi_dmul+0xce>
   12580:	2400      	movs	r4, #0
   12582:	2200      	movs	r2, #0
   12584:	2001      	movs	r0, #1
   12586:	e76e      	b.n	12466 <__aeabi_dmul+0x7a>
   12588:	4653      	mov	r3, sl
   1258a:	2003      	movs	r0, #3
   1258c:	e76b      	b.n	12466 <__aeabi_dmul+0x7a>
   1258e:	2300      	movs	r3, #0
   12590:	469b      	mov	fp, r3
   12592:	3301      	adds	r3, #1
   12594:	2704      	movs	r7, #4
   12596:	2600      	movs	r6, #0
   12598:	9302      	str	r3, [sp, #8]
   1259a:	e74c      	b.n	12436 <__aeabi_dmul+0x4a>
   1259c:	2303      	movs	r3, #3
   1259e:	4681      	mov	r9, r0
   125a0:	270c      	movs	r7, #12
   125a2:	9302      	str	r3, [sp, #8]
   125a4:	e747      	b.n	12436 <__aeabi_dmul+0x4a>
   125a6:	2280      	movs	r2, #128	; 0x80
   125a8:	2300      	movs	r3, #0
   125aa:	2500      	movs	r5, #0
   125ac:	0312      	lsls	r2, r2, #12
   125ae:	4699      	mov	r9, r3
   125b0:	4c05      	ldr	r4, [pc, #20]	; (125c8 <__aeabi_dmul+0x1dc>)
   125b2:	e782      	b.n	124ba <__aeabi_dmul+0xce>
   125b4:	465c      	mov	r4, fp
   125b6:	464b      	mov	r3, r9
   125b8:	9802      	ldr	r0, [sp, #8]
   125ba:	e76f      	b.n	1249c <__aeabi_dmul+0xb0>
   125bc:	465c      	mov	r4, fp
   125be:	464b      	mov	r3, r9
   125c0:	9501      	str	r5, [sp, #4]
   125c2:	9802      	ldr	r0, [sp, #8]
   125c4:	e76a      	b.n	1249c <__aeabi_dmul+0xb0>
   125c6:	46c0      	nop			; (mov r8, r8)
   125c8:	000007ff 	.word	0x000007ff
   125cc:	fffffc01 	.word	0xfffffc01
   125d0:	0001b0e8 	.word	0x0001b0e8
   125d4:	800fffff 	.word	0x800fffff
   125d8:	fffffc0d 	.word	0xfffffc0d
   125dc:	464a      	mov	r2, r9
   125de:	4649      	mov	r1, r9
   125e0:	0c17      	lsrs	r7, r2, #16
   125e2:	0c1a      	lsrs	r2, r3, #16
   125e4:	041b      	lsls	r3, r3, #16
   125e6:	0c1b      	lsrs	r3, r3, #16
   125e8:	0408      	lsls	r0, r1, #16
   125ea:	0019      	movs	r1, r3
   125ec:	0c00      	lsrs	r0, r0, #16
   125ee:	4341      	muls	r1, r0
   125f0:	0015      	movs	r5, r2
   125f2:	4688      	mov	r8, r1
   125f4:	0019      	movs	r1, r3
   125f6:	437d      	muls	r5, r7
   125f8:	4379      	muls	r1, r7
   125fa:	9503      	str	r5, [sp, #12]
   125fc:	4689      	mov	r9, r1
   125fe:	0029      	movs	r1, r5
   12600:	0015      	movs	r5, r2
   12602:	4345      	muls	r5, r0
   12604:	444d      	add	r5, r9
   12606:	9502      	str	r5, [sp, #8]
   12608:	4645      	mov	r5, r8
   1260a:	0c2d      	lsrs	r5, r5, #16
   1260c:	46aa      	mov	sl, r5
   1260e:	9d02      	ldr	r5, [sp, #8]
   12610:	4455      	add	r5, sl
   12612:	45a9      	cmp	r9, r5
   12614:	d906      	bls.n	12624 <__aeabi_dmul+0x238>
   12616:	468a      	mov	sl, r1
   12618:	2180      	movs	r1, #128	; 0x80
   1261a:	0249      	lsls	r1, r1, #9
   1261c:	4689      	mov	r9, r1
   1261e:	44ca      	add	sl, r9
   12620:	4651      	mov	r1, sl
   12622:	9103      	str	r1, [sp, #12]
   12624:	0c29      	lsrs	r1, r5, #16
   12626:	9104      	str	r1, [sp, #16]
   12628:	4641      	mov	r1, r8
   1262a:	0409      	lsls	r1, r1, #16
   1262c:	042d      	lsls	r5, r5, #16
   1262e:	0c09      	lsrs	r1, r1, #16
   12630:	4688      	mov	r8, r1
   12632:	0029      	movs	r1, r5
   12634:	0c25      	lsrs	r5, r4, #16
   12636:	0424      	lsls	r4, r4, #16
   12638:	4441      	add	r1, r8
   1263a:	0c24      	lsrs	r4, r4, #16
   1263c:	9105      	str	r1, [sp, #20]
   1263e:	0021      	movs	r1, r4
   12640:	4341      	muls	r1, r0
   12642:	4688      	mov	r8, r1
   12644:	0021      	movs	r1, r4
   12646:	4379      	muls	r1, r7
   12648:	468a      	mov	sl, r1
   1264a:	4368      	muls	r0, r5
   1264c:	4641      	mov	r1, r8
   1264e:	4450      	add	r0, sl
   12650:	4681      	mov	r9, r0
   12652:	0c08      	lsrs	r0, r1, #16
   12654:	4448      	add	r0, r9
   12656:	436f      	muls	r7, r5
   12658:	4582      	cmp	sl, r0
   1265a:	d903      	bls.n	12664 <__aeabi_dmul+0x278>
   1265c:	2180      	movs	r1, #128	; 0x80
   1265e:	0249      	lsls	r1, r1, #9
   12660:	4689      	mov	r9, r1
   12662:	444f      	add	r7, r9
   12664:	0c01      	lsrs	r1, r0, #16
   12666:	4689      	mov	r9, r1
   12668:	0039      	movs	r1, r7
   1266a:	4449      	add	r1, r9
   1266c:	9102      	str	r1, [sp, #8]
   1266e:	4641      	mov	r1, r8
   12670:	040f      	lsls	r7, r1, #16
   12672:	9904      	ldr	r1, [sp, #16]
   12674:	0c3f      	lsrs	r7, r7, #16
   12676:	4688      	mov	r8, r1
   12678:	0400      	lsls	r0, r0, #16
   1267a:	19c0      	adds	r0, r0, r7
   1267c:	4480      	add	r8, r0
   1267e:	4641      	mov	r1, r8
   12680:	9104      	str	r1, [sp, #16]
   12682:	4659      	mov	r1, fp
   12684:	0c0f      	lsrs	r7, r1, #16
   12686:	0409      	lsls	r1, r1, #16
   12688:	0c09      	lsrs	r1, r1, #16
   1268a:	4688      	mov	r8, r1
   1268c:	4359      	muls	r1, r3
   1268e:	468a      	mov	sl, r1
   12690:	0039      	movs	r1, r7
   12692:	4351      	muls	r1, r2
   12694:	4689      	mov	r9, r1
   12696:	4641      	mov	r1, r8
   12698:	434a      	muls	r2, r1
   1269a:	4651      	mov	r1, sl
   1269c:	0c09      	lsrs	r1, r1, #16
   1269e:	468b      	mov	fp, r1
   126a0:	437b      	muls	r3, r7
   126a2:	18d2      	adds	r2, r2, r3
   126a4:	445a      	add	r2, fp
   126a6:	4293      	cmp	r3, r2
   126a8:	d903      	bls.n	126b2 <__aeabi_dmul+0x2c6>
   126aa:	2380      	movs	r3, #128	; 0x80
   126ac:	025b      	lsls	r3, r3, #9
   126ae:	469b      	mov	fp, r3
   126b0:	44d9      	add	r9, fp
   126b2:	4651      	mov	r1, sl
   126b4:	0409      	lsls	r1, r1, #16
   126b6:	0c09      	lsrs	r1, r1, #16
   126b8:	468a      	mov	sl, r1
   126ba:	4641      	mov	r1, r8
   126bc:	4361      	muls	r1, r4
   126be:	437c      	muls	r4, r7
   126c0:	0c13      	lsrs	r3, r2, #16
   126c2:	0412      	lsls	r2, r2, #16
   126c4:	444b      	add	r3, r9
   126c6:	4452      	add	r2, sl
   126c8:	46a1      	mov	r9, r4
   126ca:	468a      	mov	sl, r1
   126cc:	003c      	movs	r4, r7
   126ce:	4641      	mov	r1, r8
   126d0:	436c      	muls	r4, r5
   126d2:	434d      	muls	r5, r1
   126d4:	4651      	mov	r1, sl
   126d6:	444d      	add	r5, r9
   126d8:	0c0f      	lsrs	r7, r1, #16
   126da:	197d      	adds	r5, r7, r5
   126dc:	45a9      	cmp	r9, r5
   126de:	d903      	bls.n	126e8 <__aeabi_dmul+0x2fc>
   126e0:	2180      	movs	r1, #128	; 0x80
   126e2:	0249      	lsls	r1, r1, #9
   126e4:	4688      	mov	r8, r1
   126e6:	4444      	add	r4, r8
   126e8:	9f04      	ldr	r7, [sp, #16]
   126ea:	9903      	ldr	r1, [sp, #12]
   126ec:	46b8      	mov	r8, r7
   126ee:	4441      	add	r1, r8
   126f0:	468b      	mov	fp, r1
   126f2:	4583      	cmp	fp, r0
   126f4:	4180      	sbcs	r0, r0
   126f6:	4241      	negs	r1, r0
   126f8:	4688      	mov	r8, r1
   126fa:	4651      	mov	r1, sl
   126fc:	0408      	lsls	r0, r1, #16
   126fe:	042f      	lsls	r7, r5, #16
   12700:	0c00      	lsrs	r0, r0, #16
   12702:	183f      	adds	r7, r7, r0
   12704:	4658      	mov	r0, fp
   12706:	9902      	ldr	r1, [sp, #8]
   12708:	1810      	adds	r0, r2, r0
   1270a:	4689      	mov	r9, r1
   1270c:	4290      	cmp	r0, r2
   1270e:	4192      	sbcs	r2, r2
   12710:	444f      	add	r7, r9
   12712:	46ba      	mov	sl, r7
   12714:	4252      	negs	r2, r2
   12716:	4699      	mov	r9, r3
   12718:	4693      	mov	fp, r2
   1271a:	44c2      	add	sl, r8
   1271c:	44d1      	add	r9, sl
   1271e:	44cb      	add	fp, r9
   12720:	428f      	cmp	r7, r1
   12722:	41bf      	sbcs	r7, r7
   12724:	45c2      	cmp	sl, r8
   12726:	4189      	sbcs	r1, r1
   12728:	4599      	cmp	r9, r3
   1272a:	419b      	sbcs	r3, r3
   1272c:	4593      	cmp	fp, r2
   1272e:	4192      	sbcs	r2, r2
   12730:	427f      	negs	r7, r7
   12732:	4249      	negs	r1, r1
   12734:	0c2d      	lsrs	r5, r5, #16
   12736:	4252      	negs	r2, r2
   12738:	430f      	orrs	r7, r1
   1273a:	425b      	negs	r3, r3
   1273c:	4313      	orrs	r3, r2
   1273e:	197f      	adds	r7, r7, r5
   12740:	18ff      	adds	r7, r7, r3
   12742:	465b      	mov	r3, fp
   12744:	193c      	adds	r4, r7, r4
   12746:	0ddb      	lsrs	r3, r3, #23
   12748:	9a05      	ldr	r2, [sp, #20]
   1274a:	0264      	lsls	r4, r4, #9
   1274c:	431c      	orrs	r4, r3
   1274e:	0243      	lsls	r3, r0, #9
   12750:	4313      	orrs	r3, r2
   12752:	1e5d      	subs	r5, r3, #1
   12754:	41ab      	sbcs	r3, r5
   12756:	465a      	mov	r2, fp
   12758:	0dc0      	lsrs	r0, r0, #23
   1275a:	4303      	orrs	r3, r0
   1275c:	0252      	lsls	r2, r2, #9
   1275e:	4313      	orrs	r3, r2
   12760:	01e2      	lsls	r2, r4, #7
   12762:	d556      	bpl.n	12812 <__aeabi_dmul+0x426>
   12764:	2001      	movs	r0, #1
   12766:	085a      	lsrs	r2, r3, #1
   12768:	4003      	ands	r3, r0
   1276a:	4313      	orrs	r3, r2
   1276c:	07e2      	lsls	r2, r4, #31
   1276e:	4313      	orrs	r3, r2
   12770:	0864      	lsrs	r4, r4, #1
   12772:	485a      	ldr	r0, [pc, #360]	; (128dc <__aeabi_dmul+0x4f0>)
   12774:	4460      	add	r0, ip
   12776:	2800      	cmp	r0, #0
   12778:	dd4d      	ble.n	12816 <__aeabi_dmul+0x42a>
   1277a:	075a      	lsls	r2, r3, #29
   1277c:	d009      	beq.n	12792 <__aeabi_dmul+0x3a6>
   1277e:	220f      	movs	r2, #15
   12780:	401a      	ands	r2, r3
   12782:	2a04      	cmp	r2, #4
   12784:	d005      	beq.n	12792 <__aeabi_dmul+0x3a6>
   12786:	1d1a      	adds	r2, r3, #4
   12788:	429a      	cmp	r2, r3
   1278a:	419b      	sbcs	r3, r3
   1278c:	425b      	negs	r3, r3
   1278e:	18e4      	adds	r4, r4, r3
   12790:	0013      	movs	r3, r2
   12792:	01e2      	lsls	r2, r4, #7
   12794:	d504      	bpl.n	127a0 <__aeabi_dmul+0x3b4>
   12796:	2080      	movs	r0, #128	; 0x80
   12798:	4a51      	ldr	r2, [pc, #324]	; (128e0 <__aeabi_dmul+0x4f4>)
   1279a:	00c0      	lsls	r0, r0, #3
   1279c:	4014      	ands	r4, r2
   1279e:	4460      	add	r0, ip
   127a0:	4a50      	ldr	r2, [pc, #320]	; (128e4 <__aeabi_dmul+0x4f8>)
   127a2:	4290      	cmp	r0, r2
   127a4:	dd00      	ble.n	127a8 <__aeabi_dmul+0x3bc>
   127a6:	e6e3      	b.n	12570 <__aeabi_dmul+0x184>
   127a8:	2501      	movs	r5, #1
   127aa:	08db      	lsrs	r3, r3, #3
   127ac:	0762      	lsls	r2, r4, #29
   127ae:	431a      	orrs	r2, r3
   127b0:	0264      	lsls	r4, r4, #9
   127b2:	9b01      	ldr	r3, [sp, #4]
   127b4:	4691      	mov	r9, r2
   127b6:	0b22      	lsrs	r2, r4, #12
   127b8:	0544      	lsls	r4, r0, #21
   127ba:	0d64      	lsrs	r4, r4, #21
   127bc:	401d      	ands	r5, r3
   127be:	e67c      	b.n	124ba <__aeabi_dmul+0xce>
   127c0:	2280      	movs	r2, #128	; 0x80
   127c2:	4659      	mov	r1, fp
   127c4:	0312      	lsls	r2, r2, #12
   127c6:	4211      	tst	r1, r2
   127c8:	d008      	beq.n	127dc <__aeabi_dmul+0x3f0>
   127ca:	4214      	tst	r4, r2
   127cc:	d106      	bne.n	127dc <__aeabi_dmul+0x3f0>
   127ce:	4322      	orrs	r2, r4
   127d0:	0312      	lsls	r2, r2, #12
   127d2:	0b12      	lsrs	r2, r2, #12
   127d4:	4645      	mov	r5, r8
   127d6:	4699      	mov	r9, r3
   127d8:	4c43      	ldr	r4, [pc, #268]	; (128e8 <__aeabi_dmul+0x4fc>)
   127da:	e66e      	b.n	124ba <__aeabi_dmul+0xce>
   127dc:	465b      	mov	r3, fp
   127de:	431a      	orrs	r2, r3
   127e0:	0312      	lsls	r2, r2, #12
   127e2:	0b12      	lsrs	r2, r2, #12
   127e4:	4c40      	ldr	r4, [pc, #256]	; (128e8 <__aeabi_dmul+0x4fc>)
   127e6:	e668      	b.n	124ba <__aeabi_dmul+0xce>
   127e8:	0003      	movs	r3, r0
   127ea:	4654      	mov	r4, sl
   127ec:	3b28      	subs	r3, #40	; 0x28
   127ee:	409c      	lsls	r4, r3
   127f0:	2300      	movs	r3, #0
   127f2:	e6b9      	b.n	12568 <__aeabi_dmul+0x17c>
   127f4:	f000 fcd8 	bl	131a8 <__clzsi2>
   127f8:	3020      	adds	r0, #32
   127fa:	e6a6      	b.n	1254a <__aeabi_dmul+0x15e>
   127fc:	0003      	movs	r3, r0
   127fe:	3b28      	subs	r3, #40	; 0x28
   12800:	409f      	lsls	r7, r3
   12802:	2300      	movs	r3, #0
   12804:	46bb      	mov	fp, r7
   12806:	4699      	mov	r9, r3
   12808:	e68a      	b.n	12520 <__aeabi_dmul+0x134>
   1280a:	f000 fccd 	bl	131a8 <__clzsi2>
   1280e:	3020      	adds	r0, #32
   12810:	e674      	b.n	124fc <__aeabi_dmul+0x110>
   12812:	46b4      	mov	ip, r6
   12814:	e7ad      	b.n	12772 <__aeabi_dmul+0x386>
   12816:	2501      	movs	r5, #1
   12818:	1a2a      	subs	r2, r5, r0
   1281a:	2a38      	cmp	r2, #56	; 0x38
   1281c:	dd06      	ble.n	1282c <__aeabi_dmul+0x440>
   1281e:	9b01      	ldr	r3, [sp, #4]
   12820:	2400      	movs	r4, #0
   12822:	401d      	ands	r5, r3
   12824:	2300      	movs	r3, #0
   12826:	2200      	movs	r2, #0
   12828:	4699      	mov	r9, r3
   1282a:	e646      	b.n	124ba <__aeabi_dmul+0xce>
   1282c:	2a1f      	cmp	r2, #31
   1282e:	dc21      	bgt.n	12874 <__aeabi_dmul+0x488>
   12830:	2520      	movs	r5, #32
   12832:	0020      	movs	r0, r4
   12834:	1aad      	subs	r5, r5, r2
   12836:	001e      	movs	r6, r3
   12838:	40ab      	lsls	r3, r5
   1283a:	40a8      	lsls	r0, r5
   1283c:	40d6      	lsrs	r6, r2
   1283e:	1e5d      	subs	r5, r3, #1
   12840:	41ab      	sbcs	r3, r5
   12842:	4330      	orrs	r0, r6
   12844:	4318      	orrs	r0, r3
   12846:	40d4      	lsrs	r4, r2
   12848:	0743      	lsls	r3, r0, #29
   1284a:	d009      	beq.n	12860 <__aeabi_dmul+0x474>
   1284c:	230f      	movs	r3, #15
   1284e:	4003      	ands	r3, r0
   12850:	2b04      	cmp	r3, #4
   12852:	d005      	beq.n	12860 <__aeabi_dmul+0x474>
   12854:	0003      	movs	r3, r0
   12856:	1d18      	adds	r0, r3, #4
   12858:	4298      	cmp	r0, r3
   1285a:	419b      	sbcs	r3, r3
   1285c:	425b      	negs	r3, r3
   1285e:	18e4      	adds	r4, r4, r3
   12860:	0223      	lsls	r3, r4, #8
   12862:	d521      	bpl.n	128a8 <__aeabi_dmul+0x4bc>
   12864:	2501      	movs	r5, #1
   12866:	9b01      	ldr	r3, [sp, #4]
   12868:	2401      	movs	r4, #1
   1286a:	401d      	ands	r5, r3
   1286c:	2300      	movs	r3, #0
   1286e:	2200      	movs	r2, #0
   12870:	4699      	mov	r9, r3
   12872:	e622      	b.n	124ba <__aeabi_dmul+0xce>
   12874:	251f      	movs	r5, #31
   12876:	0021      	movs	r1, r4
   12878:	426d      	negs	r5, r5
   1287a:	1a28      	subs	r0, r5, r0
   1287c:	40c1      	lsrs	r1, r0
   1287e:	0008      	movs	r0, r1
   12880:	2a20      	cmp	r2, #32
   12882:	d01d      	beq.n	128c0 <__aeabi_dmul+0x4d4>
   12884:	355f      	adds	r5, #95	; 0x5f
   12886:	1aaa      	subs	r2, r5, r2
   12888:	4094      	lsls	r4, r2
   1288a:	4323      	orrs	r3, r4
   1288c:	1e5c      	subs	r4, r3, #1
   1288e:	41a3      	sbcs	r3, r4
   12890:	2507      	movs	r5, #7
   12892:	4303      	orrs	r3, r0
   12894:	401d      	ands	r5, r3
   12896:	2200      	movs	r2, #0
   12898:	2d00      	cmp	r5, #0
   1289a:	d009      	beq.n	128b0 <__aeabi_dmul+0x4c4>
   1289c:	220f      	movs	r2, #15
   1289e:	2400      	movs	r4, #0
   128a0:	401a      	ands	r2, r3
   128a2:	0018      	movs	r0, r3
   128a4:	2a04      	cmp	r2, #4
   128a6:	d1d6      	bne.n	12856 <__aeabi_dmul+0x46a>
   128a8:	0003      	movs	r3, r0
   128aa:	0765      	lsls	r5, r4, #29
   128ac:	0264      	lsls	r4, r4, #9
   128ae:	0b22      	lsrs	r2, r4, #12
   128b0:	08db      	lsrs	r3, r3, #3
   128b2:	432b      	orrs	r3, r5
   128b4:	2501      	movs	r5, #1
   128b6:	4699      	mov	r9, r3
   128b8:	9b01      	ldr	r3, [sp, #4]
   128ba:	2400      	movs	r4, #0
   128bc:	401d      	ands	r5, r3
   128be:	e5fc      	b.n	124ba <__aeabi_dmul+0xce>
   128c0:	2400      	movs	r4, #0
   128c2:	e7e2      	b.n	1288a <__aeabi_dmul+0x49e>
   128c4:	2280      	movs	r2, #128	; 0x80
   128c6:	2501      	movs	r5, #1
   128c8:	0312      	lsls	r2, r2, #12
   128ca:	4322      	orrs	r2, r4
   128cc:	9901      	ldr	r1, [sp, #4]
   128ce:	0312      	lsls	r2, r2, #12
   128d0:	0b12      	lsrs	r2, r2, #12
   128d2:	400d      	ands	r5, r1
   128d4:	4699      	mov	r9, r3
   128d6:	4c04      	ldr	r4, [pc, #16]	; (128e8 <__aeabi_dmul+0x4fc>)
   128d8:	e5ef      	b.n	124ba <__aeabi_dmul+0xce>
   128da:	46c0      	nop			; (mov r8, r8)
   128dc:	000003ff 	.word	0x000003ff
   128e0:	feffffff 	.word	0xfeffffff
   128e4:	000007fe 	.word	0x000007fe
   128e8:	000007ff 	.word	0x000007ff

000128ec <__aeabi_dsub>:
   128ec:	b5f0      	push	{r4, r5, r6, r7, lr}
   128ee:	4646      	mov	r6, r8
   128f0:	46d6      	mov	lr, sl
   128f2:	464f      	mov	r7, r9
   128f4:	030c      	lsls	r4, r1, #12
   128f6:	b5c0      	push	{r6, r7, lr}
   128f8:	0fcd      	lsrs	r5, r1, #31
   128fa:	004e      	lsls	r6, r1, #1
   128fc:	0a61      	lsrs	r1, r4, #9
   128fe:	0f44      	lsrs	r4, r0, #29
   12900:	430c      	orrs	r4, r1
   12902:	00c1      	lsls	r1, r0, #3
   12904:	0058      	lsls	r0, r3, #1
   12906:	0d40      	lsrs	r0, r0, #21
   12908:	4684      	mov	ip, r0
   1290a:	468a      	mov	sl, r1
   1290c:	000f      	movs	r7, r1
   1290e:	0319      	lsls	r1, r3, #12
   12910:	0f50      	lsrs	r0, r2, #29
   12912:	0a49      	lsrs	r1, r1, #9
   12914:	4301      	orrs	r1, r0
   12916:	48c6      	ldr	r0, [pc, #792]	; (12c30 <__aeabi_dsub+0x344>)
   12918:	0d76      	lsrs	r6, r6, #21
   1291a:	46a8      	mov	r8, r5
   1291c:	0fdb      	lsrs	r3, r3, #31
   1291e:	00d2      	lsls	r2, r2, #3
   12920:	4584      	cmp	ip, r0
   12922:	d100      	bne.n	12926 <__aeabi_dsub+0x3a>
   12924:	e0d8      	b.n	12ad8 <__aeabi_dsub+0x1ec>
   12926:	2001      	movs	r0, #1
   12928:	4043      	eors	r3, r0
   1292a:	42ab      	cmp	r3, r5
   1292c:	d100      	bne.n	12930 <__aeabi_dsub+0x44>
   1292e:	e0a6      	b.n	12a7e <__aeabi_dsub+0x192>
   12930:	4660      	mov	r0, ip
   12932:	1a35      	subs	r5, r6, r0
   12934:	2d00      	cmp	r5, #0
   12936:	dc00      	bgt.n	1293a <__aeabi_dsub+0x4e>
   12938:	e105      	b.n	12b46 <__aeabi_dsub+0x25a>
   1293a:	2800      	cmp	r0, #0
   1293c:	d110      	bne.n	12960 <__aeabi_dsub+0x74>
   1293e:	000b      	movs	r3, r1
   12940:	4313      	orrs	r3, r2
   12942:	d100      	bne.n	12946 <__aeabi_dsub+0x5a>
   12944:	e0d7      	b.n	12af6 <__aeabi_dsub+0x20a>
   12946:	1e6b      	subs	r3, r5, #1
   12948:	2b00      	cmp	r3, #0
   1294a:	d000      	beq.n	1294e <__aeabi_dsub+0x62>
   1294c:	e14b      	b.n	12be6 <__aeabi_dsub+0x2fa>
   1294e:	4653      	mov	r3, sl
   12950:	1a9f      	subs	r7, r3, r2
   12952:	45ba      	cmp	sl, r7
   12954:	4180      	sbcs	r0, r0
   12956:	1a64      	subs	r4, r4, r1
   12958:	4240      	negs	r0, r0
   1295a:	1a24      	subs	r4, r4, r0
   1295c:	2601      	movs	r6, #1
   1295e:	e01e      	b.n	1299e <__aeabi_dsub+0xb2>
   12960:	4bb3      	ldr	r3, [pc, #716]	; (12c30 <__aeabi_dsub+0x344>)
   12962:	429e      	cmp	r6, r3
   12964:	d048      	beq.n	129f8 <__aeabi_dsub+0x10c>
   12966:	2380      	movs	r3, #128	; 0x80
   12968:	041b      	lsls	r3, r3, #16
   1296a:	4319      	orrs	r1, r3
   1296c:	2d38      	cmp	r5, #56	; 0x38
   1296e:	dd00      	ble.n	12972 <__aeabi_dsub+0x86>
   12970:	e119      	b.n	12ba6 <__aeabi_dsub+0x2ba>
   12972:	2d1f      	cmp	r5, #31
   12974:	dd00      	ble.n	12978 <__aeabi_dsub+0x8c>
   12976:	e14c      	b.n	12c12 <__aeabi_dsub+0x326>
   12978:	2320      	movs	r3, #32
   1297a:	000f      	movs	r7, r1
   1297c:	1b5b      	subs	r3, r3, r5
   1297e:	0010      	movs	r0, r2
   12980:	409a      	lsls	r2, r3
   12982:	409f      	lsls	r7, r3
   12984:	40e8      	lsrs	r0, r5
   12986:	1e53      	subs	r3, r2, #1
   12988:	419a      	sbcs	r2, r3
   1298a:	40e9      	lsrs	r1, r5
   1298c:	4307      	orrs	r7, r0
   1298e:	4317      	orrs	r7, r2
   12990:	4653      	mov	r3, sl
   12992:	1bdf      	subs	r7, r3, r7
   12994:	1a61      	subs	r1, r4, r1
   12996:	45ba      	cmp	sl, r7
   12998:	41a4      	sbcs	r4, r4
   1299a:	4264      	negs	r4, r4
   1299c:	1b0c      	subs	r4, r1, r4
   1299e:	0223      	lsls	r3, r4, #8
   129a0:	d400      	bmi.n	129a4 <__aeabi_dsub+0xb8>
   129a2:	e0c5      	b.n	12b30 <__aeabi_dsub+0x244>
   129a4:	0264      	lsls	r4, r4, #9
   129a6:	0a65      	lsrs	r5, r4, #9
   129a8:	2d00      	cmp	r5, #0
   129aa:	d100      	bne.n	129ae <__aeabi_dsub+0xc2>
   129ac:	e0f6      	b.n	12b9c <__aeabi_dsub+0x2b0>
   129ae:	0028      	movs	r0, r5
   129b0:	f000 fbfa 	bl	131a8 <__clzsi2>
   129b4:	0003      	movs	r3, r0
   129b6:	3b08      	subs	r3, #8
   129b8:	2b1f      	cmp	r3, #31
   129ba:	dd00      	ble.n	129be <__aeabi_dsub+0xd2>
   129bc:	e0e9      	b.n	12b92 <__aeabi_dsub+0x2a6>
   129be:	2220      	movs	r2, #32
   129c0:	003c      	movs	r4, r7
   129c2:	1ad2      	subs	r2, r2, r3
   129c4:	409d      	lsls	r5, r3
   129c6:	40d4      	lsrs	r4, r2
   129c8:	409f      	lsls	r7, r3
   129ca:	4325      	orrs	r5, r4
   129cc:	429e      	cmp	r6, r3
   129ce:	dd00      	ble.n	129d2 <__aeabi_dsub+0xe6>
   129d0:	e0db      	b.n	12b8a <__aeabi_dsub+0x29e>
   129d2:	1b9e      	subs	r6, r3, r6
   129d4:	1c73      	adds	r3, r6, #1
   129d6:	2b1f      	cmp	r3, #31
   129d8:	dd00      	ble.n	129dc <__aeabi_dsub+0xf0>
   129da:	e10a      	b.n	12bf2 <__aeabi_dsub+0x306>
   129dc:	2220      	movs	r2, #32
   129de:	0038      	movs	r0, r7
   129e0:	1ad2      	subs	r2, r2, r3
   129e2:	0029      	movs	r1, r5
   129e4:	4097      	lsls	r7, r2
   129e6:	002c      	movs	r4, r5
   129e8:	4091      	lsls	r1, r2
   129ea:	40d8      	lsrs	r0, r3
   129ec:	1e7a      	subs	r2, r7, #1
   129ee:	4197      	sbcs	r7, r2
   129f0:	40dc      	lsrs	r4, r3
   129f2:	2600      	movs	r6, #0
   129f4:	4301      	orrs	r1, r0
   129f6:	430f      	orrs	r7, r1
   129f8:	077b      	lsls	r3, r7, #29
   129fa:	d009      	beq.n	12a10 <__aeabi_dsub+0x124>
   129fc:	230f      	movs	r3, #15
   129fe:	403b      	ands	r3, r7
   12a00:	2b04      	cmp	r3, #4
   12a02:	d005      	beq.n	12a10 <__aeabi_dsub+0x124>
   12a04:	1d3b      	adds	r3, r7, #4
   12a06:	42bb      	cmp	r3, r7
   12a08:	41bf      	sbcs	r7, r7
   12a0a:	427f      	negs	r7, r7
   12a0c:	19e4      	adds	r4, r4, r7
   12a0e:	001f      	movs	r7, r3
   12a10:	0223      	lsls	r3, r4, #8
   12a12:	d525      	bpl.n	12a60 <__aeabi_dsub+0x174>
   12a14:	4b86      	ldr	r3, [pc, #536]	; (12c30 <__aeabi_dsub+0x344>)
   12a16:	3601      	adds	r6, #1
   12a18:	429e      	cmp	r6, r3
   12a1a:	d100      	bne.n	12a1e <__aeabi_dsub+0x132>
   12a1c:	e0af      	b.n	12b7e <__aeabi_dsub+0x292>
   12a1e:	4b85      	ldr	r3, [pc, #532]	; (12c34 <__aeabi_dsub+0x348>)
   12a20:	2501      	movs	r5, #1
   12a22:	401c      	ands	r4, r3
   12a24:	4643      	mov	r3, r8
   12a26:	0762      	lsls	r2, r4, #29
   12a28:	08ff      	lsrs	r7, r7, #3
   12a2a:	0264      	lsls	r4, r4, #9
   12a2c:	0576      	lsls	r6, r6, #21
   12a2e:	4317      	orrs	r7, r2
   12a30:	0b24      	lsrs	r4, r4, #12
   12a32:	0d76      	lsrs	r6, r6, #21
   12a34:	401d      	ands	r5, r3
   12a36:	2100      	movs	r1, #0
   12a38:	0324      	lsls	r4, r4, #12
   12a3a:	0b23      	lsrs	r3, r4, #12
   12a3c:	0d0c      	lsrs	r4, r1, #20
   12a3e:	4a7e      	ldr	r2, [pc, #504]	; (12c38 <__aeabi_dsub+0x34c>)
   12a40:	0524      	lsls	r4, r4, #20
   12a42:	431c      	orrs	r4, r3
   12a44:	4014      	ands	r4, r2
   12a46:	0533      	lsls	r3, r6, #20
   12a48:	4323      	orrs	r3, r4
   12a4a:	005b      	lsls	r3, r3, #1
   12a4c:	07ed      	lsls	r5, r5, #31
   12a4e:	085b      	lsrs	r3, r3, #1
   12a50:	432b      	orrs	r3, r5
   12a52:	0038      	movs	r0, r7
   12a54:	0019      	movs	r1, r3
   12a56:	bc1c      	pop	{r2, r3, r4}
   12a58:	4690      	mov	r8, r2
   12a5a:	4699      	mov	r9, r3
   12a5c:	46a2      	mov	sl, r4
   12a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12a60:	2501      	movs	r5, #1
   12a62:	4643      	mov	r3, r8
   12a64:	0762      	lsls	r2, r4, #29
   12a66:	08ff      	lsrs	r7, r7, #3
   12a68:	4317      	orrs	r7, r2
   12a6a:	08e4      	lsrs	r4, r4, #3
   12a6c:	401d      	ands	r5, r3
   12a6e:	4b70      	ldr	r3, [pc, #448]	; (12c30 <__aeabi_dsub+0x344>)
   12a70:	429e      	cmp	r6, r3
   12a72:	d036      	beq.n	12ae2 <__aeabi_dsub+0x1f6>
   12a74:	0324      	lsls	r4, r4, #12
   12a76:	0576      	lsls	r6, r6, #21
   12a78:	0b24      	lsrs	r4, r4, #12
   12a7a:	0d76      	lsrs	r6, r6, #21
   12a7c:	e7db      	b.n	12a36 <__aeabi_dsub+0x14a>
   12a7e:	4663      	mov	r3, ip
   12a80:	1af3      	subs	r3, r6, r3
   12a82:	2b00      	cmp	r3, #0
   12a84:	dc00      	bgt.n	12a88 <__aeabi_dsub+0x19c>
   12a86:	e094      	b.n	12bb2 <__aeabi_dsub+0x2c6>
   12a88:	4660      	mov	r0, ip
   12a8a:	2800      	cmp	r0, #0
   12a8c:	d035      	beq.n	12afa <__aeabi_dsub+0x20e>
   12a8e:	4868      	ldr	r0, [pc, #416]	; (12c30 <__aeabi_dsub+0x344>)
   12a90:	4286      	cmp	r6, r0
   12a92:	d0b1      	beq.n	129f8 <__aeabi_dsub+0x10c>
   12a94:	2780      	movs	r7, #128	; 0x80
   12a96:	043f      	lsls	r7, r7, #16
   12a98:	4339      	orrs	r1, r7
   12a9a:	2b38      	cmp	r3, #56	; 0x38
   12a9c:	dc00      	bgt.n	12aa0 <__aeabi_dsub+0x1b4>
   12a9e:	e0fd      	b.n	12c9c <__aeabi_dsub+0x3b0>
   12aa0:	430a      	orrs	r2, r1
   12aa2:	0017      	movs	r7, r2
   12aa4:	2100      	movs	r1, #0
   12aa6:	1e7a      	subs	r2, r7, #1
   12aa8:	4197      	sbcs	r7, r2
   12aaa:	4457      	add	r7, sl
   12aac:	4557      	cmp	r7, sl
   12aae:	4180      	sbcs	r0, r0
   12ab0:	1909      	adds	r1, r1, r4
   12ab2:	4244      	negs	r4, r0
   12ab4:	190c      	adds	r4, r1, r4
   12ab6:	0223      	lsls	r3, r4, #8
   12ab8:	d53a      	bpl.n	12b30 <__aeabi_dsub+0x244>
   12aba:	4b5d      	ldr	r3, [pc, #372]	; (12c30 <__aeabi_dsub+0x344>)
   12abc:	3601      	adds	r6, #1
   12abe:	429e      	cmp	r6, r3
   12ac0:	d100      	bne.n	12ac4 <__aeabi_dsub+0x1d8>
   12ac2:	e14b      	b.n	12d5c <__aeabi_dsub+0x470>
   12ac4:	2201      	movs	r2, #1
   12ac6:	4b5b      	ldr	r3, [pc, #364]	; (12c34 <__aeabi_dsub+0x348>)
   12ac8:	401c      	ands	r4, r3
   12aca:	087b      	lsrs	r3, r7, #1
   12acc:	4017      	ands	r7, r2
   12ace:	431f      	orrs	r7, r3
   12ad0:	07e2      	lsls	r2, r4, #31
   12ad2:	4317      	orrs	r7, r2
   12ad4:	0864      	lsrs	r4, r4, #1
   12ad6:	e78f      	b.n	129f8 <__aeabi_dsub+0x10c>
   12ad8:	0008      	movs	r0, r1
   12ada:	4310      	orrs	r0, r2
   12adc:	d000      	beq.n	12ae0 <__aeabi_dsub+0x1f4>
   12ade:	e724      	b.n	1292a <__aeabi_dsub+0x3e>
   12ae0:	e721      	b.n	12926 <__aeabi_dsub+0x3a>
   12ae2:	0023      	movs	r3, r4
   12ae4:	433b      	orrs	r3, r7
   12ae6:	d100      	bne.n	12aea <__aeabi_dsub+0x1fe>
   12ae8:	e1b9      	b.n	12e5e <__aeabi_dsub+0x572>
   12aea:	2280      	movs	r2, #128	; 0x80
   12aec:	0312      	lsls	r2, r2, #12
   12aee:	4314      	orrs	r4, r2
   12af0:	0324      	lsls	r4, r4, #12
   12af2:	0b24      	lsrs	r4, r4, #12
   12af4:	e79f      	b.n	12a36 <__aeabi_dsub+0x14a>
   12af6:	002e      	movs	r6, r5
   12af8:	e77e      	b.n	129f8 <__aeabi_dsub+0x10c>
   12afa:	0008      	movs	r0, r1
   12afc:	4310      	orrs	r0, r2
   12afe:	d100      	bne.n	12b02 <__aeabi_dsub+0x216>
   12b00:	e0ca      	b.n	12c98 <__aeabi_dsub+0x3ac>
   12b02:	1e58      	subs	r0, r3, #1
   12b04:	4684      	mov	ip, r0
   12b06:	2800      	cmp	r0, #0
   12b08:	d000      	beq.n	12b0c <__aeabi_dsub+0x220>
   12b0a:	e0e7      	b.n	12cdc <__aeabi_dsub+0x3f0>
   12b0c:	4452      	add	r2, sl
   12b0e:	4552      	cmp	r2, sl
   12b10:	4180      	sbcs	r0, r0
   12b12:	1864      	adds	r4, r4, r1
   12b14:	4240      	negs	r0, r0
   12b16:	1824      	adds	r4, r4, r0
   12b18:	0017      	movs	r7, r2
   12b1a:	2601      	movs	r6, #1
   12b1c:	0223      	lsls	r3, r4, #8
   12b1e:	d507      	bpl.n	12b30 <__aeabi_dsub+0x244>
   12b20:	2602      	movs	r6, #2
   12b22:	e7cf      	b.n	12ac4 <__aeabi_dsub+0x1d8>
   12b24:	4664      	mov	r4, ip
   12b26:	432c      	orrs	r4, r5
   12b28:	d100      	bne.n	12b2c <__aeabi_dsub+0x240>
   12b2a:	e1b3      	b.n	12e94 <__aeabi_dsub+0x5a8>
   12b2c:	002c      	movs	r4, r5
   12b2e:	4667      	mov	r7, ip
   12b30:	077b      	lsls	r3, r7, #29
   12b32:	d000      	beq.n	12b36 <__aeabi_dsub+0x24a>
   12b34:	e762      	b.n	129fc <__aeabi_dsub+0x110>
   12b36:	0763      	lsls	r3, r4, #29
   12b38:	08ff      	lsrs	r7, r7, #3
   12b3a:	431f      	orrs	r7, r3
   12b3c:	2501      	movs	r5, #1
   12b3e:	4643      	mov	r3, r8
   12b40:	08e4      	lsrs	r4, r4, #3
   12b42:	401d      	ands	r5, r3
   12b44:	e793      	b.n	12a6e <__aeabi_dsub+0x182>
   12b46:	2d00      	cmp	r5, #0
   12b48:	d178      	bne.n	12c3c <__aeabi_dsub+0x350>
   12b4a:	1c75      	adds	r5, r6, #1
   12b4c:	056d      	lsls	r5, r5, #21
   12b4e:	0d6d      	lsrs	r5, r5, #21
   12b50:	2d01      	cmp	r5, #1
   12b52:	dc00      	bgt.n	12b56 <__aeabi_dsub+0x26a>
   12b54:	e0f2      	b.n	12d3c <__aeabi_dsub+0x450>
   12b56:	4650      	mov	r0, sl
   12b58:	1a80      	subs	r0, r0, r2
   12b5a:	4582      	cmp	sl, r0
   12b5c:	41bf      	sbcs	r7, r7
   12b5e:	1a65      	subs	r5, r4, r1
   12b60:	427f      	negs	r7, r7
   12b62:	1bed      	subs	r5, r5, r7
   12b64:	4684      	mov	ip, r0
   12b66:	0228      	lsls	r0, r5, #8
   12b68:	d400      	bmi.n	12b6c <__aeabi_dsub+0x280>
   12b6a:	e08c      	b.n	12c86 <__aeabi_dsub+0x39a>
   12b6c:	4650      	mov	r0, sl
   12b6e:	1a17      	subs	r7, r2, r0
   12b70:	42ba      	cmp	r2, r7
   12b72:	4192      	sbcs	r2, r2
   12b74:	1b0c      	subs	r4, r1, r4
   12b76:	4255      	negs	r5, r2
   12b78:	1b65      	subs	r5, r4, r5
   12b7a:	4698      	mov	r8, r3
   12b7c:	e714      	b.n	129a8 <__aeabi_dsub+0xbc>
   12b7e:	2501      	movs	r5, #1
   12b80:	4643      	mov	r3, r8
   12b82:	2400      	movs	r4, #0
   12b84:	401d      	ands	r5, r3
   12b86:	2700      	movs	r7, #0
   12b88:	e755      	b.n	12a36 <__aeabi_dsub+0x14a>
   12b8a:	4c2a      	ldr	r4, [pc, #168]	; (12c34 <__aeabi_dsub+0x348>)
   12b8c:	1af6      	subs	r6, r6, r3
   12b8e:	402c      	ands	r4, r5
   12b90:	e732      	b.n	129f8 <__aeabi_dsub+0x10c>
   12b92:	003d      	movs	r5, r7
   12b94:	3828      	subs	r0, #40	; 0x28
   12b96:	4085      	lsls	r5, r0
   12b98:	2700      	movs	r7, #0
   12b9a:	e717      	b.n	129cc <__aeabi_dsub+0xe0>
   12b9c:	0038      	movs	r0, r7
   12b9e:	f000 fb03 	bl	131a8 <__clzsi2>
   12ba2:	3020      	adds	r0, #32
   12ba4:	e706      	b.n	129b4 <__aeabi_dsub+0xc8>
   12ba6:	430a      	orrs	r2, r1
   12ba8:	0017      	movs	r7, r2
   12baa:	2100      	movs	r1, #0
   12bac:	1e7a      	subs	r2, r7, #1
   12bae:	4197      	sbcs	r7, r2
   12bb0:	e6ee      	b.n	12990 <__aeabi_dsub+0xa4>
   12bb2:	2b00      	cmp	r3, #0
   12bb4:	d000      	beq.n	12bb8 <__aeabi_dsub+0x2cc>
   12bb6:	e0e5      	b.n	12d84 <__aeabi_dsub+0x498>
   12bb8:	1c73      	adds	r3, r6, #1
   12bba:	469c      	mov	ip, r3
   12bbc:	055b      	lsls	r3, r3, #21
   12bbe:	0d5b      	lsrs	r3, r3, #21
   12bc0:	2b01      	cmp	r3, #1
   12bc2:	dc00      	bgt.n	12bc6 <__aeabi_dsub+0x2da>
   12bc4:	e09f      	b.n	12d06 <__aeabi_dsub+0x41a>
   12bc6:	4b1a      	ldr	r3, [pc, #104]	; (12c30 <__aeabi_dsub+0x344>)
   12bc8:	459c      	cmp	ip, r3
   12bca:	d100      	bne.n	12bce <__aeabi_dsub+0x2e2>
   12bcc:	e0c5      	b.n	12d5a <__aeabi_dsub+0x46e>
   12bce:	4452      	add	r2, sl
   12bd0:	4552      	cmp	r2, sl
   12bd2:	4180      	sbcs	r0, r0
   12bd4:	1864      	adds	r4, r4, r1
   12bd6:	4240      	negs	r0, r0
   12bd8:	1824      	adds	r4, r4, r0
   12bda:	07e7      	lsls	r7, r4, #31
   12bdc:	0852      	lsrs	r2, r2, #1
   12bde:	4317      	orrs	r7, r2
   12be0:	0864      	lsrs	r4, r4, #1
   12be2:	4666      	mov	r6, ip
   12be4:	e708      	b.n	129f8 <__aeabi_dsub+0x10c>
   12be6:	4812      	ldr	r0, [pc, #72]	; (12c30 <__aeabi_dsub+0x344>)
   12be8:	4285      	cmp	r5, r0
   12bea:	d100      	bne.n	12bee <__aeabi_dsub+0x302>
   12bec:	e085      	b.n	12cfa <__aeabi_dsub+0x40e>
   12bee:	001d      	movs	r5, r3
   12bf0:	e6bc      	b.n	1296c <__aeabi_dsub+0x80>
   12bf2:	0029      	movs	r1, r5
   12bf4:	3e1f      	subs	r6, #31
   12bf6:	40f1      	lsrs	r1, r6
   12bf8:	2b20      	cmp	r3, #32
   12bfa:	d100      	bne.n	12bfe <__aeabi_dsub+0x312>
   12bfc:	e07f      	b.n	12cfe <__aeabi_dsub+0x412>
   12bfe:	2240      	movs	r2, #64	; 0x40
   12c00:	1ad3      	subs	r3, r2, r3
   12c02:	409d      	lsls	r5, r3
   12c04:	432f      	orrs	r7, r5
   12c06:	1e7d      	subs	r5, r7, #1
   12c08:	41af      	sbcs	r7, r5
   12c0a:	2400      	movs	r4, #0
   12c0c:	430f      	orrs	r7, r1
   12c0e:	2600      	movs	r6, #0
   12c10:	e78e      	b.n	12b30 <__aeabi_dsub+0x244>
   12c12:	002b      	movs	r3, r5
   12c14:	000f      	movs	r7, r1
   12c16:	3b20      	subs	r3, #32
   12c18:	40df      	lsrs	r7, r3
   12c1a:	2d20      	cmp	r5, #32
   12c1c:	d071      	beq.n	12d02 <__aeabi_dsub+0x416>
   12c1e:	2340      	movs	r3, #64	; 0x40
   12c20:	1b5d      	subs	r5, r3, r5
   12c22:	40a9      	lsls	r1, r5
   12c24:	430a      	orrs	r2, r1
   12c26:	1e51      	subs	r1, r2, #1
   12c28:	418a      	sbcs	r2, r1
   12c2a:	2100      	movs	r1, #0
   12c2c:	4317      	orrs	r7, r2
   12c2e:	e6af      	b.n	12990 <__aeabi_dsub+0xa4>
   12c30:	000007ff 	.word	0x000007ff
   12c34:	ff7fffff 	.word	0xff7fffff
   12c38:	800fffff 	.word	0x800fffff
   12c3c:	2e00      	cmp	r6, #0
   12c3e:	d03e      	beq.n	12cbe <__aeabi_dsub+0x3d2>
   12c40:	4eb3      	ldr	r6, [pc, #716]	; (12f10 <__aeabi_dsub+0x624>)
   12c42:	45b4      	cmp	ip, r6
   12c44:	d045      	beq.n	12cd2 <__aeabi_dsub+0x3e6>
   12c46:	2680      	movs	r6, #128	; 0x80
   12c48:	0436      	lsls	r6, r6, #16
   12c4a:	426d      	negs	r5, r5
   12c4c:	4334      	orrs	r4, r6
   12c4e:	2d38      	cmp	r5, #56	; 0x38
   12c50:	dd00      	ble.n	12c54 <__aeabi_dsub+0x368>
   12c52:	e0a8      	b.n	12da6 <__aeabi_dsub+0x4ba>
   12c54:	2d1f      	cmp	r5, #31
   12c56:	dd00      	ble.n	12c5a <__aeabi_dsub+0x36e>
   12c58:	e11f      	b.n	12e9a <__aeabi_dsub+0x5ae>
   12c5a:	2620      	movs	r6, #32
   12c5c:	0027      	movs	r7, r4
   12c5e:	4650      	mov	r0, sl
   12c60:	1b76      	subs	r6, r6, r5
   12c62:	40b7      	lsls	r7, r6
   12c64:	40e8      	lsrs	r0, r5
   12c66:	4307      	orrs	r7, r0
   12c68:	4650      	mov	r0, sl
   12c6a:	40b0      	lsls	r0, r6
   12c6c:	1e46      	subs	r6, r0, #1
   12c6e:	41b0      	sbcs	r0, r6
   12c70:	40ec      	lsrs	r4, r5
   12c72:	4338      	orrs	r0, r7
   12c74:	1a17      	subs	r7, r2, r0
   12c76:	42ba      	cmp	r2, r7
   12c78:	4192      	sbcs	r2, r2
   12c7a:	1b0c      	subs	r4, r1, r4
   12c7c:	4252      	negs	r2, r2
   12c7e:	1aa4      	subs	r4, r4, r2
   12c80:	4666      	mov	r6, ip
   12c82:	4698      	mov	r8, r3
   12c84:	e68b      	b.n	1299e <__aeabi_dsub+0xb2>
   12c86:	4664      	mov	r4, ip
   12c88:	4667      	mov	r7, ip
   12c8a:	432c      	orrs	r4, r5
   12c8c:	d000      	beq.n	12c90 <__aeabi_dsub+0x3a4>
   12c8e:	e68b      	b.n	129a8 <__aeabi_dsub+0xbc>
   12c90:	2500      	movs	r5, #0
   12c92:	2600      	movs	r6, #0
   12c94:	2700      	movs	r7, #0
   12c96:	e6ea      	b.n	12a6e <__aeabi_dsub+0x182>
   12c98:	001e      	movs	r6, r3
   12c9a:	e6ad      	b.n	129f8 <__aeabi_dsub+0x10c>
   12c9c:	2b1f      	cmp	r3, #31
   12c9e:	dc60      	bgt.n	12d62 <__aeabi_dsub+0x476>
   12ca0:	2720      	movs	r7, #32
   12ca2:	1af8      	subs	r0, r7, r3
   12ca4:	000f      	movs	r7, r1
   12ca6:	4684      	mov	ip, r0
   12ca8:	4087      	lsls	r7, r0
   12caa:	0010      	movs	r0, r2
   12cac:	40d8      	lsrs	r0, r3
   12cae:	4307      	orrs	r7, r0
   12cb0:	4660      	mov	r0, ip
   12cb2:	4082      	lsls	r2, r0
   12cb4:	1e50      	subs	r0, r2, #1
   12cb6:	4182      	sbcs	r2, r0
   12cb8:	40d9      	lsrs	r1, r3
   12cba:	4317      	orrs	r7, r2
   12cbc:	e6f5      	b.n	12aaa <__aeabi_dsub+0x1be>
   12cbe:	0026      	movs	r6, r4
   12cc0:	4650      	mov	r0, sl
   12cc2:	4306      	orrs	r6, r0
   12cc4:	d005      	beq.n	12cd2 <__aeabi_dsub+0x3e6>
   12cc6:	43ed      	mvns	r5, r5
   12cc8:	2d00      	cmp	r5, #0
   12cca:	d0d3      	beq.n	12c74 <__aeabi_dsub+0x388>
   12ccc:	4e90      	ldr	r6, [pc, #576]	; (12f10 <__aeabi_dsub+0x624>)
   12cce:	45b4      	cmp	ip, r6
   12cd0:	d1bd      	bne.n	12c4e <__aeabi_dsub+0x362>
   12cd2:	000c      	movs	r4, r1
   12cd4:	0017      	movs	r7, r2
   12cd6:	4666      	mov	r6, ip
   12cd8:	4698      	mov	r8, r3
   12cda:	e68d      	b.n	129f8 <__aeabi_dsub+0x10c>
   12cdc:	488c      	ldr	r0, [pc, #560]	; (12f10 <__aeabi_dsub+0x624>)
   12cde:	4283      	cmp	r3, r0
   12ce0:	d00b      	beq.n	12cfa <__aeabi_dsub+0x40e>
   12ce2:	4663      	mov	r3, ip
   12ce4:	e6d9      	b.n	12a9a <__aeabi_dsub+0x1ae>
   12ce6:	2d00      	cmp	r5, #0
   12ce8:	d000      	beq.n	12cec <__aeabi_dsub+0x400>
   12cea:	e096      	b.n	12e1a <__aeabi_dsub+0x52e>
   12cec:	0008      	movs	r0, r1
   12cee:	4310      	orrs	r0, r2
   12cf0:	d100      	bne.n	12cf4 <__aeabi_dsub+0x408>
   12cf2:	e0e2      	b.n	12eba <__aeabi_dsub+0x5ce>
   12cf4:	000c      	movs	r4, r1
   12cf6:	0017      	movs	r7, r2
   12cf8:	4698      	mov	r8, r3
   12cfa:	4e85      	ldr	r6, [pc, #532]	; (12f10 <__aeabi_dsub+0x624>)
   12cfc:	e67c      	b.n	129f8 <__aeabi_dsub+0x10c>
   12cfe:	2500      	movs	r5, #0
   12d00:	e780      	b.n	12c04 <__aeabi_dsub+0x318>
   12d02:	2100      	movs	r1, #0
   12d04:	e78e      	b.n	12c24 <__aeabi_dsub+0x338>
   12d06:	0023      	movs	r3, r4
   12d08:	4650      	mov	r0, sl
   12d0a:	4303      	orrs	r3, r0
   12d0c:	2e00      	cmp	r6, #0
   12d0e:	d000      	beq.n	12d12 <__aeabi_dsub+0x426>
   12d10:	e0a8      	b.n	12e64 <__aeabi_dsub+0x578>
   12d12:	2b00      	cmp	r3, #0
   12d14:	d100      	bne.n	12d18 <__aeabi_dsub+0x42c>
   12d16:	e0de      	b.n	12ed6 <__aeabi_dsub+0x5ea>
   12d18:	000b      	movs	r3, r1
   12d1a:	4313      	orrs	r3, r2
   12d1c:	d100      	bne.n	12d20 <__aeabi_dsub+0x434>
   12d1e:	e66b      	b.n	129f8 <__aeabi_dsub+0x10c>
   12d20:	4452      	add	r2, sl
   12d22:	4552      	cmp	r2, sl
   12d24:	4180      	sbcs	r0, r0
   12d26:	1864      	adds	r4, r4, r1
   12d28:	4240      	negs	r0, r0
   12d2a:	1824      	adds	r4, r4, r0
   12d2c:	0017      	movs	r7, r2
   12d2e:	0223      	lsls	r3, r4, #8
   12d30:	d400      	bmi.n	12d34 <__aeabi_dsub+0x448>
   12d32:	e6fd      	b.n	12b30 <__aeabi_dsub+0x244>
   12d34:	4b77      	ldr	r3, [pc, #476]	; (12f14 <__aeabi_dsub+0x628>)
   12d36:	4666      	mov	r6, ip
   12d38:	401c      	ands	r4, r3
   12d3a:	e65d      	b.n	129f8 <__aeabi_dsub+0x10c>
   12d3c:	0025      	movs	r5, r4
   12d3e:	4650      	mov	r0, sl
   12d40:	4305      	orrs	r5, r0
   12d42:	2e00      	cmp	r6, #0
   12d44:	d1cf      	bne.n	12ce6 <__aeabi_dsub+0x3fa>
   12d46:	2d00      	cmp	r5, #0
   12d48:	d14f      	bne.n	12dea <__aeabi_dsub+0x4fe>
   12d4a:	000c      	movs	r4, r1
   12d4c:	4314      	orrs	r4, r2
   12d4e:	d100      	bne.n	12d52 <__aeabi_dsub+0x466>
   12d50:	e0a0      	b.n	12e94 <__aeabi_dsub+0x5a8>
   12d52:	000c      	movs	r4, r1
   12d54:	0017      	movs	r7, r2
   12d56:	4698      	mov	r8, r3
   12d58:	e64e      	b.n	129f8 <__aeabi_dsub+0x10c>
   12d5a:	4666      	mov	r6, ip
   12d5c:	2400      	movs	r4, #0
   12d5e:	2700      	movs	r7, #0
   12d60:	e685      	b.n	12a6e <__aeabi_dsub+0x182>
   12d62:	001f      	movs	r7, r3
   12d64:	0008      	movs	r0, r1
   12d66:	3f20      	subs	r7, #32
   12d68:	40f8      	lsrs	r0, r7
   12d6a:	0007      	movs	r7, r0
   12d6c:	2b20      	cmp	r3, #32
   12d6e:	d100      	bne.n	12d72 <__aeabi_dsub+0x486>
   12d70:	e08e      	b.n	12e90 <__aeabi_dsub+0x5a4>
   12d72:	2040      	movs	r0, #64	; 0x40
   12d74:	1ac3      	subs	r3, r0, r3
   12d76:	4099      	lsls	r1, r3
   12d78:	430a      	orrs	r2, r1
   12d7a:	1e51      	subs	r1, r2, #1
   12d7c:	418a      	sbcs	r2, r1
   12d7e:	2100      	movs	r1, #0
   12d80:	4317      	orrs	r7, r2
   12d82:	e692      	b.n	12aaa <__aeabi_dsub+0x1be>
   12d84:	2e00      	cmp	r6, #0
   12d86:	d114      	bne.n	12db2 <__aeabi_dsub+0x4c6>
   12d88:	0026      	movs	r6, r4
   12d8a:	4650      	mov	r0, sl
   12d8c:	4306      	orrs	r6, r0
   12d8e:	d062      	beq.n	12e56 <__aeabi_dsub+0x56a>
   12d90:	43db      	mvns	r3, r3
   12d92:	2b00      	cmp	r3, #0
   12d94:	d15c      	bne.n	12e50 <__aeabi_dsub+0x564>
   12d96:	1887      	adds	r7, r0, r2
   12d98:	4297      	cmp	r7, r2
   12d9a:	4192      	sbcs	r2, r2
   12d9c:	1864      	adds	r4, r4, r1
   12d9e:	4252      	negs	r2, r2
   12da0:	18a4      	adds	r4, r4, r2
   12da2:	4666      	mov	r6, ip
   12da4:	e687      	b.n	12ab6 <__aeabi_dsub+0x1ca>
   12da6:	4650      	mov	r0, sl
   12da8:	4320      	orrs	r0, r4
   12daa:	1e44      	subs	r4, r0, #1
   12dac:	41a0      	sbcs	r0, r4
   12dae:	2400      	movs	r4, #0
   12db0:	e760      	b.n	12c74 <__aeabi_dsub+0x388>
   12db2:	4e57      	ldr	r6, [pc, #348]	; (12f10 <__aeabi_dsub+0x624>)
   12db4:	45b4      	cmp	ip, r6
   12db6:	d04e      	beq.n	12e56 <__aeabi_dsub+0x56a>
   12db8:	2680      	movs	r6, #128	; 0x80
   12dba:	0436      	lsls	r6, r6, #16
   12dbc:	425b      	negs	r3, r3
   12dbe:	4334      	orrs	r4, r6
   12dc0:	2b38      	cmp	r3, #56	; 0x38
   12dc2:	dd00      	ble.n	12dc6 <__aeabi_dsub+0x4da>
   12dc4:	e07f      	b.n	12ec6 <__aeabi_dsub+0x5da>
   12dc6:	2b1f      	cmp	r3, #31
   12dc8:	dd00      	ble.n	12dcc <__aeabi_dsub+0x4e0>
   12dca:	e08b      	b.n	12ee4 <__aeabi_dsub+0x5f8>
   12dcc:	2620      	movs	r6, #32
   12dce:	0027      	movs	r7, r4
   12dd0:	4650      	mov	r0, sl
   12dd2:	1af6      	subs	r6, r6, r3
   12dd4:	40b7      	lsls	r7, r6
   12dd6:	40d8      	lsrs	r0, r3
   12dd8:	4307      	orrs	r7, r0
   12dda:	4650      	mov	r0, sl
   12ddc:	40b0      	lsls	r0, r6
   12dde:	1e46      	subs	r6, r0, #1
   12de0:	41b0      	sbcs	r0, r6
   12de2:	4307      	orrs	r7, r0
   12de4:	40dc      	lsrs	r4, r3
   12de6:	18bf      	adds	r7, r7, r2
   12de8:	e7d6      	b.n	12d98 <__aeabi_dsub+0x4ac>
   12dea:	000d      	movs	r5, r1
   12dec:	4315      	orrs	r5, r2
   12dee:	d100      	bne.n	12df2 <__aeabi_dsub+0x506>
   12df0:	e602      	b.n	129f8 <__aeabi_dsub+0x10c>
   12df2:	4650      	mov	r0, sl
   12df4:	1a80      	subs	r0, r0, r2
   12df6:	4582      	cmp	sl, r0
   12df8:	41bf      	sbcs	r7, r7
   12dfa:	1a65      	subs	r5, r4, r1
   12dfc:	427f      	negs	r7, r7
   12dfe:	1bed      	subs	r5, r5, r7
   12e00:	4684      	mov	ip, r0
   12e02:	0228      	lsls	r0, r5, #8
   12e04:	d400      	bmi.n	12e08 <__aeabi_dsub+0x51c>
   12e06:	e68d      	b.n	12b24 <__aeabi_dsub+0x238>
   12e08:	4650      	mov	r0, sl
   12e0a:	1a17      	subs	r7, r2, r0
   12e0c:	42ba      	cmp	r2, r7
   12e0e:	4192      	sbcs	r2, r2
   12e10:	1b0c      	subs	r4, r1, r4
   12e12:	4252      	negs	r2, r2
   12e14:	1aa4      	subs	r4, r4, r2
   12e16:	4698      	mov	r8, r3
   12e18:	e5ee      	b.n	129f8 <__aeabi_dsub+0x10c>
   12e1a:	000d      	movs	r5, r1
   12e1c:	4315      	orrs	r5, r2
   12e1e:	d100      	bne.n	12e22 <__aeabi_dsub+0x536>
   12e20:	e76b      	b.n	12cfa <__aeabi_dsub+0x40e>
   12e22:	4650      	mov	r0, sl
   12e24:	0767      	lsls	r7, r4, #29
   12e26:	08c0      	lsrs	r0, r0, #3
   12e28:	4307      	orrs	r7, r0
   12e2a:	2080      	movs	r0, #128	; 0x80
   12e2c:	08e4      	lsrs	r4, r4, #3
   12e2e:	0300      	lsls	r0, r0, #12
   12e30:	4204      	tst	r4, r0
   12e32:	d007      	beq.n	12e44 <__aeabi_dsub+0x558>
   12e34:	08cd      	lsrs	r5, r1, #3
   12e36:	4205      	tst	r5, r0
   12e38:	d104      	bne.n	12e44 <__aeabi_dsub+0x558>
   12e3a:	002c      	movs	r4, r5
   12e3c:	4698      	mov	r8, r3
   12e3e:	08d7      	lsrs	r7, r2, #3
   12e40:	0749      	lsls	r1, r1, #29
   12e42:	430f      	orrs	r7, r1
   12e44:	0f7b      	lsrs	r3, r7, #29
   12e46:	00e4      	lsls	r4, r4, #3
   12e48:	431c      	orrs	r4, r3
   12e4a:	00ff      	lsls	r7, r7, #3
   12e4c:	4e30      	ldr	r6, [pc, #192]	; (12f10 <__aeabi_dsub+0x624>)
   12e4e:	e5d3      	b.n	129f8 <__aeabi_dsub+0x10c>
   12e50:	4e2f      	ldr	r6, [pc, #188]	; (12f10 <__aeabi_dsub+0x624>)
   12e52:	45b4      	cmp	ip, r6
   12e54:	d1b4      	bne.n	12dc0 <__aeabi_dsub+0x4d4>
   12e56:	000c      	movs	r4, r1
   12e58:	0017      	movs	r7, r2
   12e5a:	4666      	mov	r6, ip
   12e5c:	e5cc      	b.n	129f8 <__aeabi_dsub+0x10c>
   12e5e:	2700      	movs	r7, #0
   12e60:	2400      	movs	r4, #0
   12e62:	e5e8      	b.n	12a36 <__aeabi_dsub+0x14a>
   12e64:	2b00      	cmp	r3, #0
   12e66:	d039      	beq.n	12edc <__aeabi_dsub+0x5f0>
   12e68:	000b      	movs	r3, r1
   12e6a:	4313      	orrs	r3, r2
   12e6c:	d100      	bne.n	12e70 <__aeabi_dsub+0x584>
   12e6e:	e744      	b.n	12cfa <__aeabi_dsub+0x40e>
   12e70:	08c0      	lsrs	r0, r0, #3
   12e72:	0767      	lsls	r7, r4, #29
   12e74:	4307      	orrs	r7, r0
   12e76:	2080      	movs	r0, #128	; 0x80
   12e78:	08e4      	lsrs	r4, r4, #3
   12e7a:	0300      	lsls	r0, r0, #12
   12e7c:	4204      	tst	r4, r0
   12e7e:	d0e1      	beq.n	12e44 <__aeabi_dsub+0x558>
   12e80:	08cb      	lsrs	r3, r1, #3
   12e82:	4203      	tst	r3, r0
   12e84:	d1de      	bne.n	12e44 <__aeabi_dsub+0x558>
   12e86:	08d7      	lsrs	r7, r2, #3
   12e88:	0749      	lsls	r1, r1, #29
   12e8a:	430f      	orrs	r7, r1
   12e8c:	001c      	movs	r4, r3
   12e8e:	e7d9      	b.n	12e44 <__aeabi_dsub+0x558>
   12e90:	2100      	movs	r1, #0
   12e92:	e771      	b.n	12d78 <__aeabi_dsub+0x48c>
   12e94:	2500      	movs	r5, #0
   12e96:	2700      	movs	r7, #0
   12e98:	e5e9      	b.n	12a6e <__aeabi_dsub+0x182>
   12e9a:	002e      	movs	r6, r5
   12e9c:	0027      	movs	r7, r4
   12e9e:	3e20      	subs	r6, #32
   12ea0:	40f7      	lsrs	r7, r6
   12ea2:	2d20      	cmp	r5, #32
   12ea4:	d02f      	beq.n	12f06 <__aeabi_dsub+0x61a>
   12ea6:	2640      	movs	r6, #64	; 0x40
   12ea8:	1b75      	subs	r5, r6, r5
   12eaa:	40ac      	lsls	r4, r5
   12eac:	4650      	mov	r0, sl
   12eae:	4320      	orrs	r0, r4
   12eb0:	1e44      	subs	r4, r0, #1
   12eb2:	41a0      	sbcs	r0, r4
   12eb4:	2400      	movs	r4, #0
   12eb6:	4338      	orrs	r0, r7
   12eb8:	e6dc      	b.n	12c74 <__aeabi_dsub+0x388>
   12eba:	2480      	movs	r4, #128	; 0x80
   12ebc:	2500      	movs	r5, #0
   12ebe:	0324      	lsls	r4, r4, #12
   12ec0:	4e13      	ldr	r6, [pc, #76]	; (12f10 <__aeabi_dsub+0x624>)
   12ec2:	2700      	movs	r7, #0
   12ec4:	e5d3      	b.n	12a6e <__aeabi_dsub+0x182>
   12ec6:	4650      	mov	r0, sl
   12ec8:	4320      	orrs	r0, r4
   12eca:	0007      	movs	r7, r0
   12ecc:	1e78      	subs	r0, r7, #1
   12ece:	4187      	sbcs	r7, r0
   12ed0:	2400      	movs	r4, #0
   12ed2:	18bf      	adds	r7, r7, r2
   12ed4:	e760      	b.n	12d98 <__aeabi_dsub+0x4ac>
   12ed6:	000c      	movs	r4, r1
   12ed8:	0017      	movs	r7, r2
   12eda:	e58d      	b.n	129f8 <__aeabi_dsub+0x10c>
   12edc:	000c      	movs	r4, r1
   12ede:	0017      	movs	r7, r2
   12ee0:	4e0b      	ldr	r6, [pc, #44]	; (12f10 <__aeabi_dsub+0x624>)
   12ee2:	e589      	b.n	129f8 <__aeabi_dsub+0x10c>
   12ee4:	001e      	movs	r6, r3
   12ee6:	0027      	movs	r7, r4
   12ee8:	3e20      	subs	r6, #32
   12eea:	40f7      	lsrs	r7, r6
   12eec:	2b20      	cmp	r3, #32
   12eee:	d00c      	beq.n	12f0a <__aeabi_dsub+0x61e>
   12ef0:	2640      	movs	r6, #64	; 0x40
   12ef2:	1af3      	subs	r3, r6, r3
   12ef4:	409c      	lsls	r4, r3
   12ef6:	4650      	mov	r0, sl
   12ef8:	4320      	orrs	r0, r4
   12efa:	1e44      	subs	r4, r0, #1
   12efc:	41a0      	sbcs	r0, r4
   12efe:	4307      	orrs	r7, r0
   12f00:	2400      	movs	r4, #0
   12f02:	18bf      	adds	r7, r7, r2
   12f04:	e748      	b.n	12d98 <__aeabi_dsub+0x4ac>
   12f06:	2400      	movs	r4, #0
   12f08:	e7d0      	b.n	12eac <__aeabi_dsub+0x5c0>
   12f0a:	2400      	movs	r4, #0
   12f0c:	e7f3      	b.n	12ef6 <__aeabi_dsub+0x60a>
   12f0e:	46c0      	nop			; (mov r8, r8)
   12f10:	000007ff 	.word	0x000007ff
   12f14:	ff7fffff 	.word	0xff7fffff

00012f18 <__aeabi_d2iz>:
   12f18:	b530      	push	{r4, r5, lr}
   12f1a:	4d13      	ldr	r5, [pc, #76]	; (12f68 <__aeabi_d2iz+0x50>)
   12f1c:	030a      	lsls	r2, r1, #12
   12f1e:	004b      	lsls	r3, r1, #1
   12f20:	0b12      	lsrs	r2, r2, #12
   12f22:	0d5b      	lsrs	r3, r3, #21
   12f24:	0fc9      	lsrs	r1, r1, #31
   12f26:	2400      	movs	r4, #0
   12f28:	42ab      	cmp	r3, r5
   12f2a:	dd10      	ble.n	12f4e <__aeabi_d2iz+0x36>
   12f2c:	4c0f      	ldr	r4, [pc, #60]	; (12f6c <__aeabi_d2iz+0x54>)
   12f2e:	42a3      	cmp	r3, r4
   12f30:	dc0f      	bgt.n	12f52 <__aeabi_d2iz+0x3a>
   12f32:	2480      	movs	r4, #128	; 0x80
   12f34:	4d0e      	ldr	r5, [pc, #56]	; (12f70 <__aeabi_d2iz+0x58>)
   12f36:	0364      	lsls	r4, r4, #13
   12f38:	4322      	orrs	r2, r4
   12f3a:	1aed      	subs	r5, r5, r3
   12f3c:	2d1f      	cmp	r5, #31
   12f3e:	dd0b      	ble.n	12f58 <__aeabi_d2iz+0x40>
   12f40:	480c      	ldr	r0, [pc, #48]	; (12f74 <__aeabi_d2iz+0x5c>)
   12f42:	1ac3      	subs	r3, r0, r3
   12f44:	40da      	lsrs	r2, r3
   12f46:	4254      	negs	r4, r2
   12f48:	2900      	cmp	r1, #0
   12f4a:	d100      	bne.n	12f4e <__aeabi_d2iz+0x36>
   12f4c:	0014      	movs	r4, r2
   12f4e:	0020      	movs	r0, r4
   12f50:	bd30      	pop	{r4, r5, pc}
   12f52:	4b09      	ldr	r3, [pc, #36]	; (12f78 <__aeabi_d2iz+0x60>)
   12f54:	18cc      	adds	r4, r1, r3
   12f56:	e7fa      	b.n	12f4e <__aeabi_d2iz+0x36>
   12f58:	4c08      	ldr	r4, [pc, #32]	; (12f7c <__aeabi_d2iz+0x64>)
   12f5a:	40e8      	lsrs	r0, r5
   12f5c:	46a4      	mov	ip, r4
   12f5e:	4463      	add	r3, ip
   12f60:	409a      	lsls	r2, r3
   12f62:	4302      	orrs	r2, r0
   12f64:	e7ef      	b.n	12f46 <__aeabi_d2iz+0x2e>
   12f66:	46c0      	nop			; (mov r8, r8)
   12f68:	000003fe 	.word	0x000003fe
   12f6c:	0000041d 	.word	0x0000041d
   12f70:	00000433 	.word	0x00000433
   12f74:	00000413 	.word	0x00000413
   12f78:	7fffffff 	.word	0x7fffffff
   12f7c:	fffffbed 	.word	0xfffffbed

00012f80 <__aeabi_ui2d>:
   12f80:	b510      	push	{r4, lr}
   12f82:	1e04      	subs	r4, r0, #0
   12f84:	d028      	beq.n	12fd8 <__aeabi_ui2d+0x58>
   12f86:	f000 f90f 	bl	131a8 <__clzsi2>
   12f8a:	4b15      	ldr	r3, [pc, #84]	; (12fe0 <__aeabi_ui2d+0x60>)
   12f8c:	4a15      	ldr	r2, [pc, #84]	; (12fe4 <__aeabi_ui2d+0x64>)
   12f8e:	1a1b      	subs	r3, r3, r0
   12f90:	1ad2      	subs	r2, r2, r3
   12f92:	2a1f      	cmp	r2, #31
   12f94:	dd15      	ble.n	12fc2 <__aeabi_ui2d+0x42>
   12f96:	4a14      	ldr	r2, [pc, #80]	; (12fe8 <__aeabi_ui2d+0x68>)
   12f98:	1ad2      	subs	r2, r2, r3
   12f9a:	4094      	lsls	r4, r2
   12f9c:	2200      	movs	r2, #0
   12f9e:	0324      	lsls	r4, r4, #12
   12fa0:	055b      	lsls	r3, r3, #21
   12fa2:	0b24      	lsrs	r4, r4, #12
   12fa4:	0d5b      	lsrs	r3, r3, #21
   12fa6:	2100      	movs	r1, #0
   12fa8:	0010      	movs	r0, r2
   12faa:	0324      	lsls	r4, r4, #12
   12fac:	0d0a      	lsrs	r2, r1, #20
   12fae:	0b24      	lsrs	r4, r4, #12
   12fb0:	0512      	lsls	r2, r2, #20
   12fb2:	4322      	orrs	r2, r4
   12fb4:	4c0d      	ldr	r4, [pc, #52]	; (12fec <__aeabi_ui2d+0x6c>)
   12fb6:	051b      	lsls	r3, r3, #20
   12fb8:	4022      	ands	r2, r4
   12fba:	4313      	orrs	r3, r2
   12fbc:	005b      	lsls	r3, r3, #1
   12fbe:	0859      	lsrs	r1, r3, #1
   12fc0:	bd10      	pop	{r4, pc}
   12fc2:	0021      	movs	r1, r4
   12fc4:	4091      	lsls	r1, r2
   12fc6:	000a      	movs	r2, r1
   12fc8:	210b      	movs	r1, #11
   12fca:	1a08      	subs	r0, r1, r0
   12fcc:	40c4      	lsrs	r4, r0
   12fce:	055b      	lsls	r3, r3, #21
   12fd0:	0324      	lsls	r4, r4, #12
   12fd2:	0b24      	lsrs	r4, r4, #12
   12fd4:	0d5b      	lsrs	r3, r3, #21
   12fd6:	e7e6      	b.n	12fa6 <__aeabi_ui2d+0x26>
   12fd8:	2300      	movs	r3, #0
   12fda:	2400      	movs	r4, #0
   12fdc:	2200      	movs	r2, #0
   12fde:	e7e2      	b.n	12fa6 <__aeabi_ui2d+0x26>
   12fe0:	0000041e 	.word	0x0000041e
   12fe4:	00000433 	.word	0x00000433
   12fe8:	00000413 	.word	0x00000413
   12fec:	800fffff 	.word	0x800fffff

00012ff0 <__aeabi_f2d>:
   12ff0:	0041      	lsls	r1, r0, #1
   12ff2:	0e09      	lsrs	r1, r1, #24
   12ff4:	1c4b      	adds	r3, r1, #1
   12ff6:	b570      	push	{r4, r5, r6, lr}
   12ff8:	b2db      	uxtb	r3, r3
   12ffa:	0246      	lsls	r6, r0, #9
   12ffc:	0a75      	lsrs	r5, r6, #9
   12ffe:	0fc4      	lsrs	r4, r0, #31
   13000:	2b01      	cmp	r3, #1
   13002:	dd14      	ble.n	1302e <__aeabi_f2d+0x3e>
   13004:	23e0      	movs	r3, #224	; 0xe0
   13006:	009b      	lsls	r3, r3, #2
   13008:	076d      	lsls	r5, r5, #29
   1300a:	0b36      	lsrs	r6, r6, #12
   1300c:	18cb      	adds	r3, r1, r3
   1300e:	2100      	movs	r1, #0
   13010:	0d0a      	lsrs	r2, r1, #20
   13012:	0028      	movs	r0, r5
   13014:	0512      	lsls	r2, r2, #20
   13016:	4d1c      	ldr	r5, [pc, #112]	; (13088 <__aeabi_f2d+0x98>)
   13018:	4332      	orrs	r2, r6
   1301a:	055b      	lsls	r3, r3, #21
   1301c:	402a      	ands	r2, r5
   1301e:	085b      	lsrs	r3, r3, #1
   13020:	4313      	orrs	r3, r2
   13022:	005b      	lsls	r3, r3, #1
   13024:	07e4      	lsls	r4, r4, #31
   13026:	085b      	lsrs	r3, r3, #1
   13028:	4323      	orrs	r3, r4
   1302a:	0019      	movs	r1, r3
   1302c:	bd70      	pop	{r4, r5, r6, pc}
   1302e:	2900      	cmp	r1, #0
   13030:	d114      	bne.n	1305c <__aeabi_f2d+0x6c>
   13032:	2d00      	cmp	r5, #0
   13034:	d01e      	beq.n	13074 <__aeabi_f2d+0x84>
   13036:	0028      	movs	r0, r5
   13038:	f000 f8b6 	bl	131a8 <__clzsi2>
   1303c:	280a      	cmp	r0, #10
   1303e:	dc1c      	bgt.n	1307a <__aeabi_f2d+0x8a>
   13040:	230b      	movs	r3, #11
   13042:	002a      	movs	r2, r5
   13044:	1a1b      	subs	r3, r3, r0
   13046:	40da      	lsrs	r2, r3
   13048:	0003      	movs	r3, r0
   1304a:	3315      	adds	r3, #21
   1304c:	409d      	lsls	r5, r3
   1304e:	4b0f      	ldr	r3, [pc, #60]	; (1308c <__aeabi_f2d+0x9c>)
   13050:	0312      	lsls	r2, r2, #12
   13052:	1a1b      	subs	r3, r3, r0
   13054:	055b      	lsls	r3, r3, #21
   13056:	0b16      	lsrs	r6, r2, #12
   13058:	0d5b      	lsrs	r3, r3, #21
   1305a:	e7d8      	b.n	1300e <__aeabi_f2d+0x1e>
   1305c:	2d00      	cmp	r5, #0
   1305e:	d006      	beq.n	1306e <__aeabi_f2d+0x7e>
   13060:	0b32      	lsrs	r2, r6, #12
   13062:	2680      	movs	r6, #128	; 0x80
   13064:	0336      	lsls	r6, r6, #12
   13066:	076d      	lsls	r5, r5, #29
   13068:	4316      	orrs	r6, r2
   1306a:	4b09      	ldr	r3, [pc, #36]	; (13090 <__aeabi_f2d+0xa0>)
   1306c:	e7cf      	b.n	1300e <__aeabi_f2d+0x1e>
   1306e:	4b08      	ldr	r3, [pc, #32]	; (13090 <__aeabi_f2d+0xa0>)
   13070:	2600      	movs	r6, #0
   13072:	e7cc      	b.n	1300e <__aeabi_f2d+0x1e>
   13074:	2300      	movs	r3, #0
   13076:	2600      	movs	r6, #0
   13078:	e7c9      	b.n	1300e <__aeabi_f2d+0x1e>
   1307a:	0003      	movs	r3, r0
   1307c:	002a      	movs	r2, r5
   1307e:	3b0b      	subs	r3, #11
   13080:	409a      	lsls	r2, r3
   13082:	2500      	movs	r5, #0
   13084:	e7e3      	b.n	1304e <__aeabi_f2d+0x5e>
   13086:	46c0      	nop			; (mov r8, r8)
   13088:	800fffff 	.word	0x800fffff
   1308c:	00000389 	.word	0x00000389
   13090:	000007ff 	.word	0x000007ff

00013094 <__aeabi_d2f>:
   13094:	b5f0      	push	{r4, r5, r6, r7, lr}
   13096:	004c      	lsls	r4, r1, #1
   13098:	0d64      	lsrs	r4, r4, #21
   1309a:	030b      	lsls	r3, r1, #12
   1309c:	1c62      	adds	r2, r4, #1
   1309e:	0f45      	lsrs	r5, r0, #29
   130a0:	0a5b      	lsrs	r3, r3, #9
   130a2:	0552      	lsls	r2, r2, #21
   130a4:	432b      	orrs	r3, r5
   130a6:	0fc9      	lsrs	r1, r1, #31
   130a8:	00c5      	lsls	r5, r0, #3
   130aa:	0d52      	lsrs	r2, r2, #21
   130ac:	2a01      	cmp	r2, #1
   130ae:	dd28      	ble.n	13102 <__aeabi_d2f+0x6e>
   130b0:	4a3a      	ldr	r2, [pc, #232]	; (1319c <__aeabi_d2f+0x108>)
   130b2:	18a6      	adds	r6, r4, r2
   130b4:	2efe      	cmp	r6, #254	; 0xfe
   130b6:	dc1b      	bgt.n	130f0 <__aeabi_d2f+0x5c>
   130b8:	2e00      	cmp	r6, #0
   130ba:	dd3e      	ble.n	1313a <__aeabi_d2f+0xa6>
   130bc:	0180      	lsls	r0, r0, #6
   130be:	0002      	movs	r2, r0
   130c0:	1e50      	subs	r0, r2, #1
   130c2:	4182      	sbcs	r2, r0
   130c4:	0f6d      	lsrs	r5, r5, #29
   130c6:	432a      	orrs	r2, r5
   130c8:	00db      	lsls	r3, r3, #3
   130ca:	4313      	orrs	r3, r2
   130cc:	075a      	lsls	r2, r3, #29
   130ce:	d004      	beq.n	130da <__aeabi_d2f+0x46>
   130d0:	220f      	movs	r2, #15
   130d2:	401a      	ands	r2, r3
   130d4:	2a04      	cmp	r2, #4
   130d6:	d000      	beq.n	130da <__aeabi_d2f+0x46>
   130d8:	3304      	adds	r3, #4
   130da:	2280      	movs	r2, #128	; 0x80
   130dc:	04d2      	lsls	r2, r2, #19
   130de:	401a      	ands	r2, r3
   130e0:	d05a      	beq.n	13198 <__aeabi_d2f+0x104>
   130e2:	3601      	adds	r6, #1
   130e4:	2eff      	cmp	r6, #255	; 0xff
   130e6:	d003      	beq.n	130f0 <__aeabi_d2f+0x5c>
   130e8:	019b      	lsls	r3, r3, #6
   130ea:	0a5b      	lsrs	r3, r3, #9
   130ec:	b2f4      	uxtb	r4, r6
   130ee:	e001      	b.n	130f4 <__aeabi_d2f+0x60>
   130f0:	24ff      	movs	r4, #255	; 0xff
   130f2:	2300      	movs	r3, #0
   130f4:	0258      	lsls	r0, r3, #9
   130f6:	05e4      	lsls	r4, r4, #23
   130f8:	0a40      	lsrs	r0, r0, #9
   130fa:	07c9      	lsls	r1, r1, #31
   130fc:	4320      	orrs	r0, r4
   130fe:	4308      	orrs	r0, r1
   13100:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13102:	2c00      	cmp	r4, #0
   13104:	d007      	beq.n	13116 <__aeabi_d2f+0x82>
   13106:	431d      	orrs	r5, r3
   13108:	d0f2      	beq.n	130f0 <__aeabi_d2f+0x5c>
   1310a:	2080      	movs	r0, #128	; 0x80
   1310c:	00db      	lsls	r3, r3, #3
   1310e:	0480      	lsls	r0, r0, #18
   13110:	4303      	orrs	r3, r0
   13112:	26ff      	movs	r6, #255	; 0xff
   13114:	e7da      	b.n	130cc <__aeabi_d2f+0x38>
   13116:	432b      	orrs	r3, r5
   13118:	d003      	beq.n	13122 <__aeabi_d2f+0x8e>
   1311a:	2305      	movs	r3, #5
   1311c:	08db      	lsrs	r3, r3, #3
   1311e:	2cff      	cmp	r4, #255	; 0xff
   13120:	d003      	beq.n	1312a <__aeabi_d2f+0x96>
   13122:	025b      	lsls	r3, r3, #9
   13124:	0a5b      	lsrs	r3, r3, #9
   13126:	b2e4      	uxtb	r4, r4
   13128:	e7e4      	b.n	130f4 <__aeabi_d2f+0x60>
   1312a:	2b00      	cmp	r3, #0
   1312c:	d032      	beq.n	13194 <__aeabi_d2f+0x100>
   1312e:	2080      	movs	r0, #128	; 0x80
   13130:	03c0      	lsls	r0, r0, #15
   13132:	4303      	orrs	r3, r0
   13134:	025b      	lsls	r3, r3, #9
   13136:	0a5b      	lsrs	r3, r3, #9
   13138:	e7dc      	b.n	130f4 <__aeabi_d2f+0x60>
   1313a:	0032      	movs	r2, r6
   1313c:	3217      	adds	r2, #23
   1313e:	db14      	blt.n	1316a <__aeabi_d2f+0xd6>
   13140:	2280      	movs	r2, #128	; 0x80
   13142:	271e      	movs	r7, #30
   13144:	0412      	lsls	r2, r2, #16
   13146:	4313      	orrs	r3, r2
   13148:	1bbf      	subs	r7, r7, r6
   1314a:	2f1f      	cmp	r7, #31
   1314c:	dc0f      	bgt.n	1316e <__aeabi_d2f+0xda>
   1314e:	4a14      	ldr	r2, [pc, #80]	; (131a0 <__aeabi_d2f+0x10c>)
   13150:	4694      	mov	ip, r2
   13152:	4464      	add	r4, ip
   13154:	002a      	movs	r2, r5
   13156:	40a5      	lsls	r5, r4
   13158:	002e      	movs	r6, r5
   1315a:	40a3      	lsls	r3, r4
   1315c:	1e75      	subs	r5, r6, #1
   1315e:	41ae      	sbcs	r6, r5
   13160:	40fa      	lsrs	r2, r7
   13162:	4333      	orrs	r3, r6
   13164:	4313      	orrs	r3, r2
   13166:	2600      	movs	r6, #0
   13168:	e7b0      	b.n	130cc <__aeabi_d2f+0x38>
   1316a:	2400      	movs	r4, #0
   1316c:	e7d5      	b.n	1311a <__aeabi_d2f+0x86>
   1316e:	2202      	movs	r2, #2
   13170:	4252      	negs	r2, r2
   13172:	1b96      	subs	r6, r2, r6
   13174:	001a      	movs	r2, r3
   13176:	40f2      	lsrs	r2, r6
   13178:	2f20      	cmp	r7, #32
   1317a:	d009      	beq.n	13190 <__aeabi_d2f+0xfc>
   1317c:	4809      	ldr	r0, [pc, #36]	; (131a4 <__aeabi_d2f+0x110>)
   1317e:	4684      	mov	ip, r0
   13180:	4464      	add	r4, ip
   13182:	40a3      	lsls	r3, r4
   13184:	432b      	orrs	r3, r5
   13186:	1e5d      	subs	r5, r3, #1
   13188:	41ab      	sbcs	r3, r5
   1318a:	2600      	movs	r6, #0
   1318c:	4313      	orrs	r3, r2
   1318e:	e79d      	b.n	130cc <__aeabi_d2f+0x38>
   13190:	2300      	movs	r3, #0
   13192:	e7f7      	b.n	13184 <__aeabi_d2f+0xf0>
   13194:	2300      	movs	r3, #0
   13196:	e7ad      	b.n	130f4 <__aeabi_d2f+0x60>
   13198:	0034      	movs	r4, r6
   1319a:	e7bf      	b.n	1311c <__aeabi_d2f+0x88>
   1319c:	fffffc80 	.word	0xfffffc80
   131a0:	fffffc82 	.word	0xfffffc82
   131a4:	fffffca2 	.word	0xfffffca2

000131a8 <__clzsi2>:
   131a8:	211c      	movs	r1, #28
   131aa:	2301      	movs	r3, #1
   131ac:	041b      	lsls	r3, r3, #16
   131ae:	4298      	cmp	r0, r3
   131b0:	d301      	bcc.n	131b6 <__clzsi2+0xe>
   131b2:	0c00      	lsrs	r0, r0, #16
   131b4:	3910      	subs	r1, #16
   131b6:	0a1b      	lsrs	r3, r3, #8
   131b8:	4298      	cmp	r0, r3
   131ba:	d301      	bcc.n	131c0 <__clzsi2+0x18>
   131bc:	0a00      	lsrs	r0, r0, #8
   131be:	3908      	subs	r1, #8
   131c0:	091b      	lsrs	r3, r3, #4
   131c2:	4298      	cmp	r0, r3
   131c4:	d301      	bcc.n	131ca <__clzsi2+0x22>
   131c6:	0900      	lsrs	r0, r0, #4
   131c8:	3904      	subs	r1, #4
   131ca:	a202      	add	r2, pc, #8	; (adr r2, 131d4 <__clzsi2+0x2c>)
   131cc:	5c10      	ldrb	r0, [r2, r0]
   131ce:	1840      	adds	r0, r0, r1
   131d0:	4770      	bx	lr
   131d2:	46c0      	nop			; (mov r8, r8)
   131d4:	02020304 	.word	0x02020304
   131d8:	01010101 	.word	0x01010101
	...

000131e4 <__clzdi2>:
   131e4:	b510      	push	{r4, lr}
   131e6:	2900      	cmp	r1, #0
   131e8:	d103      	bne.n	131f2 <__clzdi2+0xe>
   131ea:	f7ff ffdd 	bl	131a8 <__clzsi2>
   131ee:	3020      	adds	r0, #32
   131f0:	e002      	b.n	131f8 <__clzdi2+0x14>
   131f2:	1c08      	adds	r0, r1, #0
   131f4:	f7ff ffd8 	bl	131a8 <__clzsi2>
   131f8:	bd10      	pop	{r4, pc}
   131fa:	46c0      	nop			; (mov r8, r8)

000131fc <__aeabi_d2uiz>:
   131fc:	b570      	push	{r4, r5, r6, lr}
   131fe:	2200      	movs	r2, #0
   13200:	4b0c      	ldr	r3, [pc, #48]	; (13234 <__aeabi_d2uiz+0x38>)
   13202:	0004      	movs	r4, r0
   13204:	000d      	movs	r5, r1
   13206:	f000 f84b 	bl	132a0 <__aeabi_dcmpge>
   1320a:	2800      	cmp	r0, #0
   1320c:	d104      	bne.n	13218 <__aeabi_d2uiz+0x1c>
   1320e:	0020      	movs	r0, r4
   13210:	0029      	movs	r1, r5
   13212:	f7ff fe81 	bl	12f18 <__aeabi_d2iz>
   13216:	bd70      	pop	{r4, r5, r6, pc}
   13218:	4b06      	ldr	r3, [pc, #24]	; (13234 <__aeabi_d2uiz+0x38>)
   1321a:	2200      	movs	r2, #0
   1321c:	0020      	movs	r0, r4
   1321e:	0029      	movs	r1, r5
   13220:	f7ff fb64 	bl	128ec <__aeabi_dsub>
   13224:	f7ff fe78 	bl	12f18 <__aeabi_d2iz>
   13228:	2380      	movs	r3, #128	; 0x80
   1322a:	061b      	lsls	r3, r3, #24
   1322c:	469c      	mov	ip, r3
   1322e:	4460      	add	r0, ip
   13230:	e7f1      	b.n	13216 <__aeabi_d2uiz+0x1a>
   13232:	46c0      	nop			; (mov r8, r8)
   13234:	41e00000 	.word	0x41e00000

00013238 <__aeabi_cdrcmple>:
   13238:	4684      	mov	ip, r0
   1323a:	1c10      	adds	r0, r2, #0
   1323c:	4662      	mov	r2, ip
   1323e:	468c      	mov	ip, r1
   13240:	1c19      	adds	r1, r3, #0
   13242:	4663      	mov	r3, ip
   13244:	e000      	b.n	13248 <__aeabi_cdcmpeq>
   13246:	46c0      	nop			; (mov r8, r8)

00013248 <__aeabi_cdcmpeq>:
   13248:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   1324a:	f000 f8d1 	bl	133f0 <__ledf2>
   1324e:	2800      	cmp	r0, #0
   13250:	d401      	bmi.n	13256 <__aeabi_cdcmpeq+0xe>
   13252:	2100      	movs	r1, #0
   13254:	42c8      	cmn	r0, r1
   13256:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00013258 <__aeabi_dcmpeq>:
   13258:	b510      	push	{r4, lr}
   1325a:	f000 f82b 	bl	132b4 <__eqdf2>
   1325e:	4240      	negs	r0, r0
   13260:	3001      	adds	r0, #1
   13262:	bd10      	pop	{r4, pc}

00013264 <__aeabi_dcmplt>:
   13264:	b510      	push	{r4, lr}
   13266:	f000 f8c3 	bl	133f0 <__ledf2>
   1326a:	2800      	cmp	r0, #0
   1326c:	db01      	blt.n	13272 <__aeabi_dcmplt+0xe>
   1326e:	2000      	movs	r0, #0
   13270:	bd10      	pop	{r4, pc}
   13272:	2001      	movs	r0, #1
   13274:	bd10      	pop	{r4, pc}
   13276:	46c0      	nop			; (mov r8, r8)

00013278 <__aeabi_dcmple>:
   13278:	b510      	push	{r4, lr}
   1327a:	f000 f8b9 	bl	133f0 <__ledf2>
   1327e:	2800      	cmp	r0, #0
   13280:	dd01      	ble.n	13286 <__aeabi_dcmple+0xe>
   13282:	2000      	movs	r0, #0
   13284:	bd10      	pop	{r4, pc}
   13286:	2001      	movs	r0, #1
   13288:	bd10      	pop	{r4, pc}
   1328a:	46c0      	nop			; (mov r8, r8)

0001328c <__aeabi_dcmpgt>:
   1328c:	b510      	push	{r4, lr}
   1328e:	f000 f84b 	bl	13328 <__gedf2>
   13292:	2800      	cmp	r0, #0
   13294:	dc01      	bgt.n	1329a <__aeabi_dcmpgt+0xe>
   13296:	2000      	movs	r0, #0
   13298:	bd10      	pop	{r4, pc}
   1329a:	2001      	movs	r0, #1
   1329c:	bd10      	pop	{r4, pc}
   1329e:	46c0      	nop			; (mov r8, r8)

000132a0 <__aeabi_dcmpge>:
   132a0:	b510      	push	{r4, lr}
   132a2:	f000 f841 	bl	13328 <__gedf2>
   132a6:	2800      	cmp	r0, #0
   132a8:	da01      	bge.n	132ae <__aeabi_dcmpge+0xe>
   132aa:	2000      	movs	r0, #0
   132ac:	bd10      	pop	{r4, pc}
   132ae:	2001      	movs	r0, #1
   132b0:	bd10      	pop	{r4, pc}
   132b2:	46c0      	nop			; (mov r8, r8)

000132b4 <__eqdf2>:
   132b4:	b5f0      	push	{r4, r5, r6, r7, lr}
   132b6:	464f      	mov	r7, r9
   132b8:	4646      	mov	r6, r8
   132ba:	46d6      	mov	lr, sl
   132bc:	005c      	lsls	r4, r3, #1
   132be:	b5c0      	push	{r6, r7, lr}
   132c0:	031f      	lsls	r7, r3, #12
   132c2:	0fdb      	lsrs	r3, r3, #31
   132c4:	469a      	mov	sl, r3
   132c6:	4b17      	ldr	r3, [pc, #92]	; (13324 <__eqdf2+0x70>)
   132c8:	030e      	lsls	r6, r1, #12
   132ca:	004d      	lsls	r5, r1, #1
   132cc:	4684      	mov	ip, r0
   132ce:	4680      	mov	r8, r0
   132d0:	0b36      	lsrs	r6, r6, #12
   132d2:	0d6d      	lsrs	r5, r5, #21
   132d4:	0fc9      	lsrs	r1, r1, #31
   132d6:	4691      	mov	r9, r2
   132d8:	0b3f      	lsrs	r7, r7, #12
   132da:	0d64      	lsrs	r4, r4, #21
   132dc:	2001      	movs	r0, #1
   132de:	429d      	cmp	r5, r3
   132e0:	d008      	beq.n	132f4 <__eqdf2+0x40>
   132e2:	429c      	cmp	r4, r3
   132e4:	d001      	beq.n	132ea <__eqdf2+0x36>
   132e6:	42a5      	cmp	r5, r4
   132e8:	d00b      	beq.n	13302 <__eqdf2+0x4e>
   132ea:	bc1c      	pop	{r2, r3, r4}
   132ec:	4690      	mov	r8, r2
   132ee:	4699      	mov	r9, r3
   132f0:	46a2      	mov	sl, r4
   132f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   132f4:	4663      	mov	r3, ip
   132f6:	4333      	orrs	r3, r6
   132f8:	d1f7      	bne.n	132ea <__eqdf2+0x36>
   132fa:	42ac      	cmp	r4, r5
   132fc:	d1f5      	bne.n	132ea <__eqdf2+0x36>
   132fe:	433a      	orrs	r2, r7
   13300:	d1f3      	bne.n	132ea <__eqdf2+0x36>
   13302:	2001      	movs	r0, #1
   13304:	42be      	cmp	r6, r7
   13306:	d1f0      	bne.n	132ea <__eqdf2+0x36>
   13308:	45c8      	cmp	r8, r9
   1330a:	d1ee      	bne.n	132ea <__eqdf2+0x36>
   1330c:	4551      	cmp	r1, sl
   1330e:	d007      	beq.n	13320 <__eqdf2+0x6c>
   13310:	2d00      	cmp	r5, #0
   13312:	d1ea      	bne.n	132ea <__eqdf2+0x36>
   13314:	4663      	mov	r3, ip
   13316:	431e      	orrs	r6, r3
   13318:	0030      	movs	r0, r6
   1331a:	1e46      	subs	r6, r0, #1
   1331c:	41b0      	sbcs	r0, r6
   1331e:	e7e4      	b.n	132ea <__eqdf2+0x36>
   13320:	2000      	movs	r0, #0
   13322:	e7e2      	b.n	132ea <__eqdf2+0x36>
   13324:	000007ff 	.word	0x000007ff

00013328 <__gedf2>:
   13328:	b5f0      	push	{r4, r5, r6, r7, lr}
   1332a:	4645      	mov	r5, r8
   1332c:	46de      	mov	lr, fp
   1332e:	4657      	mov	r7, sl
   13330:	464e      	mov	r6, r9
   13332:	b5e0      	push	{r5, r6, r7, lr}
   13334:	031f      	lsls	r7, r3, #12
   13336:	0b3d      	lsrs	r5, r7, #12
   13338:	4f2c      	ldr	r7, [pc, #176]	; (133ec <__gedf2+0xc4>)
   1333a:	030e      	lsls	r6, r1, #12
   1333c:	004c      	lsls	r4, r1, #1
   1333e:	46ab      	mov	fp, r5
   13340:	005d      	lsls	r5, r3, #1
   13342:	4684      	mov	ip, r0
   13344:	0b36      	lsrs	r6, r6, #12
   13346:	0d64      	lsrs	r4, r4, #21
   13348:	0fc9      	lsrs	r1, r1, #31
   1334a:	4690      	mov	r8, r2
   1334c:	0d6d      	lsrs	r5, r5, #21
   1334e:	0fdb      	lsrs	r3, r3, #31
   13350:	42bc      	cmp	r4, r7
   13352:	d02a      	beq.n	133aa <__gedf2+0x82>
   13354:	4f25      	ldr	r7, [pc, #148]	; (133ec <__gedf2+0xc4>)
   13356:	42bd      	cmp	r5, r7
   13358:	d02d      	beq.n	133b6 <__gedf2+0x8e>
   1335a:	2c00      	cmp	r4, #0
   1335c:	d10f      	bne.n	1337e <__gedf2+0x56>
   1335e:	4330      	orrs	r0, r6
   13360:	0007      	movs	r7, r0
   13362:	4681      	mov	r9, r0
   13364:	4278      	negs	r0, r7
   13366:	4178      	adcs	r0, r7
   13368:	b2c0      	uxtb	r0, r0
   1336a:	2d00      	cmp	r5, #0
   1336c:	d117      	bne.n	1339e <__gedf2+0x76>
   1336e:	465f      	mov	r7, fp
   13370:	433a      	orrs	r2, r7
   13372:	d114      	bne.n	1339e <__gedf2+0x76>
   13374:	464b      	mov	r3, r9
   13376:	2000      	movs	r0, #0
   13378:	2b00      	cmp	r3, #0
   1337a:	d00a      	beq.n	13392 <__gedf2+0x6a>
   1337c:	e006      	b.n	1338c <__gedf2+0x64>
   1337e:	2d00      	cmp	r5, #0
   13380:	d102      	bne.n	13388 <__gedf2+0x60>
   13382:	4658      	mov	r0, fp
   13384:	4302      	orrs	r2, r0
   13386:	d001      	beq.n	1338c <__gedf2+0x64>
   13388:	4299      	cmp	r1, r3
   1338a:	d018      	beq.n	133be <__gedf2+0x96>
   1338c:	4248      	negs	r0, r1
   1338e:	2101      	movs	r1, #1
   13390:	4308      	orrs	r0, r1
   13392:	bc3c      	pop	{r2, r3, r4, r5}
   13394:	4690      	mov	r8, r2
   13396:	4699      	mov	r9, r3
   13398:	46a2      	mov	sl, r4
   1339a:	46ab      	mov	fp, r5
   1339c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1339e:	2800      	cmp	r0, #0
   133a0:	d0f2      	beq.n	13388 <__gedf2+0x60>
   133a2:	2001      	movs	r0, #1
   133a4:	3b01      	subs	r3, #1
   133a6:	4318      	orrs	r0, r3
   133a8:	e7f3      	b.n	13392 <__gedf2+0x6a>
   133aa:	0037      	movs	r7, r6
   133ac:	4307      	orrs	r7, r0
   133ae:	d0d1      	beq.n	13354 <__gedf2+0x2c>
   133b0:	2002      	movs	r0, #2
   133b2:	4240      	negs	r0, r0
   133b4:	e7ed      	b.n	13392 <__gedf2+0x6a>
   133b6:	465f      	mov	r7, fp
   133b8:	4317      	orrs	r7, r2
   133ba:	d0ce      	beq.n	1335a <__gedf2+0x32>
   133bc:	e7f8      	b.n	133b0 <__gedf2+0x88>
   133be:	42ac      	cmp	r4, r5
   133c0:	dce4      	bgt.n	1338c <__gedf2+0x64>
   133c2:	da03      	bge.n	133cc <__gedf2+0xa4>
   133c4:	1e48      	subs	r0, r1, #1
   133c6:	2101      	movs	r1, #1
   133c8:	4308      	orrs	r0, r1
   133ca:	e7e2      	b.n	13392 <__gedf2+0x6a>
   133cc:	455e      	cmp	r6, fp
   133ce:	d8dd      	bhi.n	1338c <__gedf2+0x64>
   133d0:	d006      	beq.n	133e0 <__gedf2+0xb8>
   133d2:	2000      	movs	r0, #0
   133d4:	455e      	cmp	r6, fp
   133d6:	d2dc      	bcs.n	13392 <__gedf2+0x6a>
   133d8:	2301      	movs	r3, #1
   133da:	1e48      	subs	r0, r1, #1
   133dc:	4318      	orrs	r0, r3
   133de:	e7d8      	b.n	13392 <__gedf2+0x6a>
   133e0:	45c4      	cmp	ip, r8
   133e2:	d8d3      	bhi.n	1338c <__gedf2+0x64>
   133e4:	2000      	movs	r0, #0
   133e6:	45c4      	cmp	ip, r8
   133e8:	d3f6      	bcc.n	133d8 <__gedf2+0xb0>
   133ea:	e7d2      	b.n	13392 <__gedf2+0x6a>
   133ec:	000007ff 	.word	0x000007ff

000133f0 <__ledf2>:
   133f0:	b5f0      	push	{r4, r5, r6, r7, lr}
   133f2:	464e      	mov	r6, r9
   133f4:	4645      	mov	r5, r8
   133f6:	46de      	mov	lr, fp
   133f8:	4657      	mov	r7, sl
   133fa:	005c      	lsls	r4, r3, #1
   133fc:	b5e0      	push	{r5, r6, r7, lr}
   133fe:	031f      	lsls	r7, r3, #12
   13400:	0fdb      	lsrs	r3, r3, #31
   13402:	4699      	mov	r9, r3
   13404:	4b2a      	ldr	r3, [pc, #168]	; (134b0 <__ledf2+0xc0>)
   13406:	030e      	lsls	r6, r1, #12
   13408:	004d      	lsls	r5, r1, #1
   1340a:	0fc9      	lsrs	r1, r1, #31
   1340c:	4684      	mov	ip, r0
   1340e:	0b36      	lsrs	r6, r6, #12
   13410:	0d6d      	lsrs	r5, r5, #21
   13412:	468b      	mov	fp, r1
   13414:	4690      	mov	r8, r2
   13416:	0b3f      	lsrs	r7, r7, #12
   13418:	0d64      	lsrs	r4, r4, #21
   1341a:	429d      	cmp	r5, r3
   1341c:	d020      	beq.n	13460 <__ledf2+0x70>
   1341e:	4b24      	ldr	r3, [pc, #144]	; (134b0 <__ledf2+0xc0>)
   13420:	429c      	cmp	r4, r3
   13422:	d022      	beq.n	1346a <__ledf2+0x7a>
   13424:	2d00      	cmp	r5, #0
   13426:	d112      	bne.n	1344e <__ledf2+0x5e>
   13428:	4330      	orrs	r0, r6
   1342a:	4243      	negs	r3, r0
   1342c:	4143      	adcs	r3, r0
   1342e:	b2db      	uxtb	r3, r3
   13430:	2c00      	cmp	r4, #0
   13432:	d01f      	beq.n	13474 <__ledf2+0x84>
   13434:	2b00      	cmp	r3, #0
   13436:	d00c      	beq.n	13452 <__ledf2+0x62>
   13438:	464b      	mov	r3, r9
   1343a:	2001      	movs	r0, #1
   1343c:	3b01      	subs	r3, #1
   1343e:	4303      	orrs	r3, r0
   13440:	0018      	movs	r0, r3
   13442:	bc3c      	pop	{r2, r3, r4, r5}
   13444:	4690      	mov	r8, r2
   13446:	4699      	mov	r9, r3
   13448:	46a2      	mov	sl, r4
   1344a:	46ab      	mov	fp, r5
   1344c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1344e:	2c00      	cmp	r4, #0
   13450:	d016      	beq.n	13480 <__ledf2+0x90>
   13452:	45cb      	cmp	fp, r9
   13454:	d017      	beq.n	13486 <__ledf2+0x96>
   13456:	465b      	mov	r3, fp
   13458:	4259      	negs	r1, r3
   1345a:	2301      	movs	r3, #1
   1345c:	430b      	orrs	r3, r1
   1345e:	e7ef      	b.n	13440 <__ledf2+0x50>
   13460:	0031      	movs	r1, r6
   13462:	2302      	movs	r3, #2
   13464:	4301      	orrs	r1, r0
   13466:	d1eb      	bne.n	13440 <__ledf2+0x50>
   13468:	e7d9      	b.n	1341e <__ledf2+0x2e>
   1346a:	0039      	movs	r1, r7
   1346c:	2302      	movs	r3, #2
   1346e:	4311      	orrs	r1, r2
   13470:	d1e6      	bne.n	13440 <__ledf2+0x50>
   13472:	e7d7      	b.n	13424 <__ledf2+0x34>
   13474:	433a      	orrs	r2, r7
   13476:	d1dd      	bne.n	13434 <__ledf2+0x44>
   13478:	2300      	movs	r3, #0
   1347a:	2800      	cmp	r0, #0
   1347c:	d0e0      	beq.n	13440 <__ledf2+0x50>
   1347e:	e7ea      	b.n	13456 <__ledf2+0x66>
   13480:	433a      	orrs	r2, r7
   13482:	d1e6      	bne.n	13452 <__ledf2+0x62>
   13484:	e7e7      	b.n	13456 <__ledf2+0x66>
   13486:	42a5      	cmp	r5, r4
   13488:	dce5      	bgt.n	13456 <__ledf2+0x66>
   1348a:	db05      	blt.n	13498 <__ledf2+0xa8>
   1348c:	42be      	cmp	r6, r7
   1348e:	d8e2      	bhi.n	13456 <__ledf2+0x66>
   13490:	d007      	beq.n	134a2 <__ledf2+0xb2>
   13492:	2300      	movs	r3, #0
   13494:	42be      	cmp	r6, r7
   13496:	d2d3      	bcs.n	13440 <__ledf2+0x50>
   13498:	4659      	mov	r1, fp
   1349a:	2301      	movs	r3, #1
   1349c:	3901      	subs	r1, #1
   1349e:	430b      	orrs	r3, r1
   134a0:	e7ce      	b.n	13440 <__ledf2+0x50>
   134a2:	45c4      	cmp	ip, r8
   134a4:	d8d7      	bhi.n	13456 <__ledf2+0x66>
   134a6:	2300      	movs	r3, #0
   134a8:	45c4      	cmp	ip, r8
   134aa:	d3f5      	bcc.n	13498 <__ledf2+0xa8>
   134ac:	e7c8      	b.n	13440 <__ledf2+0x50>
   134ae:	46c0      	nop			; (mov r8, r8)
   134b0:	000007ff 	.word	0x000007ff

000134b4 <__libc_init_array>:
   134b4:	b570      	push	{r4, r5, r6, lr}
   134b6:	4e0d      	ldr	r6, [pc, #52]	; (134ec <__libc_init_array+0x38>)
   134b8:	4d0d      	ldr	r5, [pc, #52]	; (134f0 <__libc_init_array+0x3c>)
   134ba:	2400      	movs	r4, #0
   134bc:	1bad      	subs	r5, r5, r6
   134be:	10ad      	asrs	r5, r5, #2
   134c0:	d005      	beq.n	134ce <__libc_init_array+0x1a>
   134c2:	00a3      	lsls	r3, r4, #2
   134c4:	58f3      	ldr	r3, [r6, r3]
   134c6:	3401      	adds	r4, #1
   134c8:	4798      	blx	r3
   134ca:	42a5      	cmp	r5, r4
   134cc:	d1f9      	bne.n	134c2 <__libc_init_array+0xe>
   134ce:	f008 f8e7 	bl	1b6a0 <_init>
   134d2:	4e08      	ldr	r6, [pc, #32]	; (134f4 <__libc_init_array+0x40>)
   134d4:	4d08      	ldr	r5, [pc, #32]	; (134f8 <__libc_init_array+0x44>)
   134d6:	2400      	movs	r4, #0
   134d8:	1bad      	subs	r5, r5, r6
   134da:	10ad      	asrs	r5, r5, #2
   134dc:	d005      	beq.n	134ea <__libc_init_array+0x36>
   134de:	00a3      	lsls	r3, r4, #2
   134e0:	58f3      	ldr	r3, [r6, r3]
   134e2:	3401      	adds	r4, #1
   134e4:	4798      	blx	r3
   134e6:	42a5      	cmp	r5, r4
   134e8:	d1f9      	bne.n	134de <__libc_init_array+0x2a>
   134ea:	bd70      	pop	{r4, r5, r6, pc}
   134ec:	0001b6ac 	.word	0x0001b6ac
   134f0:	0001b6ac 	.word	0x0001b6ac
   134f4:	0001b6ac 	.word	0x0001b6ac
   134f8:	0001b6b4 	.word	0x0001b6b4

000134fc <memcmp>:
   134fc:	b510      	push	{r4, lr}
   134fe:	2a03      	cmp	r2, #3
   13500:	d91c      	bls.n	1353c <memcmp+0x40>
   13502:	0003      	movs	r3, r0
   13504:	430b      	orrs	r3, r1
   13506:	079b      	lsls	r3, r3, #30
   13508:	d00f      	beq.n	1352a <memcmp+0x2e>
   1350a:	7803      	ldrb	r3, [r0, #0]
   1350c:	780c      	ldrb	r4, [r1, #0]
   1350e:	1882      	adds	r2, r0, r2
   13510:	42a3      	cmp	r3, r4
   13512:	d004      	beq.n	1351e <memcmp+0x22>
   13514:	e015      	b.n	13542 <memcmp+0x46>
   13516:	7803      	ldrb	r3, [r0, #0]
   13518:	780c      	ldrb	r4, [r1, #0]
   1351a:	42a3      	cmp	r3, r4
   1351c:	d111      	bne.n	13542 <memcmp+0x46>
   1351e:	3001      	adds	r0, #1
   13520:	3101      	adds	r1, #1
   13522:	4282      	cmp	r2, r0
   13524:	d1f7      	bne.n	13516 <memcmp+0x1a>
   13526:	2000      	movs	r0, #0
   13528:	bd10      	pop	{r4, pc}
   1352a:	6803      	ldr	r3, [r0, #0]
   1352c:	680c      	ldr	r4, [r1, #0]
   1352e:	42a3      	cmp	r3, r4
   13530:	d1eb      	bne.n	1350a <memcmp+0xe>
   13532:	3a04      	subs	r2, #4
   13534:	3004      	adds	r0, #4
   13536:	3104      	adds	r1, #4
   13538:	2a03      	cmp	r2, #3
   1353a:	d8f6      	bhi.n	1352a <memcmp+0x2e>
   1353c:	2a00      	cmp	r2, #0
   1353e:	d1e4      	bne.n	1350a <memcmp+0xe>
   13540:	e7f1      	b.n	13526 <memcmp+0x2a>
   13542:	1b18      	subs	r0, r3, r4
   13544:	e7f0      	b.n	13528 <memcmp+0x2c>
   13546:	46c0      	nop			; (mov r8, r8)

00013548 <memcpy>:
   13548:	b5f0      	push	{r4, r5, r6, r7, lr}
   1354a:	0005      	movs	r5, r0
   1354c:	2a0f      	cmp	r2, #15
   1354e:	d92f      	bls.n	135b0 <memcpy+0x68>
   13550:	000b      	movs	r3, r1
   13552:	4303      	orrs	r3, r0
   13554:	079b      	lsls	r3, r3, #30
   13556:	d134      	bne.n	135c2 <memcpy+0x7a>
   13558:	0016      	movs	r6, r2
   1355a:	000c      	movs	r4, r1
   1355c:	0003      	movs	r3, r0
   1355e:	3e10      	subs	r6, #16
   13560:	0935      	lsrs	r5, r6, #4
   13562:	3501      	adds	r5, #1
   13564:	012d      	lsls	r5, r5, #4
   13566:	1945      	adds	r5, r0, r5
   13568:	6827      	ldr	r7, [r4, #0]
   1356a:	601f      	str	r7, [r3, #0]
   1356c:	6867      	ldr	r7, [r4, #4]
   1356e:	605f      	str	r7, [r3, #4]
   13570:	68a7      	ldr	r7, [r4, #8]
   13572:	609f      	str	r7, [r3, #8]
   13574:	68e7      	ldr	r7, [r4, #12]
   13576:	3410      	adds	r4, #16
   13578:	60df      	str	r7, [r3, #12]
   1357a:	3310      	adds	r3, #16
   1357c:	429d      	cmp	r5, r3
   1357e:	d1f3      	bne.n	13568 <memcpy+0x20>
   13580:	230f      	movs	r3, #15
   13582:	439e      	bics	r6, r3
   13584:	3610      	adds	r6, #16
   13586:	1985      	adds	r5, r0, r6
   13588:	1989      	adds	r1, r1, r6
   1358a:	4013      	ands	r3, r2
   1358c:	2b03      	cmp	r3, #3
   1358e:	d91a      	bls.n	135c6 <memcpy+0x7e>
   13590:	1f1e      	subs	r6, r3, #4
   13592:	2300      	movs	r3, #0
   13594:	08b4      	lsrs	r4, r6, #2
   13596:	3401      	adds	r4, #1
   13598:	00a4      	lsls	r4, r4, #2
   1359a:	58cf      	ldr	r7, [r1, r3]
   1359c:	50ef      	str	r7, [r5, r3]
   1359e:	3304      	adds	r3, #4
   135a0:	42a3      	cmp	r3, r4
   135a2:	d1fa      	bne.n	1359a <memcpy+0x52>
   135a4:	2403      	movs	r4, #3
   135a6:	43a6      	bics	r6, r4
   135a8:	1d33      	adds	r3, r6, #4
   135aa:	4022      	ands	r2, r4
   135ac:	18c9      	adds	r1, r1, r3
   135ae:	18ed      	adds	r5, r5, r3
   135b0:	2a00      	cmp	r2, #0
   135b2:	d005      	beq.n	135c0 <memcpy+0x78>
   135b4:	2300      	movs	r3, #0
   135b6:	5ccc      	ldrb	r4, [r1, r3]
   135b8:	54ec      	strb	r4, [r5, r3]
   135ba:	3301      	adds	r3, #1
   135bc:	4293      	cmp	r3, r2
   135be:	d1fa      	bne.n	135b6 <memcpy+0x6e>
   135c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   135c2:	0005      	movs	r5, r0
   135c4:	e7f6      	b.n	135b4 <memcpy+0x6c>
   135c6:	001a      	movs	r2, r3
   135c8:	e7f2      	b.n	135b0 <memcpy+0x68>
   135ca:	46c0      	nop			; (mov r8, r8)

000135cc <memset>:
   135cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   135ce:	0783      	lsls	r3, r0, #30
   135d0:	d043      	beq.n	1365a <memset+0x8e>
   135d2:	1e54      	subs	r4, r2, #1
   135d4:	2a00      	cmp	r2, #0
   135d6:	d03f      	beq.n	13658 <memset+0x8c>
   135d8:	b2ce      	uxtb	r6, r1
   135da:	0002      	movs	r2, r0
   135dc:	2503      	movs	r5, #3
   135de:	e002      	b.n	135e6 <memset+0x1a>
   135e0:	001a      	movs	r2, r3
   135e2:	3c01      	subs	r4, #1
   135e4:	d338      	bcc.n	13658 <memset+0x8c>
   135e6:	1c53      	adds	r3, r2, #1
   135e8:	7016      	strb	r6, [r2, #0]
   135ea:	422b      	tst	r3, r5
   135ec:	d1f8      	bne.n	135e0 <memset+0x14>
   135ee:	2c03      	cmp	r4, #3
   135f0:	d92a      	bls.n	13648 <memset+0x7c>
   135f2:	22ff      	movs	r2, #255	; 0xff
   135f4:	400a      	ands	r2, r1
   135f6:	0215      	lsls	r5, r2, #8
   135f8:	4315      	orrs	r5, r2
   135fa:	042a      	lsls	r2, r5, #16
   135fc:	4315      	orrs	r5, r2
   135fe:	2c0f      	cmp	r4, #15
   13600:	d914      	bls.n	1362c <memset+0x60>
   13602:	0027      	movs	r7, r4
   13604:	001a      	movs	r2, r3
   13606:	3f10      	subs	r7, #16
   13608:	093e      	lsrs	r6, r7, #4
   1360a:	3601      	adds	r6, #1
   1360c:	0136      	lsls	r6, r6, #4
   1360e:	199e      	adds	r6, r3, r6
   13610:	6015      	str	r5, [r2, #0]
   13612:	6055      	str	r5, [r2, #4]
   13614:	6095      	str	r5, [r2, #8]
   13616:	60d5      	str	r5, [r2, #12]
   13618:	3210      	adds	r2, #16
   1361a:	4296      	cmp	r6, r2
   1361c:	d1f8      	bne.n	13610 <memset+0x44>
   1361e:	220f      	movs	r2, #15
   13620:	4397      	bics	r7, r2
   13622:	3710      	adds	r7, #16
   13624:	19db      	adds	r3, r3, r7
   13626:	4014      	ands	r4, r2
   13628:	2c03      	cmp	r4, #3
   1362a:	d90d      	bls.n	13648 <memset+0x7c>
   1362c:	001a      	movs	r2, r3
   1362e:	1f27      	subs	r7, r4, #4
   13630:	08be      	lsrs	r6, r7, #2
   13632:	3601      	adds	r6, #1
   13634:	00b6      	lsls	r6, r6, #2
   13636:	199e      	adds	r6, r3, r6
   13638:	c220      	stmia	r2!, {r5}
   1363a:	42b2      	cmp	r2, r6
   1363c:	d1fc      	bne.n	13638 <memset+0x6c>
   1363e:	2203      	movs	r2, #3
   13640:	4397      	bics	r7, r2
   13642:	3704      	adds	r7, #4
   13644:	19db      	adds	r3, r3, r7
   13646:	4014      	ands	r4, r2
   13648:	2c00      	cmp	r4, #0
   1364a:	d005      	beq.n	13658 <memset+0x8c>
   1364c:	b2c9      	uxtb	r1, r1
   1364e:	191c      	adds	r4, r3, r4
   13650:	7019      	strb	r1, [r3, #0]
   13652:	3301      	adds	r3, #1
   13654:	429c      	cmp	r4, r3
   13656:	d1fb      	bne.n	13650 <memset+0x84>
   13658:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1365a:	0014      	movs	r4, r2
   1365c:	0003      	movs	r3, r0
   1365e:	e7c6      	b.n	135ee <memset+0x22>

00013660 <printf>:
   13660:	b40f      	push	{r0, r1, r2, r3}
   13662:	b500      	push	{lr}
   13664:	4906      	ldr	r1, [pc, #24]	; (13680 <printf+0x20>)
   13666:	b083      	sub	sp, #12
   13668:	ab04      	add	r3, sp, #16
   1366a:	6808      	ldr	r0, [r1, #0]
   1366c:	cb04      	ldmia	r3!, {r2}
   1366e:	6881      	ldr	r1, [r0, #8]
   13670:	9301      	str	r3, [sp, #4]
   13672:	f001 fcd7 	bl	15024 <_vfprintf_r>
   13676:	b003      	add	sp, #12
   13678:	bc08      	pop	{r3}
   1367a:	b004      	add	sp, #16
   1367c:	4718      	bx	r3
   1367e:	46c0      	nop			; (mov r8, r8)
   13680:	20000064 	.word	0x20000064

00013684 <_puts_r>:
   13684:	b530      	push	{r4, r5, lr}
   13686:	0004      	movs	r4, r0
   13688:	b089      	sub	sp, #36	; 0x24
   1368a:	0008      	movs	r0, r1
   1368c:	000d      	movs	r5, r1
   1368e:	f000 f993 	bl	139b8 <strlen>
   13692:	ab04      	add	r3, sp, #16
   13694:	4a21      	ldr	r2, [pc, #132]	; (1371c <_puts_r+0x98>)
   13696:	9301      	str	r3, [sp, #4]
   13698:	2302      	movs	r3, #2
   1369a:	9206      	str	r2, [sp, #24]
   1369c:	2201      	movs	r2, #1
   1369e:	9302      	str	r3, [sp, #8]
   136a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   136a2:	9005      	str	r0, [sp, #20]
   136a4:	3001      	adds	r0, #1
   136a6:	9504      	str	r5, [sp, #16]
   136a8:	9207      	str	r2, [sp, #28]
   136aa:	9003      	str	r0, [sp, #12]
   136ac:	68a5      	ldr	r5, [r4, #8]
   136ae:	2b00      	cmp	r3, #0
   136b0:	d02f      	beq.n	13712 <_puts_r+0x8e>
   136b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   136b4:	07db      	lsls	r3, r3, #31
   136b6:	d424      	bmi.n	13702 <_puts_r+0x7e>
   136b8:	230c      	movs	r3, #12
   136ba:	5eea      	ldrsh	r2, [r5, r3]
   136bc:	b291      	uxth	r1, r2
   136be:	058b      	lsls	r3, r1, #22
   136c0:	d51c      	bpl.n	136fc <_puts_r+0x78>
   136c2:	2380      	movs	r3, #128	; 0x80
   136c4:	019b      	lsls	r3, r3, #6
   136c6:	4219      	tst	r1, r3
   136c8:	d105      	bne.n	136d6 <_puts_r+0x52>
   136ca:	4313      	orrs	r3, r2
   136cc:	81ab      	strh	r3, [r5, #12]
   136ce:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   136d0:	4b13      	ldr	r3, [pc, #76]	; (13720 <_puts_r+0x9c>)
   136d2:	4013      	ands	r3, r2
   136d4:	666b      	str	r3, [r5, #100]	; 0x64
   136d6:	0020      	movs	r0, r4
   136d8:	aa01      	add	r2, sp, #4
   136da:	0029      	movs	r1, r5
   136dc:	f004 fbc8 	bl	17e70 <__sfvwrite_r>
   136e0:	1e44      	subs	r4, r0, #1
   136e2:	41a0      	sbcs	r0, r4
   136e4:	4244      	negs	r4, r0
   136e6:	200a      	movs	r0, #10
   136e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   136ea:	4304      	orrs	r4, r0
   136ec:	07db      	lsls	r3, r3, #31
   136ee:	d402      	bmi.n	136f6 <_puts_r+0x72>
   136f0:	89ab      	ldrh	r3, [r5, #12]
   136f2:	059b      	lsls	r3, r3, #22
   136f4:	d509      	bpl.n	1370a <_puts_r+0x86>
   136f6:	0020      	movs	r0, r4
   136f8:	b009      	add	sp, #36	; 0x24
   136fa:	bd30      	pop	{r4, r5, pc}
   136fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
   136fe:	f004 fd71 	bl	181e4 <__retarget_lock_acquire_recursive>
   13702:	230c      	movs	r3, #12
   13704:	5eea      	ldrsh	r2, [r5, r3]
   13706:	b291      	uxth	r1, r2
   13708:	e7db      	b.n	136c2 <_puts_r+0x3e>
   1370a:	6da8      	ldr	r0, [r5, #88]	; 0x58
   1370c:	f004 fd6c 	bl	181e8 <__retarget_lock_release_recursive>
   13710:	e7f1      	b.n	136f6 <_puts_r+0x72>
   13712:	0020      	movs	r0, r4
   13714:	f004 fa24 	bl	17b60 <__sinit>
   13718:	e7cb      	b.n	136b2 <_puts_r+0x2e>
   1371a:	46c0      	nop			; (mov r8, r8)
   1371c:	0001b12c 	.word	0x0001b12c
   13720:	ffffdfff 	.word	0xffffdfff

00013724 <puts>:
   13724:	b510      	push	{r4, lr}
   13726:	4b03      	ldr	r3, [pc, #12]	; (13734 <puts+0x10>)
   13728:	0001      	movs	r1, r0
   1372a:	6818      	ldr	r0, [r3, #0]
   1372c:	f7ff ffaa 	bl	13684 <_puts_r>
   13730:	bd10      	pop	{r4, pc}
   13732:	46c0      	nop			; (mov r8, r8)
   13734:	20000064 	.word	0x20000064

00013738 <srand>:
   13738:	2200      	movs	r2, #0
   1373a:	4b03      	ldr	r3, [pc, #12]	; (13748 <srand+0x10>)
   1373c:	681b      	ldr	r3, [r3, #0]
   1373e:	33a8      	adds	r3, #168	; 0xa8
   13740:	6018      	str	r0, [r3, #0]
   13742:	605a      	str	r2, [r3, #4]
   13744:	4770      	bx	lr
   13746:	46c0      	nop			; (mov r8, r8)
   13748:	20000064 	.word	0x20000064

0001374c <rand>:
   1374c:	b510      	push	{r4, lr}
   1374e:	4b09      	ldr	r3, [pc, #36]	; (13774 <rand+0x28>)
   13750:	4a09      	ldr	r2, [pc, #36]	; (13778 <rand+0x2c>)
   13752:	681c      	ldr	r4, [r3, #0]
   13754:	4b09      	ldr	r3, [pc, #36]	; (1377c <rand+0x30>)
   13756:	34a8      	adds	r4, #168	; 0xa8
   13758:	6820      	ldr	r0, [r4, #0]
   1375a:	6861      	ldr	r1, [r4, #4]
   1375c:	f7fc ffec 	bl	10738 <__aeabi_lmul>
   13760:	2201      	movs	r2, #1
   13762:	2300      	movs	r3, #0
   13764:	1880      	adds	r0, r0, r2
   13766:	4159      	adcs	r1, r3
   13768:	6020      	str	r0, [r4, #0]
   1376a:	6061      	str	r1, [r4, #4]
   1376c:	0048      	lsls	r0, r1, #1
   1376e:	0840      	lsrs	r0, r0, #1
   13770:	bd10      	pop	{r4, pc}
   13772:	46c0      	nop			; (mov r8, r8)
   13774:	20000064 	.word	0x20000064
   13778:	4c957f2d 	.word	0x4c957f2d
   1377c:	5851f42d 	.word	0x5851f42d

00013780 <setbuf>:
   13780:	424a      	negs	r2, r1
   13782:	414a      	adcs	r2, r1
   13784:	2380      	movs	r3, #128	; 0x80
   13786:	b510      	push	{r4, lr}
   13788:	0052      	lsls	r2, r2, #1
   1378a:	00db      	lsls	r3, r3, #3
   1378c:	f000 f802 	bl	13794 <setvbuf>
   13790:	bd10      	pop	{r4, pc}
   13792:	46c0      	nop			; (mov r8, r8)

00013794 <setvbuf>:
   13794:	b5f0      	push	{r4, r5, r6, r7, lr}
   13796:	4647      	mov	r7, r8
   13798:	46ce      	mov	lr, r9
   1379a:	b580      	push	{r7, lr}
   1379c:	001f      	movs	r7, r3
   1379e:	4b63      	ldr	r3, [pc, #396]	; (1392c <setvbuf+0x198>)
   137a0:	b083      	sub	sp, #12
   137a2:	681d      	ldr	r5, [r3, #0]
   137a4:	0004      	movs	r4, r0
   137a6:	4688      	mov	r8, r1
   137a8:	0016      	movs	r6, r2
   137aa:	2d00      	cmp	r5, #0
   137ac:	d002      	beq.n	137b4 <setvbuf+0x20>
   137ae:	6bab      	ldr	r3, [r5, #56]	; 0x38
   137b0:	2b00      	cmp	r3, #0
   137b2:	d066      	beq.n	13882 <setvbuf+0xee>
   137b4:	2e02      	cmp	r6, #2
   137b6:	d005      	beq.n	137c4 <setvbuf+0x30>
   137b8:	2e01      	cmp	r6, #1
   137ba:	d900      	bls.n	137be <setvbuf+0x2a>
   137bc:	e0a1      	b.n	13902 <setvbuf+0x16e>
   137be:	2f00      	cmp	r7, #0
   137c0:	da00      	bge.n	137c4 <setvbuf+0x30>
   137c2:	e09e      	b.n	13902 <setvbuf+0x16e>
   137c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
   137c6:	07db      	lsls	r3, r3, #31
   137c8:	d533      	bpl.n	13832 <setvbuf+0x9e>
   137ca:	0021      	movs	r1, r4
   137cc:	0028      	movs	r0, r5
   137ce:	f004 f96d 	bl	17aac <_fflush_r>
   137d2:	6b21      	ldr	r1, [r4, #48]	; 0x30
   137d4:	2900      	cmp	r1, #0
   137d6:	d008      	beq.n	137ea <setvbuf+0x56>
   137d8:	0023      	movs	r3, r4
   137da:	3340      	adds	r3, #64	; 0x40
   137dc:	4299      	cmp	r1, r3
   137de:	d002      	beq.n	137e6 <setvbuf+0x52>
   137e0:	0028      	movs	r0, r5
   137e2:	f004 fa67 	bl	17cb4 <_free_r>
   137e6:	2300      	movs	r3, #0
   137e8:	6323      	str	r3, [r4, #48]	; 0x30
   137ea:	2300      	movs	r3, #0
   137ec:	61a3      	str	r3, [r4, #24]
   137ee:	6063      	str	r3, [r4, #4]
   137f0:	220c      	movs	r2, #12
   137f2:	5ea3      	ldrsh	r3, [r4, r2]
   137f4:	061a      	lsls	r2, r3, #24
   137f6:	d43d      	bmi.n	13874 <setvbuf+0xe0>
   137f8:	4a4d      	ldr	r2, [pc, #308]	; (13930 <setvbuf+0x19c>)
   137fa:	4013      	ands	r3, r2
   137fc:	81a3      	strh	r3, [r4, #12]
   137fe:	2e02      	cmp	r6, #2
   13800:	d01e      	beq.n	13840 <setvbuf+0xac>
   13802:	ab01      	add	r3, sp, #4
   13804:	466a      	mov	r2, sp
   13806:	0021      	movs	r1, r4
   13808:	0028      	movs	r0, r5
   1380a:	f004 fcef 	bl	181ec <__swhatbuf_r>
   1380e:	89a3      	ldrh	r3, [r4, #12]
   13810:	4318      	orrs	r0, r3
   13812:	81a0      	strh	r0, [r4, #12]
   13814:	2f00      	cmp	r7, #0
   13816:	d138      	bne.n	1388a <setvbuf+0xf6>
   13818:	9f00      	ldr	r7, [sp, #0]
   1381a:	0038      	movs	r0, r7
   1381c:	f004 fd5e 	bl	182dc <malloc>
   13820:	4680      	mov	r8, r0
   13822:	2800      	cmp	r0, #0
   13824:	d100      	bne.n	13828 <setvbuf+0x94>
   13826:	e06f      	b.n	13908 <setvbuf+0x174>
   13828:	2280      	movs	r2, #128	; 0x80
   1382a:	89a3      	ldrh	r3, [r4, #12]
   1382c:	4313      	orrs	r3, r2
   1382e:	81a3      	strh	r3, [r4, #12]
   13830:	e02e      	b.n	13890 <setvbuf+0xfc>
   13832:	89a3      	ldrh	r3, [r4, #12]
   13834:	059b      	lsls	r3, r3, #22
   13836:	d4c8      	bmi.n	137ca <setvbuf+0x36>
   13838:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1383a:	f004 fcd3 	bl	181e4 <__retarget_lock_acquire_recursive>
   1383e:	e7c4      	b.n	137ca <setvbuf+0x36>
   13840:	2500      	movs	r5, #0
   13842:	2202      	movs	r2, #2
   13844:	4313      	orrs	r3, r2
   13846:	2200      	movs	r2, #0
   13848:	60a2      	str	r2, [r4, #8]
   1384a:	0022      	movs	r2, r4
   1384c:	3243      	adds	r2, #67	; 0x43
   1384e:	6022      	str	r2, [r4, #0]
   13850:	6122      	str	r2, [r4, #16]
   13852:	2201      	movs	r2, #1
   13854:	6e61      	ldr	r1, [r4, #100]	; 0x64
   13856:	81a3      	strh	r3, [r4, #12]
   13858:	6162      	str	r2, [r4, #20]
   1385a:	4211      	tst	r1, r2
   1385c:	d104      	bne.n	13868 <setvbuf+0xd4>
   1385e:	059b      	lsls	r3, r3, #22
   13860:	d402      	bmi.n	13868 <setvbuf+0xd4>
   13862:	6da0      	ldr	r0, [r4, #88]	; 0x58
   13864:	f004 fcc0 	bl	181e8 <__retarget_lock_release_recursive>
   13868:	0028      	movs	r0, r5
   1386a:	b003      	add	sp, #12
   1386c:	bc0c      	pop	{r2, r3}
   1386e:	4690      	mov	r8, r2
   13870:	4699      	mov	r9, r3
   13872:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13874:	6921      	ldr	r1, [r4, #16]
   13876:	0028      	movs	r0, r5
   13878:	f004 fa1c 	bl	17cb4 <_free_r>
   1387c:	220c      	movs	r2, #12
   1387e:	5ea3      	ldrsh	r3, [r4, r2]
   13880:	e7ba      	b.n	137f8 <setvbuf+0x64>
   13882:	0028      	movs	r0, r5
   13884:	f004 f96c 	bl	17b60 <__sinit>
   13888:	e794      	b.n	137b4 <setvbuf+0x20>
   1388a:	4643      	mov	r3, r8
   1388c:	2b00      	cmp	r3, #0
   1388e:	d0c4      	beq.n	1381a <setvbuf+0x86>
   13890:	6bab      	ldr	r3, [r5, #56]	; 0x38
   13892:	2b00      	cmp	r3, #0
   13894:	d027      	beq.n	138e6 <setvbuf+0x152>
   13896:	9b00      	ldr	r3, [sp, #0]
   13898:	429f      	cmp	r7, r3
   1389a:	d02a      	beq.n	138f2 <setvbuf+0x15e>
   1389c:	2380      	movs	r3, #128	; 0x80
   1389e:	89a2      	ldrh	r2, [r4, #12]
   138a0:	011b      	lsls	r3, r3, #4
   138a2:	4313      	orrs	r3, r2
   138a4:	b21b      	sxth	r3, r3
   138a6:	81a3      	strh	r3, [r4, #12]
   138a8:	2e01      	cmp	r6, #1
   138aa:	d026      	beq.n	138fa <setvbuf+0x166>
   138ac:	4642      	mov	r2, r8
   138ae:	6022      	str	r2, [r4, #0]
   138b0:	6122      	str	r2, [r4, #16]
   138b2:	2208      	movs	r2, #8
   138b4:	b29b      	uxth	r3, r3
   138b6:	6167      	str	r7, [r4, #20]
   138b8:	401a      	ands	r2, r3
   138ba:	d00b      	beq.n	138d4 <setvbuf+0x140>
   138bc:	07da      	lsls	r2, r3, #31
   138be:	d510      	bpl.n	138e2 <setvbuf+0x14e>
   138c0:	2200      	movs	r2, #0
   138c2:	2501      	movs	r5, #1
   138c4:	60a2      	str	r2, [r4, #8]
   138c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
   138c8:	427f      	negs	r7, r7
   138ca:	61a7      	str	r7, [r4, #24]
   138cc:	4015      	ands	r5, r2
   138ce:	d0c6      	beq.n	1385e <setvbuf+0xca>
   138d0:	2500      	movs	r5, #0
   138d2:	e7c9      	b.n	13868 <setvbuf+0xd4>
   138d4:	60a2      	str	r2, [r4, #8]
   138d6:	2501      	movs	r5, #1
   138d8:	6e62      	ldr	r2, [r4, #100]	; 0x64
   138da:	4015      	ands	r5, r2
   138dc:	d0bf      	beq.n	1385e <setvbuf+0xca>
   138de:	2500      	movs	r5, #0
   138e0:	e7c2      	b.n	13868 <setvbuf+0xd4>
   138e2:	60a7      	str	r7, [r4, #8]
   138e4:	e7f7      	b.n	138d6 <setvbuf+0x142>
   138e6:	0028      	movs	r0, r5
   138e8:	f004 f93a 	bl	17b60 <__sinit>
   138ec:	9b00      	ldr	r3, [sp, #0]
   138ee:	429f      	cmp	r7, r3
   138f0:	d1d4      	bne.n	1389c <setvbuf+0x108>
   138f2:	220c      	movs	r2, #12
   138f4:	5ea3      	ldrsh	r3, [r4, r2]
   138f6:	2e01      	cmp	r6, #1
   138f8:	d1d8      	bne.n	138ac <setvbuf+0x118>
   138fa:	2201      	movs	r2, #1
   138fc:	4313      	orrs	r3, r2
   138fe:	81a3      	strh	r3, [r4, #12]
   13900:	e7d4      	b.n	138ac <setvbuf+0x118>
   13902:	2501      	movs	r5, #1
   13904:	426d      	negs	r5, r5
   13906:	e7af      	b.n	13868 <setvbuf+0xd4>
   13908:	9b00      	ldr	r3, [sp, #0]
   1390a:	4699      	mov	r9, r3
   1390c:	42bb      	cmp	r3, r7
   1390e:	d005      	beq.n	1391c <setvbuf+0x188>
   13910:	0018      	movs	r0, r3
   13912:	f004 fce3 	bl	182dc <malloc>
   13916:	4680      	mov	r8, r0
   13918:	2800      	cmp	r0, #0
   1391a:	d104      	bne.n	13926 <setvbuf+0x192>
   1391c:	2501      	movs	r5, #1
   1391e:	220c      	movs	r2, #12
   13920:	5ea3      	ldrsh	r3, [r4, r2]
   13922:	426d      	negs	r5, r5
   13924:	e78d      	b.n	13842 <setvbuf+0xae>
   13926:	464f      	mov	r7, r9
   13928:	e77e      	b.n	13828 <setvbuf+0x94>
   1392a:	46c0      	nop			; (mov r8, r8)
   1392c:	20000064 	.word	0x20000064
   13930:	fffff35c 	.word	0xfffff35c

00013934 <snprintf>:
   13934:	b40c      	push	{r2, r3}
   13936:	b530      	push	{r4, r5, lr}
   13938:	4b1e      	ldr	r3, [pc, #120]	; (139b4 <snprintf+0x80>)
   1393a:	b09d      	sub	sp, #116	; 0x74
   1393c:	681d      	ldr	r5, [r3, #0]
   1393e:	2900      	cmp	r1, #0
   13940:	db33      	blt.n	139aa <snprintf+0x76>
   13942:	2382      	movs	r3, #130	; 0x82
   13944:	ac02      	add	r4, sp, #8
   13946:	009b      	lsls	r3, r3, #2
   13948:	81a3      	strh	r3, [r4, #12]
   1394a:	9002      	str	r0, [sp, #8]
   1394c:	6120      	str	r0, [r4, #16]
   1394e:	2900      	cmp	r1, #0
   13950:	d012      	beq.n	13978 <snprintf+0x44>
   13952:	2301      	movs	r3, #1
   13954:	3901      	subs	r1, #1
   13956:	425b      	negs	r3, r3
   13958:	60a1      	str	r1, [r4, #8]
   1395a:	6161      	str	r1, [r4, #20]
   1395c:	81e3      	strh	r3, [r4, #14]
   1395e:	9a20      	ldr	r2, [sp, #128]	; 0x80
   13960:	ab21      	add	r3, sp, #132	; 0x84
   13962:	0021      	movs	r1, r4
   13964:	0028      	movs	r0, r5
   13966:	9301      	str	r3, [sp, #4]
   13968:	f000 f858 	bl	13a1c <_svfprintf_r>
   1396c:	1c43      	adds	r3, r0, #1
   1396e:	db16      	blt.n	1399e <snprintf+0x6a>
   13970:	2300      	movs	r3, #0
   13972:	9a02      	ldr	r2, [sp, #8]
   13974:	7013      	strb	r3, [r2, #0]
   13976:	e00d      	b.n	13994 <snprintf+0x60>
   13978:	2301      	movs	r3, #1
   1397a:	425b      	negs	r3, r3
   1397c:	60a1      	str	r1, [r4, #8]
   1397e:	6161      	str	r1, [r4, #20]
   13980:	81e3      	strh	r3, [r4, #14]
   13982:	9a20      	ldr	r2, [sp, #128]	; 0x80
   13984:	ab21      	add	r3, sp, #132	; 0x84
   13986:	0021      	movs	r1, r4
   13988:	0028      	movs	r0, r5
   1398a:	9301      	str	r3, [sp, #4]
   1398c:	f000 f846 	bl	13a1c <_svfprintf_r>
   13990:	1c43      	adds	r3, r0, #1
   13992:	db07      	blt.n	139a4 <snprintf+0x70>
   13994:	b01d      	add	sp, #116	; 0x74
   13996:	bc30      	pop	{r4, r5}
   13998:	bc08      	pop	{r3}
   1399a:	b002      	add	sp, #8
   1399c:	4718      	bx	r3
   1399e:	238b      	movs	r3, #139	; 0x8b
   139a0:	602b      	str	r3, [r5, #0]
   139a2:	e7e5      	b.n	13970 <snprintf+0x3c>
   139a4:	238b      	movs	r3, #139	; 0x8b
   139a6:	602b      	str	r3, [r5, #0]
   139a8:	e7f4      	b.n	13994 <snprintf+0x60>
   139aa:	238b      	movs	r3, #139	; 0x8b
   139ac:	2001      	movs	r0, #1
   139ae:	602b      	str	r3, [r5, #0]
   139b0:	4240      	negs	r0, r0
   139b2:	e7ef      	b.n	13994 <snprintf+0x60>
   139b4:	20000064 	.word	0x20000064

000139b8 <strlen>:
   139b8:	b510      	push	{r4, lr}
   139ba:	0783      	lsls	r3, r0, #30
   139bc:	d025      	beq.n	13a0a <strlen+0x52>
   139be:	7803      	ldrb	r3, [r0, #0]
   139c0:	2b00      	cmp	r3, #0
   139c2:	d024      	beq.n	13a0e <strlen+0x56>
   139c4:	0003      	movs	r3, r0
   139c6:	2103      	movs	r1, #3
   139c8:	e002      	b.n	139d0 <strlen+0x18>
   139ca:	781a      	ldrb	r2, [r3, #0]
   139cc:	2a00      	cmp	r2, #0
   139ce:	d01a      	beq.n	13a06 <strlen+0x4e>
   139d0:	3301      	adds	r3, #1
   139d2:	420b      	tst	r3, r1
   139d4:	d1f9      	bne.n	139ca <strlen+0x12>
   139d6:	6819      	ldr	r1, [r3, #0]
   139d8:	4a0e      	ldr	r2, [pc, #56]	; (13a14 <strlen+0x5c>)
   139da:	4c0f      	ldr	r4, [pc, #60]	; (13a18 <strlen+0x60>)
   139dc:	188a      	adds	r2, r1, r2
   139de:	438a      	bics	r2, r1
   139e0:	4222      	tst	r2, r4
   139e2:	d106      	bne.n	139f2 <strlen+0x3a>
   139e4:	3304      	adds	r3, #4
   139e6:	6819      	ldr	r1, [r3, #0]
   139e8:	4a0a      	ldr	r2, [pc, #40]	; (13a14 <strlen+0x5c>)
   139ea:	188a      	adds	r2, r1, r2
   139ec:	438a      	bics	r2, r1
   139ee:	4222      	tst	r2, r4
   139f0:	d0f8      	beq.n	139e4 <strlen+0x2c>
   139f2:	001a      	movs	r2, r3
   139f4:	781b      	ldrb	r3, [r3, #0]
   139f6:	2b00      	cmp	r3, #0
   139f8:	d003      	beq.n	13a02 <strlen+0x4a>
   139fa:	3201      	adds	r2, #1
   139fc:	7811      	ldrb	r1, [r2, #0]
   139fe:	2900      	cmp	r1, #0
   13a00:	d1fb      	bne.n	139fa <strlen+0x42>
   13a02:	1a10      	subs	r0, r2, r0
   13a04:	bd10      	pop	{r4, pc}
   13a06:	1a18      	subs	r0, r3, r0
   13a08:	e7fc      	b.n	13a04 <strlen+0x4c>
   13a0a:	0003      	movs	r3, r0
   13a0c:	e7e3      	b.n	139d6 <strlen+0x1e>
   13a0e:	2000      	movs	r0, #0
   13a10:	e7f8      	b.n	13a04 <strlen+0x4c>
   13a12:	46c0      	nop			; (mov r8, r8)
   13a14:	fefefeff 	.word	0xfefefeff
   13a18:	80808080 	.word	0x80808080

00013a1c <_svfprintf_r>:
   13a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
   13a1e:	46de      	mov	lr, fp
   13a20:	4645      	mov	r5, r8
   13a22:	4657      	mov	r7, sl
   13a24:	464e      	mov	r6, r9
   13a26:	b5e0      	push	{r5, r6, r7, lr}
   13a28:	b0c3      	sub	sp, #268	; 0x10c
   13a2a:	000d      	movs	r5, r1
   13a2c:	9106      	str	r1, [sp, #24]
   13a2e:	0014      	movs	r4, r2
   13a30:	930f      	str	r3, [sp, #60]	; 0x3c
   13a32:	9009      	str	r0, [sp, #36]	; 0x24
   13a34:	f004 fbc4 	bl	181c0 <_localeconv_r>
   13a38:	6803      	ldr	r3, [r0, #0]
   13a3a:	0018      	movs	r0, r3
   13a3c:	9319      	str	r3, [sp, #100]	; 0x64
   13a3e:	f7ff ffbb 	bl	139b8 <strlen>
   13a42:	9018      	str	r0, [sp, #96]	; 0x60
   13a44:	89ab      	ldrh	r3, [r5, #12]
   13a46:	061b      	lsls	r3, r3, #24
   13a48:	d505      	bpl.n	13a56 <_svfprintf_r+0x3a>
   13a4a:	692b      	ldr	r3, [r5, #16]
   13a4c:	9307      	str	r3, [sp, #28]
   13a4e:	2b00      	cmp	r3, #0
   13a50:	d101      	bne.n	13a56 <_svfprintf_r+0x3a>
   13a52:	f001 f863 	bl	14b1c <_svfprintf_r+0x1100>
   13a56:	ab32      	add	r3, sp, #200	; 0xc8
   13a58:	9325      	str	r3, [sp, #148]	; 0x94
   13a5a:	2300      	movs	r3, #0
   13a5c:	46a3      	mov	fp, r4
   13a5e:	af25      	add	r7, sp, #148	; 0x94
   13a60:	60bb      	str	r3, [r7, #8]
   13a62:	607b      	str	r3, [r7, #4]
   13a64:	9314      	str	r3, [sp, #80]	; 0x50
   13a66:	9316      	str	r3, [sp, #88]	; 0x58
   13a68:	9315      	str	r3, [sp, #84]	; 0x54
   13a6a:	ae32      	add	r6, sp, #200	; 0xc8
   13a6c:	9317      	str	r3, [sp, #92]	; 0x5c
   13a6e:	931a      	str	r3, [sp, #104]	; 0x68
   13a70:	930a      	str	r3, [sp, #40]	; 0x28
   13a72:	465b      	mov	r3, fp
   13a74:	781b      	ldrb	r3, [r3, #0]
   13a76:	465c      	mov	r4, fp
   13a78:	2b00      	cmp	r3, #0
   13a7a:	d01c      	beq.n	13ab6 <_svfprintf_r+0x9a>
   13a7c:	2b25      	cmp	r3, #37	; 0x25
   13a7e:	d102      	bne.n	13a86 <_svfprintf_r+0x6a>
   13a80:	e019      	b.n	13ab6 <_svfprintf_r+0x9a>
   13a82:	2b25      	cmp	r3, #37	; 0x25
   13a84:	d003      	beq.n	13a8e <_svfprintf_r+0x72>
   13a86:	3401      	adds	r4, #1
   13a88:	7823      	ldrb	r3, [r4, #0]
   13a8a:	2b00      	cmp	r3, #0
   13a8c:	d1f9      	bne.n	13a82 <_svfprintf_r+0x66>
   13a8e:	465b      	mov	r3, fp
   13a90:	1ae5      	subs	r5, r4, r3
   13a92:	d010      	beq.n	13ab6 <_svfprintf_r+0x9a>
   13a94:	465b      	mov	r3, fp
   13a96:	6033      	str	r3, [r6, #0]
   13a98:	68bb      	ldr	r3, [r7, #8]
   13a9a:	6075      	str	r5, [r6, #4]
   13a9c:	195b      	adds	r3, r3, r5
   13a9e:	60bb      	str	r3, [r7, #8]
   13aa0:	687b      	ldr	r3, [r7, #4]
   13aa2:	3301      	adds	r3, #1
   13aa4:	607b      	str	r3, [r7, #4]
   13aa6:	2b07      	cmp	r3, #7
   13aa8:	dc2e      	bgt.n	13b08 <_svfprintf_r+0xec>
   13aaa:	3608      	adds	r6, #8
   13aac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   13aae:	469c      	mov	ip, r3
   13ab0:	44ac      	add	ip, r5
   13ab2:	4663      	mov	r3, ip
   13ab4:	930a      	str	r3, [sp, #40]	; 0x28
   13ab6:	7823      	ldrb	r3, [r4, #0]
   13ab8:	2b00      	cmp	r3, #0
   13aba:	d02e      	beq.n	13b1a <_svfprintf_r+0xfe>
   13abc:	1c63      	adds	r3, r4, #1
   13abe:	469b      	mov	fp, r3
   13ac0:	2300      	movs	r3, #0
   13ac2:	aa16      	add	r2, sp, #88	; 0x58
   13ac4:	77d3      	strb	r3, [r2, #31]
   13ac6:	2201      	movs	r2, #1
   13ac8:	4252      	negs	r2, r2
   13aca:	4692      	mov	sl, r2
   13acc:	2200      	movs	r2, #0
   13ace:	2100      	movs	r1, #0
   13ad0:	920b      	str	r2, [sp, #44]	; 0x2c
   13ad2:	3220      	adds	r2, #32
   13ad4:	4691      	mov	r9, r2
   13ad6:	3220      	adds	r2, #32
   13ad8:	7863      	ldrb	r3, [r4, #1]
   13ada:	4688      	mov	r8, r1
   13adc:	2000      	movs	r0, #0
   13ade:	2400      	movs	r4, #0
   13ae0:	4694      	mov	ip, r2
   13ae2:	4659      	mov	r1, fp
   13ae4:	3101      	adds	r1, #1
   13ae6:	001a      	movs	r2, r3
   13ae8:	3a20      	subs	r2, #32
   13aea:	2a58      	cmp	r2, #88	; 0x58
   13aec:	d900      	bls.n	13af0 <_svfprintf_r+0xd4>
   13aee:	e2fd      	b.n	140ec <_svfprintf_r+0x6d0>
   13af0:	4dd7      	ldr	r5, [pc, #860]	; (13e50 <_svfprintf_r+0x434>)
   13af2:	0092      	lsls	r2, r2, #2
   13af4:	58aa      	ldr	r2, [r5, r2]
   13af6:	4697      	mov	pc, r2
   13af8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   13afa:	920f      	str	r2, [sp, #60]	; 0x3c
   13afc:	425b      	negs	r3, r3
   13afe:	930b      	str	r3, [sp, #44]	; 0x2c
   13b00:	2304      	movs	r3, #4
   13b02:	431c      	orrs	r4, r3
   13b04:	780b      	ldrb	r3, [r1, #0]
   13b06:	e7ed      	b.n	13ae4 <_svfprintf_r+0xc8>
   13b08:	003a      	movs	r2, r7
   13b0a:	9906      	ldr	r1, [sp, #24]
   13b0c:	9809      	ldr	r0, [sp, #36]	; 0x24
   13b0e:	f005 fca9 	bl	19464 <__ssprint_r>
   13b12:	2800      	cmp	r0, #0
   13b14:	d109      	bne.n	13b2a <_svfprintf_r+0x10e>
   13b16:	ae32      	add	r6, sp, #200	; 0xc8
   13b18:	e7c8      	b.n	13aac <_svfprintf_r+0x90>
   13b1a:	68bb      	ldr	r3, [r7, #8]
   13b1c:	2b00      	cmp	r3, #0
   13b1e:	d004      	beq.n	13b2a <_svfprintf_r+0x10e>
   13b20:	003a      	movs	r2, r7
   13b22:	9906      	ldr	r1, [sp, #24]
   13b24:	9809      	ldr	r0, [sp, #36]	; 0x24
   13b26:	f005 fc9d 	bl	19464 <__ssprint_r>
   13b2a:	9b06      	ldr	r3, [sp, #24]
   13b2c:	899b      	ldrh	r3, [r3, #12]
   13b2e:	065b      	lsls	r3, r3, #25
   13b30:	d501      	bpl.n	13b36 <_svfprintf_r+0x11a>
   13b32:	f001 f8ce 	bl	14cd2 <_svfprintf_r+0x12b6>
   13b36:	980a      	ldr	r0, [sp, #40]	; 0x28
   13b38:	b043      	add	sp, #268	; 0x10c
   13b3a:	bc3c      	pop	{r2, r3, r4, r5}
   13b3c:	4690      	mov	r8, r2
   13b3e:	4699      	mov	r9, r3
   13b40:	46a2      	mov	sl, r4
   13b42:	46ab      	mov	fp, r5
   13b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13b46:	2201      	movs	r2, #1
   13b48:	780b      	ldrb	r3, [r1, #0]
   13b4a:	4690      	mov	r8, r2
   13b4c:	202b      	movs	r0, #43	; 0x2b
   13b4e:	e7c9      	b.n	13ae4 <_svfprintf_r+0xc8>
   13b50:	1c4b      	adds	r3, r1, #1
   13b52:	469b      	mov	fp, r3
   13b54:	780b      	ldrb	r3, [r1, #0]
   13b56:	2b2a      	cmp	r3, #42	; 0x2a
   13b58:	d101      	bne.n	13b5e <_svfprintf_r+0x142>
   13b5a:	f001 fa1b 	bl	14f94 <_svfprintf_r+0x1578>
   13b5e:	001a      	movs	r2, r3
   13b60:	2100      	movs	r1, #0
   13b62:	3a30      	subs	r2, #48	; 0x30
   13b64:	468a      	mov	sl, r1
   13b66:	4659      	mov	r1, fp
   13b68:	2a09      	cmp	r2, #9
   13b6a:	d8bc      	bhi.n	13ae6 <_svfprintf_r+0xca>
   13b6c:	0003      	movs	r3, r0
   13b6e:	0011      	movs	r1, r2
   13b70:	4650      	mov	r0, sl
   13b72:	465a      	mov	r2, fp
   13b74:	469a      	mov	sl, r3
   13b76:	46a3      	mov	fp, r4
   13b78:	0083      	lsls	r3, r0, #2
   13b7a:	181b      	adds	r3, r3, r0
   13b7c:	7814      	ldrb	r4, [r2, #0]
   13b7e:	005b      	lsls	r3, r3, #1
   13b80:	1858      	adds	r0, r3, r1
   13b82:	0021      	movs	r1, r4
   13b84:	1c53      	adds	r3, r2, #1
   13b86:	3930      	subs	r1, #48	; 0x30
   13b88:	001a      	movs	r2, r3
   13b8a:	2909      	cmp	r1, #9
   13b8c:	d9f4      	bls.n	13b78 <_svfprintf_r+0x15c>
   13b8e:	4652      	mov	r2, sl
   13b90:	0019      	movs	r1, r3
   13b92:	4682      	mov	sl, r0
   13b94:	0023      	movs	r3, r4
   13b96:	0010      	movs	r0, r2
   13b98:	465c      	mov	r4, fp
   13b9a:	e7a4      	b.n	13ae6 <_svfprintf_r+0xca>
   13b9c:	2380      	movs	r3, #128	; 0x80
   13b9e:	431c      	orrs	r4, r3
   13ba0:	780b      	ldrb	r3, [r1, #0]
   13ba2:	e79f      	b.n	13ae4 <_svfprintf_r+0xc8>
   13ba4:	468b      	mov	fp, r1
   13ba6:	4641      	mov	r1, r8
   13ba8:	9312      	str	r3, [sp, #72]	; 0x48
   13baa:	2900      	cmp	r1, #0
   13bac:	d001      	beq.n	13bb2 <_svfprintf_r+0x196>
   13bae:	f001 fa1f 	bl	14ff0 <_svfprintf_r+0x15d4>
   13bb2:	2310      	movs	r3, #16
   13bb4:	431c      	orrs	r4, r3
   13bb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   13bb8:	06a3      	lsls	r3, r4, #26
   13bba:	d501      	bpl.n	13bc0 <_svfprintf_r+0x1a4>
   13bbc:	f000 fe88 	bl	148d0 <_svfprintf_r+0xeb4>
   13bc0:	06e3      	lsls	r3, r4, #27
   13bc2:	d501      	bpl.n	13bc8 <_svfprintf_r+0x1ac>
   13bc4:	f000 fd80 	bl	146c8 <_svfprintf_r+0xcac>
   13bc8:	0663      	lsls	r3, r4, #25
   13bca:	d401      	bmi.n	13bd0 <_svfprintf_r+0x1b4>
   13bcc:	f000 fd7c 	bl	146c8 <_svfprintf_r+0xcac>
   13bd0:	2100      	movs	r1, #0
   13bd2:	5e53      	ldrsh	r3, [r2, r1]
   13bd4:	930c      	str	r3, [sp, #48]	; 0x30
   13bd6:	3204      	adds	r2, #4
   13bd8:	17db      	asrs	r3, r3, #31
   13bda:	930d      	str	r3, [sp, #52]	; 0x34
   13bdc:	920f      	str	r2, [sp, #60]	; 0x3c
   13bde:	d501      	bpl.n	13be4 <_svfprintf_r+0x1c8>
   13be0:	f000 fe86 	bl	148f0 <_svfprintf_r+0xed4>
   13be4:	990c      	ldr	r1, [sp, #48]	; 0x30
   13be6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   13be8:	0008      	movs	r0, r1
   13bea:	ab16      	add	r3, sp, #88	; 0x58
   13bec:	7fdb      	ldrb	r3, [r3, #31]
   13bee:	4310      	orrs	r0, r2
   13bf0:	4698      	mov	r8, r3
   13bf2:	0002      	movs	r2, r0
   13bf4:	2301      	movs	r3, #1
   13bf6:	4651      	mov	r1, sl
   13bf8:	3101      	adds	r1, #1
   13bfa:	d100      	bne.n	13bfe <_svfprintf_r+0x1e2>
   13bfc:	e0ff      	b.n	13dfe <_svfprintf_r+0x3e2>
   13bfe:	2180      	movs	r1, #128	; 0x80
   13c00:	0020      	movs	r0, r4
   13c02:	4388      	bics	r0, r1
   13c04:	9008      	str	r0, [sp, #32]
   13c06:	2a00      	cmp	r2, #0
   13c08:	d000      	beq.n	13c0c <_svfprintf_r+0x1f0>
   13c0a:	e0fc      	b.n	13e06 <_svfprintf_r+0x3ea>
   13c0c:	4652      	mov	r2, sl
   13c0e:	2a00      	cmp	r2, #0
   13c10:	d001      	beq.n	13c16 <_svfprintf_r+0x1fa>
   13c12:	f000 fc2c 	bl	1446e <_svfprintf_r+0xa52>
   13c16:	2b00      	cmp	r3, #0
   13c18:	d001      	beq.n	13c1e <_svfprintf_r+0x202>
   13c1a:	f000 fd04 	bl	14626 <_svfprintf_r+0xc0a>
   13c1e:	2001      	movs	r0, #1
   13c20:	ab32      	add	r3, sp, #200	; 0xc8
   13c22:	4020      	ands	r0, r4
   13c24:	900e      	str	r0, [sp, #56]	; 0x38
   13c26:	9311      	str	r3, [sp, #68]	; 0x44
   13c28:	d008      	beq.n	13c3c <_svfprintf_r+0x220>
   13c2a:	2327      	movs	r3, #39	; 0x27
   13c2c:	2130      	movs	r1, #48	; 0x30
   13c2e:	aa28      	add	r2, sp, #160	; 0xa0
   13c30:	54d1      	strb	r1, [r2, r3]
   13c32:	aa16      	add	r2, sp, #88	; 0x58
   13c34:	4694      	mov	ip, r2
   13c36:	3348      	adds	r3, #72	; 0x48
   13c38:	4463      	add	r3, ip
   13c3a:	9311      	str	r3, [sp, #68]	; 0x44
   13c3c:	4653      	mov	r3, sl
   13c3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   13c40:	9307      	str	r3, [sp, #28]
   13c42:	4592      	cmp	sl, r2
   13c44:	da00      	bge.n	13c48 <_svfprintf_r+0x22c>
   13c46:	9207      	str	r2, [sp, #28]
   13c48:	2300      	movs	r3, #0
   13c4a:	9313      	str	r3, [sp, #76]	; 0x4c
   13c4c:	4643      	mov	r3, r8
   13c4e:	2b00      	cmp	r3, #0
   13c50:	d002      	beq.n	13c58 <_svfprintf_r+0x23c>
   13c52:	9b07      	ldr	r3, [sp, #28]
   13c54:	3301      	adds	r3, #1
   13c56:	9307      	str	r3, [sp, #28]
   13c58:	2302      	movs	r3, #2
   13c5a:	9a08      	ldr	r2, [sp, #32]
   13c5c:	401a      	ands	r2, r3
   13c5e:	4691      	mov	r9, r2
   13c60:	d002      	beq.n	13c68 <_svfprintf_r+0x24c>
   13c62:	9b07      	ldr	r3, [sp, #28]
   13c64:	3302      	adds	r3, #2
   13c66:	9307      	str	r3, [sp, #28]
   13c68:	2384      	movs	r3, #132	; 0x84
   13c6a:	9a08      	ldr	r2, [sp, #32]
   13c6c:	401a      	ands	r2, r3
   13c6e:	9210      	str	r2, [sp, #64]	; 0x40
   13c70:	d000      	beq.n	13c74 <_svfprintf_r+0x258>
   13c72:	e24d      	b.n	14110 <_svfprintf_r+0x6f4>
   13c74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   13c76:	9a07      	ldr	r2, [sp, #28]
   13c78:	1a9c      	subs	r4, r3, r2
   13c7a:	2c00      	cmp	r4, #0
   13c7c:	dc00      	bgt.n	13c80 <_svfprintf_r+0x264>
   13c7e:	e247      	b.n	14110 <_svfprintf_r+0x6f4>
   13c80:	4974      	ldr	r1, [pc, #464]	; (13e54 <_svfprintf_r+0x438>)
   13c82:	68ba      	ldr	r2, [r7, #8]
   13c84:	687b      	ldr	r3, [r7, #4]
   13c86:	4688      	mov	r8, r1
   13c88:	2c10      	cmp	r4, #16
   13c8a:	dd1f      	ble.n	13ccc <_svfprintf_r+0x2b0>
   13c8c:	0031      	movs	r1, r6
   13c8e:	2510      	movs	r5, #16
   13c90:	4646      	mov	r6, r8
   13c92:	e003      	b.n	13c9c <_svfprintf_r+0x280>
   13c94:	3c10      	subs	r4, #16
   13c96:	3108      	adds	r1, #8
   13c98:	2c10      	cmp	r4, #16
   13c9a:	dd15      	ble.n	13cc8 <_svfprintf_r+0x2ac>
   13c9c:	3210      	adds	r2, #16
   13c9e:	3301      	adds	r3, #1
   13ca0:	600e      	str	r6, [r1, #0]
   13ca2:	604d      	str	r5, [r1, #4]
   13ca4:	60ba      	str	r2, [r7, #8]
   13ca6:	607b      	str	r3, [r7, #4]
   13ca8:	2b07      	cmp	r3, #7
   13caa:	ddf3      	ble.n	13c94 <_svfprintf_r+0x278>
   13cac:	003a      	movs	r2, r7
   13cae:	9906      	ldr	r1, [sp, #24]
   13cb0:	9809      	ldr	r0, [sp, #36]	; 0x24
   13cb2:	f005 fbd7 	bl	19464 <__ssprint_r>
   13cb6:	2800      	cmp	r0, #0
   13cb8:	d000      	beq.n	13cbc <_svfprintf_r+0x2a0>
   13cba:	e736      	b.n	13b2a <_svfprintf_r+0x10e>
   13cbc:	3c10      	subs	r4, #16
   13cbe:	68ba      	ldr	r2, [r7, #8]
   13cc0:	687b      	ldr	r3, [r7, #4]
   13cc2:	a932      	add	r1, sp, #200	; 0xc8
   13cc4:	2c10      	cmp	r4, #16
   13cc6:	dce9      	bgt.n	13c9c <_svfprintf_r+0x280>
   13cc8:	46b0      	mov	r8, r6
   13cca:	000e      	movs	r6, r1
   13ccc:	4641      	mov	r1, r8
   13cce:	6074      	str	r4, [r6, #4]
   13cd0:	3301      	adds	r3, #1
   13cd2:	18a4      	adds	r4, r4, r2
   13cd4:	6031      	str	r1, [r6, #0]
   13cd6:	60bc      	str	r4, [r7, #8]
   13cd8:	607b      	str	r3, [r7, #4]
   13cda:	2b07      	cmp	r3, #7
   13cdc:	dd01      	ble.n	13ce2 <_svfprintf_r+0x2c6>
   13cde:	f000 fca8 	bl	14632 <_svfprintf_r+0xc16>
   13ce2:	ab16      	add	r3, sp, #88	; 0x58
   13ce4:	7fdb      	ldrb	r3, [r3, #31]
   13ce6:	3608      	adds	r6, #8
   13ce8:	4698      	mov	r8, r3
   13cea:	e212      	b.n	14112 <_svfprintf_r+0x6f6>
   13cec:	468b      	mov	fp, r1
   13cee:	4641      	mov	r1, r8
   13cf0:	9312      	str	r3, [sp, #72]	; 0x48
   13cf2:	2900      	cmp	r1, #0
   13cf4:	d001      	beq.n	13cfa <_svfprintf_r+0x2de>
   13cf6:	f001 f977 	bl	14fe8 <_svfprintf_r+0x15cc>
   13cfa:	2207      	movs	r2, #7
   13cfc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   13cfe:	3307      	adds	r3, #7
   13d00:	4393      	bics	r3, r2
   13d02:	3201      	adds	r2, #1
   13d04:	4694      	mov	ip, r2
   13d06:	449c      	add	ip, r3
   13d08:	4662      	mov	r2, ip
   13d0a:	920f      	str	r2, [sp, #60]	; 0x3c
   13d0c:	681a      	ldr	r2, [r3, #0]
   13d0e:	9216      	str	r2, [sp, #88]	; 0x58
   13d10:	685b      	ldr	r3, [r3, #4]
   13d12:	2201      	movs	r2, #1
   13d14:	9315      	str	r3, [sp, #84]	; 0x54
   13d16:	9b15      	ldr	r3, [sp, #84]	; 0x54
   13d18:	9d16      	ldr	r5, [sp, #88]	; 0x58
   13d1a:	005b      	lsls	r3, r3, #1
   13d1c:	085b      	lsrs	r3, r3, #1
   13d1e:	4698      	mov	r8, r3
   13d20:	4252      	negs	r2, r2
   13d22:	4b4d      	ldr	r3, [pc, #308]	; (13e58 <_svfprintf_r+0x43c>)
   13d24:	0028      	movs	r0, r5
   13d26:	4641      	mov	r1, r8
   13d28:	f005 ff2e 	bl	19b88 <__aeabi_dcmpun>
   13d2c:	2800      	cmp	r0, #0
   13d2e:	d001      	beq.n	13d34 <_svfprintf_r+0x318>
   13d30:	f000 fdfd 	bl	1492e <_svfprintf_r+0xf12>
   13d34:	2201      	movs	r2, #1
   13d36:	4b48      	ldr	r3, [pc, #288]	; (13e58 <_svfprintf_r+0x43c>)
   13d38:	4252      	negs	r2, r2
   13d3a:	0028      	movs	r0, r5
   13d3c:	4641      	mov	r1, r8
   13d3e:	f7ff fa9b 	bl	13278 <__aeabi_dcmple>
   13d42:	2800      	cmp	r0, #0
   13d44:	d001      	beq.n	13d4a <_svfprintf_r+0x32e>
   13d46:	f000 fdf2 	bl	1492e <_svfprintf_r+0xf12>
   13d4a:	2200      	movs	r2, #0
   13d4c:	2300      	movs	r3, #0
   13d4e:	9816      	ldr	r0, [sp, #88]	; 0x58
   13d50:	9915      	ldr	r1, [sp, #84]	; 0x54
   13d52:	f7ff fa87 	bl	13264 <__aeabi_dcmplt>
   13d56:	2800      	cmp	r0, #0
   13d58:	d001      	beq.n	13d5e <_svfprintf_r+0x342>
   13d5a:	f001 f822 	bl	14da2 <_svfprintf_r+0x1386>
   13d5e:	ab16      	add	r3, sp, #88	; 0x58
   13d60:	7fdb      	ldrb	r3, [r3, #31]
   13d62:	4698      	mov	r8, r3
   13d64:	9b12      	ldr	r3, [sp, #72]	; 0x48
   13d66:	2b47      	cmp	r3, #71	; 0x47
   13d68:	dd01      	ble.n	13d6e <_svfprintf_r+0x352>
   13d6a:	f000 fec7 	bl	14afc <_svfprintf_r+0x10e0>
   13d6e:	4b3b      	ldr	r3, [pc, #236]	; (13e5c <_svfprintf_r+0x440>)
   13d70:	9311      	str	r3, [sp, #68]	; 0x44
   13d72:	2380      	movs	r3, #128	; 0x80
   13d74:	439c      	bics	r4, r3
   13d76:	3b7d      	subs	r3, #125	; 0x7d
   13d78:	9307      	str	r3, [sp, #28]
   13d7a:	930e      	str	r3, [sp, #56]	; 0x38
   13d7c:	2300      	movs	r3, #0
   13d7e:	9408      	str	r4, [sp, #32]
   13d80:	469a      	mov	sl, r3
   13d82:	9313      	str	r3, [sp, #76]	; 0x4c
   13d84:	e762      	b.n	13c4c <_svfprintf_r+0x230>
   13d86:	2200      	movs	r2, #0
   13d88:	3b30      	subs	r3, #48	; 0x30
   13d8a:	0015      	movs	r5, r2
   13d8c:	001a      	movs	r2, r3
   13d8e:	0003      	movs	r3, r0
   13d90:	9407      	str	r4, [sp, #28]
   13d92:	0008      	movs	r0, r1
   13d94:	002c      	movs	r4, r5
   13d96:	469b      	mov	fp, r3
   13d98:	00a3      	lsls	r3, r4, #2
   13d9a:	191c      	adds	r4, r3, r4
   13d9c:	7803      	ldrb	r3, [r0, #0]
   13d9e:	0064      	lsls	r4, r4, #1
   13da0:	1914      	adds	r4, r2, r4
   13da2:	001a      	movs	r2, r3
   13da4:	3101      	adds	r1, #1
   13da6:	3a30      	subs	r2, #48	; 0x30
   13da8:	0008      	movs	r0, r1
   13daa:	2a09      	cmp	r2, #9
   13dac:	d9f4      	bls.n	13d98 <_svfprintf_r+0x37c>
   13dae:	940b      	str	r4, [sp, #44]	; 0x2c
   13db0:	4658      	mov	r0, fp
   13db2:	9c07      	ldr	r4, [sp, #28]
   13db4:	e697      	b.n	13ae6 <_svfprintf_r+0xca>
   13db6:	2308      	movs	r3, #8
   13db8:	431c      	orrs	r4, r3
   13dba:	780b      	ldrb	r3, [r1, #0]
   13dbc:	e692      	b.n	13ae4 <_svfprintf_r+0xc8>
   13dbe:	9312      	str	r3, [sp, #72]	; 0x48
   13dc0:	2310      	movs	r3, #16
   13dc2:	431c      	orrs	r4, r3
   13dc4:	468b      	mov	fp, r1
   13dc6:	06a3      	lsls	r3, r4, #26
   13dc8:	d500      	bpl.n	13dcc <_svfprintf_r+0x3b0>
   13dca:	e17b      	b.n	140c4 <_svfprintf_r+0x6a8>
   13dcc:	06e3      	lsls	r3, r4, #27
   13dce:	d501      	bpl.n	13dd4 <_svfprintf_r+0x3b8>
   13dd0:	f000 fc7e 	bl	146d0 <_svfprintf_r+0xcb4>
   13dd4:	0663      	lsls	r3, r4, #25
   13dd6:	d401      	bmi.n	13ddc <_svfprintf_r+0x3c0>
   13dd8:	f000 fc7a 	bl	146d0 <_svfprintf_r+0xcb4>
   13ddc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   13dde:	881a      	ldrh	r2, [r3, #0]
   13de0:	920c      	str	r2, [sp, #48]	; 0x30
   13de2:	2200      	movs	r2, #0
   13de4:	3304      	adds	r3, #4
   13de6:	930f      	str	r3, [sp, #60]	; 0x3c
   13de8:	2300      	movs	r3, #0
   13dea:	920d      	str	r2, [sp, #52]	; 0x34
   13dec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   13dee:	2100      	movs	r1, #0
   13df0:	a816      	add	r0, sp, #88	; 0x58
   13df2:	77c1      	strb	r1, [r0, #31]
   13df4:	4688      	mov	r8, r1
   13df6:	4651      	mov	r1, sl
   13df8:	3101      	adds	r1, #1
   13dfa:	d000      	beq.n	13dfe <_svfprintf_r+0x3e2>
   13dfc:	e6ff      	b.n	13bfe <_svfprintf_r+0x1e2>
   13dfe:	2a00      	cmp	r2, #0
   13e00:	d100      	bne.n	13e04 <_svfprintf_r+0x3e8>
   13e02:	e335      	b.n	14470 <_svfprintf_r+0xa54>
   13e04:	9408      	str	r4, [sp, #32]
   13e06:	2b01      	cmp	r3, #1
   13e08:	d100      	bne.n	13e0c <_svfprintf_r+0x3f0>
   13e0a:	e3e5      	b.n	145d8 <_svfprintf_r+0xbbc>
   13e0c:	2b02      	cmp	r3, #2
   13e0e:	d000      	beq.n	13e12 <_svfprintf_r+0x3f6>
   13e10:	e362      	b.n	144d8 <_svfprintf_r+0xabc>
   13e12:	9c17      	ldr	r4, [sp, #92]	; 0x5c
   13e14:	200f      	movs	r0, #15
   13e16:	46a1      	mov	r9, r4
   13e18:	46b4      	mov	ip, r6
   13e1a:	ab32      	add	r3, sp, #200	; 0xc8
   13e1c:	0019      	movs	r1, r3
   13e1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   13e20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   13e22:	0004      	movs	r4, r0
   13e24:	464d      	mov	r5, r9
   13e26:	4014      	ands	r4, r2
   13e28:	5d2c      	ldrb	r4, [r5, r4]
   13e2a:	071e      	lsls	r6, r3, #28
   13e2c:	0915      	lsrs	r5, r2, #4
   13e2e:	3901      	subs	r1, #1
   13e30:	432e      	orrs	r6, r5
   13e32:	700c      	strb	r4, [r1, #0]
   13e34:	091c      	lsrs	r4, r3, #4
   13e36:	0023      	movs	r3, r4
   13e38:	0034      	movs	r4, r6
   13e3a:	0032      	movs	r2, r6
   13e3c:	431c      	orrs	r4, r3
   13e3e:	d1f0      	bne.n	13e22 <_svfprintf_r+0x406>
   13e40:	920c      	str	r2, [sp, #48]	; 0x30
   13e42:	930d      	str	r3, [sp, #52]	; 0x34
   13e44:	ab32      	add	r3, sp, #200	; 0xc8
   13e46:	1a5b      	subs	r3, r3, r1
   13e48:	9111      	str	r1, [sp, #68]	; 0x44
   13e4a:	4666      	mov	r6, ip
   13e4c:	930e      	str	r3, [sp, #56]	; 0x38
   13e4e:	e6f5      	b.n	13c3c <_svfprintf_r+0x220>
   13e50:	0001b130 	.word	0x0001b130
   13e54:	0001b2d8 	.word	0x0001b2d8
   13e58:	7fefffff 	.word	0x7fefffff
   13e5c:	0001b294 	.word	0x0001b294
   13e60:	9312      	str	r3, [sp, #72]	; 0x48
   13e62:	2310      	movs	r3, #16
   13e64:	431c      	orrs	r4, r3
   13e66:	468b      	mov	fp, r1
   13e68:	06a3      	lsls	r3, r4, #26
   13e6a:	d500      	bpl.n	13e6e <_svfprintf_r+0x452>
   13e6c:	e111      	b.n	14092 <_svfprintf_r+0x676>
   13e6e:	06e3      	lsls	r3, r4, #27
   13e70:	d501      	bpl.n	13e76 <_svfprintf_r+0x45a>
   13e72:	f000 fc31 	bl	146d8 <_svfprintf_r+0xcbc>
   13e76:	0663      	lsls	r3, r4, #25
   13e78:	d401      	bmi.n	13e7e <_svfprintf_r+0x462>
   13e7a:	f000 fc2d 	bl	146d8 <_svfprintf_r+0xcbc>
   13e7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   13e80:	881a      	ldrh	r2, [r3, #0]
   13e82:	920c      	str	r2, [sp, #48]	; 0x30
   13e84:	2200      	movs	r2, #0
   13e86:	3304      	adds	r3, #4
   13e88:	920d      	str	r2, [sp, #52]	; 0x34
   13e8a:	930f      	str	r3, [sp, #60]	; 0x3c
   13e8c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   13e8e:	2301      	movs	r3, #1
   13e90:	e7ad      	b.n	13dee <_svfprintf_r+0x3d2>
   13e92:	468b      	mov	fp, r1
   13e94:	4641      	mov	r1, r8
   13e96:	9312      	str	r3, [sp, #72]	; 0x48
   13e98:	2900      	cmp	r1, #0
   13e9a:	d001      	beq.n	13ea0 <_svfprintf_r+0x484>
   13e9c:	f001 f890 	bl	14fc0 <_svfprintf_r+0x15a4>
   13ea0:	4bb8      	ldr	r3, [pc, #736]	; (14184 <_svfprintf_r+0x768>)
   13ea2:	9317      	str	r3, [sp, #92]	; 0x5c
   13ea4:	06a3      	lsls	r3, r4, #26
   13ea6:	d500      	bpl.n	13eaa <_svfprintf_r+0x48e>
   13ea8:	e0ab      	b.n	14002 <_svfprintf_r+0x5e6>
   13eaa:	06e3      	lsls	r3, r4, #27
   13eac:	d501      	bpl.n	13eb2 <_svfprintf_r+0x496>
   13eae:	f000 fc07 	bl	146c0 <_svfprintf_r+0xca4>
   13eb2:	0663      	lsls	r3, r4, #25
   13eb4:	d401      	bmi.n	13eba <_svfprintf_r+0x49e>
   13eb6:	f000 fc03 	bl	146c0 <_svfprintf_r+0xca4>
   13eba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   13ebc:	881a      	ldrh	r2, [r3, #0]
   13ebe:	920c      	str	r2, [sp, #48]	; 0x30
   13ec0:	2200      	movs	r2, #0
   13ec2:	3304      	adds	r3, #4
   13ec4:	920d      	str	r2, [sp, #52]	; 0x34
   13ec6:	930f      	str	r3, [sp, #60]	; 0x3c
   13ec8:	07e3      	lsls	r3, r4, #31
   13eca:	d400      	bmi.n	13ece <_svfprintf_r+0x4b2>
   13ecc:	e0a9      	b.n	14022 <_svfprintf_r+0x606>
   13ece:	990c      	ldr	r1, [sp, #48]	; 0x30
   13ed0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   13ed2:	000b      	movs	r3, r1
   13ed4:	4313      	orrs	r3, r2
   13ed6:	001a      	movs	r2, r3
   13ed8:	2302      	movs	r3, #2
   13eda:	2a00      	cmp	r2, #0
   13edc:	d100      	bne.n	13ee0 <_svfprintf_r+0x4c4>
   13ede:	e786      	b.n	13dee <_svfprintf_r+0x3d2>
   13ee0:	2030      	movs	r0, #48	; 0x30
   13ee2:	a91e      	add	r1, sp, #120	; 0x78
   13ee4:	7008      	strb	r0, [r1, #0]
   13ee6:	2548      	movs	r5, #72	; 0x48
   13ee8:	4668      	mov	r0, sp
   13eea:	1940      	adds	r0, r0, r5
   13eec:	7800      	ldrb	r0, [r0, #0]
   13eee:	431c      	orrs	r4, r3
   13ef0:	7048      	strb	r0, [r1, #1]
   13ef2:	e77c      	b.n	13dee <_svfprintf_r+0x3d2>
   13ef4:	468b      	mov	fp, r1
   13ef6:	4641      	mov	r1, r8
   13ef8:	2900      	cmp	r1, #0
   13efa:	d001      	beq.n	13f00 <_svfprintf_r+0x4e4>
   13efc:	f001 f883 	bl	15006 <_svfprintf_r+0x15ea>
   13f00:	06a3      	lsls	r3, r4, #26
   13f02:	d501      	bpl.n	13f08 <_svfprintf_r+0x4ec>
   13f04:	f000 fde9 	bl	14ada <_svfprintf_r+0x10be>
   13f08:	06e3      	lsls	r3, r4, #27
   13f0a:	d501      	bpl.n	13f10 <_svfprintf_r+0x4f4>
   13f0c:	f000 fd9b 	bl	14a46 <_svfprintf_r+0x102a>
   13f10:	0663      	lsls	r3, r4, #25
   13f12:	d401      	bmi.n	13f18 <_svfprintf_r+0x4fc>
   13f14:	f000 fd97 	bl	14a46 <_svfprintf_r+0x102a>
   13f18:	4669      	mov	r1, sp
   13f1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   13f1c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   13f1e:	681a      	ldr	r2, [r3, #0]
   13f20:	3304      	adds	r3, #4
   13f22:	9207      	str	r2, [sp, #28]
   13f24:	8011      	strh	r1, [r2, #0]
   13f26:	930f      	str	r3, [sp, #60]	; 0x3c
   13f28:	e5a3      	b.n	13a72 <_svfprintf_r+0x56>
   13f2a:	464b      	mov	r3, r9
   13f2c:	431c      	orrs	r4, r3
   13f2e:	780b      	ldrb	r3, [r1, #0]
   13f30:	e5d8      	b.n	13ae4 <_svfprintf_r+0xc8>
   13f32:	9312      	str	r3, [sp, #72]	; 0x48
   13f34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   13f36:	468b      	mov	fp, r1
   13f38:	1d1d      	adds	r5, r3, #4
   13f3a:	681b      	ldr	r3, [r3, #0]
   13f3c:	a916      	add	r1, sp, #88	; 0x58
   13f3e:	001a      	movs	r2, r3
   13f40:	9311      	str	r3, [sp, #68]	; 0x44
   13f42:	2300      	movs	r3, #0
   13f44:	77cb      	strb	r3, [r1, #31]
   13f46:	2a00      	cmp	r2, #0
   13f48:	d101      	bne.n	13f4e <_svfprintf_r+0x532>
   13f4a:	f000 fefb 	bl	14d44 <_svfprintf_r+0x1328>
   13f4e:	4653      	mov	r3, sl
   13f50:	3301      	adds	r3, #1
   13f52:	d101      	bne.n	13f58 <_svfprintf_r+0x53c>
   13f54:	f000 fe38 	bl	14bc8 <_svfprintf_r+0x11ac>
   13f58:	4652      	mov	r2, sl
   13f5a:	2100      	movs	r1, #0
   13f5c:	9811      	ldr	r0, [sp, #68]	; 0x44
   13f5e:	f004 fc7b 	bl	18858 <memchr>
   13f62:	2800      	cmp	r0, #0
   13f64:	d101      	bne.n	13f6a <_svfprintf_r+0x54e>
   13f66:	f000 ff54 	bl	14e12 <_svfprintf_r+0x13f6>
   13f6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   13f6c:	1ac3      	subs	r3, r0, r3
   13f6e:	001a      	movs	r2, r3
   13f70:	930e      	str	r3, [sp, #56]	; 0x38
   13f72:	43db      	mvns	r3, r3
   13f74:	17db      	asrs	r3, r3, #31
   13f76:	401a      	ands	r2, r3
   13f78:	ab16      	add	r3, sp, #88	; 0x58
   13f7a:	7fdb      	ldrb	r3, [r3, #31]
   13f7c:	9207      	str	r2, [sp, #28]
   13f7e:	4698      	mov	r8, r3
   13f80:	2300      	movs	r3, #0
   13f82:	950f      	str	r5, [sp, #60]	; 0x3c
   13f84:	9408      	str	r4, [sp, #32]
   13f86:	469a      	mov	sl, r3
   13f88:	9313      	str	r3, [sp, #76]	; 0x4c
   13f8a:	e65f      	b.n	13c4c <_svfprintf_r+0x230>
   13f8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   13f8e:	9312      	str	r3, [sp, #72]	; 0x48
   13f90:	6813      	ldr	r3, [r2, #0]
   13f92:	ad28      	add	r5, sp, #160	; 0xa0
   13f94:	9307      	str	r3, [sp, #28]
   13f96:	466b      	mov	r3, sp
   13f98:	7f1b      	ldrb	r3, [r3, #28]
   13f9a:	468b      	mov	fp, r1
   13f9c:	702b      	strb	r3, [r5, #0]
   13f9e:	2300      	movs	r3, #0
   13fa0:	a916      	add	r1, sp, #88	; 0x58
   13fa2:	77cb      	strb	r3, [r1, #31]
   13fa4:	0013      	movs	r3, r2
   13fa6:	3304      	adds	r3, #4
   13fa8:	930f      	str	r3, [sp, #60]	; 0x3c
   13faa:	2300      	movs	r3, #0
   13fac:	9408      	str	r4, [sp, #32]
   13fae:	4698      	mov	r8, r3
   13fb0:	3301      	adds	r3, #1
   13fb2:	9307      	str	r3, [sp, #28]
   13fb4:	930e      	str	r3, [sp, #56]	; 0x38
   13fb6:	2300      	movs	r3, #0
   13fb8:	9511      	str	r5, [sp, #68]	; 0x44
   13fba:	469a      	mov	sl, r3
   13fbc:	9313      	str	r3, [sp, #76]	; 0x4c
   13fbe:	e64b      	b.n	13c58 <_svfprintf_r+0x23c>
   13fc0:	468b      	mov	fp, r1
   13fc2:	4641      	mov	r1, r8
   13fc4:	9312      	str	r3, [sp, #72]	; 0x48
   13fc6:	2900      	cmp	r1, #0
   13fc8:	d100      	bne.n	13fcc <_svfprintf_r+0x5b0>
   13fca:	e5f4      	b.n	13bb6 <_svfprintf_r+0x19a>
   13fcc:	ab16      	add	r3, sp, #88	; 0x58
   13fce:	77d8      	strb	r0, [r3, #31]
   13fd0:	e5f1      	b.n	13bb6 <_svfprintf_r+0x19a>
   13fd2:	4663      	mov	r3, ip
   13fd4:	431c      	orrs	r4, r3
   13fd6:	780b      	ldrb	r3, [r1, #0]
   13fd8:	e584      	b.n	13ae4 <_svfprintf_r+0xc8>
   13fda:	780b      	ldrb	r3, [r1, #0]
   13fdc:	2b6c      	cmp	r3, #108	; 0x6c
   13fde:	d101      	bne.n	13fe4 <_svfprintf_r+0x5c8>
   13fe0:	f000 fd86 	bl	14af0 <_svfprintf_r+0x10d4>
   13fe4:	2210      	movs	r2, #16
   13fe6:	4314      	orrs	r4, r2
   13fe8:	e57c      	b.n	13ae4 <_svfprintf_r+0xc8>
   13fea:	468b      	mov	fp, r1
   13fec:	4641      	mov	r1, r8
   13fee:	9312      	str	r3, [sp, #72]	; 0x48
   13ff0:	2900      	cmp	r1, #0
   13ff2:	d001      	beq.n	13ff8 <_svfprintf_r+0x5dc>
   13ff4:	f000 ffe8 	bl	14fc8 <_svfprintf_r+0x15ac>
   13ff8:	4b63      	ldr	r3, [pc, #396]	; (14188 <_svfprintf_r+0x76c>)
   13ffa:	9317      	str	r3, [sp, #92]	; 0x5c
   13ffc:	06a3      	lsls	r3, r4, #26
   13ffe:	d400      	bmi.n	14002 <_svfprintf_r+0x5e6>
   14000:	e753      	b.n	13eaa <_svfprintf_r+0x48e>
   14002:	2207      	movs	r2, #7
   14004:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14006:	3307      	adds	r3, #7
   14008:	4393      	bics	r3, r2
   1400a:	3201      	adds	r2, #1
   1400c:	4694      	mov	ip, r2
   1400e:	449c      	add	ip, r3
   14010:	4662      	mov	r2, ip
   14012:	920f      	str	r2, [sp, #60]	; 0x3c
   14014:	681a      	ldr	r2, [r3, #0]
   14016:	685b      	ldr	r3, [r3, #4]
   14018:	920c      	str	r2, [sp, #48]	; 0x30
   1401a:	930d      	str	r3, [sp, #52]	; 0x34
   1401c:	07e3      	lsls	r3, r4, #31
   1401e:	d500      	bpl.n	14022 <_svfprintf_r+0x606>
   14020:	e755      	b.n	13ece <_svfprintf_r+0x4b2>
   14022:	990c      	ldr	r1, [sp, #48]	; 0x30
   14024:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   14026:	0008      	movs	r0, r1
   14028:	4310      	orrs	r0, r2
   1402a:	2302      	movs	r3, #2
   1402c:	0002      	movs	r2, r0
   1402e:	e6de      	b.n	13dee <_svfprintf_r+0x3d2>
   14030:	468b      	mov	fp, r1
   14032:	990f      	ldr	r1, [sp, #60]	; 0x3c
   14034:	2230      	movs	r2, #48	; 0x30
   14036:	680b      	ldr	r3, [r1, #0]
   14038:	930c      	str	r3, [sp, #48]	; 0x30
   1403a:	2300      	movs	r3, #0
   1403c:	930d      	str	r3, [sp, #52]	; 0x34
   1403e:	3302      	adds	r3, #2
   14040:	431c      	orrs	r4, r3
   14042:	ab1e      	add	r3, sp, #120	; 0x78
   14044:	701a      	strb	r2, [r3, #0]
   14046:	3248      	adds	r2, #72	; 0x48
   14048:	705a      	strb	r2, [r3, #1]
   1404a:	000b      	movs	r3, r1
   1404c:	3304      	adds	r3, #4
   1404e:	930f      	str	r3, [sp, #60]	; 0x3c
   14050:	4b4d      	ldr	r3, [pc, #308]	; (14188 <_svfprintf_r+0x76c>)
   14052:	9212      	str	r2, [sp, #72]	; 0x48
   14054:	9317      	str	r3, [sp, #92]	; 0x5c
   14056:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   14058:	2302      	movs	r3, #2
   1405a:	e6c8      	b.n	13dee <_svfprintf_r+0x3d2>
   1405c:	2301      	movs	r3, #1
   1405e:	431c      	orrs	r4, r3
   14060:	780b      	ldrb	r3, [r1, #0]
   14062:	e53f      	b.n	13ae4 <_svfprintf_r+0xc8>
   14064:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14066:	1d1a      	adds	r2, r3, #4
   14068:	681b      	ldr	r3, [r3, #0]
   1406a:	930b      	str	r3, [sp, #44]	; 0x2c
   1406c:	2b00      	cmp	r3, #0
   1406e:	da00      	bge.n	14072 <_svfprintf_r+0x656>
   14070:	e542      	b.n	13af8 <_svfprintf_r+0xdc>
   14072:	780b      	ldrb	r3, [r1, #0]
   14074:	920f      	str	r2, [sp, #60]	; 0x3c
   14076:	e535      	b.n	13ae4 <_svfprintf_r+0xc8>
   14078:	780b      	ldrb	r3, [r1, #0]
   1407a:	2800      	cmp	r0, #0
   1407c:	d000      	beq.n	14080 <_svfprintf_r+0x664>
   1407e:	e531      	b.n	13ae4 <_svfprintf_r+0xc8>
   14080:	2201      	movs	r2, #1
   14082:	3020      	adds	r0, #32
   14084:	4690      	mov	r8, r2
   14086:	e52d      	b.n	13ae4 <_svfprintf_r+0xc8>
   14088:	468b      	mov	fp, r1
   1408a:	9312      	str	r3, [sp, #72]	; 0x48
   1408c:	06a3      	lsls	r3, r4, #26
   1408e:	d400      	bmi.n	14092 <_svfprintf_r+0x676>
   14090:	e6ed      	b.n	13e6e <_svfprintf_r+0x452>
   14092:	2207      	movs	r2, #7
   14094:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14096:	3307      	adds	r3, #7
   14098:	4393      	bics	r3, r2
   1409a:	3201      	adds	r2, #1
   1409c:	4694      	mov	ip, r2
   1409e:	449c      	add	ip, r3
   140a0:	4662      	mov	r2, ip
   140a2:	920f      	str	r2, [sp, #60]	; 0x3c
   140a4:	681a      	ldr	r2, [r3, #0]
   140a6:	685b      	ldr	r3, [r3, #4]
   140a8:	0011      	movs	r1, r2
   140aa:	001a      	movs	r2, r3
   140ac:	0008      	movs	r0, r1
   140ae:	4310      	orrs	r0, r2
   140b0:	910c      	str	r1, [sp, #48]	; 0x30
   140b2:	920d      	str	r2, [sp, #52]	; 0x34
   140b4:	2301      	movs	r3, #1
   140b6:	0002      	movs	r2, r0
   140b8:	e699      	b.n	13dee <_svfprintf_r+0x3d2>
   140ba:	468b      	mov	fp, r1
   140bc:	9312      	str	r3, [sp, #72]	; 0x48
   140be:	06a3      	lsls	r3, r4, #26
   140c0:	d400      	bmi.n	140c4 <_svfprintf_r+0x6a8>
   140c2:	e683      	b.n	13dcc <_svfprintf_r+0x3b0>
   140c4:	2207      	movs	r2, #7
   140c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   140c8:	3307      	adds	r3, #7
   140ca:	4393      	bics	r3, r2
   140cc:	3201      	adds	r2, #1
   140ce:	4694      	mov	ip, r2
   140d0:	449c      	add	ip, r3
   140d2:	4662      	mov	r2, ip
   140d4:	920f      	str	r2, [sp, #60]	; 0x3c
   140d6:	681a      	ldr	r2, [r3, #0]
   140d8:	685b      	ldr	r3, [r3, #4]
   140da:	0011      	movs	r1, r2
   140dc:	001a      	movs	r2, r3
   140de:	0008      	movs	r0, r1
   140e0:	4310      	orrs	r0, r2
   140e2:	910c      	str	r1, [sp, #48]	; 0x30
   140e4:	920d      	str	r2, [sp, #52]	; 0x34
   140e6:	2300      	movs	r3, #0
   140e8:	0002      	movs	r2, r0
   140ea:	e680      	b.n	13dee <_svfprintf_r+0x3d2>
   140ec:	468b      	mov	fp, r1
   140ee:	4641      	mov	r1, r8
   140f0:	9312      	str	r3, [sp, #72]	; 0x48
   140f2:	2900      	cmp	r1, #0
   140f4:	d001      	beq.n	140fa <_svfprintf_r+0x6de>
   140f6:	f000 ff7f 	bl	14ff8 <_svfprintf_r+0x15dc>
   140fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
   140fc:	2b00      	cmp	r3, #0
   140fe:	d100      	bne.n	14102 <_svfprintf_r+0x6e6>
   14100:	e50b      	b.n	13b1a <_svfprintf_r+0xfe>
   14102:	ad28      	add	r5, sp, #160	; 0xa0
   14104:	702b      	strb	r3, [r5, #0]
   14106:	2300      	movs	r3, #0
   14108:	aa16      	add	r2, sp, #88	; 0x58
   1410a:	77d3      	strb	r3, [r2, #31]
   1410c:	9408      	str	r4, [sp, #32]
   1410e:	e74e      	b.n	13fae <_svfprintf_r+0x592>
   14110:	68bc      	ldr	r4, [r7, #8]
   14112:	4643      	mov	r3, r8
   14114:	2b00      	cmp	r3, #0
   14116:	d00f      	beq.n	14138 <_svfprintf_r+0x71c>
   14118:	aa16      	add	r2, sp, #88	; 0x58
   1411a:	231f      	movs	r3, #31
   1411c:	4694      	mov	ip, r2
   1411e:	4463      	add	r3, ip
   14120:	6033      	str	r3, [r6, #0]
   14122:	2301      	movs	r3, #1
   14124:	6073      	str	r3, [r6, #4]
   14126:	687b      	ldr	r3, [r7, #4]
   14128:	3401      	adds	r4, #1
   1412a:	3301      	adds	r3, #1
   1412c:	60bc      	str	r4, [r7, #8]
   1412e:	607b      	str	r3, [r7, #4]
   14130:	2b07      	cmp	r3, #7
   14132:	dd00      	ble.n	14136 <_svfprintf_r+0x71a>
   14134:	e1b3      	b.n	1449e <_svfprintf_r+0xa82>
   14136:	3608      	adds	r6, #8
   14138:	464b      	mov	r3, r9
   1413a:	2b00      	cmp	r3, #0
   1413c:	d00c      	beq.n	14158 <_svfprintf_r+0x73c>
   1413e:	ab1e      	add	r3, sp, #120	; 0x78
   14140:	6033      	str	r3, [r6, #0]
   14142:	2302      	movs	r3, #2
   14144:	6073      	str	r3, [r6, #4]
   14146:	687b      	ldr	r3, [r7, #4]
   14148:	3402      	adds	r4, #2
   1414a:	3301      	adds	r3, #1
   1414c:	60bc      	str	r4, [r7, #8]
   1414e:	607b      	str	r3, [r7, #4]
   14150:	2b07      	cmp	r3, #7
   14152:	dd00      	ble.n	14156 <_svfprintf_r+0x73a>
   14154:	e1af      	b.n	144b6 <_svfprintf_r+0xa9a>
   14156:	3608      	adds	r6, #8
   14158:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1415a:	2b80      	cmp	r3, #128	; 0x80
   1415c:	d100      	bne.n	14160 <_svfprintf_r+0x744>
   1415e:	e120      	b.n	143a2 <_svfprintf_r+0x986>
   14160:	4653      	mov	r3, sl
   14162:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   14164:	1a9d      	subs	r5, r3, r2
   14166:	2d00      	cmp	r5, #0
   14168:	dd3c      	ble.n	141e4 <_svfprintf_r+0x7c8>
   1416a:	4a08      	ldr	r2, [pc, #32]	; (1418c <_svfprintf_r+0x770>)
   1416c:	687b      	ldr	r3, [r7, #4]
   1416e:	4691      	mov	r9, r2
   14170:	2d10      	cmp	r5, #16
   14172:	dd2c      	ble.n	141ce <_svfprintf_r+0x7b2>
   14174:	2210      	movs	r2, #16
   14176:	0021      	movs	r1, r4
   14178:	4692      	mov	sl, r2
   1417a:	9c09      	ldr	r4, [sp, #36]	; 0x24
   1417c:	0032      	movs	r2, r6
   1417e:	002e      	movs	r6, r5
   14180:	464d      	mov	r5, r9
   14182:	e009      	b.n	14198 <_svfprintf_r+0x77c>
   14184:	0001b2a4 	.word	0x0001b2a4
   14188:	0001b2b8 	.word	0x0001b2b8
   1418c:	0001b2e8 	.word	0x0001b2e8
   14190:	3e10      	subs	r6, #16
   14192:	3208      	adds	r2, #8
   14194:	2e10      	cmp	r6, #16
   14196:	dd16      	ble.n	141c6 <_svfprintf_r+0x7aa>
   14198:	4650      	mov	r0, sl
   1419a:	3110      	adds	r1, #16
   1419c:	3301      	adds	r3, #1
   1419e:	6015      	str	r5, [r2, #0]
   141a0:	6050      	str	r0, [r2, #4]
   141a2:	60b9      	str	r1, [r7, #8]
   141a4:	607b      	str	r3, [r7, #4]
   141a6:	2b07      	cmp	r3, #7
   141a8:	ddf2      	ble.n	14190 <_svfprintf_r+0x774>
   141aa:	003a      	movs	r2, r7
   141ac:	9906      	ldr	r1, [sp, #24]
   141ae:	0020      	movs	r0, r4
   141b0:	f005 f958 	bl	19464 <__ssprint_r>
   141b4:	2800      	cmp	r0, #0
   141b6:	d000      	beq.n	141ba <_svfprintf_r+0x79e>
   141b8:	e4b7      	b.n	13b2a <_svfprintf_r+0x10e>
   141ba:	3e10      	subs	r6, #16
   141bc:	68b9      	ldr	r1, [r7, #8]
   141be:	687b      	ldr	r3, [r7, #4]
   141c0:	aa32      	add	r2, sp, #200	; 0xc8
   141c2:	2e10      	cmp	r6, #16
   141c4:	dce8      	bgt.n	14198 <_svfprintf_r+0x77c>
   141c6:	46a9      	mov	r9, r5
   141c8:	000c      	movs	r4, r1
   141ca:	0035      	movs	r5, r6
   141cc:	0016      	movs	r6, r2
   141ce:	464a      	mov	r2, r9
   141d0:	1964      	adds	r4, r4, r5
   141d2:	3301      	adds	r3, #1
   141d4:	6032      	str	r2, [r6, #0]
   141d6:	6075      	str	r5, [r6, #4]
   141d8:	60bc      	str	r4, [r7, #8]
   141da:	607b      	str	r3, [r7, #4]
   141dc:	2b07      	cmp	r3, #7
   141de:	dd00      	ble.n	141e2 <_svfprintf_r+0x7c6>
   141e0:	e151      	b.n	14486 <_svfprintf_r+0xa6a>
   141e2:	3608      	adds	r6, #8
   141e4:	9b08      	ldr	r3, [sp, #32]
   141e6:	05db      	lsls	r3, r3, #23
   141e8:	d500      	bpl.n	141ec <_svfprintf_r+0x7d0>
   141ea:	e0b6      	b.n	1435a <_svfprintf_r+0x93e>
   141ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
   141ee:	6033      	str	r3, [r6, #0]
   141f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   141f2:	469c      	mov	ip, r3
   141f4:	6073      	str	r3, [r6, #4]
   141f6:	687b      	ldr	r3, [r7, #4]
   141f8:	4464      	add	r4, ip
   141fa:	3301      	adds	r3, #1
   141fc:	60bc      	str	r4, [r7, #8]
   141fe:	607b      	str	r3, [r7, #4]
   14200:	2b07      	cmp	r3, #7
   14202:	dd00      	ble.n	14206 <_svfprintf_r+0x7ea>
   14204:	e09d      	b.n	14342 <_svfprintf_r+0x926>
   14206:	3608      	adds	r6, #8
   14208:	9b08      	ldr	r3, [sp, #32]
   1420a:	075b      	lsls	r3, r3, #29
   1420c:	d541      	bpl.n	14292 <_svfprintf_r+0x876>
   1420e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   14210:	9a07      	ldr	r2, [sp, #28]
   14212:	1a9d      	subs	r5, r3, r2
   14214:	2d00      	cmp	r5, #0
   14216:	dd3c      	ble.n	14292 <_svfprintf_r+0x876>
   14218:	4ac4      	ldr	r2, [pc, #784]	; (1452c <_svfprintf_r+0xb10>)
   1421a:	687b      	ldr	r3, [r7, #4]
   1421c:	4690      	mov	r8, r2
   1421e:	2d10      	cmp	r5, #16
   14220:	dd26      	ble.n	14270 <_svfprintf_r+0x854>
   14222:	2210      	movs	r2, #16
   14224:	0021      	movs	r1, r4
   14226:	4691      	mov	r9, r2
   14228:	9c09      	ldr	r4, [sp, #36]	; 0x24
   1422a:	0032      	movs	r2, r6
   1422c:	002e      	movs	r6, r5
   1422e:	9d06      	ldr	r5, [sp, #24]
   14230:	e003      	b.n	1423a <_svfprintf_r+0x81e>
   14232:	3e10      	subs	r6, #16
   14234:	3208      	adds	r2, #8
   14236:	2e10      	cmp	r6, #16
   14238:	dd17      	ble.n	1426a <_svfprintf_r+0x84e>
   1423a:	48bc      	ldr	r0, [pc, #752]	; (1452c <_svfprintf_r+0xb10>)
   1423c:	3110      	adds	r1, #16
   1423e:	6010      	str	r0, [r2, #0]
   14240:	4648      	mov	r0, r9
   14242:	3301      	adds	r3, #1
   14244:	6050      	str	r0, [r2, #4]
   14246:	60b9      	str	r1, [r7, #8]
   14248:	607b      	str	r3, [r7, #4]
   1424a:	2b07      	cmp	r3, #7
   1424c:	ddf1      	ble.n	14232 <_svfprintf_r+0x816>
   1424e:	003a      	movs	r2, r7
   14250:	0029      	movs	r1, r5
   14252:	0020      	movs	r0, r4
   14254:	f005 f906 	bl	19464 <__ssprint_r>
   14258:	2800      	cmp	r0, #0
   1425a:	d000      	beq.n	1425e <_svfprintf_r+0x842>
   1425c:	e465      	b.n	13b2a <_svfprintf_r+0x10e>
   1425e:	3e10      	subs	r6, #16
   14260:	68b9      	ldr	r1, [r7, #8]
   14262:	687b      	ldr	r3, [r7, #4]
   14264:	aa32      	add	r2, sp, #200	; 0xc8
   14266:	2e10      	cmp	r6, #16
   14268:	dce7      	bgt.n	1423a <_svfprintf_r+0x81e>
   1426a:	0035      	movs	r5, r6
   1426c:	000c      	movs	r4, r1
   1426e:	0016      	movs	r6, r2
   14270:	4642      	mov	r2, r8
   14272:	1964      	adds	r4, r4, r5
   14274:	3301      	adds	r3, #1
   14276:	c624      	stmia	r6!, {r2, r5}
   14278:	60bc      	str	r4, [r7, #8]
   1427a:	607b      	str	r3, [r7, #4]
   1427c:	2b07      	cmp	r3, #7
   1427e:	dd08      	ble.n	14292 <_svfprintf_r+0x876>
   14280:	003a      	movs	r2, r7
   14282:	9906      	ldr	r1, [sp, #24]
   14284:	9809      	ldr	r0, [sp, #36]	; 0x24
   14286:	f005 f8ed 	bl	19464 <__ssprint_r>
   1428a:	2800      	cmp	r0, #0
   1428c:	d000      	beq.n	14290 <_svfprintf_r+0x874>
   1428e:	e44c      	b.n	13b2a <_svfprintf_r+0x10e>
   14290:	68bc      	ldr	r4, [r7, #8]
   14292:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   14294:	9907      	ldr	r1, [sp, #28]
   14296:	428b      	cmp	r3, r1
   14298:	da00      	bge.n	1429c <_svfprintf_r+0x880>
   1429a:	000b      	movs	r3, r1
   1429c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1429e:	4694      	mov	ip, r2
   142a0:	449c      	add	ip, r3
   142a2:	4663      	mov	r3, ip
   142a4:	930a      	str	r3, [sp, #40]	; 0x28
   142a6:	2c00      	cmp	r4, #0
   142a8:	d000      	beq.n	142ac <_svfprintf_r+0x890>
   142aa:	e0d6      	b.n	1445a <_svfprintf_r+0xa3e>
   142ac:	2300      	movs	r3, #0
   142ae:	ae32      	add	r6, sp, #200	; 0xc8
   142b0:	607b      	str	r3, [r7, #4]
   142b2:	f7ff fbde 	bl	13a72 <_svfprintf_r+0x56>
   142b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   142b8:	2b01      	cmp	r3, #1
   142ba:	dc00      	bgt.n	142be <_svfprintf_r+0x8a2>
   142bc:	e0ae      	b.n	1441c <_svfprintf_r+0xa00>
   142be:	9b11      	ldr	r3, [sp, #68]	; 0x44
   142c0:	3401      	adds	r4, #1
   142c2:	6033      	str	r3, [r6, #0]
   142c4:	2301      	movs	r3, #1
   142c6:	6073      	str	r3, [r6, #4]
   142c8:	687b      	ldr	r3, [r7, #4]
   142ca:	60bc      	str	r4, [r7, #8]
   142cc:	3301      	adds	r3, #1
   142ce:	607b      	str	r3, [r7, #4]
   142d0:	2b07      	cmp	r3, #7
   142d2:	dd00      	ble.n	142d6 <_svfprintf_r+0x8ba>
   142d4:	e2df      	b.n	14896 <_svfprintf_r+0xe7a>
   142d6:	3608      	adds	r6, #8
   142d8:	9a19      	ldr	r2, [sp, #100]	; 0x64
   142da:	3301      	adds	r3, #1
   142dc:	6032      	str	r2, [r6, #0]
   142de:	9a18      	ldr	r2, [sp, #96]	; 0x60
   142e0:	4698      	mov	r8, r3
   142e2:	4694      	mov	ip, r2
   142e4:	4464      	add	r4, ip
   142e6:	6072      	str	r2, [r6, #4]
   142e8:	60bc      	str	r4, [r7, #8]
   142ea:	607b      	str	r3, [r7, #4]
   142ec:	2b07      	cmp	r3, #7
   142ee:	dd00      	ble.n	142f2 <_svfprintf_r+0x8d6>
   142f0:	e2de      	b.n	148b0 <_svfprintf_r+0xe94>
   142f2:	3608      	adds	r6, #8
   142f4:	2200      	movs	r2, #0
   142f6:	2300      	movs	r3, #0
   142f8:	9816      	ldr	r0, [sp, #88]	; 0x58
   142fa:	9915      	ldr	r1, [sp, #84]	; 0x54
   142fc:	f7fe ffac 	bl	13258 <__aeabi_dcmpeq>
   14300:	2800      	cmp	r0, #0
   14302:	d000      	beq.n	14306 <_svfprintf_r+0x8ea>
   14304:	e1a4      	b.n	14650 <_svfprintf_r+0xc34>
   14306:	9d11      	ldr	r5, [sp, #68]	; 0x44
   14308:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1430a:	3501      	adds	r5, #1
   1430c:	3b01      	subs	r3, #1
   1430e:	6035      	str	r5, [r6, #0]
   14310:	6073      	str	r3, [r6, #4]
   14312:	18e4      	adds	r4, r4, r3
   14314:	2301      	movs	r3, #1
   14316:	469c      	mov	ip, r3
   14318:	44e0      	add	r8, ip
   1431a:	4643      	mov	r3, r8
   1431c:	60bc      	str	r4, [r7, #8]
   1431e:	607b      	str	r3, [r7, #4]
   14320:	2b07      	cmp	r3, #7
   14322:	dd00      	ble.n	14326 <_svfprintf_r+0x90a>
   14324:	e08b      	b.n	1443e <_svfprintf_r+0xa22>
   14326:	3608      	adds	r6, #8
   14328:	ab21      	add	r3, sp, #132	; 0x84
   1432a:	6033      	str	r3, [r6, #0]
   1432c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   1432e:	469c      	mov	ip, r3
   14330:	6073      	str	r3, [r6, #4]
   14332:	4643      	mov	r3, r8
   14334:	4464      	add	r4, ip
   14336:	3301      	adds	r3, #1
   14338:	60bc      	str	r4, [r7, #8]
   1433a:	607b      	str	r3, [r7, #4]
   1433c:	2b07      	cmp	r3, #7
   1433e:	dc00      	bgt.n	14342 <_svfprintf_r+0x926>
   14340:	e761      	b.n	14206 <_svfprintf_r+0x7ea>
   14342:	003a      	movs	r2, r7
   14344:	9906      	ldr	r1, [sp, #24]
   14346:	9809      	ldr	r0, [sp, #36]	; 0x24
   14348:	f005 f88c 	bl	19464 <__ssprint_r>
   1434c:	2800      	cmp	r0, #0
   1434e:	d001      	beq.n	14354 <_svfprintf_r+0x938>
   14350:	f7ff fbeb 	bl	13b2a <_svfprintf_r+0x10e>
   14354:	68bc      	ldr	r4, [r7, #8]
   14356:	ae32      	add	r6, sp, #200	; 0xc8
   14358:	e756      	b.n	14208 <_svfprintf_r+0x7ec>
   1435a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1435c:	2b65      	cmp	r3, #101	; 0x65
   1435e:	ddaa      	ble.n	142b6 <_svfprintf_r+0x89a>
   14360:	2200      	movs	r2, #0
   14362:	2300      	movs	r3, #0
   14364:	9816      	ldr	r0, [sp, #88]	; 0x58
   14366:	9915      	ldr	r1, [sp, #84]	; 0x54
   14368:	f7fe ff76 	bl	13258 <__aeabi_dcmpeq>
   1436c:	2800      	cmp	r0, #0
   1436e:	d100      	bne.n	14372 <_svfprintf_r+0x956>
   14370:	e0e2      	b.n	14538 <_svfprintf_r+0xb1c>
   14372:	4b6f      	ldr	r3, [pc, #444]	; (14530 <_svfprintf_r+0xb14>)
   14374:	3401      	adds	r4, #1
   14376:	6033      	str	r3, [r6, #0]
   14378:	2301      	movs	r3, #1
   1437a:	6073      	str	r3, [r6, #4]
   1437c:	687b      	ldr	r3, [r7, #4]
   1437e:	60bc      	str	r4, [r7, #8]
   14380:	3301      	adds	r3, #1
   14382:	607b      	str	r3, [r7, #4]
   14384:	2b07      	cmp	r3, #7
   14386:	dd00      	ble.n	1438a <_svfprintf_r+0x96e>
   14388:	e366      	b.n	14a58 <_svfprintf_r+0x103c>
   1438a:	3608      	adds	r6, #8
   1438c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1438e:	9a14      	ldr	r2, [sp, #80]	; 0x50
   14390:	4293      	cmp	r3, r2
   14392:	da00      	bge.n	14396 <_svfprintf_r+0x97a>
   14394:	e1a4      	b.n	146e0 <_svfprintf_r+0xcc4>
   14396:	9b08      	ldr	r3, [sp, #32]
   14398:	07db      	lsls	r3, r3, #31
   1439a:	d500      	bpl.n	1439e <_svfprintf_r+0x982>
   1439c:	e1a0      	b.n	146e0 <_svfprintf_r+0xcc4>
   1439e:	68bc      	ldr	r4, [r7, #8]
   143a0:	e732      	b.n	14208 <_svfprintf_r+0x7ec>
   143a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   143a4:	9a07      	ldr	r2, [sp, #28]
   143a6:	1a9d      	subs	r5, r3, r2
   143a8:	2d00      	cmp	r5, #0
   143aa:	dc00      	bgt.n	143ae <_svfprintf_r+0x992>
   143ac:	e6d8      	b.n	14160 <_svfprintf_r+0x744>
   143ae:	4a61      	ldr	r2, [pc, #388]	; (14534 <_svfprintf_r+0xb18>)
   143b0:	687b      	ldr	r3, [r7, #4]
   143b2:	4691      	mov	r9, r2
   143b4:	2d10      	cmp	r5, #16
   143b6:	dd25      	ble.n	14404 <_svfprintf_r+0x9e8>
   143b8:	2210      	movs	r2, #16
   143ba:	0021      	movs	r1, r4
   143bc:	4690      	mov	r8, r2
   143be:	9c09      	ldr	r4, [sp, #36]	; 0x24
   143c0:	0032      	movs	r2, r6
   143c2:	464e      	mov	r6, r9
   143c4:	e003      	b.n	143ce <_svfprintf_r+0x9b2>
   143c6:	3d10      	subs	r5, #16
   143c8:	3208      	adds	r2, #8
   143ca:	2d10      	cmp	r5, #16
   143cc:	dd17      	ble.n	143fe <_svfprintf_r+0x9e2>
   143ce:	4640      	mov	r0, r8
   143d0:	3110      	adds	r1, #16
   143d2:	3301      	adds	r3, #1
   143d4:	6016      	str	r6, [r2, #0]
   143d6:	6050      	str	r0, [r2, #4]
   143d8:	60b9      	str	r1, [r7, #8]
   143da:	607b      	str	r3, [r7, #4]
   143dc:	2b07      	cmp	r3, #7
   143de:	ddf2      	ble.n	143c6 <_svfprintf_r+0x9aa>
   143e0:	003a      	movs	r2, r7
   143e2:	9906      	ldr	r1, [sp, #24]
   143e4:	0020      	movs	r0, r4
   143e6:	f005 f83d 	bl	19464 <__ssprint_r>
   143ea:	2800      	cmp	r0, #0
   143ec:	d001      	beq.n	143f2 <_svfprintf_r+0x9d6>
   143ee:	f7ff fb9c 	bl	13b2a <_svfprintf_r+0x10e>
   143f2:	3d10      	subs	r5, #16
   143f4:	68b9      	ldr	r1, [r7, #8]
   143f6:	687b      	ldr	r3, [r7, #4]
   143f8:	aa32      	add	r2, sp, #200	; 0xc8
   143fa:	2d10      	cmp	r5, #16
   143fc:	dce7      	bgt.n	143ce <_svfprintf_r+0x9b2>
   143fe:	46b1      	mov	r9, r6
   14400:	000c      	movs	r4, r1
   14402:	0016      	movs	r6, r2
   14404:	464a      	mov	r2, r9
   14406:	1964      	adds	r4, r4, r5
   14408:	3301      	adds	r3, #1
   1440a:	6032      	str	r2, [r6, #0]
   1440c:	6075      	str	r5, [r6, #4]
   1440e:	60bc      	str	r4, [r7, #8]
   14410:	607b      	str	r3, [r7, #4]
   14412:	2b07      	cmp	r3, #7
   14414:	dd00      	ble.n	14418 <_svfprintf_r+0x9fc>
   14416:	e27e      	b.n	14916 <_svfprintf_r+0xefa>
   14418:	3608      	adds	r6, #8
   1441a:	e6a1      	b.n	14160 <_svfprintf_r+0x744>
   1441c:	2301      	movs	r3, #1
   1441e:	9a08      	ldr	r2, [sp, #32]
   14420:	4213      	tst	r3, r2
   14422:	d000      	beq.n	14426 <_svfprintf_r+0xa0a>
   14424:	e74b      	b.n	142be <_svfprintf_r+0x8a2>
   14426:	6073      	str	r3, [r6, #4]
   14428:	687b      	ldr	r3, [r7, #4]
   1442a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1442c:	3301      	adds	r3, #1
   1442e:	3401      	adds	r4, #1
   14430:	6032      	str	r2, [r6, #0]
   14432:	60bc      	str	r4, [r7, #8]
   14434:	4698      	mov	r8, r3
   14436:	607b      	str	r3, [r7, #4]
   14438:	2b07      	cmp	r3, #7
   1443a:	dc00      	bgt.n	1443e <_svfprintf_r+0xa22>
   1443c:	e773      	b.n	14326 <_svfprintf_r+0x90a>
   1443e:	003a      	movs	r2, r7
   14440:	9906      	ldr	r1, [sp, #24]
   14442:	9809      	ldr	r0, [sp, #36]	; 0x24
   14444:	f005 f80e 	bl	19464 <__ssprint_r>
   14448:	2800      	cmp	r0, #0
   1444a:	d001      	beq.n	14450 <_svfprintf_r+0xa34>
   1444c:	f7ff fb6d 	bl	13b2a <_svfprintf_r+0x10e>
   14450:	687b      	ldr	r3, [r7, #4]
   14452:	68bc      	ldr	r4, [r7, #8]
   14454:	4698      	mov	r8, r3
   14456:	ae32      	add	r6, sp, #200	; 0xc8
   14458:	e766      	b.n	14328 <_svfprintf_r+0x90c>
   1445a:	003a      	movs	r2, r7
   1445c:	9906      	ldr	r1, [sp, #24]
   1445e:	9809      	ldr	r0, [sp, #36]	; 0x24
   14460:	f005 f800 	bl	19464 <__ssprint_r>
   14464:	2800      	cmp	r0, #0
   14466:	d100      	bne.n	1446a <_svfprintf_r+0xa4e>
   14468:	e720      	b.n	142ac <_svfprintf_r+0x890>
   1446a:	f7ff fb5e 	bl	13b2a <_svfprintf_r+0x10e>
   1446e:	9c08      	ldr	r4, [sp, #32]
   14470:	2b01      	cmp	r3, #1
   14472:	d100      	bne.n	14476 <_svfprintf_r+0xa5a>
   14474:	e184      	b.n	14780 <_svfprintf_r+0xd64>
   14476:	2b02      	cmp	r3, #2
   14478:	d129      	bne.n	144ce <_svfprintf_r+0xab2>
   1447a:	9408      	str	r4, [sp, #32]
   1447c:	2300      	movs	r3, #0
   1447e:	2400      	movs	r4, #0
   14480:	930c      	str	r3, [sp, #48]	; 0x30
   14482:	940d      	str	r4, [sp, #52]	; 0x34
   14484:	e4c5      	b.n	13e12 <_svfprintf_r+0x3f6>
   14486:	003a      	movs	r2, r7
   14488:	9906      	ldr	r1, [sp, #24]
   1448a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1448c:	f004 ffea 	bl	19464 <__ssprint_r>
   14490:	2800      	cmp	r0, #0
   14492:	d001      	beq.n	14498 <_svfprintf_r+0xa7c>
   14494:	f7ff fb49 	bl	13b2a <_svfprintf_r+0x10e>
   14498:	68bc      	ldr	r4, [r7, #8]
   1449a:	ae32      	add	r6, sp, #200	; 0xc8
   1449c:	e6a2      	b.n	141e4 <_svfprintf_r+0x7c8>
   1449e:	003a      	movs	r2, r7
   144a0:	9906      	ldr	r1, [sp, #24]
   144a2:	9809      	ldr	r0, [sp, #36]	; 0x24
   144a4:	f004 ffde 	bl	19464 <__ssprint_r>
   144a8:	2800      	cmp	r0, #0
   144aa:	d001      	beq.n	144b0 <_svfprintf_r+0xa94>
   144ac:	f7ff fb3d 	bl	13b2a <_svfprintf_r+0x10e>
   144b0:	68bc      	ldr	r4, [r7, #8]
   144b2:	ae32      	add	r6, sp, #200	; 0xc8
   144b4:	e640      	b.n	14138 <_svfprintf_r+0x71c>
   144b6:	003a      	movs	r2, r7
   144b8:	9906      	ldr	r1, [sp, #24]
   144ba:	9809      	ldr	r0, [sp, #36]	; 0x24
   144bc:	f004 ffd2 	bl	19464 <__ssprint_r>
   144c0:	2800      	cmp	r0, #0
   144c2:	d001      	beq.n	144c8 <_svfprintf_r+0xaac>
   144c4:	f7ff fb31 	bl	13b2a <_svfprintf_r+0x10e>
   144c8:	68bc      	ldr	r4, [r7, #8]
   144ca:	ae32      	add	r6, sp, #200	; 0xc8
   144cc:	e644      	b.n	14158 <_svfprintf_r+0x73c>
   144ce:	9408      	str	r4, [sp, #32]
   144d0:	2300      	movs	r3, #0
   144d2:	2400      	movs	r4, #0
   144d4:	930c      	str	r3, [sp, #48]	; 0x30
   144d6:	940d      	str	r4, [sp, #52]	; 0x34
   144d8:	980c      	ldr	r0, [sp, #48]	; 0x30
   144da:	990d      	ldr	r1, [sp, #52]	; 0x34
   144dc:	465b      	mov	r3, fp
   144de:	aa32      	add	r2, sp, #200	; 0xc8
   144e0:	9307      	str	r3, [sp, #28]
   144e2:	4691      	mov	r9, r2
   144e4:	46b3      	mov	fp, r6
   144e6:	e000      	b.n	144ea <_svfprintf_r+0xace>
   144e8:	46a1      	mov	r9, r4
   144ea:	074a      	lsls	r2, r1, #29
   144ec:	4694      	mov	ip, r2
   144ee:	464b      	mov	r3, r9
   144f0:	4665      	mov	r5, ip
   144f2:	1e5c      	subs	r4, r3, #1
   144f4:	08c6      	lsrs	r6, r0, #3
   144f6:	2307      	movs	r3, #7
   144f8:	08ca      	lsrs	r2, r1, #3
   144fa:	4335      	orrs	r5, r6
   144fc:	0011      	movs	r1, r2
   144fe:	002a      	movs	r2, r5
   14500:	4003      	ands	r3, r0
   14502:	3330      	adds	r3, #48	; 0x30
   14504:	7023      	strb	r3, [r4, #0]
   14506:	0028      	movs	r0, r5
   14508:	430a      	orrs	r2, r1
   1450a:	d1ed      	bne.n	144e8 <_svfprintf_r+0xacc>
   1450c:	900c      	str	r0, [sp, #48]	; 0x30
   1450e:	910d      	str	r1, [sp, #52]	; 0x34
   14510:	9907      	ldr	r1, [sp, #28]
   14512:	465e      	mov	r6, fp
   14514:	468b      	mov	fp, r1
   14516:	9908      	ldr	r1, [sp, #32]
   14518:	464a      	mov	r2, r9
   1451a:	9411      	str	r4, [sp, #68]	; 0x44
   1451c:	07c9      	lsls	r1, r1, #31
   1451e:	d500      	bpl.n	14522 <_svfprintf_r+0xb06>
   14520:	e13d      	b.n	1479e <_svfprintf_r+0xd82>
   14522:	ab32      	add	r3, sp, #200	; 0xc8
   14524:	1b1b      	subs	r3, r3, r4
   14526:	930e      	str	r3, [sp, #56]	; 0x38
   14528:	f7ff fb88 	bl	13c3c <_svfprintf_r+0x220>
   1452c:	0001b2d8 	.word	0x0001b2d8
   14530:	0001b2d4 	.word	0x0001b2d4
   14534:	0001b2e8 	.word	0x0001b2e8
   14538:	981f      	ldr	r0, [sp, #124]	; 0x7c
   1453a:	2800      	cmp	r0, #0
   1453c:	dc00      	bgt.n	14540 <_svfprintf_r+0xb24>
   1453e:	e296      	b.n	14a6e <_svfprintf_r+0x1052>
   14540:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   14542:	9914      	ldr	r1, [sp, #80]	; 0x50
   14544:	0013      	movs	r3, r2
   14546:	4690      	mov	r8, r2
   14548:	428b      	cmp	r3, r1
   1454a:	dd00      	ble.n	1454e <_svfprintf_r+0xb32>
   1454c:	4688      	mov	r8, r1
   1454e:	4643      	mov	r3, r8
   14550:	2b00      	cmp	r3, #0
   14552:	dd0c      	ble.n	1456e <_svfprintf_r+0xb52>
   14554:	9b11      	ldr	r3, [sp, #68]	; 0x44
   14556:	4444      	add	r4, r8
   14558:	6033      	str	r3, [r6, #0]
   1455a:	4643      	mov	r3, r8
   1455c:	6073      	str	r3, [r6, #4]
   1455e:	687b      	ldr	r3, [r7, #4]
   14560:	60bc      	str	r4, [r7, #8]
   14562:	3301      	adds	r3, #1
   14564:	607b      	str	r3, [r7, #4]
   14566:	2b07      	cmp	r3, #7
   14568:	dd00      	ble.n	1456c <_svfprintf_r+0xb50>
   1456a:	e3b7      	b.n	14cdc <_svfprintf_r+0x12c0>
   1456c:	3608      	adds	r6, #8
   1456e:	4643      	mov	r3, r8
   14570:	43db      	mvns	r3, r3
   14572:	4642      	mov	r2, r8
   14574:	17db      	asrs	r3, r3, #31
   14576:	4013      	ands	r3, r2
   14578:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1457a:	1ad3      	subs	r3, r2, r3
   1457c:	4698      	mov	r8, r3
   1457e:	2b00      	cmp	r3, #0
   14580:	dc00      	bgt.n	14584 <_svfprintf_r+0xb68>
   14582:	e128      	b.n	147d6 <_svfprintf_r+0xdba>
   14584:	2b10      	cmp	r3, #16
   14586:	dc01      	bgt.n	1458c <_svfprintf_r+0xb70>
   14588:	f000 fce7 	bl	14f5a <_svfprintf_r+0x153e>
   1458c:	4acf      	ldr	r2, [pc, #828]	; (148cc <_svfprintf_r+0xeb0>)
   1458e:	0021      	movs	r1, r4
   14590:	4691      	mov	r9, r2
   14592:	2210      	movs	r2, #16
   14594:	687b      	ldr	r3, [r7, #4]
   14596:	4692      	mov	sl, r2
   14598:	9d09      	ldr	r5, [sp, #36]	; 0x24
   1459a:	0032      	movs	r2, r6
   1459c:	464c      	mov	r4, r9
   1459e:	4646      	mov	r6, r8
   145a0:	e004      	b.n	145ac <_svfprintf_r+0xb90>
   145a2:	3208      	adds	r2, #8
   145a4:	3e10      	subs	r6, #16
   145a6:	2e10      	cmp	r6, #16
   145a8:	dc00      	bgt.n	145ac <_svfprintf_r+0xb90>
   145aa:	e104      	b.n	147b6 <_svfprintf_r+0xd9a>
   145ac:	4650      	mov	r0, sl
   145ae:	3110      	adds	r1, #16
   145b0:	3301      	adds	r3, #1
   145b2:	6014      	str	r4, [r2, #0]
   145b4:	6050      	str	r0, [r2, #4]
   145b6:	60b9      	str	r1, [r7, #8]
   145b8:	607b      	str	r3, [r7, #4]
   145ba:	2b07      	cmp	r3, #7
   145bc:	ddf1      	ble.n	145a2 <_svfprintf_r+0xb86>
   145be:	003a      	movs	r2, r7
   145c0:	9906      	ldr	r1, [sp, #24]
   145c2:	0028      	movs	r0, r5
   145c4:	f004 ff4e 	bl	19464 <__ssprint_r>
   145c8:	2800      	cmp	r0, #0
   145ca:	d001      	beq.n	145d0 <_svfprintf_r+0xbb4>
   145cc:	f7ff faad 	bl	13b2a <_svfprintf_r+0x10e>
   145d0:	68b9      	ldr	r1, [r7, #8]
   145d2:	687b      	ldr	r3, [r7, #4]
   145d4:	aa32      	add	r2, sp, #200	; 0xc8
   145d6:	e7e5      	b.n	145a4 <_svfprintf_r+0xb88>
   145d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   145da:	2b00      	cmp	r3, #0
   145dc:	d100      	bne.n	145e0 <_svfprintf_r+0xbc4>
   145de:	e0ca      	b.n	14776 <_svfprintf_r+0xd5a>
   145e0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   145e2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   145e4:	ab32      	add	r3, sp, #200	; 0xc8
   145e6:	46b1      	mov	r9, r6
   145e8:	001e      	movs	r6, r3
   145ea:	0020      	movs	r0, r4
   145ec:	0029      	movs	r1, r5
   145ee:	220a      	movs	r2, #10
   145f0:	2300      	movs	r3, #0
   145f2:	f7fc f881 	bl	106f8 <__aeabi_uldivmod>
   145f6:	3e01      	subs	r6, #1
   145f8:	3230      	adds	r2, #48	; 0x30
   145fa:	7032      	strb	r2, [r6, #0]
   145fc:	2300      	movs	r3, #0
   145fe:	0020      	movs	r0, r4
   14600:	0029      	movs	r1, r5
   14602:	220a      	movs	r2, #10
   14604:	f7fc f878 	bl	106f8 <__aeabi_uldivmod>
   14608:	0003      	movs	r3, r0
   1460a:	0004      	movs	r4, r0
   1460c:	000d      	movs	r5, r1
   1460e:	430b      	orrs	r3, r1
   14610:	d1eb      	bne.n	145ea <_svfprintf_r+0xbce>
   14612:	0032      	movs	r2, r6
   14614:	ab32      	add	r3, sp, #200	; 0xc8
   14616:	1a9b      	subs	r3, r3, r2
   14618:	9611      	str	r6, [sp, #68]	; 0x44
   1461a:	940c      	str	r4, [sp, #48]	; 0x30
   1461c:	950d      	str	r5, [sp, #52]	; 0x34
   1461e:	464e      	mov	r6, r9
   14620:	930e      	str	r3, [sp, #56]	; 0x38
   14622:	f7ff fb0b 	bl	13c3c <_svfprintf_r+0x220>
   14626:	2300      	movs	r3, #0
   14628:	930e      	str	r3, [sp, #56]	; 0x38
   1462a:	ab32      	add	r3, sp, #200	; 0xc8
   1462c:	9311      	str	r3, [sp, #68]	; 0x44
   1462e:	f7ff fb05 	bl	13c3c <_svfprintf_r+0x220>
   14632:	003a      	movs	r2, r7
   14634:	9906      	ldr	r1, [sp, #24]
   14636:	9809      	ldr	r0, [sp, #36]	; 0x24
   14638:	f004 ff14 	bl	19464 <__ssprint_r>
   1463c:	2800      	cmp	r0, #0
   1463e:	d001      	beq.n	14644 <_svfprintf_r+0xc28>
   14640:	f7ff fa73 	bl	13b2a <_svfprintf_r+0x10e>
   14644:	ab16      	add	r3, sp, #88	; 0x58
   14646:	7fdb      	ldrb	r3, [r3, #31]
   14648:	68bc      	ldr	r4, [r7, #8]
   1464a:	4698      	mov	r8, r3
   1464c:	ae32      	add	r6, sp, #200	; 0xc8
   1464e:	e560      	b.n	14112 <_svfprintf_r+0x6f6>
   14650:	9b14      	ldr	r3, [sp, #80]	; 0x50
   14652:	1e5d      	subs	r5, r3, #1
   14654:	2d00      	cmp	r5, #0
   14656:	dc00      	bgt.n	1465a <_svfprintf_r+0xc3e>
   14658:	e666      	b.n	14328 <_svfprintf_r+0x90c>
   1465a:	4b9c      	ldr	r3, [pc, #624]	; (148cc <_svfprintf_r+0xeb0>)
   1465c:	4699      	mov	r9, r3
   1465e:	2d10      	cmp	r5, #16
   14660:	dd29      	ble.n	146b6 <_svfprintf_r+0xc9a>
   14662:	2310      	movs	r3, #16
   14664:	0032      	movs	r2, r6
   14666:	469a      	mov	sl, r3
   14668:	002e      	movs	r6, r5
   1466a:	0021      	movs	r1, r4
   1466c:	4643      	mov	r3, r8
   1466e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   14670:	464d      	mov	r5, r9
   14672:	e003      	b.n	1467c <_svfprintf_r+0xc60>
   14674:	3e10      	subs	r6, #16
   14676:	3208      	adds	r2, #8
   14678:	2e10      	cmp	r6, #16
   1467a:	dd17      	ble.n	146ac <_svfprintf_r+0xc90>
   1467c:	4650      	mov	r0, sl
   1467e:	3110      	adds	r1, #16
   14680:	3301      	adds	r3, #1
   14682:	6015      	str	r5, [r2, #0]
   14684:	6050      	str	r0, [r2, #4]
   14686:	60b9      	str	r1, [r7, #8]
   14688:	607b      	str	r3, [r7, #4]
   1468a:	2b07      	cmp	r3, #7
   1468c:	ddf2      	ble.n	14674 <_svfprintf_r+0xc58>
   1468e:	003a      	movs	r2, r7
   14690:	9906      	ldr	r1, [sp, #24]
   14692:	0020      	movs	r0, r4
   14694:	f004 fee6 	bl	19464 <__ssprint_r>
   14698:	2800      	cmp	r0, #0
   1469a:	d001      	beq.n	146a0 <_svfprintf_r+0xc84>
   1469c:	f7ff fa45 	bl	13b2a <_svfprintf_r+0x10e>
   146a0:	3e10      	subs	r6, #16
   146a2:	68b9      	ldr	r1, [r7, #8]
   146a4:	687b      	ldr	r3, [r7, #4]
   146a6:	aa32      	add	r2, sp, #200	; 0xc8
   146a8:	2e10      	cmp	r6, #16
   146aa:	dce7      	bgt.n	1467c <_svfprintf_r+0xc60>
   146ac:	46a9      	mov	r9, r5
   146ae:	000c      	movs	r4, r1
   146b0:	0035      	movs	r5, r6
   146b2:	4698      	mov	r8, r3
   146b4:	0016      	movs	r6, r2
   146b6:	464b      	mov	r3, r9
   146b8:	6075      	str	r5, [r6, #4]
   146ba:	6033      	str	r3, [r6, #0]
   146bc:	1964      	adds	r4, r4, r5
   146be:	e629      	b.n	14314 <_svfprintf_r+0x8f8>
   146c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   146c2:	681a      	ldr	r2, [r3, #0]
   146c4:	f7ff fbfb 	bl	13ebe <_svfprintf_r+0x4a2>
   146c8:	6813      	ldr	r3, [r2, #0]
   146ca:	9307      	str	r3, [sp, #28]
   146cc:	f7ff fa82 	bl	13bd4 <_svfprintf_r+0x1b8>
   146d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   146d2:	681a      	ldr	r2, [r3, #0]
   146d4:	f7ff fb84 	bl	13de0 <_svfprintf_r+0x3c4>
   146d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   146da:	681a      	ldr	r2, [r3, #0]
   146dc:	f7ff fbd1 	bl	13e82 <_svfprintf_r+0x466>
   146e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
   146e2:	68ba      	ldr	r2, [r7, #8]
   146e4:	6033      	str	r3, [r6, #0]
   146e6:	9b18      	ldr	r3, [sp, #96]	; 0x60
   146e8:	469c      	mov	ip, r3
   146ea:	6073      	str	r3, [r6, #4]
   146ec:	687b      	ldr	r3, [r7, #4]
   146ee:	4462      	add	r2, ip
   146f0:	3301      	adds	r3, #1
   146f2:	0014      	movs	r4, r2
   146f4:	60ba      	str	r2, [r7, #8]
   146f6:	607b      	str	r3, [r7, #4]
   146f8:	2b07      	cmp	r3, #7
   146fa:	dd00      	ble.n	146fe <_svfprintf_r+0xce2>
   146fc:	e202      	b.n	14b04 <_svfprintf_r+0x10e8>
   146fe:	3608      	adds	r6, #8
   14700:	9b14      	ldr	r3, [sp, #80]	; 0x50
   14702:	1e5d      	subs	r5, r3, #1
   14704:	2d00      	cmp	r5, #0
   14706:	dc00      	bgt.n	1470a <_svfprintf_r+0xcee>
   14708:	e57e      	b.n	14208 <_svfprintf_r+0x7ec>
   1470a:	4a70      	ldr	r2, [pc, #448]	; (148cc <_svfprintf_r+0xeb0>)
   1470c:	687b      	ldr	r3, [r7, #4]
   1470e:	4691      	mov	r9, r2
   14710:	2d10      	cmp	r5, #16
   14712:	dd25      	ble.n	14760 <_svfprintf_r+0xd44>
   14714:	2210      	movs	r2, #16
   14716:	0021      	movs	r1, r4
   14718:	4690      	mov	r8, r2
   1471a:	9c09      	ldr	r4, [sp, #36]	; 0x24
   1471c:	0032      	movs	r2, r6
   1471e:	002e      	movs	r6, r5
   14720:	464d      	mov	r5, r9
   14722:	e003      	b.n	1472c <_svfprintf_r+0xd10>
   14724:	3208      	adds	r2, #8
   14726:	3e10      	subs	r6, #16
   14728:	2e10      	cmp	r6, #16
   1472a:	dd15      	ble.n	14758 <_svfprintf_r+0xd3c>
   1472c:	4640      	mov	r0, r8
   1472e:	3110      	adds	r1, #16
   14730:	3301      	adds	r3, #1
   14732:	6015      	str	r5, [r2, #0]
   14734:	6050      	str	r0, [r2, #4]
   14736:	60b9      	str	r1, [r7, #8]
   14738:	607b      	str	r3, [r7, #4]
   1473a:	2b07      	cmp	r3, #7
   1473c:	ddf2      	ble.n	14724 <_svfprintf_r+0xd08>
   1473e:	003a      	movs	r2, r7
   14740:	9906      	ldr	r1, [sp, #24]
   14742:	0020      	movs	r0, r4
   14744:	f004 fe8e 	bl	19464 <__ssprint_r>
   14748:	2800      	cmp	r0, #0
   1474a:	d001      	beq.n	14750 <_svfprintf_r+0xd34>
   1474c:	f7ff f9ed 	bl	13b2a <_svfprintf_r+0x10e>
   14750:	68b9      	ldr	r1, [r7, #8]
   14752:	687b      	ldr	r3, [r7, #4]
   14754:	aa32      	add	r2, sp, #200	; 0xc8
   14756:	e7e6      	b.n	14726 <_svfprintf_r+0xd0a>
   14758:	46a9      	mov	r9, r5
   1475a:	000c      	movs	r4, r1
   1475c:	0035      	movs	r5, r6
   1475e:	0016      	movs	r6, r2
   14760:	464a      	mov	r2, r9
   14762:	1964      	adds	r4, r4, r5
   14764:	3301      	adds	r3, #1
   14766:	6032      	str	r2, [r6, #0]
   14768:	6075      	str	r5, [r6, #4]
   1476a:	60bc      	str	r4, [r7, #8]
   1476c:	607b      	str	r3, [r7, #4]
   1476e:	2b07      	cmp	r3, #7
   14770:	dc00      	bgt.n	14774 <_svfprintf_r+0xd58>
   14772:	e548      	b.n	14206 <_svfprintf_r+0x7ea>
   14774:	e5e5      	b.n	14342 <_svfprintf_r+0x926>
   14776:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   14778:	2b09      	cmp	r3, #9
   1477a:	d900      	bls.n	1477e <_svfprintf_r+0xd62>
   1477c:	e730      	b.n	145e0 <_svfprintf_r+0xbc4>
   1477e:	9c08      	ldr	r4, [sp, #32]
   14780:	2227      	movs	r2, #39	; 0x27
   14782:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   14784:	a928      	add	r1, sp, #160	; 0xa0
   14786:	3330      	adds	r3, #48	; 0x30
   14788:	548b      	strb	r3, [r1, r2]
   1478a:	2301      	movs	r3, #1
   1478c:	aa16      	add	r2, sp, #88	; 0x58
   1478e:	4694      	mov	ip, r2
   14790:	930e      	str	r3, [sp, #56]	; 0x38
   14792:	336e      	adds	r3, #110	; 0x6e
   14794:	4463      	add	r3, ip
   14796:	9408      	str	r4, [sp, #32]
   14798:	9311      	str	r3, [sp, #68]	; 0x44
   1479a:	f7ff fa4f 	bl	13c3c <_svfprintf_r+0x220>
   1479e:	2b30      	cmp	r3, #48	; 0x30
   147a0:	d100      	bne.n	147a4 <_svfprintf_r+0xd88>
   147a2:	e20b      	b.n	14bbc <_svfprintf_r+0x11a0>
   147a4:	2330      	movs	r3, #48	; 0x30
   147a6:	3a02      	subs	r2, #2
   147a8:	7013      	strb	r3, [r2, #0]
   147aa:	ab32      	add	r3, sp, #200	; 0xc8
   147ac:	1a9b      	subs	r3, r3, r2
   147ae:	930e      	str	r3, [sp, #56]	; 0x38
   147b0:	9211      	str	r2, [sp, #68]	; 0x44
   147b2:	f7ff fa43 	bl	13c3c <_svfprintf_r+0x220>
   147b6:	46b0      	mov	r8, r6
   147b8:	46a1      	mov	r9, r4
   147ba:	0016      	movs	r6, r2
   147bc:	000c      	movs	r4, r1
   147be:	464a      	mov	r2, r9
   147c0:	6032      	str	r2, [r6, #0]
   147c2:	4642      	mov	r2, r8
   147c4:	4444      	add	r4, r8
   147c6:	3301      	adds	r3, #1
   147c8:	6072      	str	r2, [r6, #4]
   147ca:	60bc      	str	r4, [r7, #8]
   147cc:	607b      	str	r3, [r7, #4]
   147ce:	2b07      	cmp	r3, #7
   147d0:	dd00      	ble.n	147d4 <_svfprintf_r+0xdb8>
   147d2:	e29c      	b.n	14d0e <_svfprintf_r+0x12f2>
   147d4:	3608      	adds	r6, #8
   147d6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   147d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
   147da:	4293      	cmp	r3, r2
   147dc:	db4c      	blt.n	14878 <_svfprintf_r+0xe5c>
   147de:	9a08      	ldr	r2, [sp, #32]
   147e0:	07d2      	lsls	r2, r2, #31
   147e2:	d449      	bmi.n	14878 <_svfprintf_r+0xe5c>
   147e4:	9a14      	ldr	r2, [sp, #80]	; 0x50
   147e6:	9913      	ldr	r1, [sp, #76]	; 0x4c
   147e8:	1ad3      	subs	r3, r2, r3
   147ea:	1a52      	subs	r2, r2, r1
   147ec:	4690      	mov	r8, r2
   147ee:	429a      	cmp	r2, r3
   147f0:	dd00      	ble.n	147f4 <_svfprintf_r+0xdd8>
   147f2:	4698      	mov	r8, r3
   147f4:	4642      	mov	r2, r8
   147f6:	2a00      	cmp	r2, #0
   147f8:	dd0f      	ble.n	1481a <_svfprintf_r+0xdfe>
   147fa:	9913      	ldr	r1, [sp, #76]	; 0x4c
   147fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   147fe:	468c      	mov	ip, r1
   14800:	4462      	add	r2, ip
   14802:	6032      	str	r2, [r6, #0]
   14804:	4642      	mov	r2, r8
   14806:	6072      	str	r2, [r6, #4]
   14808:	687a      	ldr	r2, [r7, #4]
   1480a:	4444      	add	r4, r8
   1480c:	3201      	adds	r2, #1
   1480e:	60bc      	str	r4, [r7, #8]
   14810:	607a      	str	r2, [r7, #4]
   14812:	2a07      	cmp	r2, #7
   14814:	dd00      	ble.n	14818 <_svfprintf_r+0xdfc>
   14816:	e286      	b.n	14d26 <_svfprintf_r+0x130a>
   14818:	3608      	adds	r6, #8
   1481a:	4642      	mov	r2, r8
   1481c:	43d5      	mvns	r5, r2
   1481e:	17ed      	asrs	r5, r5, #31
   14820:	4015      	ands	r5, r2
   14822:	1b5d      	subs	r5, r3, r5
   14824:	2d00      	cmp	r5, #0
   14826:	dc00      	bgt.n	1482a <_svfprintf_r+0xe0e>
   14828:	e4ee      	b.n	14208 <_svfprintf_r+0x7ec>
   1482a:	4a28      	ldr	r2, [pc, #160]	; (148cc <_svfprintf_r+0xeb0>)
   1482c:	687b      	ldr	r3, [r7, #4]
   1482e:	4691      	mov	r9, r2
   14830:	2d10      	cmp	r5, #16
   14832:	dd95      	ble.n	14760 <_svfprintf_r+0xd44>
   14834:	2210      	movs	r2, #16
   14836:	0021      	movs	r1, r4
   14838:	4690      	mov	r8, r2
   1483a:	9c09      	ldr	r4, [sp, #36]	; 0x24
   1483c:	0032      	movs	r2, r6
   1483e:	002e      	movs	r6, r5
   14840:	464d      	mov	r5, r9
   14842:	e003      	b.n	1484c <_svfprintf_r+0xe30>
   14844:	3208      	adds	r2, #8
   14846:	3e10      	subs	r6, #16
   14848:	2e10      	cmp	r6, #16
   1484a:	dd85      	ble.n	14758 <_svfprintf_r+0xd3c>
   1484c:	4640      	mov	r0, r8
   1484e:	3110      	adds	r1, #16
   14850:	3301      	adds	r3, #1
   14852:	6015      	str	r5, [r2, #0]
   14854:	6050      	str	r0, [r2, #4]
   14856:	60b9      	str	r1, [r7, #8]
   14858:	607b      	str	r3, [r7, #4]
   1485a:	2b07      	cmp	r3, #7
   1485c:	ddf2      	ble.n	14844 <_svfprintf_r+0xe28>
   1485e:	003a      	movs	r2, r7
   14860:	9906      	ldr	r1, [sp, #24]
   14862:	0020      	movs	r0, r4
   14864:	f004 fdfe 	bl	19464 <__ssprint_r>
   14868:	2800      	cmp	r0, #0
   1486a:	d001      	beq.n	14870 <_svfprintf_r+0xe54>
   1486c:	f7ff f95d 	bl	13b2a <_svfprintf_r+0x10e>
   14870:	68b9      	ldr	r1, [r7, #8]
   14872:	687b      	ldr	r3, [r7, #4]
   14874:	aa32      	add	r2, sp, #200	; 0xc8
   14876:	e7e6      	b.n	14846 <_svfprintf_r+0xe2a>
   14878:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1487a:	6032      	str	r2, [r6, #0]
   1487c:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1487e:	4694      	mov	ip, r2
   14880:	6072      	str	r2, [r6, #4]
   14882:	687a      	ldr	r2, [r7, #4]
   14884:	4464      	add	r4, ip
   14886:	3201      	adds	r2, #1
   14888:	60bc      	str	r4, [r7, #8]
   1488a:	607a      	str	r2, [r7, #4]
   1488c:	2a07      	cmp	r2, #7
   1488e:	dd00      	ble.n	14892 <_svfprintf_r+0xe76>
   14890:	e230      	b.n	14cf4 <_svfprintf_r+0x12d8>
   14892:	3608      	adds	r6, #8
   14894:	e7a6      	b.n	147e4 <_svfprintf_r+0xdc8>
   14896:	003a      	movs	r2, r7
   14898:	9906      	ldr	r1, [sp, #24]
   1489a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1489c:	f004 fde2 	bl	19464 <__ssprint_r>
   148a0:	2800      	cmp	r0, #0
   148a2:	d001      	beq.n	148a8 <_svfprintf_r+0xe8c>
   148a4:	f7ff f941 	bl	13b2a <_svfprintf_r+0x10e>
   148a8:	68bc      	ldr	r4, [r7, #8]
   148aa:	687b      	ldr	r3, [r7, #4]
   148ac:	ae32      	add	r6, sp, #200	; 0xc8
   148ae:	e513      	b.n	142d8 <_svfprintf_r+0x8bc>
   148b0:	003a      	movs	r2, r7
   148b2:	9906      	ldr	r1, [sp, #24]
   148b4:	9809      	ldr	r0, [sp, #36]	; 0x24
   148b6:	f004 fdd5 	bl	19464 <__ssprint_r>
   148ba:	2800      	cmp	r0, #0
   148bc:	d001      	beq.n	148c2 <_svfprintf_r+0xea6>
   148be:	f7ff f934 	bl	13b2a <_svfprintf_r+0x10e>
   148c2:	687b      	ldr	r3, [r7, #4]
   148c4:	68bc      	ldr	r4, [r7, #8]
   148c6:	4698      	mov	r8, r3
   148c8:	ae32      	add	r6, sp, #200	; 0xc8
   148ca:	e513      	b.n	142f4 <_svfprintf_r+0x8d8>
   148cc:	0001b2e8 	.word	0x0001b2e8
   148d0:	2307      	movs	r3, #7
   148d2:	3207      	adds	r2, #7
   148d4:	439a      	bics	r2, r3
   148d6:	3301      	adds	r3, #1
   148d8:	469c      	mov	ip, r3
   148da:	4494      	add	ip, r2
   148dc:	4663      	mov	r3, ip
   148de:	930f      	str	r3, [sp, #60]	; 0x3c
   148e0:	6853      	ldr	r3, [r2, #4]
   148e2:	6812      	ldr	r2, [r2, #0]
   148e4:	930d      	str	r3, [sp, #52]	; 0x34
   148e6:	920c      	str	r2, [sp, #48]	; 0x30
   148e8:	2b00      	cmp	r3, #0
   148ea:	db01      	blt.n	148f0 <_svfprintf_r+0xed4>
   148ec:	f7ff f97a 	bl	13be4 <_svfprintf_r+0x1c8>
   148f0:	980c      	ldr	r0, [sp, #48]	; 0x30
   148f2:	990d      	ldr	r1, [sp, #52]	; 0x34
   148f4:	2300      	movs	r3, #0
   148f6:	4242      	negs	r2, r0
   148f8:	418b      	sbcs	r3, r1
   148fa:	0011      	movs	r1, r2
   148fc:	001a      	movs	r2, r3
   148fe:	232d      	movs	r3, #45	; 0x2d
   14900:	a816      	add	r0, sp, #88	; 0x58
   14902:	77c3      	strb	r3, [r0, #31]
   14904:	0008      	movs	r0, r1
   14906:	4310      	orrs	r0, r2
   14908:	910c      	str	r1, [sp, #48]	; 0x30
   1490a:	920d      	str	r2, [sp, #52]	; 0x34
   1490c:	4698      	mov	r8, r3
   1490e:	0002      	movs	r2, r0
   14910:	3b2c      	subs	r3, #44	; 0x2c
   14912:	f7ff f970 	bl	13bf6 <_svfprintf_r+0x1da>
   14916:	003a      	movs	r2, r7
   14918:	9906      	ldr	r1, [sp, #24]
   1491a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1491c:	f004 fda2 	bl	19464 <__ssprint_r>
   14920:	2800      	cmp	r0, #0
   14922:	d001      	beq.n	14928 <_svfprintf_r+0xf0c>
   14924:	f7ff f901 	bl	13b2a <_svfprintf_r+0x10e>
   14928:	68bc      	ldr	r4, [r7, #8]
   1492a:	ae32      	add	r6, sp, #200	; 0xc8
   1492c:	e418      	b.n	14160 <_svfprintf_r+0x744>
   1492e:	9916      	ldr	r1, [sp, #88]	; 0x58
   14930:	9d15      	ldr	r5, [sp, #84]	; 0x54
   14932:	000a      	movs	r2, r1
   14934:	0008      	movs	r0, r1
   14936:	002b      	movs	r3, r5
   14938:	0029      	movs	r1, r5
   1493a:	f005 f925 	bl	19b88 <__aeabi_dcmpun>
   1493e:	2800      	cmp	r0, #0
   14940:	d000      	beq.n	14944 <_svfprintf_r+0xf28>
   14942:	e2e6      	b.n	14f12 <_svfprintf_r+0x14f6>
   14944:	4653      	mov	r3, sl
   14946:	3301      	adds	r3, #1
   14948:	d100      	bne.n	1494c <_svfprintf_r+0xf30>
   1494a:	e20d      	b.n	14d68 <_svfprintf_r+0x134c>
   1494c:	2320      	movs	r3, #32
   1494e:	9a12      	ldr	r2, [sp, #72]	; 0x48
   14950:	439a      	bics	r2, r3
   14952:	920e      	str	r2, [sp, #56]	; 0x38
   14954:	2a47      	cmp	r2, #71	; 0x47
   14956:	d100      	bne.n	1495a <_svfprintf_r+0xf3e>
   14958:	e11c      	b.n	14b94 <_svfprintf_r+0x1178>
   1495a:	2380      	movs	r3, #128	; 0x80
   1495c:	005b      	lsls	r3, r3, #1
   1495e:	4323      	orrs	r3, r4
   14960:	9308      	str	r3, [sp, #32]
   14962:	9b15      	ldr	r3, [sp, #84]	; 0x54
   14964:	2b00      	cmp	r3, #0
   14966:	da00      	bge.n	1496a <_svfprintf_r+0xf4e>
   14968:	e221      	b.n	14dae <_svfprintf_r+0x1392>
   1496a:	9a16      	ldr	r2, [sp, #88]	; 0x58
   1496c:	9307      	str	r3, [sp, #28]
   1496e:	2300      	movs	r3, #0
   14970:	4691      	mov	r9, r2
   14972:	9310      	str	r3, [sp, #64]	; 0x40
   14974:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14976:	2b66      	cmp	r3, #102	; 0x66
   14978:	d100      	bne.n	1497c <_svfprintf_r+0xf60>
   1497a:	e1fc      	b.n	14d76 <_svfprintf_r+0x135a>
   1497c:	2b46      	cmp	r3, #70	; 0x46
   1497e:	d100      	bne.n	14982 <_svfprintf_r+0xf66>
   14980:	e0db      	b.n	14b3a <_svfprintf_r+0x111e>
   14982:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   14984:	9809      	ldr	r0, [sp, #36]	; 0x24
   14986:	3a45      	subs	r2, #69	; 0x45
   14988:	0013      	movs	r3, r2
   1498a:	4259      	negs	r1, r3
   1498c:	4159      	adcs	r1, r3
   1498e:	ab20      	add	r3, sp, #128	; 0x80
   14990:	000d      	movs	r5, r1
   14992:	9303      	str	r3, [sp, #12]
   14994:	ab1f      	add	r3, sp, #124	; 0x7c
   14996:	9302      	str	r3, [sp, #8]
   14998:	2302      	movs	r3, #2
   1499a:	aa23      	add	r2, sp, #140	; 0x8c
   1499c:	4455      	add	r5, sl
   1499e:	921b      	str	r2, [sp, #108]	; 0x6c
   149a0:	9204      	str	r2, [sp, #16]
   149a2:	9300      	str	r3, [sp, #0]
   149a4:	9501      	str	r5, [sp, #4]
   149a6:	9b07      	ldr	r3, [sp, #28]
   149a8:	464a      	mov	r2, r9
   149aa:	f002 f813 	bl	169d4 <_dtoa_r>
   149ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
   149b0:	9011      	str	r0, [sp, #68]	; 0x44
   149b2:	2b67      	cmp	r3, #103	; 0x67
   149b4:	d000      	beq.n	149b8 <_svfprintf_r+0xf9c>
   149b6:	e239      	b.n	14e2c <_svfprintf_r+0x1410>
   149b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   149ba:	4698      	mov	r8, r3
   149bc:	44a8      	add	r8, r5
   149be:	07e3      	lsls	r3, r4, #31
   149c0:	d400      	bmi.n	149c4 <_svfprintf_r+0xfa8>
   149c2:	e28b      	b.n	14edc <_svfprintf_r+0x14c0>
   149c4:	2300      	movs	r3, #0
   149c6:	2200      	movs	r2, #0
   149c8:	4648      	mov	r0, r9
   149ca:	9907      	ldr	r1, [sp, #28]
   149cc:	f7fe fc44 	bl	13258 <__aeabi_dcmpeq>
   149d0:	4643      	mov	r3, r8
   149d2:	2800      	cmp	r0, #0
   149d4:	d10a      	bne.n	149ec <_svfprintf_r+0xfd0>
   149d6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   149d8:	4543      	cmp	r3, r8
   149da:	d207      	bcs.n	149ec <_svfprintf_r+0xfd0>
   149dc:	2130      	movs	r1, #48	; 0x30
   149de:	4640      	mov	r0, r8
   149e0:	1c5a      	adds	r2, r3, #1
   149e2:	9223      	str	r2, [sp, #140]	; 0x8c
   149e4:	7019      	strb	r1, [r3, #0]
   149e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   149e8:	4298      	cmp	r0, r3
   149ea:	d8f9      	bhi.n	149e0 <_svfprintf_r+0xfc4>
   149ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
   149ee:	1a9b      	subs	r3, r3, r2
   149f0:	9314      	str	r3, [sp, #80]	; 0x50
   149f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   149f4:	2b47      	cmp	r3, #71	; 0x47
   149f6:	d100      	bne.n	149fa <_svfprintf_r+0xfde>
   149f8:	e0f6      	b.n	14be8 <_svfprintf_r+0x11cc>
   149fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
   149fc:	2b65      	cmp	r3, #101	; 0x65
   149fe:	dc00      	bgt.n	14a02 <_svfprintf_r+0xfe6>
   14a00:	e226      	b.n	14e50 <_svfprintf_r+0x1434>
   14a02:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14a04:	2b66      	cmp	r3, #102	; 0x66
   14a06:	d100      	bne.n	14a0a <_svfprintf_r+0xfee>
   14a08:	e1f4      	b.n	14df4 <_svfprintf_r+0x13d8>
   14a0a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14a0c:	9313      	str	r3, [sp, #76]	; 0x4c
   14a0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   14a10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   14a12:	0019      	movs	r1, r3
   14a14:	4291      	cmp	r1, r2
   14a16:	dd00      	ble.n	14a1a <_svfprintf_r+0xffe>
   14a18:	e1d4      	b.n	14dc4 <_svfprintf_r+0x13a8>
   14a1a:	07e3      	lsls	r3, r4, #31
   14a1c:	d500      	bpl.n	14a20 <_svfprintf_r+0x1004>
   14a1e:	e249      	b.n	14eb4 <_svfprintf_r+0x1498>
   14a20:	43d3      	mvns	r3, r2
   14a22:	17db      	asrs	r3, r3, #31
   14a24:	0011      	movs	r1, r2
   14a26:	401a      	ands	r2, r3
   14a28:	2367      	movs	r3, #103	; 0x67
   14a2a:	9207      	str	r2, [sp, #28]
   14a2c:	910e      	str	r1, [sp, #56]	; 0x38
   14a2e:	9312      	str	r3, [sp, #72]	; 0x48
   14a30:	9b10      	ldr	r3, [sp, #64]	; 0x40
   14a32:	2b00      	cmp	r3, #0
   14a34:	d000      	beq.n	14a38 <_svfprintf_r+0x101c>
   14a36:	e0cf      	b.n	14bd8 <_svfprintf_r+0x11bc>
   14a38:	ab16      	add	r3, sp, #88	; 0x58
   14a3a:	7fdb      	ldrb	r3, [r3, #31]
   14a3c:	4698      	mov	r8, r3
   14a3e:	2300      	movs	r3, #0
   14a40:	469a      	mov	sl, r3
   14a42:	f7ff f903 	bl	13c4c <_svfprintf_r+0x230>
   14a46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   14a48:	990a      	ldr	r1, [sp, #40]	; 0x28
   14a4a:	6813      	ldr	r3, [r2, #0]
   14a4c:	6019      	str	r1, [r3, #0]
   14a4e:	0013      	movs	r3, r2
   14a50:	3304      	adds	r3, #4
   14a52:	930f      	str	r3, [sp, #60]	; 0x3c
   14a54:	f7ff f80d 	bl	13a72 <_svfprintf_r+0x56>
   14a58:	003a      	movs	r2, r7
   14a5a:	9906      	ldr	r1, [sp, #24]
   14a5c:	9809      	ldr	r0, [sp, #36]	; 0x24
   14a5e:	f004 fd01 	bl	19464 <__ssprint_r>
   14a62:	2800      	cmp	r0, #0
   14a64:	d001      	beq.n	14a6a <_svfprintf_r+0x104e>
   14a66:	f7ff f860 	bl	13b2a <_svfprintf_r+0x10e>
   14a6a:	ae32      	add	r6, sp, #200	; 0xc8
   14a6c:	e48e      	b.n	1438c <_svfprintf_r+0x970>
   14a6e:	4bde      	ldr	r3, [pc, #888]	; (14de8 <_svfprintf_r+0x13cc>)
   14a70:	3401      	adds	r4, #1
   14a72:	6033      	str	r3, [r6, #0]
   14a74:	2301      	movs	r3, #1
   14a76:	6073      	str	r3, [r6, #4]
   14a78:	687b      	ldr	r3, [r7, #4]
   14a7a:	60bc      	str	r4, [r7, #8]
   14a7c:	3301      	adds	r3, #1
   14a7e:	607b      	str	r3, [r7, #4]
   14a80:	2b07      	cmp	r3, #7
   14a82:	dc7a      	bgt.n	14b7a <_svfprintf_r+0x115e>
   14a84:	3608      	adds	r6, #8
   14a86:	2800      	cmp	r0, #0
   14a88:	d107      	bne.n	14a9a <_svfprintf_r+0x107e>
   14a8a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   14a8c:	2b00      	cmp	r3, #0
   14a8e:	d104      	bne.n	14a9a <_svfprintf_r+0x107e>
   14a90:	9b08      	ldr	r3, [sp, #32]
   14a92:	07db      	lsls	r3, r3, #31
   14a94:	d401      	bmi.n	14a9a <_svfprintf_r+0x107e>
   14a96:	f7ff fbb7 	bl	14208 <_svfprintf_r+0x7ec>
   14a9a:	9b19      	ldr	r3, [sp, #100]	; 0x64
   14a9c:	6033      	str	r3, [r6, #0]
   14a9e:	9b18      	ldr	r3, [sp, #96]	; 0x60
   14aa0:	1919      	adds	r1, r3, r4
   14aa2:	6073      	str	r3, [r6, #4]
   14aa4:	687b      	ldr	r3, [r7, #4]
   14aa6:	60b9      	str	r1, [r7, #8]
   14aa8:	3301      	adds	r3, #1
   14aaa:	607b      	str	r3, [r7, #4]
   14aac:	2b07      	cmp	r3, #7
   14aae:	dd00      	ble.n	14ab2 <_svfprintf_r+0x1096>
   14ab0:	e1f2      	b.n	14e98 <_svfprintf_r+0x147c>
   14ab2:	0032      	movs	r2, r6
   14ab4:	3208      	adds	r2, #8
   14ab6:	2800      	cmp	r0, #0
   14ab8:	da00      	bge.n	14abc <_svfprintf_r+0x10a0>
   14aba:	e1cc      	b.n	14e56 <_svfprintf_r+0x143a>
   14abc:	9811      	ldr	r0, [sp, #68]	; 0x44
   14abe:	3301      	adds	r3, #1
   14ac0:	6010      	str	r0, [r2, #0]
   14ac2:	9814      	ldr	r0, [sp, #80]	; 0x50
   14ac4:	607b      	str	r3, [r7, #4]
   14ac6:	1844      	adds	r4, r0, r1
   14ac8:	6050      	str	r0, [r2, #4]
   14aca:	60bc      	str	r4, [r7, #8]
   14acc:	2b07      	cmp	r3, #7
   14ace:	dd00      	ble.n	14ad2 <_svfprintf_r+0x10b6>
   14ad0:	e437      	b.n	14342 <_svfprintf_r+0x926>
   14ad2:	3208      	adds	r2, #8
   14ad4:	0016      	movs	r6, r2
   14ad6:	f7ff fb97 	bl	14208 <_svfprintf_r+0x7ec>
   14ada:	990f      	ldr	r1, [sp, #60]	; 0x3c
   14adc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   14ade:	680b      	ldr	r3, [r1, #0]
   14ae0:	601a      	str	r2, [r3, #0]
   14ae2:	17d2      	asrs	r2, r2, #31
   14ae4:	605a      	str	r2, [r3, #4]
   14ae6:	000b      	movs	r3, r1
   14ae8:	3304      	adds	r3, #4
   14aea:	930f      	str	r3, [sp, #60]	; 0x3c
   14aec:	f7fe ffc1 	bl	13a72 <_svfprintf_r+0x56>
   14af0:	464b      	mov	r3, r9
   14af2:	3101      	adds	r1, #1
   14af4:	431c      	orrs	r4, r3
   14af6:	780b      	ldrb	r3, [r1, #0]
   14af8:	f7fe fff4 	bl	13ae4 <_svfprintf_r+0xc8>
   14afc:	4bbb      	ldr	r3, [pc, #748]	; (14dec <_svfprintf_r+0x13d0>)
   14afe:	9311      	str	r3, [sp, #68]	; 0x44
   14b00:	f7ff f937 	bl	13d72 <_svfprintf_r+0x356>
   14b04:	003a      	movs	r2, r7
   14b06:	9906      	ldr	r1, [sp, #24]
   14b08:	9809      	ldr	r0, [sp, #36]	; 0x24
   14b0a:	f004 fcab 	bl	19464 <__ssprint_r>
   14b0e:	2800      	cmp	r0, #0
   14b10:	d001      	beq.n	14b16 <_svfprintf_r+0x10fa>
   14b12:	f7ff f80a 	bl	13b2a <_svfprintf_r+0x10e>
   14b16:	68bc      	ldr	r4, [r7, #8]
   14b18:	ae32      	add	r6, sp, #200	; 0xc8
   14b1a:	e5f1      	b.n	14700 <_svfprintf_r+0xce4>
   14b1c:	2140      	movs	r1, #64	; 0x40
   14b1e:	9809      	ldr	r0, [sp, #36]	; 0x24
   14b20:	f003 fbe6 	bl	182f0 <_malloc_r>
   14b24:	9b06      	ldr	r3, [sp, #24]
   14b26:	6018      	str	r0, [r3, #0]
   14b28:	6118      	str	r0, [r3, #16]
   14b2a:	2800      	cmp	r0, #0
   14b2c:	d100      	bne.n	14b30 <_svfprintf_r+0x1114>
   14b2e:	e24f      	b.n	14fd0 <_svfprintf_r+0x15b4>
   14b30:	2340      	movs	r3, #64	; 0x40
   14b32:	9a06      	ldr	r2, [sp, #24]
   14b34:	6153      	str	r3, [r2, #20]
   14b36:	f7fe ff8e 	bl	13a56 <_svfprintf_r+0x3a>
   14b3a:	ab23      	add	r3, sp, #140	; 0x8c
   14b3c:	931b      	str	r3, [sp, #108]	; 0x6c
   14b3e:	9304      	str	r3, [sp, #16]
   14b40:	ab20      	add	r3, sp, #128	; 0x80
   14b42:	9303      	str	r3, [sp, #12]
   14b44:	ab1f      	add	r3, sp, #124	; 0x7c
   14b46:	9302      	str	r3, [sp, #8]
   14b48:	4653      	mov	r3, sl
   14b4a:	9301      	str	r3, [sp, #4]
   14b4c:	2303      	movs	r3, #3
   14b4e:	464a      	mov	r2, r9
   14b50:	9300      	str	r3, [sp, #0]
   14b52:	9809      	ldr	r0, [sp, #36]	; 0x24
   14b54:	9b07      	ldr	r3, [sp, #28]
   14b56:	f001 ff3d 	bl	169d4 <_dtoa_r>
   14b5a:	4655      	mov	r5, sl
   14b5c:	9011      	str	r0, [sp, #68]	; 0x44
   14b5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   14b60:	4698      	mov	r8, r3
   14b62:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14b64:	44a8      	add	r8, r5
   14b66:	2b46      	cmp	r3, #70	; 0x46
   14b68:	d000      	beq.n	14b6c <_svfprintf_r+0x1150>
   14b6a:	e72b      	b.n	149c4 <_svfprintf_r+0xfa8>
   14b6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   14b6e:	781b      	ldrb	r3, [r3, #0]
   14b70:	2b30      	cmp	r3, #48	; 0x30
   14b72:	d016      	beq.n	14ba2 <_svfprintf_r+0x1186>
   14b74:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14b76:	4498      	add	r8, r3
   14b78:	e724      	b.n	149c4 <_svfprintf_r+0xfa8>
   14b7a:	003a      	movs	r2, r7
   14b7c:	9906      	ldr	r1, [sp, #24]
   14b7e:	9809      	ldr	r0, [sp, #36]	; 0x24
   14b80:	f004 fc70 	bl	19464 <__ssprint_r>
   14b84:	2800      	cmp	r0, #0
   14b86:	d001      	beq.n	14b8c <_svfprintf_r+0x1170>
   14b88:	f7fe ffcf 	bl	13b2a <_svfprintf_r+0x10e>
   14b8c:	981f      	ldr	r0, [sp, #124]	; 0x7c
   14b8e:	68bc      	ldr	r4, [r7, #8]
   14b90:	ae32      	add	r6, sp, #200	; 0xc8
   14b92:	e778      	b.n	14a86 <_svfprintf_r+0x106a>
   14b94:	4653      	mov	r3, sl
   14b96:	2b00      	cmp	r3, #0
   14b98:	d000      	beq.n	14b9c <_svfprintf_r+0x1180>
   14b9a:	e6de      	b.n	1495a <_svfprintf_r+0xf3e>
   14b9c:	3301      	adds	r3, #1
   14b9e:	469a      	mov	sl, r3
   14ba0:	e6db      	b.n	1495a <_svfprintf_r+0xf3e>
   14ba2:	2200      	movs	r2, #0
   14ba4:	2300      	movs	r3, #0
   14ba6:	4648      	mov	r0, r9
   14ba8:	9907      	ldr	r1, [sp, #28]
   14baa:	f7fe fb55 	bl	13258 <__aeabi_dcmpeq>
   14bae:	2800      	cmp	r0, #0
   14bb0:	d1e0      	bne.n	14b74 <_svfprintf_r+0x1158>
   14bb2:	2301      	movs	r3, #1
   14bb4:	1b5b      	subs	r3, r3, r5
   14bb6:	931f      	str	r3, [sp, #124]	; 0x7c
   14bb8:	4498      	add	r8, r3
   14bba:	e703      	b.n	149c4 <_svfprintf_r+0xfa8>
   14bbc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   14bbe:	ab32      	add	r3, sp, #200	; 0xc8
   14bc0:	1a9b      	subs	r3, r3, r2
   14bc2:	930e      	str	r3, [sp, #56]	; 0x38
   14bc4:	f7ff f83a 	bl	13c3c <_svfprintf_r+0x220>
   14bc8:	9811      	ldr	r0, [sp, #68]	; 0x44
   14bca:	f7fe fef5 	bl	139b8 <strlen>
   14bce:	0002      	movs	r2, r0
   14bd0:	900e      	str	r0, [sp, #56]	; 0x38
   14bd2:	0003      	movs	r3, r0
   14bd4:	f7ff f9cd 	bl	13f72 <_svfprintf_r+0x556>
   14bd8:	232d      	movs	r3, #45	; 0x2d
   14bda:	aa16      	add	r2, sp, #88	; 0x58
   14bdc:	77d3      	strb	r3, [r2, #31]
   14bde:	4698      	mov	r8, r3
   14be0:	2300      	movs	r3, #0
   14be2:	469a      	mov	sl, r3
   14be4:	f7ff f835 	bl	13c52 <_svfprintf_r+0x236>
   14be8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14bea:	9313      	str	r3, [sp, #76]	; 0x4c
   14bec:	1cda      	adds	r2, r3, #3
   14bee:	db02      	blt.n	14bf6 <_svfprintf_r+0x11da>
   14bf0:	459a      	cmp	sl, r3
   14bf2:	db00      	blt.n	14bf6 <_svfprintf_r+0x11da>
   14bf4:	e70b      	b.n	14a0e <_svfprintf_r+0xff2>
   14bf6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14bf8:	3b02      	subs	r3, #2
   14bfa:	9312      	str	r3, [sp, #72]	; 0x48
   14bfc:	222c      	movs	r2, #44	; 0x2c
   14bfe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   14c00:	2148      	movs	r1, #72	; 0x48
   14c02:	1e5d      	subs	r5, r3, #1
   14c04:	ab16      	add	r3, sp, #88	; 0x58
   14c06:	189b      	adds	r3, r3, r2
   14c08:	466a      	mov	r2, sp
   14c0a:	1852      	adds	r2, r2, r1
   14c0c:	7812      	ldrb	r2, [r2, #0]
   14c0e:	951f      	str	r5, [sp, #124]	; 0x7c
   14c10:	701a      	strb	r2, [r3, #0]
   14c12:	2d00      	cmp	r5, #0
   14c14:	da00      	bge.n	14c18 <_svfprintf_r+0x11fc>
   14c16:	e1a4      	b.n	14f62 <_svfprintf_r+0x1546>
   14c18:	212d      	movs	r1, #45	; 0x2d
   14c1a:	232b      	movs	r3, #43	; 0x2b
   14c1c:	aa16      	add	r2, sp, #88	; 0x58
   14c1e:	1852      	adds	r2, r2, r1
   14c20:	7013      	strb	r3, [r2, #0]
   14c22:	2d09      	cmp	r5, #9
   14c24:	dc00      	bgt.n	14c28 <_svfprintf_r+0x120c>
   14c26:	e14c      	b.n	14ec2 <_svfprintf_r+0x14a6>
   14c28:	aa16      	add	r2, sp, #88	; 0x58
   14c2a:	233b      	movs	r3, #59	; 0x3b
   14c2c:	4694      	mov	ip, r2
   14c2e:	4463      	add	r3, ip
   14c30:	469a      	mov	sl, r3
   14c32:	46b1      	mov	r9, r6
   14c34:	46a0      	mov	r8, r4
   14c36:	4656      	mov	r6, sl
   14c38:	e000      	b.n	14c3c <_svfprintf_r+0x1220>
   14c3a:	0026      	movs	r6, r4
   14c3c:	0028      	movs	r0, r5
   14c3e:	210a      	movs	r1, #10
   14c40:	f7fb fd1a 	bl	10678 <__aeabi_idivmod>
   14c44:	1e74      	subs	r4, r6, #1
   14c46:	3130      	adds	r1, #48	; 0x30
   14c48:	7021      	strb	r1, [r4, #0]
   14c4a:	0028      	movs	r0, r5
   14c4c:	210a      	movs	r1, #10
   14c4e:	f7fb fc2d 	bl	104ac <__divsi3>
   14c52:	0005      	movs	r5, r0
   14c54:	2809      	cmp	r0, #9
   14c56:	dcf0      	bgt.n	14c3a <_svfprintf_r+0x121e>
   14c58:	0023      	movs	r3, r4
   14c5a:	4644      	mov	r4, r8
   14c5c:	46b0      	mov	r8, r6
   14c5e:	464e      	mov	r6, r9
   14c60:	4699      	mov	r9, r3
   14c62:	0003      	movs	r3, r0
   14c64:	3330      	adds	r3, #48	; 0x30
   14c66:	b2d8      	uxtb	r0, r3
   14c68:	4643      	mov	r3, r8
   14c6a:	3b02      	subs	r3, #2
   14c6c:	7018      	strb	r0, [r3, #0]
   14c6e:	459a      	cmp	sl, r3
   14c70:	d800      	bhi.n	14c74 <_svfprintf_r+0x1258>
   14c72:	e1b4      	b.n	14fde <_svfprintf_r+0x15c2>
   14c74:	4642      	mov	r2, r8
   14c76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   14c78:	4645      	mov	r5, r8
   14c7a:	1a99      	subs	r1, r3, r2
   14c7c:	2301      	movs	r3, #1
   14c7e:	3107      	adds	r1, #7
   14c80:	425b      	negs	r3, r3
   14c82:	e001      	b.n	14c88 <_svfprintf_r+0x126c>
   14c84:	5ce8      	ldrb	r0, [r5, r3]
   14c86:	3301      	adds	r3, #1
   14c88:	aa21      	add	r2, sp, #132	; 0x84
   14c8a:	18d2      	adds	r2, r2, r3
   14c8c:	70d0      	strb	r0, [r2, #3]
   14c8e:	428b      	cmp	r3, r1
   14c90:	d1f8      	bne.n	14c84 <_svfprintf_r+0x1268>
   14c92:	a916      	add	r1, sp, #88	; 0x58
   14c94:	468c      	mov	ip, r1
   14c96:	222e      	movs	r2, #46	; 0x2e
   14c98:	464b      	mov	r3, r9
   14c9a:	4462      	add	r2, ip
   14c9c:	4694      	mov	ip, r2
   14c9e:	1afb      	subs	r3, r7, r3
   14ca0:	4463      	add	r3, ip
   14ca2:	aa21      	add	r2, sp, #132	; 0x84
   14ca4:	9914      	ldr	r1, [sp, #80]	; 0x50
   14ca6:	1a9b      	subs	r3, r3, r2
   14ca8:	469c      	mov	ip, r3
   14caa:	000a      	movs	r2, r1
   14cac:	4462      	add	r2, ip
   14cae:	931a      	str	r3, [sp, #104]	; 0x68
   14cb0:	920e      	str	r2, [sp, #56]	; 0x38
   14cb2:	2901      	cmp	r1, #1
   14cb4:	dc00      	bgt.n	14cb8 <_svfprintf_r+0x129c>
   14cb6:	e145      	b.n	14f44 <_svfprintf_r+0x1528>
   14cb8:	9a18      	ldr	r2, [sp, #96]	; 0x60
   14cba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   14cbc:	4694      	mov	ip, r2
   14cbe:	4463      	add	r3, ip
   14cc0:	001a      	movs	r2, r3
   14cc2:	930e      	str	r3, [sp, #56]	; 0x38
   14cc4:	43db      	mvns	r3, r3
   14cc6:	17db      	asrs	r3, r3, #31
   14cc8:	401a      	ands	r2, r3
   14cca:	2300      	movs	r3, #0
   14ccc:	9207      	str	r2, [sp, #28]
   14cce:	9313      	str	r3, [sp, #76]	; 0x4c
   14cd0:	e6ae      	b.n	14a30 <_svfprintf_r+0x1014>
   14cd2:	2301      	movs	r3, #1
   14cd4:	425b      	negs	r3, r3
   14cd6:	930a      	str	r3, [sp, #40]	; 0x28
   14cd8:	f7fe ff2d 	bl	13b36 <_svfprintf_r+0x11a>
   14cdc:	003a      	movs	r2, r7
   14cde:	9906      	ldr	r1, [sp, #24]
   14ce0:	9809      	ldr	r0, [sp, #36]	; 0x24
   14ce2:	f004 fbbf 	bl	19464 <__ssprint_r>
   14ce6:	2800      	cmp	r0, #0
   14ce8:	d001      	beq.n	14cee <_svfprintf_r+0x12d2>
   14cea:	f7fe ff1e 	bl	13b2a <_svfprintf_r+0x10e>
   14cee:	68bc      	ldr	r4, [r7, #8]
   14cf0:	ae32      	add	r6, sp, #200	; 0xc8
   14cf2:	e43c      	b.n	1456e <_svfprintf_r+0xb52>
   14cf4:	003a      	movs	r2, r7
   14cf6:	9906      	ldr	r1, [sp, #24]
   14cf8:	9809      	ldr	r0, [sp, #36]	; 0x24
   14cfa:	f004 fbb3 	bl	19464 <__ssprint_r>
   14cfe:	2800      	cmp	r0, #0
   14d00:	d001      	beq.n	14d06 <_svfprintf_r+0x12ea>
   14d02:	f7fe ff12 	bl	13b2a <_svfprintf_r+0x10e>
   14d06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14d08:	68bc      	ldr	r4, [r7, #8]
   14d0a:	ae32      	add	r6, sp, #200	; 0xc8
   14d0c:	e56a      	b.n	147e4 <_svfprintf_r+0xdc8>
   14d0e:	003a      	movs	r2, r7
   14d10:	9906      	ldr	r1, [sp, #24]
   14d12:	9809      	ldr	r0, [sp, #36]	; 0x24
   14d14:	f004 fba6 	bl	19464 <__ssprint_r>
   14d18:	2800      	cmp	r0, #0
   14d1a:	d001      	beq.n	14d20 <_svfprintf_r+0x1304>
   14d1c:	f7fe ff05 	bl	13b2a <_svfprintf_r+0x10e>
   14d20:	68bc      	ldr	r4, [r7, #8]
   14d22:	ae32      	add	r6, sp, #200	; 0xc8
   14d24:	e557      	b.n	147d6 <_svfprintf_r+0xdba>
   14d26:	003a      	movs	r2, r7
   14d28:	9906      	ldr	r1, [sp, #24]
   14d2a:	9809      	ldr	r0, [sp, #36]	; 0x24
   14d2c:	f004 fb9a 	bl	19464 <__ssprint_r>
   14d30:	2800      	cmp	r0, #0
   14d32:	d001      	beq.n	14d38 <_svfprintf_r+0x131c>
   14d34:	f7fe fef9 	bl	13b2a <_svfprintf_r+0x10e>
   14d38:	9b14      	ldr	r3, [sp, #80]	; 0x50
   14d3a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   14d3c:	68bc      	ldr	r4, [r7, #8]
   14d3e:	1a9b      	subs	r3, r3, r2
   14d40:	ae32      	add	r6, sp, #200	; 0xc8
   14d42:	e56a      	b.n	1481a <_svfprintf_r+0xdfe>
   14d44:	4653      	mov	r3, sl
   14d46:	9307      	str	r3, [sp, #28]
   14d48:	2b06      	cmp	r3, #6
   14d4a:	d901      	bls.n	14d50 <_svfprintf_r+0x1334>
   14d4c:	2306      	movs	r3, #6
   14d4e:	9307      	str	r3, [sp, #28]
   14d50:	9b07      	ldr	r3, [sp, #28]
   14d52:	950f      	str	r5, [sp, #60]	; 0x3c
   14d54:	930e      	str	r3, [sp, #56]	; 0x38
   14d56:	2300      	movs	r3, #0
   14d58:	4698      	mov	r8, r3
   14d5a:	469a      	mov	sl, r3
   14d5c:	9313      	str	r3, [sp, #76]	; 0x4c
   14d5e:	4b24      	ldr	r3, [pc, #144]	; (14df0 <_svfprintf_r+0x13d4>)
   14d60:	9408      	str	r4, [sp, #32]
   14d62:	9311      	str	r3, [sp, #68]	; 0x44
   14d64:	f7fe ff78 	bl	13c58 <_svfprintf_r+0x23c>
   14d68:	2320      	movs	r3, #32
   14d6a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   14d6c:	439a      	bics	r2, r3
   14d6e:	3b1a      	subs	r3, #26
   14d70:	920e      	str	r2, [sp, #56]	; 0x38
   14d72:	469a      	mov	sl, r3
   14d74:	e5f1      	b.n	1495a <_svfprintf_r+0xf3e>
   14d76:	ab23      	add	r3, sp, #140	; 0x8c
   14d78:	931b      	str	r3, [sp, #108]	; 0x6c
   14d7a:	9304      	str	r3, [sp, #16]
   14d7c:	ab20      	add	r3, sp, #128	; 0x80
   14d7e:	9303      	str	r3, [sp, #12]
   14d80:	ab1f      	add	r3, sp, #124	; 0x7c
   14d82:	9302      	str	r3, [sp, #8]
   14d84:	4653      	mov	r3, sl
   14d86:	9301      	str	r3, [sp, #4]
   14d88:	2303      	movs	r3, #3
   14d8a:	464a      	mov	r2, r9
   14d8c:	9300      	str	r3, [sp, #0]
   14d8e:	9809      	ldr	r0, [sp, #36]	; 0x24
   14d90:	9b07      	ldr	r3, [sp, #28]
   14d92:	f001 fe1f 	bl	169d4 <_dtoa_r>
   14d96:	0003      	movs	r3, r0
   14d98:	4453      	add	r3, sl
   14d9a:	9011      	str	r0, [sp, #68]	; 0x44
   14d9c:	4698      	mov	r8, r3
   14d9e:	4655      	mov	r5, sl
   14da0:	e6e4      	b.n	14b6c <_svfprintf_r+0x1150>
   14da2:	232d      	movs	r3, #45	; 0x2d
   14da4:	aa16      	add	r2, sp, #88	; 0x58
   14da6:	77d3      	strb	r3, [r2, #31]
   14da8:	4698      	mov	r8, r3
   14daa:	f7fe ffdb 	bl	13d64 <_svfprintf_r+0x348>
   14dae:	2280      	movs	r2, #128	; 0x80
   14db0:	0612      	lsls	r2, r2, #24
   14db2:	4694      	mov	ip, r2
   14db4:	9b16      	ldr	r3, [sp, #88]	; 0x58
   14db6:	4699      	mov	r9, r3
   14db8:	9b15      	ldr	r3, [sp, #84]	; 0x54
   14dba:	4463      	add	r3, ip
   14dbc:	9307      	str	r3, [sp, #28]
   14dbe:	232d      	movs	r3, #45	; 0x2d
   14dc0:	9310      	str	r3, [sp, #64]	; 0x40
   14dc2:	e5d7      	b.n	14974 <_svfprintf_r+0xf58>
   14dc4:	9a18      	ldr	r2, [sp, #96]	; 0x60
   14dc6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   14dc8:	4694      	mov	ip, r2
   14dca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   14dcc:	4463      	add	r3, ip
   14dce:	930e      	str	r3, [sp, #56]	; 0x38
   14dd0:	2a00      	cmp	r2, #0
   14dd2:	dc00      	bgt.n	14dd6 <_svfprintf_r+0x13ba>
   14dd4:	e0ce      	b.n	14f74 <_svfprintf_r+0x1558>
   14dd6:	001a      	movs	r2, r3
   14dd8:	43db      	mvns	r3, r3
   14dda:	17db      	asrs	r3, r3, #31
   14ddc:	401a      	ands	r2, r3
   14dde:	2367      	movs	r3, #103	; 0x67
   14de0:	9207      	str	r2, [sp, #28]
   14de2:	9312      	str	r3, [sp, #72]	; 0x48
   14de4:	e624      	b.n	14a30 <_svfprintf_r+0x1014>
   14de6:	46c0      	nop			; (mov r8, r8)
   14de8:	0001b2d4 	.word	0x0001b2d4
   14dec:	0001b298 	.word	0x0001b298
   14df0:	0001b2cc 	.word	0x0001b2cc
   14df4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14df6:	9313      	str	r3, [sp, #76]	; 0x4c
   14df8:	2b00      	cmp	r3, #0
   14dfa:	dc00      	bgt.n	14dfe <_svfprintf_r+0x13e2>
   14dfc:	e0d5      	b.n	14faa <_svfprintf_r+0x158e>
   14dfe:	4652      	mov	r2, sl
   14e00:	2a00      	cmp	r2, #0
   14e02:	d000      	beq.n	14e06 <_svfprintf_r+0x13ea>
   14e04:	e092      	b.n	14f2c <_svfprintf_r+0x1510>
   14e06:	07e2      	lsls	r2, r4, #31
   14e08:	d500      	bpl.n	14e0c <_svfprintf_r+0x13f0>
   14e0a:	e08f      	b.n	14f2c <_svfprintf_r+0x1510>
   14e0c:	9307      	str	r3, [sp, #28]
   14e0e:	930e      	str	r3, [sp, #56]	; 0x38
   14e10:	e60e      	b.n	14a30 <_svfprintf_r+0x1014>
   14e12:	ab16      	add	r3, sp, #88	; 0x58
   14e14:	7fdb      	ldrb	r3, [r3, #31]
   14e16:	950f      	str	r5, [sp, #60]	; 0x3c
   14e18:	4698      	mov	r8, r3
   14e1a:	4653      	mov	r3, sl
   14e1c:	9307      	str	r3, [sp, #28]
   14e1e:	930e      	str	r3, [sp, #56]	; 0x38
   14e20:	2300      	movs	r3, #0
   14e22:	9408      	str	r4, [sp, #32]
   14e24:	469a      	mov	sl, r3
   14e26:	9313      	str	r3, [sp, #76]	; 0x4c
   14e28:	f7fe ff10 	bl	13c4c <_svfprintf_r+0x230>
   14e2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   14e2e:	4698      	mov	r8, r3
   14e30:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14e32:	44a8      	add	r8, r5
   14e34:	2b47      	cmp	r3, #71	; 0x47
   14e36:	d000      	beq.n	14e3a <_svfprintf_r+0x141e>
   14e38:	e5c4      	b.n	149c4 <_svfprintf_r+0xfa8>
   14e3a:	07e3      	lsls	r3, r4, #31
   14e3c:	d500      	bpl.n	14e40 <_svfprintf_r+0x1424>
   14e3e:	e68e      	b.n	14b5e <_svfprintf_r+0x1142>
   14e40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   14e42:	9a11      	ldr	r2, [sp, #68]	; 0x44
   14e44:	1a9b      	subs	r3, r3, r2
   14e46:	9314      	str	r3, [sp, #80]	; 0x50
   14e48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   14e4a:	2b47      	cmp	r3, #71	; 0x47
   14e4c:	d100      	bne.n	14e50 <_svfprintf_r+0x1434>
   14e4e:	e6cb      	b.n	14be8 <_svfprintf_r+0x11cc>
   14e50:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14e52:	9313      	str	r3, [sp, #76]	; 0x4c
   14e54:	e6d2      	b.n	14bfc <_svfprintf_r+0x11e0>
   14e56:	4244      	negs	r4, r0
   14e58:	3010      	adds	r0, #16
   14e5a:	db00      	blt.n	14e5e <_svfprintf_r+0x1442>
   14e5c:	e0d0      	b.n	15000 <_svfprintf_r+0x15e4>
   14e5e:	486e      	ldr	r0, [pc, #440]	; (15018 <_svfprintf_r+0x15fc>)
   14e60:	2610      	movs	r6, #16
   14e62:	0005      	movs	r5, r0
   14e64:	e003      	b.n	14e6e <_svfprintf_r+0x1452>
   14e66:	3208      	adds	r2, #8
   14e68:	3c10      	subs	r4, #16
   14e6a:	2c10      	cmp	r4, #16
   14e6c:	dd38      	ble.n	14ee0 <_svfprintf_r+0x14c4>
   14e6e:	3110      	adds	r1, #16
   14e70:	3301      	adds	r3, #1
   14e72:	6015      	str	r5, [r2, #0]
   14e74:	6056      	str	r6, [r2, #4]
   14e76:	60b9      	str	r1, [r7, #8]
   14e78:	607b      	str	r3, [r7, #4]
   14e7a:	2b07      	cmp	r3, #7
   14e7c:	ddf3      	ble.n	14e66 <_svfprintf_r+0x144a>
   14e7e:	003a      	movs	r2, r7
   14e80:	9906      	ldr	r1, [sp, #24]
   14e82:	9809      	ldr	r0, [sp, #36]	; 0x24
   14e84:	f004 faee 	bl	19464 <__ssprint_r>
   14e88:	2800      	cmp	r0, #0
   14e8a:	d001      	beq.n	14e90 <_svfprintf_r+0x1474>
   14e8c:	f7fe fe4d 	bl	13b2a <_svfprintf_r+0x10e>
   14e90:	68b9      	ldr	r1, [r7, #8]
   14e92:	687b      	ldr	r3, [r7, #4]
   14e94:	aa32      	add	r2, sp, #200	; 0xc8
   14e96:	e7e7      	b.n	14e68 <_svfprintf_r+0x144c>
   14e98:	003a      	movs	r2, r7
   14e9a:	9906      	ldr	r1, [sp, #24]
   14e9c:	9809      	ldr	r0, [sp, #36]	; 0x24
   14e9e:	f004 fae1 	bl	19464 <__ssprint_r>
   14ea2:	2800      	cmp	r0, #0
   14ea4:	d001      	beq.n	14eaa <_svfprintf_r+0x148e>
   14ea6:	f7fe fe40 	bl	13b2a <_svfprintf_r+0x10e>
   14eaa:	981f      	ldr	r0, [sp, #124]	; 0x7c
   14eac:	68b9      	ldr	r1, [r7, #8]
   14eae:	687b      	ldr	r3, [r7, #4]
   14eb0:	aa32      	add	r2, sp, #200	; 0xc8
   14eb2:	e600      	b.n	14ab6 <_svfprintf_r+0x109a>
   14eb4:	9a18      	ldr	r2, [sp, #96]	; 0x60
   14eb6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   14eb8:	4694      	mov	ip, r2
   14eba:	4463      	add	r3, ip
   14ebc:	001a      	movs	r2, r3
   14ebe:	930e      	str	r3, [sp, #56]	; 0x38
   14ec0:	e78a      	b.n	14dd8 <_svfprintf_r+0x13bc>
   14ec2:	212e      	movs	r1, #46	; 0x2e
   14ec4:	2330      	movs	r3, #48	; 0x30
   14ec6:	aa16      	add	r2, sp, #88	; 0x58
   14ec8:	1852      	adds	r2, r2, r1
   14eca:	7013      	strb	r3, [r2, #0]
   14ecc:	002b      	movs	r3, r5
   14ece:	aa16      	add	r2, sp, #88	; 0x58
   14ed0:	3101      	adds	r1, #1
   14ed2:	3330      	adds	r3, #48	; 0x30
   14ed4:	1852      	adds	r2, r2, r1
   14ed6:	7013      	strb	r3, [r2, #0]
   14ed8:	ab22      	add	r3, sp, #136	; 0x88
   14eda:	e6e2      	b.n	14ca2 <_svfprintf_r+0x1286>
   14edc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   14ede:	e585      	b.n	149ec <_svfprintf_r+0xfd0>
   14ee0:	46a9      	mov	r9, r5
   14ee2:	4648      	mov	r0, r9
   14ee4:	1909      	adds	r1, r1, r4
   14ee6:	3301      	adds	r3, #1
   14ee8:	6010      	str	r0, [r2, #0]
   14eea:	6054      	str	r4, [r2, #4]
   14eec:	60b9      	str	r1, [r7, #8]
   14eee:	3208      	adds	r2, #8
   14ef0:	607b      	str	r3, [r7, #4]
   14ef2:	2b07      	cmp	r3, #7
   14ef4:	dc00      	bgt.n	14ef8 <_svfprintf_r+0x14dc>
   14ef6:	e5e1      	b.n	14abc <_svfprintf_r+0x10a0>
   14ef8:	003a      	movs	r2, r7
   14efa:	9906      	ldr	r1, [sp, #24]
   14efc:	9809      	ldr	r0, [sp, #36]	; 0x24
   14efe:	f004 fab1 	bl	19464 <__ssprint_r>
   14f02:	2800      	cmp	r0, #0
   14f04:	d001      	beq.n	14f0a <_svfprintf_r+0x14ee>
   14f06:	f7fe fe10 	bl	13b2a <_svfprintf_r+0x10e>
   14f0a:	68b9      	ldr	r1, [r7, #8]
   14f0c:	687b      	ldr	r3, [r7, #4]
   14f0e:	aa32      	add	r2, sp, #200	; 0xc8
   14f10:	e5d4      	b.n	14abc <_svfprintf_r+0x10a0>
   14f12:	9b15      	ldr	r3, [sp, #84]	; 0x54
   14f14:	2b00      	cmp	r3, #0
   14f16:	db38      	blt.n	14f8a <_svfprintf_r+0x156e>
   14f18:	ab16      	add	r3, sp, #88	; 0x58
   14f1a:	7fdb      	ldrb	r3, [r3, #31]
   14f1c:	4698      	mov	r8, r3
   14f1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14f20:	2b47      	cmp	r3, #71	; 0x47
   14f22:	dc2e      	bgt.n	14f82 <_svfprintf_r+0x1566>
   14f24:	4b3d      	ldr	r3, [pc, #244]	; (1501c <_svfprintf_r+0x1600>)
   14f26:	9311      	str	r3, [sp, #68]	; 0x44
   14f28:	f7fe ff23 	bl	13d72 <_svfprintf_r+0x356>
   14f2c:	9a18      	ldr	r2, [sp, #96]	; 0x60
   14f2e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   14f30:	4694      	mov	ip, r2
   14f32:	4463      	add	r3, ip
   14f34:	4453      	add	r3, sl
   14f36:	001a      	movs	r2, r3
   14f38:	930e      	str	r3, [sp, #56]	; 0x38
   14f3a:	43db      	mvns	r3, r3
   14f3c:	17db      	asrs	r3, r3, #31
   14f3e:	401a      	ands	r2, r3
   14f40:	9207      	str	r2, [sp, #28]
   14f42:	e575      	b.n	14a30 <_svfprintf_r+0x1014>
   14f44:	2301      	movs	r3, #1
   14f46:	4023      	ands	r3, r4
   14f48:	9313      	str	r3, [sp, #76]	; 0x4c
   14f4a:	d000      	beq.n	14f4e <_svfprintf_r+0x1532>
   14f4c:	e6b4      	b.n	14cb8 <_svfprintf_r+0x129c>
   14f4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   14f50:	43d3      	mvns	r3, r2
   14f52:	17db      	asrs	r3, r3, #31
   14f54:	401a      	ands	r2, r3
   14f56:	9207      	str	r2, [sp, #28]
   14f58:	e56a      	b.n	14a30 <_svfprintf_r+0x1014>
   14f5a:	4a2f      	ldr	r2, [pc, #188]	; (15018 <_svfprintf_r+0x15fc>)
   14f5c:	687b      	ldr	r3, [r7, #4]
   14f5e:	4691      	mov	r9, r2
   14f60:	e42d      	b.n	147be <_svfprintf_r+0xda2>
   14f62:	2301      	movs	r3, #1
   14f64:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   14f66:	391b      	subs	r1, #27
   14f68:	1a9d      	subs	r5, r3, r2
   14f6a:	aa16      	add	r2, sp, #88	; 0x58
   14f6c:	332c      	adds	r3, #44	; 0x2c
   14f6e:	1852      	adds	r2, r2, r1
   14f70:	7013      	strb	r3, [r2, #0]
   14f72:	e656      	b.n	14c22 <_svfprintf_r+0x1206>
   14f74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   14f76:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   14f78:	1a98      	subs	r0, r3, r2
   14f7a:	1c43      	adds	r3, r0, #1
   14f7c:	001a      	movs	r2, r3
   14f7e:	930e      	str	r3, [sp, #56]	; 0x38
   14f80:	e72a      	b.n	14dd8 <_svfprintf_r+0x13bc>
   14f82:	4b27      	ldr	r3, [pc, #156]	; (15020 <_svfprintf_r+0x1604>)
   14f84:	9311      	str	r3, [sp, #68]	; 0x44
   14f86:	f7fe fef4 	bl	13d72 <_svfprintf_r+0x356>
   14f8a:	232d      	movs	r3, #45	; 0x2d
   14f8c:	aa16      	add	r2, sp, #88	; 0x58
   14f8e:	77d3      	strb	r3, [r2, #31]
   14f90:	4698      	mov	r8, r3
   14f92:	e7c4      	b.n	14f1e <_svfprintf_r+0x1502>
   14f94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14f96:	1d1a      	adds	r2, r3, #4
   14f98:	681b      	ldr	r3, [r3, #0]
   14f9a:	469a      	mov	sl, r3
   14f9c:	2b00      	cmp	r3, #0
   14f9e:	db36      	blt.n	1500e <_svfprintf_r+0x15f2>
   14fa0:	784b      	ldrb	r3, [r1, #1]
   14fa2:	920f      	str	r2, [sp, #60]	; 0x3c
   14fa4:	4659      	mov	r1, fp
   14fa6:	f7fe fd9d 	bl	13ae4 <_svfprintf_r+0xc8>
   14faa:	4653      	mov	r3, sl
   14fac:	2b00      	cmp	r3, #0
   14fae:	d101      	bne.n	14fb4 <_svfprintf_r+0x1598>
   14fb0:	07e3      	lsls	r3, r4, #31
   14fb2:	d503      	bpl.n	14fbc <_svfprintf_r+0x15a0>
   14fb4:	9b18      	ldr	r3, [sp, #96]	; 0x60
   14fb6:	1c58      	adds	r0, r3, #1
   14fb8:	0003      	movs	r3, r0
   14fba:	e7bb      	b.n	14f34 <_svfprintf_r+0x1518>
   14fbc:	2301      	movs	r3, #1
   14fbe:	e725      	b.n	14e0c <_svfprintf_r+0x13f0>
   14fc0:	ab16      	add	r3, sp, #88	; 0x58
   14fc2:	77d8      	strb	r0, [r3, #31]
   14fc4:	f7fe ff6c 	bl	13ea0 <_svfprintf_r+0x484>
   14fc8:	ab16      	add	r3, sp, #88	; 0x58
   14fca:	77d8      	strb	r0, [r3, #31]
   14fcc:	f7ff f814 	bl	13ff8 <_svfprintf_r+0x5dc>
   14fd0:	230c      	movs	r3, #12
   14fd2:	9a09      	ldr	r2, [sp, #36]	; 0x24
   14fd4:	6013      	str	r3, [r2, #0]
   14fd6:	3b0d      	subs	r3, #13
   14fd8:	930a      	str	r3, [sp, #40]	; 0x28
   14fda:	f7fe fdac 	bl	13b36 <_svfprintf_r+0x11a>
   14fde:	aa16      	add	r2, sp, #88	; 0x58
   14fe0:	232e      	movs	r3, #46	; 0x2e
   14fe2:	4694      	mov	ip, r2
   14fe4:	4463      	add	r3, ip
   14fe6:	e65c      	b.n	14ca2 <_svfprintf_r+0x1286>
   14fe8:	ab16      	add	r3, sp, #88	; 0x58
   14fea:	77d8      	strb	r0, [r3, #31]
   14fec:	f7fe fe85 	bl	13cfa <_svfprintf_r+0x2de>
   14ff0:	ab16      	add	r3, sp, #88	; 0x58
   14ff2:	77d8      	strb	r0, [r3, #31]
   14ff4:	f7fe fddd 	bl	13bb2 <_svfprintf_r+0x196>
   14ff8:	ab16      	add	r3, sp, #88	; 0x58
   14ffa:	77d8      	strb	r0, [r3, #31]
   14ffc:	f7ff f87d 	bl	140fa <_svfprintf_r+0x6de>
   15000:	4805      	ldr	r0, [pc, #20]	; (15018 <_svfprintf_r+0x15fc>)
   15002:	4681      	mov	r9, r0
   15004:	e76d      	b.n	14ee2 <_svfprintf_r+0x14c6>
   15006:	ab16      	add	r3, sp, #88	; 0x58
   15008:	77d8      	strb	r0, [r3, #31]
   1500a:	f7fe ff79 	bl	13f00 <_svfprintf_r+0x4e4>
   1500e:	2301      	movs	r3, #1
   15010:	425b      	negs	r3, r3
   15012:	469a      	mov	sl, r3
   15014:	e7c4      	b.n	14fa0 <_svfprintf_r+0x1584>
   15016:	46c0      	nop			; (mov r8, r8)
   15018:	0001b2e8 	.word	0x0001b2e8
   1501c:	0001b29c 	.word	0x0001b29c
   15020:	0001b2a0 	.word	0x0001b2a0

00015024 <_vfprintf_r>:
   15024:	b5f0      	push	{r4, r5, r6, r7, lr}
   15026:	46de      	mov	lr, fp
   15028:	464e      	mov	r6, r9
   1502a:	4645      	mov	r5, r8
   1502c:	4657      	mov	r7, sl
   1502e:	b5e0      	push	{r5, r6, r7, lr}
   15030:	b0c3      	sub	sp, #268	; 0x10c
   15032:	4689      	mov	r9, r1
   15034:	0014      	movs	r4, r2
   15036:	001d      	movs	r5, r3
   15038:	930f      	str	r3, [sp, #60]	; 0x3c
   1503a:	0006      	movs	r6, r0
   1503c:	9006      	str	r0, [sp, #24]
   1503e:	f003 f8bf 	bl	181c0 <_localeconv_r>
   15042:	6803      	ldr	r3, [r0, #0]
   15044:	0018      	movs	r0, r3
   15046:	9318      	str	r3, [sp, #96]	; 0x60
   15048:	f7fe fcb6 	bl	139b8 <strlen>
   1504c:	9017      	str	r0, [sp, #92]	; 0x5c
   1504e:	2e00      	cmp	r6, #0
   15050:	d004      	beq.n	1505c <_vfprintf_r+0x38>
   15052:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   15054:	9307      	str	r3, [sp, #28]
   15056:	2b00      	cmp	r3, #0
   15058:	d100      	bne.n	1505c <_vfprintf_r+0x38>
   1505a:	e0a7      	b.n	151ac <_vfprintf_r+0x188>
   1505c:	464b      	mov	r3, r9
   1505e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   15060:	07db      	lsls	r3, r3, #31
   15062:	d478      	bmi.n	15156 <_vfprintf_r+0x132>
   15064:	464b      	mov	r3, r9
   15066:	210c      	movs	r1, #12
   15068:	5e59      	ldrsh	r1, [r3, r1]
   1506a:	b28b      	uxth	r3, r1
   1506c:	059a      	lsls	r2, r3, #22
   1506e:	d56e      	bpl.n	1514e <_vfprintf_r+0x12a>
   15070:	2280      	movs	r2, #128	; 0x80
   15072:	0192      	lsls	r2, r2, #6
   15074:	4213      	tst	r3, r2
   15076:	d109      	bne.n	1508c <_vfprintf_r+0x68>
   15078:	430a      	orrs	r2, r1
   1507a:	464b      	mov	r3, r9
   1507c:	4649      	mov	r1, r9
   1507e:	819a      	strh	r2, [r3, #12]
   15080:	6e49      	ldr	r1, [r1, #100]	; 0x64
   15082:	4bcc      	ldr	r3, [pc, #816]	; (153b4 <_vfprintf_r+0x390>)
   15084:	400b      	ands	r3, r1
   15086:	4649      	mov	r1, r9
   15088:	664b      	str	r3, [r1, #100]	; 0x64
   1508a:	b293      	uxth	r3, r2
   1508c:	071a      	lsls	r2, r3, #28
   1508e:	d567      	bpl.n	15160 <_vfprintf_r+0x13c>
   15090:	464a      	mov	r2, r9
   15092:	6912      	ldr	r2, [r2, #16]
   15094:	2a00      	cmp	r2, #0
   15096:	d063      	beq.n	15160 <_vfprintf_r+0x13c>
   15098:	221a      	movs	r2, #26
   1509a:	401a      	ands	r2, r3
   1509c:	2a0a      	cmp	r2, #10
   1509e:	d100      	bne.n	150a2 <_vfprintf_r+0x7e>
   150a0:	e088      	b.n	151b4 <_vfprintf_r+0x190>
   150a2:	ab32      	add	r3, sp, #200	; 0xc8
   150a4:	9325      	str	r3, [sp, #148]	; 0x94
   150a6:	2300      	movs	r3, #0
   150a8:	46cb      	mov	fp, r9
   150aa:	af25      	add	r7, sp, #148	; 0x94
   150ac:	60bb      	str	r3, [r7, #8]
   150ae:	607b      	str	r3, [r7, #4]
   150b0:	9407      	str	r4, [sp, #28]
   150b2:	9314      	str	r3, [sp, #80]	; 0x50
   150b4:	9316      	str	r3, [sp, #88]	; 0x58
   150b6:	9315      	str	r3, [sp, #84]	; 0x54
   150b8:	ae32      	add	r6, sp, #200	; 0xc8
   150ba:	9319      	str	r3, [sp, #100]	; 0x64
   150bc:	931a      	str	r3, [sp, #104]	; 0x68
   150be:	930a      	str	r3, [sp, #40]	; 0x28
   150c0:	9c07      	ldr	r4, [sp, #28]
   150c2:	7823      	ldrb	r3, [r4, #0]
   150c4:	2b00      	cmp	r3, #0
   150c6:	d101      	bne.n	150cc <_vfprintf_r+0xa8>
   150c8:	f000 fd9e 	bl	15c08 <_vfprintf_r+0xbe4>
   150cc:	2b25      	cmp	r3, #37	; 0x25
   150ce:	d103      	bne.n	150d8 <_vfprintf_r+0xb4>
   150d0:	f000 fd9a 	bl	15c08 <_vfprintf_r+0xbe4>
   150d4:	2b25      	cmp	r3, #37	; 0x25
   150d6:	d003      	beq.n	150e0 <_vfprintf_r+0xbc>
   150d8:	3401      	adds	r4, #1
   150da:	7823      	ldrb	r3, [r4, #0]
   150dc:	2b00      	cmp	r3, #0
   150de:	d1f9      	bne.n	150d4 <_vfprintf_r+0xb0>
   150e0:	9b07      	ldr	r3, [sp, #28]
   150e2:	1ae5      	subs	r5, r4, r3
   150e4:	d010      	beq.n	15108 <_vfprintf_r+0xe4>
   150e6:	9b07      	ldr	r3, [sp, #28]
   150e8:	6075      	str	r5, [r6, #4]
   150ea:	6033      	str	r3, [r6, #0]
   150ec:	68bb      	ldr	r3, [r7, #8]
   150ee:	195b      	adds	r3, r3, r5
   150f0:	60bb      	str	r3, [r7, #8]
   150f2:	687b      	ldr	r3, [r7, #4]
   150f4:	3301      	adds	r3, #1
   150f6:	607b      	str	r3, [r7, #4]
   150f8:	2b07      	cmp	r3, #7
   150fa:	dc4c      	bgt.n	15196 <_vfprintf_r+0x172>
   150fc:	3608      	adds	r6, #8
   150fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15100:	469c      	mov	ip, r3
   15102:	44ac      	add	ip, r5
   15104:	4663      	mov	r3, ip
   15106:	930a      	str	r3, [sp, #40]	; 0x28
   15108:	7823      	ldrb	r3, [r4, #0]
   1510a:	2b00      	cmp	r3, #0
   1510c:	d101      	bne.n	15112 <_vfprintf_r+0xee>
   1510e:	f000 fc99 	bl	15a44 <_vfprintf_r+0xa20>
   15112:	1c63      	adds	r3, r4, #1
   15114:	9307      	str	r3, [sp, #28]
   15116:	2300      	movs	r3, #0
   15118:	aa16      	add	r2, sp, #88	; 0x58
   1511a:	77d3      	strb	r3, [r2, #31]
   1511c:	2201      	movs	r2, #1
   1511e:	4252      	negs	r2, r2
   15120:	4692      	mov	sl, r2
   15122:	2200      	movs	r2, #0
   15124:	920b      	str	r2, [sp, #44]	; 0x2c
   15126:	3220      	adds	r2, #32
   15128:	4691      	mov	r9, r2
   1512a:	3220      	adds	r2, #32
   1512c:	7863      	ldrb	r3, [r4, #1]
   1512e:	2100      	movs	r1, #0
   15130:	2000      	movs	r0, #0
   15132:	2400      	movs	r4, #0
   15134:	4694      	mov	ip, r2
   15136:	9a07      	ldr	r2, [sp, #28]
   15138:	3201      	adds	r2, #1
   1513a:	9207      	str	r2, [sp, #28]
   1513c:	001a      	movs	r2, r3
   1513e:	3a20      	subs	r2, #32
   15140:	2a58      	cmp	r2, #88	; 0x58
   15142:	d900      	bls.n	15146 <_vfprintf_r+0x122>
   15144:	e2e7      	b.n	15716 <_vfprintf_r+0x6f2>
   15146:	4d9c      	ldr	r5, [pc, #624]	; (153b8 <_vfprintf_r+0x394>)
   15148:	0092      	lsls	r2, r2, #2
   1514a:	58aa      	ldr	r2, [r5, r2]
   1514c:	4697      	mov	pc, r2
   1514e:	464b      	mov	r3, r9
   15150:	6d98      	ldr	r0, [r3, #88]	; 0x58
   15152:	f003 f847 	bl	181e4 <__retarget_lock_acquire_recursive>
   15156:	464b      	mov	r3, r9
   15158:	210c      	movs	r1, #12
   1515a:	5e59      	ldrsh	r1, [r3, r1]
   1515c:	b28b      	uxth	r3, r1
   1515e:	e787      	b.n	15070 <_vfprintf_r+0x4c>
   15160:	4649      	mov	r1, r9
   15162:	9806      	ldr	r0, [sp, #24]
   15164:	f001 fb0e 	bl	16784 <__swsetup_r>
   15168:	464b      	mov	r3, r9
   1516a:	2800      	cmp	r0, #0
   1516c:	d03a      	beq.n	151e4 <_vfprintf_r+0x1c0>
   1516e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   15170:	07db      	lsls	r3, r3, #31
   15172:	d405      	bmi.n	15180 <_vfprintf_r+0x15c>
   15174:	464b      	mov	r3, r9
   15176:	899b      	ldrh	r3, [r3, #12]
   15178:	059b      	lsls	r3, r3, #22
   1517a:	d401      	bmi.n	15180 <_vfprintf_r+0x15c>
   1517c:	f000 ffcf 	bl	1611e <_vfprintf_r+0x10fa>
   15180:	2301      	movs	r3, #1
   15182:	425b      	negs	r3, r3
   15184:	930a      	str	r3, [sp, #40]	; 0x28
   15186:	980a      	ldr	r0, [sp, #40]	; 0x28
   15188:	b043      	add	sp, #268	; 0x10c
   1518a:	bc3c      	pop	{r2, r3, r4, r5}
   1518c:	4690      	mov	r8, r2
   1518e:	4699      	mov	r9, r3
   15190:	46a2      	mov	sl, r4
   15192:	46ab      	mov	fp, r5
   15194:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15196:	003a      	movs	r2, r7
   15198:	4659      	mov	r1, fp
   1519a:	9806      	ldr	r0, [sp, #24]
   1519c:	f004 fa34 	bl	19608 <__sprint_r>
   151a0:	2800      	cmp	r0, #0
   151a2:	d001      	beq.n	151a8 <_vfprintf_r+0x184>
   151a4:	f000 fcce 	bl	15b44 <_vfprintf_r+0xb20>
   151a8:	ae32      	add	r6, sp, #200	; 0xc8
   151aa:	e7a8      	b.n	150fe <_vfprintf_r+0xda>
   151ac:	9806      	ldr	r0, [sp, #24]
   151ae:	f002 fcd7 	bl	17b60 <__sinit>
   151b2:	e753      	b.n	1505c <_vfprintf_r+0x38>
   151b4:	464a      	mov	r2, r9
   151b6:	210e      	movs	r1, #14
   151b8:	5e52      	ldrsh	r2, [r2, r1]
   151ba:	2a00      	cmp	r2, #0
   151bc:	da00      	bge.n	151c0 <_vfprintf_r+0x19c>
   151be:	e770      	b.n	150a2 <_vfprintf_r+0x7e>
   151c0:	464a      	mov	r2, r9
   151c2:	6e52      	ldr	r2, [r2, #100]	; 0x64
   151c4:	07d2      	lsls	r2, r2, #31
   151c6:	d405      	bmi.n	151d4 <_vfprintf_r+0x1b0>
   151c8:	059b      	lsls	r3, r3, #22
   151ca:	d403      	bmi.n	151d4 <_vfprintf_r+0x1b0>
   151cc:	464b      	mov	r3, r9
   151ce:	6d98      	ldr	r0, [r3, #88]	; 0x58
   151d0:	f003 f80a 	bl	181e8 <__retarget_lock_release_recursive>
   151d4:	002b      	movs	r3, r5
   151d6:	0022      	movs	r2, r4
   151d8:	4649      	mov	r1, r9
   151da:	9806      	ldr	r0, [sp, #24]
   151dc:	f001 fa8e 	bl	166fc <__sbprintf>
   151e0:	900a      	str	r0, [sp, #40]	; 0x28
   151e2:	e7d0      	b.n	15186 <_vfprintf_r+0x162>
   151e4:	899b      	ldrh	r3, [r3, #12]
   151e6:	e757      	b.n	15098 <_vfprintf_r+0x74>
   151e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   151ea:	920f      	str	r2, [sp, #60]	; 0x3c
   151ec:	425b      	negs	r3, r3
   151ee:	930b      	str	r3, [sp, #44]	; 0x2c
   151f0:	2304      	movs	r3, #4
   151f2:	431c      	orrs	r4, r3
   151f4:	9b07      	ldr	r3, [sp, #28]
   151f6:	781b      	ldrb	r3, [r3, #0]
   151f8:	e79d      	b.n	15136 <_vfprintf_r+0x112>
   151fa:	9b07      	ldr	r3, [sp, #28]
   151fc:	2101      	movs	r1, #1
   151fe:	781b      	ldrb	r3, [r3, #0]
   15200:	202b      	movs	r0, #43	; 0x2b
   15202:	e798      	b.n	15136 <_vfprintf_r+0x112>
   15204:	9b07      	ldr	r3, [sp, #28]
   15206:	1c5a      	adds	r2, r3, #1
   15208:	781b      	ldrb	r3, [r3, #0]
   1520a:	4690      	mov	r8, r2
   1520c:	2b2a      	cmp	r3, #42	; 0x2a
   1520e:	d101      	bne.n	15214 <_vfprintf_r+0x1f0>
   15210:	f001 fa38 	bl	16684 <_vfprintf_r+0x1660>
   15214:	001a      	movs	r2, r3
   15216:	2500      	movs	r5, #0
   15218:	3a30      	subs	r2, #48	; 0x30
   1521a:	46aa      	mov	sl, r5
   1521c:	2a09      	cmp	r2, #9
   1521e:	d901      	bls.n	15224 <_vfprintf_r+0x200>
   15220:	f001 f96d 	bl	164fe <_vfprintf_r+0x14da>
   15224:	0025      	movs	r5, r4
   15226:	4643      	mov	r3, r8
   15228:	4654      	mov	r4, sl
   1522a:	4688      	mov	r8, r1
   1522c:	4682      	mov	sl, r0
   1522e:	00a1      	lsls	r1, r4, #2
   15230:	190c      	adds	r4, r1, r4
   15232:	7818      	ldrb	r0, [r3, #0]
   15234:	0064      	lsls	r4, r4, #1
   15236:	18a4      	adds	r4, r4, r2
   15238:	0002      	movs	r2, r0
   1523a:	1c59      	adds	r1, r3, #1
   1523c:	3a30      	subs	r2, #48	; 0x30
   1523e:	000b      	movs	r3, r1
   15240:	2a09      	cmp	r2, #9
   15242:	d9f4      	bls.n	1522e <_vfprintf_r+0x20a>
   15244:	9107      	str	r1, [sp, #28]
   15246:	0003      	movs	r3, r0
   15248:	4641      	mov	r1, r8
   1524a:	4650      	mov	r0, sl
   1524c:	46a2      	mov	sl, r4
   1524e:	002c      	movs	r4, r5
   15250:	e774      	b.n	1513c <_vfprintf_r+0x118>
   15252:	9312      	str	r3, [sp, #72]	; 0x48
   15254:	2900      	cmp	r1, #0
   15256:	d001      	beq.n	1525c <_vfprintf_r+0x238>
   15258:	f001 fa2e 	bl	166b8 <_vfprintf_r+0x1694>
   1525c:	4b57      	ldr	r3, [pc, #348]	; (153bc <_vfprintf_r+0x398>)
   1525e:	9319      	str	r3, [sp, #100]	; 0x64
   15260:	06a3      	lsls	r3, r4, #26
   15262:	d501      	bpl.n	15268 <_vfprintf_r+0x244>
   15264:	f000 fe9a 	bl	15f9c <_vfprintf_r+0xf78>
   15268:	06e3      	lsls	r3, r4, #27
   1526a:	d501      	bpl.n	15270 <_vfprintf_r+0x24c>
   1526c:	f000 fd9a 	bl	15da4 <_vfprintf_r+0xd80>
   15270:	0663      	lsls	r3, r4, #25
   15272:	d401      	bmi.n	15278 <_vfprintf_r+0x254>
   15274:	f000 fd96 	bl	15da4 <_vfprintf_r+0xd80>
   15278:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1527a:	881a      	ldrh	r2, [r3, #0]
   1527c:	920c      	str	r2, [sp, #48]	; 0x30
   1527e:	2200      	movs	r2, #0
   15280:	3304      	adds	r3, #4
   15282:	920d      	str	r2, [sp, #52]	; 0x34
   15284:	930f      	str	r3, [sp, #60]	; 0x3c
   15286:	07e3      	lsls	r3, r4, #31
   15288:	d401      	bmi.n	1528e <_vfprintf_r+0x26a>
   1528a:	f000 fd76 	bl	15d7a <_vfprintf_r+0xd56>
   1528e:	990c      	ldr	r1, [sp, #48]	; 0x30
   15290:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   15292:	000b      	movs	r3, r1
   15294:	4313      	orrs	r3, r2
   15296:	001a      	movs	r2, r3
   15298:	2302      	movs	r3, #2
   1529a:	2a00      	cmp	r2, #0
   1529c:	d008      	beq.n	152b0 <_vfprintf_r+0x28c>
   1529e:	2030      	movs	r0, #48	; 0x30
   152a0:	a91e      	add	r1, sp, #120	; 0x78
   152a2:	7008      	strb	r0, [r1, #0]
   152a4:	2548      	movs	r5, #72	; 0x48
   152a6:	4668      	mov	r0, sp
   152a8:	1940      	adds	r0, r0, r5
   152aa:	7800      	ldrb	r0, [r0, #0]
   152ac:	431c      	orrs	r4, r3
   152ae:	7048      	strb	r0, [r1, #1]
   152b0:	2100      	movs	r1, #0
   152b2:	4688      	mov	r8, r1
   152b4:	a816      	add	r0, sp, #88	; 0x58
   152b6:	77c1      	strb	r1, [r0, #31]
   152b8:	4651      	mov	r1, sl
   152ba:	3101      	adds	r1, #1
   152bc:	d100      	bne.n	152c0 <_vfprintf_r+0x29c>
   152be:	e0e6      	b.n	1548e <_vfprintf_r+0x46a>
   152c0:	2180      	movs	r1, #128	; 0x80
   152c2:	0020      	movs	r0, r4
   152c4:	4388      	bics	r0, r1
   152c6:	9009      	str	r0, [sp, #36]	; 0x24
   152c8:	2a00      	cmp	r2, #0
   152ca:	d000      	beq.n	152ce <_vfprintf_r+0x2aa>
   152cc:	e0e3      	b.n	15496 <_vfprintf_r+0x472>
   152ce:	4652      	mov	r2, sl
   152d0:	2a00      	cmp	r2, #0
   152d2:	d001      	beq.n	152d8 <_vfprintf_r+0x2b4>
   152d4:	f000 fc38 	bl	15b48 <_vfprintf_r+0xb24>
   152d8:	2b00      	cmp	r3, #0
   152da:	d001      	beq.n	152e0 <_vfprintf_r+0x2bc>
   152dc:	f000 fd0c 	bl	15cf8 <_vfprintf_r+0xcd4>
   152e0:	2001      	movs	r0, #1
   152e2:	ab32      	add	r3, sp, #200	; 0xc8
   152e4:	4020      	ands	r0, r4
   152e6:	900e      	str	r0, [sp, #56]	; 0x38
   152e8:	9311      	str	r3, [sp, #68]	; 0x44
   152ea:	d008      	beq.n	152fe <_vfprintf_r+0x2da>
   152ec:	2327      	movs	r3, #39	; 0x27
   152ee:	2130      	movs	r1, #48	; 0x30
   152f0:	aa28      	add	r2, sp, #160	; 0xa0
   152f2:	54d1      	strb	r1, [r2, r3]
   152f4:	aa16      	add	r2, sp, #88	; 0x58
   152f6:	4694      	mov	ip, r2
   152f8:	3348      	adds	r3, #72	; 0x48
   152fa:	4463      	add	r3, ip
   152fc:	9311      	str	r3, [sp, #68]	; 0x44
   152fe:	4653      	mov	r3, sl
   15300:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   15302:	9308      	str	r3, [sp, #32]
   15304:	4592      	cmp	sl, r2
   15306:	da00      	bge.n	1530a <_vfprintf_r+0x2e6>
   15308:	9208      	str	r2, [sp, #32]
   1530a:	2300      	movs	r3, #0
   1530c:	9313      	str	r3, [sp, #76]	; 0x4c
   1530e:	4643      	mov	r3, r8
   15310:	2b00      	cmp	r3, #0
   15312:	d002      	beq.n	1531a <_vfprintf_r+0x2f6>
   15314:	9b08      	ldr	r3, [sp, #32]
   15316:	3301      	adds	r3, #1
   15318:	9308      	str	r3, [sp, #32]
   1531a:	2302      	movs	r3, #2
   1531c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1531e:	401a      	ands	r2, r3
   15320:	4691      	mov	r9, r2
   15322:	d002      	beq.n	1532a <_vfprintf_r+0x306>
   15324:	9b08      	ldr	r3, [sp, #32]
   15326:	3302      	adds	r3, #2
   15328:	9308      	str	r3, [sp, #32]
   1532a:	2384      	movs	r3, #132	; 0x84
   1532c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1532e:	401a      	ands	r2, r3
   15330:	9210      	str	r2, [sp, #64]	; 0x40
   15332:	d000      	beq.n	15336 <_vfprintf_r+0x312>
   15334:	e207      	b.n	15746 <_vfprintf_r+0x722>
   15336:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15338:	9a08      	ldr	r2, [sp, #32]
   1533a:	1a9c      	subs	r4, r3, r2
   1533c:	2c00      	cmp	r4, #0
   1533e:	dc00      	bgt.n	15342 <_vfprintf_r+0x31e>
   15340:	e201      	b.n	15746 <_vfprintf_r+0x722>
   15342:	491f      	ldr	r1, [pc, #124]	; (153c0 <_vfprintf_r+0x39c>)
   15344:	68ba      	ldr	r2, [r7, #8]
   15346:	687b      	ldr	r3, [r7, #4]
   15348:	4688      	mov	r8, r1
   1534a:	2c10      	cmp	r4, #16
   1534c:	dd21      	ble.n	15392 <_vfprintf_r+0x36e>
   1534e:	0031      	movs	r1, r6
   15350:	2510      	movs	r5, #16
   15352:	465e      	mov	r6, fp
   15354:	e003      	b.n	1535e <_vfprintf_r+0x33a>
   15356:	3c10      	subs	r4, #16
   15358:	3108      	adds	r1, #8
   1535a:	2c10      	cmp	r4, #16
   1535c:	dd17      	ble.n	1538e <_vfprintf_r+0x36a>
   1535e:	4640      	mov	r0, r8
   15360:	3210      	adds	r2, #16
   15362:	3301      	adds	r3, #1
   15364:	6008      	str	r0, [r1, #0]
   15366:	604d      	str	r5, [r1, #4]
   15368:	60ba      	str	r2, [r7, #8]
   1536a:	607b      	str	r3, [r7, #4]
   1536c:	2b07      	cmp	r3, #7
   1536e:	ddf2      	ble.n	15356 <_vfprintf_r+0x332>
   15370:	003a      	movs	r2, r7
   15372:	0031      	movs	r1, r6
   15374:	9806      	ldr	r0, [sp, #24]
   15376:	f004 f947 	bl	19608 <__sprint_r>
   1537a:	2800      	cmp	r0, #0
   1537c:	d001      	beq.n	15382 <_vfprintf_r+0x35e>
   1537e:	f000 fccf 	bl	15d20 <_vfprintf_r+0xcfc>
   15382:	3c10      	subs	r4, #16
   15384:	68ba      	ldr	r2, [r7, #8]
   15386:	687b      	ldr	r3, [r7, #4]
   15388:	a932      	add	r1, sp, #200	; 0xc8
   1538a:	2c10      	cmp	r4, #16
   1538c:	dce7      	bgt.n	1535e <_vfprintf_r+0x33a>
   1538e:	46b3      	mov	fp, r6
   15390:	000e      	movs	r6, r1
   15392:	4641      	mov	r1, r8
   15394:	6074      	str	r4, [r6, #4]
   15396:	3301      	adds	r3, #1
   15398:	18a4      	adds	r4, r4, r2
   1539a:	6031      	str	r1, [r6, #0]
   1539c:	60bc      	str	r4, [r7, #8]
   1539e:	607b      	str	r3, [r7, #4]
   153a0:	2b07      	cmp	r3, #7
   153a2:	dd01      	ble.n	153a8 <_vfprintf_r+0x384>
   153a4:	f000 fcae 	bl	15d04 <_vfprintf_r+0xce0>
   153a8:	ab16      	add	r3, sp, #88	; 0x58
   153aa:	7fdb      	ldrb	r3, [r3, #31]
   153ac:	3608      	adds	r6, #8
   153ae:	4698      	mov	r8, r3
   153b0:	e1ca      	b.n	15748 <_vfprintf_r+0x724>
   153b2:	46c0      	nop			; (mov r8, r8)
   153b4:	ffffdfff 	.word	0xffffdfff
   153b8:	0001b2f8 	.word	0x0001b2f8
   153bc:	0001b2b8 	.word	0x0001b2b8
   153c0:	0001b45c 	.word	0x0001b45c
   153c4:	2200      	movs	r2, #0
   153c6:	9d07      	ldr	r5, [sp, #28]
   153c8:	3b30      	subs	r3, #48	; 0x30
   153ca:	46a8      	mov	r8, r5
   153cc:	920b      	str	r2, [sp, #44]	; 0x2c
   153ce:	001a      	movs	r2, r3
   153d0:	9408      	str	r4, [sp, #32]
   153d2:	002c      	movs	r4, r5
   153d4:	4655      	mov	r5, sl
   153d6:	4682      	mov	sl, r0
   153d8:	4640      	mov	r0, r8
   153da:	4688      	mov	r8, r1
   153dc:	0011      	movs	r1, r2
   153de:	2200      	movs	r2, #0
   153e0:	0093      	lsls	r3, r2, #2
   153e2:	189a      	adds	r2, r3, r2
   153e4:	7803      	ldrb	r3, [r0, #0]
   153e6:	0052      	lsls	r2, r2, #1
   153e8:	188a      	adds	r2, r1, r2
   153ea:	0019      	movs	r1, r3
   153ec:	3401      	adds	r4, #1
   153ee:	3930      	subs	r1, #48	; 0x30
   153f0:	0020      	movs	r0, r4
   153f2:	2909      	cmp	r1, #9
   153f4:	d9f4      	bls.n	153e0 <_vfprintf_r+0x3bc>
   153f6:	9407      	str	r4, [sp, #28]
   153f8:	4650      	mov	r0, sl
   153fa:	9c08      	ldr	r4, [sp, #32]
   153fc:	920b      	str	r2, [sp, #44]	; 0x2c
   153fe:	4641      	mov	r1, r8
   15400:	46aa      	mov	sl, r5
   15402:	e69b      	b.n	1513c <_vfprintf_r+0x118>
   15404:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   15406:	9312      	str	r3, [sp, #72]	; 0x48
   15408:	6813      	ldr	r3, [r2, #0]
   1540a:	2120      	movs	r1, #32
   1540c:	9308      	str	r3, [sp, #32]
   1540e:	466b      	mov	r3, sp
   15410:	185b      	adds	r3, r3, r1
   15412:	781b      	ldrb	r3, [r3, #0]
   15414:	ad28      	add	r5, sp, #160	; 0xa0
   15416:	702b      	strb	r3, [r5, #0]
   15418:	2300      	movs	r3, #0
   1541a:	a916      	add	r1, sp, #88	; 0x58
   1541c:	77cb      	strb	r3, [r1, #31]
   1541e:	0013      	movs	r3, r2
   15420:	3304      	adds	r3, #4
   15422:	930f      	str	r3, [sp, #60]	; 0x3c
   15424:	2300      	movs	r3, #0
   15426:	9409      	str	r4, [sp, #36]	; 0x24
   15428:	4698      	mov	r8, r3
   1542a:	3301      	adds	r3, #1
   1542c:	9308      	str	r3, [sp, #32]
   1542e:	930e      	str	r3, [sp, #56]	; 0x38
   15430:	2300      	movs	r3, #0
   15432:	9511      	str	r5, [sp, #68]	; 0x44
   15434:	469a      	mov	sl, r3
   15436:	9313      	str	r3, [sp, #76]	; 0x4c
   15438:	e76f      	b.n	1531a <_vfprintf_r+0x2f6>
   1543a:	9312      	str	r3, [sp, #72]	; 0x48
   1543c:	2900      	cmp	r1, #0
   1543e:	d001      	beq.n	15444 <_vfprintf_r+0x420>
   15440:	f001 f94d 	bl	166de <_vfprintf_r+0x16ba>
   15444:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   15446:	06a3      	lsls	r3, r4, #26
   15448:	d501      	bpl.n	1544e <_vfprintf_r+0x42a>
   1544a:	f000 fd5a 	bl	15f02 <_vfprintf_r+0xede>
   1544e:	06e3      	lsls	r3, r4, #27
   15450:	d501      	bpl.n	15456 <_vfprintf_r+0x432>
   15452:	f000 fcab 	bl	15dac <_vfprintf_r+0xd88>
   15456:	0663      	lsls	r3, r4, #25
   15458:	d401      	bmi.n	1545e <_vfprintf_r+0x43a>
   1545a:	f000 fca7 	bl	15dac <_vfprintf_r+0xd88>
   1545e:	2100      	movs	r1, #0
   15460:	5e53      	ldrsh	r3, [r2, r1]
   15462:	930c      	str	r3, [sp, #48]	; 0x30
   15464:	3204      	adds	r2, #4
   15466:	17db      	asrs	r3, r3, #31
   15468:	930d      	str	r3, [sp, #52]	; 0x34
   1546a:	920f      	str	r2, [sp, #60]	; 0x3c
   1546c:	2b00      	cmp	r3, #0
   1546e:	da01      	bge.n	15474 <_vfprintf_r+0x450>
   15470:	f000 fdb2 	bl	15fd8 <_vfprintf_r+0xfb4>
   15474:	990c      	ldr	r1, [sp, #48]	; 0x30
   15476:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   15478:	0008      	movs	r0, r1
   1547a:	4651      	mov	r1, sl
   1547c:	ab16      	add	r3, sp, #88	; 0x58
   1547e:	7fdb      	ldrb	r3, [r3, #31]
   15480:	4310      	orrs	r0, r2
   15482:	4698      	mov	r8, r3
   15484:	0002      	movs	r2, r0
   15486:	2301      	movs	r3, #1
   15488:	3101      	adds	r1, #1
   1548a:	d000      	beq.n	1548e <_vfprintf_r+0x46a>
   1548c:	e718      	b.n	152c0 <_vfprintf_r+0x29c>
   1548e:	2a00      	cmp	r2, #0
   15490:	d100      	bne.n	15494 <_vfprintf_r+0x470>
   15492:	e35a      	b.n	15b4a <_vfprintf_r+0xb26>
   15494:	9409      	str	r4, [sp, #36]	; 0x24
   15496:	2b01      	cmp	r3, #1
   15498:	d101      	bne.n	1549e <_vfprintf_r+0x47a>
   1549a:	f000 fc06 	bl	15caa <_vfprintf_r+0xc86>
   1549e:	2b02      	cmp	r3, #2
   154a0:	d000      	beq.n	154a4 <_vfprintf_r+0x480>
   154a2:	e380      	b.n	15ba6 <_vfprintf_r+0xb82>
   154a4:	9c19      	ldr	r4, [sp, #100]	; 0x64
   154a6:	200f      	movs	r0, #15
   154a8:	46a1      	mov	r9, r4
   154aa:	46b4      	mov	ip, r6
   154ac:	ab32      	add	r3, sp, #200	; 0xc8
   154ae:	0019      	movs	r1, r3
   154b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   154b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   154b4:	0004      	movs	r4, r0
   154b6:	464d      	mov	r5, r9
   154b8:	4014      	ands	r4, r2
   154ba:	5d2c      	ldrb	r4, [r5, r4]
   154bc:	071e      	lsls	r6, r3, #28
   154be:	0915      	lsrs	r5, r2, #4
   154c0:	3901      	subs	r1, #1
   154c2:	432e      	orrs	r6, r5
   154c4:	700c      	strb	r4, [r1, #0]
   154c6:	091c      	lsrs	r4, r3, #4
   154c8:	0023      	movs	r3, r4
   154ca:	0034      	movs	r4, r6
   154cc:	0032      	movs	r2, r6
   154ce:	431c      	orrs	r4, r3
   154d0:	d1f0      	bne.n	154b4 <_vfprintf_r+0x490>
   154d2:	920c      	str	r2, [sp, #48]	; 0x30
   154d4:	930d      	str	r3, [sp, #52]	; 0x34
   154d6:	ab32      	add	r3, sp, #200	; 0xc8
   154d8:	1a5b      	subs	r3, r3, r1
   154da:	9111      	str	r1, [sp, #68]	; 0x44
   154dc:	4666      	mov	r6, ip
   154de:	930e      	str	r3, [sp, #56]	; 0x38
   154e0:	e70d      	b.n	152fe <_vfprintf_r+0x2da>
   154e2:	4663      	mov	r3, ip
   154e4:	431c      	orrs	r4, r3
   154e6:	9b07      	ldr	r3, [sp, #28]
   154e8:	781b      	ldrb	r3, [r3, #0]
   154ea:	e624      	b.n	15136 <_vfprintf_r+0x112>
   154ec:	9b07      	ldr	r3, [sp, #28]
   154ee:	781b      	ldrb	r3, [r3, #0]
   154f0:	2b6c      	cmp	r3, #108	; 0x6c
   154f2:	d101      	bne.n	154f8 <_vfprintf_r+0x4d4>
   154f4:	f000 fe8c 	bl	16210 <_vfprintf_r+0x11ec>
   154f8:	2210      	movs	r2, #16
   154fa:	4314      	orrs	r4, r2
   154fc:	e61b      	b.n	15136 <_vfprintf_r+0x112>
   154fe:	2900      	cmp	r1, #0
   15500:	d001      	beq.n	15506 <_vfprintf_r+0x4e2>
   15502:	f001 f8d5 	bl	166b0 <_vfprintf_r+0x168c>
   15506:	06a3      	lsls	r3, r4, #26
   15508:	d501      	bpl.n	1550e <_vfprintf_r+0x4ea>
   1550a:	f000 fe76 	bl	161fa <_vfprintf_r+0x11d6>
   1550e:	06e3      	lsls	r3, r4, #27
   15510:	d500      	bpl.n	15514 <_vfprintf_r+0x4f0>
   15512:	e110      	b.n	15736 <_vfprintf_r+0x712>
   15514:	0663      	lsls	r3, r4, #25
   15516:	d400      	bmi.n	1551a <_vfprintf_r+0x4f6>
   15518:	e10d      	b.n	15736 <_vfprintf_r+0x712>
   1551a:	4669      	mov	r1, sp
   1551c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1551e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   15520:	681a      	ldr	r2, [r3, #0]
   15522:	3304      	adds	r3, #4
   15524:	9208      	str	r2, [sp, #32]
   15526:	8011      	strh	r1, [r2, #0]
   15528:	930f      	str	r3, [sp, #60]	; 0x3c
   1552a:	e5c9      	b.n	150c0 <_vfprintf_r+0x9c>
   1552c:	990f      	ldr	r1, [sp, #60]	; 0x3c
   1552e:	2230      	movs	r2, #48	; 0x30
   15530:	680b      	ldr	r3, [r1, #0]
   15532:	930c      	str	r3, [sp, #48]	; 0x30
   15534:	2300      	movs	r3, #0
   15536:	930d      	str	r3, [sp, #52]	; 0x34
   15538:	3302      	adds	r3, #2
   1553a:	431c      	orrs	r4, r3
   1553c:	ab1e      	add	r3, sp, #120	; 0x78
   1553e:	701a      	strb	r2, [r3, #0]
   15540:	3248      	adds	r2, #72	; 0x48
   15542:	705a      	strb	r2, [r3, #1]
   15544:	000b      	movs	r3, r1
   15546:	3304      	adds	r3, #4
   15548:	930f      	str	r3, [sp, #60]	; 0x3c
   1554a:	4bc1      	ldr	r3, [pc, #772]	; (15850 <_vfprintf_r+0x82c>)
   1554c:	9212      	str	r2, [sp, #72]	; 0x48
   1554e:	9319      	str	r3, [sp, #100]	; 0x64
   15550:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   15552:	2302      	movs	r3, #2
   15554:	e6ac      	b.n	152b0 <_vfprintf_r+0x28c>
   15556:	464b      	mov	r3, r9
   15558:	431c      	orrs	r4, r3
   1555a:	9b07      	ldr	r3, [sp, #28]
   1555c:	781b      	ldrb	r3, [r3, #0]
   1555e:	e5ea      	b.n	15136 <_vfprintf_r+0x112>
   15560:	9312      	str	r3, [sp, #72]	; 0x48
   15562:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15564:	a916      	add	r1, sp, #88	; 0x58
   15566:	1d1d      	adds	r5, r3, #4
   15568:	681b      	ldr	r3, [r3, #0]
   1556a:	001a      	movs	r2, r3
   1556c:	9311      	str	r3, [sp, #68]	; 0x44
   1556e:	2300      	movs	r3, #0
   15570:	77cb      	strb	r3, [r1, #31]
   15572:	2a00      	cmp	r2, #0
   15574:	d101      	bne.n	1557a <_vfprintf_r+0x556>
   15576:	f000 ff01 	bl	1637c <_vfprintf_r+0x1358>
   1557a:	4653      	mov	r3, sl
   1557c:	3301      	adds	r3, #1
   1557e:	d101      	bne.n	15584 <_vfprintf_r+0x560>
   15580:	f000 fe64 	bl	1624c <_vfprintf_r+0x1228>
   15584:	4652      	mov	r2, sl
   15586:	2100      	movs	r1, #0
   15588:	9811      	ldr	r0, [sp, #68]	; 0x44
   1558a:	f003 f965 	bl	18858 <memchr>
   1558e:	2800      	cmp	r0, #0
   15590:	d101      	bne.n	15596 <_vfprintf_r+0x572>
   15592:	f000 ff78 	bl	16486 <_vfprintf_r+0x1462>
   15596:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15598:	1ac3      	subs	r3, r0, r3
   1559a:	001a      	movs	r2, r3
   1559c:	930e      	str	r3, [sp, #56]	; 0x38
   1559e:	43db      	mvns	r3, r3
   155a0:	17db      	asrs	r3, r3, #31
   155a2:	401a      	ands	r2, r3
   155a4:	ab16      	add	r3, sp, #88	; 0x58
   155a6:	7fdb      	ldrb	r3, [r3, #31]
   155a8:	9208      	str	r2, [sp, #32]
   155aa:	4698      	mov	r8, r3
   155ac:	2300      	movs	r3, #0
   155ae:	950f      	str	r5, [sp, #60]	; 0x3c
   155b0:	9409      	str	r4, [sp, #36]	; 0x24
   155b2:	469a      	mov	sl, r3
   155b4:	9313      	str	r3, [sp, #76]	; 0x4c
   155b6:	e6aa      	b.n	1530e <_vfprintf_r+0x2ea>
   155b8:	2308      	movs	r3, #8
   155ba:	431c      	orrs	r4, r3
   155bc:	9b07      	ldr	r3, [sp, #28]
   155be:	781b      	ldrb	r3, [r3, #0]
   155c0:	e5b9      	b.n	15136 <_vfprintf_r+0x112>
   155c2:	9312      	str	r3, [sp, #72]	; 0x48
   155c4:	2310      	movs	r3, #16
   155c6:	431c      	orrs	r4, r3
   155c8:	06a3      	lsls	r3, r4, #26
   155ca:	d501      	bpl.n	155d0 <_vfprintf_r+0x5ac>
   155cc:	f000 fca7 	bl	15f1e <_vfprintf_r+0xefa>
   155d0:	06e3      	lsls	r3, r4, #27
   155d2:	d500      	bpl.n	155d6 <_vfprintf_r+0x5b2>
   155d4:	e3ee      	b.n	15db4 <_vfprintf_r+0xd90>
   155d6:	0663      	lsls	r3, r4, #25
   155d8:	d400      	bmi.n	155dc <_vfprintf_r+0x5b8>
   155da:	e3eb      	b.n	15db4 <_vfprintf_r+0xd90>
   155dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   155de:	881a      	ldrh	r2, [r3, #0]
   155e0:	920c      	str	r2, [sp, #48]	; 0x30
   155e2:	2200      	movs	r2, #0
   155e4:	3304      	adds	r3, #4
   155e6:	920d      	str	r2, [sp, #52]	; 0x34
   155e8:	930f      	str	r3, [sp, #60]	; 0x3c
   155ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   155ec:	2300      	movs	r3, #0
   155ee:	e65f      	b.n	152b0 <_vfprintf_r+0x28c>
   155f0:	9312      	str	r3, [sp, #72]	; 0x48
   155f2:	2310      	movs	r3, #16
   155f4:	431c      	orrs	r4, r3
   155f6:	06a3      	lsls	r3, r4, #26
   155f8:	d501      	bpl.n	155fe <_vfprintf_r+0x5da>
   155fa:	f000 fcba 	bl	15f72 <_vfprintf_r+0xf4e>
   155fe:	06e3      	lsls	r3, r4, #27
   15600:	d500      	bpl.n	15604 <_vfprintf_r+0x5e0>
   15602:	e3da      	b.n	15dba <_vfprintf_r+0xd96>
   15604:	0663      	lsls	r3, r4, #25
   15606:	d400      	bmi.n	1560a <_vfprintf_r+0x5e6>
   15608:	e3d7      	b.n	15dba <_vfprintf_r+0xd96>
   1560a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1560c:	881a      	ldrh	r2, [r3, #0]
   1560e:	920c      	str	r2, [sp, #48]	; 0x30
   15610:	2200      	movs	r2, #0
   15612:	3304      	adds	r3, #4
   15614:	920d      	str	r2, [sp, #52]	; 0x34
   15616:	930f      	str	r3, [sp, #60]	; 0x3c
   15618:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1561a:	2301      	movs	r3, #1
   1561c:	e648      	b.n	152b0 <_vfprintf_r+0x28c>
   1561e:	9312      	str	r3, [sp, #72]	; 0x48
   15620:	2900      	cmp	r1, #0
   15622:	d001      	beq.n	15628 <_vfprintf_r+0x604>
   15624:	f001 f857 	bl	166d6 <_vfprintf_r+0x16b2>
   15628:	4b8a      	ldr	r3, [pc, #552]	; (15854 <_vfprintf_r+0x830>)
   1562a:	9319      	str	r3, [sp, #100]	; 0x64
   1562c:	e618      	b.n	15260 <_vfprintf_r+0x23c>
   1562e:	2301      	movs	r3, #1
   15630:	431c      	orrs	r4, r3
   15632:	9b07      	ldr	r3, [sp, #28]
   15634:	781b      	ldrb	r3, [r3, #0]
   15636:	e57e      	b.n	15136 <_vfprintf_r+0x112>
   15638:	2380      	movs	r3, #128	; 0x80
   1563a:	431c      	orrs	r4, r3
   1563c:	9b07      	ldr	r3, [sp, #28]
   1563e:	781b      	ldrb	r3, [r3, #0]
   15640:	e579      	b.n	15136 <_vfprintf_r+0x112>
   15642:	9b07      	ldr	r3, [sp, #28]
   15644:	781b      	ldrb	r3, [r3, #0]
   15646:	2800      	cmp	r0, #0
   15648:	d000      	beq.n	1564c <_vfprintf_r+0x628>
   1564a:	e574      	b.n	15136 <_vfprintf_r+0x112>
   1564c:	2101      	movs	r1, #1
   1564e:	3020      	adds	r0, #32
   15650:	e571      	b.n	15136 <_vfprintf_r+0x112>
   15652:	9312      	str	r3, [sp, #72]	; 0x48
   15654:	2900      	cmp	r1, #0
   15656:	d001      	beq.n	1565c <_vfprintf_r+0x638>
   15658:	f001 f839 	bl	166ce <_vfprintf_r+0x16aa>
   1565c:	2207      	movs	r2, #7
   1565e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15660:	3307      	adds	r3, #7
   15662:	4393      	bics	r3, r2
   15664:	3201      	adds	r2, #1
   15666:	4694      	mov	ip, r2
   15668:	449c      	add	ip, r3
   1566a:	4662      	mov	r2, ip
   1566c:	920f      	str	r2, [sp, #60]	; 0x3c
   1566e:	681a      	ldr	r2, [r3, #0]
   15670:	9216      	str	r2, [sp, #88]	; 0x58
   15672:	685b      	ldr	r3, [r3, #4]
   15674:	2201      	movs	r2, #1
   15676:	9315      	str	r3, [sp, #84]	; 0x54
   15678:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1567a:	9d16      	ldr	r5, [sp, #88]	; 0x58
   1567c:	005b      	lsls	r3, r3, #1
   1567e:	085b      	lsrs	r3, r3, #1
   15680:	4698      	mov	r8, r3
   15682:	4252      	negs	r2, r2
   15684:	4b74      	ldr	r3, [pc, #464]	; (15858 <_vfprintf_r+0x834>)
   15686:	0028      	movs	r0, r5
   15688:	4641      	mov	r1, r8
   1568a:	f004 fa7d 	bl	19b88 <__aeabi_dcmpun>
   1568e:	2800      	cmp	r0, #0
   15690:	d001      	beq.n	15696 <_vfprintf_r+0x672>
   15692:	f000 fcb4 	bl	15ffe <_vfprintf_r+0xfda>
   15696:	2201      	movs	r2, #1
   15698:	4b6f      	ldr	r3, [pc, #444]	; (15858 <_vfprintf_r+0x834>)
   1569a:	4252      	negs	r2, r2
   1569c:	0028      	movs	r0, r5
   1569e:	4641      	mov	r1, r8
   156a0:	f7fd fdea 	bl	13278 <__aeabi_dcmple>
   156a4:	2800      	cmp	r0, #0
   156a6:	d001      	beq.n	156ac <_vfprintf_r+0x688>
   156a8:	f000 fca9 	bl	15ffe <_vfprintf_r+0xfda>
   156ac:	2200      	movs	r2, #0
   156ae:	2300      	movs	r3, #0
   156b0:	9816      	ldr	r0, [sp, #88]	; 0x58
   156b2:	9915      	ldr	r1, [sp, #84]	; 0x54
   156b4:	f7fd fdd6 	bl	13264 <__aeabi_dcmplt>
   156b8:	2800      	cmp	r0, #0
   156ba:	d001      	beq.n	156c0 <_vfprintf_r+0x69c>
   156bc:	f000 fd55 	bl	1616a <_vfprintf_r+0x1146>
   156c0:	ab16      	add	r3, sp, #88	; 0x58
   156c2:	7fdb      	ldrb	r3, [r3, #31]
   156c4:	4698      	mov	r8, r3
   156c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   156c8:	2b47      	cmp	r3, #71	; 0x47
   156ca:	dd01      	ble.n	156d0 <_vfprintf_r+0x6ac>
   156cc:	f000 fdb4 	bl	16238 <_vfprintf_r+0x1214>
   156d0:	4b62      	ldr	r3, [pc, #392]	; (1585c <_vfprintf_r+0x838>)
   156d2:	9311      	str	r3, [sp, #68]	; 0x44
   156d4:	2380      	movs	r3, #128	; 0x80
   156d6:	439c      	bics	r4, r3
   156d8:	3b7d      	subs	r3, #125	; 0x7d
   156da:	9308      	str	r3, [sp, #32]
   156dc:	930e      	str	r3, [sp, #56]	; 0x38
   156de:	2300      	movs	r3, #0
   156e0:	9409      	str	r4, [sp, #36]	; 0x24
   156e2:	469a      	mov	sl, r3
   156e4:	9313      	str	r3, [sp, #76]	; 0x4c
   156e6:	e612      	b.n	1530e <_vfprintf_r+0x2ea>
   156e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   156ea:	1d1a      	adds	r2, r3, #4
   156ec:	681b      	ldr	r3, [r3, #0]
   156ee:	930b      	str	r3, [sp, #44]	; 0x2c
   156f0:	2b00      	cmp	r3, #0
   156f2:	da00      	bge.n	156f6 <_vfprintf_r+0x6d2>
   156f4:	e578      	b.n	151e8 <_vfprintf_r+0x1c4>
   156f6:	9b07      	ldr	r3, [sp, #28]
   156f8:	920f      	str	r2, [sp, #60]	; 0x3c
   156fa:	781b      	ldrb	r3, [r3, #0]
   156fc:	e51b      	b.n	15136 <_vfprintf_r+0x112>
   156fe:	9312      	str	r3, [sp, #72]	; 0x48
   15700:	2900      	cmp	r1, #0
   15702:	d001      	beq.n	15708 <_vfprintf_r+0x6e4>
   15704:	f000 ffcc 	bl	166a0 <_vfprintf_r+0x167c>
   15708:	2310      	movs	r3, #16
   1570a:	431c      	orrs	r4, r3
   1570c:	e69a      	b.n	15444 <_vfprintf_r+0x420>
   1570e:	9312      	str	r3, [sp, #72]	; 0x48
   15710:	e771      	b.n	155f6 <_vfprintf_r+0x5d2>
   15712:	9312      	str	r3, [sp, #72]	; 0x48
   15714:	e758      	b.n	155c8 <_vfprintf_r+0x5a4>
   15716:	9312      	str	r3, [sp, #72]	; 0x48
   15718:	2900      	cmp	r1, #0
   1571a:	d001      	beq.n	15720 <_vfprintf_r+0x6fc>
   1571c:	f000 ffd3 	bl	166c6 <_vfprintf_r+0x16a2>
   15720:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15722:	2b00      	cmp	r3, #0
   15724:	d100      	bne.n	15728 <_vfprintf_r+0x704>
   15726:	e18d      	b.n	15a44 <_vfprintf_r+0xa20>
   15728:	ad28      	add	r5, sp, #160	; 0xa0
   1572a:	702b      	strb	r3, [r5, #0]
   1572c:	2300      	movs	r3, #0
   1572e:	aa16      	add	r2, sp, #88	; 0x58
   15730:	77d3      	strb	r3, [r2, #31]
   15732:	9409      	str	r4, [sp, #36]	; 0x24
   15734:	e678      	b.n	15428 <_vfprintf_r+0x404>
   15736:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   15738:	990a      	ldr	r1, [sp, #40]	; 0x28
   1573a:	6813      	ldr	r3, [r2, #0]
   1573c:	6019      	str	r1, [r3, #0]
   1573e:	0013      	movs	r3, r2
   15740:	3304      	adds	r3, #4
   15742:	930f      	str	r3, [sp, #60]	; 0x3c
   15744:	e4bc      	b.n	150c0 <_vfprintf_r+0x9c>
   15746:	68bc      	ldr	r4, [r7, #8]
   15748:	4643      	mov	r3, r8
   1574a:	2b00      	cmp	r3, #0
   1574c:	d00f      	beq.n	1576e <_vfprintf_r+0x74a>
   1574e:	aa16      	add	r2, sp, #88	; 0x58
   15750:	231f      	movs	r3, #31
   15752:	4694      	mov	ip, r2
   15754:	4463      	add	r3, ip
   15756:	6033      	str	r3, [r6, #0]
   15758:	2301      	movs	r3, #1
   1575a:	6073      	str	r3, [r6, #4]
   1575c:	687b      	ldr	r3, [r7, #4]
   1575e:	3401      	adds	r4, #1
   15760:	3301      	adds	r3, #1
   15762:	60bc      	str	r4, [r7, #8]
   15764:	607b      	str	r3, [r7, #4]
   15766:	2b07      	cmp	r3, #7
   15768:	dd00      	ble.n	1576c <_vfprintf_r+0x748>
   1576a:	e203      	b.n	15b74 <_vfprintf_r+0xb50>
   1576c:	3608      	adds	r6, #8
   1576e:	464b      	mov	r3, r9
   15770:	2b00      	cmp	r3, #0
   15772:	d00c      	beq.n	1578e <_vfprintf_r+0x76a>
   15774:	ab1e      	add	r3, sp, #120	; 0x78
   15776:	6033      	str	r3, [r6, #0]
   15778:	2302      	movs	r3, #2
   1577a:	6073      	str	r3, [r6, #4]
   1577c:	687b      	ldr	r3, [r7, #4]
   1577e:	3402      	adds	r4, #2
   15780:	3301      	adds	r3, #1
   15782:	60bc      	str	r4, [r7, #8]
   15784:	607b      	str	r3, [r7, #4]
   15786:	2b07      	cmp	r3, #7
   15788:	dd00      	ble.n	1578c <_vfprintf_r+0x768>
   1578a:	e1fd      	b.n	15b88 <_vfprintf_r+0xb64>
   1578c:	3608      	adds	r6, #8
   1578e:	9b10      	ldr	r3, [sp, #64]	; 0x40
   15790:	2b80      	cmp	r3, #128	; 0x80
   15792:	d100      	bne.n	15796 <_vfprintf_r+0x772>
   15794:	e173      	b.n	15a7e <_vfprintf_r+0xa5a>
   15796:	4653      	mov	r3, sl
   15798:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1579a:	1a9d      	subs	r5, r3, r2
   1579c:	2d00      	cmp	r5, #0
   1579e:	dd32      	ble.n	15806 <_vfprintf_r+0x7e2>
   157a0:	4a2f      	ldr	r2, [pc, #188]	; (15860 <_vfprintf_r+0x83c>)
   157a2:	687b      	ldr	r3, [r7, #4]
   157a4:	4691      	mov	r9, r2
   157a6:	2d10      	cmp	r5, #16
   157a8:	dd22      	ble.n	157f0 <_vfprintf_r+0x7cc>
   157aa:	2210      	movs	r2, #16
   157ac:	4692      	mov	sl, r2
   157ae:	0022      	movs	r2, r4
   157b0:	465c      	mov	r4, fp
   157b2:	e003      	b.n	157bc <_vfprintf_r+0x798>
   157b4:	3d10      	subs	r5, #16
   157b6:	3608      	adds	r6, #8
   157b8:	2d10      	cmp	r5, #16
   157ba:	dd17      	ble.n	157ec <_vfprintf_r+0x7c8>
   157bc:	4649      	mov	r1, r9
   157be:	6031      	str	r1, [r6, #0]
   157c0:	4651      	mov	r1, sl
   157c2:	3210      	adds	r2, #16
   157c4:	3301      	adds	r3, #1
   157c6:	6071      	str	r1, [r6, #4]
   157c8:	60ba      	str	r2, [r7, #8]
   157ca:	607b      	str	r3, [r7, #4]
   157cc:	2b07      	cmp	r3, #7
   157ce:	ddf1      	ble.n	157b4 <_vfprintf_r+0x790>
   157d0:	003a      	movs	r2, r7
   157d2:	0021      	movs	r1, r4
   157d4:	9806      	ldr	r0, [sp, #24]
   157d6:	f003 ff17 	bl	19608 <__sprint_r>
   157da:	2800      	cmp	r0, #0
   157dc:	d000      	beq.n	157e0 <_vfprintf_r+0x7bc>
   157de:	e18a      	b.n	15af6 <_vfprintf_r+0xad2>
   157e0:	3d10      	subs	r5, #16
   157e2:	68ba      	ldr	r2, [r7, #8]
   157e4:	687b      	ldr	r3, [r7, #4]
   157e6:	ae32      	add	r6, sp, #200	; 0xc8
   157e8:	2d10      	cmp	r5, #16
   157ea:	dce7      	bgt.n	157bc <_vfprintf_r+0x798>
   157ec:	46a3      	mov	fp, r4
   157ee:	0014      	movs	r4, r2
   157f0:	464a      	mov	r2, r9
   157f2:	1964      	adds	r4, r4, r5
   157f4:	3301      	adds	r3, #1
   157f6:	6032      	str	r2, [r6, #0]
   157f8:	6075      	str	r5, [r6, #4]
   157fa:	60bc      	str	r4, [r7, #8]
   157fc:	607b      	str	r3, [r7, #4]
   157fe:	2b07      	cmp	r3, #7
   15800:	dd00      	ble.n	15804 <_vfprintf_r+0x7e0>
   15802:	e1ad      	b.n	15b60 <_vfprintf_r+0xb3c>
   15804:	3608      	adds	r6, #8
   15806:	9b09      	ldr	r3, [sp, #36]	; 0x24
   15808:	05db      	lsls	r3, r3, #23
   1580a:	d500      	bpl.n	1580e <_vfprintf_r+0x7ea>
   1580c:	e0be      	b.n	1598c <_vfprintf_r+0x968>
   1580e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15810:	6033      	str	r3, [r6, #0]
   15812:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   15814:	469c      	mov	ip, r3
   15816:	6073      	str	r3, [r6, #4]
   15818:	687b      	ldr	r3, [r7, #4]
   1581a:	4464      	add	r4, ip
   1581c:	3301      	adds	r3, #1
   1581e:	60bc      	str	r4, [r7, #8]
   15820:	607b      	str	r3, [r7, #4]
   15822:	2b07      	cmp	r3, #7
   15824:	dd00      	ble.n	15828 <_vfprintf_r+0x804>
   15826:	e0a6      	b.n	15976 <_vfprintf_r+0x952>
   15828:	3608      	adds	r6, #8
   1582a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1582c:	075b      	lsls	r3, r3, #29
   1582e:	d54a      	bpl.n	158c6 <_vfprintf_r+0x8a2>
   15830:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15832:	9a08      	ldr	r2, [sp, #32]
   15834:	1a9d      	subs	r5, r3, r2
   15836:	2d00      	cmp	r5, #0
   15838:	dd45      	ble.n	158c6 <_vfprintf_r+0x8a2>
   1583a:	4a0a      	ldr	r2, [pc, #40]	; (15864 <_vfprintf_r+0x840>)
   1583c:	687b      	ldr	r3, [r7, #4]
   1583e:	4690      	mov	r8, r2
   15840:	2d10      	cmp	r5, #16
   15842:	dd2f      	ble.n	158a4 <_vfprintf_r+0x880>
   15844:	2210      	movs	r2, #16
   15846:	4691      	mov	r9, r2
   15848:	0022      	movs	r2, r4
   1584a:	465c      	mov	r4, fp
   1584c:	e010      	b.n	15870 <_vfprintf_r+0x84c>
   1584e:	46c0      	nop			; (mov r8, r8)
   15850:	0001b2b8 	.word	0x0001b2b8
   15854:	0001b2a4 	.word	0x0001b2a4
   15858:	7fefffff 	.word	0x7fefffff
   1585c:	0001b294 	.word	0x0001b294
   15860:	0001b46c 	.word	0x0001b46c
   15864:	0001b45c 	.word	0x0001b45c
   15868:	3d10      	subs	r5, #16
   1586a:	3608      	adds	r6, #8
   1586c:	2d10      	cmp	r5, #16
   1586e:	dd17      	ble.n	158a0 <_vfprintf_r+0x87c>
   15870:	49d1      	ldr	r1, [pc, #836]	; (15bb8 <_vfprintf_r+0xb94>)
   15872:	3210      	adds	r2, #16
   15874:	6031      	str	r1, [r6, #0]
   15876:	4649      	mov	r1, r9
   15878:	3301      	adds	r3, #1
   1587a:	6071      	str	r1, [r6, #4]
   1587c:	60ba      	str	r2, [r7, #8]
   1587e:	607b      	str	r3, [r7, #4]
   15880:	2b07      	cmp	r3, #7
   15882:	ddf1      	ble.n	15868 <_vfprintf_r+0x844>
   15884:	003a      	movs	r2, r7
   15886:	0021      	movs	r1, r4
   15888:	9806      	ldr	r0, [sp, #24]
   1588a:	f003 febd 	bl	19608 <__sprint_r>
   1588e:	2800      	cmp	r0, #0
   15890:	d000      	beq.n	15894 <_vfprintf_r+0x870>
   15892:	e130      	b.n	15af6 <_vfprintf_r+0xad2>
   15894:	3d10      	subs	r5, #16
   15896:	68ba      	ldr	r2, [r7, #8]
   15898:	687b      	ldr	r3, [r7, #4]
   1589a:	ae32      	add	r6, sp, #200	; 0xc8
   1589c:	2d10      	cmp	r5, #16
   1589e:	dce7      	bgt.n	15870 <_vfprintf_r+0x84c>
   158a0:	46a3      	mov	fp, r4
   158a2:	0014      	movs	r4, r2
   158a4:	4642      	mov	r2, r8
   158a6:	1964      	adds	r4, r4, r5
   158a8:	3301      	adds	r3, #1
   158aa:	c624      	stmia	r6!, {r2, r5}
   158ac:	60bc      	str	r4, [r7, #8]
   158ae:	607b      	str	r3, [r7, #4]
   158b0:	2b07      	cmp	r3, #7
   158b2:	dd08      	ble.n	158c6 <_vfprintf_r+0x8a2>
   158b4:	003a      	movs	r2, r7
   158b6:	4659      	mov	r1, fp
   158b8:	9806      	ldr	r0, [sp, #24]
   158ba:	f003 fea5 	bl	19608 <__sprint_r>
   158be:	2800      	cmp	r0, #0
   158c0:	d000      	beq.n	158c4 <_vfprintf_r+0x8a0>
   158c2:	e13f      	b.n	15b44 <_vfprintf_r+0xb20>
   158c4:	68bc      	ldr	r4, [r7, #8]
   158c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   158c8:	9908      	ldr	r1, [sp, #32]
   158ca:	428b      	cmp	r3, r1
   158cc:	da00      	bge.n	158d0 <_vfprintf_r+0x8ac>
   158ce:	000b      	movs	r3, r1
   158d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   158d2:	4694      	mov	ip, r2
   158d4:	449c      	add	ip, r3
   158d6:	4663      	mov	r3, ip
   158d8:	930a      	str	r3, [sp, #40]	; 0x28
   158da:	2c00      	cmp	r4, #0
   158dc:	d000      	beq.n	158e0 <_vfprintf_r+0x8bc>
   158de:	e129      	b.n	15b34 <_vfprintf_r+0xb10>
   158e0:	2300      	movs	r3, #0
   158e2:	ae32      	add	r6, sp, #200	; 0xc8
   158e4:	607b      	str	r3, [r7, #4]
   158e6:	f7ff fbeb 	bl	150c0 <_vfprintf_r+0x9c>
   158ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
   158ec:	2b01      	cmp	r3, #1
   158ee:	dc00      	bgt.n	158f2 <_vfprintf_r+0x8ce>
   158f0:	e103      	b.n	15afa <_vfprintf_r+0xad6>
   158f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
   158f4:	3401      	adds	r4, #1
   158f6:	6033      	str	r3, [r6, #0]
   158f8:	2301      	movs	r3, #1
   158fa:	6073      	str	r3, [r6, #4]
   158fc:	687b      	ldr	r3, [r7, #4]
   158fe:	60bc      	str	r4, [r7, #8]
   15900:	3301      	adds	r3, #1
   15902:	607b      	str	r3, [r7, #4]
   15904:	2b07      	cmp	r3, #7
   15906:	dd00      	ble.n	1590a <_vfprintf_r+0x8e6>
   15908:	e2ef      	b.n	15eea <_vfprintf_r+0xec6>
   1590a:	3608      	adds	r6, #8
   1590c:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1590e:	3301      	adds	r3, #1
   15910:	6032      	str	r2, [r6, #0]
   15912:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   15914:	4698      	mov	r8, r3
   15916:	4694      	mov	ip, r2
   15918:	4464      	add	r4, ip
   1591a:	6072      	str	r2, [r6, #4]
   1591c:	60bc      	str	r4, [r7, #8]
   1591e:	607b      	str	r3, [r7, #4]
   15920:	2b07      	cmp	r3, #7
   15922:	dd00      	ble.n	15926 <_vfprintf_r+0x902>
   15924:	e318      	b.n	15f58 <_vfprintf_r+0xf34>
   15926:	3608      	adds	r6, #8
   15928:	2200      	movs	r2, #0
   1592a:	2300      	movs	r3, #0
   1592c:	9816      	ldr	r0, [sp, #88]	; 0x58
   1592e:	9915      	ldr	r1, [sp, #84]	; 0x54
   15930:	f7fd fc92 	bl	13258 <__aeabi_dcmpeq>
   15934:	2800      	cmp	r0, #0
   15936:	d000      	beq.n	1593a <_vfprintf_r+0x916>
   15938:	e1f4      	b.n	15d24 <_vfprintf_r+0xd00>
   1593a:	9d11      	ldr	r5, [sp, #68]	; 0x44
   1593c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1593e:	3501      	adds	r5, #1
   15940:	3b01      	subs	r3, #1
   15942:	6035      	str	r5, [r6, #0]
   15944:	6073      	str	r3, [r6, #4]
   15946:	18e4      	adds	r4, r4, r3
   15948:	2301      	movs	r3, #1
   1594a:	469c      	mov	ip, r3
   1594c:	44e0      	add	r8, ip
   1594e:	4643      	mov	r3, r8
   15950:	60bc      	str	r4, [r7, #8]
   15952:	607b      	str	r3, [r7, #4]
   15954:	2b07      	cmp	r3, #7
   15956:	dd00      	ble.n	1595a <_vfprintf_r+0x936>
   15958:	e0e0      	b.n	15b1c <_vfprintf_r+0xaf8>
   1595a:	3608      	adds	r6, #8
   1595c:	ab21      	add	r3, sp, #132	; 0x84
   1595e:	6033      	str	r3, [r6, #0]
   15960:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   15962:	469c      	mov	ip, r3
   15964:	6073      	str	r3, [r6, #4]
   15966:	4643      	mov	r3, r8
   15968:	4464      	add	r4, ip
   1596a:	3301      	adds	r3, #1
   1596c:	60bc      	str	r4, [r7, #8]
   1596e:	607b      	str	r3, [r7, #4]
   15970:	2b07      	cmp	r3, #7
   15972:	dc00      	bgt.n	15976 <_vfprintf_r+0x952>
   15974:	e758      	b.n	15828 <_vfprintf_r+0x804>
   15976:	003a      	movs	r2, r7
   15978:	4659      	mov	r1, fp
   1597a:	9806      	ldr	r0, [sp, #24]
   1597c:	f003 fe44 	bl	19608 <__sprint_r>
   15980:	2800      	cmp	r0, #0
   15982:	d000      	beq.n	15986 <_vfprintf_r+0x962>
   15984:	e0de      	b.n	15b44 <_vfprintf_r+0xb20>
   15986:	68bc      	ldr	r4, [r7, #8]
   15988:	ae32      	add	r6, sp, #200	; 0xc8
   1598a:	e74e      	b.n	1582a <_vfprintf_r+0x806>
   1598c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1598e:	2b65      	cmp	r3, #101	; 0x65
   15990:	ddab      	ble.n	158ea <_vfprintf_r+0x8c6>
   15992:	2200      	movs	r2, #0
   15994:	2300      	movs	r3, #0
   15996:	9816      	ldr	r0, [sp, #88]	; 0x58
   15998:	9915      	ldr	r1, [sp, #84]	; 0x54
   1599a:	f7fd fc5d 	bl	13258 <__aeabi_dcmpeq>
   1599e:	2800      	cmp	r0, #0
   159a0:	d100      	bne.n	159a4 <_vfprintf_r+0x980>
   159a2:	e134      	b.n	15c0e <_vfprintf_r+0xbea>
   159a4:	4b85      	ldr	r3, [pc, #532]	; (15bbc <_vfprintf_r+0xb98>)
   159a6:	3401      	adds	r4, #1
   159a8:	6033      	str	r3, [r6, #0]
   159aa:	2301      	movs	r3, #1
   159ac:	6073      	str	r3, [r6, #4]
   159ae:	687b      	ldr	r3, [r7, #4]
   159b0:	60bc      	str	r4, [r7, #8]
   159b2:	3301      	adds	r3, #1
   159b4:	607b      	str	r3, [r7, #4]
   159b6:	2b07      	cmp	r3, #7
   159b8:	dd00      	ble.n	159bc <_vfprintf_r+0x998>
   159ba:	e3dc      	b.n	16176 <_vfprintf_r+0x1152>
   159bc:	3608      	adds	r6, #8
   159be:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   159c0:	9a14      	ldr	r2, [sp, #80]	; 0x50
   159c2:	4293      	cmp	r3, r2
   159c4:	db03      	blt.n	159ce <_vfprintf_r+0x9aa>
   159c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   159c8:	07db      	lsls	r3, r3, #31
   159ca:	d400      	bmi.n	159ce <_vfprintf_r+0x9aa>
   159cc:	e3b7      	b.n	1613e <_vfprintf_r+0x111a>
   159ce:	9b18      	ldr	r3, [sp, #96]	; 0x60
   159d0:	68ba      	ldr	r2, [r7, #8]
   159d2:	6033      	str	r3, [r6, #0]
   159d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   159d6:	469c      	mov	ip, r3
   159d8:	6073      	str	r3, [r6, #4]
   159da:	687b      	ldr	r3, [r7, #4]
   159dc:	4462      	add	r2, ip
   159de:	3301      	adds	r3, #1
   159e0:	0014      	movs	r4, r2
   159e2:	60ba      	str	r2, [r7, #8]
   159e4:	607b      	str	r3, [r7, #4]
   159e6:	2b07      	cmp	r3, #7
   159e8:	dd01      	ble.n	159ee <_vfprintf_r+0x9ca>
   159ea:	f000 fc19 	bl	16220 <_vfprintf_r+0x11fc>
   159ee:	3608      	adds	r6, #8
   159f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   159f2:	1e5d      	subs	r5, r3, #1
   159f4:	2d00      	cmp	r5, #0
   159f6:	dc00      	bgt.n	159fa <_vfprintf_r+0x9d6>
   159f8:	e717      	b.n	1582a <_vfprintf_r+0x806>
   159fa:	4a71      	ldr	r2, [pc, #452]	; (15bc0 <_vfprintf_r+0xb9c>)
   159fc:	687b      	ldr	r3, [r7, #4]
   159fe:	4691      	mov	r9, r2
   15a00:	2d10      	cmp	r5, #16
   15a02:	dc00      	bgt.n	15a06 <_vfprintf_r+0x9e2>
   15a04:	e1c3      	b.n	15d8e <_vfprintf_r+0xd6a>
   15a06:	2210      	movs	r2, #16
   15a08:	4690      	mov	r8, r2
   15a0a:	0022      	movs	r2, r4
   15a0c:	464c      	mov	r4, r9
   15a0e:	46d9      	mov	r9, fp
   15a10:	e004      	b.n	15a1c <_vfprintf_r+0x9f8>
   15a12:	3608      	adds	r6, #8
   15a14:	3d10      	subs	r5, #16
   15a16:	2d10      	cmp	r5, #16
   15a18:	dc00      	bgt.n	15a1c <_vfprintf_r+0x9f8>
   15a1a:	e37c      	b.n	16116 <_vfprintf_r+0x10f2>
   15a1c:	4641      	mov	r1, r8
   15a1e:	3210      	adds	r2, #16
   15a20:	3301      	adds	r3, #1
   15a22:	6034      	str	r4, [r6, #0]
   15a24:	6071      	str	r1, [r6, #4]
   15a26:	60ba      	str	r2, [r7, #8]
   15a28:	607b      	str	r3, [r7, #4]
   15a2a:	2b07      	cmp	r3, #7
   15a2c:	ddf1      	ble.n	15a12 <_vfprintf_r+0x9ee>
   15a2e:	003a      	movs	r2, r7
   15a30:	4649      	mov	r1, r9
   15a32:	9806      	ldr	r0, [sp, #24]
   15a34:	f003 fde8 	bl	19608 <__sprint_r>
   15a38:	2800      	cmp	r0, #0
   15a3a:	d10b      	bne.n	15a54 <_vfprintf_r+0xa30>
   15a3c:	68ba      	ldr	r2, [r7, #8]
   15a3e:	687b      	ldr	r3, [r7, #4]
   15a40:	ae32      	add	r6, sp, #200	; 0xc8
   15a42:	e7e7      	b.n	15a14 <_vfprintf_r+0x9f0>
   15a44:	68bb      	ldr	r3, [r7, #8]
   15a46:	46d9      	mov	r9, fp
   15a48:	2b00      	cmp	r3, #0
   15a4a:	d001      	beq.n	15a50 <_vfprintf_r+0xa2c>
   15a4c:	f000 fd4c 	bl	164e8 <_vfprintf_r+0x14c4>
   15a50:	2300      	movs	r3, #0
   15a52:	607b      	str	r3, [r7, #4]
   15a54:	464b      	mov	r3, r9
   15a56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   15a58:	07db      	lsls	r3, r3, #31
   15a5a:	d40d      	bmi.n	15a78 <_vfprintf_r+0xa54>
   15a5c:	464b      	mov	r3, r9
   15a5e:	899b      	ldrh	r3, [r3, #12]
   15a60:	059a      	lsls	r2, r3, #22
   15a62:	d505      	bpl.n	15a70 <_vfprintf_r+0xa4c>
   15a64:	065b      	lsls	r3, r3, #25
   15a66:	d401      	bmi.n	15a6c <_vfprintf_r+0xa48>
   15a68:	f7ff fb8d 	bl	15186 <_vfprintf_r+0x162>
   15a6c:	f7ff fb88 	bl	15180 <_vfprintf_r+0x15c>
   15a70:	464b      	mov	r3, r9
   15a72:	6d98      	ldr	r0, [r3, #88]	; 0x58
   15a74:	f002 fbb8 	bl	181e8 <__retarget_lock_release_recursive>
   15a78:	464b      	mov	r3, r9
   15a7a:	899b      	ldrh	r3, [r3, #12]
   15a7c:	e7f2      	b.n	15a64 <_vfprintf_r+0xa40>
   15a7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15a80:	9a08      	ldr	r2, [sp, #32]
   15a82:	1a9d      	subs	r5, r3, r2
   15a84:	2d00      	cmp	r5, #0
   15a86:	dc00      	bgt.n	15a8a <_vfprintf_r+0xa66>
   15a88:	e685      	b.n	15796 <_vfprintf_r+0x772>
   15a8a:	4a4d      	ldr	r2, [pc, #308]	; (15bc0 <_vfprintf_r+0xb9c>)
   15a8c:	687b      	ldr	r3, [r7, #4]
   15a8e:	4691      	mov	r9, r2
   15a90:	2d10      	cmp	r5, #16
   15a92:	dd24      	ble.n	15ade <_vfprintf_r+0xaba>
   15a94:	2210      	movs	r2, #16
   15a96:	0021      	movs	r1, r4
   15a98:	4690      	mov	r8, r2
   15a9a:	465c      	mov	r4, fp
   15a9c:	0032      	movs	r2, r6
   15a9e:	464e      	mov	r6, r9
   15aa0:	e003      	b.n	15aaa <_vfprintf_r+0xa86>
   15aa2:	3d10      	subs	r5, #16
   15aa4:	3208      	adds	r2, #8
   15aa6:	2d10      	cmp	r5, #16
   15aa8:	dd15      	ble.n	15ad6 <_vfprintf_r+0xab2>
   15aaa:	4640      	mov	r0, r8
   15aac:	3110      	adds	r1, #16
   15aae:	3301      	adds	r3, #1
   15ab0:	6016      	str	r6, [r2, #0]
   15ab2:	6050      	str	r0, [r2, #4]
   15ab4:	60b9      	str	r1, [r7, #8]
   15ab6:	607b      	str	r3, [r7, #4]
   15ab8:	2b07      	cmp	r3, #7
   15aba:	ddf2      	ble.n	15aa2 <_vfprintf_r+0xa7e>
   15abc:	003a      	movs	r2, r7
   15abe:	0021      	movs	r1, r4
   15ac0:	9806      	ldr	r0, [sp, #24]
   15ac2:	f003 fda1 	bl	19608 <__sprint_r>
   15ac6:	2800      	cmp	r0, #0
   15ac8:	d115      	bne.n	15af6 <_vfprintf_r+0xad2>
   15aca:	3d10      	subs	r5, #16
   15acc:	68b9      	ldr	r1, [r7, #8]
   15ace:	687b      	ldr	r3, [r7, #4]
   15ad0:	aa32      	add	r2, sp, #200	; 0xc8
   15ad2:	2d10      	cmp	r5, #16
   15ad4:	dce9      	bgt.n	15aaa <_vfprintf_r+0xa86>
   15ad6:	46a3      	mov	fp, r4
   15ad8:	46b1      	mov	r9, r6
   15ada:	000c      	movs	r4, r1
   15adc:	0016      	movs	r6, r2
   15ade:	464a      	mov	r2, r9
   15ae0:	1964      	adds	r4, r4, r5
   15ae2:	3301      	adds	r3, #1
   15ae4:	6032      	str	r2, [r6, #0]
   15ae6:	6075      	str	r5, [r6, #4]
   15ae8:	60bc      	str	r4, [r7, #8]
   15aea:	607b      	str	r3, [r7, #4]
   15aec:	2b07      	cmp	r3, #7
   15aee:	dd00      	ble.n	15af2 <_vfprintf_r+0xace>
   15af0:	e263      	b.n	15fba <_vfprintf_r+0xf96>
   15af2:	3608      	adds	r6, #8
   15af4:	e64f      	b.n	15796 <_vfprintf_r+0x772>
   15af6:	46a1      	mov	r9, r4
   15af8:	e7ac      	b.n	15a54 <_vfprintf_r+0xa30>
   15afa:	2301      	movs	r3, #1
   15afc:	9a09      	ldr	r2, [sp, #36]	; 0x24
   15afe:	4213      	tst	r3, r2
   15b00:	d000      	beq.n	15b04 <_vfprintf_r+0xae0>
   15b02:	e6f6      	b.n	158f2 <_vfprintf_r+0x8ce>
   15b04:	6073      	str	r3, [r6, #4]
   15b06:	687b      	ldr	r3, [r7, #4]
   15b08:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15b0a:	3301      	adds	r3, #1
   15b0c:	3401      	adds	r4, #1
   15b0e:	6032      	str	r2, [r6, #0]
   15b10:	60bc      	str	r4, [r7, #8]
   15b12:	4698      	mov	r8, r3
   15b14:	607b      	str	r3, [r7, #4]
   15b16:	2b07      	cmp	r3, #7
   15b18:	dc00      	bgt.n	15b1c <_vfprintf_r+0xaf8>
   15b1a:	e71e      	b.n	1595a <_vfprintf_r+0x936>
   15b1c:	003a      	movs	r2, r7
   15b1e:	4659      	mov	r1, fp
   15b20:	9806      	ldr	r0, [sp, #24]
   15b22:	f003 fd71 	bl	19608 <__sprint_r>
   15b26:	2800      	cmp	r0, #0
   15b28:	d10c      	bne.n	15b44 <_vfprintf_r+0xb20>
   15b2a:	687b      	ldr	r3, [r7, #4]
   15b2c:	68bc      	ldr	r4, [r7, #8]
   15b2e:	4698      	mov	r8, r3
   15b30:	ae32      	add	r6, sp, #200	; 0xc8
   15b32:	e713      	b.n	1595c <_vfprintf_r+0x938>
   15b34:	003a      	movs	r2, r7
   15b36:	4659      	mov	r1, fp
   15b38:	9806      	ldr	r0, [sp, #24]
   15b3a:	f003 fd65 	bl	19608 <__sprint_r>
   15b3e:	2800      	cmp	r0, #0
   15b40:	d100      	bne.n	15b44 <_vfprintf_r+0xb20>
   15b42:	e6cd      	b.n	158e0 <_vfprintf_r+0x8bc>
   15b44:	46d9      	mov	r9, fp
   15b46:	e785      	b.n	15a54 <_vfprintf_r+0xa30>
   15b48:	9c09      	ldr	r4, [sp, #36]	; 0x24
   15b4a:	2b01      	cmp	r3, #1
   15b4c:	d100      	bne.n	15b50 <_vfprintf_r+0xb2c>
   15b4e:	e148      	b.n	15de2 <_vfprintf_r+0xdbe>
   15b50:	2b02      	cmp	r3, #2
   15b52:	d123      	bne.n	15b9c <_vfprintf_r+0xb78>
   15b54:	9409      	str	r4, [sp, #36]	; 0x24
   15b56:	2300      	movs	r3, #0
   15b58:	2400      	movs	r4, #0
   15b5a:	930c      	str	r3, [sp, #48]	; 0x30
   15b5c:	940d      	str	r4, [sp, #52]	; 0x34
   15b5e:	e4a1      	b.n	154a4 <_vfprintf_r+0x480>
   15b60:	003a      	movs	r2, r7
   15b62:	4659      	mov	r1, fp
   15b64:	9806      	ldr	r0, [sp, #24]
   15b66:	f003 fd4f 	bl	19608 <__sprint_r>
   15b6a:	2800      	cmp	r0, #0
   15b6c:	d1ea      	bne.n	15b44 <_vfprintf_r+0xb20>
   15b6e:	68bc      	ldr	r4, [r7, #8]
   15b70:	ae32      	add	r6, sp, #200	; 0xc8
   15b72:	e648      	b.n	15806 <_vfprintf_r+0x7e2>
   15b74:	003a      	movs	r2, r7
   15b76:	4659      	mov	r1, fp
   15b78:	9806      	ldr	r0, [sp, #24]
   15b7a:	f003 fd45 	bl	19608 <__sprint_r>
   15b7e:	2800      	cmp	r0, #0
   15b80:	d1e0      	bne.n	15b44 <_vfprintf_r+0xb20>
   15b82:	68bc      	ldr	r4, [r7, #8]
   15b84:	ae32      	add	r6, sp, #200	; 0xc8
   15b86:	e5f2      	b.n	1576e <_vfprintf_r+0x74a>
   15b88:	003a      	movs	r2, r7
   15b8a:	4659      	mov	r1, fp
   15b8c:	9806      	ldr	r0, [sp, #24]
   15b8e:	f003 fd3b 	bl	19608 <__sprint_r>
   15b92:	2800      	cmp	r0, #0
   15b94:	d1d6      	bne.n	15b44 <_vfprintf_r+0xb20>
   15b96:	68bc      	ldr	r4, [r7, #8]
   15b98:	ae32      	add	r6, sp, #200	; 0xc8
   15b9a:	e5f8      	b.n	1578e <_vfprintf_r+0x76a>
   15b9c:	9409      	str	r4, [sp, #36]	; 0x24
   15b9e:	2300      	movs	r3, #0
   15ba0:	2400      	movs	r4, #0
   15ba2:	930c      	str	r3, [sp, #48]	; 0x30
   15ba4:	940d      	str	r4, [sp, #52]	; 0x34
   15ba6:	980c      	ldr	r0, [sp, #48]	; 0x30
   15ba8:	990d      	ldr	r1, [sp, #52]	; 0x34
   15baa:	4653      	mov	r3, sl
   15bac:	aa32      	add	r2, sp, #200	; 0xc8
   15bae:	4691      	mov	r9, r2
   15bb0:	9308      	str	r3, [sp, #32]
   15bb2:	46b2      	mov	sl, r6
   15bb4:	e007      	b.n	15bc6 <_vfprintf_r+0xba2>
   15bb6:	46c0      	nop			; (mov r8, r8)
   15bb8:	0001b45c 	.word	0x0001b45c
   15bbc:	0001b2d4 	.word	0x0001b2d4
   15bc0:	0001b46c 	.word	0x0001b46c
   15bc4:	46a1      	mov	r9, r4
   15bc6:	074a      	lsls	r2, r1, #29
   15bc8:	4694      	mov	ip, r2
   15bca:	464b      	mov	r3, r9
   15bcc:	4665      	mov	r5, ip
   15bce:	1e5c      	subs	r4, r3, #1
   15bd0:	08c6      	lsrs	r6, r0, #3
   15bd2:	2307      	movs	r3, #7
   15bd4:	08ca      	lsrs	r2, r1, #3
   15bd6:	4335      	orrs	r5, r6
   15bd8:	0011      	movs	r1, r2
   15bda:	002a      	movs	r2, r5
   15bdc:	4003      	ands	r3, r0
   15bde:	3330      	adds	r3, #48	; 0x30
   15be0:	7023      	strb	r3, [r4, #0]
   15be2:	0028      	movs	r0, r5
   15be4:	430a      	orrs	r2, r1
   15be6:	d1ed      	bne.n	15bc4 <_vfprintf_r+0xba0>
   15be8:	900c      	str	r0, [sp, #48]	; 0x30
   15bea:	910d      	str	r1, [sp, #52]	; 0x34
   15bec:	9908      	ldr	r1, [sp, #32]
   15bee:	4656      	mov	r6, sl
   15bf0:	468a      	mov	sl, r1
   15bf2:	9909      	ldr	r1, [sp, #36]	; 0x24
   15bf4:	464a      	mov	r2, r9
   15bf6:	9411      	str	r4, [sp, #68]	; 0x44
   15bf8:	07c9      	lsls	r1, r1, #31
   15bfa:	d500      	bpl.n	15bfe <_vfprintf_r+0xbda>
   15bfc:	e0e0      	b.n	15dc0 <_vfprintf_r+0xd9c>
   15bfe:	ab32      	add	r3, sp, #200	; 0xc8
   15c00:	1b1b      	subs	r3, r3, r4
   15c02:	930e      	str	r3, [sp, #56]	; 0x38
   15c04:	f7ff fb7b 	bl	152fe <_vfprintf_r+0x2da>
   15c08:	9c07      	ldr	r4, [sp, #28]
   15c0a:	f7ff fa7d 	bl	15108 <_vfprintf_r+0xe4>
   15c0e:	981f      	ldr	r0, [sp, #124]	; 0x7c
   15c10:	2800      	cmp	r0, #0
   15c12:	dc00      	bgt.n	15c16 <_vfprintf_r+0xbf2>
   15c14:	e2b9      	b.n	1618a <_vfprintf_r+0x1166>
   15c16:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   15c18:	9914      	ldr	r1, [sp, #80]	; 0x50
   15c1a:	0013      	movs	r3, r2
   15c1c:	4690      	mov	r8, r2
   15c1e:	428b      	cmp	r3, r1
   15c20:	dd00      	ble.n	15c24 <_vfprintf_r+0xc00>
   15c22:	4688      	mov	r8, r1
   15c24:	4643      	mov	r3, r8
   15c26:	2b00      	cmp	r3, #0
   15c28:	dd0c      	ble.n	15c44 <_vfprintf_r+0xc20>
   15c2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15c2c:	4444      	add	r4, r8
   15c2e:	6033      	str	r3, [r6, #0]
   15c30:	4643      	mov	r3, r8
   15c32:	6073      	str	r3, [r6, #4]
   15c34:	687b      	ldr	r3, [r7, #4]
   15c36:	60bc      	str	r4, [r7, #8]
   15c38:	3301      	adds	r3, #1
   15c3a:	607b      	str	r3, [r7, #4]
   15c3c:	2b07      	cmp	r3, #7
   15c3e:	dd00      	ble.n	15c42 <_vfprintf_r+0xc1e>
   15c40:	e389      	b.n	16356 <_vfprintf_r+0x1332>
   15c42:	3608      	adds	r6, #8
   15c44:	4643      	mov	r3, r8
   15c46:	43db      	mvns	r3, r3
   15c48:	4642      	mov	r2, r8
   15c4a:	17db      	asrs	r3, r3, #31
   15c4c:	4013      	ands	r3, r2
   15c4e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   15c50:	1ad3      	subs	r3, r2, r3
   15c52:	4698      	mov	r8, r3
   15c54:	2b00      	cmp	r3, #0
   15c56:	dc00      	bgt.n	15c5a <_vfprintf_r+0xc36>
   15c58:	e0eb      	b.n	15e32 <_vfprintf_r+0xe0e>
   15c5a:	2b10      	cmp	r3, #16
   15c5c:	dc01      	bgt.n	15c62 <_vfprintf_r+0xc3e>
   15c5e:	f000 fcd9 	bl	16614 <_vfprintf_r+0x15f0>
   15c62:	4adc      	ldr	r2, [pc, #880]	; (15fd4 <_vfprintf_r+0xfb0>)
   15c64:	687b      	ldr	r3, [r7, #4]
   15c66:	4691      	mov	r9, r2
   15c68:	2210      	movs	r2, #16
   15c6a:	464d      	mov	r5, r9
   15c6c:	4692      	mov	sl, r2
   15c6e:	0022      	movs	r2, r4
   15c70:	4644      	mov	r4, r8
   15c72:	46d8      	mov	r8, fp
   15c74:	e004      	b.n	15c80 <_vfprintf_r+0xc5c>
   15c76:	3608      	adds	r6, #8
   15c78:	3c10      	subs	r4, #16
   15c7a:	2c10      	cmp	r4, #16
   15c7c:	dc00      	bgt.n	15c80 <_vfprintf_r+0xc5c>
   15c7e:	e0bf      	b.n	15e00 <_vfprintf_r+0xddc>
   15c80:	4651      	mov	r1, sl
   15c82:	3210      	adds	r2, #16
   15c84:	3301      	adds	r3, #1
   15c86:	6035      	str	r5, [r6, #0]
   15c88:	6071      	str	r1, [r6, #4]
   15c8a:	60ba      	str	r2, [r7, #8]
   15c8c:	607b      	str	r3, [r7, #4]
   15c8e:	2b07      	cmp	r3, #7
   15c90:	ddf1      	ble.n	15c76 <_vfprintf_r+0xc52>
   15c92:	003a      	movs	r2, r7
   15c94:	4641      	mov	r1, r8
   15c96:	9806      	ldr	r0, [sp, #24]
   15c98:	f003 fcb6 	bl	19608 <__sprint_r>
   15c9c:	2800      	cmp	r0, #0
   15c9e:	d000      	beq.n	15ca2 <_vfprintf_r+0xc7e>
   15ca0:	e3b6      	b.n	16410 <_vfprintf_r+0x13ec>
   15ca2:	68ba      	ldr	r2, [r7, #8]
   15ca4:	687b      	ldr	r3, [r7, #4]
   15ca6:	ae32      	add	r6, sp, #200	; 0xc8
   15ca8:	e7e6      	b.n	15c78 <_vfprintf_r+0xc54>
   15caa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   15cac:	2b00      	cmp	r3, #0
   15cae:	d100      	bne.n	15cb2 <_vfprintf_r+0xc8e>
   15cb0:	e092      	b.n	15dd8 <_vfprintf_r+0xdb4>
   15cb2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   15cb4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   15cb6:	ab32      	add	r3, sp, #200	; 0xc8
   15cb8:	46b1      	mov	r9, r6
   15cba:	001e      	movs	r6, r3
   15cbc:	0020      	movs	r0, r4
   15cbe:	0029      	movs	r1, r5
   15cc0:	220a      	movs	r2, #10
   15cc2:	2300      	movs	r3, #0
   15cc4:	f7fa fd18 	bl	106f8 <__aeabi_uldivmod>
   15cc8:	3e01      	subs	r6, #1
   15cca:	3230      	adds	r2, #48	; 0x30
   15ccc:	7032      	strb	r2, [r6, #0]
   15cce:	2300      	movs	r3, #0
   15cd0:	0020      	movs	r0, r4
   15cd2:	0029      	movs	r1, r5
   15cd4:	220a      	movs	r2, #10
   15cd6:	f7fa fd0f 	bl	106f8 <__aeabi_uldivmod>
   15cda:	0003      	movs	r3, r0
   15cdc:	0004      	movs	r4, r0
   15cde:	000d      	movs	r5, r1
   15ce0:	430b      	orrs	r3, r1
   15ce2:	d1eb      	bne.n	15cbc <_vfprintf_r+0xc98>
   15ce4:	0032      	movs	r2, r6
   15ce6:	ab32      	add	r3, sp, #200	; 0xc8
   15ce8:	1a9b      	subs	r3, r3, r2
   15cea:	9611      	str	r6, [sp, #68]	; 0x44
   15cec:	940c      	str	r4, [sp, #48]	; 0x30
   15cee:	950d      	str	r5, [sp, #52]	; 0x34
   15cf0:	464e      	mov	r6, r9
   15cf2:	930e      	str	r3, [sp, #56]	; 0x38
   15cf4:	f7ff fb03 	bl	152fe <_vfprintf_r+0x2da>
   15cf8:	2300      	movs	r3, #0
   15cfa:	930e      	str	r3, [sp, #56]	; 0x38
   15cfc:	ab32      	add	r3, sp, #200	; 0xc8
   15cfe:	9311      	str	r3, [sp, #68]	; 0x44
   15d00:	f7ff fafd 	bl	152fe <_vfprintf_r+0x2da>
   15d04:	003a      	movs	r2, r7
   15d06:	4659      	mov	r1, fp
   15d08:	9806      	ldr	r0, [sp, #24]
   15d0a:	f003 fc7d 	bl	19608 <__sprint_r>
   15d0e:	2800      	cmp	r0, #0
   15d10:	d000      	beq.n	15d14 <_vfprintf_r+0xcf0>
   15d12:	e717      	b.n	15b44 <_vfprintf_r+0xb20>
   15d14:	ab16      	add	r3, sp, #88	; 0x58
   15d16:	7fdb      	ldrb	r3, [r3, #31]
   15d18:	68bc      	ldr	r4, [r7, #8]
   15d1a:	4698      	mov	r8, r3
   15d1c:	ae32      	add	r6, sp, #200	; 0xc8
   15d1e:	e513      	b.n	15748 <_vfprintf_r+0x724>
   15d20:	46b1      	mov	r9, r6
   15d22:	e697      	b.n	15a54 <_vfprintf_r+0xa30>
   15d24:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15d26:	1e5d      	subs	r5, r3, #1
   15d28:	2d00      	cmp	r5, #0
   15d2a:	dc00      	bgt.n	15d2e <_vfprintf_r+0xd0a>
   15d2c:	e616      	b.n	1595c <_vfprintf_r+0x938>
   15d2e:	4ba9      	ldr	r3, [pc, #676]	; (15fd4 <_vfprintf_r+0xfb0>)
   15d30:	4699      	mov	r9, r3
   15d32:	2d10      	cmp	r5, #16
   15d34:	dc00      	bgt.n	15d38 <_vfprintf_r+0xd14>
   15d36:	e10a      	b.n	15f4e <_vfprintf_r+0xf2a>
   15d38:	2310      	movs	r3, #16
   15d3a:	0022      	movs	r2, r4
   15d3c:	469a      	mov	sl, r3
   15d3e:	465c      	mov	r4, fp
   15d40:	4643      	mov	r3, r8
   15d42:	e004      	b.n	15d4e <_vfprintf_r+0xd2a>
   15d44:	3608      	adds	r6, #8
   15d46:	3d10      	subs	r5, #16
   15d48:	2d10      	cmp	r5, #16
   15d4a:	dc00      	bgt.n	15d4e <_vfprintf_r+0xd2a>
   15d4c:	e0fc      	b.n	15f48 <_vfprintf_r+0xf24>
   15d4e:	4649      	mov	r1, r9
   15d50:	6031      	str	r1, [r6, #0]
   15d52:	4651      	mov	r1, sl
   15d54:	3210      	adds	r2, #16
   15d56:	3301      	adds	r3, #1
   15d58:	6071      	str	r1, [r6, #4]
   15d5a:	60ba      	str	r2, [r7, #8]
   15d5c:	607b      	str	r3, [r7, #4]
   15d5e:	2b07      	cmp	r3, #7
   15d60:	ddf0      	ble.n	15d44 <_vfprintf_r+0xd20>
   15d62:	003a      	movs	r2, r7
   15d64:	0021      	movs	r1, r4
   15d66:	9806      	ldr	r0, [sp, #24]
   15d68:	f003 fc4e 	bl	19608 <__sprint_r>
   15d6c:	2800      	cmp	r0, #0
   15d6e:	d000      	beq.n	15d72 <_vfprintf_r+0xd4e>
   15d70:	e6c1      	b.n	15af6 <_vfprintf_r+0xad2>
   15d72:	68ba      	ldr	r2, [r7, #8]
   15d74:	687b      	ldr	r3, [r7, #4]
   15d76:	ae32      	add	r6, sp, #200	; 0xc8
   15d78:	e7e5      	b.n	15d46 <_vfprintf_r+0xd22>
   15d7a:	990c      	ldr	r1, [sp, #48]	; 0x30
   15d7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   15d7e:	0008      	movs	r0, r1
   15d80:	4310      	orrs	r0, r2
   15d82:	2302      	movs	r3, #2
   15d84:	0002      	movs	r2, r0
   15d86:	f7ff fa93 	bl	152b0 <_vfprintf_r+0x28c>
   15d8a:	46a3      	mov	fp, r4
   15d8c:	0014      	movs	r4, r2
   15d8e:	464a      	mov	r2, r9
   15d90:	1964      	adds	r4, r4, r5
   15d92:	3301      	adds	r3, #1
   15d94:	6032      	str	r2, [r6, #0]
   15d96:	6075      	str	r5, [r6, #4]
   15d98:	60bc      	str	r4, [r7, #8]
   15d9a:	607b      	str	r3, [r7, #4]
   15d9c:	2b07      	cmp	r3, #7
   15d9e:	dc00      	bgt.n	15da2 <_vfprintf_r+0xd7e>
   15da0:	e542      	b.n	15828 <_vfprintf_r+0x804>
   15da2:	e5e8      	b.n	15976 <_vfprintf_r+0x952>
   15da4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15da6:	681a      	ldr	r2, [r3, #0]
   15da8:	f7ff fa68 	bl	1527c <_vfprintf_r+0x258>
   15dac:	6813      	ldr	r3, [r2, #0]
   15dae:	9308      	str	r3, [sp, #32]
   15db0:	f7ff fb57 	bl	15462 <_vfprintf_r+0x43e>
   15db4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15db6:	681a      	ldr	r2, [r3, #0]
   15db8:	e412      	b.n	155e0 <_vfprintf_r+0x5bc>
   15dba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15dbc:	681a      	ldr	r2, [r3, #0]
   15dbe:	e426      	b.n	1560e <_vfprintf_r+0x5ea>
   15dc0:	2b30      	cmp	r3, #48	; 0x30
   15dc2:	d100      	bne.n	15dc6 <_vfprintf_r+0xda2>
   15dc4:	e23c      	b.n	16240 <_vfprintf_r+0x121c>
   15dc6:	2330      	movs	r3, #48	; 0x30
   15dc8:	3a02      	subs	r2, #2
   15dca:	7013      	strb	r3, [r2, #0]
   15dcc:	ab32      	add	r3, sp, #200	; 0xc8
   15dce:	1a9b      	subs	r3, r3, r2
   15dd0:	930e      	str	r3, [sp, #56]	; 0x38
   15dd2:	9211      	str	r2, [sp, #68]	; 0x44
   15dd4:	f7ff fa93 	bl	152fe <_vfprintf_r+0x2da>
   15dd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   15dda:	2b09      	cmp	r3, #9
   15ddc:	d900      	bls.n	15de0 <_vfprintf_r+0xdbc>
   15dde:	e768      	b.n	15cb2 <_vfprintf_r+0xc8e>
   15de0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   15de2:	2227      	movs	r2, #39	; 0x27
   15de4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   15de6:	a928      	add	r1, sp, #160	; 0xa0
   15de8:	3330      	adds	r3, #48	; 0x30
   15dea:	548b      	strb	r3, [r1, r2]
   15dec:	2301      	movs	r3, #1
   15dee:	aa16      	add	r2, sp, #88	; 0x58
   15df0:	4694      	mov	ip, r2
   15df2:	930e      	str	r3, [sp, #56]	; 0x38
   15df4:	336e      	adds	r3, #110	; 0x6e
   15df6:	4463      	add	r3, ip
   15df8:	9409      	str	r4, [sp, #36]	; 0x24
   15dfa:	9311      	str	r3, [sp, #68]	; 0x44
   15dfc:	f7ff fa7f 	bl	152fe <_vfprintf_r+0x2da>
   15e00:	46c3      	mov	fp, r8
   15e02:	46a9      	mov	r9, r5
   15e04:	46a0      	mov	r8, r4
   15e06:	0014      	movs	r4, r2
   15e08:	464a      	mov	r2, r9
   15e0a:	6032      	str	r2, [r6, #0]
   15e0c:	4642      	mov	r2, r8
   15e0e:	4444      	add	r4, r8
   15e10:	3301      	adds	r3, #1
   15e12:	6072      	str	r2, [r6, #4]
   15e14:	60bc      	str	r4, [r7, #8]
   15e16:	607b      	str	r3, [r7, #4]
   15e18:	2b07      	cmp	r3, #7
   15e1a:	dc00      	bgt.n	15e1e <_vfprintf_r+0xdfa>
   15e1c:	e18d      	b.n	1613a <_vfprintf_r+0x1116>
   15e1e:	003a      	movs	r2, r7
   15e20:	4659      	mov	r1, fp
   15e22:	9806      	ldr	r0, [sp, #24]
   15e24:	f003 fbf0 	bl	19608 <__sprint_r>
   15e28:	2800      	cmp	r0, #0
   15e2a:	d000      	beq.n	15e2e <_vfprintf_r+0xe0a>
   15e2c:	e68a      	b.n	15b44 <_vfprintf_r+0xb20>
   15e2e:	68bc      	ldr	r4, [r7, #8]
   15e30:	ae32      	add	r6, sp, #200	; 0xc8
   15e32:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15e34:	9a14      	ldr	r2, [sp, #80]	; 0x50
   15e36:	4293      	cmp	r3, r2
   15e38:	db00      	blt.n	15e3c <_vfprintf_r+0xe18>
   15e3a:	e179      	b.n	16130 <_vfprintf_r+0x110c>
   15e3c:	9a18      	ldr	r2, [sp, #96]	; 0x60
   15e3e:	6032      	str	r2, [r6, #0]
   15e40:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   15e42:	4694      	mov	ip, r2
   15e44:	6072      	str	r2, [r6, #4]
   15e46:	687a      	ldr	r2, [r7, #4]
   15e48:	4464      	add	r4, ip
   15e4a:	3201      	adds	r2, #1
   15e4c:	60bc      	str	r4, [r7, #8]
   15e4e:	607a      	str	r2, [r7, #4]
   15e50:	2a07      	cmp	r2, #7
   15e52:	dd00      	ble.n	15e56 <_vfprintf_r+0xe32>
   15e54:	e176      	b.n	16144 <_vfprintf_r+0x1120>
   15e56:	3608      	adds	r6, #8
   15e58:	9a14      	ldr	r2, [sp, #80]	; 0x50
   15e5a:	9913      	ldr	r1, [sp, #76]	; 0x4c
   15e5c:	1ad3      	subs	r3, r2, r3
   15e5e:	1a52      	subs	r2, r2, r1
   15e60:	4690      	mov	r8, r2
   15e62:	429a      	cmp	r2, r3
   15e64:	dd00      	ble.n	15e68 <_vfprintf_r+0xe44>
   15e66:	4698      	mov	r8, r3
   15e68:	4642      	mov	r2, r8
   15e6a:	2a00      	cmp	r2, #0
   15e6c:	dd0f      	ble.n	15e8e <_vfprintf_r+0xe6a>
   15e6e:	9913      	ldr	r1, [sp, #76]	; 0x4c
   15e70:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15e72:	468c      	mov	ip, r1
   15e74:	4462      	add	r2, ip
   15e76:	6032      	str	r2, [r6, #0]
   15e78:	4642      	mov	r2, r8
   15e7a:	6072      	str	r2, [r6, #4]
   15e7c:	687a      	ldr	r2, [r7, #4]
   15e7e:	4444      	add	r4, r8
   15e80:	3201      	adds	r2, #1
   15e82:	60bc      	str	r4, [r7, #8]
   15e84:	607a      	str	r2, [r7, #4]
   15e86:	2a07      	cmp	r2, #7
   15e88:	dd00      	ble.n	15e8c <_vfprintf_r+0xe68>
   15e8a:	e289      	b.n	163a0 <_vfprintf_r+0x137c>
   15e8c:	3608      	adds	r6, #8
   15e8e:	4642      	mov	r2, r8
   15e90:	43d5      	mvns	r5, r2
   15e92:	17ed      	asrs	r5, r5, #31
   15e94:	4015      	ands	r5, r2
   15e96:	1b5d      	subs	r5, r3, r5
   15e98:	2d00      	cmp	r5, #0
   15e9a:	dc00      	bgt.n	15e9e <_vfprintf_r+0xe7a>
   15e9c:	e4c5      	b.n	1582a <_vfprintf_r+0x806>
   15e9e:	4a4d      	ldr	r2, [pc, #308]	; (15fd4 <_vfprintf_r+0xfb0>)
   15ea0:	687b      	ldr	r3, [r7, #4]
   15ea2:	4691      	mov	r9, r2
   15ea4:	2d10      	cmp	r5, #16
   15ea6:	dc00      	bgt.n	15eaa <_vfprintf_r+0xe86>
   15ea8:	e771      	b.n	15d8e <_vfprintf_r+0xd6a>
   15eaa:	2210      	movs	r2, #16
   15eac:	4690      	mov	r8, r2
   15eae:	0022      	movs	r2, r4
   15eb0:	465c      	mov	r4, fp
   15eb2:	e004      	b.n	15ebe <_vfprintf_r+0xe9a>
   15eb4:	3608      	adds	r6, #8
   15eb6:	3d10      	subs	r5, #16
   15eb8:	2d10      	cmp	r5, #16
   15eba:	dc00      	bgt.n	15ebe <_vfprintf_r+0xe9a>
   15ebc:	e765      	b.n	15d8a <_vfprintf_r+0xd66>
   15ebe:	4649      	mov	r1, r9
   15ec0:	6031      	str	r1, [r6, #0]
   15ec2:	4641      	mov	r1, r8
   15ec4:	3210      	adds	r2, #16
   15ec6:	3301      	adds	r3, #1
   15ec8:	6071      	str	r1, [r6, #4]
   15eca:	60ba      	str	r2, [r7, #8]
   15ecc:	607b      	str	r3, [r7, #4]
   15ece:	2b07      	cmp	r3, #7
   15ed0:	ddf0      	ble.n	15eb4 <_vfprintf_r+0xe90>
   15ed2:	003a      	movs	r2, r7
   15ed4:	0021      	movs	r1, r4
   15ed6:	9806      	ldr	r0, [sp, #24]
   15ed8:	f003 fb96 	bl	19608 <__sprint_r>
   15edc:	2800      	cmp	r0, #0
   15ede:	d000      	beq.n	15ee2 <_vfprintf_r+0xebe>
   15ee0:	e609      	b.n	15af6 <_vfprintf_r+0xad2>
   15ee2:	68ba      	ldr	r2, [r7, #8]
   15ee4:	687b      	ldr	r3, [r7, #4]
   15ee6:	ae32      	add	r6, sp, #200	; 0xc8
   15ee8:	e7e5      	b.n	15eb6 <_vfprintf_r+0xe92>
   15eea:	003a      	movs	r2, r7
   15eec:	4659      	mov	r1, fp
   15eee:	9806      	ldr	r0, [sp, #24]
   15ef0:	f003 fb8a 	bl	19608 <__sprint_r>
   15ef4:	2800      	cmp	r0, #0
   15ef6:	d000      	beq.n	15efa <_vfprintf_r+0xed6>
   15ef8:	e624      	b.n	15b44 <_vfprintf_r+0xb20>
   15efa:	68bc      	ldr	r4, [r7, #8]
   15efc:	687b      	ldr	r3, [r7, #4]
   15efe:	ae32      	add	r6, sp, #200	; 0xc8
   15f00:	e504      	b.n	1590c <_vfprintf_r+0x8e8>
   15f02:	2307      	movs	r3, #7
   15f04:	3207      	adds	r2, #7
   15f06:	439a      	bics	r2, r3
   15f08:	3301      	adds	r3, #1
   15f0a:	469c      	mov	ip, r3
   15f0c:	4494      	add	ip, r2
   15f0e:	4663      	mov	r3, ip
   15f10:	930f      	str	r3, [sp, #60]	; 0x3c
   15f12:	6853      	ldr	r3, [r2, #4]
   15f14:	6812      	ldr	r2, [r2, #0]
   15f16:	930d      	str	r3, [sp, #52]	; 0x34
   15f18:	920c      	str	r2, [sp, #48]	; 0x30
   15f1a:	f7ff faa7 	bl	1546c <_vfprintf_r+0x448>
   15f1e:	2207      	movs	r2, #7
   15f20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15f22:	3307      	adds	r3, #7
   15f24:	4393      	bics	r3, r2
   15f26:	3201      	adds	r2, #1
   15f28:	4694      	mov	ip, r2
   15f2a:	449c      	add	ip, r3
   15f2c:	4662      	mov	r2, ip
   15f2e:	920f      	str	r2, [sp, #60]	; 0x3c
   15f30:	681a      	ldr	r2, [r3, #0]
   15f32:	685b      	ldr	r3, [r3, #4]
   15f34:	0011      	movs	r1, r2
   15f36:	001a      	movs	r2, r3
   15f38:	0008      	movs	r0, r1
   15f3a:	4310      	orrs	r0, r2
   15f3c:	910c      	str	r1, [sp, #48]	; 0x30
   15f3e:	920d      	str	r2, [sp, #52]	; 0x34
   15f40:	2300      	movs	r3, #0
   15f42:	0002      	movs	r2, r0
   15f44:	f7ff f9b4 	bl	152b0 <_vfprintf_r+0x28c>
   15f48:	46a3      	mov	fp, r4
   15f4a:	4698      	mov	r8, r3
   15f4c:	0014      	movs	r4, r2
   15f4e:	464b      	mov	r3, r9
   15f50:	6075      	str	r5, [r6, #4]
   15f52:	6033      	str	r3, [r6, #0]
   15f54:	1964      	adds	r4, r4, r5
   15f56:	e4f7      	b.n	15948 <_vfprintf_r+0x924>
   15f58:	003a      	movs	r2, r7
   15f5a:	4659      	mov	r1, fp
   15f5c:	9806      	ldr	r0, [sp, #24]
   15f5e:	f003 fb53 	bl	19608 <__sprint_r>
   15f62:	2800      	cmp	r0, #0
   15f64:	d000      	beq.n	15f68 <_vfprintf_r+0xf44>
   15f66:	e5ed      	b.n	15b44 <_vfprintf_r+0xb20>
   15f68:	687b      	ldr	r3, [r7, #4]
   15f6a:	68bc      	ldr	r4, [r7, #8]
   15f6c:	4698      	mov	r8, r3
   15f6e:	ae32      	add	r6, sp, #200	; 0xc8
   15f70:	e4da      	b.n	15928 <_vfprintf_r+0x904>
   15f72:	2207      	movs	r2, #7
   15f74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15f76:	3307      	adds	r3, #7
   15f78:	4393      	bics	r3, r2
   15f7a:	3201      	adds	r2, #1
   15f7c:	4694      	mov	ip, r2
   15f7e:	449c      	add	ip, r3
   15f80:	4662      	mov	r2, ip
   15f82:	920f      	str	r2, [sp, #60]	; 0x3c
   15f84:	681a      	ldr	r2, [r3, #0]
   15f86:	685b      	ldr	r3, [r3, #4]
   15f88:	0011      	movs	r1, r2
   15f8a:	001a      	movs	r2, r3
   15f8c:	0008      	movs	r0, r1
   15f8e:	4310      	orrs	r0, r2
   15f90:	910c      	str	r1, [sp, #48]	; 0x30
   15f92:	920d      	str	r2, [sp, #52]	; 0x34
   15f94:	2301      	movs	r3, #1
   15f96:	0002      	movs	r2, r0
   15f98:	f7ff f98a 	bl	152b0 <_vfprintf_r+0x28c>
   15f9c:	2207      	movs	r2, #7
   15f9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15fa0:	3307      	adds	r3, #7
   15fa2:	4393      	bics	r3, r2
   15fa4:	3201      	adds	r2, #1
   15fa6:	4694      	mov	ip, r2
   15fa8:	449c      	add	ip, r3
   15faa:	4662      	mov	r2, ip
   15fac:	920f      	str	r2, [sp, #60]	; 0x3c
   15fae:	681a      	ldr	r2, [r3, #0]
   15fb0:	685b      	ldr	r3, [r3, #4]
   15fb2:	920c      	str	r2, [sp, #48]	; 0x30
   15fb4:	930d      	str	r3, [sp, #52]	; 0x34
   15fb6:	f7ff f966 	bl	15286 <_vfprintf_r+0x262>
   15fba:	003a      	movs	r2, r7
   15fbc:	4659      	mov	r1, fp
   15fbe:	9806      	ldr	r0, [sp, #24]
   15fc0:	f003 fb22 	bl	19608 <__sprint_r>
   15fc4:	2800      	cmp	r0, #0
   15fc6:	d000      	beq.n	15fca <_vfprintf_r+0xfa6>
   15fc8:	e5bc      	b.n	15b44 <_vfprintf_r+0xb20>
   15fca:	68bc      	ldr	r4, [r7, #8]
   15fcc:	ae32      	add	r6, sp, #200	; 0xc8
   15fce:	f7ff fbe2 	bl	15796 <_vfprintf_r+0x772>
   15fd2:	46c0      	nop			; (mov r8, r8)
   15fd4:	0001b46c 	.word	0x0001b46c
   15fd8:	980c      	ldr	r0, [sp, #48]	; 0x30
   15fda:	990d      	ldr	r1, [sp, #52]	; 0x34
   15fdc:	2300      	movs	r3, #0
   15fde:	4242      	negs	r2, r0
   15fe0:	418b      	sbcs	r3, r1
   15fe2:	0011      	movs	r1, r2
   15fe4:	001a      	movs	r2, r3
   15fe6:	232d      	movs	r3, #45	; 0x2d
   15fe8:	a816      	add	r0, sp, #88	; 0x58
   15fea:	77c3      	strb	r3, [r0, #31]
   15fec:	0008      	movs	r0, r1
   15fee:	4310      	orrs	r0, r2
   15ff0:	910c      	str	r1, [sp, #48]	; 0x30
   15ff2:	920d      	str	r2, [sp, #52]	; 0x34
   15ff4:	4698      	mov	r8, r3
   15ff6:	0002      	movs	r2, r0
   15ff8:	3b2c      	subs	r3, #44	; 0x2c
   15ffa:	f7ff f95d 	bl	152b8 <_vfprintf_r+0x294>
   15ffe:	9916      	ldr	r1, [sp, #88]	; 0x58
   16000:	9d15      	ldr	r5, [sp, #84]	; 0x54
   16002:	000a      	movs	r2, r1
   16004:	0008      	movs	r0, r1
   16006:	002b      	movs	r3, r5
   16008:	0029      	movs	r1, r5
   1600a:	f003 fdbd 	bl	19b88 <__aeabi_dcmpun>
   1600e:	2800      	cmp	r0, #0
   16010:	d000      	beq.n	16014 <_vfprintf_r+0xff0>
   16012:	e2c6      	b.n	165a2 <_vfprintf_r+0x157e>
   16014:	4653      	mov	r3, sl
   16016:	3301      	adds	r3, #1
   16018:	d100      	bne.n	1601c <_vfprintf_r+0xff8>
   1601a:	e09f      	b.n	1615c <_vfprintf_r+0x1138>
   1601c:	2320      	movs	r3, #32
   1601e:	9a12      	ldr	r2, [sp, #72]	; 0x48
   16020:	439a      	bics	r2, r3
   16022:	920e      	str	r2, [sp, #56]	; 0x38
   16024:	2a47      	cmp	r2, #71	; 0x47
   16026:	d100      	bne.n	1602a <_vfprintf_r+0x1006>
   16028:	e1a1      	b.n	1636e <_vfprintf_r+0x134a>
   1602a:	2380      	movs	r3, #128	; 0x80
   1602c:	005b      	lsls	r3, r3, #1
   1602e:	4323      	orrs	r3, r4
   16030:	9309      	str	r3, [sp, #36]	; 0x24
   16032:	9b15      	ldr	r3, [sp, #84]	; 0x54
   16034:	2b00      	cmp	r3, #0
   16036:	da00      	bge.n	1603a <_vfprintf_r+0x1016>
   16038:	e1ed      	b.n	16416 <_vfprintf_r+0x13f2>
   1603a:	9a16      	ldr	r2, [sp, #88]	; 0x58
   1603c:	9308      	str	r3, [sp, #32]
   1603e:	2300      	movs	r3, #0
   16040:	4691      	mov	r9, r2
   16042:	9310      	str	r3, [sp, #64]	; 0x40
   16044:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16046:	2b66      	cmp	r3, #102	; 0x66
   16048:	d100      	bne.n	1604c <_vfprintf_r+0x1028>
   1604a:	e1b8      	b.n	163be <_vfprintf_r+0x139a>
   1604c:	2b46      	cmp	r3, #70	; 0x46
   1604e:	d100      	bne.n	16052 <_vfprintf_r+0x102e>
   16050:	e237      	b.n	164c2 <_vfprintf_r+0x149e>
   16052:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16054:	9806      	ldr	r0, [sp, #24]
   16056:	3a45      	subs	r2, #69	; 0x45
   16058:	0013      	movs	r3, r2
   1605a:	4259      	negs	r1, r3
   1605c:	4159      	adcs	r1, r3
   1605e:	ab20      	add	r3, sp, #128	; 0x80
   16060:	000d      	movs	r5, r1
   16062:	9303      	str	r3, [sp, #12]
   16064:	ab1f      	add	r3, sp, #124	; 0x7c
   16066:	9302      	str	r3, [sp, #8]
   16068:	2302      	movs	r3, #2
   1606a:	aa23      	add	r2, sp, #140	; 0x8c
   1606c:	4455      	add	r5, sl
   1606e:	921b      	str	r2, [sp, #108]	; 0x6c
   16070:	9204      	str	r2, [sp, #16]
   16072:	9300      	str	r3, [sp, #0]
   16074:	9501      	str	r5, [sp, #4]
   16076:	9b08      	ldr	r3, [sp, #32]
   16078:	464a      	mov	r2, r9
   1607a:	f000 fcab 	bl	169d4 <_dtoa_r>
   1607e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16080:	9011      	str	r0, [sp, #68]	; 0x44
   16082:	2b67      	cmp	r3, #103	; 0x67
   16084:	d000      	beq.n	16088 <_vfprintf_r+0x1064>
   16086:	e20b      	b.n	164a0 <_vfprintf_r+0x147c>
   16088:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1608a:	4698      	mov	r8, r3
   1608c:	44a8      	add	r8, r5
   1608e:	07e3      	lsls	r3, r4, #31
   16090:	d400      	bmi.n	16094 <_vfprintf_r+0x1070>
   16092:	e277      	b.n	16584 <_vfprintf_r+0x1560>
   16094:	2300      	movs	r3, #0
   16096:	2200      	movs	r2, #0
   16098:	4648      	mov	r0, r9
   1609a:	9908      	ldr	r1, [sp, #32]
   1609c:	f7fd f8dc 	bl	13258 <__aeabi_dcmpeq>
   160a0:	4643      	mov	r3, r8
   160a2:	2800      	cmp	r0, #0
   160a4:	d10a      	bne.n	160bc <_vfprintf_r+0x1098>
   160a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   160a8:	4543      	cmp	r3, r8
   160aa:	d207      	bcs.n	160bc <_vfprintf_r+0x1098>
   160ac:	2130      	movs	r1, #48	; 0x30
   160ae:	4640      	mov	r0, r8
   160b0:	1c5a      	adds	r2, r3, #1
   160b2:	9223      	str	r2, [sp, #140]	; 0x8c
   160b4:	7019      	strb	r1, [r3, #0]
   160b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   160b8:	4298      	cmp	r0, r3
   160ba:	d8f9      	bhi.n	160b0 <_vfprintf_r+0x108c>
   160bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   160be:	1a9b      	subs	r3, r3, r2
   160c0:	9314      	str	r3, [sp, #80]	; 0x50
   160c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   160c4:	2b47      	cmp	r3, #71	; 0x47
   160c6:	d100      	bne.n	160ca <_vfprintf_r+0x10a6>
   160c8:	e0d0      	b.n	1626c <_vfprintf_r+0x1248>
   160ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
   160cc:	2b65      	cmp	r3, #101	; 0x65
   160ce:	dc00      	bgt.n	160d2 <_vfprintf_r+0x10ae>
   160d0:	e2d5      	b.n	1667e <_vfprintf_r+0x165a>
   160d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   160d4:	2b66      	cmp	r3, #102	; 0x66
   160d6:	d100      	bne.n	160da <_vfprintf_r+0x10b6>
   160d8:	e1c6      	b.n	16468 <_vfprintf_r+0x1444>
   160da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   160dc:	9313      	str	r3, [sp, #76]	; 0x4c
   160de:	9b14      	ldr	r3, [sp, #80]	; 0x50
   160e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   160e2:	0019      	movs	r1, r3
   160e4:	4291      	cmp	r1, r2
   160e6:	dd00      	ble.n	160ea <_vfprintf_r+0x10c6>
   160e8:	e1a0      	b.n	1642c <_vfprintf_r+0x1408>
   160ea:	07e3      	lsls	r3, r4, #31
   160ec:	d500      	bpl.n	160f0 <_vfprintf_r+0x10cc>
   160ee:	e242      	b.n	16576 <_vfprintf_r+0x1552>
   160f0:	43d3      	mvns	r3, r2
   160f2:	17db      	asrs	r3, r3, #31
   160f4:	0011      	movs	r1, r2
   160f6:	401a      	ands	r2, r3
   160f8:	2367      	movs	r3, #103	; 0x67
   160fa:	9208      	str	r2, [sp, #32]
   160fc:	910e      	str	r1, [sp, #56]	; 0x38
   160fe:	9312      	str	r3, [sp, #72]	; 0x48
   16100:	9b10      	ldr	r3, [sp, #64]	; 0x40
   16102:	2b00      	cmp	r3, #0
   16104:	d000      	beq.n	16108 <_vfprintf_r+0x10e4>
   16106:	e0a9      	b.n	1625c <_vfprintf_r+0x1238>
   16108:	ab16      	add	r3, sp, #88	; 0x58
   1610a:	7fdb      	ldrb	r3, [r3, #31]
   1610c:	4698      	mov	r8, r3
   1610e:	2300      	movs	r3, #0
   16110:	469a      	mov	sl, r3
   16112:	f7ff f8fc 	bl	1530e <_vfprintf_r+0x2ea>
   16116:	46cb      	mov	fp, r9
   16118:	46a1      	mov	r9, r4
   1611a:	0014      	movs	r4, r2
   1611c:	e637      	b.n	15d8e <_vfprintf_r+0xd6a>
   1611e:	464b      	mov	r3, r9
   16120:	6d98      	ldr	r0, [r3, #88]	; 0x58
   16122:	f002 f861 	bl	181e8 <__retarget_lock_release_recursive>
   16126:	2301      	movs	r3, #1
   16128:	425b      	negs	r3, r3
   1612a:	930a      	str	r3, [sp, #40]	; 0x28
   1612c:	f7ff f82b 	bl	15186 <_vfprintf_r+0x162>
   16130:	9a09      	ldr	r2, [sp, #36]	; 0x24
   16132:	07d2      	lsls	r2, r2, #31
   16134:	d400      	bmi.n	16138 <_vfprintf_r+0x1114>
   16136:	e68f      	b.n	15e58 <_vfprintf_r+0xe34>
   16138:	e680      	b.n	15e3c <_vfprintf_r+0xe18>
   1613a:	3608      	adds	r6, #8
   1613c:	e679      	b.n	15e32 <_vfprintf_r+0xe0e>
   1613e:	68bc      	ldr	r4, [r7, #8]
   16140:	f7ff fb73 	bl	1582a <_vfprintf_r+0x806>
   16144:	003a      	movs	r2, r7
   16146:	4659      	mov	r1, fp
   16148:	9806      	ldr	r0, [sp, #24]
   1614a:	f003 fa5d 	bl	19608 <__sprint_r>
   1614e:	2800      	cmp	r0, #0
   16150:	d000      	beq.n	16154 <_vfprintf_r+0x1130>
   16152:	e4f7      	b.n	15b44 <_vfprintf_r+0xb20>
   16154:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16156:	68bc      	ldr	r4, [r7, #8]
   16158:	ae32      	add	r6, sp, #200	; 0xc8
   1615a:	e67d      	b.n	15e58 <_vfprintf_r+0xe34>
   1615c:	2320      	movs	r3, #32
   1615e:	9a12      	ldr	r2, [sp, #72]	; 0x48
   16160:	439a      	bics	r2, r3
   16162:	3b1a      	subs	r3, #26
   16164:	920e      	str	r2, [sp, #56]	; 0x38
   16166:	469a      	mov	sl, r3
   16168:	e75f      	b.n	1602a <_vfprintf_r+0x1006>
   1616a:	232d      	movs	r3, #45	; 0x2d
   1616c:	aa16      	add	r2, sp, #88	; 0x58
   1616e:	77d3      	strb	r3, [r2, #31]
   16170:	4698      	mov	r8, r3
   16172:	f7ff faa8 	bl	156c6 <_vfprintf_r+0x6a2>
   16176:	003a      	movs	r2, r7
   16178:	4659      	mov	r1, fp
   1617a:	9806      	ldr	r0, [sp, #24]
   1617c:	f003 fa44 	bl	19608 <__sprint_r>
   16180:	2800      	cmp	r0, #0
   16182:	d000      	beq.n	16186 <_vfprintf_r+0x1162>
   16184:	e4de      	b.n	15b44 <_vfprintf_r+0xb20>
   16186:	ae32      	add	r6, sp, #200	; 0xc8
   16188:	e419      	b.n	159be <_vfprintf_r+0x99a>
   1618a:	4be3      	ldr	r3, [pc, #908]	; (16518 <_vfprintf_r+0x14f4>)
   1618c:	3401      	adds	r4, #1
   1618e:	6033      	str	r3, [r6, #0]
   16190:	2301      	movs	r3, #1
   16192:	6073      	str	r3, [r6, #4]
   16194:	687b      	ldr	r3, [r7, #4]
   16196:	60bc      	str	r4, [r7, #8]
   16198:	3301      	adds	r3, #1
   1619a:	607b      	str	r3, [r7, #4]
   1619c:	2b07      	cmp	r3, #7
   1619e:	dd00      	ble.n	161a2 <_vfprintf_r+0x117e>
   161a0:	e155      	b.n	1644e <_vfprintf_r+0x142a>
   161a2:	3608      	adds	r6, #8
   161a4:	2800      	cmp	r0, #0
   161a6:	d107      	bne.n	161b8 <_vfprintf_r+0x1194>
   161a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   161aa:	2b00      	cmp	r3, #0
   161ac:	d104      	bne.n	161b8 <_vfprintf_r+0x1194>
   161ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
   161b0:	07db      	lsls	r3, r3, #31
   161b2:	d401      	bmi.n	161b8 <_vfprintf_r+0x1194>
   161b4:	f7ff fb39 	bl	1582a <_vfprintf_r+0x806>
   161b8:	9b18      	ldr	r3, [sp, #96]	; 0x60
   161ba:	6033      	str	r3, [r6, #0]
   161bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   161be:	1919      	adds	r1, r3, r4
   161c0:	6073      	str	r3, [r6, #4]
   161c2:	687b      	ldr	r3, [r7, #4]
   161c4:	60b9      	str	r1, [r7, #8]
   161c6:	3301      	adds	r3, #1
   161c8:	607b      	str	r3, [r7, #4]
   161ca:	2b07      	cmp	r3, #7
   161cc:	dd00      	ble.n	161d0 <_vfprintf_r+0x11ac>
   161ce:	e1c4      	b.n	1655a <_vfprintf_r+0x1536>
   161d0:	0032      	movs	r2, r6
   161d2:	3208      	adds	r2, #8
   161d4:	2800      	cmp	r0, #0
   161d6:	da00      	bge.n	161da <_vfprintf_r+0x11b6>
   161d8:	e195      	b.n	16506 <_vfprintf_r+0x14e2>
   161da:	9811      	ldr	r0, [sp, #68]	; 0x44
   161dc:	3301      	adds	r3, #1
   161de:	6010      	str	r0, [r2, #0]
   161e0:	9814      	ldr	r0, [sp, #80]	; 0x50
   161e2:	607b      	str	r3, [r7, #4]
   161e4:	1844      	adds	r4, r0, r1
   161e6:	6050      	str	r0, [r2, #4]
   161e8:	60bc      	str	r4, [r7, #8]
   161ea:	2b07      	cmp	r3, #7
   161ec:	dd01      	ble.n	161f2 <_vfprintf_r+0x11ce>
   161ee:	f7ff fbc2 	bl	15976 <_vfprintf_r+0x952>
   161f2:	3208      	adds	r2, #8
   161f4:	0016      	movs	r6, r2
   161f6:	f7ff fb18 	bl	1582a <_vfprintf_r+0x806>
   161fa:	990f      	ldr	r1, [sp, #60]	; 0x3c
   161fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   161fe:	680b      	ldr	r3, [r1, #0]
   16200:	601a      	str	r2, [r3, #0]
   16202:	17d2      	asrs	r2, r2, #31
   16204:	605a      	str	r2, [r3, #4]
   16206:	000b      	movs	r3, r1
   16208:	3304      	adds	r3, #4
   1620a:	930f      	str	r3, [sp, #60]	; 0x3c
   1620c:	f7fe ff58 	bl	150c0 <_vfprintf_r+0x9c>
   16210:	464b      	mov	r3, r9
   16212:	9a07      	ldr	r2, [sp, #28]
   16214:	431c      	orrs	r4, r3
   16216:	3201      	adds	r2, #1
   16218:	7813      	ldrb	r3, [r2, #0]
   1621a:	9207      	str	r2, [sp, #28]
   1621c:	f7fe ff8b 	bl	15136 <_vfprintf_r+0x112>
   16220:	003a      	movs	r2, r7
   16222:	4659      	mov	r1, fp
   16224:	9806      	ldr	r0, [sp, #24]
   16226:	f003 f9ef 	bl	19608 <__sprint_r>
   1622a:	2800      	cmp	r0, #0
   1622c:	d000      	beq.n	16230 <_vfprintf_r+0x120c>
   1622e:	e489      	b.n	15b44 <_vfprintf_r+0xb20>
   16230:	68bc      	ldr	r4, [r7, #8]
   16232:	ae32      	add	r6, sp, #200	; 0xc8
   16234:	f7ff fbdc 	bl	159f0 <_vfprintf_r+0x9cc>
   16238:	4bb8      	ldr	r3, [pc, #736]	; (1651c <_vfprintf_r+0x14f8>)
   1623a:	9311      	str	r3, [sp, #68]	; 0x44
   1623c:	f7ff fa4a 	bl	156d4 <_vfprintf_r+0x6b0>
   16240:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16242:	ab32      	add	r3, sp, #200	; 0xc8
   16244:	1a9b      	subs	r3, r3, r2
   16246:	930e      	str	r3, [sp, #56]	; 0x38
   16248:	f7ff f859 	bl	152fe <_vfprintf_r+0x2da>
   1624c:	9811      	ldr	r0, [sp, #68]	; 0x44
   1624e:	f7fd fbb3 	bl	139b8 <strlen>
   16252:	0002      	movs	r2, r0
   16254:	900e      	str	r0, [sp, #56]	; 0x38
   16256:	0003      	movs	r3, r0
   16258:	f7ff f9a1 	bl	1559e <_vfprintf_r+0x57a>
   1625c:	232d      	movs	r3, #45	; 0x2d
   1625e:	aa16      	add	r2, sp, #88	; 0x58
   16260:	77d3      	strb	r3, [r2, #31]
   16262:	4698      	mov	r8, r3
   16264:	2300      	movs	r3, #0
   16266:	469a      	mov	sl, r3
   16268:	f7ff f854 	bl	15314 <_vfprintf_r+0x2f0>
   1626c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1626e:	9313      	str	r3, [sp, #76]	; 0x4c
   16270:	1cda      	adds	r2, r3, #3
   16272:	db02      	blt.n	1627a <_vfprintf_r+0x1256>
   16274:	459a      	cmp	sl, r3
   16276:	db00      	blt.n	1627a <_vfprintf_r+0x1256>
   16278:	e731      	b.n	160de <_vfprintf_r+0x10ba>
   1627a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1627c:	3b02      	subs	r3, #2
   1627e:	9312      	str	r3, [sp, #72]	; 0x48
   16280:	222c      	movs	r2, #44	; 0x2c
   16282:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   16284:	2148      	movs	r1, #72	; 0x48
   16286:	1e5d      	subs	r5, r3, #1
   16288:	ab16      	add	r3, sp, #88	; 0x58
   1628a:	189b      	adds	r3, r3, r2
   1628c:	466a      	mov	r2, sp
   1628e:	1852      	adds	r2, r2, r1
   16290:	7812      	ldrb	r2, [r2, #0]
   16292:	951f      	str	r5, [sp, #124]	; 0x7c
   16294:	701a      	strb	r2, [r3, #0]
   16296:	2d00      	cmp	r5, #0
   16298:	da00      	bge.n	1629c <_vfprintf_r+0x1278>
   1629a:	e1cb      	b.n	16634 <_vfprintf_r+0x1610>
   1629c:	212d      	movs	r1, #45	; 0x2d
   1629e:	232b      	movs	r3, #43	; 0x2b
   162a0:	aa16      	add	r2, sp, #88	; 0x58
   162a2:	1852      	adds	r2, r2, r1
   162a4:	7013      	strb	r3, [r2, #0]
   162a6:	2d09      	cmp	r5, #9
   162a8:	dc00      	bgt.n	162ac <_vfprintf_r+0x1288>
   162aa:	e16d      	b.n	16588 <_vfprintf_r+0x1564>
   162ac:	aa16      	add	r2, sp, #88	; 0x58
   162ae:	233b      	movs	r3, #59	; 0x3b
   162b0:	4694      	mov	ip, r2
   162b2:	4463      	add	r3, ip
   162b4:	469a      	mov	sl, r3
   162b6:	46b1      	mov	r9, r6
   162b8:	46a0      	mov	r8, r4
   162ba:	4656      	mov	r6, sl
   162bc:	e000      	b.n	162c0 <_vfprintf_r+0x129c>
   162be:	0026      	movs	r6, r4
   162c0:	0028      	movs	r0, r5
   162c2:	210a      	movs	r1, #10
   162c4:	f7fa f9d8 	bl	10678 <__aeabi_idivmod>
   162c8:	1e74      	subs	r4, r6, #1
   162ca:	3130      	adds	r1, #48	; 0x30
   162cc:	7021      	strb	r1, [r4, #0]
   162ce:	0028      	movs	r0, r5
   162d0:	210a      	movs	r1, #10
   162d2:	f7fa f8eb 	bl	104ac <__divsi3>
   162d6:	0005      	movs	r5, r0
   162d8:	2809      	cmp	r0, #9
   162da:	dcf0      	bgt.n	162be <_vfprintf_r+0x129a>
   162dc:	0023      	movs	r3, r4
   162de:	4644      	mov	r4, r8
   162e0:	46b0      	mov	r8, r6
   162e2:	464e      	mov	r6, r9
   162e4:	4699      	mov	r9, r3
   162e6:	0003      	movs	r3, r0
   162e8:	3330      	adds	r3, #48	; 0x30
   162ea:	b2d8      	uxtb	r0, r3
   162ec:	4643      	mov	r3, r8
   162ee:	3b02      	subs	r3, #2
   162f0:	7018      	strb	r0, [r3, #0]
   162f2:	459a      	cmp	sl, r3
   162f4:	d800      	bhi.n	162f8 <_vfprintf_r+0x12d4>
   162f6:	e1f6      	b.n	166e6 <_vfprintf_r+0x16c2>
   162f8:	4642      	mov	r2, r8
   162fa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   162fc:	4645      	mov	r5, r8
   162fe:	1a99      	subs	r1, r3, r2
   16300:	2301      	movs	r3, #1
   16302:	3107      	adds	r1, #7
   16304:	425b      	negs	r3, r3
   16306:	e001      	b.n	1630c <_vfprintf_r+0x12e8>
   16308:	5ce8      	ldrb	r0, [r5, r3]
   1630a:	3301      	adds	r3, #1
   1630c:	aa21      	add	r2, sp, #132	; 0x84
   1630e:	18d2      	adds	r2, r2, r3
   16310:	70d0      	strb	r0, [r2, #3]
   16312:	428b      	cmp	r3, r1
   16314:	d1f8      	bne.n	16308 <_vfprintf_r+0x12e4>
   16316:	a916      	add	r1, sp, #88	; 0x58
   16318:	468c      	mov	ip, r1
   1631a:	222e      	movs	r2, #46	; 0x2e
   1631c:	464b      	mov	r3, r9
   1631e:	4462      	add	r2, ip
   16320:	4694      	mov	ip, r2
   16322:	1afb      	subs	r3, r7, r3
   16324:	4463      	add	r3, ip
   16326:	aa21      	add	r2, sp, #132	; 0x84
   16328:	9914      	ldr	r1, [sp, #80]	; 0x50
   1632a:	1a9b      	subs	r3, r3, r2
   1632c:	469c      	mov	ip, r3
   1632e:	000a      	movs	r2, r1
   16330:	4462      	add	r2, ip
   16332:	931a      	str	r3, [sp, #104]	; 0x68
   16334:	920e      	str	r2, [sp, #56]	; 0x38
   16336:	2901      	cmp	r1, #1
   16338:	dc00      	bgt.n	1633c <_vfprintf_r+0x1318>
   1633a:	e170      	b.n	1661e <_vfprintf_r+0x15fa>
   1633c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   1633e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16340:	4694      	mov	ip, r2
   16342:	4463      	add	r3, ip
   16344:	001a      	movs	r2, r3
   16346:	930e      	str	r3, [sp, #56]	; 0x38
   16348:	43db      	mvns	r3, r3
   1634a:	17db      	asrs	r3, r3, #31
   1634c:	401a      	ands	r2, r3
   1634e:	2300      	movs	r3, #0
   16350:	9208      	str	r2, [sp, #32]
   16352:	9313      	str	r3, [sp, #76]	; 0x4c
   16354:	e6d4      	b.n	16100 <_vfprintf_r+0x10dc>
   16356:	003a      	movs	r2, r7
   16358:	4659      	mov	r1, fp
   1635a:	9806      	ldr	r0, [sp, #24]
   1635c:	f003 f954 	bl	19608 <__sprint_r>
   16360:	2800      	cmp	r0, #0
   16362:	d001      	beq.n	16368 <_vfprintf_r+0x1344>
   16364:	f7ff fbee 	bl	15b44 <_vfprintf_r+0xb20>
   16368:	68bc      	ldr	r4, [r7, #8]
   1636a:	ae32      	add	r6, sp, #200	; 0xc8
   1636c:	e46a      	b.n	15c44 <_vfprintf_r+0xc20>
   1636e:	4653      	mov	r3, sl
   16370:	2b00      	cmp	r3, #0
   16372:	d000      	beq.n	16376 <_vfprintf_r+0x1352>
   16374:	e659      	b.n	1602a <_vfprintf_r+0x1006>
   16376:	3301      	adds	r3, #1
   16378:	469a      	mov	sl, r3
   1637a:	e656      	b.n	1602a <_vfprintf_r+0x1006>
   1637c:	4653      	mov	r3, sl
   1637e:	9308      	str	r3, [sp, #32]
   16380:	2b06      	cmp	r3, #6
   16382:	d901      	bls.n	16388 <_vfprintf_r+0x1364>
   16384:	2306      	movs	r3, #6
   16386:	9308      	str	r3, [sp, #32]
   16388:	9b08      	ldr	r3, [sp, #32]
   1638a:	950f      	str	r5, [sp, #60]	; 0x3c
   1638c:	930e      	str	r3, [sp, #56]	; 0x38
   1638e:	2300      	movs	r3, #0
   16390:	4698      	mov	r8, r3
   16392:	469a      	mov	sl, r3
   16394:	9313      	str	r3, [sp, #76]	; 0x4c
   16396:	4b62      	ldr	r3, [pc, #392]	; (16520 <_vfprintf_r+0x14fc>)
   16398:	9409      	str	r4, [sp, #36]	; 0x24
   1639a:	9311      	str	r3, [sp, #68]	; 0x44
   1639c:	f7fe ffbd 	bl	1531a <_vfprintf_r+0x2f6>
   163a0:	003a      	movs	r2, r7
   163a2:	4659      	mov	r1, fp
   163a4:	9806      	ldr	r0, [sp, #24]
   163a6:	f003 f92f 	bl	19608 <__sprint_r>
   163aa:	2800      	cmp	r0, #0
   163ac:	d001      	beq.n	163b2 <_vfprintf_r+0x138e>
   163ae:	f7ff fbc9 	bl	15b44 <_vfprintf_r+0xb20>
   163b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   163b4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   163b6:	68bc      	ldr	r4, [r7, #8]
   163b8:	1a9b      	subs	r3, r3, r2
   163ba:	ae32      	add	r6, sp, #200	; 0xc8
   163bc:	e567      	b.n	15e8e <_vfprintf_r+0xe6a>
   163be:	ab23      	add	r3, sp, #140	; 0x8c
   163c0:	931b      	str	r3, [sp, #108]	; 0x6c
   163c2:	9304      	str	r3, [sp, #16]
   163c4:	ab20      	add	r3, sp, #128	; 0x80
   163c6:	9303      	str	r3, [sp, #12]
   163c8:	ab1f      	add	r3, sp, #124	; 0x7c
   163ca:	9302      	str	r3, [sp, #8]
   163cc:	4653      	mov	r3, sl
   163ce:	9301      	str	r3, [sp, #4]
   163d0:	2303      	movs	r3, #3
   163d2:	464a      	mov	r2, r9
   163d4:	9300      	str	r3, [sp, #0]
   163d6:	9806      	ldr	r0, [sp, #24]
   163d8:	9b08      	ldr	r3, [sp, #32]
   163da:	f000 fafb 	bl	169d4 <_dtoa_r>
   163de:	0003      	movs	r3, r0
   163e0:	4453      	add	r3, sl
   163e2:	4698      	mov	r8, r3
   163e4:	4655      	mov	r5, sl
   163e6:	9011      	str	r0, [sp, #68]	; 0x44
   163e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   163ea:	781b      	ldrb	r3, [r3, #0]
   163ec:	2b30      	cmp	r3, #48	; 0x30
   163ee:	d002      	beq.n	163f6 <_vfprintf_r+0x13d2>
   163f0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   163f2:	4498      	add	r8, r3
   163f4:	e64e      	b.n	16094 <_vfprintf_r+0x1070>
   163f6:	2200      	movs	r2, #0
   163f8:	2300      	movs	r3, #0
   163fa:	4648      	mov	r0, r9
   163fc:	9908      	ldr	r1, [sp, #32]
   163fe:	f7fc ff2b 	bl	13258 <__aeabi_dcmpeq>
   16402:	2800      	cmp	r0, #0
   16404:	d1f4      	bne.n	163f0 <_vfprintf_r+0x13cc>
   16406:	2301      	movs	r3, #1
   16408:	1b5b      	subs	r3, r3, r5
   1640a:	931f      	str	r3, [sp, #124]	; 0x7c
   1640c:	4498      	add	r8, r3
   1640e:	e641      	b.n	16094 <_vfprintf_r+0x1070>
   16410:	46c1      	mov	r9, r8
   16412:	f7ff fb1f 	bl	15a54 <_vfprintf_r+0xa30>
   16416:	2280      	movs	r2, #128	; 0x80
   16418:	0612      	lsls	r2, r2, #24
   1641a:	4694      	mov	ip, r2
   1641c:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1641e:	4699      	mov	r9, r3
   16420:	9b15      	ldr	r3, [sp, #84]	; 0x54
   16422:	4463      	add	r3, ip
   16424:	9308      	str	r3, [sp, #32]
   16426:	232d      	movs	r3, #45	; 0x2d
   16428:	9310      	str	r3, [sp, #64]	; 0x40
   1642a:	e60b      	b.n	16044 <_vfprintf_r+0x1020>
   1642c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   1642e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16430:	4694      	mov	ip, r2
   16432:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16434:	4463      	add	r3, ip
   16436:	930e      	str	r3, [sp, #56]	; 0x38
   16438:	2a00      	cmp	r2, #0
   1643a:	dc00      	bgt.n	1643e <_vfprintf_r+0x141a>
   1643c:	e0e3      	b.n	16606 <_vfprintf_r+0x15e2>
   1643e:	001a      	movs	r2, r3
   16440:	43db      	mvns	r3, r3
   16442:	17db      	asrs	r3, r3, #31
   16444:	401a      	ands	r2, r3
   16446:	2367      	movs	r3, #103	; 0x67
   16448:	9208      	str	r2, [sp, #32]
   1644a:	9312      	str	r3, [sp, #72]	; 0x48
   1644c:	e658      	b.n	16100 <_vfprintf_r+0x10dc>
   1644e:	003a      	movs	r2, r7
   16450:	4659      	mov	r1, fp
   16452:	9806      	ldr	r0, [sp, #24]
   16454:	f003 f8d8 	bl	19608 <__sprint_r>
   16458:	2800      	cmp	r0, #0
   1645a:	d001      	beq.n	16460 <_vfprintf_r+0x143c>
   1645c:	f7ff fb72 	bl	15b44 <_vfprintf_r+0xb20>
   16460:	981f      	ldr	r0, [sp, #124]	; 0x7c
   16462:	68bc      	ldr	r4, [r7, #8]
   16464:	ae32      	add	r6, sp, #200	; 0xc8
   16466:	e69d      	b.n	161a4 <_vfprintf_r+0x1180>
   16468:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1646a:	9313      	str	r3, [sp, #76]	; 0x4c
   1646c:	2b00      	cmp	r3, #0
   1646e:	dc00      	bgt.n	16472 <_vfprintf_r+0x144e>
   16470:	e0f2      	b.n	16658 <_vfprintf_r+0x1634>
   16472:	4652      	mov	r2, sl
   16474:	2a00      	cmp	r2, #0
   16476:	d000      	beq.n	1647a <_vfprintf_r+0x1456>
   16478:	e0a0      	b.n	165bc <_vfprintf_r+0x1598>
   1647a:	07e2      	lsls	r2, r4, #31
   1647c:	d500      	bpl.n	16480 <_vfprintf_r+0x145c>
   1647e:	e09d      	b.n	165bc <_vfprintf_r+0x1598>
   16480:	9308      	str	r3, [sp, #32]
   16482:	930e      	str	r3, [sp, #56]	; 0x38
   16484:	e63c      	b.n	16100 <_vfprintf_r+0x10dc>
   16486:	ab16      	add	r3, sp, #88	; 0x58
   16488:	7fdb      	ldrb	r3, [r3, #31]
   1648a:	950f      	str	r5, [sp, #60]	; 0x3c
   1648c:	4698      	mov	r8, r3
   1648e:	4653      	mov	r3, sl
   16490:	9308      	str	r3, [sp, #32]
   16492:	930e      	str	r3, [sp, #56]	; 0x38
   16494:	2300      	movs	r3, #0
   16496:	9409      	str	r4, [sp, #36]	; 0x24
   16498:	469a      	mov	sl, r3
   1649a:	9313      	str	r3, [sp, #76]	; 0x4c
   1649c:	f7fe ff37 	bl	1530e <_vfprintf_r+0x2ea>
   164a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
   164a2:	4698      	mov	r8, r3
   164a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
   164a6:	44a8      	add	r8, r5
   164a8:	2b47      	cmp	r3, #71	; 0x47
   164aa:	d000      	beq.n	164ae <_vfprintf_r+0x148a>
   164ac:	e5f2      	b.n	16094 <_vfprintf_r+0x1070>
   164ae:	07e3      	lsls	r3, r4, #31
   164b0:	d400      	bmi.n	164b4 <_vfprintf_r+0x1490>
   164b2:	e0dc      	b.n	1666e <_vfprintf_r+0x164a>
   164b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   164b6:	4698      	mov	r8, r3
   164b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
   164ba:	44a8      	add	r8, r5
   164bc:	2b46      	cmp	r3, #70	; 0x46
   164be:	d093      	beq.n	163e8 <_vfprintf_r+0x13c4>
   164c0:	e5e8      	b.n	16094 <_vfprintf_r+0x1070>
   164c2:	ab23      	add	r3, sp, #140	; 0x8c
   164c4:	931b      	str	r3, [sp, #108]	; 0x6c
   164c6:	9304      	str	r3, [sp, #16]
   164c8:	ab20      	add	r3, sp, #128	; 0x80
   164ca:	9303      	str	r3, [sp, #12]
   164cc:	ab1f      	add	r3, sp, #124	; 0x7c
   164ce:	9302      	str	r3, [sp, #8]
   164d0:	4653      	mov	r3, sl
   164d2:	9301      	str	r3, [sp, #4]
   164d4:	2303      	movs	r3, #3
   164d6:	464a      	mov	r2, r9
   164d8:	9300      	str	r3, [sp, #0]
   164da:	9806      	ldr	r0, [sp, #24]
   164dc:	9b08      	ldr	r3, [sp, #32]
   164de:	f000 fa79 	bl	169d4 <_dtoa_r>
   164e2:	4655      	mov	r5, sl
   164e4:	9011      	str	r0, [sp, #68]	; 0x44
   164e6:	e7e5      	b.n	164b4 <_vfprintf_r+0x1490>
   164e8:	003a      	movs	r2, r7
   164ea:	4659      	mov	r1, fp
   164ec:	9806      	ldr	r0, [sp, #24]
   164ee:	f003 f88b 	bl	19608 <__sprint_r>
   164f2:	2800      	cmp	r0, #0
   164f4:	d101      	bne.n	164fa <_vfprintf_r+0x14d6>
   164f6:	f7ff faab 	bl	15a50 <_vfprintf_r+0xa2c>
   164fa:	f7ff faab 	bl	15a54 <_vfprintf_r+0xa30>
   164fe:	4642      	mov	r2, r8
   16500:	9207      	str	r2, [sp, #28]
   16502:	f7fe fe1b 	bl	1513c <_vfprintf_r+0x118>
   16506:	4244      	negs	r4, r0
   16508:	3010      	adds	r0, #16
   1650a:	db00      	blt.n	1650e <_vfprintf_r+0x14ea>
   1650c:	e0d8      	b.n	166c0 <_vfprintf_r+0x169c>
   1650e:	4805      	ldr	r0, [pc, #20]	; (16524 <_vfprintf_r+0x1500>)
   16510:	2610      	movs	r6, #16
   16512:	0005      	movs	r5, r0
   16514:	e00c      	b.n	16530 <_vfprintf_r+0x150c>
   16516:	46c0      	nop			; (mov r8, r8)
   16518:	0001b2d4 	.word	0x0001b2d4
   1651c:	0001b298 	.word	0x0001b298
   16520:	0001b2cc 	.word	0x0001b2cc
   16524:	0001b46c 	.word	0x0001b46c
   16528:	3208      	adds	r2, #8
   1652a:	3c10      	subs	r4, #16
   1652c:	2c10      	cmp	r4, #16
   1652e:	dd51      	ble.n	165d4 <_vfprintf_r+0x15b0>
   16530:	3110      	adds	r1, #16
   16532:	3301      	adds	r3, #1
   16534:	6015      	str	r5, [r2, #0]
   16536:	6056      	str	r6, [r2, #4]
   16538:	60b9      	str	r1, [r7, #8]
   1653a:	607b      	str	r3, [r7, #4]
   1653c:	2b07      	cmp	r3, #7
   1653e:	ddf3      	ble.n	16528 <_vfprintf_r+0x1504>
   16540:	003a      	movs	r2, r7
   16542:	4659      	mov	r1, fp
   16544:	9806      	ldr	r0, [sp, #24]
   16546:	f003 f85f 	bl	19608 <__sprint_r>
   1654a:	2800      	cmp	r0, #0
   1654c:	d001      	beq.n	16552 <_vfprintf_r+0x152e>
   1654e:	f7ff faf9 	bl	15b44 <_vfprintf_r+0xb20>
   16552:	68b9      	ldr	r1, [r7, #8]
   16554:	687b      	ldr	r3, [r7, #4]
   16556:	aa32      	add	r2, sp, #200	; 0xc8
   16558:	e7e7      	b.n	1652a <_vfprintf_r+0x1506>
   1655a:	003a      	movs	r2, r7
   1655c:	4659      	mov	r1, fp
   1655e:	9806      	ldr	r0, [sp, #24]
   16560:	f003 f852 	bl	19608 <__sprint_r>
   16564:	2800      	cmp	r0, #0
   16566:	d001      	beq.n	1656c <_vfprintf_r+0x1548>
   16568:	f7ff faec 	bl	15b44 <_vfprintf_r+0xb20>
   1656c:	981f      	ldr	r0, [sp, #124]	; 0x7c
   1656e:	68b9      	ldr	r1, [r7, #8]
   16570:	687b      	ldr	r3, [r7, #4]
   16572:	aa32      	add	r2, sp, #200	; 0xc8
   16574:	e62e      	b.n	161d4 <_vfprintf_r+0x11b0>
   16576:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   16578:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1657a:	4694      	mov	ip, r2
   1657c:	4463      	add	r3, ip
   1657e:	001a      	movs	r2, r3
   16580:	930e      	str	r3, [sp, #56]	; 0x38
   16582:	e75d      	b.n	16440 <_vfprintf_r+0x141c>
   16584:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   16586:	e599      	b.n	160bc <_vfprintf_r+0x1098>
   16588:	212e      	movs	r1, #46	; 0x2e
   1658a:	2330      	movs	r3, #48	; 0x30
   1658c:	aa16      	add	r2, sp, #88	; 0x58
   1658e:	1852      	adds	r2, r2, r1
   16590:	7013      	strb	r3, [r2, #0]
   16592:	002b      	movs	r3, r5
   16594:	aa16      	add	r2, sp, #88	; 0x58
   16596:	3101      	adds	r1, #1
   16598:	3330      	adds	r3, #48	; 0x30
   1659a:	1852      	adds	r2, r2, r1
   1659c:	7013      	strb	r3, [r2, #0]
   1659e:	ab22      	add	r3, sp, #136	; 0x88
   165a0:	e6c1      	b.n	16326 <_vfprintf_r+0x1302>
   165a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
   165a4:	2b00      	cmp	r3, #0
   165a6:	db52      	blt.n	1664e <_vfprintf_r+0x162a>
   165a8:	ab16      	add	r3, sp, #88	; 0x58
   165aa:	7fdb      	ldrb	r3, [r3, #31]
   165ac:	4698      	mov	r8, r3
   165ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
   165b0:	2b47      	cmp	r3, #71	; 0x47
   165b2:	dc48      	bgt.n	16646 <_vfprintf_r+0x1622>
   165b4:	4b4e      	ldr	r3, [pc, #312]	; (166f0 <_vfprintf_r+0x16cc>)
   165b6:	9311      	str	r3, [sp, #68]	; 0x44
   165b8:	f7ff f88c 	bl	156d4 <_vfprintf_r+0x6b0>
   165bc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   165be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   165c0:	4694      	mov	ip, r2
   165c2:	4463      	add	r3, ip
   165c4:	4453      	add	r3, sl
   165c6:	001a      	movs	r2, r3
   165c8:	930e      	str	r3, [sp, #56]	; 0x38
   165ca:	43db      	mvns	r3, r3
   165cc:	17db      	asrs	r3, r3, #31
   165ce:	401a      	ands	r2, r3
   165d0:	9208      	str	r2, [sp, #32]
   165d2:	e595      	b.n	16100 <_vfprintf_r+0x10dc>
   165d4:	46a9      	mov	r9, r5
   165d6:	4648      	mov	r0, r9
   165d8:	1909      	adds	r1, r1, r4
   165da:	3301      	adds	r3, #1
   165dc:	6010      	str	r0, [r2, #0]
   165de:	6054      	str	r4, [r2, #4]
   165e0:	60b9      	str	r1, [r7, #8]
   165e2:	3208      	adds	r2, #8
   165e4:	607b      	str	r3, [r7, #4]
   165e6:	2b07      	cmp	r3, #7
   165e8:	dc00      	bgt.n	165ec <_vfprintf_r+0x15c8>
   165ea:	e5f6      	b.n	161da <_vfprintf_r+0x11b6>
   165ec:	003a      	movs	r2, r7
   165ee:	4659      	mov	r1, fp
   165f0:	9806      	ldr	r0, [sp, #24]
   165f2:	f003 f809 	bl	19608 <__sprint_r>
   165f6:	2800      	cmp	r0, #0
   165f8:	d001      	beq.n	165fe <_vfprintf_r+0x15da>
   165fa:	f7ff faa3 	bl	15b44 <_vfprintf_r+0xb20>
   165fe:	68b9      	ldr	r1, [r7, #8]
   16600:	687b      	ldr	r3, [r7, #4]
   16602:	aa32      	add	r2, sp, #200	; 0xc8
   16604:	e5e9      	b.n	161da <_vfprintf_r+0x11b6>
   16606:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16608:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1660a:	1a98      	subs	r0, r3, r2
   1660c:	1c43      	adds	r3, r0, #1
   1660e:	001a      	movs	r2, r3
   16610:	930e      	str	r3, [sp, #56]	; 0x38
   16612:	e715      	b.n	16440 <_vfprintf_r+0x141c>
   16614:	4a37      	ldr	r2, [pc, #220]	; (166f4 <_vfprintf_r+0x16d0>)
   16616:	687b      	ldr	r3, [r7, #4]
   16618:	4691      	mov	r9, r2
   1661a:	f7ff fbf5 	bl	15e08 <_vfprintf_r+0xde4>
   1661e:	2301      	movs	r3, #1
   16620:	4023      	ands	r3, r4
   16622:	9313      	str	r3, [sp, #76]	; 0x4c
   16624:	d000      	beq.n	16628 <_vfprintf_r+0x1604>
   16626:	e689      	b.n	1633c <_vfprintf_r+0x1318>
   16628:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1662a:	43d3      	mvns	r3, r2
   1662c:	17db      	asrs	r3, r3, #31
   1662e:	401a      	ands	r2, r3
   16630:	9208      	str	r2, [sp, #32]
   16632:	e565      	b.n	16100 <_vfprintf_r+0x10dc>
   16634:	2301      	movs	r3, #1
   16636:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16638:	391b      	subs	r1, #27
   1663a:	1a9d      	subs	r5, r3, r2
   1663c:	aa16      	add	r2, sp, #88	; 0x58
   1663e:	332c      	adds	r3, #44	; 0x2c
   16640:	1852      	adds	r2, r2, r1
   16642:	7013      	strb	r3, [r2, #0]
   16644:	e62f      	b.n	162a6 <_vfprintf_r+0x1282>
   16646:	4b2c      	ldr	r3, [pc, #176]	; (166f8 <_vfprintf_r+0x16d4>)
   16648:	9311      	str	r3, [sp, #68]	; 0x44
   1664a:	f7ff f843 	bl	156d4 <_vfprintf_r+0x6b0>
   1664e:	232d      	movs	r3, #45	; 0x2d
   16650:	aa16      	add	r2, sp, #88	; 0x58
   16652:	77d3      	strb	r3, [r2, #31]
   16654:	4698      	mov	r8, r3
   16656:	e7aa      	b.n	165ae <_vfprintf_r+0x158a>
   16658:	4653      	mov	r3, sl
   1665a:	2b00      	cmp	r3, #0
   1665c:	d101      	bne.n	16662 <_vfprintf_r+0x163e>
   1665e:	07e3      	lsls	r3, r4, #31
   16660:	d503      	bpl.n	1666a <_vfprintf_r+0x1646>
   16662:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   16664:	1c58      	adds	r0, r3, #1
   16666:	0003      	movs	r3, r0
   16668:	e7ac      	b.n	165c4 <_vfprintf_r+0x15a0>
   1666a:	2301      	movs	r3, #1
   1666c:	e708      	b.n	16480 <_vfprintf_r+0x145c>
   1666e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   16670:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16672:	1a9b      	subs	r3, r3, r2
   16674:	9314      	str	r3, [sp, #80]	; 0x50
   16676:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16678:	2b47      	cmp	r3, #71	; 0x47
   1667a:	d100      	bne.n	1667e <_vfprintf_r+0x165a>
   1667c:	e5f6      	b.n	1626c <_vfprintf_r+0x1248>
   1667e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16680:	9313      	str	r3, [sp, #76]	; 0x4c
   16682:	e5fd      	b.n	16280 <_vfprintf_r+0x125c>
   16684:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16686:	1d1d      	adds	r5, r3, #4
   16688:	681b      	ldr	r3, [r3, #0]
   1668a:	46a8      	mov	r8, r5
   1668c:	469a      	mov	sl, r3
   1668e:	2b00      	cmp	r3, #0
   16690:	db0a      	blt.n	166a8 <_vfprintf_r+0x1684>
   16692:	4645      	mov	r5, r8
   16694:	9b07      	ldr	r3, [sp, #28]
   16696:	950f      	str	r5, [sp, #60]	; 0x3c
   16698:	785b      	ldrb	r3, [r3, #1]
   1669a:	9207      	str	r2, [sp, #28]
   1669c:	f7fe fd4b 	bl	15136 <_vfprintf_r+0x112>
   166a0:	ab16      	add	r3, sp, #88	; 0x58
   166a2:	77d8      	strb	r0, [r3, #31]
   166a4:	f7ff f830 	bl	15708 <_vfprintf_r+0x6e4>
   166a8:	2301      	movs	r3, #1
   166aa:	425b      	negs	r3, r3
   166ac:	469a      	mov	sl, r3
   166ae:	e7f0      	b.n	16692 <_vfprintf_r+0x166e>
   166b0:	ab16      	add	r3, sp, #88	; 0x58
   166b2:	77d8      	strb	r0, [r3, #31]
   166b4:	f7fe ff27 	bl	15506 <_vfprintf_r+0x4e2>
   166b8:	ab16      	add	r3, sp, #88	; 0x58
   166ba:	77d8      	strb	r0, [r3, #31]
   166bc:	f7fe fdce 	bl	1525c <_vfprintf_r+0x238>
   166c0:	480c      	ldr	r0, [pc, #48]	; (166f4 <_vfprintf_r+0x16d0>)
   166c2:	4681      	mov	r9, r0
   166c4:	e787      	b.n	165d6 <_vfprintf_r+0x15b2>
   166c6:	ab16      	add	r3, sp, #88	; 0x58
   166c8:	77d8      	strb	r0, [r3, #31]
   166ca:	f7ff f829 	bl	15720 <_vfprintf_r+0x6fc>
   166ce:	ab16      	add	r3, sp, #88	; 0x58
   166d0:	77d8      	strb	r0, [r3, #31]
   166d2:	f7fe ffc3 	bl	1565c <_vfprintf_r+0x638>
   166d6:	ab16      	add	r3, sp, #88	; 0x58
   166d8:	77d8      	strb	r0, [r3, #31]
   166da:	f7fe ffa5 	bl	15628 <_vfprintf_r+0x604>
   166de:	ab16      	add	r3, sp, #88	; 0x58
   166e0:	77d8      	strb	r0, [r3, #31]
   166e2:	f7fe feaf 	bl	15444 <_vfprintf_r+0x420>
   166e6:	aa16      	add	r2, sp, #88	; 0x58
   166e8:	232e      	movs	r3, #46	; 0x2e
   166ea:	4694      	mov	ip, r2
   166ec:	4463      	add	r3, ip
   166ee:	e61a      	b.n	16326 <_vfprintf_r+0x1302>
   166f0:	0001b29c 	.word	0x0001b29c
   166f4:	0001b46c 	.word	0x0001b46c
   166f8:	0001b2a0 	.word	0x0001b2a0

000166fc <__sbprintf>:
   166fc:	b5f0      	push	{r4, r5, r6, r7, lr}
   166fe:	0015      	movs	r5, r2
   16700:	2202      	movs	r2, #2
   16702:	4c1e      	ldr	r4, [pc, #120]	; (1677c <__sbprintf+0x80>)
   16704:	001f      	movs	r7, r3
   16706:	898b      	ldrh	r3, [r1, #12]
   16708:	44a5      	add	sp, r4
   1670a:	4393      	bics	r3, r2
   1670c:	466a      	mov	r2, sp
   1670e:	8193      	strh	r3, [r2, #12]
   16710:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   16712:	0006      	movs	r6, r0
   16714:	9319      	str	r3, [sp, #100]	; 0x64
   16716:	89cb      	ldrh	r3, [r1, #14]
   16718:	a816      	add	r0, sp, #88	; 0x58
   1671a:	81d3      	strh	r3, [r2, #14]
   1671c:	69cb      	ldr	r3, [r1, #28]
   1671e:	000c      	movs	r4, r1
   16720:	9307      	str	r3, [sp, #28]
   16722:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   16724:	9309      	str	r3, [sp, #36]	; 0x24
   16726:	ab1a      	add	r3, sp, #104	; 0x68
   16728:	9300      	str	r3, [sp, #0]
   1672a:	9304      	str	r3, [sp, #16]
   1672c:	2380      	movs	r3, #128	; 0x80
   1672e:	00db      	lsls	r3, r3, #3
   16730:	9302      	str	r3, [sp, #8]
   16732:	9305      	str	r3, [sp, #20]
   16734:	2300      	movs	r3, #0
   16736:	9306      	str	r3, [sp, #24]
   16738:	f001 fd50 	bl	181dc <__retarget_lock_init_recursive>
   1673c:	002a      	movs	r2, r5
   1673e:	003b      	movs	r3, r7
   16740:	4669      	mov	r1, sp
   16742:	0030      	movs	r0, r6
   16744:	f7fe fc6e 	bl	15024 <_vfprintf_r>
   16748:	1e05      	subs	r5, r0, #0
   1674a:	db05      	blt.n	16758 <__sbprintf+0x5c>
   1674c:	4669      	mov	r1, sp
   1674e:	0030      	movs	r0, r6
   16750:	f001 f9ac 	bl	17aac <_fflush_r>
   16754:	2800      	cmp	r0, #0
   16756:	d10e      	bne.n	16776 <__sbprintf+0x7a>
   16758:	466b      	mov	r3, sp
   1675a:	899b      	ldrh	r3, [r3, #12]
   1675c:	065b      	lsls	r3, r3, #25
   1675e:	d503      	bpl.n	16768 <__sbprintf+0x6c>
   16760:	2240      	movs	r2, #64	; 0x40
   16762:	89a3      	ldrh	r3, [r4, #12]
   16764:	4313      	orrs	r3, r2
   16766:	81a3      	strh	r3, [r4, #12]
   16768:	9816      	ldr	r0, [sp, #88]	; 0x58
   1676a:	f001 fd39 	bl	181e0 <__retarget_lock_close_recursive>
   1676e:	0028      	movs	r0, r5
   16770:	4b03      	ldr	r3, [pc, #12]	; (16780 <__sbprintf+0x84>)
   16772:	449d      	add	sp, r3
   16774:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16776:	2501      	movs	r5, #1
   16778:	426d      	negs	r5, r5
   1677a:	e7ed      	b.n	16758 <__sbprintf+0x5c>
   1677c:	fffffb94 	.word	0xfffffb94
   16780:	0000046c 	.word	0x0000046c

00016784 <__swsetup_r>:
   16784:	4b33      	ldr	r3, [pc, #204]	; (16854 <__swsetup_r+0xd0>)
   16786:	b570      	push	{r4, r5, r6, lr}
   16788:	0005      	movs	r5, r0
   1678a:	6818      	ldr	r0, [r3, #0]
   1678c:	000c      	movs	r4, r1
   1678e:	2800      	cmp	r0, #0
   16790:	d002      	beq.n	16798 <__swsetup_r+0x14>
   16792:	6b83      	ldr	r3, [r0, #56]	; 0x38
   16794:	2b00      	cmp	r3, #0
   16796:	d03c      	beq.n	16812 <__swsetup_r+0x8e>
   16798:	230c      	movs	r3, #12
   1679a:	5ee2      	ldrsh	r2, [r4, r3]
   1679c:	b293      	uxth	r3, r2
   1679e:	0719      	lsls	r1, r3, #28
   167a0:	d50d      	bpl.n	167be <__swsetup_r+0x3a>
   167a2:	6921      	ldr	r1, [r4, #16]
   167a4:	2900      	cmp	r1, #0
   167a6:	d015      	beq.n	167d4 <__swsetup_r+0x50>
   167a8:	07da      	lsls	r2, r3, #31
   167aa:	d521      	bpl.n	167f0 <__swsetup_r+0x6c>
   167ac:	2300      	movs	r3, #0
   167ae:	60a3      	str	r3, [r4, #8]
   167b0:	6963      	ldr	r3, [r4, #20]
   167b2:	2000      	movs	r0, #0
   167b4:	425b      	negs	r3, r3
   167b6:	61a3      	str	r3, [r4, #24]
   167b8:	2900      	cmp	r1, #0
   167ba:	d021      	beq.n	16800 <__swsetup_r+0x7c>
   167bc:	bd70      	pop	{r4, r5, r6, pc}
   167be:	06d9      	lsls	r1, r3, #27
   167c0:	d53f      	bpl.n	16842 <__swsetup_r+0xbe>
   167c2:	075b      	lsls	r3, r3, #29
   167c4:	d428      	bmi.n	16818 <__swsetup_r+0x94>
   167c6:	6921      	ldr	r1, [r4, #16]
   167c8:	2308      	movs	r3, #8
   167ca:	4313      	orrs	r3, r2
   167cc:	81a3      	strh	r3, [r4, #12]
   167ce:	b29b      	uxth	r3, r3
   167d0:	2900      	cmp	r1, #0
   167d2:	d1e9      	bne.n	167a8 <__swsetup_r+0x24>
   167d4:	22a0      	movs	r2, #160	; 0xa0
   167d6:	2080      	movs	r0, #128	; 0x80
   167d8:	0092      	lsls	r2, r2, #2
   167da:	0080      	lsls	r0, r0, #2
   167dc:	401a      	ands	r2, r3
   167de:	4282      	cmp	r2, r0
   167e0:	d0e2      	beq.n	167a8 <__swsetup_r+0x24>
   167e2:	0021      	movs	r1, r4
   167e4:	0028      	movs	r0, r5
   167e6:	f001 fd31 	bl	1824c <__smakebuf_r>
   167ea:	89a3      	ldrh	r3, [r4, #12]
   167ec:	6921      	ldr	r1, [r4, #16]
   167ee:	e7db      	b.n	167a8 <__swsetup_r+0x24>
   167f0:	2200      	movs	r2, #0
   167f2:	079b      	lsls	r3, r3, #30
   167f4:	d400      	bmi.n	167f8 <__swsetup_r+0x74>
   167f6:	6962      	ldr	r2, [r4, #20]
   167f8:	60a2      	str	r2, [r4, #8]
   167fa:	2000      	movs	r0, #0
   167fc:	2900      	cmp	r1, #0
   167fe:	d1dd      	bne.n	167bc <__swsetup_r+0x38>
   16800:	220c      	movs	r2, #12
   16802:	5ea3      	ldrsh	r3, [r4, r2]
   16804:	061a      	lsls	r2, r3, #24
   16806:	d5d9      	bpl.n	167bc <__swsetup_r+0x38>
   16808:	2240      	movs	r2, #64	; 0x40
   1680a:	4313      	orrs	r3, r2
   1680c:	81a3      	strh	r3, [r4, #12]
   1680e:	3801      	subs	r0, #1
   16810:	e7d4      	b.n	167bc <__swsetup_r+0x38>
   16812:	f001 f9a5 	bl	17b60 <__sinit>
   16816:	e7bf      	b.n	16798 <__swsetup_r+0x14>
   16818:	6b21      	ldr	r1, [r4, #48]	; 0x30
   1681a:	2900      	cmp	r1, #0
   1681c:	d00a      	beq.n	16834 <__swsetup_r+0xb0>
   1681e:	0023      	movs	r3, r4
   16820:	3340      	adds	r3, #64	; 0x40
   16822:	4299      	cmp	r1, r3
   16824:	d004      	beq.n	16830 <__swsetup_r+0xac>
   16826:	0028      	movs	r0, r5
   16828:	f001 fa44 	bl	17cb4 <_free_r>
   1682c:	230c      	movs	r3, #12
   1682e:	5ee2      	ldrsh	r2, [r4, r3]
   16830:	2300      	movs	r3, #0
   16832:	6323      	str	r3, [r4, #48]	; 0x30
   16834:	2324      	movs	r3, #36	; 0x24
   16836:	439a      	bics	r2, r3
   16838:	2300      	movs	r3, #0
   1683a:	6921      	ldr	r1, [r4, #16]
   1683c:	6063      	str	r3, [r4, #4]
   1683e:	6021      	str	r1, [r4, #0]
   16840:	e7c2      	b.n	167c8 <__swsetup_r+0x44>
   16842:	2309      	movs	r3, #9
   16844:	602b      	str	r3, [r5, #0]
   16846:	2340      	movs	r3, #64	; 0x40
   16848:	2001      	movs	r0, #1
   1684a:	431a      	orrs	r2, r3
   1684c:	81a2      	strh	r2, [r4, #12]
   1684e:	4240      	negs	r0, r0
   16850:	e7b4      	b.n	167bc <__swsetup_r+0x38>
   16852:	46c0      	nop			; (mov r8, r8)
   16854:	20000064 	.word	0x20000064

00016858 <register_fini>:
   16858:	4b03      	ldr	r3, [pc, #12]	; (16868 <register_fini+0x10>)
   1685a:	b510      	push	{r4, lr}
   1685c:	2b00      	cmp	r3, #0
   1685e:	d002      	beq.n	16866 <register_fini+0xe>
   16860:	4802      	ldr	r0, [pc, #8]	; (1686c <register_fini+0x14>)
   16862:	f000 f805 	bl	16870 <atexit>
   16866:	bd10      	pop	{r4, pc}
   16868:	00000000 	.word	0x00000000
   1686c:	00017be1 	.word	0x00017be1

00016870 <atexit>:
   16870:	b510      	push	{r4, lr}
   16872:	0001      	movs	r1, r0
   16874:	2300      	movs	r3, #0
   16876:	2200      	movs	r2, #0
   16878:	2000      	movs	r0, #0
   1687a:	f002 fee3 	bl	19644 <__register_exitproc>
   1687e:	bd10      	pop	{r4, pc}

00016880 <quorem>:
   16880:	b5f0      	push	{r4, r5, r6, r7, lr}
   16882:	4645      	mov	r5, r8
   16884:	4680      	mov	r8, r0
   16886:	46de      	mov	lr, fp
   16888:	4657      	mov	r7, sl
   1688a:	464e      	mov	r6, r9
   1688c:	4642      	mov	r2, r8
   1688e:	b5e0      	push	{r5, r6, r7, lr}
   16890:	690c      	ldr	r4, [r1, #16]
   16892:	6912      	ldr	r2, [r2, #16]
   16894:	b085      	sub	sp, #20
   16896:	000b      	movs	r3, r1
   16898:	9102      	str	r1, [sp, #8]
   1689a:	2000      	movs	r0, #0
   1689c:	4294      	cmp	r4, r2
   1689e:	dd00      	ble.n	168a2 <quorem+0x22>
   168a0:	e090      	b.n	169c4 <quorem+0x144>
   168a2:	2214      	movs	r2, #20
   168a4:	4694      	mov	ip, r2
   168a6:	4463      	add	r3, ip
   168a8:	4699      	mov	r9, r3
   168aa:	464a      	mov	r2, r9
   168ac:	3c01      	subs	r4, #1
   168ae:	00a3      	lsls	r3, r4, #2
   168b0:	18d6      	adds	r6, r2, r3
   168b2:	2214      	movs	r2, #20
   168b4:	4442      	add	r2, r8
   168b6:	4693      	mov	fp, r2
   168b8:	449b      	add	fp, r3
   168ba:	6833      	ldr	r3, [r6, #0]
   168bc:	0015      	movs	r5, r2
   168be:	1c59      	adds	r1, r3, #1
   168c0:	465b      	mov	r3, fp
   168c2:	6818      	ldr	r0, [r3, #0]
   168c4:	9201      	str	r2, [sp, #4]
   168c6:	f7f9 fd67 	bl	10398 <__udivsi3>
   168ca:	1e03      	subs	r3, r0, #0
   168cc:	9000      	str	r0, [sp, #0]
   168ce:	d042      	beq.n	16956 <quorem+0xd6>
   168d0:	0029      	movs	r1, r5
   168d2:	2700      	movs	r7, #0
   168d4:	464d      	mov	r5, r9
   168d6:	2000      	movs	r0, #0
   168d8:	46b1      	mov	r9, r6
   168da:	46a2      	mov	sl, r4
   168dc:	003e      	movs	r6, r7
   168de:	0004      	movs	r4, r0
   168e0:	469c      	mov	ip, r3
   168e2:	002f      	movs	r7, r5
   168e4:	0008      	movs	r0, r1
   168e6:	9503      	str	r5, [sp, #12]
   168e8:	4663      	mov	r3, ip
   168ea:	cf04      	ldmia	r7!, {r2}
   168ec:	0415      	lsls	r5, r2, #16
   168ee:	0c2d      	lsrs	r5, r5, #16
   168f0:	435d      	muls	r5, r3
   168f2:	0c12      	lsrs	r2, r2, #16
   168f4:	435a      	muls	r2, r3
   168f6:	19ad      	adds	r5, r5, r6
   168f8:	0c2b      	lsrs	r3, r5, #16
   168fa:	18d2      	adds	r2, r2, r3
   168fc:	6803      	ldr	r3, [r0, #0]
   168fe:	042d      	lsls	r5, r5, #16
   16900:	0419      	lsls	r1, r3, #16
   16902:	0c09      	lsrs	r1, r1, #16
   16904:	1909      	adds	r1, r1, r4
   16906:	0c16      	lsrs	r6, r2, #16
   16908:	0c2d      	lsrs	r5, r5, #16
   1690a:	0412      	lsls	r2, r2, #16
   1690c:	1b49      	subs	r1, r1, r5
   1690e:	0c12      	lsrs	r2, r2, #16
   16910:	0c1b      	lsrs	r3, r3, #16
   16912:	1a9b      	subs	r3, r3, r2
   16914:	140a      	asrs	r2, r1, #16
   16916:	189b      	adds	r3, r3, r2
   16918:	0409      	lsls	r1, r1, #16
   1691a:	141c      	asrs	r4, r3, #16
   1691c:	0c09      	lsrs	r1, r1, #16
   1691e:	041b      	lsls	r3, r3, #16
   16920:	4319      	orrs	r1, r3
   16922:	c002      	stmia	r0!, {r1}
   16924:	45b9      	cmp	r9, r7
   16926:	d2df      	bcs.n	168e8 <quorem+0x68>
   16928:	9b03      	ldr	r3, [sp, #12]
   1692a:	464e      	mov	r6, r9
   1692c:	4699      	mov	r9, r3
   1692e:	465b      	mov	r3, fp
   16930:	681b      	ldr	r3, [r3, #0]
   16932:	4654      	mov	r4, sl
   16934:	2b00      	cmp	r3, #0
   16936:	d10e      	bne.n	16956 <quorem+0xd6>
   16938:	465b      	mov	r3, fp
   1693a:	9a01      	ldr	r2, [sp, #4]
   1693c:	3b04      	subs	r3, #4
   1693e:	429a      	cmp	r2, r3
   16940:	d304      	bcc.n	1694c <quorem+0xcc>
   16942:	e006      	b.n	16952 <quorem+0xd2>
   16944:	3b04      	subs	r3, #4
   16946:	3c01      	subs	r4, #1
   16948:	429a      	cmp	r2, r3
   1694a:	d202      	bcs.n	16952 <quorem+0xd2>
   1694c:	6819      	ldr	r1, [r3, #0]
   1694e:	2900      	cmp	r1, #0
   16950:	d0f8      	beq.n	16944 <quorem+0xc4>
   16952:	4643      	mov	r3, r8
   16954:	611c      	str	r4, [r3, #16]
   16956:	9902      	ldr	r1, [sp, #8]
   16958:	4640      	mov	r0, r8
   1695a:	f002 fa51 	bl	18e00 <__mcmp>
   1695e:	2800      	cmp	r0, #0
   16960:	db2f      	blt.n	169c2 <quorem+0x142>
   16962:	464f      	mov	r7, r9
   16964:	2000      	movs	r0, #0
   16966:	9b00      	ldr	r3, [sp, #0]
   16968:	9d01      	ldr	r5, [sp, #4]
   1696a:	3301      	adds	r3, #1
   1696c:	9300      	str	r3, [sp, #0]
   1696e:	682b      	ldr	r3, [r5, #0]
   16970:	cf02      	ldmia	r7!, {r1}
   16972:	041a      	lsls	r2, r3, #16
   16974:	0c12      	lsrs	r2, r2, #16
   16976:	1810      	adds	r0, r2, r0
   16978:	040a      	lsls	r2, r1, #16
   1697a:	0c12      	lsrs	r2, r2, #16
   1697c:	1a82      	subs	r2, r0, r2
   1697e:	0c09      	lsrs	r1, r1, #16
   16980:	0c1b      	lsrs	r3, r3, #16
   16982:	1a5b      	subs	r3, r3, r1
   16984:	1411      	asrs	r1, r2, #16
   16986:	185b      	adds	r3, r3, r1
   16988:	0412      	lsls	r2, r2, #16
   1698a:	1418      	asrs	r0, r3, #16
   1698c:	0c12      	lsrs	r2, r2, #16
   1698e:	041b      	lsls	r3, r3, #16
   16990:	4313      	orrs	r3, r2
   16992:	c508      	stmia	r5!, {r3}
   16994:	42be      	cmp	r6, r7
   16996:	d2ea      	bcs.n	1696e <quorem+0xee>
   16998:	9901      	ldr	r1, [sp, #4]
   1699a:	00a3      	lsls	r3, r4, #2
   1699c:	468c      	mov	ip, r1
   1699e:	4463      	add	r3, ip
   169a0:	681a      	ldr	r2, [r3, #0]
   169a2:	2a00      	cmp	r2, #0
   169a4:	d10d      	bne.n	169c2 <quorem+0x142>
   169a6:	3b04      	subs	r3, #4
   169a8:	000a      	movs	r2, r1
   169aa:	4299      	cmp	r1, r3
   169ac:	d304      	bcc.n	169b8 <quorem+0x138>
   169ae:	e006      	b.n	169be <quorem+0x13e>
   169b0:	3b04      	subs	r3, #4
   169b2:	3c01      	subs	r4, #1
   169b4:	429a      	cmp	r2, r3
   169b6:	d202      	bcs.n	169be <quorem+0x13e>
   169b8:	6819      	ldr	r1, [r3, #0]
   169ba:	2900      	cmp	r1, #0
   169bc:	d0f8      	beq.n	169b0 <quorem+0x130>
   169be:	4643      	mov	r3, r8
   169c0:	611c      	str	r4, [r3, #16]
   169c2:	9800      	ldr	r0, [sp, #0]
   169c4:	b005      	add	sp, #20
   169c6:	bc3c      	pop	{r2, r3, r4, r5}
   169c8:	4690      	mov	r8, r2
   169ca:	4699      	mov	r9, r3
   169cc:	46a2      	mov	sl, r4
   169ce:	46ab      	mov	fp, r5
   169d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   169d2:	46c0      	nop			; (mov r8, r8)

000169d4 <_dtoa_r>:
   169d4:	b5f0      	push	{r4, r5, r6, r7, lr}
   169d6:	4657      	mov	r7, sl
   169d8:	464e      	mov	r6, r9
   169da:	4645      	mov	r5, r8
   169dc:	46de      	mov	lr, fp
   169de:	b5e0      	push	{r5, r6, r7, lr}
   169e0:	6c01      	ldr	r1, [r0, #64]	; 0x40
   169e2:	b099      	sub	sp, #100	; 0x64
   169e4:	4682      	mov	sl, r0
   169e6:	001d      	movs	r5, r3
   169e8:	0016      	movs	r6, r2
   169ea:	001f      	movs	r7, r3
   169ec:	2900      	cmp	r1, #0
   169ee:	d009      	beq.n	16a04 <_dtoa_r+0x30>
   169f0:	2301      	movs	r3, #1
   169f2:	6c42      	ldr	r2, [r0, #68]	; 0x44
   169f4:	4093      	lsls	r3, r2
   169f6:	604a      	str	r2, [r1, #4]
   169f8:	608b      	str	r3, [r1, #8]
   169fa:	f001 fff5 	bl	189e8 <_Bfree>
   169fe:	2300      	movs	r3, #0
   16a00:	4652      	mov	r2, sl
   16a02:	6413      	str	r3, [r2, #64]	; 0x40
   16a04:	46b8      	mov	r8, r7
   16a06:	2f00      	cmp	r7, #0
   16a08:	db37      	blt.n	16a7a <_dtoa_r+0xa6>
   16a0a:	2300      	movs	r3, #0
   16a0c:	9a25      	ldr	r2, [sp, #148]	; 0x94
   16a0e:	6013      	str	r3, [r2, #0]
   16a10:	4642      	mov	r2, r8
   16a12:	4bd6      	ldr	r3, [pc, #856]	; (16d6c <_dtoa_r+0x398>)
   16a14:	401a      	ands	r2, r3
   16a16:	429a      	cmp	r2, r3
   16a18:	d018      	beq.n	16a4c <_dtoa_r+0x78>
   16a1a:	2200      	movs	r2, #0
   16a1c:	2300      	movs	r3, #0
   16a1e:	0030      	movs	r0, r6
   16a20:	0039      	movs	r1, r7
   16a22:	f7fc fc19 	bl	13258 <__aeabi_dcmpeq>
   16a26:	2800      	cmp	r0, #0
   16a28:	d02f      	beq.n	16a8a <_dtoa_r+0xb6>
   16a2a:	2301      	movs	r3, #1
   16a2c:	9a24      	ldr	r2, [sp, #144]	; 0x90
   16a2e:	6013      	str	r3, [r2, #0]
   16a30:	9b26      	ldr	r3, [sp, #152]	; 0x98
   16a32:	2b00      	cmp	r3, #0
   16a34:	d100      	bne.n	16a38 <_dtoa_r+0x64>
   16a36:	e22a      	b.n	16e8e <_dtoa_r+0x4ba>
   16a38:	48cd      	ldr	r0, [pc, #820]	; (16d70 <_dtoa_r+0x39c>)
   16a3a:	6018      	str	r0, [r3, #0]
   16a3c:	3801      	subs	r0, #1
   16a3e:	b019      	add	sp, #100	; 0x64
   16a40:	bc3c      	pop	{r2, r3, r4, r5}
   16a42:	4690      	mov	r8, r2
   16a44:	4699      	mov	r9, r3
   16a46:	46a2      	mov	sl, r4
   16a48:	46ab      	mov	fp, r5
   16a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16a4c:	4bc9      	ldr	r3, [pc, #804]	; (16d74 <_dtoa_r+0x3a0>)
   16a4e:	9a24      	ldr	r2, [sp, #144]	; 0x90
   16a50:	6013      	str	r3, [r2, #0]
   16a52:	2e00      	cmp	r6, #0
   16a54:	d10b      	bne.n	16a6e <_dtoa_r+0x9a>
   16a56:	4643      	mov	r3, r8
   16a58:	0318      	lsls	r0, r3, #12
   16a5a:	d108      	bne.n	16a6e <_dtoa_r+0x9a>
   16a5c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   16a5e:	48c6      	ldr	r0, [pc, #792]	; (16d78 <_dtoa_r+0x3a4>)
   16a60:	2b00      	cmp	r3, #0
   16a62:	d0ec      	beq.n	16a3e <_dtoa_r+0x6a>
   16a64:	0003      	movs	r3, r0
   16a66:	3308      	adds	r3, #8
   16a68:	9a26      	ldr	r2, [sp, #152]	; 0x98
   16a6a:	6013      	str	r3, [r2, #0]
   16a6c:	e7e7      	b.n	16a3e <_dtoa_r+0x6a>
   16a6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   16a70:	48c2      	ldr	r0, [pc, #776]	; (16d7c <_dtoa_r+0x3a8>)
   16a72:	2b00      	cmp	r3, #0
   16a74:	d0e3      	beq.n	16a3e <_dtoa_r+0x6a>
   16a76:	1cc3      	adds	r3, r0, #3
   16a78:	e7f6      	b.n	16a68 <_dtoa_r+0x94>
   16a7a:	2301      	movs	r3, #1
   16a7c:	9a25      	ldr	r2, [sp, #148]	; 0x94
   16a7e:	0068      	lsls	r0, r5, #1
   16a80:	6013      	str	r3, [r2, #0]
   16a82:	0843      	lsrs	r3, r0, #1
   16a84:	4698      	mov	r8, r3
   16a86:	001f      	movs	r7, r3
   16a88:	e7c2      	b.n	16a10 <_dtoa_r+0x3c>
   16a8a:	ab16      	add	r3, sp, #88	; 0x58
   16a8c:	9301      	str	r3, [sp, #4]
   16a8e:	ab17      	add	r3, sp, #92	; 0x5c
   16a90:	9300      	str	r3, [sp, #0]
   16a92:	0032      	movs	r2, r6
   16a94:	003b      	movs	r3, r7
   16a96:	4650      	mov	r0, sl
   16a98:	f002 fa68 	bl	18f6c <__d2b>
   16a9c:	4643      	mov	r3, r8
   16a9e:	4683      	mov	fp, r0
   16aa0:	0d1a      	lsrs	r2, r3, #20
   16aa2:	d100      	bne.n	16aa6 <_dtoa_r+0xd2>
   16aa4:	e1d6      	b.n	16e54 <_dtoa_r+0x480>
   16aa6:	033b      	lsls	r3, r7, #12
   16aa8:	4cb5      	ldr	r4, [pc, #724]	; (16d80 <_dtoa_r+0x3ac>)
   16aaa:	0b1b      	lsrs	r3, r3, #12
   16aac:	431c      	orrs	r4, r3
   16aae:	4bb5      	ldr	r3, [pc, #724]	; (16d84 <_dtoa_r+0x3b0>)
   16ab0:	0030      	movs	r0, r6
   16ab2:	4698      	mov	r8, r3
   16ab4:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16ab6:	0021      	movs	r1, r4
   16ab8:	4699      	mov	r9, r3
   16aba:	2300      	movs	r3, #0
   16abc:	4490      	add	r8, r2
   16abe:	930f      	str	r3, [sp, #60]	; 0x3c
   16ac0:	2200      	movs	r2, #0
   16ac2:	4bb1      	ldr	r3, [pc, #708]	; (16d88 <_dtoa_r+0x3b4>)
   16ac4:	f7fb ff12 	bl	128ec <__aeabi_dsub>
   16ac8:	4ab0      	ldr	r2, [pc, #704]	; (16d8c <_dtoa_r+0x3b8>)
   16aca:	4bb1      	ldr	r3, [pc, #708]	; (16d90 <_dtoa_r+0x3bc>)
   16acc:	f7fb fc8e 	bl	123ec <__aeabi_dmul>
   16ad0:	4ab0      	ldr	r2, [pc, #704]	; (16d94 <_dtoa_r+0x3c0>)
   16ad2:	4bb1      	ldr	r3, [pc, #708]	; (16d98 <_dtoa_r+0x3c4>)
   16ad4:	f7fa fe46 	bl	11764 <__aeabi_dadd>
   16ad8:	0004      	movs	r4, r0
   16ada:	4640      	mov	r0, r8
   16adc:	000d      	movs	r5, r1
   16ade:	f003 f873 	bl	19bc8 <__aeabi_i2d>
   16ae2:	4aae      	ldr	r2, [pc, #696]	; (16d9c <_dtoa_r+0x3c8>)
   16ae4:	4bae      	ldr	r3, [pc, #696]	; (16da0 <_dtoa_r+0x3cc>)
   16ae6:	f7fb fc81 	bl	123ec <__aeabi_dmul>
   16aea:	0002      	movs	r2, r0
   16aec:	000b      	movs	r3, r1
   16aee:	0020      	movs	r0, r4
   16af0:	0029      	movs	r1, r5
   16af2:	f7fa fe37 	bl	11764 <__aeabi_dadd>
   16af6:	0004      	movs	r4, r0
   16af8:	000d      	movs	r5, r1
   16afa:	f7fc fa0d 	bl	12f18 <__aeabi_d2iz>
   16afe:	2200      	movs	r2, #0
   16b00:	9003      	str	r0, [sp, #12]
   16b02:	2300      	movs	r3, #0
   16b04:	0020      	movs	r0, r4
   16b06:	0029      	movs	r1, r5
   16b08:	f7fc fbac 	bl	13264 <__aeabi_dcmplt>
   16b0c:	2800      	cmp	r0, #0
   16b0e:	d000      	beq.n	16b12 <_dtoa_r+0x13e>
   16b10:	e2b1      	b.n	17076 <_dtoa_r+0x6a2>
   16b12:	2301      	movs	r3, #1
   16b14:	9c03      	ldr	r4, [sp, #12]
   16b16:	930c      	str	r3, [sp, #48]	; 0x30
   16b18:	2c16      	cmp	r4, #22
   16b1a:	d810      	bhi.n	16b3e <_dtoa_r+0x16a>
   16b1c:	49a1      	ldr	r1, [pc, #644]	; (16da4 <_dtoa_r+0x3d0>)
   16b1e:	00e3      	lsls	r3, r4, #3
   16b20:	18c9      	adds	r1, r1, r3
   16b22:	0032      	movs	r2, r6
   16b24:	6808      	ldr	r0, [r1, #0]
   16b26:	6849      	ldr	r1, [r1, #4]
   16b28:	003b      	movs	r3, r7
   16b2a:	f7fc fbaf 	bl	1328c <__aeabi_dcmpgt>
   16b2e:	2800      	cmp	r0, #0
   16b30:	d100      	bne.n	16b34 <_dtoa_r+0x160>
   16b32:	e31d      	b.n	17170 <_dtoa_r+0x79c>
   16b34:	0023      	movs	r3, r4
   16b36:	3b01      	subs	r3, #1
   16b38:	9303      	str	r3, [sp, #12]
   16b3a:	2300      	movs	r3, #0
   16b3c:	930c      	str	r3, [sp, #48]	; 0x30
   16b3e:	464b      	mov	r3, r9
   16b40:	4642      	mov	r2, r8
   16b42:	1a9a      	subs	r2, r3, r2
   16b44:	2300      	movs	r3, #0
   16b46:	9306      	str	r3, [sp, #24]
   16b48:	0013      	movs	r3, r2
   16b4a:	3b01      	subs	r3, #1
   16b4c:	9304      	str	r3, [sp, #16]
   16b4e:	d500      	bpl.n	16b52 <_dtoa_r+0x17e>
   16b50:	e2a1      	b.n	17096 <_dtoa_r+0x6c2>
   16b52:	9b03      	ldr	r3, [sp, #12]
   16b54:	2b00      	cmp	r3, #0
   16b56:	da00      	bge.n	16b5a <_dtoa_r+0x186>
   16b58:	e284      	b.n	17064 <_dtoa_r+0x690>
   16b5a:	469c      	mov	ip, r3
   16b5c:	930d      	str	r3, [sp, #52]	; 0x34
   16b5e:	2300      	movs	r3, #0
   16b60:	9a04      	ldr	r2, [sp, #16]
   16b62:	4699      	mov	r9, r3
   16b64:	0011      	movs	r1, r2
   16b66:	4461      	add	r1, ip
   16b68:	9104      	str	r1, [sp, #16]
   16b6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
   16b6c:	2b09      	cmp	r3, #9
   16b6e:	d900      	bls.n	16b72 <_dtoa_r+0x19e>
   16b70:	e18f      	b.n	16e92 <_dtoa_r+0x4be>
   16b72:	2401      	movs	r4, #1
   16b74:	2b05      	cmp	r3, #5
   16b76:	dd02      	ble.n	16b7e <_dtoa_r+0x1aa>
   16b78:	2400      	movs	r4, #0
   16b7a:	3b04      	subs	r3, #4
   16b7c:	9322      	str	r3, [sp, #136]	; 0x88
   16b7e:	9b22      	ldr	r3, [sp, #136]	; 0x88
   16b80:	2b03      	cmp	r3, #3
   16b82:	d101      	bne.n	16b88 <_dtoa_r+0x1b4>
   16b84:	f000 fcce 	bl	17524 <_dtoa_r+0xb50>
   16b88:	dc01      	bgt.n	16b8e <_dtoa_r+0x1ba>
   16b8a:	f000 fc92 	bl	174b2 <_dtoa_r+0xade>
   16b8e:	9b22      	ldr	r3, [sp, #136]	; 0x88
   16b90:	2b04      	cmp	r3, #4
   16b92:	d101      	bne.n	16b98 <_dtoa_r+0x1c4>
   16b94:	f000 fc40 	bl	17418 <_dtoa_r+0xa44>
   16b98:	2301      	movs	r3, #1
   16b9a:	930b      	str	r3, [sp, #44]	; 0x2c
   16b9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
   16b9e:	2b05      	cmp	r3, #5
   16ba0:	d001      	beq.n	16ba6 <_dtoa_r+0x1d2>
   16ba2:	f000 fc8b 	bl	174bc <_dtoa_r+0xae8>
   16ba6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   16ba8:	9b03      	ldr	r3, [sp, #12]
   16baa:	4694      	mov	ip, r2
   16bac:	4463      	add	r3, ip
   16bae:	930e      	str	r3, [sp, #56]	; 0x38
   16bb0:	3301      	adds	r3, #1
   16bb2:	9307      	str	r3, [sp, #28]
   16bb4:	1e1d      	subs	r5, r3, #0
   16bb6:	dc01      	bgt.n	16bbc <_dtoa_r+0x1e8>
   16bb8:	f000 fd49 	bl	1764e <_dtoa_r+0xc7a>
   16bbc:	9b07      	ldr	r3, [sp, #28]
   16bbe:	4698      	mov	r8, r3
   16bc0:	2300      	movs	r3, #0
   16bc2:	4652      	mov	r2, sl
   16bc4:	2100      	movs	r1, #0
   16bc6:	6453      	str	r3, [r2, #68]	; 0x44
   16bc8:	2d17      	cmp	r5, #23
   16bca:	d90a      	bls.n	16be2 <_dtoa_r+0x20e>
   16bcc:	2201      	movs	r2, #1
   16bce:	3304      	adds	r3, #4
   16bd0:	005b      	lsls	r3, r3, #1
   16bd2:	0018      	movs	r0, r3
   16bd4:	3014      	adds	r0, #20
   16bd6:	0011      	movs	r1, r2
   16bd8:	3201      	adds	r2, #1
   16bda:	4285      	cmp	r5, r0
   16bdc:	d2f8      	bcs.n	16bd0 <_dtoa_r+0x1fc>
   16bde:	4653      	mov	r3, sl
   16be0:	6459      	str	r1, [r3, #68]	; 0x44
   16be2:	4650      	mov	r0, sl
   16be4:	f001 fed8 	bl	18998 <_Balloc>
   16be8:	4653      	mov	r3, sl
   16bea:	6418      	str	r0, [r3, #64]	; 0x40
   16bec:	4643      	mov	r3, r8
   16bee:	900a      	str	r0, [sp, #40]	; 0x28
   16bf0:	2b0e      	cmp	r3, #14
   16bf2:	d900      	bls.n	16bf6 <_dtoa_r+0x222>
   16bf4:	e161      	b.n	16eba <_dtoa_r+0x4e6>
   16bf6:	2c00      	cmp	r4, #0
   16bf8:	d100      	bne.n	16bfc <_dtoa_r+0x228>
   16bfa:	e15e      	b.n	16eba <_dtoa_r+0x4e6>
   16bfc:	9610      	str	r6, [sp, #64]	; 0x40
   16bfe:	9711      	str	r7, [sp, #68]	; 0x44
   16c00:	9e03      	ldr	r6, [sp, #12]
   16c02:	2e00      	cmp	r6, #0
   16c04:	dc01      	bgt.n	16c0a <_dtoa_r+0x236>
   16c06:	f000 fd25 	bl	17654 <_dtoa_r+0xc80>
   16c0a:	0032      	movs	r2, r6
   16c0c:	210f      	movs	r1, #15
   16c0e:	4b65      	ldr	r3, [pc, #404]	; (16da4 <_dtoa_r+0x3d0>)
   16c10:	400a      	ands	r2, r1
   16c12:	00d2      	lsls	r2, r2, #3
   16c14:	189b      	adds	r3, r3, r2
   16c16:	1136      	asrs	r6, r6, #4
   16c18:	681c      	ldr	r4, [r3, #0]
   16c1a:	685d      	ldr	r5, [r3, #4]
   16c1c:	06f3      	lsls	r3, r6, #27
   16c1e:	d401      	bmi.n	16c24 <_dtoa_r+0x250>
   16c20:	f000 fcca 	bl	175b8 <_dtoa_r+0xbe4>
   16c24:	4b60      	ldr	r3, [pc, #384]	; (16da8 <_dtoa_r+0x3d4>)
   16c26:	400e      	ands	r6, r1
   16c28:	6a1a      	ldr	r2, [r3, #32]
   16c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   16c2c:	9810      	ldr	r0, [sp, #64]	; 0x40
   16c2e:	9911      	ldr	r1, [sp, #68]	; 0x44
   16c30:	f7fb f8a8 	bl	11d84 <__aeabi_ddiv>
   16c34:	2303      	movs	r3, #3
   16c36:	4698      	mov	r8, r3
   16c38:	9008      	str	r0, [sp, #32]
   16c3a:	9109      	str	r1, [sp, #36]	; 0x24
   16c3c:	2e00      	cmp	r6, #0
   16c3e:	d011      	beq.n	16c64 <_dtoa_r+0x290>
   16c40:	4f59      	ldr	r7, [pc, #356]	; (16da8 <_dtoa_r+0x3d4>)
   16c42:	2301      	movs	r3, #1
   16c44:	4233      	tst	r3, r6
   16c46:	d009      	beq.n	16c5c <_dtoa_r+0x288>
   16c48:	469c      	mov	ip, r3
   16c4a:	683a      	ldr	r2, [r7, #0]
   16c4c:	687b      	ldr	r3, [r7, #4]
   16c4e:	0020      	movs	r0, r4
   16c50:	0029      	movs	r1, r5
   16c52:	44e0      	add	r8, ip
   16c54:	f7fb fbca 	bl	123ec <__aeabi_dmul>
   16c58:	0004      	movs	r4, r0
   16c5a:	000d      	movs	r5, r1
   16c5c:	1076      	asrs	r6, r6, #1
   16c5e:	3708      	adds	r7, #8
   16c60:	2e00      	cmp	r6, #0
   16c62:	d1ee      	bne.n	16c42 <_dtoa_r+0x26e>
   16c64:	0022      	movs	r2, r4
   16c66:	9808      	ldr	r0, [sp, #32]
   16c68:	9909      	ldr	r1, [sp, #36]	; 0x24
   16c6a:	002b      	movs	r3, r5
   16c6c:	f7fb f88a 	bl	11d84 <__aeabi_ddiv>
   16c70:	0006      	movs	r6, r0
   16c72:	000f      	movs	r7, r1
   16c74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   16c76:	2b00      	cmp	r3, #0
   16c78:	d009      	beq.n	16c8e <_dtoa_r+0x2ba>
   16c7a:	2200      	movs	r2, #0
   16c7c:	4b40      	ldr	r3, [pc, #256]	; (16d80 <_dtoa_r+0x3ac>)
   16c7e:	0030      	movs	r0, r6
   16c80:	0039      	movs	r1, r7
   16c82:	f7fc faef 	bl	13264 <__aeabi_dcmplt>
   16c86:	2800      	cmp	r0, #0
   16c88:	d001      	beq.n	16c8e <_dtoa_r+0x2ba>
   16c8a:	f000 fdc2 	bl	17812 <_dtoa_r+0xe3e>
   16c8e:	4640      	mov	r0, r8
   16c90:	f002 ff9a 	bl	19bc8 <__aeabi_i2d>
   16c94:	0032      	movs	r2, r6
   16c96:	003b      	movs	r3, r7
   16c98:	f7fb fba8 	bl	123ec <__aeabi_dmul>
   16c9c:	2200      	movs	r2, #0
   16c9e:	4b43      	ldr	r3, [pc, #268]	; (16dac <_dtoa_r+0x3d8>)
   16ca0:	f7fa fd60 	bl	11764 <__aeabi_dadd>
   16ca4:	4a42      	ldr	r2, [pc, #264]	; (16db0 <_dtoa_r+0x3dc>)
   16ca6:	000b      	movs	r3, r1
   16ca8:	4694      	mov	ip, r2
   16caa:	4463      	add	r3, ip
   16cac:	9008      	str	r0, [sp, #32]
   16cae:	9109      	str	r1, [sp, #36]	; 0x24
   16cb0:	9309      	str	r3, [sp, #36]	; 0x24
   16cb2:	9b07      	ldr	r3, [sp, #28]
   16cb4:	2b00      	cmp	r3, #0
   16cb6:	d101      	bne.n	16cbc <_dtoa_r+0x2e8>
   16cb8:	f000 fc50 	bl	1755c <_dtoa_r+0xb88>
   16cbc:	9b03      	ldr	r3, [sp, #12]
   16cbe:	9313      	str	r3, [sp, #76]	; 0x4c
   16cc0:	9b07      	ldr	r3, [sp, #28]
   16cc2:	9312      	str	r3, [sp, #72]	; 0x48
   16cc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   16cc6:	2b00      	cmp	r3, #0
   16cc8:	d101      	bne.n	16cce <_dtoa_r+0x2fa>
   16cca:	f000 fd1d 	bl	17708 <_dtoa_r+0xd34>
   16cce:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16cd0:	2000      	movs	r0, #0
   16cd2:	1e5a      	subs	r2, r3, #1
   16cd4:	4b33      	ldr	r3, [pc, #204]	; (16da4 <_dtoa_r+0x3d0>)
   16cd6:	00d2      	lsls	r2, r2, #3
   16cd8:	189b      	adds	r3, r3, r2
   16cda:	681a      	ldr	r2, [r3, #0]
   16cdc:	685b      	ldr	r3, [r3, #4]
   16cde:	4935      	ldr	r1, [pc, #212]	; (16db4 <_dtoa_r+0x3e0>)
   16ce0:	f7fb f850 	bl	11d84 <__aeabi_ddiv>
   16ce4:	9a08      	ldr	r2, [sp, #32]
   16ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16ce8:	f7fb fe00 	bl	128ec <__aeabi_dsub>
   16cec:	9008      	str	r0, [sp, #32]
   16cee:	9109      	str	r1, [sp, #36]	; 0x24
   16cf0:	0039      	movs	r1, r7
   16cf2:	0030      	movs	r0, r6
   16cf4:	f7fc f910 	bl	12f18 <__aeabi_d2iz>
   16cf8:	0004      	movs	r4, r0
   16cfa:	f002 ff65 	bl	19bc8 <__aeabi_i2d>
   16cfe:	0002      	movs	r2, r0
   16d00:	000b      	movs	r3, r1
   16d02:	0030      	movs	r0, r6
   16d04:	0039      	movs	r1, r7
   16d06:	f7fb fdf1 	bl	128ec <__aeabi_dsub>
   16d0a:	0005      	movs	r5, r0
   16d0c:	000e      	movs	r6, r1
   16d0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16d10:	3430      	adds	r4, #48	; 0x30
   16d12:	1c51      	adds	r1, r2, #1
   16d14:	b2e7      	uxtb	r7, r4
   16d16:	9114      	str	r1, [sp, #80]	; 0x50
   16d18:	7017      	strb	r7, [r2, #0]
   16d1a:	0033      	movs	r3, r6
   16d1c:	9808      	ldr	r0, [sp, #32]
   16d1e:	9909      	ldr	r1, [sp, #36]	; 0x24
   16d20:	002a      	movs	r2, r5
   16d22:	f7fc fab3 	bl	1328c <__aeabi_dcmpgt>
   16d26:	2800      	cmp	r0, #0
   16d28:	d001      	beq.n	16d2e <_dtoa_r+0x35a>
   16d2a:	f000 fdfe 	bl	1792a <_dtoa_r+0xf56>
   16d2e:	002a      	movs	r2, r5
   16d30:	0033      	movs	r3, r6
   16d32:	2000      	movs	r0, #0
   16d34:	4912      	ldr	r1, [pc, #72]	; (16d80 <_dtoa_r+0x3ac>)
   16d36:	f7fb fdd9 	bl	128ec <__aeabi_dsub>
   16d3a:	0002      	movs	r2, r0
   16d3c:	000b      	movs	r3, r1
   16d3e:	9808      	ldr	r0, [sp, #32]
   16d40:	9909      	ldr	r1, [sp, #36]	; 0x24
   16d42:	f7fc faa3 	bl	1328c <__aeabi_dcmpgt>
   16d46:	2800      	cmp	r0, #0
   16d48:	d001      	beq.n	16d4e <_dtoa_r+0x37a>
   16d4a:	f000 fde7 	bl	1791c <_dtoa_r+0xf48>
   16d4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16d50:	2b01      	cmp	r3, #1
   16d52:	d101      	bne.n	16d58 <_dtoa_r+0x384>
   16d54:	f000 fc78 	bl	17648 <_dtoa_r+0xc74>
   16d58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16d5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16d5c:	4694      	mov	ip, r2
   16d5e:	4463      	add	r3, ip
   16d60:	4698      	mov	r8, r3
   16d62:	464b      	mov	r3, r9
   16d64:	9312      	str	r3, [sp, #72]	; 0x48
   16d66:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16d68:	4699      	mov	r9, r3
   16d6a:	e038      	b.n	16dde <_dtoa_r+0x40a>
   16d6c:	7ff00000 	.word	0x7ff00000
   16d70:	0001b2d5 	.word	0x0001b2d5
   16d74:	0000270f 	.word	0x0000270f
   16d78:	0001b47c 	.word	0x0001b47c
   16d7c:	0001b488 	.word	0x0001b488
   16d80:	3ff00000 	.word	0x3ff00000
   16d84:	fffffc01 	.word	0xfffffc01
   16d88:	3ff80000 	.word	0x3ff80000
   16d8c:	636f4361 	.word	0x636f4361
   16d90:	3fd287a7 	.word	0x3fd287a7
   16d94:	8b60c8b3 	.word	0x8b60c8b3
   16d98:	3fc68a28 	.word	0x3fc68a28
   16d9c:	509f79fb 	.word	0x509f79fb
   16da0:	3fd34413 	.word	0x3fd34413
   16da4:	0001b4b8 	.word	0x0001b4b8
   16da8:	0001b490 	.word	0x0001b490
   16dac:	401c0000 	.word	0x401c0000
   16db0:	fcc00000 	.word	0xfcc00000
   16db4:	3fe00000 	.word	0x3fe00000
   16db8:	002a      	movs	r2, r5
   16dba:	0033      	movs	r3, r6
   16dbc:	2000      	movs	r0, #0
   16dbe:	49b9      	ldr	r1, [pc, #740]	; (170a4 <_dtoa_r+0x6d0>)
   16dc0:	f7fb fd94 	bl	128ec <__aeabi_dsub>
   16dc4:	9a08      	ldr	r2, [sp, #32]
   16dc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16dc8:	f7fc fa4c 	bl	13264 <__aeabi_dcmplt>
   16dcc:	2800      	cmp	r0, #0
   16dce:	d001      	beq.n	16dd4 <_dtoa_r+0x400>
   16dd0:	f000 fd74 	bl	178bc <_dtoa_r+0xee8>
   16dd4:	46a1      	mov	r9, r4
   16dd6:	4544      	cmp	r4, r8
   16dd8:	d101      	bne.n	16dde <_dtoa_r+0x40a>
   16dda:	f000 fc33 	bl	17644 <_dtoa_r+0xc70>
   16dde:	9808      	ldr	r0, [sp, #32]
   16de0:	9909      	ldr	r1, [sp, #36]	; 0x24
   16de2:	2200      	movs	r2, #0
   16de4:	4bb0      	ldr	r3, [pc, #704]	; (170a8 <_dtoa_r+0x6d4>)
   16de6:	f7fb fb01 	bl	123ec <__aeabi_dmul>
   16dea:	2200      	movs	r2, #0
   16dec:	4bae      	ldr	r3, [pc, #696]	; (170a8 <_dtoa_r+0x6d4>)
   16dee:	9008      	str	r0, [sp, #32]
   16df0:	9109      	str	r1, [sp, #36]	; 0x24
   16df2:	0028      	movs	r0, r5
   16df4:	0031      	movs	r1, r6
   16df6:	f7fb faf9 	bl	123ec <__aeabi_dmul>
   16dfa:	000d      	movs	r5, r1
   16dfc:	0004      	movs	r4, r0
   16dfe:	f7fc f88b 	bl	12f18 <__aeabi_d2iz>
   16e02:	0007      	movs	r7, r0
   16e04:	f002 fee0 	bl	19bc8 <__aeabi_i2d>
   16e08:	0002      	movs	r2, r0
   16e0a:	000b      	movs	r3, r1
   16e0c:	0020      	movs	r0, r4
   16e0e:	0029      	movs	r1, r5
   16e10:	f7fb fd6c 	bl	128ec <__aeabi_dsub>
   16e14:	464b      	mov	r3, r9
   16e16:	3730      	adds	r7, #48	; 0x30
   16e18:	b2ff      	uxtb	r7, r7
   16e1a:	1c5c      	adds	r4, r3, #1
   16e1c:	701f      	strb	r7, [r3, #0]
   16e1e:	9a08      	ldr	r2, [sp, #32]
   16e20:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16e22:	0005      	movs	r5, r0
   16e24:	000e      	movs	r6, r1
   16e26:	f7fc fa1d 	bl	13264 <__aeabi_dcmplt>
   16e2a:	2800      	cmp	r0, #0
   16e2c:	d0c4      	beq.n	16db8 <_dtoa_r+0x3e4>
   16e2e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   16e30:	9303      	str	r3, [sp, #12]
   16e32:	4659      	mov	r1, fp
   16e34:	4650      	mov	r0, sl
   16e36:	f001 fdd7 	bl	189e8 <_Bfree>
   16e3a:	2300      	movs	r3, #0
   16e3c:	7023      	strb	r3, [r4, #0]
   16e3e:	9b03      	ldr	r3, [sp, #12]
   16e40:	9a24      	ldr	r2, [sp, #144]	; 0x90
   16e42:	3301      	adds	r3, #1
   16e44:	6013      	str	r3, [r2, #0]
   16e46:	9b26      	ldr	r3, [sp, #152]	; 0x98
   16e48:	2b00      	cmp	r3, #0
   16e4a:	d100      	bne.n	16e4e <_dtoa_r+0x47a>
   16e4c:	e3a8      	b.n	175a0 <_dtoa_r+0xbcc>
   16e4e:	601c      	str	r4, [r3, #0]
   16e50:	980a      	ldr	r0, [sp, #40]	; 0x28
   16e52:	e5f4      	b.n	16a3e <_dtoa_r+0x6a>
   16e54:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16e56:	4699      	mov	r9, r3
   16e58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   16e5a:	444b      	add	r3, r9
   16e5c:	001c      	movs	r4, r3
   16e5e:	4b93      	ldr	r3, [pc, #588]	; (170ac <_dtoa_r+0x6d8>)
   16e60:	18e3      	adds	r3, r4, r3
   16e62:	2b20      	cmp	r3, #32
   16e64:	dc00      	bgt.n	16e68 <_dtoa_r+0x494>
   16e66:	e17e      	b.n	17166 <_dtoa_r+0x792>
   16e68:	0031      	movs	r1, r6
   16e6a:	4a91      	ldr	r2, [pc, #580]	; (170b0 <_dtoa_r+0x6dc>)
   16e6c:	4640      	mov	r0, r8
   16e6e:	18a2      	adds	r2, r4, r2
   16e70:	40d1      	lsrs	r1, r2
   16e72:	000a      	movs	r2, r1
   16e74:	2140      	movs	r1, #64	; 0x40
   16e76:	1acb      	subs	r3, r1, r3
   16e78:	4098      	lsls	r0, r3
   16e7a:	4310      	orrs	r0, r2
   16e7c:	f7fc f880 	bl	12f80 <__aeabi_ui2d>
   16e80:	1e63      	subs	r3, r4, #1
   16e82:	4698      	mov	r8, r3
   16e84:	2301      	movs	r3, #1
   16e86:	4d8b      	ldr	r5, [pc, #556]	; (170b4 <_dtoa_r+0x6e0>)
   16e88:	930f      	str	r3, [sp, #60]	; 0x3c
   16e8a:	1949      	adds	r1, r1, r5
   16e8c:	e618      	b.n	16ac0 <_dtoa_r+0xec>
   16e8e:	488a      	ldr	r0, [pc, #552]	; (170b8 <_dtoa_r+0x6e4>)
   16e90:	e5d5      	b.n	16a3e <_dtoa_r+0x6a>
   16e92:	2300      	movs	r3, #0
   16e94:	4652      	mov	r2, sl
   16e96:	2100      	movs	r1, #0
   16e98:	6453      	str	r3, [r2, #68]	; 0x44
   16e9a:	4650      	mov	r0, sl
   16e9c:	f001 fd7c 	bl	18998 <_Balloc>
   16ea0:	4653      	mov	r3, sl
   16ea2:	6418      	str	r0, [r3, #64]	; 0x40
   16ea4:	2301      	movs	r3, #1
   16ea6:	425b      	negs	r3, r3
   16ea8:	9307      	str	r3, [sp, #28]
   16eaa:	930e      	str	r3, [sp, #56]	; 0x38
   16eac:	3302      	adds	r3, #2
   16eae:	2200      	movs	r2, #0
   16eb0:	930b      	str	r3, [sp, #44]	; 0x2c
   16eb2:	2300      	movs	r3, #0
   16eb4:	900a      	str	r0, [sp, #40]	; 0x28
   16eb6:	9223      	str	r2, [sp, #140]	; 0x8c
   16eb8:	9322      	str	r3, [sp, #136]	; 0x88
   16eba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   16ebc:	2b00      	cmp	r3, #0
   16ebe:	da00      	bge.n	16ec2 <_dtoa_r+0x4ee>
   16ec0:	e0ab      	b.n	1701a <_dtoa_r+0x646>
   16ec2:	9a03      	ldr	r2, [sp, #12]
   16ec4:	2a0e      	cmp	r2, #14
   16ec6:	dd00      	ble.n	16eca <_dtoa_r+0x4f6>
   16ec8:	e0a7      	b.n	1701a <_dtoa_r+0x646>
   16eca:	4b7c      	ldr	r3, [pc, #496]	; (170bc <_dtoa_r+0x6e8>)
   16ecc:	00d2      	lsls	r2, r2, #3
   16ece:	189b      	adds	r3, r3, r2
   16ed0:	685c      	ldr	r4, [r3, #4]
   16ed2:	681b      	ldr	r3, [r3, #0]
   16ed4:	9304      	str	r3, [sp, #16]
   16ed6:	9405      	str	r4, [sp, #20]
   16ed8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   16eda:	2b00      	cmp	r3, #0
   16edc:	da00      	bge.n	16ee0 <_dtoa_r+0x50c>
   16ede:	e2a7      	b.n	17430 <_dtoa_r+0xa5c>
   16ee0:	9c04      	ldr	r4, [sp, #16]
   16ee2:	9d05      	ldr	r5, [sp, #20]
   16ee4:	0030      	movs	r0, r6
   16ee6:	0022      	movs	r2, r4
   16ee8:	002b      	movs	r3, r5
   16eea:	0039      	movs	r1, r7
   16eec:	f7fa ff4a 	bl	11d84 <__aeabi_ddiv>
   16ef0:	f7fc f812 	bl	12f18 <__aeabi_d2iz>
   16ef4:	4680      	mov	r8, r0
   16ef6:	f002 fe67 	bl	19bc8 <__aeabi_i2d>
   16efa:	0022      	movs	r2, r4
   16efc:	002b      	movs	r3, r5
   16efe:	f7fb fa75 	bl	123ec <__aeabi_dmul>
   16f02:	0002      	movs	r2, r0
   16f04:	000b      	movs	r3, r1
   16f06:	0030      	movs	r0, r6
   16f08:	0039      	movs	r1, r7
   16f0a:	f7fb fcef 	bl	128ec <__aeabi_dsub>
   16f0e:	4643      	mov	r3, r8
   16f10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16f12:	3330      	adds	r3, #48	; 0x30
   16f14:	7013      	strb	r3, [r2, #0]
   16f16:	9b07      	ldr	r3, [sp, #28]
   16f18:	0006      	movs	r6, r0
   16f1a:	000f      	movs	r7, r1
   16f1c:	1c54      	adds	r4, r2, #1
   16f1e:	2b01      	cmp	r3, #1
   16f20:	d04e      	beq.n	16fc0 <_dtoa_r+0x5ec>
   16f22:	2200      	movs	r2, #0
   16f24:	4b60      	ldr	r3, [pc, #384]	; (170a8 <_dtoa_r+0x6d4>)
   16f26:	f7fb fa61 	bl	123ec <__aeabi_dmul>
   16f2a:	2200      	movs	r2, #0
   16f2c:	2300      	movs	r3, #0
   16f2e:	0006      	movs	r6, r0
   16f30:	000f      	movs	r7, r1
   16f32:	f7fc f991 	bl	13258 <__aeabi_dcmpeq>
   16f36:	2800      	cmp	r0, #0
   16f38:	d000      	beq.n	16f3c <_dtoa_r+0x568>
   16f3a:	e77a      	b.n	16e32 <_dtoa_r+0x45e>
   16f3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   16f3e:	9a07      	ldr	r2, [sp, #28]
   16f40:	1c9d      	adds	r5, r3, #2
   16f42:	469c      	mov	ip, r3
   16f44:	465b      	mov	r3, fp
   16f46:	9306      	str	r3, [sp, #24]
   16f48:	4653      	mov	r3, sl
   16f4a:	4462      	add	r2, ip
   16f4c:	46aa      	mov	sl, r5
   16f4e:	9c04      	ldr	r4, [sp, #16]
   16f50:	9d05      	ldr	r5, [sp, #20]
   16f52:	4691      	mov	r9, r2
   16f54:	9307      	str	r3, [sp, #28]
   16f56:	e00f      	b.n	16f78 <_dtoa_r+0x5a4>
   16f58:	2200      	movs	r2, #0
   16f5a:	4b53      	ldr	r3, [pc, #332]	; (170a8 <_dtoa_r+0x6d4>)
   16f5c:	f7fb fa46 	bl	123ec <__aeabi_dmul>
   16f60:	2301      	movs	r3, #1
   16f62:	469c      	mov	ip, r3
   16f64:	2200      	movs	r2, #0
   16f66:	2300      	movs	r3, #0
   16f68:	0006      	movs	r6, r0
   16f6a:	000f      	movs	r7, r1
   16f6c:	44e2      	add	sl, ip
   16f6e:	f7fc f973 	bl	13258 <__aeabi_dcmpeq>
   16f72:	2800      	cmp	r0, #0
   16f74:	d000      	beq.n	16f78 <_dtoa_r+0x5a4>
   16f76:	e2d9      	b.n	1752c <_dtoa_r+0xb58>
   16f78:	0022      	movs	r2, r4
   16f7a:	002b      	movs	r3, r5
   16f7c:	0030      	movs	r0, r6
   16f7e:	0039      	movs	r1, r7
   16f80:	f7fa ff00 	bl	11d84 <__aeabi_ddiv>
   16f84:	f7fb ffc8 	bl	12f18 <__aeabi_d2iz>
   16f88:	4680      	mov	r8, r0
   16f8a:	f002 fe1d 	bl	19bc8 <__aeabi_i2d>
   16f8e:	0022      	movs	r2, r4
   16f90:	002b      	movs	r3, r5
   16f92:	f7fb fa2b 	bl	123ec <__aeabi_dmul>
   16f96:	0002      	movs	r2, r0
   16f98:	000b      	movs	r3, r1
   16f9a:	0030      	movs	r0, r6
   16f9c:	0039      	movs	r1, r7
   16f9e:	f7fb fca5 	bl	128ec <__aeabi_dsub>
   16fa2:	4653      	mov	r3, sl
   16fa4:	4642      	mov	r2, r8
   16fa6:	3b01      	subs	r3, #1
   16fa8:	3230      	adds	r2, #48	; 0x30
   16faa:	0006      	movs	r6, r0
   16fac:	000f      	movs	r7, r1
   16fae:	46d3      	mov	fp, sl
   16fb0:	701a      	strb	r2, [r3, #0]
   16fb2:	45d1      	cmp	r9, sl
   16fb4:	d1d0      	bne.n	16f58 <_dtoa_r+0x584>
   16fb6:	9b06      	ldr	r3, [sp, #24]
   16fb8:	4654      	mov	r4, sl
   16fba:	469b      	mov	fp, r3
   16fbc:	9b07      	ldr	r3, [sp, #28]
   16fbe:	469a      	mov	sl, r3
   16fc0:	0032      	movs	r2, r6
   16fc2:	003b      	movs	r3, r7
   16fc4:	0030      	movs	r0, r6
   16fc6:	0039      	movs	r1, r7
   16fc8:	f7fa fbcc 	bl	11764 <__aeabi_dadd>
   16fcc:	0006      	movs	r6, r0
   16fce:	000f      	movs	r7, r1
   16fd0:	0002      	movs	r2, r0
   16fd2:	000b      	movs	r3, r1
   16fd4:	9804      	ldr	r0, [sp, #16]
   16fd6:	9905      	ldr	r1, [sp, #20]
   16fd8:	f7fc f944 	bl	13264 <__aeabi_dcmplt>
   16fdc:	2800      	cmp	r0, #0
   16fde:	d10c      	bne.n	16ffa <_dtoa_r+0x626>
   16fe0:	9804      	ldr	r0, [sp, #16]
   16fe2:	9905      	ldr	r1, [sp, #20]
   16fe4:	0032      	movs	r2, r6
   16fe6:	003b      	movs	r3, r7
   16fe8:	f7fc f936 	bl	13258 <__aeabi_dcmpeq>
   16fec:	2800      	cmp	r0, #0
   16fee:	d100      	bne.n	16ff2 <_dtoa_r+0x61e>
   16ff0:	e71f      	b.n	16e32 <_dtoa_r+0x45e>
   16ff2:	4643      	mov	r3, r8
   16ff4:	07db      	lsls	r3, r3, #31
   16ff6:	d400      	bmi.n	16ffa <_dtoa_r+0x626>
   16ff8:	e71b      	b.n	16e32 <_dtoa_r+0x45e>
   16ffa:	1e65      	subs	r5, r4, #1
   16ffc:	782f      	ldrb	r7, [r5, #0]
   16ffe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17000:	e006      	b.n	17010 <_dtoa_r+0x63c>
   17002:	429d      	cmp	r5, r3
   17004:	d100      	bne.n	17008 <_dtoa_r+0x634>
   17006:	e351      	b.n	176ac <_dtoa_r+0xcd8>
   17008:	3c02      	subs	r4, #2
   1700a:	7827      	ldrb	r7, [r4, #0]
   1700c:	002c      	movs	r4, r5
   1700e:	3d01      	subs	r5, #1
   17010:	2f39      	cmp	r7, #57	; 0x39
   17012:	d0f6      	beq.n	17002 <_dtoa_r+0x62e>
   17014:	3701      	adds	r7, #1
   17016:	702f      	strb	r7, [r5, #0]
   17018:	e70b      	b.n	16e32 <_dtoa_r+0x45e>
   1701a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   1701c:	2a00      	cmp	r2, #0
   1701e:	d04f      	beq.n	170c0 <_dtoa_r+0x6ec>
   17020:	9a22      	ldr	r2, [sp, #136]	; 0x88
   17022:	2a01      	cmp	r2, #1
   17024:	dc00      	bgt.n	17028 <_dtoa_r+0x654>
   17026:	e22c      	b.n	17482 <_dtoa_r+0xaae>
   17028:	9b07      	ldr	r3, [sp, #28]
   1702a:	1e5c      	subs	r4, r3, #1
   1702c:	464b      	mov	r3, r9
   1702e:	45a1      	cmp	r9, r4
   17030:	da00      	bge.n	17034 <_dtoa_r+0x660>
   17032:	e2b8      	b.n	175a6 <_dtoa_r+0xbd2>
   17034:	1b1c      	subs	r4, r3, r4
   17036:	9b07      	ldr	r3, [sp, #28]
   17038:	2b00      	cmp	r3, #0
   1703a:	da00      	bge.n	1703e <_dtoa_r+0x66a>
   1703c:	e3d4      	b.n	177e8 <_dtoa_r+0xe14>
   1703e:	9b06      	ldr	r3, [sp, #24]
   17040:	9308      	str	r3, [sp, #32]
   17042:	9b07      	ldr	r3, [sp, #28]
   17044:	9a06      	ldr	r2, [sp, #24]
   17046:	2101      	movs	r1, #1
   17048:	4694      	mov	ip, r2
   1704a:	449c      	add	ip, r3
   1704c:	4662      	mov	r2, ip
   1704e:	9206      	str	r2, [sp, #24]
   17050:	9a04      	ldr	r2, [sp, #16]
   17052:	4650      	mov	r0, sl
   17054:	4694      	mov	ip, r2
   17056:	449c      	add	ip, r3
   17058:	4663      	mov	r3, ip
   1705a:	9304      	str	r3, [sp, #16]
   1705c:	f001 fd5c 	bl	18b18 <__i2b>
   17060:	4680      	mov	r8, r0
   17062:	e032      	b.n	170ca <_dtoa_r+0x6f6>
   17064:	9a06      	ldr	r2, [sp, #24]
   17066:	9b03      	ldr	r3, [sp, #12]
   17068:	1ad2      	subs	r2, r2, r3
   1706a:	425b      	negs	r3, r3
   1706c:	4699      	mov	r9, r3
   1706e:	2300      	movs	r3, #0
   17070:	9206      	str	r2, [sp, #24]
   17072:	930d      	str	r3, [sp, #52]	; 0x34
   17074:	e579      	b.n	16b6a <_dtoa_r+0x196>
   17076:	9803      	ldr	r0, [sp, #12]
   17078:	f002 fda6 	bl	19bc8 <__aeabi_i2d>
   1707c:	000b      	movs	r3, r1
   1707e:	0002      	movs	r2, r0
   17080:	0029      	movs	r1, r5
   17082:	0020      	movs	r0, r4
   17084:	f7fc f8e8 	bl	13258 <__aeabi_dcmpeq>
   17088:	0002      	movs	r2, r0
   1708a:	4250      	negs	r0, r2
   1708c:	4150      	adcs	r0, r2
   1708e:	9b03      	ldr	r3, [sp, #12]
   17090:	1a1b      	subs	r3, r3, r0
   17092:	9303      	str	r3, [sp, #12]
   17094:	e53d      	b.n	16b12 <_dtoa_r+0x13e>
   17096:	2301      	movs	r3, #1
   17098:	1a9b      	subs	r3, r3, r2
   1709a:	9306      	str	r3, [sp, #24]
   1709c:	2300      	movs	r3, #0
   1709e:	9304      	str	r3, [sp, #16]
   170a0:	e557      	b.n	16b52 <_dtoa_r+0x17e>
   170a2:	46c0      	nop			; (mov r8, r8)
   170a4:	3ff00000 	.word	0x3ff00000
   170a8:	40240000 	.word	0x40240000
   170ac:	00000432 	.word	0x00000432
   170b0:	00000412 	.word	0x00000412
   170b4:	fe100000 	.word	0xfe100000
   170b8:	0001b2d4 	.word	0x0001b2d4
   170bc:	0001b4b8 	.word	0x0001b4b8
   170c0:	9b06      	ldr	r3, [sp, #24]
   170c2:	464c      	mov	r4, r9
   170c4:	9308      	str	r3, [sp, #32]
   170c6:	2300      	movs	r3, #0
   170c8:	4698      	mov	r8, r3
   170ca:	9908      	ldr	r1, [sp, #32]
   170cc:	1e0b      	subs	r3, r1, #0
   170ce:	dd0e      	ble.n	170ee <_dtoa_r+0x71a>
   170d0:	9a04      	ldr	r2, [sp, #16]
   170d2:	2a00      	cmp	r2, #0
   170d4:	dd0b      	ble.n	170ee <_dtoa_r+0x71a>
   170d6:	4293      	cmp	r3, r2
   170d8:	dd00      	ble.n	170dc <_dtoa_r+0x708>
   170da:	e187      	b.n	173ec <_dtoa_r+0xa18>
   170dc:	9a06      	ldr	r2, [sp, #24]
   170de:	1ad2      	subs	r2, r2, r3
   170e0:	9206      	str	r2, [sp, #24]
   170e2:	9a08      	ldr	r2, [sp, #32]
   170e4:	1ad2      	subs	r2, r2, r3
   170e6:	9208      	str	r2, [sp, #32]
   170e8:	9a04      	ldr	r2, [sp, #16]
   170ea:	1ad3      	subs	r3, r2, r3
   170ec:	9304      	str	r3, [sp, #16]
   170ee:	464b      	mov	r3, r9
   170f0:	2b00      	cmp	r3, #0
   170f2:	d01a      	beq.n	1712a <_dtoa_r+0x756>
   170f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   170f6:	2b00      	cmp	r3, #0
   170f8:	d100      	bne.n	170fc <_dtoa_r+0x728>
   170fa:	e1bb      	b.n	17474 <_dtoa_r+0xaa0>
   170fc:	2c00      	cmp	r4, #0
   170fe:	dd10      	ble.n	17122 <_dtoa_r+0x74e>
   17100:	4641      	mov	r1, r8
   17102:	0022      	movs	r2, r4
   17104:	4650      	mov	r0, sl
   17106:	f001 fdbb 	bl	18c80 <__pow5mult>
   1710a:	465a      	mov	r2, fp
   1710c:	0001      	movs	r1, r0
   1710e:	4680      	mov	r8, r0
   17110:	4650      	mov	r0, sl
   17112:	f001 fd0b 	bl	18b2c <__multiply>
   17116:	0005      	movs	r5, r0
   17118:	4659      	mov	r1, fp
   1711a:	4650      	mov	r0, sl
   1711c:	f001 fc64 	bl	189e8 <_Bfree>
   17120:	46ab      	mov	fp, r5
   17122:	464b      	mov	r3, r9
   17124:	1b1a      	subs	r2, r3, r4
   17126:	d000      	beq.n	1712a <_dtoa_r+0x756>
   17128:	e1a5      	b.n	17476 <_dtoa_r+0xaa2>
   1712a:	2101      	movs	r1, #1
   1712c:	4650      	mov	r0, sl
   1712e:	f001 fcf3 	bl	18b18 <__i2b>
   17132:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   17134:	4681      	mov	r9, r0
   17136:	2b00      	cmp	r3, #0
   17138:	dd1d      	ble.n	17176 <_dtoa_r+0x7a2>
   1713a:	001a      	movs	r2, r3
   1713c:	0001      	movs	r1, r0
   1713e:	4650      	mov	r0, sl
   17140:	f001 fd9e 	bl	18c80 <__pow5mult>
   17144:	9b22      	ldr	r3, [sp, #136]	; 0x88
   17146:	4681      	mov	r9, r0
   17148:	2b01      	cmp	r3, #1
   1714a:	dc00      	bgt.n	1714e <_dtoa_r+0x77a>
   1714c:	e150      	b.n	173f0 <_dtoa_r+0xa1c>
   1714e:	2400      	movs	r4, #0
   17150:	464b      	mov	r3, r9
   17152:	691b      	ldr	r3, [r3, #16]
   17154:	3303      	adds	r3, #3
   17156:	009b      	lsls	r3, r3, #2
   17158:	444b      	add	r3, r9
   1715a:	6858      	ldr	r0, [r3, #4]
   1715c:	f001 fc94 	bl	18a88 <__hi0bits>
   17160:	2320      	movs	r3, #32
   17162:	1a1b      	subs	r3, r3, r0
   17164:	e010      	b.n	17188 <_dtoa_r+0x7b4>
   17166:	2220      	movs	r2, #32
   17168:	0030      	movs	r0, r6
   1716a:	1ad3      	subs	r3, r2, r3
   1716c:	4098      	lsls	r0, r3
   1716e:	e685      	b.n	16e7c <_dtoa_r+0x4a8>
   17170:	2300      	movs	r3, #0
   17172:	930c      	str	r3, [sp, #48]	; 0x30
   17174:	e4e3      	b.n	16b3e <_dtoa_r+0x16a>
   17176:	9b22      	ldr	r3, [sp, #136]	; 0x88
   17178:	2400      	movs	r4, #0
   1717a:	2b01      	cmp	r3, #1
   1717c:	dc00      	bgt.n	17180 <_dtoa_r+0x7ac>
   1717e:	e18b      	b.n	17498 <_dtoa_r+0xac4>
   17180:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   17182:	2301      	movs	r3, #1
   17184:	2a00      	cmp	r2, #0
   17186:	d1e3      	bne.n	17150 <_dtoa_r+0x77c>
   17188:	9904      	ldr	r1, [sp, #16]
   1718a:	201f      	movs	r0, #31
   1718c:	468c      	mov	ip, r1
   1718e:	4463      	add	r3, ip
   17190:	4018      	ands	r0, r3
   17192:	d100      	bne.n	17196 <_dtoa_r+0x7c2>
   17194:	e0ae      	b.n	172f4 <_dtoa_r+0x920>
   17196:	2320      	movs	r3, #32
   17198:	1a1b      	subs	r3, r3, r0
   1719a:	2b04      	cmp	r3, #4
   1719c:	dc00      	bgt.n	171a0 <_dtoa_r+0x7cc>
   1719e:	e3cc      	b.n	1793a <_dtoa_r+0xf66>
   171a0:	231c      	movs	r3, #28
   171a2:	1a18      	subs	r0, r3, r0
   171a4:	9b06      	ldr	r3, [sp, #24]
   171a6:	469c      	mov	ip, r3
   171a8:	4484      	add	ip, r0
   171aa:	4663      	mov	r3, ip
   171ac:	9306      	str	r3, [sp, #24]
   171ae:	9b08      	ldr	r3, [sp, #32]
   171b0:	469c      	mov	ip, r3
   171b2:	4484      	add	ip, r0
   171b4:	4663      	mov	r3, ip
   171b6:	468c      	mov	ip, r1
   171b8:	4484      	add	ip, r0
   171ba:	9308      	str	r3, [sp, #32]
   171bc:	4663      	mov	r3, ip
   171be:	9304      	str	r3, [sp, #16]
   171c0:	9b06      	ldr	r3, [sp, #24]
   171c2:	2b00      	cmp	r3, #0
   171c4:	dd05      	ble.n	171d2 <_dtoa_r+0x7fe>
   171c6:	4659      	mov	r1, fp
   171c8:	001a      	movs	r2, r3
   171ca:	4650      	mov	r0, sl
   171cc:	f001 fdb8 	bl	18d40 <__lshift>
   171d0:	4683      	mov	fp, r0
   171d2:	9b04      	ldr	r3, [sp, #16]
   171d4:	2b00      	cmp	r3, #0
   171d6:	dd05      	ble.n	171e4 <_dtoa_r+0x810>
   171d8:	4649      	mov	r1, r9
   171da:	001a      	movs	r2, r3
   171dc:	4650      	mov	r0, sl
   171de:	f001 fdaf 	bl	18d40 <__lshift>
   171e2:	4681      	mov	r9, r0
   171e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   171e6:	2b00      	cmp	r3, #0
   171e8:	d000      	beq.n	171ec <_dtoa_r+0x818>
   171ea:	e094      	b.n	17316 <_dtoa_r+0x942>
   171ec:	9b07      	ldr	r3, [sp, #28]
   171ee:	2b00      	cmp	r3, #0
   171f0:	dc00      	bgt.n	171f4 <_dtoa_r+0x820>
   171f2:	e175      	b.n	174e0 <_dtoa_r+0xb0c>
   171f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   171f6:	2b00      	cmp	r3, #0
   171f8:	d100      	bne.n	171fc <_dtoa_r+0x828>
   171fa:	e0a6      	b.n	1734a <_dtoa_r+0x976>
   171fc:	9b08      	ldr	r3, [sp, #32]
   171fe:	2b00      	cmp	r3, #0
   17200:	dd05      	ble.n	1720e <_dtoa_r+0x83a>
   17202:	4641      	mov	r1, r8
   17204:	001a      	movs	r2, r3
   17206:	4650      	mov	r0, sl
   17208:	f001 fd9a 	bl	18d40 <__lshift>
   1720c:	4680      	mov	r8, r0
   1720e:	4643      	mov	r3, r8
   17210:	930c      	str	r3, [sp, #48]	; 0x30
   17212:	2c00      	cmp	r4, #0
   17214:	d000      	beq.n	17218 <_dtoa_r+0x844>
   17216:	e250      	b.n	176ba <_dtoa_r+0xce6>
   17218:	9c07      	ldr	r4, [sp, #28]
   1721a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1721c:	3c01      	subs	r4, #1
   1721e:	0023      	movs	r3, r4
   17220:	4694      	mov	ip, r2
   17222:	4463      	add	r3, ip
   17224:	9308      	str	r3, [sp, #32]
   17226:	2301      	movs	r3, #1
   17228:	4033      	ands	r3, r6
   1722a:	9307      	str	r3, [sp, #28]
   1722c:	464b      	mov	r3, r9
   1722e:	9306      	str	r3, [sp, #24]
   17230:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17232:	4657      	mov	r7, sl
   17234:	4645      	mov	r5, r8
   17236:	465e      	mov	r6, fp
   17238:	4692      	mov	sl, r2
   1723a:	4698      	mov	r8, r3
   1723c:	9b06      	ldr	r3, [sp, #24]
   1723e:	0030      	movs	r0, r6
   17240:	0019      	movs	r1, r3
   17242:	4699      	mov	r9, r3
   17244:	f7ff fb1c 	bl	16880 <quorem>
   17248:	0003      	movs	r3, r0
   1724a:	900b      	str	r0, [sp, #44]	; 0x2c
   1724c:	3330      	adds	r3, #48	; 0x30
   1724e:	0029      	movs	r1, r5
   17250:	0030      	movs	r0, r6
   17252:	9304      	str	r3, [sp, #16]
   17254:	f001 fdd4 	bl	18e00 <__mcmp>
   17258:	4649      	mov	r1, r9
   1725a:	0004      	movs	r4, r0
   1725c:	4642      	mov	r2, r8
   1725e:	0038      	movs	r0, r7
   17260:	f001 fde8 	bl	18e34 <__mdiff>
   17264:	68c3      	ldr	r3, [r0, #12]
   17266:	4681      	mov	r9, r0
   17268:	2b00      	cmp	r3, #0
   1726a:	d000      	beq.n	1726e <_dtoa_r+0x89a>
   1726c:	e11e      	b.n	174ac <_dtoa_r+0xad8>
   1726e:	0001      	movs	r1, r0
   17270:	0030      	movs	r0, r6
   17272:	f001 fdc5 	bl	18e00 <__mcmp>
   17276:	4683      	mov	fp, r0
   17278:	4649      	mov	r1, r9
   1727a:	0038      	movs	r0, r7
   1727c:	f001 fbb4 	bl	189e8 <_Bfree>
   17280:	465b      	mov	r3, fp
   17282:	9a22      	ldr	r2, [sp, #136]	; 0x88
   17284:	4313      	orrs	r3, r2
   17286:	d103      	bne.n	17290 <_dtoa_r+0x8bc>
   17288:	9b07      	ldr	r3, [sp, #28]
   1728a:	2b00      	cmp	r3, #0
   1728c:	d100      	bne.n	17290 <_dtoa_r+0x8bc>
   1728e:	e306      	b.n	1789e <_dtoa_r+0xeca>
   17290:	2c00      	cmp	r4, #0
   17292:	da00      	bge.n	17296 <_dtoa_r+0x8c2>
   17294:	e1a8      	b.n	175e8 <_dtoa_r+0xc14>
   17296:	9b22      	ldr	r3, [sp, #136]	; 0x88
   17298:	431c      	orrs	r4, r3
   1729a:	d103      	bne.n	172a4 <_dtoa_r+0x8d0>
   1729c:	9b07      	ldr	r3, [sp, #28]
   1729e:	2b00      	cmp	r3, #0
   172a0:	d100      	bne.n	172a4 <_dtoa_r+0x8d0>
   172a2:	e1a1      	b.n	175e8 <_dtoa_r+0xc14>
   172a4:	465b      	mov	r3, fp
   172a6:	2b00      	cmp	r3, #0
   172a8:	dd00      	ble.n	172ac <_dtoa_r+0x8d8>
   172aa:	e282      	b.n	177b2 <_dtoa_r+0xdde>
   172ac:	4669      	mov	r1, sp
   172ae:	4652      	mov	r2, sl
   172b0:	4653      	mov	r3, sl
   172b2:	7c09      	ldrb	r1, [r1, #16]
   172b4:	1c5c      	adds	r4, r3, #1
   172b6:	7011      	strb	r1, [r2, #0]
   172b8:	9a08      	ldr	r2, [sp, #32]
   172ba:	4552      	cmp	r2, sl
   172bc:	d100      	bne.n	172c0 <_dtoa_r+0x8ec>
   172be:	e28a      	b.n	177d6 <_dtoa_r+0xe02>
   172c0:	0031      	movs	r1, r6
   172c2:	2300      	movs	r3, #0
   172c4:	220a      	movs	r2, #10
   172c6:	0038      	movs	r0, r7
   172c8:	f001 fb98 	bl	189fc <__multadd>
   172cc:	2300      	movs	r3, #0
   172ce:	0006      	movs	r6, r0
   172d0:	220a      	movs	r2, #10
   172d2:	0029      	movs	r1, r5
   172d4:	0038      	movs	r0, r7
   172d6:	4545      	cmp	r5, r8
   172d8:	d100      	bne.n	172dc <_dtoa_r+0x908>
   172da:	e0e1      	b.n	174a0 <_dtoa_r+0xacc>
   172dc:	f001 fb8e 	bl	189fc <__multadd>
   172e0:	4641      	mov	r1, r8
   172e2:	0005      	movs	r5, r0
   172e4:	2300      	movs	r3, #0
   172e6:	220a      	movs	r2, #10
   172e8:	0038      	movs	r0, r7
   172ea:	f001 fb87 	bl	189fc <__multadd>
   172ee:	46a2      	mov	sl, r4
   172f0:	4680      	mov	r8, r0
   172f2:	e7a3      	b.n	1723c <_dtoa_r+0x868>
   172f4:	201c      	movs	r0, #28
   172f6:	9b06      	ldr	r3, [sp, #24]
   172f8:	469c      	mov	ip, r3
   172fa:	4484      	add	ip, r0
   172fc:	4663      	mov	r3, ip
   172fe:	9306      	str	r3, [sp, #24]
   17300:	9b08      	ldr	r3, [sp, #32]
   17302:	469c      	mov	ip, r3
   17304:	4484      	add	ip, r0
   17306:	4663      	mov	r3, ip
   17308:	9308      	str	r3, [sp, #32]
   1730a:	9b04      	ldr	r3, [sp, #16]
   1730c:	469c      	mov	ip, r3
   1730e:	4484      	add	ip, r0
   17310:	4663      	mov	r3, ip
   17312:	9304      	str	r3, [sp, #16]
   17314:	e754      	b.n	171c0 <_dtoa_r+0x7ec>
   17316:	4649      	mov	r1, r9
   17318:	4658      	mov	r0, fp
   1731a:	f001 fd71 	bl	18e00 <__mcmp>
   1731e:	2800      	cmp	r0, #0
   17320:	db00      	blt.n	17324 <_dtoa_r+0x950>
   17322:	e763      	b.n	171ec <_dtoa_r+0x818>
   17324:	9b03      	ldr	r3, [sp, #12]
   17326:	4659      	mov	r1, fp
   17328:	3b01      	subs	r3, #1
   1732a:	9303      	str	r3, [sp, #12]
   1732c:	220a      	movs	r2, #10
   1732e:	2300      	movs	r3, #0
   17330:	4650      	mov	r0, sl
   17332:	f001 fb63 	bl	189fc <__multadd>
   17336:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17338:	4683      	mov	fp, r0
   1733a:	2b00      	cmp	r3, #0
   1733c:	d000      	beq.n	17340 <_dtoa_r+0x96c>
   1733e:	e2ca      	b.n	178d6 <_dtoa_r+0xf02>
   17340:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17342:	2b00      	cmp	r3, #0
   17344:	dc00      	bgt.n	17348 <_dtoa_r+0x974>
   17346:	e2d8      	b.n	178fa <_dtoa_r+0xf26>
   17348:	9307      	str	r3, [sp, #28]
   1734a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1734c:	465d      	mov	r5, fp
   1734e:	2400      	movs	r4, #0
   17350:	9f07      	ldr	r7, [sp, #28]
   17352:	469b      	mov	fp, r3
   17354:	e006      	b.n	17364 <_dtoa_r+0x990>
   17356:	0029      	movs	r1, r5
   17358:	2300      	movs	r3, #0
   1735a:	220a      	movs	r2, #10
   1735c:	4650      	mov	r0, sl
   1735e:	f001 fb4d 	bl	189fc <__multadd>
   17362:	0005      	movs	r5, r0
   17364:	4649      	mov	r1, r9
   17366:	0028      	movs	r0, r5
   17368:	f7ff fa8a 	bl	16880 <quorem>
   1736c:	465b      	mov	r3, fp
   1736e:	3030      	adds	r0, #48	; 0x30
   17370:	5518      	strb	r0, [r3, r4]
   17372:	3401      	adds	r4, #1
   17374:	42bc      	cmp	r4, r7
   17376:	dbee      	blt.n	17356 <_dtoa_r+0x982>
   17378:	46ab      	mov	fp, r5
   1737a:	0006      	movs	r6, r0
   1737c:	9c07      	ldr	r4, [sp, #28]
   1737e:	2c00      	cmp	r4, #0
   17380:	dc00      	bgt.n	17384 <_dtoa_r+0x9b0>
   17382:	e237      	b.n	177f4 <_dtoa_r+0xe20>
   17384:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17386:	2700      	movs	r7, #0
   17388:	469c      	mov	ip, r3
   1738a:	4464      	add	r4, ip
   1738c:	4659      	mov	r1, fp
   1738e:	2201      	movs	r2, #1
   17390:	4650      	mov	r0, sl
   17392:	f001 fcd5 	bl	18d40 <__lshift>
   17396:	4649      	mov	r1, r9
   17398:	4683      	mov	fp, r0
   1739a:	f001 fd31 	bl	18e00 <__mcmp>
   1739e:	2800      	cmp	r0, #0
   173a0:	dc00      	bgt.n	173a4 <_dtoa_r+0x9d0>
   173a2:	e144      	b.n	1762e <_dtoa_r+0xc5a>
   173a4:	1e65      	subs	r5, r4, #1
   173a6:	782b      	ldrb	r3, [r5, #0]
   173a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   173aa:	e006      	b.n	173ba <_dtoa_r+0x9e6>
   173ac:	4295      	cmp	r5, r2
   173ae:	d100      	bne.n	173b2 <_dtoa_r+0x9de>
   173b0:	e0b1      	b.n	17516 <_dtoa_r+0xb42>
   173b2:	3c02      	subs	r4, #2
   173b4:	7823      	ldrb	r3, [r4, #0]
   173b6:	002c      	movs	r4, r5
   173b8:	3d01      	subs	r5, #1
   173ba:	2b39      	cmp	r3, #57	; 0x39
   173bc:	d0f6      	beq.n	173ac <_dtoa_r+0x9d8>
   173be:	3301      	adds	r3, #1
   173c0:	702b      	strb	r3, [r5, #0]
   173c2:	4649      	mov	r1, r9
   173c4:	4650      	mov	r0, sl
   173c6:	f001 fb0f 	bl	189e8 <_Bfree>
   173ca:	4643      	mov	r3, r8
   173cc:	2b00      	cmp	r3, #0
   173ce:	d100      	bne.n	173d2 <_dtoa_r+0x9fe>
   173d0:	e52f      	b.n	16e32 <_dtoa_r+0x45e>
   173d2:	2f00      	cmp	r7, #0
   173d4:	d005      	beq.n	173e2 <_dtoa_r+0xa0e>
   173d6:	4547      	cmp	r7, r8
   173d8:	d003      	beq.n	173e2 <_dtoa_r+0xa0e>
   173da:	0039      	movs	r1, r7
   173dc:	4650      	mov	r0, sl
   173de:	f001 fb03 	bl	189e8 <_Bfree>
   173e2:	4641      	mov	r1, r8
   173e4:	4650      	mov	r0, sl
   173e6:	f001 faff 	bl	189e8 <_Bfree>
   173ea:	e522      	b.n	16e32 <_dtoa_r+0x45e>
   173ec:	0013      	movs	r3, r2
   173ee:	e675      	b.n	170dc <_dtoa_r+0x708>
   173f0:	2e00      	cmp	r6, #0
   173f2:	d000      	beq.n	173f6 <_dtoa_r+0xa22>
   173f4:	e6ab      	b.n	1714e <_dtoa_r+0x77a>
   173f6:	033b      	lsls	r3, r7, #12
   173f8:	2400      	movs	r4, #0
   173fa:	2b00      	cmp	r3, #0
   173fc:	d000      	beq.n	17400 <_dtoa_r+0xa2c>
   173fe:	e6bf      	b.n	17180 <_dtoa_r+0x7ac>
   17400:	4bba      	ldr	r3, [pc, #744]	; (176ec <_dtoa_r+0xd18>)
   17402:	423b      	tst	r3, r7
   17404:	d100      	bne.n	17408 <_dtoa_r+0xa34>
   17406:	e6bb      	b.n	17180 <_dtoa_r+0x7ac>
   17408:	9b06      	ldr	r3, [sp, #24]
   1740a:	3401      	adds	r4, #1
   1740c:	3301      	adds	r3, #1
   1740e:	9306      	str	r3, [sp, #24]
   17410:	9b04      	ldr	r3, [sp, #16]
   17412:	3301      	adds	r3, #1
   17414:	9304      	str	r3, [sp, #16]
   17416:	e6b3      	b.n	17180 <_dtoa_r+0x7ac>
   17418:	2301      	movs	r3, #1
   1741a:	930b      	str	r3, [sp, #44]	; 0x2c
   1741c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   1741e:	2b00      	cmp	r3, #0
   17420:	dc00      	bgt.n	17424 <_dtoa_r+0xa50>
   17422:	e0d1      	b.n	175c8 <_dtoa_r+0xbf4>
   17424:	001d      	movs	r5, r3
   17426:	4698      	mov	r8, r3
   17428:	930e      	str	r3, [sp, #56]	; 0x38
   1742a:	9307      	str	r3, [sp, #28]
   1742c:	f7ff fbc8 	bl	16bc0 <_dtoa_r+0x1ec>
   17430:	9b07      	ldr	r3, [sp, #28]
   17432:	2b00      	cmp	r3, #0
   17434:	dd00      	ble.n	17438 <_dtoa_r+0xa64>
   17436:	e553      	b.n	16ee0 <_dtoa_r+0x50c>
   17438:	d000      	beq.n	1743c <_dtoa_r+0xa68>
   1743a:	e0ad      	b.n	17598 <_dtoa_r+0xbc4>
   1743c:	9804      	ldr	r0, [sp, #16]
   1743e:	9905      	ldr	r1, [sp, #20]
   17440:	2200      	movs	r2, #0
   17442:	4bab      	ldr	r3, [pc, #684]	; (176f0 <_dtoa_r+0xd1c>)
   17444:	f7fa ffd2 	bl	123ec <__aeabi_dmul>
   17448:	003b      	movs	r3, r7
   1744a:	0032      	movs	r2, r6
   1744c:	f7fb ff28 	bl	132a0 <__aeabi_dcmpge>
   17450:	2300      	movs	r3, #0
   17452:	4699      	mov	r9, r3
   17454:	4698      	mov	r8, r3
   17456:	2800      	cmp	r0, #0
   17458:	d055      	beq.n	17506 <_dtoa_r+0xb32>
   1745a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   1745c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   1745e:	43db      	mvns	r3, r3
   17460:	9303      	str	r3, [sp, #12]
   17462:	4649      	mov	r1, r9
   17464:	4650      	mov	r0, sl
   17466:	f001 fabf 	bl	189e8 <_Bfree>
   1746a:	4643      	mov	r3, r8
   1746c:	2b00      	cmp	r3, #0
   1746e:	d100      	bne.n	17472 <_dtoa_r+0xa9e>
   17470:	e4df      	b.n	16e32 <_dtoa_r+0x45e>
   17472:	e7b6      	b.n	173e2 <_dtoa_r+0xa0e>
   17474:	464a      	mov	r2, r9
   17476:	4659      	mov	r1, fp
   17478:	4650      	mov	r0, sl
   1747a:	f001 fc01 	bl	18c80 <__pow5mult>
   1747e:	4683      	mov	fp, r0
   17480:	e653      	b.n	1712a <_dtoa_r+0x756>
   17482:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17484:	2a00      	cmp	r2, #0
   17486:	d100      	bne.n	1748a <_dtoa_r+0xab6>
   17488:	e1b6      	b.n	177f8 <_dtoa_r+0xe24>
   1748a:	4a9a      	ldr	r2, [pc, #616]	; (176f4 <_dtoa_r+0xd20>)
   1748c:	464c      	mov	r4, r9
   1748e:	4694      	mov	ip, r2
   17490:	9a06      	ldr	r2, [sp, #24]
   17492:	4463      	add	r3, ip
   17494:	9208      	str	r2, [sp, #32]
   17496:	e5d5      	b.n	17044 <_dtoa_r+0x670>
   17498:	2e00      	cmp	r6, #0
   1749a:	d000      	beq.n	1749e <_dtoa_r+0xaca>
   1749c:	e670      	b.n	17180 <_dtoa_r+0x7ac>
   1749e:	e7aa      	b.n	173f6 <_dtoa_r+0xa22>
   174a0:	f001 faac 	bl	189fc <__multadd>
   174a4:	46a2      	mov	sl, r4
   174a6:	0005      	movs	r5, r0
   174a8:	4680      	mov	r8, r0
   174aa:	e6c7      	b.n	1723c <_dtoa_r+0x868>
   174ac:	2301      	movs	r3, #1
   174ae:	469b      	mov	fp, r3
   174b0:	e6e2      	b.n	17278 <_dtoa_r+0x8a4>
   174b2:	2300      	movs	r3, #0
   174b4:	930b      	str	r3, [sp, #44]	; 0x2c
   174b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
   174b8:	2b02      	cmp	r3, #2
   174ba:	d0af      	beq.n	1741c <_dtoa_r+0xa48>
   174bc:	2400      	movs	r4, #0
   174be:	4653      	mov	r3, sl
   174c0:	0021      	movs	r1, r4
   174c2:	645c      	str	r4, [r3, #68]	; 0x44
   174c4:	4650      	mov	r0, sl
   174c6:	f001 fa67 	bl	18998 <_Balloc>
   174ca:	4653      	mov	r3, sl
   174cc:	6418      	str	r0, [r3, #64]	; 0x40
   174ce:	2301      	movs	r3, #1
   174d0:	425b      	negs	r3, r3
   174d2:	9307      	str	r3, [sp, #28]
   174d4:	930e      	str	r3, [sp, #56]	; 0x38
   174d6:	3302      	adds	r3, #2
   174d8:	900a      	str	r0, [sp, #40]	; 0x28
   174da:	9423      	str	r4, [sp, #140]	; 0x8c
   174dc:	930b      	str	r3, [sp, #44]	; 0x2c
   174de:	e4ec      	b.n	16eba <_dtoa_r+0x4e6>
   174e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
   174e2:	2b02      	cmp	r3, #2
   174e4:	dc00      	bgt.n	174e8 <_dtoa_r+0xb14>
   174e6:	e685      	b.n	171f4 <_dtoa_r+0x820>
   174e8:	9b07      	ldr	r3, [sp, #28]
   174ea:	2b00      	cmp	r3, #0
   174ec:	d1b5      	bne.n	1745a <_dtoa_r+0xa86>
   174ee:	4649      	mov	r1, r9
   174f0:	2205      	movs	r2, #5
   174f2:	4650      	mov	r0, sl
   174f4:	f001 fa82 	bl	189fc <__multadd>
   174f8:	4681      	mov	r9, r0
   174fa:	0001      	movs	r1, r0
   174fc:	4658      	mov	r0, fp
   174fe:	f001 fc7f 	bl	18e00 <__mcmp>
   17502:	2800      	cmp	r0, #0
   17504:	dda9      	ble.n	1745a <_dtoa_r+0xa86>
   17506:	2331      	movs	r3, #49	; 0x31
   17508:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1750a:	7013      	strb	r3, [r2, #0]
   1750c:	9b03      	ldr	r3, [sp, #12]
   1750e:	1c54      	adds	r4, r2, #1
   17510:	3301      	adds	r3, #1
   17512:	9303      	str	r3, [sp, #12]
   17514:	e7a5      	b.n	17462 <_dtoa_r+0xa8e>
   17516:	9b03      	ldr	r3, [sp, #12]
   17518:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1751a:	3301      	adds	r3, #1
   1751c:	9303      	str	r3, [sp, #12]
   1751e:	2331      	movs	r3, #49	; 0x31
   17520:	7013      	strb	r3, [r2, #0]
   17522:	e74e      	b.n	173c2 <_dtoa_r+0x9ee>
   17524:	2300      	movs	r3, #0
   17526:	930b      	str	r3, [sp, #44]	; 0x2c
   17528:	f7ff fb3d 	bl	16ba6 <_dtoa_r+0x1d2>
   1752c:	9b06      	ldr	r3, [sp, #24]
   1752e:	465c      	mov	r4, fp
   17530:	469b      	mov	fp, r3
   17532:	9b07      	ldr	r3, [sp, #28]
   17534:	469a      	mov	sl, r3
   17536:	e47c      	b.n	16e32 <_dtoa_r+0x45e>
   17538:	4640      	mov	r0, r8
   1753a:	f002 fb45 	bl	19bc8 <__aeabi_i2d>
   1753e:	0032      	movs	r2, r6
   17540:	003b      	movs	r3, r7
   17542:	f7fa ff53 	bl	123ec <__aeabi_dmul>
   17546:	2200      	movs	r2, #0
   17548:	4b6b      	ldr	r3, [pc, #428]	; (176f8 <_dtoa_r+0xd24>)
   1754a:	f7fa f90b 	bl	11764 <__aeabi_dadd>
   1754e:	4a6b      	ldr	r2, [pc, #428]	; (176fc <_dtoa_r+0xd28>)
   17550:	000b      	movs	r3, r1
   17552:	4694      	mov	ip, r2
   17554:	4463      	add	r3, ip
   17556:	9008      	str	r0, [sp, #32]
   17558:	9109      	str	r1, [sp, #36]	; 0x24
   1755a:	9309      	str	r3, [sp, #36]	; 0x24
   1755c:	2200      	movs	r2, #0
   1755e:	4b64      	ldr	r3, [pc, #400]	; (176f0 <_dtoa_r+0xd1c>)
   17560:	0030      	movs	r0, r6
   17562:	0039      	movs	r1, r7
   17564:	f7fb f9c2 	bl	128ec <__aeabi_dsub>
   17568:	9e08      	ldr	r6, [sp, #32]
   1756a:	9f09      	ldr	r7, [sp, #36]	; 0x24
   1756c:	0032      	movs	r2, r6
   1756e:	003b      	movs	r3, r7
   17570:	0004      	movs	r4, r0
   17572:	000d      	movs	r5, r1
   17574:	f7fb fe8a 	bl	1328c <__aeabi_dcmpgt>
   17578:	2800      	cmp	r0, #0
   1757a:	d000      	beq.n	1757e <_dtoa_r+0xbaa>
   1757c:	e0b2      	b.n	176e4 <_dtoa_r+0xd10>
   1757e:	2080      	movs	r0, #128	; 0x80
   17580:	0600      	lsls	r0, r0, #24
   17582:	4684      	mov	ip, r0
   17584:	0039      	movs	r1, r7
   17586:	4461      	add	r1, ip
   17588:	000b      	movs	r3, r1
   1758a:	0032      	movs	r2, r6
   1758c:	0020      	movs	r0, r4
   1758e:	0029      	movs	r1, r5
   17590:	f7fb fe68 	bl	13264 <__aeabi_dcmplt>
   17594:	2800      	cmp	r0, #0
   17596:	d057      	beq.n	17648 <_dtoa_r+0xc74>
   17598:	2300      	movs	r3, #0
   1759a:	4699      	mov	r9, r3
   1759c:	4698      	mov	r8, r3
   1759e:	e75c      	b.n	1745a <_dtoa_r+0xa86>
   175a0:	980a      	ldr	r0, [sp, #40]	; 0x28
   175a2:	f7ff fa4c 	bl	16a3e <_dtoa_r+0x6a>
   175a6:	1ae2      	subs	r2, r4, r3
   175a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   175aa:	46a1      	mov	r9, r4
   175ac:	469c      	mov	ip, r3
   175ae:	4494      	add	ip, r2
   175b0:	4663      	mov	r3, ip
   175b2:	2400      	movs	r4, #0
   175b4:	930d      	str	r3, [sp, #52]	; 0x34
   175b6:	e53e      	b.n	17036 <_dtoa_r+0x662>
   175b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
   175ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
   175bc:	9208      	str	r2, [sp, #32]
   175be:	9309      	str	r3, [sp, #36]	; 0x24
   175c0:	2302      	movs	r3, #2
   175c2:	4698      	mov	r8, r3
   175c4:	f7ff fb3a 	bl	16c3c <_dtoa_r+0x268>
   175c8:	2300      	movs	r3, #0
   175ca:	4652      	mov	r2, sl
   175cc:	2100      	movs	r1, #0
   175ce:	6453      	str	r3, [r2, #68]	; 0x44
   175d0:	4650      	mov	r0, sl
   175d2:	f001 f9e1 	bl	18998 <_Balloc>
   175d6:	4653      	mov	r3, sl
   175d8:	6418      	str	r0, [r3, #64]	; 0x40
   175da:	2301      	movs	r3, #1
   175dc:	900a      	str	r0, [sp, #40]	; 0x28
   175de:	9307      	str	r3, [sp, #28]
   175e0:	9323      	str	r3, [sp, #140]	; 0x8c
   175e2:	930e      	str	r3, [sp, #56]	; 0x38
   175e4:	f7ff fb07 	bl	16bf6 <_dtoa_r+0x222>
   175e8:	4643      	mov	r3, r8
   175ea:	930c      	str	r3, [sp, #48]	; 0x30
   175ec:	465b      	mov	r3, fp
   175ee:	9a06      	ldr	r2, [sp, #24]
   175f0:	46a8      	mov	r8, r5
   175f2:	46b3      	mov	fp, r6
   175f4:	4655      	mov	r5, sl
   175f6:	9e04      	ldr	r6, [sp, #16]
   175f8:	4691      	mov	r9, r2
   175fa:	46ba      	mov	sl, r7
   175fc:	2b00      	cmp	r3, #0
   175fe:	dd10      	ble.n	17622 <_dtoa_r+0xc4e>
   17600:	4659      	mov	r1, fp
   17602:	2201      	movs	r2, #1
   17604:	0038      	movs	r0, r7
   17606:	f001 fb9b 	bl	18d40 <__lshift>
   1760a:	4649      	mov	r1, r9
   1760c:	4683      	mov	fp, r0
   1760e:	f001 fbf7 	bl	18e00 <__mcmp>
   17612:	2800      	cmp	r0, #0
   17614:	dc00      	bgt.n	17618 <_dtoa_r+0xc44>
   17616:	e157      	b.n	178c8 <_dtoa_r+0xef4>
   17618:	2e39      	cmp	r6, #57	; 0x39
   1761a:	d100      	bne.n	1761e <_dtoa_r+0xc4a>
   1761c:	e122      	b.n	17864 <_dtoa_r+0xe90>
   1761e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   17620:	3631      	adds	r6, #49	; 0x31
   17622:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17624:	4647      	mov	r7, r8
   17626:	1c6c      	adds	r4, r5, #1
   17628:	702e      	strb	r6, [r5, #0]
   1762a:	4698      	mov	r8, r3
   1762c:	e6c9      	b.n	173c2 <_dtoa_r+0x9ee>
   1762e:	2800      	cmp	r0, #0
   17630:	d103      	bne.n	1763a <_dtoa_r+0xc66>
   17632:	07f3      	lsls	r3, r6, #31
   17634:	d501      	bpl.n	1763a <_dtoa_r+0xc66>
   17636:	e6b5      	b.n	173a4 <_dtoa_r+0x9d0>
   17638:	001c      	movs	r4, r3
   1763a:	1e63      	subs	r3, r4, #1
   1763c:	781a      	ldrb	r2, [r3, #0]
   1763e:	2a30      	cmp	r2, #48	; 0x30
   17640:	d0fa      	beq.n	17638 <_dtoa_r+0xc64>
   17642:	e6be      	b.n	173c2 <_dtoa_r+0x9ee>
   17644:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17646:	4699      	mov	r9, r3
   17648:	9e10      	ldr	r6, [sp, #64]	; 0x40
   1764a:	9f11      	ldr	r7, [sp, #68]	; 0x44
   1764c:	e435      	b.n	16eba <_dtoa_r+0x4e6>
   1764e:	2501      	movs	r5, #1
   17650:	f7ff fab4 	bl	16bbc <_dtoa_r+0x1e8>
   17654:	9b03      	ldr	r3, [sp, #12]
   17656:	2b00      	cmp	r3, #0
   17658:	d100      	bne.n	1765c <_dtoa_r+0xc88>
   1765a:	e0d4      	b.n	17806 <_dtoa_r+0xe32>
   1765c:	9810      	ldr	r0, [sp, #64]	; 0x40
   1765e:	9911      	ldr	r1, [sp, #68]	; 0x44
   17660:	425c      	negs	r4, r3
   17662:	230f      	movs	r3, #15
   17664:	4a26      	ldr	r2, [pc, #152]	; (17700 <_dtoa_r+0xd2c>)
   17666:	4023      	ands	r3, r4
   17668:	00db      	lsls	r3, r3, #3
   1766a:	18d3      	adds	r3, r2, r3
   1766c:	681a      	ldr	r2, [r3, #0]
   1766e:	685b      	ldr	r3, [r3, #4]
   17670:	f7fa febc 	bl	123ec <__aeabi_dmul>
   17674:	1124      	asrs	r4, r4, #4
   17676:	0006      	movs	r6, r0
   17678:	000f      	movs	r7, r1
   1767a:	2c00      	cmp	r4, #0
   1767c:	d100      	bne.n	17680 <_dtoa_r+0xcac>
   1767e:	e149      	b.n	17914 <_dtoa_r+0xf40>
   17680:	2302      	movs	r3, #2
   17682:	4698      	mov	r8, r3
   17684:	4d1f      	ldr	r5, [pc, #124]	; (17704 <_dtoa_r+0xd30>)
   17686:	2301      	movs	r3, #1
   17688:	4223      	tst	r3, r4
   1768a:	d009      	beq.n	176a0 <_dtoa_r+0xccc>
   1768c:	469c      	mov	ip, r3
   1768e:	682a      	ldr	r2, [r5, #0]
   17690:	686b      	ldr	r3, [r5, #4]
   17692:	0030      	movs	r0, r6
   17694:	0039      	movs	r1, r7
   17696:	44e0      	add	r8, ip
   17698:	f7fa fea8 	bl	123ec <__aeabi_dmul>
   1769c:	0006      	movs	r6, r0
   1769e:	000f      	movs	r7, r1
   176a0:	1064      	asrs	r4, r4, #1
   176a2:	3508      	adds	r5, #8
   176a4:	2c00      	cmp	r4, #0
   176a6:	d1ee      	bne.n	17686 <_dtoa_r+0xcb2>
   176a8:	f7ff fae4 	bl	16c74 <_dtoa_r+0x2a0>
   176ac:	9b03      	ldr	r3, [sp, #12]
   176ae:	2730      	movs	r7, #48	; 0x30
   176b0:	3301      	adds	r3, #1
   176b2:	9303      	str	r3, [sp, #12]
   176b4:	2330      	movs	r3, #48	; 0x30
   176b6:	702b      	strb	r3, [r5, #0]
   176b8:	e4ac      	b.n	17014 <_dtoa_r+0x640>
   176ba:	6859      	ldr	r1, [r3, #4]
   176bc:	4650      	mov	r0, sl
   176be:	f001 f96b 	bl	18998 <_Balloc>
   176c2:	4643      	mov	r3, r8
   176c4:	4641      	mov	r1, r8
   176c6:	0004      	movs	r4, r0
   176c8:	691b      	ldr	r3, [r3, #16]
   176ca:	310c      	adds	r1, #12
   176cc:	1c9a      	adds	r2, r3, #2
   176ce:	0092      	lsls	r2, r2, #2
   176d0:	300c      	adds	r0, #12
   176d2:	f7fb ff39 	bl	13548 <memcpy>
   176d6:	2201      	movs	r2, #1
   176d8:	0021      	movs	r1, r4
   176da:	4650      	mov	r0, sl
   176dc:	f001 fb30 	bl	18d40 <__lshift>
   176e0:	900c      	str	r0, [sp, #48]	; 0x30
   176e2:	e599      	b.n	17218 <_dtoa_r+0x844>
   176e4:	2300      	movs	r3, #0
   176e6:	4699      	mov	r9, r3
   176e8:	4698      	mov	r8, r3
   176ea:	e70c      	b.n	17506 <_dtoa_r+0xb32>
   176ec:	7ff00000 	.word	0x7ff00000
   176f0:	40140000 	.word	0x40140000
   176f4:	00000433 	.word	0x00000433
   176f8:	401c0000 	.word	0x401c0000
   176fc:	fcc00000 	.word	0xfcc00000
   17700:	0001b4b8 	.word	0x0001b4b8
   17704:	0001b490 	.word	0x0001b490
   17708:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1770a:	498f      	ldr	r1, [pc, #572]	; (17948 <_dtoa_r+0xf74>)
   1770c:	3b01      	subs	r3, #1
   1770e:	00db      	lsls	r3, r3, #3
   17710:	18c9      	adds	r1, r1, r3
   17712:	6808      	ldr	r0, [r1, #0]
   17714:	6849      	ldr	r1, [r1, #4]
   17716:	9a08      	ldr	r2, [sp, #32]
   17718:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1771a:	f7fa fe67 	bl	123ec <__aeabi_dmul>
   1771e:	9014      	str	r0, [sp, #80]	; 0x50
   17720:	9115      	str	r1, [sp, #84]	; 0x54
   17722:	0039      	movs	r1, r7
   17724:	0030      	movs	r0, r6
   17726:	f7fb fbf7 	bl	12f18 <__aeabi_d2iz>
   1772a:	0005      	movs	r5, r0
   1772c:	f002 fa4c 	bl	19bc8 <__aeabi_i2d>
   17730:	0002      	movs	r2, r0
   17732:	000b      	movs	r3, r1
   17734:	0030      	movs	r0, r6
   17736:	0039      	movs	r1, r7
   17738:	f7fb f8d8 	bl	128ec <__aeabi_dsub>
   1773c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1773e:	9008      	str	r0, [sp, #32]
   17740:	9109      	str	r1, [sp, #36]	; 0x24
   17742:	990a      	ldr	r1, [sp, #40]	; 0x28
   17744:	001a      	movs	r2, r3
   17746:	468c      	mov	ip, r1
   17748:	3530      	adds	r5, #48	; 0x30
   1774a:	4462      	add	r2, ip
   1774c:	1c4c      	adds	r4, r1, #1
   1774e:	700d      	strb	r5, [r1, #0]
   17750:	4690      	mov	r8, r2
   17752:	2b01      	cmp	r3, #1
   17754:	d01b      	beq.n	1778e <_dtoa_r+0xdba>
   17756:	9808      	ldr	r0, [sp, #32]
   17758:	9909      	ldr	r1, [sp, #36]	; 0x24
   1775a:	0025      	movs	r5, r4
   1775c:	2200      	movs	r2, #0
   1775e:	4b7b      	ldr	r3, [pc, #492]	; (1794c <_dtoa_r+0xf78>)
   17760:	f7fa fe44 	bl	123ec <__aeabi_dmul>
   17764:	000f      	movs	r7, r1
   17766:	0006      	movs	r6, r0
   17768:	f7fb fbd6 	bl	12f18 <__aeabi_d2iz>
   1776c:	0004      	movs	r4, r0
   1776e:	f002 fa2b 	bl	19bc8 <__aeabi_i2d>
   17772:	3430      	adds	r4, #48	; 0x30
   17774:	0002      	movs	r2, r0
   17776:	000b      	movs	r3, r1
   17778:	0030      	movs	r0, r6
   1777a:	0039      	movs	r1, r7
   1777c:	f7fb f8b6 	bl	128ec <__aeabi_dsub>
   17780:	702c      	strb	r4, [r5, #0]
   17782:	3501      	adds	r5, #1
   17784:	45a8      	cmp	r8, r5
   17786:	d1e9      	bne.n	1775c <_dtoa_r+0xd88>
   17788:	4644      	mov	r4, r8
   1778a:	9008      	str	r0, [sp, #32]
   1778c:	9109      	str	r1, [sp, #36]	; 0x24
   1778e:	9814      	ldr	r0, [sp, #80]	; 0x50
   17790:	9915      	ldr	r1, [sp, #84]	; 0x54
   17792:	2200      	movs	r2, #0
   17794:	4b6e      	ldr	r3, [pc, #440]	; (17950 <_dtoa_r+0xf7c>)
   17796:	f7f9 ffe5 	bl	11764 <__aeabi_dadd>
   1779a:	9a08      	ldr	r2, [sp, #32]
   1779c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1779e:	f7fb fd61 	bl	13264 <__aeabi_dcmplt>
   177a2:	2800      	cmp	r0, #0
   177a4:	d067      	beq.n	17876 <_dtoa_r+0xea2>
   177a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   177a8:	1e65      	subs	r5, r4, #1
   177aa:	9303      	str	r3, [sp, #12]
   177ac:	782f      	ldrb	r7, [r5, #0]
   177ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   177b0:	e42e      	b.n	17010 <_dtoa_r+0x63c>
   177b2:	4643      	mov	r3, r8
   177b4:	46b3      	mov	fp, r6
   177b6:	930c      	str	r3, [sp, #48]	; 0x30
   177b8:	9e04      	ldr	r6, [sp, #16]
   177ba:	9b06      	ldr	r3, [sp, #24]
   177bc:	46a8      	mov	r8, r5
   177be:	4699      	mov	r9, r3
   177c0:	4655      	mov	r5, sl
   177c2:	46ba      	mov	sl, r7
   177c4:	2e39      	cmp	r6, #57	; 0x39
   177c6:	d04d      	beq.n	17864 <_dtoa_r+0xe90>
   177c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   177ca:	3601      	adds	r6, #1
   177cc:	4647      	mov	r7, r8
   177ce:	1c6c      	adds	r4, r5, #1
   177d0:	702e      	strb	r6, [r5, #0]
   177d2:	4698      	mov	r8, r3
   177d4:	e5f5      	b.n	173c2 <_dtoa_r+0x9ee>
   177d6:	4642      	mov	r2, r8
   177d8:	9b06      	ldr	r3, [sp, #24]
   177da:	46b3      	mov	fp, r6
   177dc:	46ba      	mov	sl, r7
   177de:	9e04      	ldr	r6, [sp, #16]
   177e0:	4699      	mov	r9, r3
   177e2:	002f      	movs	r7, r5
   177e4:	4690      	mov	r8, r2
   177e6:	e5d1      	b.n	1738c <_dtoa_r+0x9b8>
   177e8:	9b06      	ldr	r3, [sp, #24]
   177ea:	9a07      	ldr	r2, [sp, #28]
   177ec:	1a9b      	subs	r3, r3, r2
   177ee:	9308      	str	r3, [sp, #32]
   177f0:	2300      	movs	r3, #0
   177f2:	e427      	b.n	17044 <_dtoa_r+0x670>
   177f4:	2401      	movs	r4, #1
   177f6:	e5c5      	b.n	17384 <_dtoa_r+0x9b0>
   177f8:	2336      	movs	r3, #54	; 0x36
   177fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
   177fc:	464c      	mov	r4, r9
   177fe:	1a9b      	subs	r3, r3, r2
   17800:	9a06      	ldr	r2, [sp, #24]
   17802:	9208      	str	r2, [sp, #32]
   17804:	e41e      	b.n	17044 <_dtoa_r+0x670>
   17806:	2302      	movs	r3, #2
   17808:	9e10      	ldr	r6, [sp, #64]	; 0x40
   1780a:	9f11      	ldr	r7, [sp, #68]	; 0x44
   1780c:	4698      	mov	r8, r3
   1780e:	f7ff fa31 	bl	16c74 <_dtoa_r+0x2a0>
   17812:	9b07      	ldr	r3, [sp, #28]
   17814:	2b00      	cmp	r3, #0
   17816:	d100      	bne.n	1781a <_dtoa_r+0xe46>
   17818:	e68e      	b.n	17538 <_dtoa_r+0xb64>
   1781a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   1781c:	2c00      	cmp	r4, #0
   1781e:	dc00      	bgt.n	17822 <_dtoa_r+0xe4e>
   17820:	e712      	b.n	17648 <_dtoa_r+0xc74>
   17822:	9b03      	ldr	r3, [sp, #12]
   17824:	2200      	movs	r2, #0
   17826:	3b01      	subs	r3, #1
   17828:	9313      	str	r3, [sp, #76]	; 0x4c
   1782a:	0030      	movs	r0, r6
   1782c:	4b47      	ldr	r3, [pc, #284]	; (1794c <_dtoa_r+0xf78>)
   1782e:	0039      	movs	r1, r7
   17830:	f7fa fddc 	bl	123ec <__aeabi_dmul>
   17834:	0006      	movs	r6, r0
   17836:	4640      	mov	r0, r8
   17838:	000f      	movs	r7, r1
   1783a:	3001      	adds	r0, #1
   1783c:	f002 f9c4 	bl	19bc8 <__aeabi_i2d>
   17840:	0032      	movs	r2, r6
   17842:	003b      	movs	r3, r7
   17844:	f7fa fdd2 	bl	123ec <__aeabi_dmul>
   17848:	2200      	movs	r2, #0
   1784a:	4b42      	ldr	r3, [pc, #264]	; (17954 <_dtoa_r+0xf80>)
   1784c:	f7f9 ff8a 	bl	11764 <__aeabi_dadd>
   17850:	4a41      	ldr	r2, [pc, #260]	; (17958 <_dtoa_r+0xf84>)
   17852:	000b      	movs	r3, r1
   17854:	4694      	mov	ip, r2
   17856:	4463      	add	r3, ip
   17858:	9008      	str	r0, [sp, #32]
   1785a:	9109      	str	r1, [sp, #36]	; 0x24
   1785c:	9412      	str	r4, [sp, #72]	; 0x48
   1785e:	9309      	str	r3, [sp, #36]	; 0x24
   17860:	f7ff fa30 	bl	16cc4 <_dtoa_r+0x2f0>
   17864:	2339      	movs	r3, #57	; 0x39
   17866:	702b      	strb	r3, [r5, #0]
   17868:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1786a:	4647      	mov	r7, r8
   1786c:	1c6c      	adds	r4, r5, #1
   1786e:	4698      	mov	r8, r3
   17870:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17872:	2339      	movs	r3, #57	; 0x39
   17874:	e5a1      	b.n	173ba <_dtoa_r+0x9e6>
   17876:	9a14      	ldr	r2, [sp, #80]	; 0x50
   17878:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1787a:	2000      	movs	r0, #0
   1787c:	4934      	ldr	r1, [pc, #208]	; (17950 <_dtoa_r+0xf7c>)
   1787e:	f7fb f835 	bl	128ec <__aeabi_dsub>
   17882:	9a08      	ldr	r2, [sp, #32]
   17884:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17886:	f7fb fd01 	bl	1328c <__aeabi_dcmpgt>
   1788a:	2800      	cmp	r0, #0
   1788c:	d101      	bne.n	17892 <_dtoa_r+0xebe>
   1788e:	e6db      	b.n	17648 <_dtoa_r+0xc74>
   17890:	001c      	movs	r4, r3
   17892:	1e63      	subs	r3, r4, #1
   17894:	781a      	ldrb	r2, [r3, #0]
   17896:	2a30      	cmp	r2, #48	; 0x30
   17898:	d0fa      	beq.n	17890 <_dtoa_r+0xebc>
   1789a:	f7ff fac8 	bl	16e2e <_dtoa_r+0x45a>
   1789e:	4643      	mov	r3, r8
   178a0:	46b3      	mov	fp, r6
   178a2:	930c      	str	r3, [sp, #48]	; 0x30
   178a4:	9e04      	ldr	r6, [sp, #16]
   178a6:	9b06      	ldr	r3, [sp, #24]
   178a8:	46a8      	mov	r8, r5
   178aa:	4699      	mov	r9, r3
   178ac:	4655      	mov	r5, sl
   178ae:	46ba      	mov	sl, r7
   178b0:	2e39      	cmp	r6, #57	; 0x39
   178b2:	d0d7      	beq.n	17864 <_dtoa_r+0xe90>
   178b4:	2c00      	cmp	r4, #0
   178b6:	dd00      	ble.n	178ba <_dtoa_r+0xee6>
   178b8:	e6b1      	b.n	1761e <_dtoa_r+0xc4a>
   178ba:	e6b2      	b.n	17622 <_dtoa_r+0xc4e>
   178bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   178be:	464d      	mov	r5, r9
   178c0:	9203      	str	r2, [sp, #12]
   178c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   178c4:	f7ff fba4 	bl	17010 <_dtoa_r+0x63c>
   178c8:	2800      	cmp	r0, #0
   178ca:	d000      	beq.n	178ce <_dtoa_r+0xefa>
   178cc:	e6a9      	b.n	17622 <_dtoa_r+0xc4e>
   178ce:	07f3      	lsls	r3, r6, #31
   178d0:	d400      	bmi.n	178d4 <_dtoa_r+0xf00>
   178d2:	e6a6      	b.n	17622 <_dtoa_r+0xc4e>
   178d4:	e6a0      	b.n	17618 <_dtoa_r+0xc44>
   178d6:	2300      	movs	r3, #0
   178d8:	4641      	mov	r1, r8
   178da:	220a      	movs	r2, #10
   178dc:	4650      	mov	r0, sl
   178de:	f001 f88d 	bl	189fc <__multadd>
   178e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   178e4:	4680      	mov	r8, r0
   178e6:	2b00      	cmp	r3, #0
   178e8:	dd01      	ble.n	178ee <_dtoa_r+0xf1a>
   178ea:	9307      	str	r3, [sp, #28]
   178ec:	e486      	b.n	171fc <_dtoa_r+0x828>
   178ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
   178f0:	2b02      	cmp	r3, #2
   178f2:	dc1f      	bgt.n	17934 <_dtoa_r+0xf60>
   178f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   178f6:	9307      	str	r3, [sp, #28]
   178f8:	e480      	b.n	171fc <_dtoa_r+0x828>
   178fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
   178fc:	2b02      	cmp	r3, #2
   178fe:	dc19      	bgt.n	17934 <_dtoa_r+0xf60>
   17900:	4649      	mov	r1, r9
   17902:	f7fe ffbd 	bl	16880 <quorem>
   17906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17908:	3030      	adds	r0, #48	; 0x30
   1790a:	7018      	strb	r0, [r3, #0]
   1790c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1790e:	0006      	movs	r6, r0
   17910:	9307      	str	r3, [sp, #28]
   17912:	e533      	b.n	1737c <_dtoa_r+0x9a8>
   17914:	2302      	movs	r3, #2
   17916:	4698      	mov	r8, r3
   17918:	f7ff f9ac 	bl	16c74 <_dtoa_r+0x2a0>
   1791c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1791e:	9c14      	ldr	r4, [sp, #80]	; 0x50
   17920:	9303      	str	r3, [sp, #12]
   17922:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17924:	001d      	movs	r5, r3
   17926:	f7ff fb73 	bl	17010 <_dtoa_r+0x63c>
   1792a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1792c:	9c14      	ldr	r4, [sp, #80]	; 0x50
   1792e:	9303      	str	r3, [sp, #12]
   17930:	f7ff fa7f 	bl	16e32 <_dtoa_r+0x45e>
   17934:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17936:	9307      	str	r3, [sp, #28]
   17938:	e5d6      	b.n	174e8 <_dtoa_r+0xb14>
   1793a:	2b04      	cmp	r3, #4
   1793c:	d100      	bne.n	17940 <_dtoa_r+0xf6c>
   1793e:	e43f      	b.n	171c0 <_dtoa_r+0x7ec>
   17940:	233c      	movs	r3, #60	; 0x3c
   17942:	1a18      	subs	r0, r3, r0
   17944:	e4d7      	b.n	172f6 <_dtoa_r+0x922>
   17946:	46c0      	nop			; (mov r8, r8)
   17948:	0001b4b8 	.word	0x0001b4b8
   1794c:	40240000 	.word	0x40240000
   17950:	3fe00000 	.word	0x3fe00000
   17954:	401c0000 	.word	0x401c0000
   17958:	fcc00000 	.word	0xfcc00000

0001795c <__sflush_r>:
   1795c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1795e:	46c6      	mov	lr, r8
   17960:	b500      	push	{lr}
   17962:	230c      	movs	r3, #12
   17964:	5eca      	ldrsh	r2, [r1, r3]
   17966:	4680      	mov	r8, r0
   17968:	b293      	uxth	r3, r2
   1796a:	000c      	movs	r4, r1
   1796c:	0719      	lsls	r1, r3, #28
   1796e:	d440      	bmi.n	179f2 <__sflush_r+0x96>
   17970:	2380      	movs	r3, #128	; 0x80
   17972:	011b      	lsls	r3, r3, #4
   17974:	4313      	orrs	r3, r2
   17976:	6862      	ldr	r2, [r4, #4]
   17978:	81a3      	strh	r3, [r4, #12]
   1797a:	2a00      	cmp	r2, #0
   1797c:	dc00      	bgt.n	17980 <__sflush_r+0x24>
   1797e:	e070      	b.n	17a62 <__sflush_r+0x106>
   17980:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   17982:	2e00      	cmp	r6, #0
   17984:	d031      	beq.n	179ea <__sflush_r+0x8e>
   17986:	4642      	mov	r2, r8
   17988:	4641      	mov	r1, r8
   1798a:	6815      	ldr	r5, [r2, #0]
   1798c:	2200      	movs	r2, #0
   1798e:	b29b      	uxth	r3, r3
   17990:	600a      	str	r2, [r1, #0]
   17992:	04da      	lsls	r2, r3, #19
   17994:	d400      	bmi.n	17998 <__sflush_r+0x3c>
   17996:	e069      	b.n	17a6c <__sflush_r+0x110>
   17998:	6d22      	ldr	r2, [r4, #80]	; 0x50
   1799a:	075b      	lsls	r3, r3, #29
   1799c:	d506      	bpl.n	179ac <__sflush_r+0x50>
   1799e:	6863      	ldr	r3, [r4, #4]
   179a0:	1ad2      	subs	r2, r2, r3
   179a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
   179a4:	2b00      	cmp	r3, #0
   179a6:	d001      	beq.n	179ac <__sflush_r+0x50>
   179a8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   179aa:	1ad2      	subs	r2, r2, r3
   179ac:	2300      	movs	r3, #0
   179ae:	69e1      	ldr	r1, [r4, #28]
   179b0:	4640      	mov	r0, r8
   179b2:	47b0      	blx	r6
   179b4:	1c43      	adds	r3, r0, #1
   179b6:	d03d      	beq.n	17a34 <__sflush_r+0xd8>
   179b8:	89a3      	ldrh	r3, [r4, #12]
   179ba:	4a3a      	ldr	r2, [pc, #232]	; (17aa4 <__sflush_r+0x148>)
   179bc:	4013      	ands	r3, r2
   179be:	2200      	movs	r2, #0
   179c0:	6062      	str	r2, [r4, #4]
   179c2:	6922      	ldr	r2, [r4, #16]
   179c4:	b21b      	sxth	r3, r3
   179c6:	81a3      	strh	r3, [r4, #12]
   179c8:	6022      	str	r2, [r4, #0]
   179ca:	04db      	lsls	r3, r3, #19
   179cc:	d447      	bmi.n	17a5e <__sflush_r+0x102>
   179ce:	4643      	mov	r3, r8
   179d0:	6b21      	ldr	r1, [r4, #48]	; 0x30
   179d2:	601d      	str	r5, [r3, #0]
   179d4:	2900      	cmp	r1, #0
   179d6:	d008      	beq.n	179ea <__sflush_r+0x8e>
   179d8:	0023      	movs	r3, r4
   179da:	3340      	adds	r3, #64	; 0x40
   179dc:	4299      	cmp	r1, r3
   179de:	d002      	beq.n	179e6 <__sflush_r+0x8a>
   179e0:	4640      	mov	r0, r8
   179e2:	f000 f967 	bl	17cb4 <_free_r>
   179e6:	2300      	movs	r3, #0
   179e8:	6323      	str	r3, [r4, #48]	; 0x30
   179ea:	2000      	movs	r0, #0
   179ec:	bc04      	pop	{r2}
   179ee:	4690      	mov	r8, r2
   179f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   179f2:	6926      	ldr	r6, [r4, #16]
   179f4:	2e00      	cmp	r6, #0
   179f6:	d0f8      	beq.n	179ea <__sflush_r+0x8e>
   179f8:	6822      	ldr	r2, [r4, #0]
   179fa:	6026      	str	r6, [r4, #0]
   179fc:	1b95      	subs	r5, r2, r6
   179fe:	2200      	movs	r2, #0
   17a00:	079b      	lsls	r3, r3, #30
   17a02:	d100      	bne.n	17a06 <__sflush_r+0xaa>
   17a04:	6962      	ldr	r2, [r4, #20]
   17a06:	60a2      	str	r2, [r4, #8]
   17a08:	2d00      	cmp	r5, #0
   17a0a:	dc04      	bgt.n	17a16 <__sflush_r+0xba>
   17a0c:	e7ed      	b.n	179ea <__sflush_r+0x8e>
   17a0e:	1836      	adds	r6, r6, r0
   17a10:	1a2d      	subs	r5, r5, r0
   17a12:	2d00      	cmp	r5, #0
   17a14:	dde9      	ble.n	179ea <__sflush_r+0x8e>
   17a16:	002b      	movs	r3, r5
   17a18:	0032      	movs	r2, r6
   17a1a:	69e1      	ldr	r1, [r4, #28]
   17a1c:	4640      	mov	r0, r8
   17a1e:	6a67      	ldr	r7, [r4, #36]	; 0x24
   17a20:	47b8      	blx	r7
   17a22:	2800      	cmp	r0, #0
   17a24:	dcf3      	bgt.n	17a0e <__sflush_r+0xb2>
   17a26:	2240      	movs	r2, #64	; 0x40
   17a28:	2001      	movs	r0, #1
   17a2a:	89a3      	ldrh	r3, [r4, #12]
   17a2c:	4240      	negs	r0, r0
   17a2e:	4313      	orrs	r3, r2
   17a30:	81a3      	strh	r3, [r4, #12]
   17a32:	e7db      	b.n	179ec <__sflush_r+0x90>
   17a34:	4643      	mov	r3, r8
   17a36:	6819      	ldr	r1, [r3, #0]
   17a38:	291d      	cmp	r1, #29
   17a3a:	d8f4      	bhi.n	17a26 <__sflush_r+0xca>
   17a3c:	4b1a      	ldr	r3, [pc, #104]	; (17aa8 <__sflush_r+0x14c>)
   17a3e:	2201      	movs	r2, #1
   17a40:	40cb      	lsrs	r3, r1
   17a42:	439a      	bics	r2, r3
   17a44:	d1ef      	bne.n	17a26 <__sflush_r+0xca>
   17a46:	89a3      	ldrh	r3, [r4, #12]
   17a48:	4e16      	ldr	r6, [pc, #88]	; (17aa4 <__sflush_r+0x148>)
   17a4a:	6062      	str	r2, [r4, #4]
   17a4c:	4033      	ands	r3, r6
   17a4e:	6922      	ldr	r2, [r4, #16]
   17a50:	b21b      	sxth	r3, r3
   17a52:	81a3      	strh	r3, [r4, #12]
   17a54:	6022      	str	r2, [r4, #0]
   17a56:	04db      	lsls	r3, r3, #19
   17a58:	d5b9      	bpl.n	179ce <__sflush_r+0x72>
   17a5a:	2900      	cmp	r1, #0
   17a5c:	d1b7      	bne.n	179ce <__sflush_r+0x72>
   17a5e:	6520      	str	r0, [r4, #80]	; 0x50
   17a60:	e7b5      	b.n	179ce <__sflush_r+0x72>
   17a62:	6be2      	ldr	r2, [r4, #60]	; 0x3c
   17a64:	2a00      	cmp	r2, #0
   17a66:	dd00      	ble.n	17a6a <__sflush_r+0x10e>
   17a68:	e78a      	b.n	17980 <__sflush_r+0x24>
   17a6a:	e7be      	b.n	179ea <__sflush_r+0x8e>
   17a6c:	2200      	movs	r2, #0
   17a6e:	2301      	movs	r3, #1
   17a70:	69e1      	ldr	r1, [r4, #28]
   17a72:	4640      	mov	r0, r8
   17a74:	47b0      	blx	r6
   17a76:	0002      	movs	r2, r0
   17a78:	1c43      	adds	r3, r0, #1
   17a7a:	d002      	beq.n	17a82 <__sflush_r+0x126>
   17a7c:	89a3      	ldrh	r3, [r4, #12]
   17a7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   17a80:	e78b      	b.n	1799a <__sflush_r+0x3e>
   17a82:	4643      	mov	r3, r8
   17a84:	681b      	ldr	r3, [r3, #0]
   17a86:	2b00      	cmp	r3, #0
   17a88:	d0f8      	beq.n	17a7c <__sflush_r+0x120>
   17a8a:	2b1d      	cmp	r3, #29
   17a8c:	d001      	beq.n	17a92 <__sflush_r+0x136>
   17a8e:	2b16      	cmp	r3, #22
   17a90:	d103      	bne.n	17a9a <__sflush_r+0x13e>
   17a92:	4643      	mov	r3, r8
   17a94:	2000      	movs	r0, #0
   17a96:	601d      	str	r5, [r3, #0]
   17a98:	e7a8      	b.n	179ec <__sflush_r+0x90>
   17a9a:	2140      	movs	r1, #64	; 0x40
   17a9c:	89a3      	ldrh	r3, [r4, #12]
   17a9e:	430b      	orrs	r3, r1
   17aa0:	81a3      	strh	r3, [r4, #12]
   17aa2:	e7a3      	b.n	179ec <__sflush_r+0x90>
   17aa4:	fffff7ff 	.word	0xfffff7ff
   17aa8:	20400001 	.word	0x20400001

00017aac <_fflush_r>:
   17aac:	b570      	push	{r4, r5, r6, lr}
   17aae:	0005      	movs	r5, r0
   17ab0:	000c      	movs	r4, r1
   17ab2:	2800      	cmp	r0, #0
   17ab4:	d002      	beq.n	17abc <_fflush_r+0x10>
   17ab6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   17ab8:	2b00      	cmp	r3, #0
   17aba:	d016      	beq.n	17aea <_fflush_r+0x3e>
   17abc:	220c      	movs	r2, #12
   17abe:	5ea3      	ldrsh	r3, [r4, r2]
   17ac0:	2600      	movs	r6, #0
   17ac2:	2b00      	cmp	r3, #0
   17ac4:	d00f      	beq.n	17ae6 <_fflush_r+0x3a>
   17ac6:	6e62      	ldr	r2, [r4, #100]	; 0x64
   17ac8:	07d2      	lsls	r2, r2, #31
   17aca:	d401      	bmi.n	17ad0 <_fflush_r+0x24>
   17acc:	059b      	lsls	r3, r3, #22
   17ace:	d513      	bpl.n	17af8 <_fflush_r+0x4c>
   17ad0:	0021      	movs	r1, r4
   17ad2:	0028      	movs	r0, r5
   17ad4:	f7ff ff42 	bl	1795c <__sflush_r>
   17ad8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   17ada:	0006      	movs	r6, r0
   17adc:	07db      	lsls	r3, r3, #31
   17ade:	d402      	bmi.n	17ae6 <_fflush_r+0x3a>
   17ae0:	89a3      	ldrh	r3, [r4, #12]
   17ae2:	059b      	lsls	r3, r3, #22
   17ae4:	d504      	bpl.n	17af0 <_fflush_r+0x44>
   17ae6:	0030      	movs	r0, r6
   17ae8:	bd70      	pop	{r4, r5, r6, pc}
   17aea:	f000 f839 	bl	17b60 <__sinit>
   17aee:	e7e5      	b.n	17abc <_fflush_r+0x10>
   17af0:	6da0      	ldr	r0, [r4, #88]	; 0x58
   17af2:	f000 fb79 	bl	181e8 <__retarget_lock_release_recursive>
   17af6:	e7f6      	b.n	17ae6 <_fflush_r+0x3a>
   17af8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   17afa:	f000 fb73 	bl	181e4 <__retarget_lock_acquire_recursive>
   17afe:	e7e7      	b.n	17ad0 <_fflush_r+0x24>

00017b00 <_cleanup_r>:
   17b00:	b510      	push	{r4, lr}
   17b02:	4902      	ldr	r1, [pc, #8]	; (17b0c <_cleanup_r+0xc>)
   17b04:	f000 fb36 	bl	18174 <_fwalk_reent>
   17b08:	bd10      	pop	{r4, pc}
   17b0a:	46c0      	nop			; (mov r8, r8)
   17b0c:	000197b5 	.word	0x000197b5

00017b10 <std.isra.0>:
   17b10:	2300      	movs	r3, #0
   17b12:	b510      	push	{r4, lr}
   17b14:	0004      	movs	r4, r0
   17b16:	6003      	str	r3, [r0, #0]
   17b18:	6043      	str	r3, [r0, #4]
   17b1a:	6083      	str	r3, [r0, #8]
   17b1c:	8181      	strh	r1, [r0, #12]
   17b1e:	6643      	str	r3, [r0, #100]	; 0x64
   17b20:	81c2      	strh	r2, [r0, #14]
   17b22:	6103      	str	r3, [r0, #16]
   17b24:	6143      	str	r3, [r0, #20]
   17b26:	6183      	str	r3, [r0, #24]
   17b28:	2208      	movs	r2, #8
   17b2a:	2100      	movs	r1, #0
   17b2c:	305c      	adds	r0, #92	; 0x5c
   17b2e:	f7fb fd4d 	bl	135cc <memset>
   17b32:	0020      	movs	r0, r4
   17b34:	4b06      	ldr	r3, [pc, #24]	; (17b50 <std.isra.0+0x40>)
   17b36:	61e4      	str	r4, [r4, #28]
   17b38:	6223      	str	r3, [r4, #32]
   17b3a:	4b06      	ldr	r3, [pc, #24]	; (17b54 <std.isra.0+0x44>)
   17b3c:	3058      	adds	r0, #88	; 0x58
   17b3e:	6263      	str	r3, [r4, #36]	; 0x24
   17b40:	4b05      	ldr	r3, [pc, #20]	; (17b58 <std.isra.0+0x48>)
   17b42:	62a3      	str	r3, [r4, #40]	; 0x28
   17b44:	4b05      	ldr	r3, [pc, #20]	; (17b5c <std.isra.0+0x4c>)
   17b46:	62e3      	str	r3, [r4, #44]	; 0x2c
   17b48:	f000 fb48 	bl	181dc <__retarget_lock_init_recursive>
   17b4c:	bd10      	pop	{r4, pc}
   17b4e:	46c0      	nop			; (mov r8, r8)
   17b50:	000193c9 	.word	0x000193c9
   17b54:	000193f1 	.word	0x000193f1
   17b58:	0001942d 	.word	0x0001942d
   17b5c:	00019459 	.word	0x00019459

00017b60 <__sinit>:
   17b60:	b570      	push	{r4, r5, r6, lr}
   17b62:	0004      	movs	r4, r0
   17b64:	4d14      	ldr	r5, [pc, #80]	; (17bb8 <__sinit+0x58>)
   17b66:	0028      	movs	r0, r5
   17b68:	f000 fb3c 	bl	181e4 <__retarget_lock_acquire_recursive>
   17b6c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   17b6e:	2b00      	cmp	r3, #0
   17b70:	d11d      	bne.n	17bae <__sinit+0x4e>
   17b72:	4a12      	ldr	r2, [pc, #72]	; (17bbc <__sinit+0x5c>)
   17b74:	2104      	movs	r1, #4
   17b76:	63e2      	str	r2, [r4, #60]	; 0x3c
   17b78:	22b8      	movs	r2, #184	; 0xb8
   17b7a:	0092      	lsls	r2, r2, #2
   17b7c:	50a3      	str	r3, [r4, r2]
   17b7e:	23b9      	movs	r3, #185	; 0xb9
   17b80:	2203      	movs	r2, #3
   17b82:	009b      	lsls	r3, r3, #2
   17b84:	50e2      	str	r2, [r4, r3]
   17b86:	3308      	adds	r3, #8
   17b88:	18e2      	adds	r2, r4, r3
   17b8a:	3b04      	subs	r3, #4
   17b8c:	50e2      	str	r2, [r4, r3]
   17b8e:	6860      	ldr	r0, [r4, #4]
   17b90:	2200      	movs	r2, #0
   17b92:	f7ff ffbd 	bl	17b10 <std.isra.0>
   17b96:	2201      	movs	r2, #1
   17b98:	2109      	movs	r1, #9
   17b9a:	68a0      	ldr	r0, [r4, #8]
   17b9c:	f7ff ffb8 	bl	17b10 <std.isra.0>
   17ba0:	2202      	movs	r2, #2
   17ba2:	2112      	movs	r1, #18
   17ba4:	68e0      	ldr	r0, [r4, #12]
   17ba6:	f7ff ffb3 	bl	17b10 <std.isra.0>
   17baa:	2301      	movs	r3, #1
   17bac:	63a3      	str	r3, [r4, #56]	; 0x38
   17bae:	0028      	movs	r0, r5
   17bb0:	f000 fb1a 	bl	181e8 <__retarget_lock_release_recursive>
   17bb4:	bd70      	pop	{r4, r5, r6, pc}
   17bb6:	46c0      	nop			; (mov r8, r8)
   17bb8:	20001de4 	.word	0x20001de4
   17bbc:	00017b01 	.word	0x00017b01

00017bc0 <__sfp_lock_acquire>:
   17bc0:	b510      	push	{r4, lr}
   17bc2:	4802      	ldr	r0, [pc, #8]	; (17bcc <__sfp_lock_acquire+0xc>)
   17bc4:	f000 fb0e 	bl	181e4 <__retarget_lock_acquire_recursive>
   17bc8:	bd10      	pop	{r4, pc}
   17bca:	46c0      	nop			; (mov r8, r8)
   17bcc:	20001df8 	.word	0x20001df8

00017bd0 <__sfp_lock_release>:
   17bd0:	b510      	push	{r4, lr}
   17bd2:	4802      	ldr	r0, [pc, #8]	; (17bdc <__sfp_lock_release+0xc>)
   17bd4:	f000 fb08 	bl	181e8 <__retarget_lock_release_recursive>
   17bd8:	bd10      	pop	{r4, pc}
   17bda:	46c0      	nop			; (mov r8, r8)
   17bdc:	20001df8 	.word	0x20001df8

00017be0 <__libc_fini_array>:
   17be0:	b570      	push	{r4, r5, r6, lr}
   17be2:	4b09      	ldr	r3, [pc, #36]	; (17c08 <__libc_fini_array+0x28>)
   17be4:	4c09      	ldr	r4, [pc, #36]	; (17c0c <__libc_fini_array+0x2c>)
   17be6:	1ae4      	subs	r4, r4, r3
   17be8:	10a4      	asrs	r4, r4, #2
   17bea:	d009      	beq.n	17c00 <__libc_fini_array+0x20>
   17bec:	4a08      	ldr	r2, [pc, #32]	; (17c10 <__libc_fini_array+0x30>)
   17bee:	18a5      	adds	r5, r4, r2
   17bf0:	00ad      	lsls	r5, r5, #2
   17bf2:	18ed      	adds	r5, r5, r3
   17bf4:	682b      	ldr	r3, [r5, #0]
   17bf6:	3c01      	subs	r4, #1
   17bf8:	4798      	blx	r3
   17bfa:	3d04      	subs	r5, #4
   17bfc:	2c00      	cmp	r4, #0
   17bfe:	d1f9      	bne.n	17bf4 <__libc_fini_array+0x14>
   17c00:	f003 fd58 	bl	1b6b4 <_fini>
   17c04:	bd70      	pop	{r4, r5, r6, pc}
   17c06:	46c0      	nop			; (mov r8, r8)
   17c08:	0001b6c0 	.word	0x0001b6c0
   17c0c:	0001b6c4 	.word	0x0001b6c4
   17c10:	3fffffff 	.word	0x3fffffff

00017c14 <_malloc_trim_r>:
   17c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17c16:	000c      	movs	r4, r1
   17c18:	0006      	movs	r6, r0
   17c1a:	f000 fead 	bl	18978 <__malloc_lock>
   17c1e:	4f20      	ldr	r7, [pc, #128]	; (17ca0 <_malloc_trim_r+0x8c>)
   17c20:	68bb      	ldr	r3, [r7, #8]
   17c22:	685d      	ldr	r5, [r3, #4]
   17c24:	2303      	movs	r3, #3
   17c26:	439d      	bics	r5, r3
   17c28:	4b1e      	ldr	r3, [pc, #120]	; (17ca4 <_malloc_trim_r+0x90>)
   17c2a:	1b2c      	subs	r4, r5, r4
   17c2c:	469c      	mov	ip, r3
   17c2e:	4464      	add	r4, ip
   17c30:	0b24      	lsrs	r4, r4, #12
   17c32:	4b1d      	ldr	r3, [pc, #116]	; (17ca8 <_malloc_trim_r+0x94>)
   17c34:	3c01      	subs	r4, #1
   17c36:	0324      	lsls	r4, r4, #12
   17c38:	429c      	cmp	r4, r3
   17c3a:	dd07      	ble.n	17c4c <_malloc_trim_r+0x38>
   17c3c:	2100      	movs	r1, #0
   17c3e:	0030      	movs	r0, r6
   17c40:	f001 fbb0 	bl	193a4 <_sbrk_r>
   17c44:	68bb      	ldr	r3, [r7, #8]
   17c46:	195b      	adds	r3, r3, r5
   17c48:	4298      	cmp	r0, r3
   17c4a:	d004      	beq.n	17c56 <_malloc_trim_r+0x42>
   17c4c:	0030      	movs	r0, r6
   17c4e:	f000 fe9b 	bl	18988 <__malloc_unlock>
   17c52:	2000      	movs	r0, #0
   17c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   17c56:	4261      	negs	r1, r4
   17c58:	0030      	movs	r0, r6
   17c5a:	f001 fba3 	bl	193a4 <_sbrk_r>
   17c5e:	1c43      	adds	r3, r0, #1
   17c60:	d00d      	beq.n	17c7e <_malloc_trim_r+0x6a>
   17c62:	2201      	movs	r2, #1
   17c64:	68bb      	ldr	r3, [r7, #8]
   17c66:	1b2d      	subs	r5, r5, r4
   17c68:	4315      	orrs	r5, r2
   17c6a:	605d      	str	r5, [r3, #4]
   17c6c:	4b0f      	ldr	r3, [pc, #60]	; (17cac <_malloc_trim_r+0x98>)
   17c6e:	0030      	movs	r0, r6
   17c70:	681a      	ldr	r2, [r3, #0]
   17c72:	1b14      	subs	r4, r2, r4
   17c74:	601c      	str	r4, [r3, #0]
   17c76:	f000 fe87 	bl	18988 <__malloc_unlock>
   17c7a:	2001      	movs	r0, #1
   17c7c:	e7ea      	b.n	17c54 <_malloc_trim_r+0x40>
   17c7e:	2100      	movs	r1, #0
   17c80:	0030      	movs	r0, r6
   17c82:	f001 fb8f 	bl	193a4 <_sbrk_r>
   17c86:	68ba      	ldr	r2, [r7, #8]
   17c88:	1a83      	subs	r3, r0, r2
   17c8a:	2b0f      	cmp	r3, #15
   17c8c:	ddde      	ble.n	17c4c <_malloc_trim_r+0x38>
   17c8e:	4908      	ldr	r1, [pc, #32]	; (17cb0 <_malloc_trim_r+0x9c>)
   17c90:	6809      	ldr	r1, [r1, #0]
   17c92:	1a40      	subs	r0, r0, r1
   17c94:	4905      	ldr	r1, [pc, #20]	; (17cac <_malloc_trim_r+0x98>)
   17c96:	6008      	str	r0, [r1, #0]
   17c98:	2101      	movs	r1, #1
   17c9a:	430b      	orrs	r3, r1
   17c9c:	6053      	str	r3, [r2, #4]
   17c9e:	e7d5      	b.n	17c4c <_malloc_trim_r+0x38>
   17ca0:	20000494 	.word	0x20000494
   17ca4:	00000fef 	.word	0x00000fef
   17ca8:	00000fff 	.word	0x00000fff
   17cac:	20001030 	.word	0x20001030
   17cb0:	2000089c 	.word	0x2000089c

00017cb4 <_free_r>:
   17cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17cb6:	0004      	movs	r4, r0
   17cb8:	1e0d      	subs	r5, r1, #0
   17cba:	d03c      	beq.n	17d36 <_free_r+0x82>
   17cbc:	f000 fe5c 	bl	18978 <__malloc_lock>
   17cc0:	0029      	movs	r1, r5
   17cc2:	3908      	subs	r1, #8
   17cc4:	6848      	ldr	r0, [r1, #4]
   17cc6:	2301      	movs	r3, #1
   17cc8:	0005      	movs	r5, r0
   17cca:	2603      	movs	r6, #3
   17ccc:	439d      	bics	r5, r3
   17cce:	194a      	adds	r2, r1, r5
   17cd0:	469c      	mov	ip, r3
   17cd2:	4f61      	ldr	r7, [pc, #388]	; (17e58 <_free_r+0x1a4>)
   17cd4:	6853      	ldr	r3, [r2, #4]
   17cd6:	43b3      	bics	r3, r6
   17cd8:	68be      	ldr	r6, [r7, #8]
   17cda:	42b2      	cmp	r2, r6
   17cdc:	d056      	beq.n	17d8c <_free_r+0xd8>
   17cde:	4666      	mov	r6, ip
   17ce0:	6053      	str	r3, [r2, #4]
   17ce2:	4206      	tst	r6, r0
   17ce4:	d10a      	bne.n	17cfc <_free_r+0x48>
   17ce6:	003e      	movs	r6, r7
   17ce8:	6808      	ldr	r0, [r1, #0]
   17cea:	3608      	adds	r6, #8
   17cec:	1a09      	subs	r1, r1, r0
   17cee:	182d      	adds	r5, r5, r0
   17cf0:	6888      	ldr	r0, [r1, #8]
   17cf2:	42b0      	cmp	r0, r6
   17cf4:	d065      	beq.n	17dc2 <_free_r+0x10e>
   17cf6:	68ce      	ldr	r6, [r1, #12]
   17cf8:	60c6      	str	r6, [r0, #12]
   17cfa:	60b0      	str	r0, [r6, #8]
   17cfc:	2001      	movs	r0, #1
   17cfe:	18d6      	adds	r6, r2, r3
   17d00:	6876      	ldr	r6, [r6, #4]
   17d02:	4206      	tst	r6, r0
   17d04:	d033      	beq.n	17d6e <_free_r+0xba>
   17d06:	4b55      	ldr	r3, [pc, #340]	; (17e5c <_free_r+0x1a8>)
   17d08:	4328      	orrs	r0, r5
   17d0a:	6048      	str	r0, [r1, #4]
   17d0c:	514d      	str	r5, [r1, r5]
   17d0e:	429d      	cmp	r5, r3
   17d10:	d812      	bhi.n	17d38 <_free_r+0x84>
   17d12:	08ed      	lsrs	r5, r5, #3
   17d14:	3bff      	subs	r3, #255	; 0xff
   17d16:	10aa      	asrs	r2, r5, #2
   17d18:	3bff      	subs	r3, #255	; 0xff
   17d1a:	4093      	lsls	r3, r2
   17d1c:	687a      	ldr	r2, [r7, #4]
   17d1e:	00ed      	lsls	r5, r5, #3
   17d20:	4313      	orrs	r3, r2
   17d22:	607b      	str	r3, [r7, #4]
   17d24:	19ef      	adds	r7, r5, r7
   17d26:	68bb      	ldr	r3, [r7, #8]
   17d28:	60cf      	str	r7, [r1, #12]
   17d2a:	608b      	str	r3, [r1, #8]
   17d2c:	60b9      	str	r1, [r7, #8]
   17d2e:	60d9      	str	r1, [r3, #12]
   17d30:	0020      	movs	r0, r4
   17d32:	f000 fe29 	bl	18988 <__malloc_unlock>
   17d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   17d38:	0a68      	lsrs	r0, r5, #9
   17d3a:	2804      	cmp	r0, #4
   17d3c:	d850      	bhi.n	17de0 <_free_r+0x12c>
   17d3e:	09a8      	lsrs	r0, r5, #6
   17d40:	0002      	movs	r2, r0
   17d42:	3039      	adds	r0, #57	; 0x39
   17d44:	3238      	adds	r2, #56	; 0x38
   17d46:	00c0      	lsls	r0, r0, #3
   17d48:	1838      	adds	r0, r7, r0
   17d4a:	3808      	subs	r0, #8
   17d4c:	6883      	ldr	r3, [r0, #8]
   17d4e:	2603      	movs	r6, #3
   17d50:	4298      	cmp	r0, r3
   17d52:	d04c      	beq.n	17dee <_free_r+0x13a>
   17d54:	685a      	ldr	r2, [r3, #4]
   17d56:	43b2      	bics	r2, r6
   17d58:	4295      	cmp	r5, r2
   17d5a:	d230      	bcs.n	17dbe <_free_r+0x10a>
   17d5c:	689b      	ldr	r3, [r3, #8]
   17d5e:	4298      	cmp	r0, r3
   17d60:	d1f8      	bne.n	17d54 <_free_r+0xa0>
   17d62:	68c3      	ldr	r3, [r0, #12]
   17d64:	60cb      	str	r3, [r1, #12]
   17d66:	6088      	str	r0, [r1, #8]
   17d68:	6099      	str	r1, [r3, #8]
   17d6a:	60c1      	str	r1, [r0, #12]
   17d6c:	e7e0      	b.n	17d30 <_free_r+0x7c>
   17d6e:	18ed      	adds	r5, r5, r3
   17d70:	4e3b      	ldr	r6, [pc, #236]	; (17e60 <_free_r+0x1ac>)
   17d72:	6893      	ldr	r3, [r2, #8]
   17d74:	42b3      	cmp	r3, r6
   17d76:	d042      	beq.n	17dfe <_free_r+0x14a>
   17d78:	68d2      	ldr	r2, [r2, #12]
   17d7a:	4328      	orrs	r0, r5
   17d7c:	60da      	str	r2, [r3, #12]
   17d7e:	6093      	str	r3, [r2, #8]
   17d80:	4b36      	ldr	r3, [pc, #216]	; (17e5c <_free_r+0x1a8>)
   17d82:	6048      	str	r0, [r1, #4]
   17d84:	514d      	str	r5, [r1, r5]
   17d86:	429d      	cmp	r5, r3
   17d88:	d8d6      	bhi.n	17d38 <_free_r+0x84>
   17d8a:	e7c2      	b.n	17d12 <_free_r+0x5e>
   17d8c:	4662      	mov	r2, ip
   17d8e:	18eb      	adds	r3, r5, r3
   17d90:	4202      	tst	r2, r0
   17d92:	d106      	bne.n	17da2 <_free_r+0xee>
   17d94:	680a      	ldr	r2, [r1, #0]
   17d96:	1a89      	subs	r1, r1, r2
   17d98:	6888      	ldr	r0, [r1, #8]
   17d9a:	189b      	adds	r3, r3, r2
   17d9c:	68ca      	ldr	r2, [r1, #12]
   17d9e:	60c2      	str	r2, [r0, #12]
   17da0:	6090      	str	r0, [r2, #8]
   17da2:	2201      	movs	r2, #1
   17da4:	431a      	orrs	r2, r3
   17da6:	604a      	str	r2, [r1, #4]
   17da8:	4a2e      	ldr	r2, [pc, #184]	; (17e64 <_free_r+0x1b0>)
   17daa:	60b9      	str	r1, [r7, #8]
   17dac:	6812      	ldr	r2, [r2, #0]
   17dae:	4293      	cmp	r3, r2
   17db0:	d3be      	bcc.n	17d30 <_free_r+0x7c>
   17db2:	4b2d      	ldr	r3, [pc, #180]	; (17e68 <_free_r+0x1b4>)
   17db4:	0020      	movs	r0, r4
   17db6:	6819      	ldr	r1, [r3, #0]
   17db8:	f7ff ff2c 	bl	17c14 <_malloc_trim_r>
   17dbc:	e7b8      	b.n	17d30 <_free_r+0x7c>
   17dbe:	0018      	movs	r0, r3
   17dc0:	e7cf      	b.n	17d62 <_free_r+0xae>
   17dc2:	4666      	mov	r6, ip
   17dc4:	18d0      	adds	r0, r2, r3
   17dc6:	6840      	ldr	r0, [r0, #4]
   17dc8:	4230      	tst	r0, r6
   17dca:	d13f      	bne.n	17e4c <_free_r+0x198>
   17dcc:	6890      	ldr	r0, [r2, #8]
   17dce:	195d      	adds	r5, r3, r5
   17dd0:	68d3      	ldr	r3, [r2, #12]
   17dd2:	60c3      	str	r3, [r0, #12]
   17dd4:	6098      	str	r0, [r3, #8]
   17dd6:	4663      	mov	r3, ip
   17dd8:	432b      	orrs	r3, r5
   17dda:	604b      	str	r3, [r1, #4]
   17ddc:	514d      	str	r5, [r1, r5]
   17dde:	e7a7      	b.n	17d30 <_free_r+0x7c>
   17de0:	2814      	cmp	r0, #20
   17de2:	d814      	bhi.n	17e0e <_free_r+0x15a>
   17de4:	0002      	movs	r2, r0
   17de6:	305c      	adds	r0, #92	; 0x5c
   17de8:	325b      	adds	r2, #91	; 0x5b
   17dea:	00c0      	lsls	r0, r0, #3
   17dec:	e7ac      	b.n	17d48 <_free_r+0x94>
   17dee:	2301      	movs	r3, #1
   17df0:	1092      	asrs	r2, r2, #2
   17df2:	4093      	lsls	r3, r2
   17df4:	687a      	ldr	r2, [r7, #4]
   17df6:	4313      	orrs	r3, r2
   17df8:	607b      	str	r3, [r7, #4]
   17dfa:	0003      	movs	r3, r0
   17dfc:	e7b2      	b.n	17d64 <_free_r+0xb0>
   17dfe:	4328      	orrs	r0, r5
   17e00:	60d9      	str	r1, [r3, #12]
   17e02:	6099      	str	r1, [r3, #8]
   17e04:	60cb      	str	r3, [r1, #12]
   17e06:	608b      	str	r3, [r1, #8]
   17e08:	6048      	str	r0, [r1, #4]
   17e0a:	514d      	str	r5, [r1, r5]
   17e0c:	e790      	b.n	17d30 <_free_r+0x7c>
   17e0e:	2854      	cmp	r0, #84	; 0x54
   17e10:	d805      	bhi.n	17e1e <_free_r+0x16a>
   17e12:	0b28      	lsrs	r0, r5, #12
   17e14:	0002      	movs	r2, r0
   17e16:	306f      	adds	r0, #111	; 0x6f
   17e18:	326e      	adds	r2, #110	; 0x6e
   17e1a:	00c0      	lsls	r0, r0, #3
   17e1c:	e794      	b.n	17d48 <_free_r+0x94>
   17e1e:	22aa      	movs	r2, #170	; 0xaa
   17e20:	0052      	lsls	r2, r2, #1
   17e22:	4290      	cmp	r0, r2
   17e24:	d805      	bhi.n	17e32 <_free_r+0x17e>
   17e26:	0be8      	lsrs	r0, r5, #15
   17e28:	0002      	movs	r2, r0
   17e2a:	3078      	adds	r0, #120	; 0x78
   17e2c:	3277      	adds	r2, #119	; 0x77
   17e2e:	00c0      	lsls	r0, r0, #3
   17e30:	e78a      	b.n	17d48 <_free_r+0x94>
   17e32:	4a0e      	ldr	r2, [pc, #56]	; (17e6c <_free_r+0x1b8>)
   17e34:	4290      	cmp	r0, r2
   17e36:	d805      	bhi.n	17e44 <_free_r+0x190>
   17e38:	0ca8      	lsrs	r0, r5, #18
   17e3a:	0002      	movs	r2, r0
   17e3c:	307d      	adds	r0, #125	; 0x7d
   17e3e:	327c      	adds	r2, #124	; 0x7c
   17e40:	00c0      	lsls	r0, r0, #3
   17e42:	e781      	b.n	17d48 <_free_r+0x94>
   17e44:	20fe      	movs	r0, #254	; 0xfe
   17e46:	227e      	movs	r2, #126	; 0x7e
   17e48:	0080      	lsls	r0, r0, #2
   17e4a:	e77d      	b.n	17d48 <_free_r+0x94>
   17e4c:	4663      	mov	r3, ip
   17e4e:	432b      	orrs	r3, r5
   17e50:	604b      	str	r3, [r1, #4]
   17e52:	6015      	str	r5, [r2, #0]
   17e54:	e76c      	b.n	17d30 <_free_r+0x7c>
   17e56:	46c0      	nop			; (mov r8, r8)
   17e58:	20000494 	.word	0x20000494
   17e5c:	000001ff 	.word	0x000001ff
   17e60:	2000049c 	.word	0x2000049c
   17e64:	200008a0 	.word	0x200008a0
   17e68:	20001060 	.word	0x20001060
   17e6c:	00000554 	.word	0x00000554

00017e70 <__sfvwrite_r>:
   17e70:	b5f0      	push	{r4, r5, r6, r7, lr}
   17e72:	464e      	mov	r6, r9
   17e74:	46de      	mov	lr, fp
   17e76:	4657      	mov	r7, sl
   17e78:	4645      	mov	r5, r8
   17e7a:	b5e0      	push	{r5, r6, r7, lr}
   17e7c:	6893      	ldr	r3, [r2, #8]
   17e7e:	b083      	sub	sp, #12
   17e80:	9000      	str	r0, [sp, #0]
   17e82:	000c      	movs	r4, r1
   17e84:	0016      	movs	r6, r2
   17e86:	2b00      	cmp	r3, #0
   17e88:	d025      	beq.n	17ed6 <__sfvwrite_r+0x66>
   17e8a:	898b      	ldrh	r3, [r1, #12]
   17e8c:	071a      	lsls	r2, r3, #28
   17e8e:	d52a      	bpl.n	17ee6 <__sfvwrite_r+0x76>
   17e90:	690a      	ldr	r2, [r1, #16]
   17e92:	2a00      	cmp	r2, #0
   17e94:	d027      	beq.n	17ee6 <__sfvwrite_r+0x76>
   17e96:	6832      	ldr	r2, [r6, #0]
   17e98:	4693      	mov	fp, r2
   17e9a:	079a      	lsls	r2, r3, #30
   17e9c:	d52f      	bpl.n	17efe <__sfvwrite_r+0x8e>
   17e9e:	4bb2      	ldr	r3, [pc, #712]	; (18168 <__sfvwrite_r+0x2f8>)
   17ea0:	2700      	movs	r7, #0
   17ea2:	2500      	movs	r5, #0
   17ea4:	4698      	mov	r8, r3
   17ea6:	46b1      	mov	r9, r6
   17ea8:	2d00      	cmp	r5, #0
   17eaa:	d100      	bne.n	17eae <__sfvwrite_r+0x3e>
   17eac:	e072      	b.n	17f94 <__sfvwrite_r+0x124>
   17eae:	002b      	movs	r3, r5
   17eb0:	4545      	cmp	r5, r8
   17eb2:	d900      	bls.n	17eb6 <__sfvwrite_r+0x46>
   17eb4:	4bac      	ldr	r3, [pc, #688]	; (18168 <__sfvwrite_r+0x2f8>)
   17eb6:	003a      	movs	r2, r7
   17eb8:	69e1      	ldr	r1, [r4, #28]
   17eba:	9800      	ldr	r0, [sp, #0]
   17ebc:	6a66      	ldr	r6, [r4, #36]	; 0x24
   17ebe:	47b0      	blx	r6
   17ec0:	2800      	cmp	r0, #0
   17ec2:	dc00      	bgt.n	17ec6 <__sfvwrite_r+0x56>
   17ec4:	e073      	b.n	17fae <__sfvwrite_r+0x13e>
   17ec6:	464b      	mov	r3, r9
   17ec8:	689b      	ldr	r3, [r3, #8]
   17eca:	183f      	adds	r7, r7, r0
   17ecc:	1a2d      	subs	r5, r5, r0
   17ece:	1a18      	subs	r0, r3, r0
   17ed0:	464b      	mov	r3, r9
   17ed2:	6098      	str	r0, [r3, #8]
   17ed4:	d1e8      	bne.n	17ea8 <__sfvwrite_r+0x38>
   17ed6:	2000      	movs	r0, #0
   17ed8:	b003      	add	sp, #12
   17eda:	bc3c      	pop	{r2, r3, r4, r5}
   17edc:	4690      	mov	r8, r2
   17ede:	4699      	mov	r9, r3
   17ee0:	46a2      	mov	sl, r4
   17ee2:	46ab      	mov	fp, r5
   17ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17ee6:	0021      	movs	r1, r4
   17ee8:	9800      	ldr	r0, [sp, #0]
   17eea:	f7fe fc4b 	bl	16784 <__swsetup_r>
   17eee:	2800      	cmp	r0, #0
   17ef0:	d000      	beq.n	17ef4 <__sfvwrite_r+0x84>
   17ef2:	e130      	b.n	18156 <__sfvwrite_r+0x2e6>
   17ef4:	6832      	ldr	r2, [r6, #0]
   17ef6:	89a3      	ldrh	r3, [r4, #12]
   17ef8:	4693      	mov	fp, r2
   17efa:	079a      	lsls	r2, r3, #30
   17efc:	d4cf      	bmi.n	17e9e <__sfvwrite_r+0x2e>
   17efe:	07da      	lsls	r2, r3, #31
   17f00:	d55d      	bpl.n	17fbe <__sfvwrite_r+0x14e>
   17f02:	2300      	movs	r3, #0
   17f04:	2000      	movs	r0, #0
   17f06:	469a      	mov	sl, r3
   17f08:	2700      	movs	r7, #0
   17f0a:	001d      	movs	r5, r3
   17f0c:	46b1      	mov	r9, r6
   17f0e:	e029      	b.n	17f64 <__sfvwrite_r+0xf4>
   17f10:	2800      	cmp	r0, #0
   17f12:	d033      	beq.n	17f7c <__sfvwrite_r+0x10c>
   17f14:	46a8      	mov	r8, r5
   17f16:	42bd      	cmp	r5, r7
   17f18:	d900      	bls.n	17f1c <__sfvwrite_r+0xac>
   17f1a:	46b8      	mov	r8, r7
   17f1c:	6820      	ldr	r0, [r4, #0]
   17f1e:	6922      	ldr	r2, [r4, #16]
   17f20:	4646      	mov	r6, r8
   17f22:	6963      	ldr	r3, [r4, #20]
   17f24:	4290      	cmp	r0, r2
   17f26:	d907      	bls.n	17f38 <__sfvwrite_r+0xc8>
   17f28:	68a2      	ldr	r2, [r4, #8]
   17f2a:	4694      	mov	ip, r2
   17f2c:	449c      	add	ip, r3
   17f2e:	4662      	mov	r2, ip
   17f30:	9201      	str	r2, [sp, #4]
   17f32:	45e0      	cmp	r8, ip
   17f34:	dd00      	ble.n	17f38 <__sfvwrite_r+0xc8>
   17f36:	e0e9      	b.n	1810c <__sfvwrite_r+0x29c>
   17f38:	4598      	cmp	r8, r3
   17f3a:	da00      	bge.n	17f3e <__sfvwrite_r+0xce>
   17f3c:	e08f      	b.n	1805e <__sfvwrite_r+0x1ee>
   17f3e:	6a66      	ldr	r6, [r4, #36]	; 0x24
   17f40:	4652      	mov	r2, sl
   17f42:	69e1      	ldr	r1, [r4, #28]
   17f44:	9800      	ldr	r0, [sp, #0]
   17f46:	47b0      	blx	r6
   17f48:	1e06      	subs	r6, r0, #0
   17f4a:	dd30      	ble.n	17fae <__sfvwrite_r+0x13e>
   17f4c:	1bad      	subs	r5, r5, r6
   17f4e:	2001      	movs	r0, #1
   17f50:	2d00      	cmp	r5, #0
   17f52:	d026      	beq.n	17fa2 <__sfvwrite_r+0x132>
   17f54:	464b      	mov	r3, r9
   17f56:	689b      	ldr	r3, [r3, #8]
   17f58:	44b2      	add	sl, r6
   17f5a:	1bbf      	subs	r7, r7, r6
   17f5c:	1b9e      	subs	r6, r3, r6
   17f5e:	464b      	mov	r3, r9
   17f60:	609e      	str	r6, [r3, #8]
   17f62:	d0b8      	beq.n	17ed6 <__sfvwrite_r+0x66>
   17f64:	2f00      	cmp	r7, #0
   17f66:	d1d3      	bne.n	17f10 <__sfvwrite_r+0xa0>
   17f68:	465b      	mov	r3, fp
   17f6a:	681b      	ldr	r3, [r3, #0]
   17f6c:	469a      	mov	sl, r3
   17f6e:	465b      	mov	r3, fp
   17f70:	685f      	ldr	r7, [r3, #4]
   17f72:	2308      	movs	r3, #8
   17f74:	469c      	mov	ip, r3
   17f76:	44e3      	add	fp, ip
   17f78:	2f00      	cmp	r7, #0
   17f7a:	d0f5      	beq.n	17f68 <__sfvwrite_r+0xf8>
   17f7c:	003a      	movs	r2, r7
   17f7e:	210a      	movs	r1, #10
   17f80:	4650      	mov	r0, sl
   17f82:	f000 fc69 	bl	18858 <memchr>
   17f86:	2800      	cmp	r0, #0
   17f88:	d100      	bne.n	17f8c <__sfvwrite_r+0x11c>
   17f8a:	e0e2      	b.n	18152 <__sfvwrite_r+0x2e2>
   17f8c:	4653      	mov	r3, sl
   17f8e:	3001      	adds	r0, #1
   17f90:	1ac5      	subs	r5, r0, r3
   17f92:	e7bf      	b.n	17f14 <__sfvwrite_r+0xa4>
   17f94:	465b      	mov	r3, fp
   17f96:	681f      	ldr	r7, [r3, #0]
   17f98:	685d      	ldr	r5, [r3, #4]
   17f9a:	2308      	movs	r3, #8
   17f9c:	469c      	mov	ip, r3
   17f9e:	44e3      	add	fp, ip
   17fa0:	e782      	b.n	17ea8 <__sfvwrite_r+0x38>
   17fa2:	0021      	movs	r1, r4
   17fa4:	9800      	ldr	r0, [sp, #0]
   17fa6:	f7ff fd81 	bl	17aac <_fflush_r>
   17faa:	2800      	cmp	r0, #0
   17fac:	d0d2      	beq.n	17f54 <__sfvwrite_r+0xe4>
   17fae:	220c      	movs	r2, #12
   17fb0:	5ea3      	ldrsh	r3, [r4, r2]
   17fb2:	2240      	movs	r2, #64	; 0x40
   17fb4:	2001      	movs	r0, #1
   17fb6:	4313      	orrs	r3, r2
   17fb8:	81a3      	strh	r3, [r4, #12]
   17fba:	4240      	negs	r0, r0
   17fbc:	e78c      	b.n	17ed8 <__sfvwrite_r+0x68>
   17fbe:	2200      	movs	r2, #0
   17fc0:	4691      	mov	r9, r2
   17fc2:	464d      	mov	r5, r9
   17fc4:	2d00      	cmp	r5, #0
   17fc6:	d023      	beq.n	18010 <__sfvwrite_r+0x1a0>
   17fc8:	68a2      	ldr	r2, [r4, #8]
   17fca:	4690      	mov	r8, r2
   17fcc:	2280      	movs	r2, #128	; 0x80
   17fce:	0092      	lsls	r2, r2, #2
   17fd0:	4213      	tst	r3, r2
   17fd2:	d026      	beq.n	18022 <__sfvwrite_r+0x1b2>
   17fd4:	46c2      	mov	sl, r8
   17fd6:	4545      	cmp	r5, r8
   17fd8:	d34d      	bcc.n	18076 <__sfvwrite_r+0x206>
   17fda:	2290      	movs	r2, #144	; 0x90
   17fdc:	00d2      	lsls	r2, r2, #3
   17fde:	4213      	tst	r3, r2
   17fe0:	d14e      	bne.n	18080 <__sfvwrite_r+0x210>
   17fe2:	002f      	movs	r7, r5
   17fe4:	6820      	ldr	r0, [r4, #0]
   17fe6:	4652      	mov	r2, sl
   17fe8:	4649      	mov	r1, r9
   17fea:	f000 fc75 	bl	188d8 <memmove>
   17fee:	4642      	mov	r2, r8
   17ff0:	68a3      	ldr	r3, [r4, #8]
   17ff2:	1a98      	subs	r0, r3, r2
   17ff4:	6823      	ldr	r3, [r4, #0]
   17ff6:	60a0      	str	r0, [r4, #8]
   17ff8:	4453      	add	r3, sl
   17ffa:	6023      	str	r3, [r4, #0]
   17ffc:	68b3      	ldr	r3, [r6, #8]
   17ffe:	44b9      	add	r9, r7
   18000:	1bed      	subs	r5, r5, r7
   18002:	1bdf      	subs	r7, r3, r7
   18004:	60b7      	str	r7, [r6, #8]
   18006:	d100      	bne.n	1800a <__sfvwrite_r+0x19a>
   18008:	e765      	b.n	17ed6 <__sfvwrite_r+0x66>
   1800a:	89a3      	ldrh	r3, [r4, #12]
   1800c:	2d00      	cmp	r5, #0
   1800e:	d1db      	bne.n	17fc8 <__sfvwrite_r+0x158>
   18010:	465a      	mov	r2, fp
   18012:	6812      	ldr	r2, [r2, #0]
   18014:	4691      	mov	r9, r2
   18016:	465a      	mov	r2, fp
   18018:	6855      	ldr	r5, [r2, #4]
   1801a:	2208      	movs	r2, #8
   1801c:	4694      	mov	ip, r2
   1801e:	44e3      	add	fp, ip
   18020:	e7d0      	b.n	17fc4 <__sfvwrite_r+0x154>
   18022:	6820      	ldr	r0, [r4, #0]
   18024:	6923      	ldr	r3, [r4, #16]
   18026:	4298      	cmp	r0, r3
   18028:	d802      	bhi.n	18030 <__sfvwrite_r+0x1c0>
   1802a:	6967      	ldr	r7, [r4, #20]
   1802c:	42bd      	cmp	r5, r7
   1802e:	d259      	bcs.n	180e4 <__sfvwrite_r+0x274>
   18030:	4647      	mov	r7, r8
   18032:	42af      	cmp	r7, r5
   18034:	d900      	bls.n	18038 <__sfvwrite_r+0x1c8>
   18036:	002f      	movs	r7, r5
   18038:	003a      	movs	r2, r7
   1803a:	4649      	mov	r1, r9
   1803c:	f000 fc4c 	bl	188d8 <memmove>
   18040:	68a3      	ldr	r3, [r4, #8]
   18042:	6822      	ldr	r2, [r4, #0]
   18044:	1bdb      	subs	r3, r3, r7
   18046:	19d2      	adds	r2, r2, r7
   18048:	60a3      	str	r3, [r4, #8]
   1804a:	6022      	str	r2, [r4, #0]
   1804c:	2b00      	cmp	r3, #0
   1804e:	d1d5      	bne.n	17ffc <__sfvwrite_r+0x18c>
   18050:	0021      	movs	r1, r4
   18052:	9800      	ldr	r0, [sp, #0]
   18054:	f7ff fd2a 	bl	17aac <_fflush_r>
   18058:	2800      	cmp	r0, #0
   1805a:	d0cf      	beq.n	17ffc <__sfvwrite_r+0x18c>
   1805c:	e7a7      	b.n	17fae <__sfvwrite_r+0x13e>
   1805e:	4642      	mov	r2, r8
   18060:	4651      	mov	r1, sl
   18062:	f000 fc39 	bl	188d8 <memmove>
   18066:	4642      	mov	r2, r8
   18068:	68a3      	ldr	r3, [r4, #8]
   1806a:	1a9b      	subs	r3, r3, r2
   1806c:	60a3      	str	r3, [r4, #8]
   1806e:	6823      	ldr	r3, [r4, #0]
   18070:	4443      	add	r3, r8
   18072:	6023      	str	r3, [r4, #0]
   18074:	e76a      	b.n	17f4c <__sfvwrite_r+0xdc>
   18076:	46a8      	mov	r8, r5
   18078:	6820      	ldr	r0, [r4, #0]
   1807a:	002f      	movs	r7, r5
   1807c:	46aa      	mov	sl, r5
   1807e:	e7b2      	b.n	17fe6 <__sfvwrite_r+0x176>
   18080:	6921      	ldr	r1, [r4, #16]
   18082:	6822      	ldr	r2, [r4, #0]
   18084:	1a52      	subs	r2, r2, r1
   18086:	4692      	mov	sl, r2
   18088:	6962      	ldr	r2, [r4, #20]
   1808a:	0057      	lsls	r7, r2, #1
   1808c:	18bf      	adds	r7, r7, r2
   1808e:	0ffa      	lsrs	r2, r7, #31
   18090:	19d7      	adds	r7, r2, r7
   18092:	4652      	mov	r2, sl
   18094:	1c50      	adds	r0, r2, #1
   18096:	107f      	asrs	r7, r7, #1
   18098:	1940      	adds	r0, r0, r5
   1809a:	003a      	movs	r2, r7
   1809c:	42b8      	cmp	r0, r7
   1809e:	d901      	bls.n	180a4 <__sfvwrite_r+0x234>
   180a0:	0007      	movs	r7, r0
   180a2:	0002      	movs	r2, r0
   180a4:	055b      	lsls	r3, r3, #21
   180a6:	d542      	bpl.n	1812e <__sfvwrite_r+0x2be>
   180a8:	0011      	movs	r1, r2
   180aa:	9800      	ldr	r0, [sp, #0]
   180ac:	f000 f920 	bl	182f0 <_malloc_r>
   180b0:	4680      	mov	r8, r0
   180b2:	1e03      	subs	r3, r0, #0
   180b4:	d052      	beq.n	1815c <__sfvwrite_r+0x2ec>
   180b6:	4652      	mov	r2, sl
   180b8:	6921      	ldr	r1, [r4, #16]
   180ba:	f7fb fa45 	bl	13548 <memcpy>
   180be:	89a3      	ldrh	r3, [r4, #12]
   180c0:	4a2a      	ldr	r2, [pc, #168]	; (1816c <__sfvwrite_r+0x2fc>)
   180c2:	4013      	ands	r3, r2
   180c4:	2280      	movs	r2, #128	; 0x80
   180c6:	4313      	orrs	r3, r2
   180c8:	81a3      	strh	r3, [r4, #12]
   180ca:	4643      	mov	r3, r8
   180cc:	4640      	mov	r0, r8
   180ce:	6123      	str	r3, [r4, #16]
   180d0:	4653      	mov	r3, sl
   180d2:	4450      	add	r0, sl
   180d4:	6167      	str	r7, [r4, #20]
   180d6:	1aff      	subs	r7, r7, r3
   180d8:	60a7      	str	r7, [r4, #8]
   180da:	6020      	str	r0, [r4, #0]
   180dc:	46a8      	mov	r8, r5
   180de:	002f      	movs	r7, r5
   180e0:	46aa      	mov	sl, r5
   180e2:	e780      	b.n	17fe6 <__sfvwrite_r+0x176>
   180e4:	4b22      	ldr	r3, [pc, #136]	; (18170 <__sfvwrite_r+0x300>)
   180e6:	0028      	movs	r0, r5
   180e8:	429d      	cmp	r5, r3
   180ea:	d900      	bls.n	180ee <__sfvwrite_r+0x27e>
   180ec:	0018      	movs	r0, r3
   180ee:	0039      	movs	r1, r7
   180f0:	f7f8 f9dc 	bl	104ac <__divsi3>
   180f4:	003b      	movs	r3, r7
   180f6:	464a      	mov	r2, r9
   180f8:	4343      	muls	r3, r0
   180fa:	69e1      	ldr	r1, [r4, #28]
   180fc:	9800      	ldr	r0, [sp, #0]
   180fe:	6a67      	ldr	r7, [r4, #36]	; 0x24
   18100:	47b8      	blx	r7
   18102:	2800      	cmp	r0, #0
   18104:	dc00      	bgt.n	18108 <__sfvwrite_r+0x298>
   18106:	e752      	b.n	17fae <__sfvwrite_r+0x13e>
   18108:	0007      	movs	r7, r0
   1810a:	e777      	b.n	17ffc <__sfvwrite_r+0x18c>
   1810c:	4666      	mov	r6, ip
   1810e:	4651      	mov	r1, sl
   18110:	f000 fbe2 	bl	188d8 <memmove>
   18114:	46b4      	mov	ip, r6
   18116:	6823      	ldr	r3, [r4, #0]
   18118:	0021      	movs	r1, r4
   1811a:	4463      	add	r3, ip
   1811c:	6023      	str	r3, [r4, #0]
   1811e:	9800      	ldr	r0, [sp, #0]
   18120:	f7ff fcc4 	bl	17aac <_fflush_r>
   18124:	2800      	cmp	r0, #0
   18126:	d000      	beq.n	1812a <__sfvwrite_r+0x2ba>
   18128:	e741      	b.n	17fae <__sfvwrite_r+0x13e>
   1812a:	9e01      	ldr	r6, [sp, #4]
   1812c:	e70e      	b.n	17f4c <__sfvwrite_r+0xdc>
   1812e:	9800      	ldr	r0, [sp, #0]
   18130:	f000 ff7a 	bl	19028 <_realloc_r>
   18134:	4680      	mov	r8, r0
   18136:	2800      	cmp	r0, #0
   18138:	d1c7      	bne.n	180ca <__sfvwrite_r+0x25a>
   1813a:	9d00      	ldr	r5, [sp, #0]
   1813c:	6921      	ldr	r1, [r4, #16]
   1813e:	0028      	movs	r0, r5
   18140:	f7ff fdb8 	bl	17cb4 <_free_r>
   18144:	2280      	movs	r2, #128	; 0x80
   18146:	89a3      	ldrh	r3, [r4, #12]
   18148:	4393      	bics	r3, r2
   1814a:	3a74      	subs	r2, #116	; 0x74
   1814c:	b21b      	sxth	r3, r3
   1814e:	602a      	str	r2, [r5, #0]
   18150:	e72f      	b.n	17fb2 <__sfvwrite_r+0x142>
   18152:	1c7d      	adds	r5, r7, #1
   18154:	e6de      	b.n	17f14 <__sfvwrite_r+0xa4>
   18156:	2001      	movs	r0, #1
   18158:	4240      	negs	r0, r0
   1815a:	e6bd      	b.n	17ed8 <__sfvwrite_r+0x68>
   1815c:	9a00      	ldr	r2, [sp, #0]
   1815e:	330c      	adds	r3, #12
   18160:	6013      	str	r3, [r2, #0]
   18162:	220c      	movs	r2, #12
   18164:	5ea3      	ldrsh	r3, [r4, r2]
   18166:	e724      	b.n	17fb2 <__sfvwrite_r+0x142>
   18168:	7ffffc00 	.word	0x7ffffc00
   1816c:	fffffb7f 	.word	0xfffffb7f
   18170:	7fffffff 	.word	0x7fffffff

00018174 <_fwalk_reent>:
   18174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18176:	4647      	mov	r7, r8
   18178:	46ce      	mov	lr, r9
   1817a:	b580      	push	{r7, lr}
   1817c:	27b8      	movs	r7, #184	; 0xb8
   1817e:	4680      	mov	r8, r0
   18180:	00bf      	lsls	r7, r7, #2
   18182:	4447      	add	r7, r8
   18184:	4689      	mov	r9, r1
   18186:	2600      	movs	r6, #0
   18188:	2f00      	cmp	r7, #0
   1818a:	d014      	beq.n	181b6 <_fwalk_reent+0x42>
   1818c:	687b      	ldr	r3, [r7, #4]
   1818e:	68bc      	ldr	r4, [r7, #8]
   18190:	1e5d      	subs	r5, r3, #1
   18192:	d40d      	bmi.n	181b0 <_fwalk_reent+0x3c>
   18194:	89a3      	ldrh	r3, [r4, #12]
   18196:	2b01      	cmp	r3, #1
   18198:	d907      	bls.n	181aa <_fwalk_reent+0x36>
   1819a:	220e      	movs	r2, #14
   1819c:	5ea3      	ldrsh	r3, [r4, r2]
   1819e:	3301      	adds	r3, #1
   181a0:	d003      	beq.n	181aa <_fwalk_reent+0x36>
   181a2:	0021      	movs	r1, r4
   181a4:	4640      	mov	r0, r8
   181a6:	47c8      	blx	r9
   181a8:	4306      	orrs	r6, r0
   181aa:	3468      	adds	r4, #104	; 0x68
   181ac:	3d01      	subs	r5, #1
   181ae:	d2f1      	bcs.n	18194 <_fwalk_reent+0x20>
   181b0:	683f      	ldr	r7, [r7, #0]
   181b2:	2f00      	cmp	r7, #0
   181b4:	d1ea      	bne.n	1818c <_fwalk_reent+0x18>
   181b6:	0030      	movs	r0, r6
   181b8:	bc0c      	pop	{r2, r3}
   181ba:	4690      	mov	r8, r2
   181bc:	4699      	mov	r9, r3
   181be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000181c0 <_localeconv_r>:
   181c0:	4b04      	ldr	r3, [pc, #16]	; (181d4 <_localeconv_r+0x14>)
   181c2:	681b      	ldr	r3, [r3, #0]
   181c4:	6b58      	ldr	r0, [r3, #52]	; 0x34
   181c6:	2800      	cmp	r0, #0
   181c8:	d001      	beq.n	181ce <_localeconv_r+0xe>
   181ca:	30f0      	adds	r0, #240	; 0xf0
   181cc:	4770      	bx	lr
   181ce:	4802      	ldr	r0, [pc, #8]	; (181d8 <_localeconv_r+0x18>)
   181d0:	e7fb      	b.n	181ca <_localeconv_r+0xa>
   181d2:	46c0      	nop			; (mov r8, r8)
   181d4:	20000064 	.word	0x20000064
   181d8:	200008a4 	.word	0x200008a4

000181dc <__retarget_lock_init_recursive>:
   181dc:	4770      	bx	lr
   181de:	46c0      	nop			; (mov r8, r8)

000181e0 <__retarget_lock_close_recursive>:
   181e0:	4770      	bx	lr
   181e2:	46c0      	nop			; (mov r8, r8)

000181e4 <__retarget_lock_acquire_recursive>:
   181e4:	4770      	bx	lr
   181e6:	46c0      	nop			; (mov r8, r8)

000181e8 <__retarget_lock_release_recursive>:
   181e8:	4770      	bx	lr
   181ea:	46c0      	nop			; (mov r8, r8)

000181ec <__swhatbuf_r>:
   181ec:	b570      	push	{r4, r5, r6, lr}
   181ee:	000c      	movs	r4, r1
   181f0:	001e      	movs	r6, r3
   181f2:	230e      	movs	r3, #14
   181f4:	5ec9      	ldrsh	r1, [r1, r3]
   181f6:	b090      	sub	sp, #64	; 0x40
   181f8:	0015      	movs	r5, r2
   181fa:	2900      	cmp	r1, #0
   181fc:	db15      	blt.n	1822a <__swhatbuf_r+0x3e>
   181fe:	aa01      	add	r2, sp, #4
   18200:	f001 fbb8 	bl	19974 <_fstat_r>
   18204:	2800      	cmp	r0, #0
   18206:	db10      	blt.n	1822a <__swhatbuf_r+0x3e>
   18208:	22f0      	movs	r2, #240	; 0xf0
   1820a:	9b02      	ldr	r3, [sp, #8]
   1820c:	0212      	lsls	r2, r2, #8
   1820e:	4013      	ands	r3, r2
   18210:	4a0d      	ldr	r2, [pc, #52]	; (18248 <__swhatbuf_r+0x5c>)
   18212:	2080      	movs	r0, #128	; 0x80
   18214:	4694      	mov	ip, r2
   18216:	4463      	add	r3, ip
   18218:	425a      	negs	r2, r3
   1821a:	4153      	adcs	r3, r2
   1821c:	6033      	str	r3, [r6, #0]
   1821e:	2380      	movs	r3, #128	; 0x80
   18220:	00db      	lsls	r3, r3, #3
   18222:	602b      	str	r3, [r5, #0]
   18224:	0100      	lsls	r0, r0, #4
   18226:	b010      	add	sp, #64	; 0x40
   18228:	bd70      	pop	{r4, r5, r6, pc}
   1822a:	2300      	movs	r3, #0
   1822c:	6033      	str	r3, [r6, #0]
   1822e:	89a3      	ldrh	r3, [r4, #12]
   18230:	061b      	lsls	r3, r3, #24
   18232:	d503      	bpl.n	1823c <__swhatbuf_r+0x50>
   18234:	2340      	movs	r3, #64	; 0x40
   18236:	2000      	movs	r0, #0
   18238:	602b      	str	r3, [r5, #0]
   1823a:	e7f4      	b.n	18226 <__swhatbuf_r+0x3a>
   1823c:	2380      	movs	r3, #128	; 0x80
   1823e:	00db      	lsls	r3, r3, #3
   18240:	602b      	str	r3, [r5, #0]
   18242:	2000      	movs	r0, #0
   18244:	e7ef      	b.n	18226 <__swhatbuf_r+0x3a>
   18246:	46c0      	nop			; (mov r8, r8)
   18248:	ffffe000 	.word	0xffffe000

0001824c <__smakebuf_r>:
   1824c:	b570      	push	{r4, r5, r6, lr}
   1824e:	898b      	ldrh	r3, [r1, #12]
   18250:	b082      	sub	sp, #8
   18252:	0006      	movs	r6, r0
   18254:	000c      	movs	r4, r1
   18256:	079b      	lsls	r3, r3, #30
   18258:	d507      	bpl.n	1826a <__smakebuf_r+0x1e>
   1825a:	0023      	movs	r3, r4
   1825c:	3343      	adds	r3, #67	; 0x43
   1825e:	6023      	str	r3, [r4, #0]
   18260:	6123      	str	r3, [r4, #16]
   18262:	2301      	movs	r3, #1
   18264:	6163      	str	r3, [r4, #20]
   18266:	b002      	add	sp, #8
   18268:	bd70      	pop	{r4, r5, r6, pc}
   1826a:	ab01      	add	r3, sp, #4
   1826c:	466a      	mov	r2, sp
   1826e:	f7ff ffbd 	bl	181ec <__swhatbuf_r>
   18272:	9900      	ldr	r1, [sp, #0]
   18274:	0005      	movs	r5, r0
   18276:	0030      	movs	r0, r6
   18278:	f000 f83a 	bl	182f0 <_malloc_r>
   1827c:	2800      	cmp	r0, #0
   1827e:	d01e      	beq.n	182be <__smakebuf_r+0x72>
   18280:	2280      	movs	r2, #128	; 0x80
   18282:	4b15      	ldr	r3, [pc, #84]	; (182d8 <__smakebuf_r+0x8c>)
   18284:	63f3      	str	r3, [r6, #60]	; 0x3c
   18286:	89a3      	ldrh	r3, [r4, #12]
   18288:	6020      	str	r0, [r4, #0]
   1828a:	4313      	orrs	r3, r2
   1828c:	9a00      	ldr	r2, [sp, #0]
   1828e:	b21b      	sxth	r3, r3
   18290:	6162      	str	r2, [r4, #20]
   18292:	9a01      	ldr	r2, [sp, #4]
   18294:	81a3      	strh	r3, [r4, #12]
   18296:	6120      	str	r0, [r4, #16]
   18298:	2a00      	cmp	r2, #0
   1829a:	d102      	bne.n	182a2 <__smakebuf_r+0x56>
   1829c:	432b      	orrs	r3, r5
   1829e:	81a3      	strh	r3, [r4, #12]
   182a0:	e7e1      	b.n	18266 <__smakebuf_r+0x1a>
   182a2:	230e      	movs	r3, #14
   182a4:	5ee1      	ldrsh	r1, [r4, r3]
   182a6:	0030      	movs	r0, r6
   182a8:	f001 fb78 	bl	1999c <_isatty_r>
   182ac:	2800      	cmp	r0, #0
   182ae:	d010      	beq.n	182d2 <__smakebuf_r+0x86>
   182b0:	2203      	movs	r2, #3
   182b2:	89a3      	ldrh	r3, [r4, #12]
   182b4:	4393      	bics	r3, r2
   182b6:	2201      	movs	r2, #1
   182b8:	4313      	orrs	r3, r2
   182ba:	b21b      	sxth	r3, r3
   182bc:	e7ee      	b.n	1829c <__smakebuf_r+0x50>
   182be:	220c      	movs	r2, #12
   182c0:	5ea3      	ldrsh	r3, [r4, r2]
   182c2:	059a      	lsls	r2, r3, #22
   182c4:	d4cf      	bmi.n	18266 <__smakebuf_r+0x1a>
   182c6:	2203      	movs	r2, #3
   182c8:	4393      	bics	r3, r2
   182ca:	2202      	movs	r2, #2
   182cc:	4313      	orrs	r3, r2
   182ce:	81a3      	strh	r3, [r4, #12]
   182d0:	e7c3      	b.n	1825a <__smakebuf_r+0xe>
   182d2:	220c      	movs	r2, #12
   182d4:	5ea3      	ldrsh	r3, [r4, r2]
   182d6:	e7e1      	b.n	1829c <__smakebuf_r+0x50>
   182d8:	00017b01 	.word	0x00017b01

000182dc <malloc>:
   182dc:	b510      	push	{r4, lr}
   182de:	4b03      	ldr	r3, [pc, #12]	; (182ec <malloc+0x10>)
   182e0:	0001      	movs	r1, r0
   182e2:	6818      	ldr	r0, [r3, #0]
   182e4:	f000 f804 	bl	182f0 <_malloc_r>
   182e8:	bd10      	pop	{r4, pc}
   182ea:	46c0      	nop			; (mov r8, r8)
   182ec:	20000064 	.word	0x20000064

000182f0 <_malloc_r>:
   182f0:	b5f0      	push	{r4, r5, r6, r7, lr}
   182f2:	4657      	mov	r7, sl
   182f4:	4645      	mov	r5, r8
   182f6:	46de      	mov	lr, fp
   182f8:	464e      	mov	r6, r9
   182fa:	b5e0      	push	{r5, r6, r7, lr}
   182fc:	000d      	movs	r5, r1
   182fe:	350b      	adds	r5, #11
   18300:	b083      	sub	sp, #12
   18302:	0007      	movs	r7, r0
   18304:	2d16      	cmp	r5, #22
   18306:	d800      	bhi.n	1830a <_malloc_r+0x1a>
   18308:	e09f      	b.n	1844a <_malloc_r+0x15a>
   1830a:	2307      	movs	r3, #7
   1830c:	439d      	bics	r5, r3
   1830e:	d500      	bpl.n	18312 <_malloc_r+0x22>
   18310:	e0c4      	b.n	1849c <_malloc_r+0x1ac>
   18312:	42a9      	cmp	r1, r5
   18314:	d900      	bls.n	18318 <_malloc_r+0x28>
   18316:	e0c1      	b.n	1849c <_malloc_r+0x1ac>
   18318:	f000 fb2e 	bl	18978 <__malloc_lock>
   1831c:	23f8      	movs	r3, #248	; 0xf8
   1831e:	33ff      	adds	r3, #255	; 0xff
   18320:	429d      	cmp	r5, r3
   18322:	d800      	bhi.n	18326 <_malloc_r+0x36>
   18324:	e28f      	b.n	18846 <_malloc_r+0x556>
   18326:	0a68      	lsrs	r0, r5, #9
   18328:	d100      	bne.n	1832c <_malloc_r+0x3c>
   1832a:	e0bb      	b.n	184a4 <_malloc_r+0x1b4>
   1832c:	2804      	cmp	r0, #4
   1832e:	d900      	bls.n	18332 <_malloc_r+0x42>
   18330:	e162      	b.n	185f8 <_malloc_r+0x308>
   18332:	2338      	movs	r3, #56	; 0x38
   18334:	4698      	mov	r8, r3
   18336:	09a8      	lsrs	r0, r5, #6
   18338:	4480      	add	r8, r0
   1833a:	3039      	adds	r0, #57	; 0x39
   1833c:	00c1      	lsls	r1, r0, #3
   1833e:	4ed2      	ldr	r6, [pc, #840]	; (18688 <_malloc_r+0x398>)
   18340:	1871      	adds	r1, r6, r1
   18342:	3908      	subs	r1, #8
   18344:	68cc      	ldr	r4, [r1, #12]
   18346:	42a1      	cmp	r1, r4
   18348:	d019      	beq.n	1837e <_malloc_r+0x8e>
   1834a:	2303      	movs	r3, #3
   1834c:	6862      	ldr	r2, [r4, #4]
   1834e:	439a      	bics	r2, r3
   18350:	0013      	movs	r3, r2
   18352:	1b52      	subs	r2, r2, r5
   18354:	2a0f      	cmp	r2, #15
   18356:	dd00      	ble.n	1835a <_malloc_r+0x6a>
   18358:	e0aa      	b.n	184b0 <_malloc_r+0x1c0>
   1835a:	2a00      	cmp	r2, #0
   1835c:	db00      	blt.n	18360 <_malloc_r+0x70>
   1835e:	e088      	b.n	18472 <_malloc_r+0x182>
   18360:	2303      	movs	r3, #3
   18362:	469c      	mov	ip, r3
   18364:	e008      	b.n	18378 <_malloc_r+0x88>
   18366:	4662      	mov	r2, ip
   18368:	6863      	ldr	r3, [r4, #4]
   1836a:	4393      	bics	r3, r2
   1836c:	1b5a      	subs	r2, r3, r5
   1836e:	2a0f      	cmp	r2, #15
   18370:	dd00      	ble.n	18374 <_malloc_r+0x84>
   18372:	e09d      	b.n	184b0 <_malloc_r+0x1c0>
   18374:	2a00      	cmp	r2, #0
   18376:	da7c      	bge.n	18472 <_malloc_r+0x182>
   18378:	68e4      	ldr	r4, [r4, #12]
   1837a:	42a1      	cmp	r1, r4
   1837c:	d1f3      	bne.n	18366 <_malloc_r+0x76>
   1837e:	0032      	movs	r2, r6
   18380:	6934      	ldr	r4, [r6, #16]
   18382:	3208      	adds	r2, #8
   18384:	4294      	cmp	r4, r2
   18386:	d100      	bne.n	1838a <_malloc_r+0x9a>
   18388:	e190      	b.n	186ac <_malloc_r+0x3bc>
   1838a:	2303      	movs	r3, #3
   1838c:	6861      	ldr	r1, [r4, #4]
   1838e:	4399      	bics	r1, r3
   18390:	4689      	mov	r9, r1
   18392:	1b49      	subs	r1, r1, r5
   18394:	290f      	cmp	r1, #15
   18396:	dd00      	ble.n	1839a <_malloc_r+0xaa>
   18398:	e162      	b.n	18660 <_malloc_r+0x370>
   1839a:	6172      	str	r2, [r6, #20]
   1839c:	6132      	str	r2, [r6, #16]
   1839e:	2900      	cmp	r1, #0
   183a0:	db00      	blt.n	183a4 <_malloc_r+0xb4>
   183a2:	e087      	b.n	184b4 <_malloc_r+0x1c4>
   183a4:	4ab9      	ldr	r2, [pc, #740]	; (1868c <_malloc_r+0x39c>)
   183a6:	464b      	mov	r3, r9
   183a8:	4591      	cmp	r9, r2
   183aa:	d900      	bls.n	183ae <_malloc_r+0xbe>
   183ac:	e130      	b.n	18610 <_malloc_r+0x320>
   183ae:	08db      	lsrs	r3, r3, #3
   183b0:	3aff      	subs	r2, #255	; 0xff
   183b2:	1099      	asrs	r1, r3, #2
   183b4:	3aff      	subs	r2, #255	; 0xff
   183b6:	408a      	lsls	r2, r1
   183b8:	00db      	lsls	r3, r3, #3
   183ba:	6871      	ldr	r1, [r6, #4]
   183bc:	199b      	adds	r3, r3, r6
   183be:	430a      	orrs	r2, r1
   183c0:	6899      	ldr	r1, [r3, #8]
   183c2:	6072      	str	r2, [r6, #4]
   183c4:	60e3      	str	r3, [r4, #12]
   183c6:	60a1      	str	r1, [r4, #8]
   183c8:	609c      	str	r4, [r3, #8]
   183ca:	0013      	movs	r3, r2
   183cc:	60cc      	str	r4, [r1, #12]
   183ce:	2101      	movs	r1, #1
   183d0:	1082      	asrs	r2, r0, #2
   183d2:	4091      	lsls	r1, r2
   183d4:	4299      	cmp	r1, r3
   183d6:	d86f      	bhi.n	184b8 <_malloc_r+0x1c8>
   183d8:	420b      	tst	r3, r1
   183da:	d105      	bne.n	183e8 <_malloc_r+0xf8>
   183dc:	2203      	movs	r2, #3
   183de:	4390      	bics	r0, r2
   183e0:	0049      	lsls	r1, r1, #1
   183e2:	3004      	adds	r0, #4
   183e4:	420b      	tst	r3, r1
   183e6:	d0fb      	beq.n	183e0 <_malloc_r+0xf0>
   183e8:	2303      	movs	r3, #3
   183ea:	4698      	mov	r8, r3
   183ec:	00c3      	lsls	r3, r0, #3
   183ee:	4699      	mov	r9, r3
   183f0:	44b1      	add	r9, r6
   183f2:	46cc      	mov	ip, r9
   183f4:	4682      	mov	sl, r0
   183f6:	4663      	mov	r3, ip
   183f8:	68dc      	ldr	r4, [r3, #12]
   183fa:	45a4      	cmp	ip, r4
   183fc:	d107      	bne.n	1840e <_malloc_r+0x11e>
   183fe:	e157      	b.n	186b0 <_malloc_r+0x3c0>
   18400:	2a00      	cmp	r2, #0
   18402:	db00      	blt.n	18406 <_malloc_r+0x116>
   18404:	e166      	b.n	186d4 <_malloc_r+0x3e4>
   18406:	68e4      	ldr	r4, [r4, #12]
   18408:	45a4      	cmp	ip, r4
   1840a:	d100      	bne.n	1840e <_malloc_r+0x11e>
   1840c:	e150      	b.n	186b0 <_malloc_r+0x3c0>
   1840e:	4642      	mov	r2, r8
   18410:	6863      	ldr	r3, [r4, #4]
   18412:	4393      	bics	r3, r2
   18414:	1b5a      	subs	r2, r3, r5
   18416:	2a0f      	cmp	r2, #15
   18418:	ddf2      	ble.n	18400 <_malloc_r+0x110>
   1841a:	2001      	movs	r0, #1
   1841c:	4680      	mov	r8, r0
   1841e:	1961      	adds	r1, r4, r5
   18420:	4305      	orrs	r5, r0
   18422:	6065      	str	r5, [r4, #4]
   18424:	68a0      	ldr	r0, [r4, #8]
   18426:	68e5      	ldr	r5, [r4, #12]
   18428:	3608      	adds	r6, #8
   1842a:	60c5      	str	r5, [r0, #12]
   1842c:	60a8      	str	r0, [r5, #8]
   1842e:	4640      	mov	r0, r8
   18430:	60f1      	str	r1, [r6, #12]
   18432:	60b1      	str	r1, [r6, #8]
   18434:	4310      	orrs	r0, r2
   18436:	6048      	str	r0, [r1, #4]
   18438:	60ce      	str	r6, [r1, #12]
   1843a:	608e      	str	r6, [r1, #8]
   1843c:	0038      	movs	r0, r7
   1843e:	50e2      	str	r2, [r4, r3]
   18440:	f000 faa2 	bl	18988 <__malloc_unlock>
   18444:	0020      	movs	r0, r4
   18446:	3008      	adds	r0, #8
   18448:	e021      	b.n	1848e <_malloc_r+0x19e>
   1844a:	2910      	cmp	r1, #16
   1844c:	d826      	bhi.n	1849c <_malloc_r+0x1ac>
   1844e:	0038      	movs	r0, r7
   18450:	f000 fa92 	bl	18978 <__malloc_lock>
   18454:	2510      	movs	r5, #16
   18456:	2318      	movs	r3, #24
   18458:	2002      	movs	r0, #2
   1845a:	4e8b      	ldr	r6, [pc, #556]	; (18688 <_malloc_r+0x398>)
   1845c:	18f3      	adds	r3, r6, r3
   1845e:	001a      	movs	r2, r3
   18460:	685c      	ldr	r4, [r3, #4]
   18462:	3a08      	subs	r2, #8
   18464:	4294      	cmp	r4, r2
   18466:	d100      	bne.n	1846a <_malloc_r+0x17a>
   18468:	e12e      	b.n	186c8 <_malloc_r+0x3d8>
   1846a:	2303      	movs	r3, #3
   1846c:	6862      	ldr	r2, [r4, #4]
   1846e:	439a      	bics	r2, r3
   18470:	0013      	movs	r3, r2
   18472:	68e2      	ldr	r2, [r4, #12]
   18474:	68a1      	ldr	r1, [r4, #8]
   18476:	60ca      	str	r2, [r1, #12]
   18478:	6091      	str	r1, [r2, #8]
   1847a:	2201      	movs	r2, #1
   1847c:	18e3      	adds	r3, r4, r3
   1847e:	6859      	ldr	r1, [r3, #4]
   18480:	0038      	movs	r0, r7
   18482:	430a      	orrs	r2, r1
   18484:	605a      	str	r2, [r3, #4]
   18486:	f000 fa7f 	bl	18988 <__malloc_unlock>
   1848a:	0020      	movs	r0, r4
   1848c:	3008      	adds	r0, #8
   1848e:	b003      	add	sp, #12
   18490:	bc3c      	pop	{r2, r3, r4, r5}
   18492:	4690      	mov	r8, r2
   18494:	4699      	mov	r9, r3
   18496:	46a2      	mov	sl, r4
   18498:	46ab      	mov	fp, r5
   1849a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1849c:	230c      	movs	r3, #12
   1849e:	2000      	movs	r0, #0
   184a0:	603b      	str	r3, [r7, #0]
   184a2:	e7f4      	b.n	1848e <_malloc_r+0x19e>
   184a4:	2180      	movs	r1, #128	; 0x80
   184a6:	233f      	movs	r3, #63	; 0x3f
   184a8:	2040      	movs	r0, #64	; 0x40
   184aa:	0089      	lsls	r1, r1, #2
   184ac:	4698      	mov	r8, r3
   184ae:	e746      	b.n	1833e <_malloc_r+0x4e>
   184b0:	4640      	mov	r0, r8
   184b2:	e764      	b.n	1837e <_malloc_r+0x8e>
   184b4:	464b      	mov	r3, r9
   184b6:	e7e0      	b.n	1847a <_malloc_r+0x18a>
   184b8:	2303      	movs	r3, #3
   184ba:	68b4      	ldr	r4, [r6, #8]
   184bc:	6862      	ldr	r2, [r4, #4]
   184be:	439a      	bics	r2, r3
   184c0:	4690      	mov	r8, r2
   184c2:	42aa      	cmp	r2, r5
   184c4:	d303      	bcc.n	184ce <_malloc_r+0x1de>
   184c6:	1b53      	subs	r3, r2, r5
   184c8:	2b0f      	cmp	r3, #15
   184ca:	dd00      	ble.n	184ce <_malloc_r+0x1de>
   184cc:	e086      	b.n	185dc <_malloc_r+0x2ec>
   184ce:	0023      	movs	r3, r4
   184d0:	4443      	add	r3, r8
   184d2:	4a6f      	ldr	r2, [pc, #444]	; (18690 <_malloc_r+0x3a0>)
   184d4:	9301      	str	r3, [sp, #4]
   184d6:	4b6f      	ldr	r3, [pc, #444]	; (18694 <_malloc_r+0x3a4>)
   184d8:	4693      	mov	fp, r2
   184da:	681b      	ldr	r3, [r3, #0]
   184dc:	6812      	ldr	r2, [r2, #0]
   184de:	18eb      	adds	r3, r5, r3
   184e0:	3201      	adds	r2, #1
   184e2:	d100      	bne.n	184e6 <_malloc_r+0x1f6>
   184e4:	e168      	b.n	187b8 <_malloc_r+0x4c8>
   184e6:	4a6c      	ldr	r2, [pc, #432]	; (18698 <_malloc_r+0x3a8>)
   184e8:	4694      	mov	ip, r2
   184ea:	4463      	add	r3, ip
   184ec:	0b1b      	lsrs	r3, r3, #12
   184ee:	031b      	lsls	r3, r3, #12
   184f0:	9300      	str	r3, [sp, #0]
   184f2:	9900      	ldr	r1, [sp, #0]
   184f4:	0038      	movs	r0, r7
   184f6:	f000 ff55 	bl	193a4 <_sbrk_r>
   184fa:	0003      	movs	r3, r0
   184fc:	4681      	mov	r9, r0
   184fe:	3301      	adds	r3, #1
   18500:	d061      	beq.n	185c6 <_malloc_r+0x2d6>
   18502:	9b01      	ldr	r3, [sp, #4]
   18504:	4283      	cmp	r3, r0
   18506:	d900      	bls.n	1850a <_malloc_r+0x21a>
   18508:	e0ff      	b.n	1870a <_malloc_r+0x41a>
   1850a:	4b64      	ldr	r3, [pc, #400]	; (1869c <_malloc_r+0x3ac>)
   1850c:	9a00      	ldr	r2, [sp, #0]
   1850e:	469a      	mov	sl, r3
   18510:	681b      	ldr	r3, [r3, #0]
   18512:	469c      	mov	ip, r3
   18514:	4653      	mov	r3, sl
   18516:	4462      	add	r2, ip
   18518:	601a      	str	r2, [r3, #0]
   1851a:	9b01      	ldr	r3, [sp, #4]
   1851c:	0011      	movs	r1, r2
   1851e:	4283      	cmp	r3, r0
   18520:	d100      	bne.n	18524 <_malloc_r+0x234>
   18522:	e155      	b.n	187d0 <_malloc_r+0x4e0>
   18524:	465b      	mov	r3, fp
   18526:	681b      	ldr	r3, [r3, #0]
   18528:	3301      	adds	r3, #1
   1852a:	d100      	bne.n	1852e <_malloc_r+0x23e>
   1852c:	e16c      	b.n	18808 <_malloc_r+0x518>
   1852e:	464b      	mov	r3, r9
   18530:	9a01      	ldr	r2, [sp, #4]
   18532:	1a9b      	subs	r3, r3, r2
   18534:	1859      	adds	r1, r3, r1
   18536:	4653      	mov	r3, sl
   18538:	6019      	str	r1, [r3, #0]
   1853a:	2307      	movs	r3, #7
   1853c:	464a      	mov	r2, r9
   1853e:	4013      	ands	r3, r2
   18540:	d100      	bne.n	18544 <_malloc_r+0x254>
   18542:	e124      	b.n	1878e <_malloc_r+0x49e>
   18544:	2108      	movs	r1, #8
   18546:	4689      	mov	r9, r1
   18548:	4955      	ldr	r1, [pc, #340]	; (186a0 <_malloc_r+0x3b0>)
   1854a:	1ad2      	subs	r2, r2, r3
   1854c:	4491      	add	r9, r2
   1854e:	1acb      	subs	r3, r1, r3
   18550:	9a00      	ldr	r2, [sp, #0]
   18552:	0038      	movs	r0, r7
   18554:	444a      	add	r2, r9
   18556:	0511      	lsls	r1, r2, #20
   18558:	0d09      	lsrs	r1, r1, #20
   1855a:	1a5b      	subs	r3, r3, r1
   1855c:	0019      	movs	r1, r3
   1855e:	469b      	mov	fp, r3
   18560:	f000 ff20 	bl	193a4 <_sbrk_r>
   18564:	1c43      	adds	r3, r0, #1
   18566:	d100      	bne.n	1856a <_malloc_r+0x27a>
   18568:	e142      	b.n	187f0 <_malloc_r+0x500>
   1856a:	464b      	mov	r3, r9
   1856c:	1ac0      	subs	r0, r0, r3
   1856e:	2301      	movs	r3, #1
   18570:	4458      	add	r0, fp
   18572:	4318      	orrs	r0, r3
   18574:	4653      	mov	r3, sl
   18576:	681b      	ldr	r3, [r3, #0]
   18578:	445b      	add	r3, fp
   1857a:	0019      	movs	r1, r3
   1857c:	4653      	mov	r3, sl
   1857e:	6019      	str	r1, [r3, #0]
   18580:	464b      	mov	r3, r9
   18582:	60b3      	str	r3, [r6, #8]
   18584:	6058      	str	r0, [r3, #4]
   18586:	42b4      	cmp	r4, r6
   18588:	d013      	beq.n	185b2 <_malloc_r+0x2c2>
   1858a:	4643      	mov	r3, r8
   1858c:	2b0f      	cmp	r3, #15
   1858e:	d800      	bhi.n	18592 <_malloc_r+0x2a2>
   18590:	e0e8      	b.n	18764 <_malloc_r+0x474>
   18592:	4643      	mov	r3, r8
   18594:	2207      	movs	r2, #7
   18596:	6860      	ldr	r0, [r4, #4]
   18598:	3b0c      	subs	r3, #12
   1859a:	4393      	bics	r3, r2
   1859c:	3a06      	subs	r2, #6
   1859e:	4002      	ands	r2, r0
   185a0:	2005      	movs	r0, #5
   185a2:	431a      	orrs	r2, r3
   185a4:	6062      	str	r2, [r4, #4]
   185a6:	18e2      	adds	r2, r4, r3
   185a8:	6050      	str	r0, [r2, #4]
   185aa:	6090      	str	r0, [r2, #8]
   185ac:	2b0f      	cmp	r3, #15
   185ae:	d900      	bls.n	185b2 <_malloc_r+0x2c2>
   185b0:	e122      	b.n	187f8 <_malloc_r+0x508>
   185b2:	4b3c      	ldr	r3, [pc, #240]	; (186a4 <_malloc_r+0x3b4>)
   185b4:	681a      	ldr	r2, [r3, #0]
   185b6:	4291      	cmp	r1, r2
   185b8:	d900      	bls.n	185bc <_malloc_r+0x2cc>
   185ba:	6019      	str	r1, [r3, #0]
   185bc:	4b3a      	ldr	r3, [pc, #232]	; (186a8 <_malloc_r+0x3b8>)
   185be:	681a      	ldr	r2, [r3, #0]
   185c0:	4291      	cmp	r1, r2
   185c2:	d900      	bls.n	185c6 <_malloc_r+0x2d6>
   185c4:	6019      	str	r1, [r3, #0]
   185c6:	2303      	movs	r3, #3
   185c8:	68b4      	ldr	r4, [r6, #8]
   185ca:	6862      	ldr	r2, [r4, #4]
   185cc:	439a      	bics	r2, r3
   185ce:	1b53      	subs	r3, r2, r5
   185d0:	4295      	cmp	r5, r2
   185d2:	d900      	bls.n	185d6 <_malloc_r+0x2e6>
   185d4:	e0c9      	b.n	1876a <_malloc_r+0x47a>
   185d6:	2b0f      	cmp	r3, #15
   185d8:	dc00      	bgt.n	185dc <_malloc_r+0x2ec>
   185da:	e0c6      	b.n	1876a <_malloc_r+0x47a>
   185dc:	2201      	movs	r2, #1
   185de:	0029      	movs	r1, r5
   185e0:	4313      	orrs	r3, r2
   185e2:	4311      	orrs	r1, r2
   185e4:	1965      	adds	r5, r4, r5
   185e6:	6061      	str	r1, [r4, #4]
   185e8:	0038      	movs	r0, r7
   185ea:	60b5      	str	r5, [r6, #8]
   185ec:	606b      	str	r3, [r5, #4]
   185ee:	f000 f9cb 	bl	18988 <__malloc_unlock>
   185f2:	0020      	movs	r0, r4
   185f4:	3008      	adds	r0, #8
   185f6:	e74a      	b.n	1848e <_malloc_r+0x19e>
   185f8:	2814      	cmp	r0, #20
   185fa:	d97a      	bls.n	186f2 <_malloc_r+0x402>
   185fc:	2854      	cmp	r0, #84	; 0x54
   185fe:	d900      	bls.n	18602 <_malloc_r+0x312>
   18600:	e0ba      	b.n	18778 <_malloc_r+0x488>
   18602:	236e      	movs	r3, #110	; 0x6e
   18604:	4698      	mov	r8, r3
   18606:	0b28      	lsrs	r0, r5, #12
   18608:	4480      	add	r8, r0
   1860a:	306f      	adds	r0, #111	; 0x6f
   1860c:	00c1      	lsls	r1, r0, #3
   1860e:	e696      	b.n	1833e <_malloc_r+0x4e>
   18610:	0a5a      	lsrs	r2, r3, #9
   18612:	2a04      	cmp	r2, #4
   18614:	d973      	bls.n	186fe <_malloc_r+0x40e>
   18616:	2a14      	cmp	r2, #20
   18618:	d900      	bls.n	1861c <_malloc_r+0x32c>
   1861a:	e0d0      	b.n	187be <_malloc_r+0x4ce>
   1861c:	0011      	movs	r1, r2
   1861e:	325c      	adds	r2, #92	; 0x5c
   18620:	315b      	adds	r1, #91	; 0x5b
   18622:	00d2      	lsls	r2, r2, #3
   18624:	2308      	movs	r3, #8
   18626:	425b      	negs	r3, r3
   18628:	469c      	mov	ip, r3
   1862a:	18b2      	adds	r2, r6, r2
   1862c:	4494      	add	ip, r2
   1862e:	4663      	mov	r3, ip
   18630:	689a      	ldr	r2, [r3, #8]
   18632:	2303      	movs	r3, #3
   18634:	4698      	mov	r8, r3
   18636:	4594      	cmp	ip, r2
   18638:	d100      	bne.n	1863c <_malloc_r+0x34c>
   1863a:	e0ab      	b.n	18794 <_malloc_r+0x4a4>
   1863c:	4643      	mov	r3, r8
   1863e:	6851      	ldr	r1, [r2, #4]
   18640:	4399      	bics	r1, r3
   18642:	4589      	cmp	r9, r1
   18644:	d300      	bcc.n	18648 <_malloc_r+0x358>
   18646:	e095      	b.n	18774 <_malloc_r+0x484>
   18648:	6892      	ldr	r2, [r2, #8]
   1864a:	4594      	cmp	ip, r2
   1864c:	d1f6      	bne.n	1863c <_malloc_r+0x34c>
   1864e:	4663      	mov	r3, ip
   18650:	68da      	ldr	r2, [r3, #12]
   18652:	6873      	ldr	r3, [r6, #4]
   18654:	4661      	mov	r1, ip
   18656:	60e2      	str	r2, [r4, #12]
   18658:	60a1      	str	r1, [r4, #8]
   1865a:	6094      	str	r4, [r2, #8]
   1865c:	60cc      	str	r4, [r1, #12]
   1865e:	e6b6      	b.n	183ce <_malloc_r+0xde>
   18660:	2301      	movs	r3, #1
   18662:	1960      	adds	r0, r4, r5
   18664:	431d      	orrs	r5, r3
   18666:	6065      	str	r5, [r4, #4]
   18668:	6170      	str	r0, [r6, #20]
   1866a:	6130      	str	r0, [r6, #16]
   1866c:	60c2      	str	r2, [r0, #12]
   1866e:	6082      	str	r2, [r0, #8]
   18670:	001a      	movs	r2, r3
   18672:	464b      	mov	r3, r9
   18674:	430a      	orrs	r2, r1
   18676:	6042      	str	r2, [r0, #4]
   18678:	0038      	movs	r0, r7
   1867a:	50e1      	str	r1, [r4, r3]
   1867c:	f000 f984 	bl	18988 <__malloc_unlock>
   18680:	0020      	movs	r0, r4
   18682:	3008      	adds	r0, #8
   18684:	e703      	b.n	1848e <_malloc_r+0x19e>
   18686:	46c0      	nop			; (mov r8, r8)
   18688:	20000494 	.word	0x20000494
   1868c:	000001ff 	.word	0x000001ff
   18690:	2000089c 	.word	0x2000089c
   18694:	20001060 	.word	0x20001060
   18698:	0000100f 	.word	0x0000100f
   1869c:	20001030 	.word	0x20001030
   186a0:	00001008 	.word	0x00001008
   186a4:	20001058 	.word	0x20001058
   186a8:	2000105c 	.word	0x2000105c
   186ac:	6873      	ldr	r3, [r6, #4]
   186ae:	e68e      	b.n	183ce <_malloc_r+0xde>
   186b0:	2308      	movs	r3, #8
   186b2:	469b      	mov	fp, r3
   186b4:	3b07      	subs	r3, #7
   186b6:	44dc      	add	ip, fp
   186b8:	469b      	mov	fp, r3
   186ba:	44da      	add	sl, fp
   186bc:	4643      	mov	r3, r8
   186be:	4652      	mov	r2, sl
   186c0:	4213      	tst	r3, r2
   186c2:	d000      	beq.n	186c6 <_malloc_r+0x3d6>
   186c4:	e697      	b.n	183f6 <_malloc_r+0x106>
   186c6:	e037      	b.n	18738 <_malloc_r+0x448>
   186c8:	68dc      	ldr	r4, [r3, #12]
   186ca:	3002      	adds	r0, #2
   186cc:	42a3      	cmp	r3, r4
   186ce:	d100      	bne.n	186d2 <_malloc_r+0x3e2>
   186d0:	e655      	b.n	1837e <_malloc_r+0x8e>
   186d2:	e6ca      	b.n	1846a <_malloc_r+0x17a>
   186d4:	2201      	movs	r2, #1
   186d6:	18e3      	adds	r3, r4, r3
   186d8:	6859      	ldr	r1, [r3, #4]
   186da:	0038      	movs	r0, r7
   186dc:	430a      	orrs	r2, r1
   186de:	605a      	str	r2, [r3, #4]
   186e0:	68e3      	ldr	r3, [r4, #12]
   186e2:	68a2      	ldr	r2, [r4, #8]
   186e4:	60d3      	str	r3, [r2, #12]
   186e6:	609a      	str	r2, [r3, #8]
   186e8:	f000 f94e 	bl	18988 <__malloc_unlock>
   186ec:	0020      	movs	r0, r4
   186ee:	3008      	adds	r0, #8
   186f0:	e6cd      	b.n	1848e <_malloc_r+0x19e>
   186f2:	235b      	movs	r3, #91	; 0x5b
   186f4:	4698      	mov	r8, r3
   186f6:	4480      	add	r8, r0
   186f8:	305c      	adds	r0, #92	; 0x5c
   186fa:	00c1      	lsls	r1, r0, #3
   186fc:	e61f      	b.n	1833e <_malloc_r+0x4e>
   186fe:	099a      	lsrs	r2, r3, #6
   18700:	0011      	movs	r1, r2
   18702:	3239      	adds	r2, #57	; 0x39
   18704:	3138      	adds	r1, #56	; 0x38
   18706:	00d2      	lsls	r2, r2, #3
   18708:	e78c      	b.n	18624 <_malloc_r+0x334>
   1870a:	42b4      	cmp	r4, r6
   1870c:	d000      	beq.n	18710 <_malloc_r+0x420>
   1870e:	e75a      	b.n	185c6 <_malloc_r+0x2d6>
   18710:	4b4f      	ldr	r3, [pc, #316]	; (18850 <_malloc_r+0x560>)
   18712:	9a00      	ldr	r2, [sp, #0]
   18714:	469a      	mov	sl, r3
   18716:	681b      	ldr	r3, [r3, #0]
   18718:	469c      	mov	ip, r3
   1871a:	4653      	mov	r3, sl
   1871c:	4462      	add	r2, ip
   1871e:	0011      	movs	r1, r2
   18720:	601a      	str	r2, [r3, #0]
   18722:	e6ff      	b.n	18524 <_malloc_r+0x234>
   18724:	2308      	movs	r3, #8
   18726:	425b      	negs	r3, r3
   18728:	469c      	mov	ip, r3
   1872a:	44e1      	add	r9, ip
   1872c:	464b      	mov	r3, r9
   1872e:	689b      	ldr	r3, [r3, #8]
   18730:	3801      	subs	r0, #1
   18732:	4599      	cmp	r9, r3
   18734:	d000      	beq.n	18738 <_malloc_r+0x448>
   18736:	e084      	b.n	18842 <_malloc_r+0x552>
   18738:	4643      	mov	r3, r8
   1873a:	4203      	tst	r3, r0
   1873c:	d1f2      	bne.n	18724 <_malloc_r+0x434>
   1873e:	6873      	ldr	r3, [r6, #4]
   18740:	438b      	bics	r3, r1
   18742:	6073      	str	r3, [r6, #4]
   18744:	0049      	lsls	r1, r1, #1
   18746:	4299      	cmp	r1, r3
   18748:	d900      	bls.n	1874c <_malloc_r+0x45c>
   1874a:	e6b5      	b.n	184b8 <_malloc_r+0x1c8>
   1874c:	2900      	cmp	r1, #0
   1874e:	d100      	bne.n	18752 <_malloc_r+0x462>
   18750:	e6b2      	b.n	184b8 <_malloc_r+0x1c8>
   18752:	4650      	mov	r0, sl
   18754:	420b      	tst	r3, r1
   18756:	d000      	beq.n	1875a <_malloc_r+0x46a>
   18758:	e648      	b.n	183ec <_malloc_r+0xfc>
   1875a:	0049      	lsls	r1, r1, #1
   1875c:	3004      	adds	r0, #4
   1875e:	420b      	tst	r3, r1
   18760:	d0fb      	beq.n	1875a <_malloc_r+0x46a>
   18762:	e643      	b.n	183ec <_malloc_r+0xfc>
   18764:	2301      	movs	r3, #1
   18766:	464a      	mov	r2, r9
   18768:	6053      	str	r3, [r2, #4]
   1876a:	0038      	movs	r0, r7
   1876c:	f000 f90c 	bl	18988 <__malloc_unlock>
   18770:	2000      	movs	r0, #0
   18772:	e68c      	b.n	1848e <_malloc_r+0x19e>
   18774:	4694      	mov	ip, r2
   18776:	e76a      	b.n	1864e <_malloc_r+0x35e>
   18778:	23aa      	movs	r3, #170	; 0xaa
   1877a:	005b      	lsls	r3, r3, #1
   1877c:	4298      	cmp	r0, r3
   1877e:	d811      	bhi.n	187a4 <_malloc_r+0x4b4>
   18780:	3bdd      	subs	r3, #221	; 0xdd
   18782:	4698      	mov	r8, r3
   18784:	0be8      	lsrs	r0, r5, #15
   18786:	4480      	add	r8, r0
   18788:	3078      	adds	r0, #120	; 0x78
   1878a:	00c1      	lsls	r1, r0, #3
   1878c:	e5d7      	b.n	1833e <_malloc_r+0x4e>
   1878e:	2380      	movs	r3, #128	; 0x80
   18790:	015b      	lsls	r3, r3, #5
   18792:	e6dd      	b.n	18550 <_malloc_r+0x260>
   18794:	1089      	asrs	r1, r1, #2
   18796:	3b02      	subs	r3, #2
   18798:	408b      	lsls	r3, r1
   1879a:	6872      	ldr	r2, [r6, #4]
   1879c:	4313      	orrs	r3, r2
   1879e:	6073      	str	r3, [r6, #4]
   187a0:	4662      	mov	r2, ip
   187a2:	e757      	b.n	18654 <_malloc_r+0x364>
   187a4:	4b2b      	ldr	r3, [pc, #172]	; (18854 <_malloc_r+0x564>)
   187a6:	4298      	cmp	r0, r3
   187a8:	d81c      	bhi.n	187e4 <_malloc_r+0x4f4>
   187aa:	237c      	movs	r3, #124	; 0x7c
   187ac:	4698      	mov	r8, r3
   187ae:	0ca8      	lsrs	r0, r5, #18
   187b0:	4480      	add	r8, r0
   187b2:	307d      	adds	r0, #125	; 0x7d
   187b4:	00c1      	lsls	r1, r0, #3
   187b6:	e5c2      	b.n	1833e <_malloc_r+0x4e>
   187b8:	3310      	adds	r3, #16
   187ba:	9300      	str	r3, [sp, #0]
   187bc:	e699      	b.n	184f2 <_malloc_r+0x202>
   187be:	2a54      	cmp	r2, #84	; 0x54
   187c0:	d826      	bhi.n	18810 <_malloc_r+0x520>
   187c2:	464b      	mov	r3, r9
   187c4:	0b1a      	lsrs	r2, r3, #12
   187c6:	0011      	movs	r1, r2
   187c8:	326f      	adds	r2, #111	; 0x6f
   187ca:	316e      	adds	r1, #110	; 0x6e
   187cc:	00d2      	lsls	r2, r2, #3
   187ce:	e729      	b.n	18624 <_malloc_r+0x334>
   187d0:	051b      	lsls	r3, r3, #20
   187d2:	d000      	beq.n	187d6 <_malloc_r+0x4e6>
   187d4:	e6a6      	b.n	18524 <_malloc_r+0x234>
   187d6:	2001      	movs	r0, #1
   187d8:	9b00      	ldr	r3, [sp, #0]
   187da:	68b2      	ldr	r2, [r6, #8]
   187dc:	4443      	add	r3, r8
   187de:	4303      	orrs	r3, r0
   187e0:	6053      	str	r3, [r2, #4]
   187e2:	e6e6      	b.n	185b2 <_malloc_r+0x2c2>
   187e4:	21fe      	movs	r1, #254	; 0xfe
   187e6:	237e      	movs	r3, #126	; 0x7e
   187e8:	207f      	movs	r0, #127	; 0x7f
   187ea:	0089      	lsls	r1, r1, #2
   187ec:	4698      	mov	r8, r3
   187ee:	e5a6      	b.n	1833e <_malloc_r+0x4e>
   187f0:	2300      	movs	r3, #0
   187f2:	2001      	movs	r0, #1
   187f4:	469b      	mov	fp, r3
   187f6:	e6bd      	b.n	18574 <_malloc_r+0x284>
   187f8:	0021      	movs	r1, r4
   187fa:	0038      	movs	r0, r7
   187fc:	3108      	adds	r1, #8
   187fe:	f7ff fa59 	bl	17cb4 <_free_r>
   18802:	4653      	mov	r3, sl
   18804:	6819      	ldr	r1, [r3, #0]
   18806:	e6d4      	b.n	185b2 <_malloc_r+0x2c2>
   18808:	465b      	mov	r3, fp
   1880a:	464a      	mov	r2, r9
   1880c:	601a      	str	r2, [r3, #0]
   1880e:	e694      	b.n	1853a <_malloc_r+0x24a>
   18810:	21aa      	movs	r1, #170	; 0xaa
   18812:	0049      	lsls	r1, r1, #1
   18814:	428a      	cmp	r2, r1
   18816:	d806      	bhi.n	18826 <_malloc_r+0x536>
   18818:	464b      	mov	r3, r9
   1881a:	0bda      	lsrs	r2, r3, #15
   1881c:	0011      	movs	r1, r2
   1881e:	3278      	adds	r2, #120	; 0x78
   18820:	3177      	adds	r1, #119	; 0x77
   18822:	00d2      	lsls	r2, r2, #3
   18824:	e6fe      	b.n	18624 <_malloc_r+0x334>
   18826:	490b      	ldr	r1, [pc, #44]	; (18854 <_malloc_r+0x564>)
   18828:	428a      	cmp	r2, r1
   1882a:	d806      	bhi.n	1883a <_malloc_r+0x54a>
   1882c:	464b      	mov	r3, r9
   1882e:	0c9a      	lsrs	r2, r3, #18
   18830:	0011      	movs	r1, r2
   18832:	327d      	adds	r2, #125	; 0x7d
   18834:	317c      	adds	r1, #124	; 0x7c
   18836:	00d2      	lsls	r2, r2, #3
   18838:	e6f4      	b.n	18624 <_malloc_r+0x334>
   1883a:	22fe      	movs	r2, #254	; 0xfe
   1883c:	217e      	movs	r1, #126	; 0x7e
   1883e:	0092      	lsls	r2, r2, #2
   18840:	e6f0      	b.n	18624 <_malloc_r+0x334>
   18842:	6873      	ldr	r3, [r6, #4]
   18844:	e77e      	b.n	18744 <_malloc_r+0x454>
   18846:	002b      	movs	r3, r5
   18848:	08e8      	lsrs	r0, r5, #3
   1884a:	3308      	adds	r3, #8
   1884c:	e605      	b.n	1845a <_malloc_r+0x16a>
   1884e:	46c0      	nop			; (mov r8, r8)
   18850:	20001030 	.word	0x20001030
   18854:	00000554 	.word	0x00000554

00018858 <memchr>:
   18858:	b570      	push	{r4, r5, r6, lr}
   1885a:	b2cd      	uxtb	r5, r1
   1885c:	0783      	lsls	r3, r0, #30
   1885e:	d034      	beq.n	188ca <memchr+0x72>
   18860:	1e54      	subs	r4, r2, #1
   18862:	2a00      	cmp	r2, #0
   18864:	d01b      	beq.n	1889e <memchr+0x46>
   18866:	7803      	ldrb	r3, [r0, #0]
   18868:	42ab      	cmp	r3, r5
   1886a:	d019      	beq.n	188a0 <memchr+0x48>
   1886c:	2203      	movs	r2, #3
   1886e:	e004      	b.n	1887a <memchr+0x22>
   18870:	3c01      	subs	r4, #1
   18872:	d314      	bcc.n	1889e <memchr+0x46>
   18874:	7803      	ldrb	r3, [r0, #0]
   18876:	42ab      	cmp	r3, r5
   18878:	d012      	beq.n	188a0 <memchr+0x48>
   1887a:	3001      	adds	r0, #1
   1887c:	4210      	tst	r0, r2
   1887e:	d1f7      	bne.n	18870 <memchr+0x18>
   18880:	2c03      	cmp	r4, #3
   18882:	d80e      	bhi.n	188a2 <memchr+0x4a>
   18884:	2c00      	cmp	r4, #0
   18886:	d00a      	beq.n	1889e <memchr+0x46>
   18888:	7803      	ldrb	r3, [r0, #0]
   1888a:	42ab      	cmp	r3, r5
   1888c:	d008      	beq.n	188a0 <memchr+0x48>
   1888e:	1904      	adds	r4, r0, r4
   18890:	e002      	b.n	18898 <memchr+0x40>
   18892:	7803      	ldrb	r3, [r0, #0]
   18894:	42ab      	cmp	r3, r5
   18896:	d003      	beq.n	188a0 <memchr+0x48>
   18898:	3001      	adds	r0, #1
   1889a:	4284      	cmp	r4, r0
   1889c:	d1f9      	bne.n	18892 <memchr+0x3a>
   1889e:	2000      	movs	r0, #0
   188a0:	bd70      	pop	{r4, r5, r6, pc}
   188a2:	22ff      	movs	r2, #255	; 0xff
   188a4:	060b      	lsls	r3, r1, #24
   188a6:	0c1b      	lsrs	r3, r3, #16
   188a8:	4011      	ands	r1, r2
   188aa:	4319      	orrs	r1, r3
   188ac:	040b      	lsls	r3, r1, #16
   188ae:	4e08      	ldr	r6, [pc, #32]	; (188d0 <memchr+0x78>)
   188b0:	4319      	orrs	r1, r3
   188b2:	6803      	ldr	r3, [r0, #0]
   188b4:	4a07      	ldr	r2, [pc, #28]	; (188d4 <memchr+0x7c>)
   188b6:	404b      	eors	r3, r1
   188b8:	189a      	adds	r2, r3, r2
   188ba:	439a      	bics	r2, r3
   188bc:	4232      	tst	r2, r6
   188be:	d1e3      	bne.n	18888 <memchr+0x30>
   188c0:	3c04      	subs	r4, #4
   188c2:	3004      	adds	r0, #4
   188c4:	2c03      	cmp	r4, #3
   188c6:	d8f4      	bhi.n	188b2 <memchr+0x5a>
   188c8:	e7dc      	b.n	18884 <memchr+0x2c>
   188ca:	0014      	movs	r4, r2
   188cc:	e7d8      	b.n	18880 <memchr+0x28>
   188ce:	46c0      	nop			; (mov r8, r8)
   188d0:	80808080 	.word	0x80808080
   188d4:	fefefeff 	.word	0xfefefeff

000188d8 <memmove>:
   188d8:	b5f0      	push	{r4, r5, r6, r7, lr}
   188da:	4288      	cmp	r0, r1
   188dc:	d90a      	bls.n	188f4 <memmove+0x1c>
   188de:	188b      	adds	r3, r1, r2
   188e0:	4298      	cmp	r0, r3
   188e2:	d207      	bcs.n	188f4 <memmove+0x1c>
   188e4:	1e53      	subs	r3, r2, #1
   188e6:	2a00      	cmp	r2, #0
   188e8:	d003      	beq.n	188f2 <memmove+0x1a>
   188ea:	5cca      	ldrb	r2, [r1, r3]
   188ec:	54c2      	strb	r2, [r0, r3]
   188ee:	3b01      	subs	r3, #1
   188f0:	d2fb      	bcs.n	188ea <memmove+0x12>
   188f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   188f4:	0005      	movs	r5, r0
   188f6:	2a0f      	cmp	r2, #15
   188f8:	d808      	bhi.n	1890c <memmove+0x34>
   188fa:	2a00      	cmp	r2, #0
   188fc:	d0f9      	beq.n	188f2 <memmove+0x1a>
   188fe:	2300      	movs	r3, #0
   18900:	5ccc      	ldrb	r4, [r1, r3]
   18902:	54ec      	strb	r4, [r5, r3]
   18904:	3301      	adds	r3, #1
   18906:	4293      	cmp	r3, r2
   18908:	d1fa      	bne.n	18900 <memmove+0x28>
   1890a:	e7f2      	b.n	188f2 <memmove+0x1a>
   1890c:	000b      	movs	r3, r1
   1890e:	4303      	orrs	r3, r0
   18910:	079b      	lsls	r3, r3, #30
   18912:	d12d      	bne.n	18970 <memmove+0x98>
   18914:	0015      	movs	r5, r2
   18916:	000c      	movs	r4, r1
   18918:	0003      	movs	r3, r0
   1891a:	3d10      	subs	r5, #16
   1891c:	092f      	lsrs	r7, r5, #4
   1891e:	3701      	adds	r7, #1
   18920:	013f      	lsls	r7, r7, #4
   18922:	19c7      	adds	r7, r0, r7
   18924:	6826      	ldr	r6, [r4, #0]
   18926:	601e      	str	r6, [r3, #0]
   18928:	6866      	ldr	r6, [r4, #4]
   1892a:	605e      	str	r6, [r3, #4]
   1892c:	68a6      	ldr	r6, [r4, #8]
   1892e:	609e      	str	r6, [r3, #8]
   18930:	68e6      	ldr	r6, [r4, #12]
   18932:	3410      	adds	r4, #16
   18934:	60de      	str	r6, [r3, #12]
   18936:	3310      	adds	r3, #16
   18938:	429f      	cmp	r7, r3
   1893a:	d1f3      	bne.n	18924 <memmove+0x4c>
   1893c:	240f      	movs	r4, #15
   1893e:	43a5      	bics	r5, r4
   18940:	3510      	adds	r5, #16
   18942:	1949      	adds	r1, r1, r5
   18944:	4014      	ands	r4, r2
   18946:	1945      	adds	r5, r0, r5
   18948:	2c03      	cmp	r4, #3
   1894a:	d913      	bls.n	18974 <memmove+0x9c>
   1894c:	2300      	movs	r3, #0
   1894e:	1f27      	subs	r7, r4, #4
   18950:	08be      	lsrs	r6, r7, #2
   18952:	3601      	adds	r6, #1
   18954:	00b6      	lsls	r6, r6, #2
   18956:	58cc      	ldr	r4, [r1, r3]
   18958:	50ec      	str	r4, [r5, r3]
   1895a:	3304      	adds	r3, #4
   1895c:	42b3      	cmp	r3, r6
   1895e:	d1fa      	bne.n	18956 <memmove+0x7e>
   18960:	2603      	movs	r6, #3
   18962:	43b7      	bics	r7, r6
   18964:	1d3c      	adds	r4, r7, #4
   18966:	1909      	adds	r1, r1, r4
   18968:	192d      	adds	r5, r5, r4
   1896a:	4032      	ands	r2, r6
   1896c:	d1c7      	bne.n	188fe <memmove+0x26>
   1896e:	e7c0      	b.n	188f2 <memmove+0x1a>
   18970:	0005      	movs	r5, r0
   18972:	e7c4      	b.n	188fe <memmove+0x26>
   18974:	0022      	movs	r2, r4
   18976:	e7c0      	b.n	188fa <memmove+0x22>

00018978 <__malloc_lock>:
   18978:	b510      	push	{r4, lr}
   1897a:	4802      	ldr	r0, [pc, #8]	; (18984 <__malloc_lock+0xc>)
   1897c:	f7ff fc32 	bl	181e4 <__retarget_lock_acquire_recursive>
   18980:	bd10      	pop	{r4, pc}
   18982:	46c0      	nop			; (mov r8, r8)
   18984:	20001de8 	.word	0x20001de8

00018988 <__malloc_unlock>:
   18988:	b510      	push	{r4, lr}
   1898a:	4802      	ldr	r0, [pc, #8]	; (18994 <__malloc_unlock+0xc>)
   1898c:	f7ff fc2c 	bl	181e8 <__retarget_lock_release_recursive>
   18990:	bd10      	pop	{r4, pc}
   18992:	46c0      	nop			; (mov r8, r8)
   18994:	20001de8 	.word	0x20001de8

00018998 <_Balloc>:
   18998:	b570      	push	{r4, r5, r6, lr}
   1899a:	0004      	movs	r4, r0
   1899c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
   1899e:	000d      	movs	r5, r1
   189a0:	2800      	cmp	r0, #0
   189a2:	d00a      	beq.n	189ba <_Balloc+0x22>
   189a4:	00ab      	lsls	r3, r5, #2
   189a6:	18c3      	adds	r3, r0, r3
   189a8:	6818      	ldr	r0, [r3, #0]
   189aa:	2800      	cmp	r0, #0
   189ac:	d00f      	beq.n	189ce <_Balloc+0x36>
   189ae:	6802      	ldr	r2, [r0, #0]
   189b0:	601a      	str	r2, [r3, #0]
   189b2:	2300      	movs	r3, #0
   189b4:	6103      	str	r3, [r0, #16]
   189b6:	60c3      	str	r3, [r0, #12]
   189b8:	bd70      	pop	{r4, r5, r6, pc}
   189ba:	2221      	movs	r2, #33	; 0x21
   189bc:	2104      	movs	r1, #4
   189be:	0020      	movs	r0, r4
   189c0:	f000 feba 	bl	19738 <_calloc_r>
   189c4:	64e0      	str	r0, [r4, #76]	; 0x4c
   189c6:	2800      	cmp	r0, #0
   189c8:	d1ec      	bne.n	189a4 <_Balloc+0xc>
   189ca:	2000      	movs	r0, #0
   189cc:	e7f4      	b.n	189b8 <_Balloc+0x20>
   189ce:	2601      	movs	r6, #1
   189d0:	40ae      	lsls	r6, r5
   189d2:	1d72      	adds	r2, r6, #5
   189d4:	0092      	lsls	r2, r2, #2
   189d6:	2101      	movs	r1, #1
   189d8:	0020      	movs	r0, r4
   189da:	f000 fead 	bl	19738 <_calloc_r>
   189de:	2800      	cmp	r0, #0
   189e0:	d0f3      	beq.n	189ca <_Balloc+0x32>
   189e2:	6045      	str	r5, [r0, #4]
   189e4:	6086      	str	r6, [r0, #8]
   189e6:	e7e4      	b.n	189b2 <_Balloc+0x1a>

000189e8 <_Bfree>:
   189e8:	2900      	cmp	r1, #0
   189ea:	d006      	beq.n	189fa <_Bfree+0x12>
   189ec:	684b      	ldr	r3, [r1, #4]
   189ee:	009a      	lsls	r2, r3, #2
   189f0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   189f2:	189b      	adds	r3, r3, r2
   189f4:	681a      	ldr	r2, [r3, #0]
   189f6:	600a      	str	r2, [r1, #0]
   189f8:	6019      	str	r1, [r3, #0]
   189fa:	4770      	bx	lr

000189fc <__multadd>:
   189fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   189fe:	46ce      	mov	lr, r9
   18a00:	4647      	mov	r7, r8
   18a02:	4681      	mov	r9, r0
   18a04:	0008      	movs	r0, r1
   18a06:	b580      	push	{r7, lr}
   18a08:	000d      	movs	r5, r1
   18a0a:	690c      	ldr	r4, [r1, #16]
   18a0c:	001f      	movs	r7, r3
   18a0e:	2100      	movs	r1, #0
   18a10:	3014      	adds	r0, #20
   18a12:	6803      	ldr	r3, [r0, #0]
   18a14:	3101      	adds	r1, #1
   18a16:	041e      	lsls	r6, r3, #16
   18a18:	0c36      	lsrs	r6, r6, #16
   18a1a:	4356      	muls	r6, r2
   18a1c:	0c1b      	lsrs	r3, r3, #16
   18a1e:	4353      	muls	r3, r2
   18a20:	19f6      	adds	r6, r6, r7
   18a22:	0c37      	lsrs	r7, r6, #16
   18a24:	19db      	adds	r3, r3, r7
   18a26:	0436      	lsls	r6, r6, #16
   18a28:	0c1f      	lsrs	r7, r3, #16
   18a2a:	0c36      	lsrs	r6, r6, #16
   18a2c:	041b      	lsls	r3, r3, #16
   18a2e:	199b      	adds	r3, r3, r6
   18a30:	c008      	stmia	r0!, {r3}
   18a32:	428c      	cmp	r4, r1
   18a34:	dced      	bgt.n	18a12 <__multadd+0x16>
   18a36:	2f00      	cmp	r7, #0
   18a38:	d008      	beq.n	18a4c <__multadd+0x50>
   18a3a:	68ab      	ldr	r3, [r5, #8]
   18a3c:	429c      	cmp	r4, r3
   18a3e:	da0a      	bge.n	18a56 <__multadd+0x5a>
   18a40:	1d23      	adds	r3, r4, #4
   18a42:	009b      	lsls	r3, r3, #2
   18a44:	18eb      	adds	r3, r5, r3
   18a46:	3401      	adds	r4, #1
   18a48:	605f      	str	r7, [r3, #4]
   18a4a:	612c      	str	r4, [r5, #16]
   18a4c:	0028      	movs	r0, r5
   18a4e:	bc0c      	pop	{r2, r3}
   18a50:	4690      	mov	r8, r2
   18a52:	4699      	mov	r9, r3
   18a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18a56:	686b      	ldr	r3, [r5, #4]
   18a58:	4648      	mov	r0, r9
   18a5a:	1c59      	adds	r1, r3, #1
   18a5c:	f7ff ff9c 	bl	18998 <_Balloc>
   18a60:	0029      	movs	r1, r5
   18a62:	692b      	ldr	r3, [r5, #16]
   18a64:	4680      	mov	r8, r0
   18a66:	1c9a      	adds	r2, r3, #2
   18a68:	0092      	lsls	r2, r2, #2
   18a6a:	310c      	adds	r1, #12
   18a6c:	300c      	adds	r0, #12
   18a6e:	f7fa fd6b 	bl	13548 <memcpy>
   18a72:	686b      	ldr	r3, [r5, #4]
   18a74:	009a      	lsls	r2, r3, #2
   18a76:	464b      	mov	r3, r9
   18a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   18a7a:	189b      	adds	r3, r3, r2
   18a7c:	681a      	ldr	r2, [r3, #0]
   18a7e:	602a      	str	r2, [r5, #0]
   18a80:	601d      	str	r5, [r3, #0]
   18a82:	4645      	mov	r5, r8
   18a84:	e7dc      	b.n	18a40 <__multadd+0x44>
   18a86:	46c0      	nop			; (mov r8, r8)

00018a88 <__hi0bits>:
   18a88:	0003      	movs	r3, r0
   18a8a:	0c02      	lsrs	r2, r0, #16
   18a8c:	2000      	movs	r0, #0
   18a8e:	2a00      	cmp	r2, #0
   18a90:	d101      	bne.n	18a96 <__hi0bits+0xe>
   18a92:	041b      	lsls	r3, r3, #16
   18a94:	3010      	adds	r0, #16
   18a96:	0e1a      	lsrs	r2, r3, #24
   18a98:	d101      	bne.n	18a9e <__hi0bits+0x16>
   18a9a:	3008      	adds	r0, #8
   18a9c:	021b      	lsls	r3, r3, #8
   18a9e:	0f1a      	lsrs	r2, r3, #28
   18aa0:	d101      	bne.n	18aa6 <__hi0bits+0x1e>
   18aa2:	3004      	adds	r0, #4
   18aa4:	011b      	lsls	r3, r3, #4
   18aa6:	0f9a      	lsrs	r2, r3, #30
   18aa8:	d101      	bne.n	18aae <__hi0bits+0x26>
   18aaa:	3002      	adds	r0, #2
   18aac:	009b      	lsls	r3, r3, #2
   18aae:	2b00      	cmp	r3, #0
   18ab0:	db03      	blt.n	18aba <__hi0bits+0x32>
   18ab2:	3001      	adds	r0, #1
   18ab4:	005b      	lsls	r3, r3, #1
   18ab6:	d400      	bmi.n	18aba <__hi0bits+0x32>
   18ab8:	2020      	movs	r0, #32
   18aba:	4770      	bx	lr

00018abc <__lo0bits>:
   18abc:	6803      	ldr	r3, [r0, #0]
   18abe:	075a      	lsls	r2, r3, #29
   18ac0:	d009      	beq.n	18ad6 <__lo0bits+0x1a>
   18ac2:	2200      	movs	r2, #0
   18ac4:	07d9      	lsls	r1, r3, #31
   18ac6:	d404      	bmi.n	18ad2 <__lo0bits+0x16>
   18ac8:	079a      	lsls	r2, r3, #30
   18aca:	d420      	bmi.n	18b0e <__lo0bits+0x52>
   18acc:	2202      	movs	r2, #2
   18ace:	089b      	lsrs	r3, r3, #2
   18ad0:	6003      	str	r3, [r0, #0]
   18ad2:	0010      	movs	r0, r2
   18ad4:	4770      	bx	lr
   18ad6:	0419      	lsls	r1, r3, #16
   18ad8:	2200      	movs	r2, #0
   18ada:	2900      	cmp	r1, #0
   18adc:	d101      	bne.n	18ae2 <__lo0bits+0x26>
   18ade:	0c1b      	lsrs	r3, r3, #16
   18ae0:	3210      	adds	r2, #16
   18ae2:	21ff      	movs	r1, #255	; 0xff
   18ae4:	4219      	tst	r1, r3
   18ae6:	d101      	bne.n	18aec <__lo0bits+0x30>
   18ae8:	3208      	adds	r2, #8
   18aea:	0a1b      	lsrs	r3, r3, #8
   18aec:	0719      	lsls	r1, r3, #28
   18aee:	d101      	bne.n	18af4 <__lo0bits+0x38>
   18af0:	3204      	adds	r2, #4
   18af2:	091b      	lsrs	r3, r3, #4
   18af4:	0799      	lsls	r1, r3, #30
   18af6:	d101      	bne.n	18afc <__lo0bits+0x40>
   18af8:	3202      	adds	r2, #2
   18afa:	089b      	lsrs	r3, r3, #2
   18afc:	07d9      	lsls	r1, r3, #31
   18afe:	d404      	bmi.n	18b0a <__lo0bits+0x4e>
   18b00:	085b      	lsrs	r3, r3, #1
   18b02:	d101      	bne.n	18b08 <__lo0bits+0x4c>
   18b04:	2220      	movs	r2, #32
   18b06:	e7e4      	b.n	18ad2 <__lo0bits+0x16>
   18b08:	3201      	adds	r2, #1
   18b0a:	6003      	str	r3, [r0, #0]
   18b0c:	e7e1      	b.n	18ad2 <__lo0bits+0x16>
   18b0e:	085b      	lsrs	r3, r3, #1
   18b10:	6003      	str	r3, [r0, #0]
   18b12:	2201      	movs	r2, #1
   18b14:	e7dd      	b.n	18ad2 <__lo0bits+0x16>
   18b16:	46c0      	nop			; (mov r8, r8)

00018b18 <__i2b>:
   18b18:	b510      	push	{r4, lr}
   18b1a:	000c      	movs	r4, r1
   18b1c:	2101      	movs	r1, #1
   18b1e:	f7ff ff3b 	bl	18998 <_Balloc>
   18b22:	2301      	movs	r3, #1
   18b24:	6144      	str	r4, [r0, #20]
   18b26:	6103      	str	r3, [r0, #16]
   18b28:	bd10      	pop	{r4, pc}
   18b2a:	46c0      	nop			; (mov r8, r8)

00018b2c <__multiply>:
   18b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
   18b2e:	4657      	mov	r7, sl
   18b30:	464e      	mov	r6, r9
   18b32:	4645      	mov	r5, r8
   18b34:	46de      	mov	lr, fp
   18b36:	b5e0      	push	{r5, r6, r7, lr}
   18b38:	6914      	ldr	r4, [r2, #16]
   18b3a:	690e      	ldr	r6, [r1, #16]
   18b3c:	b085      	sub	sp, #20
   18b3e:	000f      	movs	r7, r1
   18b40:	0015      	movs	r5, r2
   18b42:	42a6      	cmp	r6, r4
   18b44:	da04      	bge.n	18b50 <__multiply+0x24>
   18b46:	0033      	movs	r3, r6
   18b48:	0017      	movs	r7, r2
   18b4a:	0026      	movs	r6, r4
   18b4c:	000d      	movs	r5, r1
   18b4e:	001c      	movs	r4, r3
   18b50:	1933      	adds	r3, r6, r4
   18b52:	4698      	mov	r8, r3
   18b54:	68bb      	ldr	r3, [r7, #8]
   18b56:	6879      	ldr	r1, [r7, #4]
   18b58:	4598      	cmp	r8, r3
   18b5a:	dd00      	ble.n	18b5e <__multiply+0x32>
   18b5c:	3101      	adds	r1, #1
   18b5e:	f7ff ff1b 	bl	18998 <_Balloc>
   18b62:	2214      	movs	r2, #20
   18b64:	0003      	movs	r3, r0
   18b66:	4694      	mov	ip, r2
   18b68:	4463      	add	r3, ip
   18b6a:	469b      	mov	fp, r3
   18b6c:	4643      	mov	r3, r8
   18b6e:	009b      	lsls	r3, r3, #2
   18b70:	445b      	add	r3, fp
   18b72:	0019      	movs	r1, r3
   18b74:	9302      	str	r3, [sp, #8]
   18b76:	9003      	str	r0, [sp, #12]
   18b78:	465b      	mov	r3, fp
   18b7a:	2200      	movs	r2, #0
   18b7c:	458b      	cmp	fp, r1
   18b7e:	d203      	bcs.n	18b88 <__multiply+0x5c>
   18b80:	9902      	ldr	r1, [sp, #8]
   18b82:	c304      	stmia	r3!, {r2}
   18b84:	4299      	cmp	r1, r3
   18b86:	d8fc      	bhi.n	18b82 <__multiply+0x56>
   18b88:	2314      	movs	r3, #20
   18b8a:	00a4      	lsls	r4, r4, #2
   18b8c:	469a      	mov	sl, r3
   18b8e:	3714      	adds	r7, #20
   18b90:	0023      	movs	r3, r4
   18b92:	46bc      	mov	ip, r7
   18b94:	44aa      	add	sl, r5
   18b96:	00b6      	lsls	r6, r6, #2
   18b98:	4453      	add	r3, sl
   18b9a:	9700      	str	r7, [sp, #0]
   18b9c:	44b4      	add	ip, r6
   18b9e:	9301      	str	r3, [sp, #4]
   18ba0:	459a      	cmp	sl, r3
   18ba2:	d24f      	bcs.n	18c44 <__multiply+0x118>
   18ba4:	4653      	mov	r3, sl
   18ba6:	681b      	ldr	r3, [r3, #0]
   18ba8:	041e      	lsls	r6, r3, #16
   18baa:	0c36      	lsrs	r6, r6, #16
   18bac:	d020      	beq.n	18bf0 <__multiply+0xc4>
   18bae:	465c      	mov	r4, fp
   18bb0:	2700      	movs	r7, #0
   18bb2:	9d00      	ldr	r5, [sp, #0]
   18bb4:	0021      	movs	r1, r4
   18bb6:	cc08      	ldmia	r4!, {r3}
   18bb8:	cd04      	ldmia	r5!, {r2}
   18bba:	4699      	mov	r9, r3
   18bbc:	4648      	mov	r0, r9
   18bbe:	0413      	lsls	r3, r2, #16
   18bc0:	0c1b      	lsrs	r3, r3, #16
   18bc2:	4373      	muls	r3, r6
   18bc4:	0400      	lsls	r0, r0, #16
   18bc6:	0c00      	lsrs	r0, r0, #16
   18bc8:	181b      	adds	r3, r3, r0
   18bca:	19d8      	adds	r0, r3, r7
   18bcc:	0c13      	lsrs	r3, r2, #16
   18bce:	464a      	mov	r2, r9
   18bd0:	4373      	muls	r3, r6
   18bd2:	0c12      	lsrs	r2, r2, #16
   18bd4:	189b      	adds	r3, r3, r2
   18bd6:	0c02      	lsrs	r2, r0, #16
   18bd8:	189b      	adds	r3, r3, r2
   18bda:	0402      	lsls	r2, r0, #16
   18bdc:	0c1f      	lsrs	r7, r3, #16
   18bde:	0c12      	lsrs	r2, r2, #16
   18be0:	041b      	lsls	r3, r3, #16
   18be2:	4313      	orrs	r3, r2
   18be4:	600b      	str	r3, [r1, #0]
   18be6:	45ac      	cmp	ip, r5
   18be8:	d8e4      	bhi.n	18bb4 <__multiply+0x88>
   18bea:	4653      	mov	r3, sl
   18bec:	6027      	str	r7, [r4, #0]
   18bee:	681b      	ldr	r3, [r3, #0]
   18bf0:	0c1e      	lsrs	r6, r3, #16
   18bf2:	d020      	beq.n	18c36 <__multiply+0x10a>
   18bf4:	465b      	mov	r3, fp
   18bf6:	2100      	movs	r1, #0
   18bf8:	681b      	ldr	r3, [r3, #0]
   18bfa:	465c      	mov	r4, fp
   18bfc:	0018      	movs	r0, r3
   18bfe:	000f      	movs	r7, r1
   18c00:	4662      	mov	r2, ip
   18c02:	9d00      	ldr	r5, [sp, #0]
   18c04:	8829      	ldrh	r1, [r5, #0]
   18c06:	0c00      	lsrs	r0, r0, #16
   18c08:	4371      	muls	r1, r6
   18c0a:	1809      	adds	r1, r1, r0
   18c0c:	19c9      	adds	r1, r1, r7
   18c0e:	041b      	lsls	r3, r3, #16
   18c10:	0408      	lsls	r0, r1, #16
   18c12:	0c1b      	lsrs	r3, r3, #16
   18c14:	4303      	orrs	r3, r0
   18c16:	6023      	str	r3, [r4, #0]
   18c18:	cd08      	ldmia	r5!, {r3}
   18c1a:	6860      	ldr	r0, [r4, #4]
   18c1c:	0c1b      	lsrs	r3, r3, #16
   18c1e:	4373      	muls	r3, r6
   18c20:	0407      	lsls	r7, r0, #16
   18c22:	0c3f      	lsrs	r7, r7, #16
   18c24:	19db      	adds	r3, r3, r7
   18c26:	0c09      	lsrs	r1, r1, #16
   18c28:	185b      	adds	r3, r3, r1
   18c2a:	0c1f      	lsrs	r7, r3, #16
   18c2c:	3404      	adds	r4, #4
   18c2e:	42aa      	cmp	r2, r5
   18c30:	d8e8      	bhi.n	18c04 <__multiply+0xd8>
   18c32:	4694      	mov	ip, r2
   18c34:	6023      	str	r3, [r4, #0]
   18c36:	2304      	movs	r3, #4
   18c38:	4699      	mov	r9, r3
   18c3a:	9b01      	ldr	r3, [sp, #4]
   18c3c:	44ca      	add	sl, r9
   18c3e:	44cb      	add	fp, r9
   18c40:	4553      	cmp	r3, sl
   18c42:	d8af      	bhi.n	18ba4 <__multiply+0x78>
   18c44:	4643      	mov	r3, r8
   18c46:	2b00      	cmp	r3, #0
   18c48:	dd0e      	ble.n	18c68 <__multiply+0x13c>
   18c4a:	9b02      	ldr	r3, [sp, #8]
   18c4c:	3b04      	subs	r3, #4
   18c4e:	681a      	ldr	r2, [r3, #0]
   18c50:	2a00      	cmp	r2, #0
   18c52:	d109      	bne.n	18c68 <__multiply+0x13c>
   18c54:	4642      	mov	r2, r8
   18c56:	e003      	b.n	18c60 <__multiply+0x134>
   18c58:	3b04      	subs	r3, #4
   18c5a:	6819      	ldr	r1, [r3, #0]
   18c5c:	2900      	cmp	r1, #0
   18c5e:	d102      	bne.n	18c66 <__multiply+0x13a>
   18c60:	3a01      	subs	r2, #1
   18c62:	2a00      	cmp	r2, #0
   18c64:	d1f8      	bne.n	18c58 <__multiply+0x12c>
   18c66:	4690      	mov	r8, r2
   18c68:	9b03      	ldr	r3, [sp, #12]
   18c6a:	4642      	mov	r2, r8
   18c6c:	0018      	movs	r0, r3
   18c6e:	611a      	str	r2, [r3, #16]
   18c70:	b005      	add	sp, #20
   18c72:	bc3c      	pop	{r2, r3, r4, r5}
   18c74:	4690      	mov	r8, r2
   18c76:	4699      	mov	r9, r3
   18c78:	46a2      	mov	sl, r4
   18c7a:	46ab      	mov	fp, r5
   18c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18c7e:	46c0      	nop			; (mov r8, r8)

00018c80 <__pow5mult>:
   18c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18c82:	4647      	mov	r7, r8
   18c84:	46ce      	mov	lr, r9
   18c86:	2303      	movs	r3, #3
   18c88:	b580      	push	{r7, lr}
   18c8a:	4680      	mov	r8, r0
   18c8c:	000f      	movs	r7, r1
   18c8e:	0014      	movs	r4, r2
   18c90:	4013      	ands	r3, r2
   18c92:	d13a      	bne.n	18d0a <__pow5mult+0x8a>
   18c94:	10a4      	asrs	r4, r4, #2
   18c96:	003e      	movs	r6, r7
   18c98:	2c00      	cmp	r4, #0
   18c9a:	d025      	beq.n	18ce8 <__pow5mult+0x68>
   18c9c:	4643      	mov	r3, r8
   18c9e:	6c9d      	ldr	r5, [r3, #72]	; 0x48
   18ca0:	2d00      	cmp	r5, #0
   18ca2:	d03b      	beq.n	18d1c <__pow5mult+0x9c>
   18ca4:	003e      	movs	r6, r7
   18ca6:	2300      	movs	r3, #0
   18ca8:	2701      	movs	r7, #1
   18caa:	4699      	mov	r9, r3
   18cac:	4227      	tst	r7, r4
   18cae:	d107      	bne.n	18cc0 <__pow5mult+0x40>
   18cb0:	1064      	asrs	r4, r4, #1
   18cb2:	d019      	beq.n	18ce8 <__pow5mult+0x68>
   18cb4:	6828      	ldr	r0, [r5, #0]
   18cb6:	2800      	cmp	r0, #0
   18cb8:	d01b      	beq.n	18cf2 <__pow5mult+0x72>
   18cba:	0005      	movs	r5, r0
   18cbc:	4227      	tst	r7, r4
   18cbe:	d0f7      	beq.n	18cb0 <__pow5mult+0x30>
   18cc0:	002a      	movs	r2, r5
   18cc2:	0031      	movs	r1, r6
   18cc4:	4640      	mov	r0, r8
   18cc6:	f7ff ff31 	bl	18b2c <__multiply>
   18cca:	2e00      	cmp	r6, #0
   18ccc:	d01b      	beq.n	18d06 <__pow5mult+0x86>
   18cce:	4642      	mov	r2, r8
   18cd0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
   18cd2:	6873      	ldr	r3, [r6, #4]
   18cd4:	4694      	mov	ip, r2
   18cd6:	009b      	lsls	r3, r3, #2
   18cd8:	4463      	add	r3, ip
   18cda:	681a      	ldr	r2, [r3, #0]
   18cdc:	1064      	asrs	r4, r4, #1
   18cde:	6032      	str	r2, [r6, #0]
   18ce0:	601e      	str	r6, [r3, #0]
   18ce2:	0006      	movs	r6, r0
   18ce4:	2c00      	cmp	r4, #0
   18ce6:	d1e5      	bne.n	18cb4 <__pow5mult+0x34>
   18ce8:	0030      	movs	r0, r6
   18cea:	bc0c      	pop	{r2, r3}
   18cec:	4690      	mov	r8, r2
   18cee:	4699      	mov	r9, r3
   18cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18cf2:	002a      	movs	r2, r5
   18cf4:	0029      	movs	r1, r5
   18cf6:	4640      	mov	r0, r8
   18cf8:	f7ff ff18 	bl	18b2c <__multiply>
   18cfc:	464b      	mov	r3, r9
   18cfe:	6028      	str	r0, [r5, #0]
   18d00:	6003      	str	r3, [r0, #0]
   18d02:	0005      	movs	r5, r0
   18d04:	e7da      	b.n	18cbc <__pow5mult+0x3c>
   18d06:	0006      	movs	r6, r0
   18d08:	e7d2      	b.n	18cb0 <__pow5mult+0x30>
   18d0a:	4a0b      	ldr	r2, [pc, #44]	; (18d38 <__pow5mult+0xb8>)
   18d0c:	3b01      	subs	r3, #1
   18d0e:	009b      	lsls	r3, r3, #2
   18d10:	589a      	ldr	r2, [r3, r2]
   18d12:	2300      	movs	r3, #0
   18d14:	f7ff fe72 	bl	189fc <__multadd>
   18d18:	0007      	movs	r7, r0
   18d1a:	e7bb      	b.n	18c94 <__pow5mult+0x14>
   18d1c:	2101      	movs	r1, #1
   18d1e:	4640      	mov	r0, r8
   18d20:	f7ff fe3a 	bl	18998 <_Balloc>
   18d24:	4b05      	ldr	r3, [pc, #20]	; (18d3c <__pow5mult+0xbc>)
   18d26:	0005      	movs	r5, r0
   18d28:	6143      	str	r3, [r0, #20]
   18d2a:	2301      	movs	r3, #1
   18d2c:	6103      	str	r3, [r0, #16]
   18d2e:	4643      	mov	r3, r8
   18d30:	6498      	str	r0, [r3, #72]	; 0x48
   18d32:	2300      	movs	r3, #0
   18d34:	6003      	str	r3, [r0, #0]
   18d36:	e7b5      	b.n	18ca4 <__pow5mult+0x24>
   18d38:	0001b580 	.word	0x0001b580
   18d3c:	00000271 	.word	0x00000271

00018d40 <__lshift>:
   18d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18d42:	464e      	mov	r6, r9
   18d44:	4645      	mov	r5, r8
   18d46:	46de      	mov	lr, fp
   18d48:	4657      	mov	r7, sl
   18d4a:	b5e0      	push	{r5, r6, r7, lr}
   18d4c:	000e      	movs	r6, r1
   18d4e:	6933      	ldr	r3, [r6, #16]
   18d50:	1154      	asrs	r4, r2, #5
   18d52:	4698      	mov	r8, r3
   18d54:	44a0      	add	r8, r4
   18d56:	4643      	mov	r3, r8
   18d58:	1c5d      	adds	r5, r3, #1
   18d5a:	68b3      	ldr	r3, [r6, #8]
   18d5c:	4683      	mov	fp, r0
   18d5e:	4691      	mov	r9, r2
   18d60:	6849      	ldr	r1, [r1, #4]
   18d62:	429d      	cmp	r5, r3
   18d64:	dd03      	ble.n	18d6e <__lshift+0x2e>
   18d66:	3101      	adds	r1, #1
   18d68:	005b      	lsls	r3, r3, #1
   18d6a:	429d      	cmp	r5, r3
   18d6c:	dcfb      	bgt.n	18d66 <__lshift+0x26>
   18d6e:	4658      	mov	r0, fp
   18d70:	f7ff fe12 	bl	18998 <_Balloc>
   18d74:	0003      	movs	r3, r0
   18d76:	4684      	mov	ip, r0
   18d78:	3314      	adds	r3, #20
   18d7a:	2c00      	cmp	r4, #0
   18d7c:	dd06      	ble.n	18d8c <__lshift+0x4c>
   18d7e:	2100      	movs	r1, #0
   18d80:	00a4      	lsls	r4, r4, #2
   18d82:	001a      	movs	r2, r3
   18d84:	191b      	adds	r3, r3, r4
   18d86:	c202      	stmia	r2!, {r1}
   18d88:	4293      	cmp	r3, r2
   18d8a:	d1fc      	bne.n	18d86 <__lshift+0x46>
   18d8c:	6932      	ldr	r2, [r6, #16]
   18d8e:	4648      	mov	r0, r9
   18d90:	0097      	lsls	r7, r2, #2
   18d92:	0031      	movs	r1, r6
   18d94:	221f      	movs	r2, #31
   18d96:	3114      	adds	r1, #20
   18d98:	4010      	ands	r0, r2
   18d9a:	19cf      	adds	r7, r1, r7
   18d9c:	4681      	mov	r9, r0
   18d9e:	2800      	cmp	r0, #0
   18da0:	d025      	beq.n	18dee <__lshift+0xae>
   18da2:	2220      	movs	r2, #32
   18da4:	1a12      	subs	r2, r2, r0
   18da6:	4692      	mov	sl, r2
   18da8:	2200      	movs	r2, #0
   18daa:	4648      	mov	r0, r9
   18dac:	680c      	ldr	r4, [r1, #0]
   18dae:	4084      	lsls	r4, r0
   18db0:	4650      	mov	r0, sl
   18db2:	4314      	orrs	r4, r2
   18db4:	601c      	str	r4, [r3, #0]
   18db6:	c904      	ldmia	r1!, {r2}
   18db8:	3304      	adds	r3, #4
   18dba:	40c2      	lsrs	r2, r0
   18dbc:	428f      	cmp	r7, r1
   18dbe:	d8f4      	bhi.n	18daa <__lshift+0x6a>
   18dc0:	601a      	str	r2, [r3, #0]
   18dc2:	2a00      	cmp	r2, #0
   18dc4:	d001      	beq.n	18dca <__lshift+0x8a>
   18dc6:	4645      	mov	r5, r8
   18dc8:	3502      	adds	r5, #2
   18dca:	4663      	mov	r3, ip
   18dcc:	3d01      	subs	r5, #1
   18dce:	611d      	str	r5, [r3, #16]
   18dd0:	6873      	ldr	r3, [r6, #4]
   18dd2:	4660      	mov	r0, ip
   18dd4:	009a      	lsls	r2, r3, #2
   18dd6:	465b      	mov	r3, fp
   18dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   18dda:	189b      	adds	r3, r3, r2
   18ddc:	681a      	ldr	r2, [r3, #0]
   18dde:	6032      	str	r2, [r6, #0]
   18de0:	601e      	str	r6, [r3, #0]
   18de2:	bc3c      	pop	{r2, r3, r4, r5}
   18de4:	4690      	mov	r8, r2
   18de6:	4699      	mov	r9, r3
   18de8:	46a2      	mov	sl, r4
   18dea:	46ab      	mov	fp, r5
   18dec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18dee:	c904      	ldmia	r1!, {r2}
   18df0:	c304      	stmia	r3!, {r2}
   18df2:	428f      	cmp	r7, r1
   18df4:	d9e9      	bls.n	18dca <__lshift+0x8a>
   18df6:	c904      	ldmia	r1!, {r2}
   18df8:	c304      	stmia	r3!, {r2}
   18dfa:	428f      	cmp	r7, r1
   18dfc:	d8f7      	bhi.n	18dee <__lshift+0xae>
   18dfe:	e7e4      	b.n	18dca <__lshift+0x8a>

00018e00 <__mcmp>:
   18e00:	690a      	ldr	r2, [r1, #16]
   18e02:	6903      	ldr	r3, [r0, #16]
   18e04:	b530      	push	{r4, r5, lr}
   18e06:	0005      	movs	r5, r0
   18e08:	1a98      	subs	r0, r3, r2
   18e0a:	d111      	bne.n	18e30 <__mcmp+0x30>
   18e0c:	0092      	lsls	r2, r2, #2
   18e0e:	3514      	adds	r5, #20
   18e10:	3114      	adds	r1, #20
   18e12:	18ab      	adds	r3, r5, r2
   18e14:	1889      	adds	r1, r1, r2
   18e16:	e001      	b.n	18e1c <__mcmp+0x1c>
   18e18:	429d      	cmp	r5, r3
   18e1a:	d209      	bcs.n	18e30 <__mcmp+0x30>
   18e1c:	3b04      	subs	r3, #4
   18e1e:	3904      	subs	r1, #4
   18e20:	681c      	ldr	r4, [r3, #0]
   18e22:	680a      	ldr	r2, [r1, #0]
   18e24:	4294      	cmp	r4, r2
   18e26:	d0f7      	beq.n	18e18 <__mcmp+0x18>
   18e28:	4294      	cmp	r4, r2
   18e2a:	4180      	sbcs	r0, r0
   18e2c:	2201      	movs	r2, #1
   18e2e:	4310      	orrs	r0, r2
   18e30:	bd30      	pop	{r4, r5, pc}
   18e32:	46c0      	nop			; (mov r8, r8)

00018e34 <__mdiff>:
   18e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18e36:	4645      	mov	r5, r8
   18e38:	46de      	mov	lr, fp
   18e3a:	4657      	mov	r7, sl
   18e3c:	464e      	mov	r6, r9
   18e3e:	0014      	movs	r4, r2
   18e40:	690b      	ldr	r3, [r1, #16]
   18e42:	6912      	ldr	r2, [r2, #16]
   18e44:	b5e0      	push	{r5, r6, r7, lr}
   18e46:	4688      	mov	r8, r1
   18e48:	1a9d      	subs	r5, r3, r2
   18e4a:	d11a      	bne.n	18e82 <__mdiff+0x4e>
   18e4c:	000f      	movs	r7, r1
   18e4e:	2114      	movs	r1, #20
   18e50:	468c      	mov	ip, r1
   18e52:	0092      	lsls	r2, r2, #2
   18e54:	3714      	adds	r7, #20
   18e56:	44a4      	add	ip, r4
   18e58:	18bb      	adds	r3, r7, r2
   18e5a:	4462      	add	r2, ip
   18e5c:	e002      	b.n	18e64 <__mdiff+0x30>
   18e5e:	429f      	cmp	r7, r3
   18e60:	d300      	bcc.n	18e64 <__mdiff+0x30>
   18e62:	e070      	b.n	18f46 <__mdiff+0x112>
   18e64:	3b04      	subs	r3, #4
   18e66:	3a04      	subs	r2, #4
   18e68:	681e      	ldr	r6, [r3, #0]
   18e6a:	6811      	ldr	r1, [r2, #0]
   18e6c:	428e      	cmp	r6, r1
   18e6e:	d0f6      	beq.n	18e5e <__mdiff+0x2a>
   18e70:	d300      	bcc.n	18e74 <__mdiff+0x40>
   18e72:	e071      	b.n	18f58 <__mdiff+0x124>
   18e74:	4643      	mov	r3, r8
   18e76:	003e      	movs	r6, r7
   18e78:	46a0      	mov	r8, r4
   18e7a:	4667      	mov	r7, ip
   18e7c:	001c      	movs	r4, r3
   18e7e:	2501      	movs	r5, #1
   18e80:	e006      	b.n	18e90 <__mdiff+0x5c>
   18e82:	2d00      	cmp	r5, #0
   18e84:	db6a      	blt.n	18f5c <__mdiff+0x128>
   18e86:	4647      	mov	r7, r8
   18e88:	0026      	movs	r6, r4
   18e8a:	2500      	movs	r5, #0
   18e8c:	3714      	adds	r7, #20
   18e8e:	3614      	adds	r6, #20
   18e90:	4643      	mov	r3, r8
   18e92:	6859      	ldr	r1, [r3, #4]
   18e94:	f7ff fd80 	bl	18998 <_Balloc>
   18e98:	4643      	mov	r3, r8
   18e9a:	4681      	mov	r9, r0
   18e9c:	60c5      	str	r5, [r0, #12]
   18e9e:	6918      	ldr	r0, [r3, #16]
   18ea0:	464d      	mov	r5, r9
   18ea2:	0083      	lsls	r3, r0, #2
   18ea4:	469c      	mov	ip, r3
   18ea6:	6923      	ldr	r3, [r4, #16]
   18ea8:	44bc      	add	ip, r7
   18eaa:	009b      	lsls	r3, r3, #2
   18eac:	4698      	mov	r8, r3
   18eae:	2300      	movs	r3, #0
   18eb0:	44b0      	add	r8, r6
   18eb2:	3514      	adds	r5, #20
   18eb4:	469a      	mov	sl, r3
   18eb6:	e000      	b.n	18eba <__mdiff+0x86>
   18eb8:	0027      	movs	r7, r4
   18eba:	ce04      	ldmia	r6!, {r2}
   18ebc:	003c      	movs	r4, r7
   18ebe:	4693      	mov	fp, r2
   18ec0:	4659      	mov	r1, fp
   18ec2:	cc08      	ldmia	r4!, {r3}
   18ec4:	0409      	lsls	r1, r1, #16
   18ec6:	041a      	lsls	r2, r3, #16
   18ec8:	0c12      	lsrs	r2, r2, #16
   18eca:	4452      	add	r2, sl
   18ecc:	0c09      	lsrs	r1, r1, #16
   18ece:	1a52      	subs	r2, r2, r1
   18ed0:	0c19      	lsrs	r1, r3, #16
   18ed2:	465b      	mov	r3, fp
   18ed4:	0c1b      	lsrs	r3, r3, #16
   18ed6:	1acb      	subs	r3, r1, r3
   18ed8:	1411      	asrs	r1, r2, #16
   18eda:	185b      	adds	r3, r3, r1
   18edc:	0412      	lsls	r2, r2, #16
   18ede:	1419      	asrs	r1, r3, #16
   18ee0:	0c12      	lsrs	r2, r2, #16
   18ee2:	041b      	lsls	r3, r3, #16
   18ee4:	468a      	mov	sl, r1
   18ee6:	4313      	orrs	r3, r2
   18ee8:	1d29      	adds	r1, r5, #4
   18eea:	602b      	str	r3, [r5, #0]
   18eec:	000d      	movs	r5, r1
   18eee:	45b0      	cmp	r8, r6
   18ef0:	d8e2      	bhi.n	18eb8 <__mdiff+0x84>
   18ef2:	45a4      	cmp	ip, r4
   18ef4:	d916      	bls.n	18f24 <__mdiff+0xf0>
   18ef6:	cc08      	ldmia	r4!, {r3}
   18ef8:	041a      	lsls	r2, r3, #16
   18efa:	0c12      	lsrs	r2, r2, #16
   18efc:	4452      	add	r2, sl
   18efe:	1416      	asrs	r6, r2, #16
   18f00:	0c1b      	lsrs	r3, r3, #16
   18f02:	199b      	adds	r3, r3, r6
   18f04:	0412      	lsls	r2, r2, #16
   18f06:	141e      	asrs	r6, r3, #16
   18f08:	0c12      	lsrs	r2, r2, #16
   18f0a:	041b      	lsls	r3, r3, #16
   18f0c:	4313      	orrs	r3, r2
   18f0e:	46b2      	mov	sl, r6
   18f10:	c508      	stmia	r5!, {r3}
   18f12:	45a4      	cmp	ip, r4
   18f14:	d8ef      	bhi.n	18ef6 <__mdiff+0xc2>
   18f16:	4662      	mov	r2, ip
   18f18:	2403      	movs	r4, #3
   18f1a:	1bd2      	subs	r2, r2, r7
   18f1c:	3a05      	subs	r2, #5
   18f1e:	43a2      	bics	r2, r4
   18f20:	3204      	adds	r2, #4
   18f22:	1889      	adds	r1, r1, r2
   18f24:	3904      	subs	r1, #4
   18f26:	2b00      	cmp	r3, #0
   18f28:	d104      	bne.n	18f34 <__mdiff+0x100>
   18f2a:	3904      	subs	r1, #4
   18f2c:	680b      	ldr	r3, [r1, #0]
   18f2e:	3801      	subs	r0, #1
   18f30:	2b00      	cmp	r3, #0
   18f32:	d0fa      	beq.n	18f2a <__mdiff+0xf6>
   18f34:	464b      	mov	r3, r9
   18f36:	6118      	str	r0, [r3, #16]
   18f38:	4648      	mov	r0, r9
   18f3a:	bc3c      	pop	{r2, r3, r4, r5}
   18f3c:	4690      	mov	r8, r2
   18f3e:	4699      	mov	r9, r3
   18f40:	46a2      	mov	sl, r4
   18f42:	46ab      	mov	fp, r5
   18f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18f46:	2100      	movs	r1, #0
   18f48:	f7ff fd26 	bl	18998 <_Balloc>
   18f4c:	2301      	movs	r3, #1
   18f4e:	6103      	str	r3, [r0, #16]
   18f50:	2300      	movs	r3, #0
   18f52:	4681      	mov	r9, r0
   18f54:	6143      	str	r3, [r0, #20]
   18f56:	e7ef      	b.n	18f38 <__mdiff+0x104>
   18f58:	4666      	mov	r6, ip
   18f5a:	e799      	b.n	18e90 <__mdiff+0x5c>
   18f5c:	0027      	movs	r7, r4
   18f5e:	000e      	movs	r6, r1
   18f60:	46a0      	mov	r8, r4
   18f62:	3714      	adds	r7, #20
   18f64:	3614      	adds	r6, #20
   18f66:	000c      	movs	r4, r1
   18f68:	2501      	movs	r5, #1
   18f6a:	e791      	b.n	18e90 <__mdiff+0x5c>

00018f6c <__d2b>:
   18f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
   18f6e:	2101      	movs	r1, #1
   18f70:	001c      	movs	r4, r3
   18f72:	b083      	sub	sp, #12
   18f74:	9e08      	ldr	r6, [sp, #32]
   18f76:	0015      	movs	r5, r2
   18f78:	f7ff fd0e 	bl	18998 <_Balloc>
   18f7c:	0323      	lsls	r3, r4, #12
   18f7e:	0064      	lsls	r4, r4, #1
   18f80:	0007      	movs	r7, r0
   18f82:	0b1b      	lsrs	r3, r3, #12
   18f84:	0d64      	lsrs	r4, r4, #21
   18f86:	d002      	beq.n	18f8e <__d2b+0x22>
   18f88:	2280      	movs	r2, #128	; 0x80
   18f8a:	0352      	lsls	r2, r2, #13
   18f8c:	4313      	orrs	r3, r2
   18f8e:	9301      	str	r3, [sp, #4]
   18f90:	2d00      	cmp	r5, #0
   18f92:	d019      	beq.n	18fc8 <__d2b+0x5c>
   18f94:	4668      	mov	r0, sp
   18f96:	9500      	str	r5, [sp, #0]
   18f98:	f7ff fd90 	bl	18abc <__lo0bits>
   18f9c:	2800      	cmp	r0, #0
   18f9e:	d130      	bne.n	19002 <__d2b+0x96>
   18fa0:	9b00      	ldr	r3, [sp, #0]
   18fa2:	617b      	str	r3, [r7, #20]
   18fa4:	9b01      	ldr	r3, [sp, #4]
   18fa6:	61bb      	str	r3, [r7, #24]
   18fa8:	1e5a      	subs	r2, r3, #1
   18faa:	4193      	sbcs	r3, r2
   18fac:	1c5d      	adds	r5, r3, #1
   18fae:	613d      	str	r5, [r7, #16]
   18fb0:	2c00      	cmp	r4, #0
   18fb2:	d014      	beq.n	18fde <__d2b+0x72>
   18fb4:	4b19      	ldr	r3, [pc, #100]	; (1901c <__d2b+0xb0>)
   18fb6:	469c      	mov	ip, r3
   18fb8:	2335      	movs	r3, #53	; 0x35
   18fba:	4464      	add	r4, ip
   18fbc:	1824      	adds	r4, r4, r0
   18fbe:	1a18      	subs	r0, r3, r0
   18fc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18fc2:	6034      	str	r4, [r6, #0]
   18fc4:	6018      	str	r0, [r3, #0]
   18fc6:	e019      	b.n	18ffc <__d2b+0x90>
   18fc8:	a801      	add	r0, sp, #4
   18fca:	f7ff fd77 	bl	18abc <__lo0bits>
   18fce:	9b01      	ldr	r3, [sp, #4]
   18fd0:	3020      	adds	r0, #32
   18fd2:	617b      	str	r3, [r7, #20]
   18fd4:	2301      	movs	r3, #1
   18fd6:	2501      	movs	r5, #1
   18fd8:	613b      	str	r3, [r7, #16]
   18fda:	2c00      	cmp	r4, #0
   18fdc:	d1ea      	bne.n	18fb4 <__d2b+0x48>
   18fde:	4b10      	ldr	r3, [pc, #64]	; (19020 <__d2b+0xb4>)
   18fe0:	469c      	mov	ip, r3
   18fe2:	4b10      	ldr	r3, [pc, #64]	; (19024 <__d2b+0xb8>)
   18fe4:	4460      	add	r0, ip
   18fe6:	18eb      	adds	r3, r5, r3
   18fe8:	009b      	lsls	r3, r3, #2
   18fea:	18fb      	adds	r3, r7, r3
   18fec:	6030      	str	r0, [r6, #0]
   18fee:	6958      	ldr	r0, [r3, #20]
   18ff0:	f7ff fd4a 	bl	18a88 <__hi0bits>
   18ff4:	016b      	lsls	r3, r5, #5
   18ff6:	1a18      	subs	r0, r3, r0
   18ff8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18ffa:	6018      	str	r0, [r3, #0]
   18ffc:	0038      	movs	r0, r7
   18ffe:	b003      	add	sp, #12
   19000:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19002:	9b01      	ldr	r3, [sp, #4]
   19004:	2220      	movs	r2, #32
   19006:	0019      	movs	r1, r3
   19008:	1a12      	subs	r2, r2, r0
   1900a:	4091      	lsls	r1, r2
   1900c:	000a      	movs	r2, r1
   1900e:	40c3      	lsrs	r3, r0
   19010:	9900      	ldr	r1, [sp, #0]
   19012:	9301      	str	r3, [sp, #4]
   19014:	430a      	orrs	r2, r1
   19016:	617a      	str	r2, [r7, #20]
   19018:	e7c5      	b.n	18fa6 <__d2b+0x3a>
   1901a:	46c0      	nop			; (mov r8, r8)
   1901c:	fffffbcd 	.word	0xfffffbcd
   19020:	fffffbce 	.word	0xfffffbce
   19024:	3fffffff 	.word	0x3fffffff

00019028 <_realloc_r>:
   19028:	b5f0      	push	{r4, r5, r6, r7, lr}
   1902a:	464e      	mov	r6, r9
   1902c:	4645      	mov	r5, r8
   1902e:	46de      	mov	lr, fp
   19030:	4657      	mov	r7, sl
   19032:	b5e0      	push	{r5, r6, r7, lr}
   19034:	b085      	sub	sp, #20
   19036:	9001      	str	r0, [sp, #4]
   19038:	000e      	movs	r6, r1
   1903a:	0015      	movs	r5, r2
   1903c:	2900      	cmp	r1, #0
   1903e:	d100      	bne.n	19042 <_realloc_r+0x1a>
   19040:	e09e      	b.n	19180 <_realloc_r+0x158>
   19042:	0037      	movs	r7, r6
   19044:	9801      	ldr	r0, [sp, #4]
   19046:	3f08      	subs	r7, #8
   19048:	f7ff fc96 	bl	18978 <__malloc_lock>
   1904c:	687a      	ldr	r2, [r7, #4]
   1904e:	2303      	movs	r3, #3
   19050:	0014      	movs	r4, r2
   19052:	439c      	bics	r4, r3
   19054:	002b      	movs	r3, r5
   19056:	330b      	adds	r3, #11
   19058:	46b9      	mov	r9, r7
   1905a:	2b16      	cmp	r3, #22
   1905c:	d847      	bhi.n	190ee <_realloc_r+0xc6>
   1905e:	2110      	movs	r1, #16
   19060:	2310      	movs	r3, #16
   19062:	4688      	mov	r8, r1
   19064:	4545      	cmp	r5, r8
   19066:	d846      	bhi.n	190f6 <_realloc_r+0xce>
   19068:	429c      	cmp	r4, r3
   1906a:	da49      	bge.n	19100 <_realloc_r+0xd8>
   1906c:	49cc      	ldr	r1, [pc, #816]	; (193a0 <_realloc_r+0x378>)
   1906e:	1938      	adds	r0, r7, r4
   19070:	468b      	mov	fp, r1
   19072:	6889      	ldr	r1, [r1, #8]
   19074:	9002      	str	r0, [sp, #8]
   19076:	4288      	cmp	r0, r1
   19078:	d100      	bne.n	1907c <_realloc_r+0x54>
   1907a:	e0c2      	b.n	19202 <_realloc_r+0x1da>
   1907c:	2101      	movs	r1, #1
   1907e:	468a      	mov	sl, r1
   19080:	6840      	ldr	r0, [r0, #4]
   19082:	0001      	movs	r1, r0
   19084:	9003      	str	r0, [sp, #12]
   19086:	4650      	mov	r0, sl
   19088:	4381      	bics	r1, r0
   1908a:	468c      	mov	ip, r1
   1908c:	9902      	ldr	r1, [sp, #8]
   1908e:	468b      	mov	fp, r1
   19090:	44dc      	add	ip, fp
   19092:	4661      	mov	r1, ip
   19094:	6849      	ldr	r1, [r1, #4]
   19096:	4201      	tst	r1, r0
   19098:	d04d      	beq.n	19136 <_realloc_r+0x10e>
   1909a:	4210      	tst	r0, r2
   1909c:	d100      	bne.n	190a0 <_realloc_r+0x78>
   1909e:	e0a2      	b.n	191e6 <_realloc_r+0x1be>
   190a0:	0029      	movs	r1, r5
   190a2:	9801      	ldr	r0, [sp, #4]
   190a4:	f7ff f924 	bl	182f0 <_malloc_r>
   190a8:	1e05      	subs	r5, r0, #0
   190aa:	d039      	beq.n	19120 <_realloc_r+0xf8>
   190ac:	2301      	movs	r3, #1
   190ae:	0002      	movs	r2, r0
   190b0:	6879      	ldr	r1, [r7, #4]
   190b2:	3a08      	subs	r2, #8
   190b4:	4399      	bics	r1, r3
   190b6:	187f      	adds	r7, r7, r1
   190b8:	42ba      	cmp	r2, r7
   190ba:	d100      	bne.n	190be <_realloc_r+0x96>
   190bc:	e12e      	b.n	1931c <_realloc_r+0x2f4>
   190be:	1f22      	subs	r2, r4, #4
   190c0:	2a24      	cmp	r2, #36	; 0x24
   190c2:	d900      	bls.n	190c6 <_realloc_r+0x9e>
   190c4:	e114      	b.n	192f0 <_realloc_r+0x2c8>
   190c6:	2a13      	cmp	r2, #19
   190c8:	d900      	bls.n	190cc <_realloc_r+0xa4>
   190ca:	e0e8      	b.n	1929e <_realloc_r+0x276>
   190cc:	0003      	movs	r3, r0
   190ce:	0032      	movs	r2, r6
   190d0:	6811      	ldr	r1, [r2, #0]
   190d2:	6019      	str	r1, [r3, #0]
   190d4:	6851      	ldr	r1, [r2, #4]
   190d6:	6059      	str	r1, [r3, #4]
   190d8:	6892      	ldr	r2, [r2, #8]
   190da:	609a      	str	r2, [r3, #8]
   190dc:	9c01      	ldr	r4, [sp, #4]
   190de:	0031      	movs	r1, r6
   190e0:	0020      	movs	r0, r4
   190e2:	f7fe fde7 	bl	17cb4 <_free_r>
   190e6:	0020      	movs	r0, r4
   190e8:	f7ff fc4e 	bl	18988 <__malloc_unlock>
   190ec:	e01b      	b.n	19126 <_realloc_r+0xfe>
   190ee:	2107      	movs	r1, #7
   190f0:	438b      	bics	r3, r1
   190f2:	4698      	mov	r8, r3
   190f4:	d5b6      	bpl.n	19064 <_realloc_r+0x3c>
   190f6:	230c      	movs	r3, #12
   190f8:	9a01      	ldr	r2, [sp, #4]
   190fa:	2500      	movs	r5, #0
   190fc:	6013      	str	r3, [r2, #0]
   190fe:	e012      	b.n	19126 <_realloc_r+0xfe>
   19100:	0035      	movs	r5, r6
   19102:	4643      	mov	r3, r8
   19104:	1ae3      	subs	r3, r4, r3
   19106:	2b0f      	cmp	r3, #15
   19108:	d825      	bhi.n	19156 <_realloc_r+0x12e>
   1910a:	464b      	mov	r3, r9
   1910c:	2201      	movs	r2, #1
   1910e:	4649      	mov	r1, r9
   19110:	685b      	ldr	r3, [r3, #4]
   19112:	4013      	ands	r3, r2
   19114:	4323      	orrs	r3, r4
   19116:	604b      	str	r3, [r1, #4]
   19118:	444c      	add	r4, r9
   1911a:	6863      	ldr	r3, [r4, #4]
   1911c:	431a      	orrs	r2, r3
   1911e:	6062      	str	r2, [r4, #4]
   19120:	9801      	ldr	r0, [sp, #4]
   19122:	f7ff fc31 	bl	18988 <__malloc_unlock>
   19126:	0028      	movs	r0, r5
   19128:	b005      	add	sp, #20
   1912a:	bc3c      	pop	{r2, r3, r4, r5}
   1912c:	4690      	mov	r8, r2
   1912e:	4699      	mov	r9, r3
   19130:	46a2      	mov	sl, r4
   19132:	46ab      	mov	fp, r5
   19134:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19136:	2103      	movs	r1, #3
   19138:	9803      	ldr	r0, [sp, #12]
   1913a:	468c      	mov	ip, r1
   1913c:	4388      	bics	r0, r1
   1913e:	1821      	adds	r1, r4, r0
   19140:	468b      	mov	fp, r1
   19142:	4299      	cmp	r1, r3
   19144:	db21      	blt.n	1918a <_realloc_r+0x162>
   19146:	9a02      	ldr	r2, [sp, #8]
   19148:	0035      	movs	r5, r6
   1914a:	68d3      	ldr	r3, [r2, #12]
   1914c:	6892      	ldr	r2, [r2, #8]
   1914e:	465c      	mov	r4, fp
   19150:	60d3      	str	r3, [r2, #12]
   19152:	609a      	str	r2, [r3, #8]
   19154:	e7d5      	b.n	19102 <_realloc_r+0xda>
   19156:	464a      	mov	r2, r9
   19158:	2001      	movs	r0, #1
   1915a:	4646      	mov	r6, r8
   1915c:	6852      	ldr	r2, [r2, #4]
   1915e:	4649      	mov	r1, r9
   19160:	4002      	ands	r2, r0
   19162:	4332      	orrs	r2, r6
   19164:	464e      	mov	r6, r9
   19166:	4441      	add	r1, r8
   19168:	4303      	orrs	r3, r0
   1916a:	6072      	str	r2, [r6, #4]
   1916c:	444c      	add	r4, r9
   1916e:	604b      	str	r3, [r1, #4]
   19170:	6863      	ldr	r3, [r4, #4]
   19172:	3108      	adds	r1, #8
   19174:	4318      	orrs	r0, r3
   19176:	6060      	str	r0, [r4, #4]
   19178:	9801      	ldr	r0, [sp, #4]
   1917a:	f7fe fd9b 	bl	17cb4 <_free_r>
   1917e:	e7cf      	b.n	19120 <_realloc_r+0xf8>
   19180:	0011      	movs	r1, r2
   19182:	f7ff f8b5 	bl	182f0 <_malloc_r>
   19186:	0005      	movs	r5, r0
   19188:	e7cd      	b.n	19126 <_realloc_r+0xfe>
   1918a:	4651      	mov	r1, sl
   1918c:	4211      	tst	r1, r2
   1918e:	d000      	beq.n	19192 <_realloc_r+0x16a>
   19190:	e786      	b.n	190a0 <_realloc_r+0x78>
   19192:	4661      	mov	r1, ip
   19194:	683a      	ldr	r2, [r7, #0]
   19196:	1aba      	subs	r2, r7, r2
   19198:	4692      	mov	sl, r2
   1919a:	6852      	ldr	r2, [r2, #4]
   1919c:	438a      	bics	r2, r1
   1919e:	1880      	adds	r0, r0, r2
   191a0:	4683      	mov	fp, r0
   191a2:	44a3      	add	fp, r4
   191a4:	459b      	cmp	fp, r3
   191a6:	db26      	blt.n	191f6 <_realloc_r+0x1ce>
   191a8:	9a02      	ldr	r2, [sp, #8]
   191aa:	68d3      	ldr	r3, [r2, #12]
   191ac:	6892      	ldr	r2, [r2, #8]
   191ae:	60d3      	str	r3, [r2, #12]
   191b0:	609a      	str	r2, [r3, #8]
   191b2:	4653      	mov	r3, sl
   191b4:	4652      	mov	r2, sl
   191b6:	4655      	mov	r5, sl
   191b8:	6892      	ldr	r2, [r2, #8]
   191ba:	68db      	ldr	r3, [r3, #12]
   191bc:	3508      	adds	r5, #8
   191be:	60d3      	str	r3, [r2, #12]
   191c0:	609a      	str	r2, [r3, #8]
   191c2:	1f22      	subs	r2, r4, #4
   191c4:	2a24      	cmp	r2, #36	; 0x24
   191c6:	d900      	bls.n	191ca <_realloc_r+0x1a2>
   191c8:	e096      	b.n	192f8 <_realloc_r+0x2d0>
   191ca:	2a13      	cmp	r2, #19
   191cc:	d972      	bls.n	192b4 <_realloc_r+0x28c>
   191ce:	4653      	mov	r3, sl
   191d0:	6831      	ldr	r1, [r6, #0]
   191d2:	6099      	str	r1, [r3, #8]
   191d4:	6871      	ldr	r1, [r6, #4]
   191d6:	60d9      	str	r1, [r3, #12]
   191d8:	2a1b      	cmp	r2, #27
   191da:	d900      	bls.n	191de <_realloc_r+0x1b6>
   191dc:	e0a4      	b.n	19328 <_realloc_r+0x300>
   191de:	0032      	movs	r2, r6
   191e0:	3310      	adds	r3, #16
   191e2:	3208      	adds	r2, #8
   191e4:	e068      	b.n	192b8 <_realloc_r+0x290>
   191e6:	683a      	ldr	r2, [r7, #0]
   191e8:	1aba      	subs	r2, r7, r2
   191ea:	4692      	mov	sl, r2
   191ec:	4651      	mov	r1, sl
   191ee:	2203      	movs	r2, #3
   191f0:	6849      	ldr	r1, [r1, #4]
   191f2:	4391      	bics	r1, r2
   191f4:	000a      	movs	r2, r1
   191f6:	4693      	mov	fp, r2
   191f8:	44a3      	add	fp, r4
   191fa:	459b      	cmp	fp, r3
   191fc:	da00      	bge.n	19200 <_realloc_r+0x1d8>
   191fe:	e74f      	b.n	190a0 <_realloc_r+0x78>
   19200:	e7d7      	b.n	191b2 <_realloc_r+0x18a>
   19202:	2003      	movs	r0, #3
   19204:	9902      	ldr	r1, [sp, #8]
   19206:	4684      	mov	ip, r0
   19208:	6849      	ldr	r1, [r1, #4]
   1920a:	4381      	bics	r1, r0
   1920c:	4640      	mov	r0, r8
   1920e:	1909      	adds	r1, r1, r4
   19210:	3010      	adds	r0, #16
   19212:	9002      	str	r0, [sp, #8]
   19214:	4281      	cmp	r1, r0
   19216:	da58      	bge.n	192ca <_realloc_r+0x2a2>
   19218:	07d2      	lsls	r2, r2, #31
   1921a:	d500      	bpl.n	1921e <_realloc_r+0x1f6>
   1921c:	e740      	b.n	190a0 <_realloc_r+0x78>
   1921e:	4660      	mov	r0, ip
   19220:	683a      	ldr	r2, [r7, #0]
   19222:	1aba      	subs	r2, r7, r2
   19224:	4692      	mov	sl, r2
   19226:	6852      	ldr	r2, [r2, #4]
   19228:	4382      	bics	r2, r0
   1922a:	9802      	ldr	r0, [sp, #8]
   1922c:	1851      	adds	r1, r2, r1
   1922e:	9103      	str	r1, [sp, #12]
   19230:	4288      	cmp	r0, r1
   19232:	dce0      	bgt.n	191f6 <_realloc_r+0x1ce>
   19234:	4653      	mov	r3, sl
   19236:	4652      	mov	r2, sl
   19238:	4655      	mov	r5, sl
   1923a:	6892      	ldr	r2, [r2, #8]
   1923c:	68db      	ldr	r3, [r3, #12]
   1923e:	3508      	adds	r5, #8
   19240:	60d3      	str	r3, [r2, #12]
   19242:	609a      	str	r2, [r3, #8]
   19244:	1f22      	subs	r2, r4, #4
   19246:	2a24      	cmp	r2, #36	; 0x24
   19248:	d900      	bls.n	1924c <_realloc_r+0x224>
   1924a:	e08e      	b.n	1936a <_realloc_r+0x342>
   1924c:	2a13      	cmp	r2, #19
   1924e:	d800      	bhi.n	19252 <_realloc_r+0x22a>
   19250:	e088      	b.n	19364 <_realloc_r+0x33c>
   19252:	4653      	mov	r3, sl
   19254:	6831      	ldr	r1, [r6, #0]
   19256:	6099      	str	r1, [r3, #8]
   19258:	6871      	ldr	r1, [r6, #4]
   1925a:	60d9      	str	r1, [r3, #12]
   1925c:	2a1b      	cmp	r2, #27
   1925e:	d900      	bls.n	19262 <_realloc_r+0x23a>
   19260:	e088      	b.n	19374 <_realloc_r+0x34c>
   19262:	0032      	movs	r2, r6
   19264:	3310      	adds	r3, #16
   19266:	3208      	adds	r2, #8
   19268:	6811      	ldr	r1, [r2, #0]
   1926a:	6019      	str	r1, [r3, #0]
   1926c:	6851      	ldr	r1, [r2, #4]
   1926e:	6059      	str	r1, [r3, #4]
   19270:	6892      	ldr	r2, [r2, #8]
   19272:	609a      	str	r2, [r3, #8]
   19274:	4651      	mov	r1, sl
   19276:	465b      	mov	r3, fp
   19278:	4642      	mov	r2, r8
   1927a:	4441      	add	r1, r8
   1927c:	6099      	str	r1, [r3, #8]
   1927e:	9b03      	ldr	r3, [sp, #12]
   19280:	9801      	ldr	r0, [sp, #4]
   19282:	1a9a      	subs	r2, r3, r2
   19284:	2301      	movs	r3, #1
   19286:	431a      	orrs	r2, r3
   19288:	604a      	str	r2, [r1, #4]
   1928a:	4652      	mov	r2, sl
   1928c:	6852      	ldr	r2, [r2, #4]
   1928e:	4013      	ands	r3, r2
   19290:	4642      	mov	r2, r8
   19292:	4313      	orrs	r3, r2
   19294:	4652      	mov	r2, sl
   19296:	6053      	str	r3, [r2, #4]
   19298:	f7ff fb76 	bl	18988 <__malloc_unlock>
   1929c:	e743      	b.n	19126 <_realloc_r+0xfe>
   1929e:	6833      	ldr	r3, [r6, #0]
   192a0:	6003      	str	r3, [r0, #0]
   192a2:	6873      	ldr	r3, [r6, #4]
   192a4:	6043      	str	r3, [r0, #4]
   192a6:	2a1b      	cmp	r2, #27
   192a8:	d82d      	bhi.n	19306 <_realloc_r+0x2de>
   192aa:	0003      	movs	r3, r0
   192ac:	0032      	movs	r2, r6
   192ae:	3308      	adds	r3, #8
   192b0:	3208      	adds	r2, #8
   192b2:	e70d      	b.n	190d0 <_realloc_r+0xa8>
   192b4:	002b      	movs	r3, r5
   192b6:	0032      	movs	r2, r6
   192b8:	6811      	ldr	r1, [r2, #0]
   192ba:	465c      	mov	r4, fp
   192bc:	6019      	str	r1, [r3, #0]
   192be:	6851      	ldr	r1, [r2, #4]
   192c0:	46d1      	mov	r9, sl
   192c2:	6059      	str	r1, [r3, #4]
   192c4:	6892      	ldr	r2, [r2, #8]
   192c6:	609a      	str	r2, [r3, #8]
   192c8:	e71b      	b.n	19102 <_realloc_r+0xda>
   192ca:	4643      	mov	r3, r8
   192cc:	18fa      	adds	r2, r7, r3
   192ce:	465b      	mov	r3, fp
   192d0:	609a      	str	r2, [r3, #8]
   192d2:	4643      	mov	r3, r8
   192d4:	1ac9      	subs	r1, r1, r3
   192d6:	2301      	movs	r3, #1
   192d8:	4319      	orrs	r1, r3
   192da:	6051      	str	r1, [r2, #4]
   192dc:	687a      	ldr	r2, [r7, #4]
   192de:	9801      	ldr	r0, [sp, #4]
   192e0:	4013      	ands	r3, r2
   192e2:	4642      	mov	r2, r8
   192e4:	4313      	orrs	r3, r2
   192e6:	607b      	str	r3, [r7, #4]
   192e8:	f7ff fb4e 	bl	18988 <__malloc_unlock>
   192ec:	0035      	movs	r5, r6
   192ee:	e71a      	b.n	19126 <_realloc_r+0xfe>
   192f0:	0031      	movs	r1, r6
   192f2:	f7ff faf1 	bl	188d8 <memmove>
   192f6:	e6f1      	b.n	190dc <_realloc_r+0xb4>
   192f8:	0031      	movs	r1, r6
   192fa:	0028      	movs	r0, r5
   192fc:	f7ff faec 	bl	188d8 <memmove>
   19300:	465c      	mov	r4, fp
   19302:	46d1      	mov	r9, sl
   19304:	e6fd      	b.n	19102 <_realloc_r+0xda>
   19306:	68b3      	ldr	r3, [r6, #8]
   19308:	6083      	str	r3, [r0, #8]
   1930a:	68f3      	ldr	r3, [r6, #12]
   1930c:	60c3      	str	r3, [r0, #12]
   1930e:	2a24      	cmp	r2, #36	; 0x24
   19310:	d015      	beq.n	1933e <_realloc_r+0x316>
   19312:	0003      	movs	r3, r0
   19314:	0032      	movs	r2, r6
   19316:	3310      	adds	r3, #16
   19318:	3210      	adds	r2, #16
   1931a:	e6d9      	b.n	190d0 <_realloc_r+0xa8>
   1931c:	6853      	ldr	r3, [r2, #4]
   1931e:	2203      	movs	r2, #3
   19320:	4393      	bics	r3, r2
   19322:	18e4      	adds	r4, r4, r3
   19324:	0035      	movs	r5, r6
   19326:	e6ec      	b.n	19102 <_realloc_r+0xda>
   19328:	4653      	mov	r3, sl
   1932a:	68b1      	ldr	r1, [r6, #8]
   1932c:	6119      	str	r1, [r3, #16]
   1932e:	68f1      	ldr	r1, [r6, #12]
   19330:	6159      	str	r1, [r3, #20]
   19332:	2a24      	cmp	r2, #36	; 0x24
   19334:	d00c      	beq.n	19350 <_realloc_r+0x328>
   19336:	0032      	movs	r2, r6
   19338:	3318      	adds	r3, #24
   1933a:	3210      	adds	r2, #16
   1933c:	e7bc      	b.n	192b8 <_realloc_r+0x290>
   1933e:	6933      	ldr	r3, [r6, #16]
   19340:	0032      	movs	r2, r6
   19342:	6103      	str	r3, [r0, #16]
   19344:	0003      	movs	r3, r0
   19346:	6971      	ldr	r1, [r6, #20]
   19348:	3318      	adds	r3, #24
   1934a:	3218      	adds	r2, #24
   1934c:	6141      	str	r1, [r0, #20]
   1934e:	e6bf      	b.n	190d0 <_realloc_r+0xa8>
   19350:	4653      	mov	r3, sl
   19352:	6932      	ldr	r2, [r6, #16]
   19354:	4651      	mov	r1, sl
   19356:	619a      	str	r2, [r3, #24]
   19358:	0032      	movs	r2, r6
   1935a:	6970      	ldr	r0, [r6, #20]
   1935c:	3320      	adds	r3, #32
   1935e:	3218      	adds	r2, #24
   19360:	61c8      	str	r0, [r1, #28]
   19362:	e7a9      	b.n	192b8 <_realloc_r+0x290>
   19364:	002b      	movs	r3, r5
   19366:	0032      	movs	r2, r6
   19368:	e77e      	b.n	19268 <_realloc_r+0x240>
   1936a:	0031      	movs	r1, r6
   1936c:	0028      	movs	r0, r5
   1936e:	f7ff fab3 	bl	188d8 <memmove>
   19372:	e77f      	b.n	19274 <_realloc_r+0x24c>
   19374:	4653      	mov	r3, sl
   19376:	68b1      	ldr	r1, [r6, #8]
   19378:	6119      	str	r1, [r3, #16]
   1937a:	68f1      	ldr	r1, [r6, #12]
   1937c:	6159      	str	r1, [r3, #20]
   1937e:	2a24      	cmp	r2, #36	; 0x24
   19380:	d003      	beq.n	1938a <_realloc_r+0x362>
   19382:	0032      	movs	r2, r6
   19384:	3318      	adds	r3, #24
   19386:	3210      	adds	r2, #16
   19388:	e76e      	b.n	19268 <_realloc_r+0x240>
   1938a:	4653      	mov	r3, sl
   1938c:	6932      	ldr	r2, [r6, #16]
   1938e:	4651      	mov	r1, sl
   19390:	619a      	str	r2, [r3, #24]
   19392:	0032      	movs	r2, r6
   19394:	6970      	ldr	r0, [r6, #20]
   19396:	3320      	adds	r3, #32
   19398:	3218      	adds	r2, #24
   1939a:	61c8      	str	r0, [r1, #28]
   1939c:	e764      	b.n	19268 <_realloc_r+0x240>
   1939e:	46c0      	nop			; (mov r8, r8)
   193a0:	20000494 	.word	0x20000494

000193a4 <_sbrk_r>:
   193a4:	2300      	movs	r3, #0
   193a6:	b570      	push	{r4, r5, r6, lr}
   193a8:	4c06      	ldr	r4, [pc, #24]	; (193c4 <_sbrk_r+0x20>)
   193aa:	0005      	movs	r5, r0
   193ac:	0008      	movs	r0, r1
   193ae:	6023      	str	r3, [r4, #0]
   193b0:	f7ea fa6c 	bl	388c <_sbrk>
   193b4:	1c43      	adds	r3, r0, #1
   193b6:	d000      	beq.n	193ba <_sbrk_r+0x16>
   193b8:	bd70      	pop	{r4, r5, r6, pc}
   193ba:	6823      	ldr	r3, [r4, #0]
   193bc:	2b00      	cmp	r3, #0
   193be:	d0fb      	beq.n	193b8 <_sbrk_r+0x14>
   193c0:	602b      	str	r3, [r5, #0]
   193c2:	e7f9      	b.n	193b8 <_sbrk_r+0x14>
   193c4:	20001dfc 	.word	0x20001dfc

000193c8 <__sread>:
   193c8:	b570      	push	{r4, r5, r6, lr}
   193ca:	000c      	movs	r4, r1
   193cc:	250e      	movs	r5, #14
   193ce:	5f49      	ldrsh	r1, [r1, r5]
   193d0:	f000 fb30 	bl	19a34 <_read_r>
   193d4:	2800      	cmp	r0, #0
   193d6:	db03      	blt.n	193e0 <__sread+0x18>
   193d8:	6d23      	ldr	r3, [r4, #80]	; 0x50
   193da:	181b      	adds	r3, r3, r0
   193dc:	6523      	str	r3, [r4, #80]	; 0x50
   193de:	bd70      	pop	{r4, r5, r6, pc}
   193e0:	89a3      	ldrh	r3, [r4, #12]
   193e2:	4a02      	ldr	r2, [pc, #8]	; (193ec <__sread+0x24>)
   193e4:	4013      	ands	r3, r2
   193e6:	81a3      	strh	r3, [r4, #12]
   193e8:	e7f9      	b.n	193de <__sread+0x16>
   193ea:	46c0      	nop			; (mov r8, r8)
   193ec:	ffffefff 	.word	0xffffefff

000193f0 <__swrite>:
   193f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   193f2:	0016      	movs	r6, r2
   193f4:	001f      	movs	r7, r3
   193f6:	220c      	movs	r2, #12
   193f8:	5e8b      	ldrsh	r3, [r1, r2]
   193fa:	0005      	movs	r5, r0
   193fc:	000c      	movs	r4, r1
   193fe:	05da      	lsls	r2, r3, #23
   19400:	d507      	bpl.n	19412 <__swrite+0x22>
   19402:	230e      	movs	r3, #14
   19404:	5ec9      	ldrsh	r1, [r1, r3]
   19406:	2200      	movs	r2, #0
   19408:	2302      	movs	r3, #2
   1940a:	f000 fae9 	bl	199e0 <_lseek_r>
   1940e:	220c      	movs	r2, #12
   19410:	5ea3      	ldrsh	r3, [r4, r2]
   19412:	4a05      	ldr	r2, [pc, #20]	; (19428 <__swrite+0x38>)
   19414:	0028      	movs	r0, r5
   19416:	4013      	ands	r3, r2
   19418:	81a3      	strh	r3, [r4, #12]
   1941a:	0032      	movs	r2, r6
   1941c:	230e      	movs	r3, #14
   1941e:	5ee1      	ldrsh	r1, [r4, r3]
   19420:	003b      	movs	r3, r7
   19422:	f000 f8fb 	bl	1961c <_write_r>
   19426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   19428:	ffffefff 	.word	0xffffefff

0001942c <__sseek>:
   1942c:	b570      	push	{r4, r5, r6, lr}
   1942e:	000c      	movs	r4, r1
   19430:	250e      	movs	r5, #14
   19432:	5f49      	ldrsh	r1, [r1, r5]
   19434:	f000 fad4 	bl	199e0 <_lseek_r>
   19438:	1c43      	adds	r3, r0, #1
   1943a:	d006      	beq.n	1944a <__sseek+0x1e>
   1943c:	2380      	movs	r3, #128	; 0x80
   1943e:	89a2      	ldrh	r2, [r4, #12]
   19440:	015b      	lsls	r3, r3, #5
   19442:	4313      	orrs	r3, r2
   19444:	81a3      	strh	r3, [r4, #12]
   19446:	6520      	str	r0, [r4, #80]	; 0x50
   19448:	bd70      	pop	{r4, r5, r6, pc}
   1944a:	89a3      	ldrh	r3, [r4, #12]
   1944c:	4a01      	ldr	r2, [pc, #4]	; (19454 <__sseek+0x28>)
   1944e:	4013      	ands	r3, r2
   19450:	81a3      	strh	r3, [r4, #12]
   19452:	e7f9      	b.n	19448 <__sseek+0x1c>
   19454:	ffffefff 	.word	0xffffefff

00019458 <__sclose>:
   19458:	b510      	push	{r4, lr}
   1945a:	230e      	movs	r3, #14
   1945c:	5ec9      	ldrsh	r1, [r1, r3]
   1945e:	f000 f997 	bl	19790 <_close_r>
   19462:	bd10      	pop	{r4, pc}

00019464 <__ssprint_r>:
   19464:	b5f0      	push	{r4, r5, r6, r7, lr}
   19466:	4657      	mov	r7, sl
   19468:	464e      	mov	r6, r9
   1946a:	46de      	mov	lr, fp
   1946c:	4645      	mov	r5, r8
   1946e:	b5e0      	push	{r5, r6, r7, lr}
   19470:	6893      	ldr	r3, [r2, #8]
   19472:	b083      	sub	sp, #12
   19474:	9001      	str	r0, [sp, #4]
   19476:	000e      	movs	r6, r1
   19478:	4692      	mov	sl, r2
   1947a:	2b00      	cmp	r3, #0
   1947c:	d070      	beq.n	19560 <__ssprint_r+0xfc>
   1947e:	688d      	ldr	r5, [r1, #8]
   19480:	6813      	ldr	r3, [r2, #0]
   19482:	002c      	movs	r4, r5
   19484:	6808      	ldr	r0, [r1, #0]
   19486:	001d      	movs	r5, r3
   19488:	e046      	b.n	19518 <__ssprint_r+0xb4>
   1948a:	2290      	movs	r2, #144	; 0x90
   1948c:	89b3      	ldrh	r3, [r6, #12]
   1948e:	00d2      	lsls	r2, r2, #3
   19490:	4213      	tst	r3, r2
   19492:	d030      	beq.n	194f6 <__ssprint_r+0x92>
   19494:	6931      	ldr	r1, [r6, #16]
   19496:	1a42      	subs	r2, r0, r1
   19498:	4693      	mov	fp, r2
   1949a:	6970      	ldr	r0, [r6, #20]
   1949c:	0042      	lsls	r2, r0, #1
   1949e:	1812      	adds	r2, r2, r0
   194a0:	0fd0      	lsrs	r0, r2, #31
   194a2:	1882      	adds	r2, r0, r2
   194a4:	1052      	asrs	r2, r2, #1
   194a6:	4690      	mov	r8, r2
   194a8:	465a      	mov	r2, fp
   194aa:	1c50      	adds	r0, r2, #1
   194ac:	19c0      	adds	r0, r0, r7
   194ae:	4642      	mov	r2, r8
   194b0:	4540      	cmp	r0, r8
   194b2:	d901      	bls.n	194b8 <__ssprint_r+0x54>
   194b4:	4680      	mov	r8, r0
   194b6:	0002      	movs	r2, r0
   194b8:	2080      	movs	r0, #128	; 0x80
   194ba:	00c0      	lsls	r0, r0, #3
   194bc:	4203      	tst	r3, r0
   194be:	d038      	beq.n	19532 <__ssprint_r+0xce>
   194c0:	0011      	movs	r1, r2
   194c2:	9801      	ldr	r0, [sp, #4]
   194c4:	f7fe ff14 	bl	182f0 <_malloc_r>
   194c8:	1e04      	subs	r4, r0, #0
   194ca:	d054      	beq.n	19576 <__ssprint_r+0x112>
   194cc:	465a      	mov	r2, fp
   194ce:	6931      	ldr	r1, [r6, #16]
   194d0:	f7fa f83a 	bl	13548 <memcpy>
   194d4:	89b3      	ldrh	r3, [r6, #12]
   194d6:	4a2a      	ldr	r2, [pc, #168]	; (19580 <__ssprint_r+0x11c>)
   194d8:	4013      	ands	r3, r2
   194da:	2280      	movs	r2, #128	; 0x80
   194dc:	4313      	orrs	r3, r2
   194de:	81b3      	strh	r3, [r6, #12]
   194e0:	4643      	mov	r3, r8
   194e2:	0020      	movs	r0, r4
   194e4:	465a      	mov	r2, fp
   194e6:	6134      	str	r4, [r6, #16]
   194e8:	46b8      	mov	r8, r7
   194ea:	003c      	movs	r4, r7
   194ec:	4458      	add	r0, fp
   194ee:	6173      	str	r3, [r6, #20]
   194f0:	1a9b      	subs	r3, r3, r2
   194f2:	6030      	str	r0, [r6, #0]
   194f4:	60b3      	str	r3, [r6, #8]
   194f6:	4642      	mov	r2, r8
   194f8:	4649      	mov	r1, r9
   194fa:	f7ff f9ed 	bl	188d8 <memmove>
   194fe:	68b3      	ldr	r3, [r6, #8]
   19500:	1b1c      	subs	r4, r3, r4
   19502:	6833      	ldr	r3, [r6, #0]
   19504:	60b4      	str	r4, [r6, #8]
   19506:	4443      	add	r3, r8
   19508:	6033      	str	r3, [r6, #0]
   1950a:	0018      	movs	r0, r3
   1950c:	4653      	mov	r3, sl
   1950e:	689b      	ldr	r3, [r3, #8]
   19510:	1bdf      	subs	r7, r3, r7
   19512:	4653      	mov	r3, sl
   19514:	609f      	str	r7, [r3, #8]
   19516:	d023      	beq.n	19560 <__ssprint_r+0xfc>
   19518:	686f      	ldr	r7, [r5, #4]
   1951a:	002b      	movs	r3, r5
   1951c:	3508      	adds	r5, #8
   1951e:	2f00      	cmp	r7, #0
   19520:	d0fa      	beq.n	19518 <__ssprint_r+0xb4>
   19522:	681b      	ldr	r3, [r3, #0]
   19524:	46a0      	mov	r8, r4
   19526:	4699      	mov	r9, r3
   19528:	42a7      	cmp	r7, r4
   1952a:	d2ae      	bcs.n	1948a <__ssprint_r+0x26>
   1952c:	003c      	movs	r4, r7
   1952e:	46b8      	mov	r8, r7
   19530:	e7e1      	b.n	194f6 <__ssprint_r+0x92>
   19532:	9801      	ldr	r0, [sp, #4]
   19534:	f7ff fd78 	bl	19028 <_realloc_r>
   19538:	1e04      	subs	r4, r0, #0
   1953a:	d1d1      	bne.n	194e0 <__ssprint_r+0x7c>
   1953c:	9c01      	ldr	r4, [sp, #4]
   1953e:	6931      	ldr	r1, [r6, #16]
   19540:	0020      	movs	r0, r4
   19542:	f7fe fbb7 	bl	17cb4 <_free_r>
   19546:	230c      	movs	r3, #12
   19548:	6023      	str	r3, [r4, #0]
   1954a:	2240      	movs	r2, #64	; 0x40
   1954c:	89b3      	ldrh	r3, [r6, #12]
   1954e:	2001      	movs	r0, #1
   19550:	4313      	orrs	r3, r2
   19552:	81b3      	strh	r3, [r6, #12]
   19554:	4652      	mov	r2, sl
   19556:	2300      	movs	r3, #0
   19558:	4240      	negs	r0, r0
   1955a:	6093      	str	r3, [r2, #8]
   1955c:	6053      	str	r3, [r2, #4]
   1955e:	e003      	b.n	19568 <__ssprint_r+0x104>
   19560:	2300      	movs	r3, #0
   19562:	4652      	mov	r2, sl
   19564:	2000      	movs	r0, #0
   19566:	6053      	str	r3, [r2, #4]
   19568:	b003      	add	sp, #12
   1956a:	bc3c      	pop	{r2, r3, r4, r5}
   1956c:	4690      	mov	r8, r2
   1956e:	4699      	mov	r9, r3
   19570:	46a2      	mov	sl, r4
   19572:	46ab      	mov	fp, r5
   19574:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19576:	230c      	movs	r3, #12
   19578:	9a01      	ldr	r2, [sp, #4]
   1957a:	6013      	str	r3, [r2, #0]
   1957c:	e7e5      	b.n	1954a <__ssprint_r+0xe6>
   1957e:	46c0      	nop			; (mov r8, r8)
   19580:	fffffb7f 	.word	0xfffffb7f

00019584 <__sprint_r.part.0>:
   19584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19586:	464e      	mov	r6, r9
   19588:	4645      	mov	r5, r8
   1958a:	46de      	mov	lr, fp
   1958c:	4657      	mov	r7, sl
   1958e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   19590:	b5e0      	push	{r5, r6, r7, lr}
   19592:	4680      	mov	r8, r0
   19594:	000e      	movs	r6, r1
   19596:	4691      	mov	r9, r2
   19598:	049b      	lsls	r3, r3, #18
   1959a:	d531      	bpl.n	19600 <__sprint_r.part.0+0x7c>
   1959c:	6813      	ldr	r3, [r2, #0]
   1959e:	469a      	mov	sl, r3
   195a0:	6893      	ldr	r3, [r2, #8]
   195a2:	2b00      	cmp	r3, #0
   195a4:	d02a      	beq.n	195fc <__sprint_r.part.0+0x78>
   195a6:	4652      	mov	r2, sl
   195a8:	6852      	ldr	r2, [r2, #4]
   195aa:	2500      	movs	r5, #0
   195ac:	4693      	mov	fp, r2
   195ae:	0897      	lsrs	r7, r2, #2
   195b0:	4652      	mov	r2, sl
   195b2:	6814      	ldr	r4, [r2, #0]
   195b4:	d104      	bne.n	195c0 <__sprint_r.part.0+0x3c>
   195b6:	e016      	b.n	195e6 <__sprint_r.part.0+0x62>
   195b8:	3501      	adds	r5, #1
   195ba:	3404      	adds	r4, #4
   195bc:	42af      	cmp	r7, r5
   195be:	d010      	beq.n	195e2 <__sprint_r.part.0+0x5e>
   195c0:	0032      	movs	r2, r6
   195c2:	6821      	ldr	r1, [r4, #0]
   195c4:	4640      	mov	r0, r8
   195c6:	f000 f9a7 	bl	19918 <_fputwc_r>
   195ca:	1c43      	adds	r3, r0, #1
   195cc:	d1f4      	bne.n	195b8 <__sprint_r.part.0+0x34>
   195ce:	464a      	mov	r2, r9
   195d0:	2300      	movs	r3, #0
   195d2:	6093      	str	r3, [r2, #8]
   195d4:	6053      	str	r3, [r2, #4]
   195d6:	bc3c      	pop	{r2, r3, r4, r5}
   195d8:	4690      	mov	r8, r2
   195da:	4699      	mov	r9, r3
   195dc:	46a2      	mov	sl, r4
   195de:	46ab      	mov	fp, r5
   195e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   195e2:	464b      	mov	r3, r9
   195e4:	689b      	ldr	r3, [r3, #8]
   195e6:	465a      	mov	r2, fp
   195e8:	2103      	movs	r1, #3
   195ea:	438a      	bics	r2, r1
   195ec:	1a9b      	subs	r3, r3, r2
   195ee:	464a      	mov	r2, r9
   195f0:	6093      	str	r3, [r2, #8]
   195f2:	2208      	movs	r2, #8
   195f4:	4694      	mov	ip, r2
   195f6:	44e2      	add	sl, ip
   195f8:	2b00      	cmp	r3, #0
   195fa:	d1d4      	bne.n	195a6 <__sprint_r.part.0+0x22>
   195fc:	2000      	movs	r0, #0
   195fe:	e7e6      	b.n	195ce <__sprint_r.part.0+0x4a>
   19600:	f7fe fc36 	bl	17e70 <__sfvwrite_r>
   19604:	e7e3      	b.n	195ce <__sprint_r.part.0+0x4a>
   19606:	46c0      	nop			; (mov r8, r8)

00019608 <__sprint_r>:
   19608:	6893      	ldr	r3, [r2, #8]
   1960a:	b510      	push	{r4, lr}
   1960c:	2b00      	cmp	r3, #0
   1960e:	d002      	beq.n	19616 <__sprint_r+0xe>
   19610:	f7ff ffb8 	bl	19584 <__sprint_r.part.0>
   19614:	bd10      	pop	{r4, pc}
   19616:	6053      	str	r3, [r2, #4]
   19618:	2000      	movs	r0, #0
   1961a:	e7fb      	b.n	19614 <__sprint_r+0xc>

0001961c <_write_r>:
   1961c:	b570      	push	{r4, r5, r6, lr}
   1961e:	0005      	movs	r5, r0
   19620:	0008      	movs	r0, r1
   19622:	0011      	movs	r1, r2
   19624:	2200      	movs	r2, #0
   19626:	4c06      	ldr	r4, [pc, #24]	; (19640 <_write_r+0x24>)
   19628:	6022      	str	r2, [r4, #0]
   1962a:	001a      	movs	r2, r3
   1962c:	f7ea f906 	bl	383c <_write>
   19630:	1c43      	adds	r3, r0, #1
   19632:	d000      	beq.n	19636 <_write_r+0x1a>
   19634:	bd70      	pop	{r4, r5, r6, pc}
   19636:	6823      	ldr	r3, [r4, #0]
   19638:	2b00      	cmp	r3, #0
   1963a:	d0fb      	beq.n	19634 <_write_r+0x18>
   1963c:	602b      	str	r3, [r5, #0]
   1963e:	e7f9      	b.n	19634 <_write_r+0x18>
   19640:	20001dfc 	.word	0x20001dfc

00019644 <__register_exitproc>:
   19644:	b5f0      	push	{r4, r5, r6, r7, lr}
   19646:	464e      	mov	r6, r9
   19648:	4645      	mov	r5, r8
   1964a:	46de      	mov	lr, fp
   1964c:	4657      	mov	r7, sl
   1964e:	b5e0      	push	{r5, r6, r7, lr}
   19650:	4d36      	ldr	r5, [pc, #216]	; (1972c <__register_exitproc+0xe8>)
   19652:	b083      	sub	sp, #12
   19654:	0006      	movs	r6, r0
   19656:	6828      	ldr	r0, [r5, #0]
   19658:	4698      	mov	r8, r3
   1965a:	000f      	movs	r7, r1
   1965c:	4691      	mov	r9, r2
   1965e:	f7fe fdc1 	bl	181e4 <__retarget_lock_acquire_recursive>
   19662:	4b33      	ldr	r3, [pc, #204]	; (19730 <__register_exitproc+0xec>)
   19664:	681c      	ldr	r4, [r3, #0]
   19666:	23a4      	movs	r3, #164	; 0xa4
   19668:	005b      	lsls	r3, r3, #1
   1966a:	58e0      	ldr	r0, [r4, r3]
   1966c:	2800      	cmp	r0, #0
   1966e:	d052      	beq.n	19716 <__register_exitproc+0xd2>
   19670:	6843      	ldr	r3, [r0, #4]
   19672:	2b1f      	cmp	r3, #31
   19674:	dc13      	bgt.n	1969e <__register_exitproc+0x5a>
   19676:	1c5a      	adds	r2, r3, #1
   19678:	9201      	str	r2, [sp, #4]
   1967a:	2e00      	cmp	r6, #0
   1967c:	d128      	bne.n	196d0 <__register_exitproc+0x8c>
   1967e:	9a01      	ldr	r2, [sp, #4]
   19680:	3302      	adds	r3, #2
   19682:	009b      	lsls	r3, r3, #2
   19684:	6042      	str	r2, [r0, #4]
   19686:	501f      	str	r7, [r3, r0]
   19688:	6828      	ldr	r0, [r5, #0]
   1968a:	f7fe fdad 	bl	181e8 <__retarget_lock_release_recursive>
   1968e:	2000      	movs	r0, #0
   19690:	b003      	add	sp, #12
   19692:	bc3c      	pop	{r2, r3, r4, r5}
   19694:	4690      	mov	r8, r2
   19696:	4699      	mov	r9, r3
   19698:	46a2      	mov	sl, r4
   1969a:	46ab      	mov	fp, r5
   1969c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1969e:	4b25      	ldr	r3, [pc, #148]	; (19734 <__register_exitproc+0xf0>)
   196a0:	2b00      	cmp	r3, #0
   196a2:	d03d      	beq.n	19720 <__register_exitproc+0xdc>
   196a4:	20c8      	movs	r0, #200	; 0xc8
   196a6:	0040      	lsls	r0, r0, #1
   196a8:	f7fe fe18 	bl	182dc <malloc>
   196ac:	2800      	cmp	r0, #0
   196ae:	d037      	beq.n	19720 <__register_exitproc+0xdc>
   196b0:	22a4      	movs	r2, #164	; 0xa4
   196b2:	2300      	movs	r3, #0
   196b4:	0052      	lsls	r2, r2, #1
   196b6:	58a1      	ldr	r1, [r4, r2]
   196b8:	6043      	str	r3, [r0, #4]
   196ba:	6001      	str	r1, [r0, #0]
   196bc:	50a0      	str	r0, [r4, r2]
   196be:	3240      	adds	r2, #64	; 0x40
   196c0:	5083      	str	r3, [r0, r2]
   196c2:	3204      	adds	r2, #4
   196c4:	5083      	str	r3, [r0, r2]
   196c6:	3301      	adds	r3, #1
   196c8:	9301      	str	r3, [sp, #4]
   196ca:	2300      	movs	r3, #0
   196cc:	2e00      	cmp	r6, #0
   196ce:	d0d6      	beq.n	1967e <__register_exitproc+0x3a>
   196d0:	009a      	lsls	r2, r3, #2
   196d2:	4692      	mov	sl, r2
   196d4:	4482      	add	sl, r0
   196d6:	464a      	mov	r2, r9
   196d8:	2188      	movs	r1, #136	; 0x88
   196da:	4654      	mov	r4, sl
   196dc:	5062      	str	r2, [r4, r1]
   196de:	22c4      	movs	r2, #196	; 0xc4
   196e0:	0052      	lsls	r2, r2, #1
   196e2:	4691      	mov	r9, r2
   196e4:	4481      	add	r9, r0
   196e6:	464a      	mov	r2, r9
   196e8:	3987      	subs	r1, #135	; 0x87
   196ea:	4099      	lsls	r1, r3
   196ec:	6812      	ldr	r2, [r2, #0]
   196ee:	468b      	mov	fp, r1
   196f0:	430a      	orrs	r2, r1
   196f2:	4694      	mov	ip, r2
   196f4:	464a      	mov	r2, r9
   196f6:	4661      	mov	r1, ip
   196f8:	6011      	str	r1, [r2, #0]
   196fa:	2284      	movs	r2, #132	; 0x84
   196fc:	4641      	mov	r1, r8
   196fe:	0052      	lsls	r2, r2, #1
   19700:	50a1      	str	r1, [r4, r2]
   19702:	2e02      	cmp	r6, #2
   19704:	d1bb      	bne.n	1967e <__register_exitproc+0x3a>
   19706:	0002      	movs	r2, r0
   19708:	465c      	mov	r4, fp
   1970a:	328d      	adds	r2, #141	; 0x8d
   1970c:	32ff      	adds	r2, #255	; 0xff
   1970e:	6811      	ldr	r1, [r2, #0]
   19710:	430c      	orrs	r4, r1
   19712:	6014      	str	r4, [r2, #0]
   19714:	e7b3      	b.n	1967e <__register_exitproc+0x3a>
   19716:	0020      	movs	r0, r4
   19718:	304d      	adds	r0, #77	; 0x4d
   1971a:	30ff      	adds	r0, #255	; 0xff
   1971c:	50e0      	str	r0, [r4, r3]
   1971e:	e7a7      	b.n	19670 <__register_exitproc+0x2c>
   19720:	6828      	ldr	r0, [r5, #0]
   19722:	f7fe fd61 	bl	181e8 <__retarget_lock_release_recursive>
   19726:	2001      	movs	r0, #1
   19728:	4240      	negs	r0, r0
   1972a:	e7b1      	b.n	19690 <__register_exitproc+0x4c>
   1972c:	20000490 	.word	0x20000490
   19730:	0001b128 	.word	0x0001b128
   19734:	000182dd 	.word	0x000182dd

00019738 <_calloc_r>:
   19738:	b510      	push	{r4, lr}
   1973a:	4351      	muls	r1, r2
   1973c:	f7fe fdd8 	bl	182f0 <_malloc_r>
   19740:	1e04      	subs	r4, r0, #0
   19742:	d01c      	beq.n	1977e <_calloc_r+0x46>
   19744:	0003      	movs	r3, r0
   19746:	3b08      	subs	r3, #8
   19748:	685a      	ldr	r2, [r3, #4]
   1974a:	2303      	movs	r3, #3
   1974c:	439a      	bics	r2, r3
   1974e:	3a04      	subs	r2, #4
   19750:	2a24      	cmp	r2, #36	; 0x24
   19752:	d816      	bhi.n	19782 <_calloc_r+0x4a>
   19754:	0003      	movs	r3, r0
   19756:	2a13      	cmp	r2, #19
   19758:	d90d      	bls.n	19776 <_calloc_r+0x3e>
   1975a:	2100      	movs	r1, #0
   1975c:	3308      	adds	r3, #8
   1975e:	6001      	str	r1, [r0, #0]
   19760:	6041      	str	r1, [r0, #4]
   19762:	2a1b      	cmp	r2, #27
   19764:	d907      	bls.n	19776 <_calloc_r+0x3e>
   19766:	6081      	str	r1, [r0, #8]
   19768:	60c1      	str	r1, [r0, #12]
   1976a:	2a24      	cmp	r2, #36	; 0x24
   1976c:	d10d      	bne.n	1978a <_calloc_r+0x52>
   1976e:	0003      	movs	r3, r0
   19770:	6101      	str	r1, [r0, #16]
   19772:	3318      	adds	r3, #24
   19774:	6141      	str	r1, [r0, #20]
   19776:	2200      	movs	r2, #0
   19778:	601a      	str	r2, [r3, #0]
   1977a:	605a      	str	r2, [r3, #4]
   1977c:	609a      	str	r2, [r3, #8]
   1977e:	0020      	movs	r0, r4
   19780:	bd10      	pop	{r4, pc}
   19782:	2100      	movs	r1, #0
   19784:	f7f9 ff22 	bl	135cc <memset>
   19788:	e7f9      	b.n	1977e <_calloc_r+0x46>
   1978a:	0003      	movs	r3, r0
   1978c:	3310      	adds	r3, #16
   1978e:	e7f2      	b.n	19776 <_calloc_r+0x3e>

00019790 <_close_r>:
   19790:	2300      	movs	r3, #0
   19792:	b570      	push	{r4, r5, r6, lr}
   19794:	4c06      	ldr	r4, [pc, #24]	; (197b0 <_close_r+0x20>)
   19796:	0005      	movs	r5, r0
   19798:	0008      	movs	r0, r1
   1979a:	6023      	str	r3, [r4, #0]
   1979c:	f7ea f888 	bl	38b0 <_close>
   197a0:	1c43      	adds	r3, r0, #1
   197a2:	d000      	beq.n	197a6 <_close_r+0x16>
   197a4:	bd70      	pop	{r4, r5, r6, pc}
   197a6:	6823      	ldr	r3, [r4, #0]
   197a8:	2b00      	cmp	r3, #0
   197aa:	d0fb      	beq.n	197a4 <_close_r+0x14>
   197ac:	602b      	str	r3, [r5, #0]
   197ae:	e7f9      	b.n	197a4 <_close_r+0x14>
   197b0:	20001dfc 	.word	0x20001dfc

000197b4 <_fclose_r>:
   197b4:	b570      	push	{r4, r5, r6, lr}
   197b6:	0005      	movs	r5, r0
   197b8:	1e0c      	subs	r4, r1, #0
   197ba:	d040      	beq.n	1983e <_fclose_r+0x8a>
   197bc:	2800      	cmp	r0, #0
   197be:	d002      	beq.n	197c6 <_fclose_r+0x12>
   197c0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   197c2:	2b00      	cmp	r3, #0
   197c4:	d03e      	beq.n	19844 <_fclose_r+0x90>
   197c6:	2601      	movs	r6, #1
   197c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   197ca:	4233      	tst	r3, r6
   197cc:	d133      	bne.n	19836 <_fclose_r+0x82>
   197ce:	89a3      	ldrh	r3, [r4, #12]
   197d0:	059b      	lsls	r3, r3, #22
   197d2:	d543      	bpl.n	1985c <_fclose_r+0xa8>
   197d4:	0021      	movs	r1, r4
   197d6:	0028      	movs	r0, r5
   197d8:	f7fe f8c0 	bl	1795c <__sflush_r>
   197dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   197de:	0006      	movs	r6, r0
   197e0:	2b00      	cmp	r3, #0
   197e2:	d004      	beq.n	197ee <_fclose_r+0x3a>
   197e4:	69e1      	ldr	r1, [r4, #28]
   197e6:	0028      	movs	r0, r5
   197e8:	4798      	blx	r3
   197ea:	2800      	cmp	r0, #0
   197ec:	db44      	blt.n	19878 <_fclose_r+0xc4>
   197ee:	89a3      	ldrh	r3, [r4, #12]
   197f0:	061b      	lsls	r3, r3, #24
   197f2:	d42a      	bmi.n	1984a <_fclose_r+0x96>
   197f4:	6b21      	ldr	r1, [r4, #48]	; 0x30
   197f6:	2900      	cmp	r1, #0
   197f8:	d008      	beq.n	1980c <_fclose_r+0x58>
   197fa:	0023      	movs	r3, r4
   197fc:	3340      	adds	r3, #64	; 0x40
   197fe:	4299      	cmp	r1, r3
   19800:	d002      	beq.n	19808 <_fclose_r+0x54>
   19802:	0028      	movs	r0, r5
   19804:	f7fe fa56 	bl	17cb4 <_free_r>
   19808:	2300      	movs	r3, #0
   1980a:	6323      	str	r3, [r4, #48]	; 0x30
   1980c:	6c61      	ldr	r1, [r4, #68]	; 0x44
   1980e:	2900      	cmp	r1, #0
   19810:	d004      	beq.n	1981c <_fclose_r+0x68>
   19812:	0028      	movs	r0, r5
   19814:	f7fe fa4e 	bl	17cb4 <_free_r>
   19818:	2300      	movs	r3, #0
   1981a:	6463      	str	r3, [r4, #68]	; 0x44
   1981c:	f7fe f9d0 	bl	17bc0 <__sfp_lock_acquire>
   19820:	2300      	movs	r3, #0
   19822:	81a3      	strh	r3, [r4, #12]
   19824:	6e63      	ldr	r3, [r4, #100]	; 0x64
   19826:	07db      	lsls	r3, r3, #31
   19828:	d514      	bpl.n	19854 <_fclose_r+0xa0>
   1982a:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1982c:	f7fe fcd8 	bl	181e0 <__retarget_lock_close_recursive>
   19830:	f7fe f9ce 	bl	17bd0 <__sfp_lock_release>
   19834:	e004      	b.n	19840 <_fclose_r+0x8c>
   19836:	220c      	movs	r2, #12
   19838:	5ea3      	ldrsh	r3, [r4, r2]
   1983a:	2b00      	cmp	r3, #0
   1983c:	d1ca      	bne.n	197d4 <_fclose_r+0x20>
   1983e:	2600      	movs	r6, #0
   19840:	0030      	movs	r0, r6
   19842:	bd70      	pop	{r4, r5, r6, pc}
   19844:	f7fe f98c 	bl	17b60 <__sinit>
   19848:	e7bd      	b.n	197c6 <_fclose_r+0x12>
   1984a:	6921      	ldr	r1, [r4, #16]
   1984c:	0028      	movs	r0, r5
   1984e:	f7fe fa31 	bl	17cb4 <_free_r>
   19852:	e7cf      	b.n	197f4 <_fclose_r+0x40>
   19854:	6da0      	ldr	r0, [r4, #88]	; 0x58
   19856:	f7fe fcc7 	bl	181e8 <__retarget_lock_release_recursive>
   1985a:	e7e6      	b.n	1982a <_fclose_r+0x76>
   1985c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1985e:	f7fe fcc1 	bl	181e4 <__retarget_lock_acquire_recursive>
   19862:	220c      	movs	r2, #12
   19864:	5ea3      	ldrsh	r3, [r4, r2]
   19866:	2b00      	cmp	r3, #0
   19868:	d1b4      	bne.n	197d4 <_fclose_r+0x20>
   1986a:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1986c:	401e      	ands	r6, r3
   1986e:	d1e6      	bne.n	1983e <_fclose_r+0x8a>
   19870:	6da0      	ldr	r0, [r4, #88]	; 0x58
   19872:	f7fe fcb9 	bl	181e8 <__retarget_lock_release_recursive>
   19876:	e7e3      	b.n	19840 <_fclose_r+0x8c>
   19878:	2601      	movs	r6, #1
   1987a:	4276      	negs	r6, r6
   1987c:	e7b7      	b.n	197ee <_fclose_r+0x3a>
   1987e:	46c0      	nop			; (mov r8, r8)

00019880 <__fputwc>:
   19880:	b5f0      	push	{r4, r5, r6, r7, lr}
   19882:	46ce      	mov	lr, r9
   19884:	4647      	mov	r7, r8
   19886:	b580      	push	{r7, lr}
   19888:	b085      	sub	sp, #20
   1988a:	4680      	mov	r8, r0
   1988c:	4689      	mov	r9, r1
   1988e:	0014      	movs	r4, r2
   19890:	f000 f896 	bl	199c0 <__locale_mb_cur_max>
   19894:	2801      	cmp	r0, #1
   19896:	d031      	beq.n	198fc <__fputwc+0x7c>
   19898:	0023      	movs	r3, r4
   1989a:	af03      	add	r7, sp, #12
   1989c:	335c      	adds	r3, #92	; 0x5c
   1989e:	464a      	mov	r2, r9
   198a0:	0039      	movs	r1, r7
   198a2:	4640      	mov	r0, r8
   198a4:	f000 f938 	bl	19b18 <_wcrtomb_r>
   198a8:	0006      	movs	r6, r0
   198aa:	1c43      	adds	r3, r0, #1
   198ac:	d021      	beq.n	198f2 <__fputwc+0x72>
   198ae:	2800      	cmp	r0, #0
   198b0:	d030      	beq.n	19914 <__fputwc+0x94>
   198b2:	7839      	ldrb	r1, [r7, #0]
   198b4:	2500      	movs	r5, #0
   198b6:	e007      	b.n	198c8 <__fputwc+0x48>
   198b8:	6823      	ldr	r3, [r4, #0]
   198ba:	1c5a      	adds	r2, r3, #1
   198bc:	6022      	str	r2, [r4, #0]
   198be:	7019      	strb	r1, [r3, #0]
   198c0:	3501      	adds	r5, #1
   198c2:	42b5      	cmp	r5, r6
   198c4:	d226      	bcs.n	19914 <__fputwc+0x94>
   198c6:	5d79      	ldrb	r1, [r7, r5]
   198c8:	68a3      	ldr	r3, [r4, #8]
   198ca:	3b01      	subs	r3, #1
   198cc:	60a3      	str	r3, [r4, #8]
   198ce:	2b00      	cmp	r3, #0
   198d0:	daf2      	bge.n	198b8 <__fputwc+0x38>
   198d2:	69a2      	ldr	r2, [r4, #24]
   198d4:	4293      	cmp	r3, r2
   198d6:	db01      	blt.n	198dc <__fputwc+0x5c>
   198d8:	290a      	cmp	r1, #10
   198da:	d1ed      	bne.n	198b8 <__fputwc+0x38>
   198dc:	0022      	movs	r2, r4
   198de:	4640      	mov	r0, r8
   198e0:	f000 f8bc 	bl	19a5c <__swbuf_r>
   198e4:	1c43      	adds	r3, r0, #1
   198e6:	d1eb      	bne.n	198c0 <__fputwc+0x40>
   198e8:	b005      	add	sp, #20
   198ea:	bc0c      	pop	{r2, r3}
   198ec:	4690      	mov	r8, r2
   198ee:	4699      	mov	r9, r3
   198f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   198f2:	2240      	movs	r2, #64	; 0x40
   198f4:	89a3      	ldrh	r3, [r4, #12]
   198f6:	4313      	orrs	r3, r2
   198f8:	81a3      	strh	r3, [r4, #12]
   198fa:	e7f5      	b.n	198e8 <__fputwc+0x68>
   198fc:	464b      	mov	r3, r9
   198fe:	3b01      	subs	r3, #1
   19900:	2bfe      	cmp	r3, #254	; 0xfe
   19902:	d8c9      	bhi.n	19898 <__fputwc+0x18>
   19904:	466a      	mov	r2, sp
   19906:	464b      	mov	r3, r9
   19908:	71d3      	strb	r3, [r2, #7]
   1990a:	79d1      	ldrb	r1, [r2, #7]
   1990c:	af03      	add	r7, sp, #12
   1990e:	7039      	strb	r1, [r7, #0]
   19910:	2601      	movs	r6, #1
   19912:	e7cf      	b.n	198b4 <__fputwc+0x34>
   19914:	4648      	mov	r0, r9
   19916:	e7e7      	b.n	198e8 <__fputwc+0x68>

00019918 <_fputwc_r>:
   19918:	6e53      	ldr	r3, [r2, #100]	; 0x64
   1991a:	b570      	push	{r4, r5, r6, lr}
   1991c:	0005      	movs	r5, r0
   1991e:	000e      	movs	r6, r1
   19920:	0014      	movs	r4, r2
   19922:	07db      	lsls	r3, r3, #31
   19924:	d41e      	bmi.n	19964 <_fputwc_r+0x4c>
   19926:	230c      	movs	r3, #12
   19928:	5ed2      	ldrsh	r2, [r2, r3]
   1992a:	b291      	uxth	r1, r2
   1992c:	058b      	lsls	r3, r1, #22
   1992e:	d516      	bpl.n	1995e <_fputwc_r+0x46>
   19930:	2380      	movs	r3, #128	; 0x80
   19932:	019b      	lsls	r3, r3, #6
   19934:	4219      	tst	r1, r3
   19936:	d104      	bne.n	19942 <_fputwc_r+0x2a>
   19938:	431a      	orrs	r2, r3
   1993a:	81a2      	strh	r2, [r4, #12]
   1993c:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1993e:	4313      	orrs	r3, r2
   19940:	6663      	str	r3, [r4, #100]	; 0x64
   19942:	0028      	movs	r0, r5
   19944:	0022      	movs	r2, r4
   19946:	0031      	movs	r1, r6
   19948:	f7ff ff9a 	bl	19880 <__fputwc>
   1994c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1994e:	0005      	movs	r5, r0
   19950:	07db      	lsls	r3, r3, #31
   19952:	d402      	bmi.n	1995a <_fputwc_r+0x42>
   19954:	89a3      	ldrh	r3, [r4, #12]
   19956:	059b      	lsls	r3, r3, #22
   19958:	d508      	bpl.n	1996c <_fputwc_r+0x54>
   1995a:	0028      	movs	r0, r5
   1995c:	bd70      	pop	{r4, r5, r6, pc}
   1995e:	6da0      	ldr	r0, [r4, #88]	; 0x58
   19960:	f7fe fc40 	bl	181e4 <__retarget_lock_acquire_recursive>
   19964:	230c      	movs	r3, #12
   19966:	5ee2      	ldrsh	r2, [r4, r3]
   19968:	b291      	uxth	r1, r2
   1996a:	e7e1      	b.n	19930 <_fputwc_r+0x18>
   1996c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1996e:	f7fe fc3b 	bl	181e8 <__retarget_lock_release_recursive>
   19972:	e7f2      	b.n	1995a <_fputwc_r+0x42>

00019974 <_fstat_r>:
   19974:	2300      	movs	r3, #0
   19976:	b570      	push	{r4, r5, r6, lr}
   19978:	4c07      	ldr	r4, [pc, #28]	; (19998 <_fstat_r+0x24>)
   1997a:	0005      	movs	r5, r0
   1997c:	0008      	movs	r0, r1
   1997e:	0011      	movs	r1, r2
   19980:	6023      	str	r3, [r4, #0]
   19982:	f7e9 ff98 	bl	38b6 <_fstat>
   19986:	1c43      	adds	r3, r0, #1
   19988:	d000      	beq.n	1998c <_fstat_r+0x18>
   1998a:	bd70      	pop	{r4, r5, r6, pc}
   1998c:	6823      	ldr	r3, [r4, #0]
   1998e:	2b00      	cmp	r3, #0
   19990:	d0fb      	beq.n	1998a <_fstat_r+0x16>
   19992:	602b      	str	r3, [r5, #0]
   19994:	e7f9      	b.n	1998a <_fstat_r+0x16>
   19996:	46c0      	nop			; (mov r8, r8)
   19998:	20001dfc 	.word	0x20001dfc

0001999c <_isatty_r>:
   1999c:	2300      	movs	r3, #0
   1999e:	b570      	push	{r4, r5, r6, lr}
   199a0:	4c06      	ldr	r4, [pc, #24]	; (199bc <_isatty_r+0x20>)
   199a2:	0005      	movs	r5, r0
   199a4:	0008      	movs	r0, r1
   199a6:	6023      	str	r3, [r4, #0]
   199a8:	f7e9 ff8a 	bl	38c0 <_isatty>
   199ac:	1c43      	adds	r3, r0, #1
   199ae:	d000      	beq.n	199b2 <_isatty_r+0x16>
   199b0:	bd70      	pop	{r4, r5, r6, pc}
   199b2:	6823      	ldr	r3, [r4, #0]
   199b4:	2b00      	cmp	r3, #0
   199b6:	d0fb      	beq.n	199b0 <_isatty_r+0x14>
   199b8:	602b      	str	r3, [r5, #0]
   199ba:	e7f9      	b.n	199b0 <_isatty_r+0x14>
   199bc:	20001dfc 	.word	0x20001dfc

000199c0 <__locale_mb_cur_max>:
   199c0:	4b05      	ldr	r3, [pc, #20]	; (199d8 <__locale_mb_cur_max+0x18>)
   199c2:	681b      	ldr	r3, [r3, #0]
   199c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   199c6:	2b00      	cmp	r3, #0
   199c8:	d003      	beq.n	199d2 <__locale_mb_cur_max+0x12>
   199ca:	2294      	movs	r2, #148	; 0x94
   199cc:	0052      	lsls	r2, r2, #1
   199ce:	5c98      	ldrb	r0, [r3, r2]
   199d0:	4770      	bx	lr
   199d2:	4b02      	ldr	r3, [pc, #8]	; (199dc <__locale_mb_cur_max+0x1c>)
   199d4:	e7f9      	b.n	199ca <__locale_mb_cur_max+0xa>
   199d6:	46c0      	nop			; (mov r8, r8)
   199d8:	20000064 	.word	0x20000064
   199dc:	200008a4 	.word	0x200008a4

000199e0 <_lseek_r>:
   199e0:	b570      	push	{r4, r5, r6, lr}
   199e2:	0005      	movs	r5, r0
   199e4:	0008      	movs	r0, r1
   199e6:	0011      	movs	r1, r2
   199e8:	2200      	movs	r2, #0
   199ea:	4c06      	ldr	r4, [pc, #24]	; (19a04 <_lseek_r+0x24>)
   199ec:	6022      	str	r2, [r4, #0]
   199ee:	001a      	movs	r2, r3
   199f0:	f7e9 ff68 	bl	38c4 <_lseek>
   199f4:	1c43      	adds	r3, r0, #1
   199f6:	d000      	beq.n	199fa <_lseek_r+0x1a>
   199f8:	bd70      	pop	{r4, r5, r6, pc}
   199fa:	6823      	ldr	r3, [r4, #0]
   199fc:	2b00      	cmp	r3, #0
   199fe:	d0fb      	beq.n	199f8 <_lseek_r+0x18>
   19a00:	602b      	str	r3, [r5, #0]
   19a02:	e7f9      	b.n	199f8 <_lseek_r+0x18>
   19a04:	20001dfc 	.word	0x20001dfc

00019a08 <__ascii_mbtowc>:
   19a08:	b082      	sub	sp, #8
   19a0a:	2900      	cmp	r1, #0
   19a0c:	d00a      	beq.n	19a24 <__ascii_mbtowc+0x1c>
   19a0e:	2a00      	cmp	r2, #0
   19a10:	d00b      	beq.n	19a2a <__ascii_mbtowc+0x22>
   19a12:	2b00      	cmp	r3, #0
   19a14:	d00b      	beq.n	19a2e <__ascii_mbtowc+0x26>
   19a16:	7813      	ldrb	r3, [r2, #0]
   19a18:	600b      	str	r3, [r1, #0]
   19a1a:	7810      	ldrb	r0, [r2, #0]
   19a1c:	1e43      	subs	r3, r0, #1
   19a1e:	4198      	sbcs	r0, r3
   19a20:	b002      	add	sp, #8
   19a22:	4770      	bx	lr
   19a24:	a901      	add	r1, sp, #4
   19a26:	2a00      	cmp	r2, #0
   19a28:	d1f3      	bne.n	19a12 <__ascii_mbtowc+0xa>
   19a2a:	2000      	movs	r0, #0
   19a2c:	e7f8      	b.n	19a20 <__ascii_mbtowc+0x18>
   19a2e:	2002      	movs	r0, #2
   19a30:	4240      	negs	r0, r0
   19a32:	e7f5      	b.n	19a20 <__ascii_mbtowc+0x18>

00019a34 <_read_r>:
   19a34:	b570      	push	{r4, r5, r6, lr}
   19a36:	0005      	movs	r5, r0
   19a38:	0008      	movs	r0, r1
   19a3a:	0011      	movs	r1, r2
   19a3c:	2200      	movs	r2, #0
   19a3e:	4c06      	ldr	r4, [pc, #24]	; (19a58 <_read_r+0x24>)
   19a40:	6022      	str	r2, [r4, #0]
   19a42:	001a      	movs	r2, r3
   19a44:	f7e9 fed8 	bl	37f8 <_read>
   19a48:	1c43      	adds	r3, r0, #1
   19a4a:	d000      	beq.n	19a4e <_read_r+0x1a>
   19a4c:	bd70      	pop	{r4, r5, r6, pc}
   19a4e:	6823      	ldr	r3, [r4, #0]
   19a50:	2b00      	cmp	r3, #0
   19a52:	d0fb      	beq.n	19a4c <_read_r+0x18>
   19a54:	602b      	str	r3, [r5, #0]
   19a56:	e7f9      	b.n	19a4c <_read_r+0x18>
   19a58:	20001dfc 	.word	0x20001dfc

00019a5c <__swbuf_r>:
   19a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19a5e:	0006      	movs	r6, r0
   19a60:	000d      	movs	r5, r1
   19a62:	0014      	movs	r4, r2
   19a64:	2800      	cmp	r0, #0
   19a66:	d002      	beq.n	19a6e <__swbuf_r+0x12>
   19a68:	6b83      	ldr	r3, [r0, #56]	; 0x38
   19a6a:	2b00      	cmp	r3, #0
   19a6c:	d04e      	beq.n	19b0c <__swbuf_r+0xb0>
   19a6e:	69a3      	ldr	r3, [r4, #24]
   19a70:	60a3      	str	r3, [r4, #8]
   19a72:	230c      	movs	r3, #12
   19a74:	5ee0      	ldrsh	r0, [r4, r3]
   19a76:	b281      	uxth	r1, r0
   19a78:	070b      	lsls	r3, r1, #28
   19a7a:	d53c      	bpl.n	19af6 <__swbuf_r+0x9a>
   19a7c:	6923      	ldr	r3, [r4, #16]
   19a7e:	2b00      	cmp	r3, #0
   19a80:	d039      	beq.n	19af6 <__swbuf_r+0x9a>
   19a82:	22ff      	movs	r2, #255	; 0xff
   19a84:	b2ef      	uxtb	r7, r5
   19a86:	4015      	ands	r5, r2
   19a88:	2280      	movs	r2, #128	; 0x80
   19a8a:	0192      	lsls	r2, r2, #6
   19a8c:	4211      	tst	r1, r2
   19a8e:	d015      	beq.n	19abc <__swbuf_r+0x60>
   19a90:	6822      	ldr	r2, [r4, #0]
   19a92:	6961      	ldr	r1, [r4, #20]
   19a94:	1ad3      	subs	r3, r2, r3
   19a96:	428b      	cmp	r3, r1
   19a98:	da1b      	bge.n	19ad2 <__swbuf_r+0x76>
   19a9a:	3301      	adds	r3, #1
   19a9c:	68a1      	ldr	r1, [r4, #8]
   19a9e:	3901      	subs	r1, #1
   19aa0:	60a1      	str	r1, [r4, #8]
   19aa2:	1c51      	adds	r1, r2, #1
   19aa4:	6021      	str	r1, [r4, #0]
   19aa6:	7017      	strb	r7, [r2, #0]
   19aa8:	6962      	ldr	r2, [r4, #20]
   19aaa:	429a      	cmp	r2, r3
   19aac:	d01a      	beq.n	19ae4 <__swbuf_r+0x88>
   19aae:	89a3      	ldrh	r3, [r4, #12]
   19ab0:	07db      	lsls	r3, r3, #31
   19ab2:	d501      	bpl.n	19ab8 <__swbuf_r+0x5c>
   19ab4:	2d0a      	cmp	r5, #10
   19ab6:	d015      	beq.n	19ae4 <__swbuf_r+0x88>
   19ab8:	0028      	movs	r0, r5
   19aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   19abc:	4302      	orrs	r2, r0
   19abe:	6e61      	ldr	r1, [r4, #100]	; 0x64
   19ac0:	81a2      	strh	r2, [r4, #12]
   19ac2:	4a14      	ldr	r2, [pc, #80]	; (19b14 <__swbuf_r+0xb8>)
   19ac4:	400a      	ands	r2, r1
   19ac6:	6662      	str	r2, [r4, #100]	; 0x64
   19ac8:	6961      	ldr	r1, [r4, #20]
   19aca:	6822      	ldr	r2, [r4, #0]
   19acc:	1ad3      	subs	r3, r2, r3
   19ace:	428b      	cmp	r3, r1
   19ad0:	dbe3      	blt.n	19a9a <__swbuf_r+0x3e>
   19ad2:	0021      	movs	r1, r4
   19ad4:	0030      	movs	r0, r6
   19ad6:	f7fd ffe9 	bl	17aac <_fflush_r>
   19ada:	2800      	cmp	r0, #0
   19adc:	d108      	bne.n	19af0 <__swbuf_r+0x94>
   19ade:	6822      	ldr	r2, [r4, #0]
   19ae0:	2301      	movs	r3, #1
   19ae2:	e7db      	b.n	19a9c <__swbuf_r+0x40>
   19ae4:	0021      	movs	r1, r4
   19ae6:	0030      	movs	r0, r6
   19ae8:	f7fd ffe0 	bl	17aac <_fflush_r>
   19aec:	2800      	cmp	r0, #0
   19aee:	d0e3      	beq.n	19ab8 <__swbuf_r+0x5c>
   19af0:	2501      	movs	r5, #1
   19af2:	426d      	negs	r5, r5
   19af4:	e7e0      	b.n	19ab8 <__swbuf_r+0x5c>
   19af6:	0021      	movs	r1, r4
   19af8:	0030      	movs	r0, r6
   19afa:	f7fc fe43 	bl	16784 <__swsetup_r>
   19afe:	2800      	cmp	r0, #0
   19b00:	d1f6      	bne.n	19af0 <__swbuf_r+0x94>
   19b02:	230c      	movs	r3, #12
   19b04:	5ee0      	ldrsh	r0, [r4, r3]
   19b06:	6923      	ldr	r3, [r4, #16]
   19b08:	b281      	uxth	r1, r0
   19b0a:	e7ba      	b.n	19a82 <__swbuf_r+0x26>
   19b0c:	f7fe f828 	bl	17b60 <__sinit>
   19b10:	e7ad      	b.n	19a6e <__swbuf_r+0x12>
   19b12:	46c0      	nop			; (mov r8, r8)
   19b14:	ffffdfff 	.word	0xffffdfff

00019b18 <_wcrtomb_r>:
   19b18:	b570      	push	{r4, r5, r6, lr}
   19b1a:	001d      	movs	r5, r3
   19b1c:	4b11      	ldr	r3, [pc, #68]	; (19b64 <_wcrtomb_r+0x4c>)
   19b1e:	b084      	sub	sp, #16
   19b20:	681b      	ldr	r3, [r3, #0]
   19b22:	0004      	movs	r4, r0
   19b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   19b26:	2900      	cmp	r1, #0
   19b28:	d00e      	beq.n	19b48 <_wcrtomb_r+0x30>
   19b2a:	2b00      	cmp	r3, #0
   19b2c:	d016      	beq.n	19b5c <_wcrtomb_r+0x44>
   19b2e:	20e0      	movs	r0, #224	; 0xe0
   19b30:	581e      	ldr	r6, [r3, r0]
   19b32:	002b      	movs	r3, r5
   19b34:	0020      	movs	r0, r4
   19b36:	47b0      	blx	r6
   19b38:	1c43      	adds	r3, r0, #1
   19b3a:	d103      	bne.n	19b44 <_wcrtomb_r+0x2c>
   19b3c:	2300      	movs	r3, #0
   19b3e:	602b      	str	r3, [r5, #0]
   19b40:	338a      	adds	r3, #138	; 0x8a
   19b42:	6023      	str	r3, [r4, #0]
   19b44:	b004      	add	sp, #16
   19b46:	bd70      	pop	{r4, r5, r6, pc}
   19b48:	2b00      	cmp	r3, #0
   19b4a:	d009      	beq.n	19b60 <_wcrtomb_r+0x48>
   19b4c:	22e0      	movs	r2, #224	; 0xe0
   19b4e:	a901      	add	r1, sp, #4
   19b50:	589e      	ldr	r6, [r3, r2]
   19b52:	0020      	movs	r0, r4
   19b54:	002b      	movs	r3, r5
   19b56:	2200      	movs	r2, #0
   19b58:	47b0      	blx	r6
   19b5a:	e7ed      	b.n	19b38 <_wcrtomb_r+0x20>
   19b5c:	4b02      	ldr	r3, [pc, #8]	; (19b68 <_wcrtomb_r+0x50>)
   19b5e:	e7e6      	b.n	19b2e <_wcrtomb_r+0x16>
   19b60:	4b01      	ldr	r3, [pc, #4]	; (19b68 <_wcrtomb_r+0x50>)
   19b62:	e7f3      	b.n	19b4c <_wcrtomb_r+0x34>
   19b64:	20000064 	.word	0x20000064
   19b68:	200008a4 	.word	0x200008a4

00019b6c <__ascii_wctomb>:
   19b6c:	2900      	cmp	r1, #0
   19b6e:	d004      	beq.n	19b7a <__ascii_wctomb+0xe>
   19b70:	2aff      	cmp	r2, #255	; 0xff
   19b72:	d804      	bhi.n	19b7e <__ascii_wctomb+0x12>
   19b74:	2001      	movs	r0, #1
   19b76:	700a      	strb	r2, [r1, #0]
   19b78:	4770      	bx	lr
   19b7a:	2000      	movs	r0, #0
   19b7c:	e7fc      	b.n	19b78 <__ascii_wctomb+0xc>
   19b7e:	238a      	movs	r3, #138	; 0x8a
   19b80:	6003      	str	r3, [r0, #0]
   19b82:	2001      	movs	r0, #1
   19b84:	4240      	negs	r0, r0
   19b86:	e7f7      	b.n	19b78 <__ascii_wctomb+0xc>

00019b88 <__aeabi_dcmpun>:
   19b88:	b570      	push	{r4, r5, r6, lr}
   19b8a:	4e0e      	ldr	r6, [pc, #56]	; (19bc4 <__aeabi_dcmpun+0x3c>)
   19b8c:	030d      	lsls	r5, r1, #12
   19b8e:	031c      	lsls	r4, r3, #12
   19b90:	0049      	lsls	r1, r1, #1
   19b92:	005b      	lsls	r3, r3, #1
   19b94:	0b2d      	lsrs	r5, r5, #12
   19b96:	0d49      	lsrs	r1, r1, #21
   19b98:	0b24      	lsrs	r4, r4, #12
   19b9a:	0d5b      	lsrs	r3, r3, #21
   19b9c:	42b1      	cmp	r1, r6
   19b9e:	d004      	beq.n	19baa <__aeabi_dcmpun+0x22>
   19ba0:	4908      	ldr	r1, [pc, #32]	; (19bc4 <__aeabi_dcmpun+0x3c>)
   19ba2:	2000      	movs	r0, #0
   19ba4:	428b      	cmp	r3, r1
   19ba6:	d008      	beq.n	19bba <__aeabi_dcmpun+0x32>
   19ba8:	bd70      	pop	{r4, r5, r6, pc}
   19baa:	4305      	orrs	r5, r0
   19bac:	2001      	movs	r0, #1
   19bae:	2d00      	cmp	r5, #0
   19bb0:	d1fa      	bne.n	19ba8 <__aeabi_dcmpun+0x20>
   19bb2:	4904      	ldr	r1, [pc, #16]	; (19bc4 <__aeabi_dcmpun+0x3c>)
   19bb4:	2000      	movs	r0, #0
   19bb6:	428b      	cmp	r3, r1
   19bb8:	d1f6      	bne.n	19ba8 <__aeabi_dcmpun+0x20>
   19bba:	4314      	orrs	r4, r2
   19bbc:	0020      	movs	r0, r4
   19bbe:	1e44      	subs	r4, r0, #1
   19bc0:	41a0      	sbcs	r0, r4
   19bc2:	e7f1      	b.n	19ba8 <__aeabi_dcmpun+0x20>
   19bc4:	000007ff 	.word	0x000007ff

00019bc8 <__aeabi_i2d>:
   19bc8:	b570      	push	{r4, r5, r6, lr}
   19bca:	2800      	cmp	r0, #0
   19bcc:	d030      	beq.n	19c30 <__aeabi_i2d+0x68>
   19bce:	17c3      	asrs	r3, r0, #31
   19bd0:	18c4      	adds	r4, r0, r3
   19bd2:	405c      	eors	r4, r3
   19bd4:	0fc5      	lsrs	r5, r0, #31
   19bd6:	0020      	movs	r0, r4
   19bd8:	f7f9 fae6 	bl	131a8 <__clzsi2>
   19bdc:	4b17      	ldr	r3, [pc, #92]	; (19c3c <__aeabi_i2d+0x74>)
   19bde:	4a18      	ldr	r2, [pc, #96]	; (19c40 <__aeabi_i2d+0x78>)
   19be0:	1a1b      	subs	r3, r3, r0
   19be2:	1ad2      	subs	r2, r2, r3
   19be4:	2a1f      	cmp	r2, #31
   19be6:	dd18      	ble.n	19c1a <__aeabi_i2d+0x52>
   19be8:	4a16      	ldr	r2, [pc, #88]	; (19c44 <__aeabi_i2d+0x7c>)
   19bea:	1ad2      	subs	r2, r2, r3
   19bec:	4094      	lsls	r4, r2
   19bee:	2200      	movs	r2, #0
   19bf0:	0324      	lsls	r4, r4, #12
   19bf2:	055b      	lsls	r3, r3, #21
   19bf4:	0b24      	lsrs	r4, r4, #12
   19bf6:	0d5b      	lsrs	r3, r3, #21
   19bf8:	2100      	movs	r1, #0
   19bfa:	0010      	movs	r0, r2
   19bfc:	0324      	lsls	r4, r4, #12
   19bfe:	0d0a      	lsrs	r2, r1, #20
   19c00:	0b24      	lsrs	r4, r4, #12
   19c02:	0512      	lsls	r2, r2, #20
   19c04:	4322      	orrs	r2, r4
   19c06:	4c10      	ldr	r4, [pc, #64]	; (19c48 <__aeabi_i2d+0x80>)
   19c08:	051b      	lsls	r3, r3, #20
   19c0a:	4022      	ands	r2, r4
   19c0c:	4313      	orrs	r3, r2
   19c0e:	005b      	lsls	r3, r3, #1
   19c10:	07ed      	lsls	r5, r5, #31
   19c12:	085b      	lsrs	r3, r3, #1
   19c14:	432b      	orrs	r3, r5
   19c16:	0019      	movs	r1, r3
   19c18:	bd70      	pop	{r4, r5, r6, pc}
   19c1a:	0021      	movs	r1, r4
   19c1c:	4091      	lsls	r1, r2
   19c1e:	000a      	movs	r2, r1
   19c20:	210b      	movs	r1, #11
   19c22:	1a08      	subs	r0, r1, r0
   19c24:	40c4      	lsrs	r4, r0
   19c26:	055b      	lsls	r3, r3, #21
   19c28:	0324      	lsls	r4, r4, #12
   19c2a:	0b24      	lsrs	r4, r4, #12
   19c2c:	0d5b      	lsrs	r3, r3, #21
   19c2e:	e7e3      	b.n	19bf8 <__aeabi_i2d+0x30>
   19c30:	2500      	movs	r5, #0
   19c32:	2300      	movs	r3, #0
   19c34:	2400      	movs	r4, #0
   19c36:	2200      	movs	r2, #0
   19c38:	e7de      	b.n	19bf8 <__aeabi_i2d+0x30>
   19c3a:	46c0      	nop			; (mov r8, r8)
   19c3c:	0000041e 	.word	0x0000041e
   19c40:	00000433 	.word	0x00000433
   19c44:	00000413 	.word	0x00000413
   19c48:	800fffff 	.word	0x800fffff
   19c4c:	0000045c 	.word	0x0000045c
   19c50:	000006a6 	.word	0x000006a6
   19c54:	000006a6 	.word	0x000006a6
   19c58:	000006a6 	.word	0x000006a6
   19c5c:	000006a6 	.word	0x000006a6
   19c60:	000006a6 	.word	0x000006a6
   19c64:	000006a6 	.word	0x000006a6
   19c68:	000006a6 	.word	0x000006a6
   19c6c:	000006a6 	.word	0x000006a6
   19c70:	000006a6 	.word	0x000006a6
   19c74:	000006a6 	.word	0x000006a6
   19c78:	000006a6 	.word	0x000006a6
   19c7c:	000006a6 	.word	0x000006a6
   19c80:	000006a6 	.word	0x000006a6
   19c84:	000006a6 	.word	0x000006a6
   19c88:	000006a6 	.word	0x000006a6
   19c8c:	00000444 	.word	0x00000444
   19c90:	000006a6 	.word	0x000006a6
   19c94:	000006a6 	.word	0x000006a6
   19c98:	000006a6 	.word	0x000006a6
   19c9c:	000006a6 	.word	0x000006a6
   19ca0:	000006a6 	.word	0x000006a6
   19ca4:	000006a6 	.word	0x000006a6
   19ca8:	000006a6 	.word	0x000006a6
   19cac:	000006a6 	.word	0x000006a6
   19cb0:	000006a6 	.word	0x000006a6
   19cb4:	000006a6 	.word	0x000006a6
   19cb8:	000006a6 	.word	0x000006a6
   19cbc:	000006a6 	.word	0x000006a6
   19cc0:	000006a6 	.word	0x000006a6
   19cc4:	000006a6 	.word	0x000006a6
   19cc8:	000006a6 	.word	0x000006a6
   19ccc:	00000454 	.word	0x00000454
   19cd0:	000006a6 	.word	0x000006a6
   19cd4:	000006a6 	.word	0x000006a6
   19cd8:	000006a6 	.word	0x000006a6
   19cdc:	000006a6 	.word	0x000006a6
   19ce0:	000006a6 	.word	0x000006a6
   19ce4:	000006a6 	.word	0x000006a6
   19ce8:	000006a6 	.word	0x000006a6
   19cec:	000006a6 	.word	0x000006a6
   19cf0:	000006a6 	.word	0x000006a6
   19cf4:	000006a6 	.word	0x000006a6
   19cf8:	000006a6 	.word	0x000006a6
   19cfc:	000006a6 	.word	0x000006a6
   19d00:	000006a6 	.word	0x000006a6
   19d04:	000006a6 	.word	0x000006a6
   19d08:	000006a6 	.word	0x000006a6
   19d0c:	0000044c 	.word	0x0000044c
   19d10:	00000464 	.word	0x00000464
   19d14:	0000042c 	.word	0x0000042c
   19d18:	0000043c 	.word	0x0000043c
   19d1c:	00000434 	.word	0x00000434
   19d20:	0000ffff 	.word	0x0000ffff
   19d24:	0000ffff 	.word	0x0000ffff
   19d28:	00000004 	.word	0x00000004
   19d2c:	00000005 	.word	0x00000005
   19d30:	00000006 	.word	0x00000006
   19d34:	00000007 	.word	0x00000007
   19d38:	00000020 	.word	0x00000020
   19d3c:	0000ffff 	.word	0x0000ffff
   19d40:	00000022 	.word	0x00000022
   19d44:	00000023 	.word	0x00000023
   19d48:	0000ffff 	.word	0x0000ffff
   19d4c:	0000ffff 	.word	0x0000ffff
   19d50:	0000ffff 	.word	0x0000ffff
   19d54:	0000ffff 	.word	0x0000ffff
   19d58:	00000008 	.word	0x00000008
   19d5c:	00000009 	.word	0x00000009
   19d60:	0000000a 	.word	0x0000000a
   19d64:	0000000b 	.word	0x0000000b
   19d68:	0000ffff 	.word	0x0000ffff
   19d6c:	0000ffff 	.word	0x0000ffff
   19d70:	0000ffff 	.word	0x0000ffff
   19d74:	0000ffff 	.word	0x0000ffff
   19d78:	00000c28 	.word	0x00000c28
   19d7c:	00000c28 	.word	0x00000c28
   19d80:	00000bf6 	.word	0x00000bf6
   19d84:	00000c28 	.word	0x00000c28
   19d88:	00000bf6 	.word	0x00000bf6
   19d8c:	00000bdc 	.word	0x00000bdc
   19d90:	00000bdc 	.word	0x00000bdc
   19d94:	00000c28 	.word	0x00000c28
   19d98:	00000c28 	.word	0x00000c28
   19d9c:	00000c28 	.word	0x00000c28
   19da0:	00000c28 	.word	0x00000c28
   19da4:	00000c28 	.word	0x00000c28
   19da8:	00000c28 	.word	0x00000c28
   19dac:	00000c28 	.word	0x00000c28
   19db0:	00000c28 	.word	0x00000c28
   19db4:	00000c28 	.word	0x00000c28
   19db8:	00000c28 	.word	0x00000c28
   19dbc:	00000c28 	.word	0x00000c28
   19dc0:	00000c28 	.word	0x00000c28
   19dc4:	00000c28 	.word	0x00000c28
   19dc8:	00000c28 	.word	0x00000c28
   19dcc:	00000c28 	.word	0x00000c28
   19dd0:	00000c28 	.word	0x00000c28
   19dd4:	00000c28 	.word	0x00000c28
   19dd8:	00000c28 	.word	0x00000c28
   19ddc:	00000c28 	.word	0x00000c28
   19de0:	00000bf6 	.word	0x00000bf6
   19de4:	00000c28 	.word	0x00000c28
   19de8:	00000bf6 	.word	0x00000bf6
   19dec:	00000c28 	.word	0x00000c28
   19df0:	00000c28 	.word	0x00000c28
   19df4:	00000c28 	.word	0x00000c28
   19df8:	00000c28 	.word	0x00000c28
   19dfc:	00000c28 	.word	0x00000c28
   19e00:	00000c28 	.word	0x00000c28
   19e04:	00000c28 	.word	0x00000c28
   19e08:	00000c28 	.word	0x00000c28
   19e0c:	00000c28 	.word	0x00000c28
   19e10:	00000c28 	.word	0x00000c28
   19e14:	00000c28 	.word	0x00000c28
   19e18:	00000c28 	.word	0x00000c28
   19e1c:	00000c28 	.word	0x00000c28
   19e20:	00000c28 	.word	0x00000c28
   19e24:	00000c28 	.word	0x00000c28
   19e28:	00000c28 	.word	0x00000c28
   19e2c:	00000c28 	.word	0x00000c28
   19e30:	00000c28 	.word	0x00000c28
   19e34:	00000c28 	.word	0x00000c28
   19e38:	00000c28 	.word	0x00000c28
   19e3c:	00000c28 	.word	0x00000c28
   19e40:	00000c28 	.word	0x00000c28
   19e44:	00000c28 	.word	0x00000c28
   19e48:	00000c28 	.word	0x00000c28
   19e4c:	00000c28 	.word	0x00000c28
   19e50:	00000c28 	.word	0x00000c28
   19e54:	00000c28 	.word	0x00000c28
   19e58:	00000c28 	.word	0x00000c28
   19e5c:	00000c28 	.word	0x00000c28
   19e60:	00000c28 	.word	0x00000c28
   19e64:	00000c28 	.word	0x00000c28
   19e68:	00000c28 	.word	0x00000c28
   19e6c:	00000c28 	.word	0x00000c28
   19e70:	00000c28 	.word	0x00000c28
   19e74:	00000c28 	.word	0x00000c28
   19e78:	00000bf6 	.word	0x00000bf6
   19e7c:	00000bf6 	.word	0x00000bf6
   19e80:	00000bfe 	.word	0x00000bfe
   19e84:	00000bfe 	.word	0x00000bfe
   19e88:	00000bfe 	.word	0x00000bfe
   19e8c:	00000bfe 	.word	0x00000bfe
   19e90:	42000000 	.word	0x42000000
   19e94:	42000400 	.word	0x42000400
   19e98:	42000800 	.word	0x42000800
   19e9c:	42000c00 	.word	0x42000c00
   19ea0:	42001000 	.word	0x42001000
   19ea4:	43000400 	.word	0x43000400
   19ea8:	000029ee 	.word	0x000029ee
   19eac:	000029ea 	.word	0x000029ea
   19eb0:	000029ea 	.word	0x000029ea
   19eb4:	00002a50 	.word	0x00002a50
   19eb8:	00002a50 	.word	0x00002a50
   19ebc:	00002a04 	.word	0x00002a04
   19ec0:	000029f4 	.word	0x000029f4
   19ec4:	00002a0a 	.word	0x00002a0a
   19ec8:	00002a3e 	.word	0x00002a3e
   19ecc:	00002bf4 	.word	0x00002bf4
   19ed0:	00002bd4 	.word	0x00002bd4
   19ed4:	00002bd4 	.word	0x00002bd4
   19ed8:	00002c6e 	.word	0x00002c6e
   19edc:	00002be6 	.word	0x00002be6
   19ee0:	00002c02 	.word	0x00002c02
   19ee4:	00002bd8 	.word	0x00002bd8
   19ee8:	00002c10 	.word	0x00002c10
   19eec:	00002c52 	.word	0x00002c52
   19ef0:	00002cac 	.word	0x00002cac
   19ef4:	00002cee 	.word	0x00002cee
   19ef8:	00002cee 	.word	0x00002cee
   19efc:	00002cee 	.word	0x00002cee
   19f00:	00002c9e 	.word	0x00002c9e
   19f04:	00002cba 	.word	0x00002cba
   19f08:	00002c90 	.word	0x00002c90
   19f0c:	00002cc8 	.word	0x00002cc8
   19f10:	00002cde 	.word	0x00002cde
   19f14:	00003496 	.word	0x00003496
   19f18:	0000358c 	.word	0x0000358c
   19f1c:	00003596 	.word	0x00003596
   19f20:	000035a0 	.word	0x000035a0
   19f24:	000035aa 	.word	0x000035aa
   19f28:	000035dc 	.word	0x000035dc
   19f2c:	000035e6 	.word	0x000035e6
   19f30:	000035f0 	.word	0x000035f0
   19f34:	000035fa 	.word	0x000035fa
   19f38:	00003604 	.word	0x00003604
   19f3c:	42002000 	.word	0x42002000
   19f40:	42002400 	.word	0x42002400
   19f44:	42002800 	.word	0x42002800
   19f48:	42002c00 	.word	0x42002c00
   19f4c:	43000800 	.word	0x43000800
   19f50:	00000002 	.word	0x00000002
   19f54:	00000100 	.word	0x00000100
   19f58:	00000002 	.word	0x00000002
   19f5c:	00000200 	.word	0x00000200
   19f60:	00000002 	.word	0x00000002
   19f64:	00000400 	.word	0x00000400
   19f68:	00000002 	.word	0x00000002
   19f6c:	00000800 	.word	0x00000800
   19f70:	00000003 	.word	0x00000003
   19f74:	00000004 	.word	0x00000004

00019f78 <AdvChannels923JP>:
   19f78:	3706ea00 3706ea00 ff100101 3709f740     ...7...7....@..7
   19f88:	3709f740 ff100101                       @..7....

00019f90 <DefaultChannels923JP>:
   19f90:	50015001                                .P.P

00019f94 <DefaultDrParamsJP>:
   19f94:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   19fa4:	0b33000e 01070ac6 3573001a 010709c2     ..3.......s5....
   19fb4:	7df20031 010708be f2f20053 010707bc     1..}....S.......
   19fc4:	f2f2003c 010807f1 f2f20064 000a00ce     <.......d.......

00019fd4 <SubBandDutyCycleJP923>:
   19fd4:	000a0064                                d...

00019fd8 <SubBandParamsJP923>:
   19fd8:	36d61600 36f7a7c0 00000000 36fab500     ...6...6.......6
   19fe8:	37502800 00000000                       .(P7....

00019ff0 <pds_reg_jpn_fid1_item_list>:
   19ff0:	200011af 00200007 200011cf 25c00107     ... .. .... ...%

0001a000 <taskHandlers>:
   1a000:	000083c9 0000f249 0000e83d 00007689     ....I...=....v..
   1a010:	0000942d                                -...

0001a014 <tc_interrupt_vectors.13496>:
   1a014:	14131211 00000015 00008f68 00008ea0     ........h.......
   1a024:	00008ea8 00008eb0 00008eb8 00008ec0     ................
   1a034:	00008ec8 00008ed0 00008e3c 00008ed8     ........<.......
   1a044:	00008ee0 00008ee8 00008ef0 00008ef8     ................
   1a054:	00008f00 00008f08 00008f10 00008f18     ................
   1a064:	00008f20 00008f28 00008f30 00008f38      ...(...0...8...
   1a074:	00008f68 00008f40 00008f48 00008f50     h...@...H...P...
   1a084:	00008f58 00008f68 00008f68 00008f68     X...h...h...h...
   1a094:	00008f60 00008fa4 00008fac 00008fb4     `...............
   1a0a4:	00008fbc 00008fc4 00008fd4 00008fdc     ................
   1a0b4:	00008fe4 00008f80 00008fec 00008ff4     ................
   1a0c4:	00008ffc 00009004 0000900c 00009014     ................
   1a0d4:	0000901c 00009024 0000902c 00009034     ....$...,...4...
   1a0e4:	0000903c 00009044 0000904c 0000907c     <...D...L...|...
   1a0f4:	00009054 0000905c 00009064 0000906c     T...\...d...l...
   1a104:	00008fcc 0000907c 0000907c 00009074     ....|...|...t...
   1a114:	000098a0 000098b0 000098b8 000098c0     ................
   1a124:	000098c8 000098d0 000098d8 000098e0     ................
   1a134:	000098e8 000098a8 00009900 000098f8     ................
   1a144:	00009900 000098f0                       ........

0001a14c <appTaskHandlers>:
   1a14c:	00009185 000099f5 6c730a0d 5f706565     ..........sleep_
   1a15c:	25206b6f 6d20646c 000a0d73              ok %ld ms...

0001a168 <bandStrings>:
   1a168:	0001ad94 0001a654 0001a668 0001a674     ....T...h...t...

0001a178 <demoMcastAppsKey>:
   1a178:	16157e2b a6d2ae28 16157e2b a6d2ae28     +~..(...+~..(...

0001a188 <demoMcastNwksKey>:
   1a188:	27268f3c b7e3bf39 992608bc 4d50d01a     <.&'9.....&...PM
   1a198:	2e2e6425 00000000 202a2a2a 65636552     %d......*** Rece
   1a1a8:	64657669 204c4420 61746144 2a2a2a20     ived DL Data ***
   1a1b8:	00000d0a 6172460a 5220656d 69656365     .....Frame Recei
   1a1c8:	20646576 70207461 2074726f 0d0a6425     ved at port %d..
   1a1d8:	00000000 6172460a 4c20656d 74676e65     .....Frame Lengt
   1a1e8:	202d2068 0d0a6425 00000000 6464410a     h - %d.......Add
   1a1f8:	73736572 30202d20 786c2578 00000d0a     ress - 0x%lx....
   1a208:	7961500a 64616f6c 0000203a 00007825     .Payload: ..%x..
   1a218:	2a2a0a0d 2a2a2a2a 2a2a2a2a 2a2a2a2a     ..**************
   1a228:	2a2a2a2a 2a2a2a2a 0d2a2a2a 00000000     ***********.....
   1a238:	65636552 64657669 4b434120 726f6620     Received ACK for
   1a248:	6e6f4320 6d726966 64206465 0d617461      Confirmed data.
   1a258:	00000000 41520d0a 5f4f4944 445f4f4e     ......RADIO_NO_D
   1a268:	20415441 00000d0a 41520d0a 5f4f4944     ATA ......RADIO_
   1a278:	41544144 5a49535f 0d0a2045 00000000     DATA_SIZE ......
   1a288:	41520d0a 5f4f4944 41564e49 5f44494c     ..RADIO_INVALID_
   1a298:	20514552 00000d0a 41520d0a 5f4f4944     REQ ......RADIO_
   1a2a8:	59535542 000d0a20 41520d0a 5f4f4944     BUSY .....RADIO_
   1a2b8:	5f54554f 525f464f 45474e41 000d0a20     OUT_OF_RANGE ...
   1a2c8:	41520d0a 5f4f4944 55534e55 524f5050     ..RADIO_UNSUPPOR
   1a2d8:	5f444554 52545441 000d0a20 41520d0a     TED_ATTR .....RA
   1a2e8:	5f4f4944 4e414843 5f4c454e 59535542     DIO_CHANNEL_BUSY
   1a2f8:	000d0a20 574e0d0a 4f4e5f4b 4f4a5f54      .....NWK_NOT_JO
   1a308:	44454e49 000d0a20 4e490d0a 494c4156     INED .....INVALI
   1a318:	41505f44 454d4152 20524554 00000d0a     D_PARAMETER ....
   1a328:	454b0d0a 4e5f5359 495f544f 4954494e     ..KEYS_NOT_INITI
   1a338:	5a494c41 0a204445 0000000d 49530d0a     ALIZED .......SI
   1a348:	544e454c 4d4d495f 41494445 594c4554     LENT_IMMEDIATELY
   1a358:	5443415f 0a455649 0000000d 43460d0a     _ACTIVE.......FC
   1a368:	5f52544e 4f525245 45525f52 4e494f4a     NTR_ERROR_REJOIN
   1a378:	45454e5f 20444544 00000d0a 4e490d0a     _NEEDED ......IN
   1a388:	494c4156 55425f44 52454646 4e454c5f     VALID_BUFFER_LEN
   1a398:	20485447 00000d0a 414d0d0a 41505f43     GTH ......MAC_PA
   1a3a8:	44455355 0d0a2020 00000000 4f4e0d0a     USED  ........NO
   1a3b8:	4148435f 4c454e4e 4f465f53 20444e55     _CHANNELS_FOUND 
   1a3c8:	00000d0a 55420d0a 0d0a5953 00000000     ......BUSY......
   1a3d8:	4f4e0d0a 4b43415f 000d0a20 4c410d0a     ..NO_ACK .....AL
   1a3e8:	44414552 4f4a2059 4e494e49 53492047     READY JOINING IS
   1a3f8:	204e4920 474f5250 53534552 000d0a20      IN PROGRESS ...
   1a408:	45520d0a 52554f53 555f4543 4156414e     ..RESOURCE_UNAVA
   1a418:	42414c49 0a20454c 0000000d 4e490d0a     ILABLE .......IN
   1a428:	494c4156 45525f44 53455551 0d0a2054     VALID_REQUEST ..
   1a438:	00000000 43460d0a 5f52544e 4f525245     ......FCNTR_ERRO
   1a448:	0d0a2052 00000000 494d0d0a 52455f43     R ........MIC_ER
   1a458:	20524f52 00000d0a 4e490d0a 494c4156     ROR ......INVALI
   1a468:	544d5f44 20455059 00000d0a 434d0d0a     D_MTYPE ......MC
   1a478:	5f545341 5f524448 41564e49 2044494c     AST_HDR_INVALID 
   1a488:	00000d0a 4e490d0a 494c4156 41505f44     ......INVALID_PA
   1a498:	54454b43 000d0a20 4e4b4e55 204e574f     CKET ...UNKNOWN 
   1a4a8:	4f525245 000d0a52 6e617254 73696d73     ERROR...Transmis
   1a4b8:	6e6f6973 63755320 73736563 0000000d     sion Success....
   1a4c8:	2078540a 656d6954 0a74756f 0000000d     .Tx Timeout.....
   1a4d8:	4e550d0a 574f4e4b 5245204e 0a524f52     ..UNKNOWN ERROR.
   1a4e8:	0000000d 2a2a0d0a 2a2a2a2a 2a2a2a2a     ......**********
   1a4f8:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1a508:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1a518:	2a2a2a2a 0a2a2a2a 0000000d 696f4a0a     *******......Joi
   1a528:	676e696e 63755320 73736563 0a6c7566     ning Successful.
   1a538:	0000000d 7665440a 72646441 7830203a     .....DevAddr: 0x
   1a548:	0a786c25 0000000d 6464410a 73736572     %lx......Address
   1a558:	6e6f6320 63696c66 65622074 65657774      conflict betwee
   1a568:	6544206e 65636976 64644120 73736572     n Device Address
   1a578:	646e6120 6c754d20 61636974 67207473      and Multicast g
   1a588:	70756f72 64646120 73736572 00000d0a     roup address....
   1a598:	6f4e200a 65724620 68432065 656e6e61     . No Free Channe
   1a5a8:	6f66206c 00646e75 494d200a 72452043     l found.. MIC Er
   1a5b8:	00726f72 7254200a 6d736e61 69737369     ror.. Transmissi
   1a5c8:	54206e6f 6f656d69 00007475 696f4a0a     on Timeout...Joi
   1a5d8:	676e696e 6e654420 0a646569 0000000d     ning Denied.....
   1a5e8:	2a2a0d0a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ..**************
   1a5f8:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1a608:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1a618:	2a2a2a2a 2a2a2a2a 000d0a2a 6c500a0d     *********.....Pl
   1a628:	65736165 6c657320 20746365 20656e6f     ease select one 
   1a638:	7420666f 62206568 20646e61 65766967     of the band give
   1a648:	6562206e 0d776f6c 00000000 394e504a     n below.....JPN9
   1a658:	00003332 202e6425 0a0d7325 00000000     23..%d. %s......
   1a668:	61656c43 44502072 00000053 65736552     Clear PDS...Rese
   1a678:	6f422074 00647261 656c6553 52207463     t Board.Select R
   1a688:	6f696765 206c616e 646e6142 00203a20     egional Band : .
   1a698:	2e310a0d 6e655320 6f4a2064 52206e69     ..1. Send Join R
   1a6a8:	65757165 000d7473 53202e32 20646e65     equest..2. Send 
   1a6b8:	61746144 0000000d 53202e33 7065656c     Data....3. Sleep
   1a6c8:	0000000d 4d202e34 206e6961 756e654d     ....4. Main Menu
   1a6d8:	0000000d 6e450a0d 20726574 72756f79     ......Enter your
   1a6e8:	6f686320 3a656369 00000020 6f727245      choice: ...Erro
   1a6f8:	54532072 20455441 65746e45 0d646572     r STATE Entered.
   1a708:	00000000 2a0d0a0a 2a2a2a2a 2a2a2a2a     .......*********
   1a718:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1a728:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1a738:	2a2a2a2a 2a2a2a2a 2a2a2a2a 0d0a2a2a     **************..
   1a748:	00000000 5f534c4d 5f4b4453 5f305f31     ....MLS_SDK_1_0_
   1a758:	00335f50 694d0d0a 636f7263 20706968     P_3...Microchip 
   1a768:	61526f4c 204e4157 63617453 7325206b     LoRaWAN Stack %s
   1a778:	00000a0d 6e490a0d 2d207469 63755320     ......Init - Suc
   1a788:	73736563 0d6c7566 00000000 7473614c     cessful.....Last
   1a798:	6e6f6320 75676966 20646572 69676552      configured Regi
   1a7a8:	6c616e6f 6e616220 73252064 00000a0d     onal band %s....
   1a7b8:	73657250 6e612073 656b2079 6f742079     Press any key to
   1a7c8:	61686320 2065676e 646e6162 43200a0d      change band.. C
   1a7d8:	69746e6f 6e69756e 6e692067 20732520     ontinuing in %s 
   1a7e8:	00206e69 696f4a0a 6170206e 656d6172     in ..Join parame
   1a7f8:	73726574 696e6920 6c616974 74617a69     ters initializat
   1a808:	206e6f69 6c696166 0d0a6465 00000000     ion failed......
   1a818:	736e550a 6f707075 64657472 76654420     .Unsupported Dev
   1a828:	20656369 65707954 00000d0a 696f4a0a     ice Type.....Joi
   1a838:	6552206e 73657571 65532074 6620746e     n Request Sent f
   1a848:	2520726f 000d0a73 2a2a2a0a 2a2a2a2a     or %s....*******
   1a858:	2a2a2a2a 2a2a2a2a 6c707041 74616369     ********Applicat
   1a868:	206e6f69 666e6f43 72756769 6f697461     ion Configuratio
   1a878:	2a2a2a6e 2a2a2a2a 2a2a2a2a 2a2a2a2a     n***************
   1a888:	00000d0a 7665440a 65707954 00203a20     .....DevType : .
   1a898:	53414c43 0a412053 0000000d 53414c43     CLASS A.....CLAS
   1a8a8:	0a432053 0000000d 7463410a 74617669     S C......Activat
   1a8b8:	546e6f69 20657079 0000203a 4141544f     ionType : ..OTAA
   1a8c8:	00000d0a 6172540a 696d736e 6f697373     .....Transmissio
   1a8d8:	7954206e 2d206570 00000020 4f434e55     n Type - ...UNCO
   1a8e8:	5249464e 0a44454d 0000000d 6f50460a     NFIRMED......FPo
   1a8f8:	2d207472 0a642520 0000000d 2a2a2a0a     rt - %d......***
   1a908:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1a918:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1a928:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1a938:	2a2a2a2a 00000d0a 00007830 78323025     ****....0x..%02x
   1a948:	00000000 726f6c0a 6e617761 6375735f     .....lorawan_suc
   1a958:	73736563 00000d0a 726f6c0a 6e617761     cess.....lorawan
   1a968:	6174735f 3a206574 61747320 425f6b63     _state : stack_B
   1a978:	0a797375 0000000d 7665640a 5f656369     usy......device_
   1a988:	5f746f6e 6e696f6a 745f6465 656e5f6f     not_joined_to_ne
   1a998:	726f7774 000d0a6b 766e690a 64696c61     twork....invalid
   1a9a8:	7261705f 74656d61 0d0a7265 00000000     _parameter......
   1a9b8:	79656b0a 6f6e5f73 6e695f74 61697469     .keys_not_initia
   1a9c8:	657a696c 000d0a64 6c69730a 5f746e65     lized....silent_
   1a9d8:	656d6d69 74616964 5f796c65 69746361     immediately_acti
   1a9e8:	0d0a6576 00000000 6172660a 6f63656d     ve.......frameco
   1a9f8:	65746e75 72655f72 5f726f72 6f6a6572     unter_error_rejo
   1aa08:	6e5f6e69 65646565 000d0a64 766e690a     in_needed....inv
   1aa18:	64696c61 6675625f 5f726566 676e656c     alid_buffer_leng
   1aa28:	0d0a6874 00000000 43414d0a 7561705f     th.......MAC_pau
   1aa38:	0a646573 0000000d 5f6f6e0a 65657266     sed......no_free
   1aa48:	6168635f 6c656e6e 6f665f73 0a646e75     _channels_found.
   1aa58:	0000000d 7165720a 74736575 766e695f     .....request_inv
   1aa68:	64696c61 00000d0a 6572700a 6f6a5f76     alid.....prev_jo
   1aa78:	725f6e69 65757165 695f7473 72705f6e     in_request_in_pr
   1aa88:	6572676f 0d0a7373 00000000 7165720a     ogress.......req
   1aa98:	74736575 6961665f 2064656c 0d0a6425     uest_failed %d..
   1aaa8:	00000000 44500a0d 65525f53 726f7473     ......PDS_Restor
   1aab8:	6f697461 6174536e 3a737574 63755320     ationStatus: Suc
   1aac8:	73736563 0000000d 6e696f6a 74617453     cess....joinStat
   1aad8:	203a7375 6e696f4a 000d6465 6e696f4a     us: Joined..Join
   1aae8:	74617453 3a207375 6e654420 0d646569     Status : Denied.
   1aaf8:	00000000 646e6142 7325203a 00000a0d     ....Band: %s....
   1ab08:	74736552 7461726f 206e6f69 6c696166     Restoration fail
   1ab18:	000d6465 20746f4e 61762061 2064696c     ed..Not a valid 
   1ab28:	69676572 6c616e6f 6e616220 68632064     regional band ch
   1ab38:	6563696f 0000000d 696f4a0a 6552206e     oice.....Join Re
   1ab48:	73657571 65532074 0d0a746e 00000000     quest Sent......
   1ab58:	6d65540a 61726570 65727574 0000003a     .Temperature:...
   1ab68:	66312e25 2e252f43 0a466631 00000000     %.1fC/%.1fF.....
   1ab78:	66312e25 2f4320f8 66312e25 0a4620f8     %.1f. C/%.1f. F.
   1ab88:	0000000d 2078540a 61746144 6e655320     .....Tx Data Sen
   1ab98:	000d2074 69766544 6e206563 6a20746f     t ..Device not j
   1aba8:	656e696f 6f742064 65687420 74656e20     oined to the net
   1abb8:	6b726f77 0000000d 6c730a0d 5f706565     work......sleep_
   1abc8:	5f746f6e 000d6b6f 61766e49 2064696c     not_ok..Invalid 
   1abd8:	696f6863 65206563 7265746e 000d6465     choice entered..
   1abe8:	2a2a2a0a 2a2a2a2a 2a2a2a2a 2a2a2a2a     .***************
   1abf8:	2a2a2a2a 696f4a2a 6150206e 656d6172     *****Join Parame
   1ac08:	73726574 2a2a2a2a 2a2a2a2a 2a2a2a2a     ters************
   1ac18:	2a2a2a2a 2a2a2a2a 00000d0a 7070410a     ********.....App
   1ac28:	73736553 4b6e6f69 3a207965 00000020     SessionKey : ...
   1ac38:	6b774e0a 73736553 4b6e6f69 3a207965     .NwkSessionKey :
   1ac48:	00000020 7665440a 20495545 0000203a      ....DevEUI : ..
   1ac58:	7070410a 20495545 0000203a 7070410a     .AppEUI : ...App
   1ac68:	2079654b 0000203a 2a2a2a0a 2a2a2a2a     Key : ...*******
   1ac78:	2a2a2a2a 2a2a2a2a 746c754d 73616369     ********Multicas
   1ac88:	61502074 656d6172 73726574 2a2a2a2a     t Parameters****
   1ac98:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1aca8:	00000d0a 61634d0a 70417473 73655370     .....McastAppSes
   1acb8:	6e6f6973 2079654b 0000203a 61634d0a     sionKey : ...Mca
   1acc8:	774e7473 7365536b 6e6f6973 2079654b     stNwkSessionKey 
   1acd8:	0000203a 61634d0a 72477473 4170756f     : ...McastGroupA
   1ace8:	20726464 7830203a 0a786c25 0000000d     ddr : 0x%lx.....
   1acf8:	61634d0a 72477473 4170756f 53726464     .McastGroupAddrS
   1ad08:	75746174 203a2073 6c696146 0d0a6465     tatus : Failed..
   1ad18:	00000000 6c754d0a 61636974 74537473     .....MulticastSt
   1ad28:	73757461 45203a20 6c62616e 0d0a6465     atus : Enabled..
   1ad38:	00000000 6c754d0a 61636974 74537473     .....MulticastSt
   1ad48:	73757461 46203a20 656c6961 000d0a64     atus : Failed...
   1ad58:	2a2a2a0a 2a2a2a2a 2a2a2a2a 2a2a2a2a     .***************
   1ad68:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1ad78:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1ad88:	2a2a2a2a 2a2a2a2a 000d0a2a 74636146     *********...Fact
   1ad98:	4479726f 75616665 6552746c 00746573     oryDefaultReset.
   1ada8:	74696e49 696c6169 6974617a 6f206e6f     Initialization o
   1adb8:	65532066 69727563 6d207974 6c75646f     f Security modul
   1adc8:	73692065 69616620 0d64656c 00000000     e is failed.....
   1add8:	7473614c 73657220 63207465 65737561     Last reset cause
   1ade8:	0000203a 74737953 52206d65 74657365     : ..System Reset
   1adf8:	71655220 74736575 0000000d 63746157      Request....Watc
   1ae08:	676f6468 73655220 000d7465 65747845     hdog Reset..Exte
   1ae18:	6c616e72 73655220 000d7465 776f7242     rnal Reset..Brow
   1ae28:	754f206e 33332074 74654420 6f746365     n Out 33 Detecto
   1ae38:	65522072 0d746573 00000000 776f7242     r Reset.....Brow
   1ae48:	754f206e 32312074 74654420 6f746365     n Out 12 Detecto
   1ae58:	65522072 0d746573 00000000 65776f50     r Reset.....Powe
   1ae68:	6e4f2d72 73655220 000d7465 c194c180              r-On Reset...

0001ae75 <FskSyncWordBuff>:
   1ae75:	01c194c1                                         ...

0001ae78 <macEndDevCmdReplyLen>:
   1ae78:	02010201 01010203 0c0a0802                       .........

0001ae81 <maxEIRPTable>:
   1ae81:	0d0c0a08 1412100e 1b1a1815 24211e1d     ..............!$
   1ae91:	ba000000                                         ...

0001ae94 <pds_mac_fid1_item_list>:
   1ae94:	20001aba 00010000 20001ab8 06010100     ... ....... ....
   1aea4:	20001a4c 0c040200 20001abb 15010300     L.. ....... ....
   1aeb4:	20001abc 1b040400 20001b0c 24040500     ... ....... ...$
   1aec4:	20001ae8 2d040600 20001afc 36100700     ... ...-... ...6
   1aed4:	20001aec 4b100800 20001ad6 60040900     ... ...K... ...`
   1aee4:	20001aa5 69010b00 20001a54 6f010a00     ... ...iT.. ...o
   1aef4:	20001a8c 75020c00 20001a8e 7c020d00     ... ...u... ...|
   1af04:	20001a90 83020e00 20001a92 8a020f00     ... ....... ....
   1af14:	20001a94 91021000 20001a96 98021100     ... ....... ....
   1af24:	20001a98 9f011200 20001a99 a5011300     ... ....... ....
   1af34:	20001a9e b1011500 20001a9d ab011400     ... ....... ....
   1af44:	20001a44 b7041600                       D.. ....

0001af4c <pds_mac_fid2_item_list>:
   1af4c:	20001a2e 00050001 20001ab2 0a010101     ... ....... ....
   1af5c:	200019c4 10010201 200019c5 16040301     ... ....... ....
   1af6c:	200019c9 1f100401 200019d9 34100501     ... ....... ...4
   1af7c:	20001a09 49100601 20001a19 5e080701     ... ...I... ...^
   1af8c:	20001a21 6b080801 20001a9a 78020901     !.. ...k... ...x
   1af9c:	20001a48 7f040a01 20001a40 88040b01     H.. ....@.. ....
   1afac:	20001aa3 91010c01 20001ba4 97010d01     ... ....... ....
   1afbc:	20001ba5 9d010e01                       ... ....

0001afc4 <lorawanHandlers>:
   1afc4:	0000e6f1 0000e605 0000e7c5 000000fd     ................

0001afd4 <radioTaskHandlers>:
   1afd4:	0000fe3d 0000ff3d 0000fc5d 0000f4e1     =...=...].......
   1afe4:	00010265 00010e2c 00010dfc 00010e0e     e...,...........
   1aff4:	00010d50 00010e0e 00010df2 00010e0e     P...............
   1b004:	00010d50 00010dfc 00010dfc 00010df2     P...............
   1b014:	00010d50 00010d58 00010d58 00010d58     P...X...X...X...
   1b024:	00010e14 00010dfc 00010dfc 00010dd0     ................
   1b034:	00010eb4 00010dd0 00010df2 00010dd0     ................
   1b044:	00010eb4 00010dfc 00010dfc 00010df2     ................
   1b054:	00010eb4 00010d58 00010d58 00010d58     ....X...X...X...
   1b064:	00010ebe 000111ac 000110fc 000110fc     ................
   1b074:	000110fa 0001119e 0001119e 00011194     ................
   1b084:	000110fa 0001119e 00011194 0001119e     ................
   1b094:	000110fa 000111a4 000111a4 000111a4     ................
   1b0a4:	00011234 00011f7c 00011f5e 00011f18     4...|...^.......
   1b0b4:	00011e36 00011f18 00011f50 00011f18     6.......P.......
   1b0c4:	00011e36 00011f5e 00011f5e 00011f50     6...^...^...P...
   1b0d4:	00011e36 00011e2e 00011e2e 00011e2e     6...............
   1b0e4:	00012194 000125dc 0001249c 0001249c     .!...%...$...$..
   1b0f4:	00012498 000125b4 000125b4 000125a6     .$...%...%...%..
   1b104:	00012498 000125b4 000125a6 000125b4     .$...%...%...%..
   1b114:	00012498 000125bc 000125bc 000125bc     .$...%...%...%..
   1b124:	000127c0                                .'..

0001b128 <_global_impure_ptr>:
   1b128:	20000068 0000000a 00014078 000140ec     h.. ....x@...@..
   1b138:	000140ec 0001405c 000140ec 000140ec     .@..\@...@...@..
   1b148:	000140ec 000140ec 000140ec 000140ec     .@...@...@...@..
   1b158:	00014064 00013b46 000140ec 00013b00     d@..F;...@...;..
   1b168:	00013b50 000140ec 00013b9c 00013d86     P;...@...;...=..
   1b178:	00013d86 00013d86 00013d86 00013d86     .=...=...=...=..
   1b188:	00013d86 00013d86 00013d86 00013d86     .=...=...=...=..
   1b198:	000140ec 000140ec 000140ec 000140ec     .@...@...@...@..
   1b1a8:	000140ec 000140ec 000140ec 000140ec     .@...@...@...@..
   1b1b8:	000140ec 000140ec 00013ba4 00013cec     .@...@...;...<..
   1b1c8:	000140ec 00013cec 000140ec 000140ec     .@...<...@...@..
   1b1d8:	000140ec 000140ec 00013db6 000140ec     .@...@...=...@..
   1b1e8:	000140ec 00013dbe 000140ec 000140ec     .@...=...@...@..
   1b1f8:	000140ec 000140ec 000140ec 00013e60     .@...@...@..`>..
   1b208:	000140ec 000140ec 00013e92 000140ec     .@...@...>...@..
   1b218:	000140ec 000140ec 000140ec 000140ec     .@...@...@...@..
   1b228:	000140ec 000140ec 000140ec 000140ec     .@...@...@...@..
   1b238:	000140ec 00013f8c 00013fc0 00013cec     .@...?...?...<..
   1b248:	00013cec 00013cec 00013fd2 00013fc0     .<...<...?...?..
   1b258:	000140ec 000140ec 00013fda 000140ec     .@...@...?...@..
   1b268:	00013ef4 000140ba 00014030 00013f2a     .>...@..0@..*?..
   1b278:	000140ec 00013f32 000140ec 00014088     .@..2?...@...@..
   1b288:	000140ec 000140ec 00013fea 00464e49     .@...@...?..INF.
   1b298:	00666e69 004e414e 006e616e 33323130     inf.NAN.nan.0123
   1b2a8:	37363534 42413938 46454443 00000000     456789ABCDEF....
   1b2b8:	33323130 37363534 62613938 66656463     0123456789abcdef
   1b2c8:	00000000 6c756e28 0000296c 00000030     ....(null)..0...

0001b2d8 <blanks.7223>:
   1b2d8:	20202020 20202020 20202020 20202020                     

0001b2e8 <zeroes.7224>:
   1b2e8:	30303030 30303030 30303030 30303030     0000000000000000
   1b2f8:	00015642 00015716 00015716 0001562e     BV...W...W...V..
   1b308:	00015716 00015716 00015716 00015716     .W...W...W...W..
   1b318:	00015716 00015716 000156e8 000151fa     .W...W...V...Q..
   1b328:	00015716 000151f0 00015204 00015716     .W...Q...R...W..
   1b338:	00015638 000153c4 000153c4 000153c4     8V...S...S...S..
   1b348:	000153c4 000153c4 000153c4 000153c4     .S...S...S...S..
   1b358:	000153c4 000153c4 00015716 00015716     .S...S...W...W..
   1b368:	00015716 00015716 00015716 00015716     .W...W...W...W..
   1b378:	00015716 00015716 00015716 00015716     .W...W...W...W..
   1b388:	000156fe 00015652 00015716 00015652     .V..RV...W..RV..
   1b398:	00015716 00015716 00015716 00015716     .W...W...W...W..
   1b3a8:	000155b8 00015716 00015716 000155c2     .U...W...W...U..
   1b3b8:	00015716 00015716 00015716 00015716     .W...W...W...W..
   1b3c8:	00015716 000155f0 00015716 00015716     .W...U...W...W..
   1b3d8:	0001561e 00015716 00015716 00015716     .V...W...W...W..
   1b3e8:	00015716 00015716 00015716 00015716     .W...W...W...W..
   1b3f8:	00015716 00015716 00015716 00015404     .W...W...W...T..
   1b408:	0001543a 00015652 00015652 00015652     :T..RV..RV..RV..
   1b418:	000154e2 0001543a 00015716 00015716     .T..:T...W...W..
   1b428:	000154ec 00015716 000154fe 00015712     .T...W...T...W..
   1b438:	0001552c 00015556 00015716 00015560     ,U..VU...W..`U..
   1b448:	00015716 0001570e 00015716 00015716     .W...W...W...W..
   1b458:	00015252                                RR..

0001b45c <blanks.7238>:
   1b45c:	20202020 20202020 20202020 20202020                     

0001b46c <zeroes.7239>:
   1b46c:	30303030 30303030 30303030 30303030     0000000000000000
   1b47c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   1b48c:	00000000                                ....

0001b490 <__mprec_bigtens>:
   1b490:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   1b4a0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   1b4b0:	7f73bf3c 75154fdd                       <.s..O.u

0001b4b8 <__mprec_tens>:
   1b4b8:	00000000 3ff00000 00000000 40240000     .......?......$@
   1b4c8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   1b4d8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   1b4e8:	00000000 412e8480 00000000 416312d0     .......A......cA
   1b4f8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   1b508:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   1b518:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   1b528:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   1b538:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   1b548:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   1b558:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   1b568:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   1b578:	79d99db4 44ea7843                       ...yCx.D

0001b580 <p05.6055>:
   1b580:	00000005 00000019 0000007d 00000043     ........}...C...
   1b590:	49534f50 00000058 0000002e              POSIX.......

0001b59c <_ctype_>:
   1b59c:	20202000 20202020 28282020 20282828     .         ((((( 
   1b5ac:	20202020 20202020 20202020 20202020                     
   1b5bc:	10108820 10101010 10101010 10101010      ...............
   1b5cc:	04040410 04040404 10040404 10101010     ................
   1b5dc:	41411010 41414141 01010101 01010101     ..AAAAAA........
   1b5ec:	01010101 01010101 01010101 10101010     ................
   1b5fc:	42421010 42424242 02020202 02020202     ..BBBBBB........
   1b60c:	02020202 02020202 02020202 10101010     ................
   1b61c:	00000020 00000000 00000000 00000000      ...............
	...

0001b6a0 <_init>:
   1b6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b6a2:	46c0      	nop			; (mov r8, r8)
   1b6a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1b6a6:	bc08      	pop	{r3}
   1b6a8:	469e      	mov	lr, r3
   1b6aa:	4770      	bx	lr

0001b6ac <__init_array_start>:
   1b6ac:	00016859 	.word	0x00016859

0001b6b0 <__frame_dummy_init_array_entry>:
   1b6b0:	000000dd                                ....

0001b6b4 <_fini>:
   1b6b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b6b6:	46c0      	nop			; (mov r8, r8)
   1b6b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1b6ba:	bc08      	pop	{r3}
   1b6bc:	469e      	mov	lr, r3
   1b6be:	4770      	bx	lr

0001b6c0 <__fini_array_start>:
   1b6c0:	000000b5 	.word	0x000000b5
