###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:17:14 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][3] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.187
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.283
- Arrival Time                 10.156
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.127 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.033 |   0.034 |    0.160 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.021 | 0.030 |   0.064 |    0.191 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.281 | 0.279 |   0.343 |    0.470 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M  | 0.107 | 0.123 |   0.466 |    0.593 | 
     | REF_SCAN_CLK__L2_I1                     | A v -> Y ^   | CLKINVX40M  | 0.191 | 0.137 |   0.604 |    0.730 | 
     | U0_RegFile/\regArr_reg[1][3]            | CK ^ -> Q ^  | SDFFRHQX4M  | 0.229 | 0.443 |   1.047 |    1.173 | 
     | U0_ALU/div_52/U30                       | A ^ -> Y v   | CLKINVX4M   | 0.362 | 0.285 |   1.332 |    1.459 | 
     | U0_ALU/div_52/FE_RC_11_0                | A v -> Y ^   | INVX2M      | 0.119 | 0.127 |   1.459 |    1.585 | 
     | U0_ALU/div_52/FE_RC_23_0                | A ^ -> Y v   | NOR2X2M     | 0.071 | 0.077 |   1.535 |    1.662 | 
     | U0_ALU/div_52/FE_RC_64_0                | B v -> Y ^   | NAND3X4M    | 0.178 | 0.128 |   1.663 |    1.790 | 
     | U0_ALU/div_52/FE_RC_32_0                | C ^ -> Y v   | NAND3X2M    | 0.108 | 0.120 |   1.783 |    1.910 | 
     | U0_ALU/div_52/FE_RC_71_0                | A v -> Y ^   | INVX2M      | 0.068 | 0.073 |   1.856 |    1.983 | 
     | U0_ALU/div_52/FE_RC_70_0                | A ^ -> Y v   | NAND2X2M    | 0.118 | 0.092 |   1.948 |    2.075 | 
     | U0_ALU/div_52/FE_RC_74_0                | B v -> Y ^   | NAND2X2M    | 0.217 | 0.163 |   2.111 |    2.238 | 
     | U0_ALU/div_52/FE_RC_117_0               | B ^ -> Y v   | NOR2X2M     | 0.089 | 0.101 |   2.212 |    2.339 | 
     | U0_ALU/div_52/FE_RC_116_0               | A v -> Y ^   | INVX2M      | 0.097 | 0.085 |   2.298 |    2.424 | 
     | U0_ALU/div_52/FE_RC_115_0               | A ^ -> Y v   | CLKNAND2X2M | 0.161 | 0.095 |   2.392 |    2.519 | 
     | U0_ALU/div_52/FE_RC_106_0               | A0 v -> Y ^  | OAI21X2M    | 0.179 | 0.163 |   2.555 |    2.682 | 
     | U0_ALU/div_52/FE_RC_164_0               | A ^ -> Y v   | CLKNAND2X2M | 0.148 | 0.136 |   2.692 |    2.818 | 
     | U0_ALU/div_52/FE_RC_163_0               | A v -> Y ^   | NAND2X4M    | 0.176 | 0.143 |   2.834 |    2.961 | 
     | U0_ALU/div_52/FE_RC_187_0               | A ^ -> Y v   | INVX4M      | 0.094 | 0.100 |   2.934 |    3.061 | 
     | U0_ALU/div_52/FE_RC_194_0               | S0 v -> Y ^  | MXI2X3M     | 0.275 | 0.153 |   3.087 |    3.214 | 
     | U0_ALU/div_52/FE_RC_199_0               | A ^ -> Y v   | NAND2X2M    | 0.190 | 0.180 |   3.267 |    3.394 | 
     | U0_ALU/div_52/FE_RC_198_0               | A v -> Y ^   | INVX2M      | 0.086 | 0.094 |   3.360 |    3.487 | 
     | U0_ALU/div_52/FE_RC_197_0               | A ^ -> Y v   | NOR2X2M     | 0.091 | 0.047 |   3.408 |    3.534 | 
     | U0_ALU/div_52/FE_RC_190_0               | B v -> Y ^   | NAND2X2M    | 0.096 | 0.088 |   3.496 |    3.623 | 
     | U0_ALU/div_52/FE_RC_227_0               | A ^ -> Y v   | NAND2X2M    | 0.070 | 0.065 |   3.561 |    3.688 | 
     | U0_ALU/div_52/FE_RC_261_0               | B v -> Y ^   | NAND2X2M    | 0.218 | 0.150 |   3.710 |    3.837 | 
     | U0_ALU/div_52/FE_RC_284_0               | B ^ -> Y v   | NAND2X4M    | 0.125 | 0.126 |   3.837 |    3.964 | 
     | U0_ALU/div_52/FE_RC_233_0               | B v -> Y ^   | NAND3X2M    | 0.245 | 0.122 |   3.959 |    4.086 | 
     | U0_ALU/div_52/FE_RC_230_0               | B0 ^ -> Y v  | OAI2B11X4M  | 0.146 | 0.144 |   4.103 |    4.229 | 
     | U0_ALU/div_52/FE_RC_258_0               | B0 v -> Y ^  | OAI21X3M    | 0.182 | 0.083 |   4.185 |    4.312 | 
     | U0_ALU/div_52/FE_RC_257_0               | A ^ -> Y v   | NAND2X2M    | 0.130 | 0.126 |   4.311 |    4.438 | 
     | U0_ALU/div_52/FE_RC_286_0               | B v -> Y ^   | NAND2X2M    | 0.090 | 0.095 |   4.406 |    4.533 | 
     | U0_ALU/div_52/FE_RC_285_0               | A ^ -> Y v   | NAND2X2M    | 0.150 | 0.116 |   4.522 |    4.649 | 
     | U0_ALU/div_52/FE_RC_383_0               | A v -> Y ^   | NAND2X2M    | 0.119 | 0.110 |   4.632 |    4.758 | 
     | U0_ALU/div_52/FE_RC_349_0               | A ^ -> Y v   | NAND2X4M    | 0.110 | 0.100 |   4.731 |    4.858 | 
     | U0_ALU/div_52/FE_RC_348_0               | S0 v -> Y v  | MXI2X1M     | 0.212 | 0.204 |   4.935 |    5.062 | 
     | U0_ALU/div_52/FE_RC_343_0               | A0 v -> Y ^  | OAI2B2X4M   | 0.286 | 0.164 |   5.099 |    5.226 | 
     | U0_ALU/div_52/FE_RC_365_0               | B0 ^ -> Y v  | OAI21X2M    | 0.107 | 0.114 |   5.213 |    5.340 | 
     | U0_ALU/div_52/FE_RC_364_0               | A v -> Y ^   | NAND2X2M    | 0.150 | 0.115 |   5.328 |    5.455 | 
     | U0_ALU/div_52/FE_RC_409_0               | B ^ -> Y v   | NAND2X2M    | 0.091 | 0.095 |   5.423 |    5.549 | 
     | U0_ALU/div_52/FE_RC_408_0               | A v -> Y ^   | NAND2X4M    | 0.107 | 0.087 |   5.509 |    5.636 | 
     | U0_ALU/div_52/FE_RC_427_0               | A ^ -> Y v   | NAND2X4M    | 0.088 | 0.081 |   5.590 |    5.717 | 
     | U0_ALU/div_52/FE_RC_456_0               | A v -> Y ^   | INVX2M      | 0.079 | 0.074 |   5.664 |    5.791 | 
     | U0_ALU/div_52/FE_RC_455_0               | A ^ -> Y v   | NAND3X3M    | 0.155 | 0.082 |   5.747 |    5.874 | 
     | U0_ALU/div_52/FE_RC_511_0               | A v -> Y ^   | NAND2X2M    | 0.300 | 0.211 |   5.958 |    6.085 | 
     | U0_ALU/div_52/U48                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.229 | 0.364 |   6.322 |    6.448 | 
     | U0_ALU/div_52/FE_RC_535_0               | A v -> Y ^   | NAND2X2M    | 0.218 | 0.188 |   6.510 |    6.636 | 
     | U0_ALU/div_52/FE_RC_534_0               | A ^ -> Y v   | CLKNAND2X2M | 0.119 | 0.123 |   6.633 |    6.759 | 
     | U0_ALU/div_52/FE_RC_533_0               | A v -> Y ^   | CLKNAND2X2M | 0.089 | 0.072 |   6.705 |    6.832 | 
     | U0_ALU/div_52/FE_RC_574_0               | A ^ -> Y v   | CLKNAND2X2M | 0.170 | 0.130 |   6.835 |    6.962 | 
     | U0_ALU/div_52/FE_RC_573_0               | A v -> Y ^   | INVX2M      | 0.077 | 0.083 |   6.919 |    7.045 | 
     | U0_ALU/div_52/FE_RC_565_0               | B ^ -> Y v   | NAND2X2M    | 0.091 | 0.079 |   6.998 |    7.125 | 
     | U0_ALU/div_52/FE_RC_564_0               | A v -> Y ^   | CLKNAND2X2M | 0.104 | 0.085 |   7.083 |    7.210 | 
     | U0_ALU/div_52/FE_RC_562_0               | B0 ^ -> Y v  | OAI2B11X4M  | 0.105 | 0.091 |   7.174 |    7.300 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X8M     | 0.099 | 0.194 |   7.367 |    7.494 | 
     | U0_ALU/div_52/U61                       | S0 v -> Y v  | MX2X2M      | 0.105 | 0.200 |   7.567 |    7.694 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.132 | 0.429 |   7.996 |    8.123 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.249 |   8.245 |    8.371 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.094 | 0.240 |   8.484 |    8.611 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.238 |   8.722 |    8.849 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.105 | 0.253 |   8.975 |    9.102 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.092 | 0.243 |   9.217 |    9.344 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.103 | 0.251 |   9.468 |    9.595 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X1M   | 0.617 | 0.490 |   9.958 |   10.085 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.196 | 0.198 |  10.156 |   10.283 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.196 | 0.000 |  10.156 |   10.283 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.127 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.033 |   -0.093 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -0.063 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |    0.216 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |    0.541 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.670 |    0.544 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRHQX1M  | 0.289 | 0.003 |   0.670 |    0.544 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.360
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.115
- Arrival Time                  7.998
= Slack Time                    2.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.117 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    2.150 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    2.180 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    2.460 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    2.583 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    2.720 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.636 | 0.749 |   1.353 |    3.469 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.734 |    3.851 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.988 |    4.105 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   2.161 |    4.278 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.713 |    4.830 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   3.280 |    5.397 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.848 |    5.965 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.578 |   4.427 |    6.543 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.568 |   4.994 |    7.111 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   5.586 |    7.703 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.308 |   5.894 |    8.010 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.962 |    8.079 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   6.355 |    8.471 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.627 |    8.743 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.143 | 0.411 |   7.038 |    9.155 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.395 | 0.288 |   7.326 |    9.443 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.128 | 0.150 |   7.476 |    9.592 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.066 | 0.188 |   7.663 |    9.780 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.102 | 0.158 |   7.821 |    9.938 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.177 |   7.998 |   10.115 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.077 | 0.000 |   7.998 |   10.115 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.117 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -2.083 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -2.053 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -1.773 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -1.449 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.675 |   -1.442 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.289 | 0.007 |   0.675 |   -1.442 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][3] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  7.874
= Slack Time                    2.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |             | 0.000 |       |   0.000 |    2.212 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M  | 0.037 | 0.033 |   0.034 |    2.245 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M  | 0.021 | 0.030 |   0.064 |    2.276 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M      | 0.281 | 0.279 |   0.343 |    2.555 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M  | 0.107 | 0.123 |   0.466 |    2.678 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M  | 0.191 | 0.137 |   0.604 |    2.816 | 
     | U0_RegFile/\regArr_reg[1][3] | CK ^ -> Q ^ | SDFFRHQX4M  | 0.229 | 0.443 |   1.047 |    3.259 | 
     | U0_ALU/div_52/U30            | A ^ -> Y v  | CLKINVX4M   | 0.362 | 0.285 |   1.332 |    3.544 | 
     | U0_ALU/div_52/FE_RC_11_0     | A v -> Y ^  | INVX2M      | 0.119 | 0.127 |   1.459 |    3.671 | 
     | U0_ALU/div_52/FE_RC_23_0     | A ^ -> Y v  | NOR2X2M     | 0.071 | 0.077 |   1.535 |    3.747 | 
     | U0_ALU/div_52/FE_RC_64_0     | B v -> Y ^  | NAND3X4M    | 0.178 | 0.128 |   1.663 |    3.875 | 
     | U0_ALU/div_52/FE_RC_32_0     | C ^ -> Y v  | NAND3X2M    | 0.108 | 0.120 |   1.783 |    3.995 | 
     | U0_ALU/div_52/FE_RC_71_0     | A v -> Y ^  | INVX2M      | 0.068 | 0.073 |   1.856 |    4.068 | 
     | U0_ALU/div_52/FE_RC_70_0     | A ^ -> Y v  | NAND2X2M    | 0.118 | 0.092 |   1.948 |    4.160 | 
     | U0_ALU/div_52/FE_RC_74_0     | B v -> Y ^  | NAND2X2M    | 0.217 | 0.163 |   2.111 |    4.323 | 
     | U0_ALU/div_52/FE_RC_117_0    | B ^ -> Y v  | NOR2X2M     | 0.089 | 0.101 |   2.212 |    4.424 | 
     | U0_ALU/div_52/FE_RC_116_0    | A v -> Y ^  | INVX2M      | 0.097 | 0.085 |   2.298 |    4.510 | 
     | U0_ALU/div_52/FE_RC_115_0    | A ^ -> Y v  | CLKNAND2X2M | 0.161 | 0.095 |   2.392 |    4.604 | 
     | U0_ALU/div_52/FE_RC_106_0    | A0 v -> Y ^ | OAI21X2M    | 0.179 | 0.163 |   2.555 |    4.767 | 
     | U0_ALU/div_52/FE_RC_164_0    | A ^ -> Y v  | CLKNAND2X2M | 0.148 | 0.136 |   2.692 |    4.904 | 
     | U0_ALU/div_52/FE_RC_163_0    | A v -> Y ^  | NAND2X4M    | 0.176 | 0.143 |   2.834 |    5.046 | 
     | U0_ALU/div_52/FE_RC_187_0    | A ^ -> Y v  | INVX4M      | 0.094 | 0.100 |   2.934 |    5.146 | 
     | U0_ALU/div_52/FE_RC_194_0    | S0 v -> Y ^ | MXI2X3M     | 0.275 | 0.153 |   3.087 |    5.299 | 
     | U0_ALU/div_52/FE_RC_199_0    | A ^ -> Y v  | NAND2X2M    | 0.190 | 0.180 |   3.267 |    5.479 | 
     | U0_ALU/div_52/FE_RC_198_0    | A v -> Y ^  | INVX2M      | 0.086 | 0.094 |   3.360 |    5.572 | 
     | U0_ALU/div_52/FE_RC_197_0    | A ^ -> Y v  | NOR2X2M     | 0.091 | 0.047 |   3.408 |    5.619 | 
     | U0_ALU/div_52/FE_RC_190_0    | B v -> Y ^  | NAND2X2M    | 0.096 | 0.088 |   3.496 |    5.708 | 
     | U0_ALU/div_52/FE_RC_227_0    | A ^ -> Y v  | NAND2X2M    | 0.070 | 0.065 |   3.561 |    5.773 | 
     | U0_ALU/div_52/FE_RC_261_0    | B v -> Y ^  | NAND2X2M    | 0.218 | 0.150 |   3.710 |    5.922 | 
     | U0_ALU/div_52/FE_RC_284_0    | B ^ -> Y v  | NAND2X4M    | 0.125 | 0.126 |   3.837 |    6.049 | 
     | U0_ALU/div_52/FE_RC_233_0    | B v -> Y ^  | NAND3X2M    | 0.245 | 0.122 |   3.959 |    6.171 | 
     | U0_ALU/div_52/FE_RC_230_0    | B0 ^ -> Y v | OAI2B11X4M  | 0.146 | 0.144 |   4.103 |    6.315 | 
     | U0_ALU/div_52/FE_RC_258_0    | B0 v -> Y ^ | OAI21X3M    | 0.182 | 0.083 |   4.185 |    6.397 | 
     | U0_ALU/div_52/FE_RC_257_0    | A ^ -> Y v  | NAND2X2M    | 0.130 | 0.126 |   4.311 |    6.523 | 
     | U0_ALU/div_52/FE_RC_286_0    | B v -> Y ^  | NAND2X2M    | 0.090 | 0.095 |   4.406 |    6.618 | 
     | U0_ALU/div_52/FE_RC_285_0    | A ^ -> Y v  | NAND2X2M    | 0.150 | 0.116 |   4.522 |    6.734 | 
     | U0_ALU/div_52/FE_RC_383_0    | A v -> Y ^  | NAND2X2M    | 0.119 | 0.110 |   4.632 |    6.844 | 
     | U0_ALU/div_52/FE_RC_349_0    | A ^ -> Y v  | NAND2X4M    | 0.110 | 0.100 |   4.731 |    6.943 | 
     | U0_ALU/div_52/FE_RC_348_0    | S0 v -> Y v | MXI2X1M     | 0.212 | 0.204 |   4.935 |    7.147 | 
     | U0_ALU/div_52/FE_RC_343_0    | A0 v -> Y ^ | OAI2B2X4M   | 0.286 | 0.164 |   5.099 |    7.311 | 
     | U0_ALU/div_52/FE_RC_365_0    | B0 ^ -> Y v | OAI21X2M    | 0.107 | 0.114 |   5.213 |    7.425 | 
     | U0_ALU/div_52/FE_RC_364_0    | A v -> Y ^  | NAND2X2M    | 0.150 | 0.115 |   5.328 |    7.540 | 
     | U0_ALU/div_52/FE_RC_409_0    | B ^ -> Y v  | NAND2X2M    | 0.091 | 0.095 |   5.423 |    7.635 | 
     | U0_ALU/div_52/FE_RC_408_0    | A v -> Y ^  | NAND2X4M    | 0.107 | 0.087 |   5.509 |    7.721 | 
     | U0_ALU/div_52/FE_RC_427_0    | A ^ -> Y v  | NAND2X4M    | 0.088 | 0.081 |   5.590 |    7.802 | 
     | U0_ALU/div_52/FE_RC_456_0    | A v -> Y ^  | INVX2M      | 0.079 | 0.074 |   5.664 |    7.876 | 
     | U0_ALU/div_52/FE_RC_455_0    | A ^ -> Y v  | NAND3X3M    | 0.155 | 0.082 |   5.747 |    7.959 | 
     | U0_ALU/div_52/FE_RC_511_0    | A v -> Y ^  | NAND2X2M    | 0.300 | 0.211 |   5.958 |    8.170 | 
     | U0_ALU/div_52/U48            | S0 ^ -> Y v | CLKMX2X2M   | 0.229 | 0.364 |   6.322 |    8.534 | 
     | U0_ALU/div_52/FE_RC_535_0    | A v -> Y ^  | NAND2X2M    | 0.218 | 0.188 |   6.510 |    8.721 | 
     | U0_ALU/div_52/FE_RC_534_0    | A ^ -> Y v  | CLKNAND2X2M | 0.119 | 0.123 |   6.633 |    8.844 | 
     | U0_ALU/div_52/FE_RC_533_0    | A v -> Y ^  | CLKNAND2X2M | 0.089 | 0.072 |   6.705 |    8.917 | 
     | U0_ALU/div_52/FE_RC_574_0    | A ^ -> Y v  | CLKNAND2X2M | 0.170 | 0.130 |   6.835 |    9.047 | 
     | U0_ALU/div_52/FE_RC_573_0    | A v -> Y ^  | INVX2M      | 0.077 | 0.083 |   6.919 |    9.130 | 
     | U0_ALU/div_52/FE_RC_565_0    | B ^ -> Y v  | NAND2X2M    | 0.091 | 0.079 |   6.998 |    9.210 | 
     | U0_ALU/div_52/FE_RC_564_0    | A v -> Y ^  | CLKNAND2X2M | 0.104 | 0.085 |   7.083 |    9.295 | 
     | U0_ALU/div_52/FE_RC_562_0    | B0 ^ -> Y v | OAI2B11X4M  | 0.105 | 0.091 |   7.174 |    9.386 | 
     | U0_ALU/div_52/U71            | A v -> Y v  | AND2X8M     | 0.099 | 0.194 |   7.367 |    9.579 | 
     | U0_ALU/U91                   | A0 v -> Y ^ | AOI222X1M   | 0.581 | 0.319 |   7.686 |    9.898 | 
     | U0_ALU/U89                   | A1 ^ -> Y v | AOI31X2M    | 0.203 | 0.187 |   7.874 |   10.086 | 
     | U0_ALU/\ALU_OUT_reg[1]       | D v         | SDFFRQX1M   | 0.203 | 0.000 |   7.874 |   10.086 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.212 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -2.178 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -2.148 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -1.869 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -1.544 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.671 |   -1.540 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX1M   | 0.289 | 0.004 |   0.671 |   -1.540 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.114
- Arrival Time                  7.782
= Slack Time                    2.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.332 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    2.365 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    2.396 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    2.675 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    2.798 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    2.936 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.636 | 0.749 |   1.353 |    3.685 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.734 |    4.066 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.988 |    4.320 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   2.161 |    4.493 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.713 |    5.045 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   3.280 |    5.612 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.848 |    6.180 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.578 |   4.427 |    6.758 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.568 |   4.994 |    7.326 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   5.586 |    7.918 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.308 |   5.894 |    8.226 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.962 |    8.294 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   6.355 |    8.687 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.627 |    8.958 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.143 | 0.411 |   7.038 |    9.370 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.395 | 0.288 |   7.326 |    9.658 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.156 | 0.259 |   7.586 |    9.917 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.081 | 0.197 |   7.782 |   10.114 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.081 | 0.000 |   7.782 |   10.114 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.332 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -2.298 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -2.268 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -1.989 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -1.664 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.675 |   -1.657 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.289 | 0.007 |   0.675 |   -1.657 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.359
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.115
- Arrival Time                  7.369
= Slack Time                    2.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.746 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    2.780 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    2.810 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    3.090 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    3.213 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    3.350 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.636 | 0.749 |   1.353 |    4.099 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.734 |    4.481 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.988 |    4.735 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   2.161 |    4.908 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.713 |    5.460 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   3.280 |    6.027 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.848 |    6.594 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.578 |   4.427 |    7.173 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.568 |   4.994 |    7.740 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   5.586 |    8.332 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.308 |   5.894 |    8.640 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.962 |    8.708 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   6.355 |    9.101 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.627 |    9.373 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.143 | 0.411 |   7.038 |    9.785 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.109 | 0.153 |   7.191 |    9.937 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.178 |   7.369 |   10.115 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.076 | 0.000 |   7.369 |   10.115 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.746 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -2.713 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -2.683 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -2.403 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -2.079 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.675 |   -2.072 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.289 | 0.007 |   0.675 |   -2.072 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.360
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.115
- Arrival Time                  7.035
= Slack Time                    3.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.079 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.113 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    3.143 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    3.423 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    3.546 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    3.683 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.636 | 0.749 |   1.353 |    4.432 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.734 |    4.814 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.988 |    5.068 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   2.161 |    5.241 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.713 |    5.793 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   3.280 |    6.360 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.848 |    6.928 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.578 |   4.427 |    7.506 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.568 |   4.994 |    8.074 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   5.586 |    8.665 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.308 |   5.894 |    8.973 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.962 |    9.042 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   6.355 |    9.434 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.110 | 0.272 |   6.627 |    9.706 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.091 | 0.233 |   6.859 |    9.939 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.079 | 0.176 |   7.035 |   10.115 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.079 | 0.000 |   7.035 |   10.115 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.079 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.046 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.016 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -2.736 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -2.412 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.675 |   -2.405 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.289 | 0.007 |   0.675 |   -2.405 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.674
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.108
- Arrival Time                  6.717
= Slack Time                    3.391
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.391 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.425 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    3.455 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    3.734 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    3.858 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    3.995 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.636 | 0.749 |   1.353 |    4.744 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.734 |    5.126 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.988 |    5.380 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   2.161 |    5.553 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.713 |    6.105 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   3.280 |    6.672 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.848 |    7.239 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.578 |   4.427 |    7.818 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.568 |   4.994 |    8.385 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   5.586 |    8.977 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.308 |   5.894 |    9.285 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.060 | 0.068 |   5.962 |    9.353 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.393 |   6.355 |    9.746 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.116 | 0.154 |   6.509 |    9.900 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.109 | 0.207 |   6.717 |   10.108 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.109 | 0.000 |   6.717 |   10.108 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.391 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.358 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.328 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -3.048 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -2.724 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.674 |   -2.717 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.289 | 0.007 |   0.674 |   -2.717 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][3] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.092
- Arrival Time                  6.585
= Slack Time                    3.508
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |              |             |       |       |  Time   |   Time   | 
     |------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |             | 0.000 |       |   0.000 |    3.508 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.033 |   0.033 |    3.541 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M  | 0.021 | 0.030 |   0.064 |    3.572 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M      | 0.281 | 0.279 |   0.343 |    3.851 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M  | 0.107 | 0.123 |   0.466 |    3.974 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M  | 0.191 | 0.137 |   0.604 |    4.111 | 
     | U0_RegFile/\regArr_reg[1][3] | CK ^ -> Q ^  | SDFFRHQX4M  | 0.229 | 0.443 |   1.047 |    4.554 | 
     | U0_ALU/div_52/U30            | A ^ -> Y v   | CLKINVX4M   | 0.362 | 0.285 |   1.332 |    4.840 | 
     | U0_ALU/div_52/FE_RC_11_0     | A v -> Y ^   | INVX2M      | 0.119 | 0.127 |   1.459 |    4.966 | 
     | U0_ALU/div_52/FE_RC_23_0     | A ^ -> Y v   | NOR2X2M     | 0.071 | 0.077 |   1.535 |    5.043 | 
     | U0_ALU/div_52/FE_RC_64_0     | B v -> Y ^   | NAND3X4M    | 0.178 | 0.128 |   1.663 |    5.171 | 
     | U0_ALU/div_52/FE_RC_32_0     | C ^ -> Y v   | NAND3X2M    | 0.108 | 0.120 |   1.783 |    5.291 | 
     | U0_ALU/div_52/FE_RC_71_0     | A v -> Y ^   | INVX2M      | 0.068 | 0.073 |   1.856 |    5.364 | 
     | U0_ALU/div_52/FE_RC_70_0     | A ^ -> Y v   | NAND2X2M    | 0.118 | 0.092 |   1.948 |    5.456 | 
     | U0_ALU/div_52/FE_RC_74_0     | B v -> Y ^   | NAND2X2M    | 0.217 | 0.163 |   2.111 |    5.619 | 
     | U0_ALU/div_52/FE_RC_117_0    | B ^ -> Y v   | NOR2X2M     | 0.089 | 0.101 |   2.212 |    5.720 | 
     | U0_ALU/div_52/FE_RC_116_0    | A v -> Y ^   | INVX2M      | 0.097 | 0.085 |   2.298 |    5.805 | 
     | U0_ALU/div_52/FE_RC_115_0    | A ^ -> Y v   | CLKNAND2X2M | 0.161 | 0.095 |   2.392 |    5.900 | 
     | U0_ALU/div_52/FE_RC_106_0    | A0 v -> Y ^  | OAI21X2M    | 0.179 | 0.163 |   2.555 |    6.063 | 
     | U0_ALU/div_52/FE_RC_164_0    | A ^ -> Y v   | CLKNAND2X2M | 0.148 | 0.136 |   2.692 |    6.199 | 
     | U0_ALU/div_52/FE_RC_163_0    | A v -> Y ^   | NAND2X4M    | 0.176 | 0.143 |   2.834 |    6.342 | 
     | U0_ALU/div_52/FE_RC_187_0    | A ^ -> Y v   | INVX4M      | 0.094 | 0.100 |   2.934 |    6.442 | 
     | U0_ALU/div_52/FE_RC_194_0    | S0 v -> Y ^  | MXI2X3M     | 0.275 | 0.153 |   3.087 |    6.595 | 
     | U0_ALU/div_52/FE_RC_199_0    | A ^ -> Y v   | NAND2X2M    | 0.190 | 0.180 |   3.267 |    6.775 | 
     | U0_ALU/div_52/FE_RC_198_0    | A v -> Y ^   | INVX2M      | 0.086 | 0.094 |   3.360 |    6.868 | 
     | U0_ALU/div_52/FE_RC_197_0    | A ^ -> Y v   | NOR2X2M     | 0.091 | 0.047 |   3.407 |    6.915 | 
     | U0_ALU/div_52/FE_RC_190_0    | B v -> Y ^   | NAND2X2M    | 0.096 | 0.088 |   3.496 |    7.004 | 
     | U0_ALU/div_52/FE_RC_227_0    | A ^ -> Y v   | NAND2X2M    | 0.070 | 0.065 |   3.561 |    7.069 | 
     | U0_ALU/div_52/FE_RC_261_0    | B v -> Y ^   | NAND2X2M    | 0.218 | 0.150 |   3.710 |    7.218 | 
     | U0_ALU/div_52/FE_RC_284_0    | B ^ -> Y v   | NAND2X4M    | 0.125 | 0.126 |   3.837 |    7.345 | 
     | U0_ALU/div_52/FE_RC_233_0    | B v -> Y ^   | NAND3X2M    | 0.245 | 0.122 |   3.959 |    7.467 | 
     | U0_ALU/div_52/FE_RC_230_0    | B0 ^ -> Y v  | OAI2B11X4M  | 0.146 | 0.144 |   4.103 |    7.610 | 
     | U0_ALU/div_52/FE_RC_258_0    | B0 v -> Y ^  | OAI21X3M    | 0.182 | 0.083 |   4.185 |    7.693 | 
     | U0_ALU/div_52/FE_RC_257_0    | A ^ -> Y v   | NAND2X2M    | 0.130 | 0.126 |   4.311 |    7.819 | 
     | U0_ALU/div_52/FE_RC_286_0    | B v -> Y ^   | NAND2X2M    | 0.090 | 0.095 |   4.406 |    7.914 | 
     | U0_ALU/div_52/FE_RC_285_0    | A ^ -> Y v   | NAND2X2M    | 0.150 | 0.116 |   4.522 |    8.030 | 
     | U0_ALU/div_52/FE_RC_369_0    | B v -> Y ^   | NAND2X2M    | 0.124 | 0.120 |   4.642 |    8.150 | 
     | U0_ALU/div_52/FE_RC_368_0    | A ^ -> Y v   | NAND2X2M    | 0.240 | 0.179 |   4.821 |    8.329 | 
     | U0_ALU/div_52/FE_RC_366_0    | A1N v -> Y v | OAI2BB2X4M  | 0.087 | 0.219 |   5.040 |    8.548 | 
     | U0_ALU/div_52/FE_RC_365_0    | A0 v -> Y ^  | OAI21X2M    | 0.206 | 0.161 |   5.201 |    8.709 | 
     | U0_ALU/div_52/FE_RC_364_0    | A ^ -> Y v   | NAND2X2M    | 0.124 | 0.126 |   5.327 |    8.835 | 
     | U0_ALU/div_52/FE_RC_409_0    | B v -> Y ^   | NAND2X2M    | 0.116 | 0.109 |   5.436 |    8.943 | 
     | U0_ALU/div_52/FE_RC_408_0    | A ^ -> Y v   | NAND2X4M    | 0.079 | 0.079 |   5.514 |    9.022 | 
     | U0_ALU/div_52/FE_RC_427_0    | A v -> Y ^   | NAND2X4M    | 0.117 | 0.089 |   5.603 |    9.111 | 
     | U0_ALU/div_52/FE_RC_456_0    | A ^ -> Y v   | INVX2M      | 0.051 | 0.058 |   5.661 |    9.169 | 
     | U0_ALU/div_52/FE_RC_455_0    | A v -> Y ^   | NAND3X3M    | 0.124 | 0.076 |   5.737 |    9.245 | 
     | U0_ALU/div_52/FE_RC_511_0    | A ^ -> Y v   | NAND2X2M    | 0.237 | 0.177 |   5.915 |    9.422 | 
     | U0_ALU/U64                   | C0 v -> Y ^  | AOI222X1M   | 0.566 | 0.490 |   6.405 |    9.913 | 
     | U0_ALU/U61                   | A1 ^ -> Y v  | AOI31X2M    | 0.175 | 0.180 |   6.584 |   10.092 | 
     | U0_ALU/\ALU_OUT_reg[2]       | D v          | SDFFRQX1M   | 0.175 | 0.000 |   6.585 |   10.092 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.508 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.474 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.444 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -3.165 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -2.840 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.672 |   -2.836 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX1M   | 0.289 | 0.004 |   0.672 |   -2.836 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.360
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.115
- Arrival Time                  6.580
= Slack Time                    3.535
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.535 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.568 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    3.599 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    3.878 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    4.001 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    4.139 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.636 | 0.749 |   1.353 |    4.888 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.734 |    5.269 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.270 | 0.254 |   1.988 |    5.523 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.173 |   2.161 |    5.696 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.552 |   2.713 |    6.248 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   3.280 |    6.815 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.568 |   3.848 |    7.383 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.138 | 0.578 |   4.427 |    7.962 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.568 |   4.994 |    8.529 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.592 |   5.586 |    9.121 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.120 | 0.271 |   5.857 |    9.392 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.168 | 0.146 |   6.002 |    9.537 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.115 | 0.159 |   6.162 |    9.697 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.114 | 0.237 |   6.399 |    9.934 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.181 |   6.580 |   10.115 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.077 | 0.000 |   6.580 |   10.115 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.535 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.502 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.471 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -3.192 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -2.867 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.674 |   -2.861 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.289 | 0.007 |   0.674 |   -2.861 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.674
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.105
- Arrival Time                  6.236
= Slack Time                    3.869
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.869 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.902 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    3.933 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    4.212 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    4.335 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.191 | 0.137 |   0.604 |    4.473 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.636 | 0.749 |   1.353 |    5.222 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.382 | 0.381 |   1.734 |    5.603 | 
     | U0_ALU/mult_49/U108          | B v -> Y ^  | NOR2X1M    | 0.269 | 0.253 |   1.987 |    5.856 | 
     | U0_ALU/mult_49/U6            | B ^ -> Y ^  | AND2X2M    | 0.089 | 0.177 |   2.164 |    6.033 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.554 |   2.718 |    6.587 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.128 | 0.569 |   3.287 |    7.156 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.565 |   3.852 |    7.721 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.127 | 0.568 |   4.420 |    8.289 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   4.986 |    8.855 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.162 | 0.600 |   5.586 |    9.455 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.087 | 0.092 |   5.678 |    9.547 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.114 | 0.104 |   5.782 |    9.651 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.074 | 0.078 |   5.860 |    9.729 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.044 | 0.049 |   5.908 |    9.778 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.330 | 0.223 |   6.131 |   10.000 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.124 | 0.104 |   6.236 |   10.105 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.124 | 0.000 |   6.236 |   10.105 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.869 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.836 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.805 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -3.526 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -3.201 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.674 |   -3.195 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.289 | 0.006 |   0.674 |   -3.195 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.674
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.110
- Arrival Time                  6.210
= Slack Time                    3.900
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.900 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.934 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.021 | 0.030 |   0.064 |    3.964 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.281 | 0.279 |   0.343 |    4.244 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.123 |   0.466 |    4.367 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.191 | 0.137 |   0.604 |    4.504 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.636 | 0.749 |   1.353 |    5.253 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.382 | 0.381 |   1.734 |    5.635 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.278 | 0.259 |   1.993 |    5.894 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.082 | 0.173 |   2.166 |    6.067 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.558 |   2.725 |    6.625 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.286 |    7.187 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.848 |    7.748 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   4.409 |    8.309 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.567 |   4.976 |    8.876 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.154 | 0.590 |   5.566 |    9.466 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.146 | 0.291 |   5.857 |    9.757 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.120 | 0.153 |   6.010 |    9.910 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.097 | 0.200 |   6.210 |   10.110 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.097 | 0.000 |   6.210 |   10.110 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.900 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.867 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.837 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -3.557 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -3.233 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.674 |   -3.226 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.289 | 0.006 |   0.674 |   -3.226 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.095
- Arrival Time                  6.095
= Slack Time                    4.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.000 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    4.033 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    4.064 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    4.343 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    4.466 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.191 | 0.137 |   0.604 |    4.603 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.636 | 0.749 |   1.353 |    5.353 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.382 | 0.381 |   1.734 |    5.734 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.285 | 0.263 |   1.997 |    5.996 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.088 | 0.178 |   2.174 |    6.174 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.548 |   2.723 |    6.723 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.285 |    7.285 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.842 |    7.842 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.565 |   4.408 |    8.407 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   4.970 |    8.970 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M    | 0.149 | 0.582 |   5.552 |    9.552 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M     | 0.060 | 0.166 |   5.717 |    9.717 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M   | 0.315 | 0.238 |   5.955 |    9.955 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M   | 0.170 | 0.139 |   6.095 |   10.094 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M  | 0.170 | 0.000 |   6.095 |   10.095 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.000 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -3.966 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -3.936 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -3.657 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -3.332 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.673 |   -3.327 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.289 | 0.006 |   0.673 |   -3.327 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.092
- Arrival Time                  5.702
= Slack Time                    4.391
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.391 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    4.424 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    4.454 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    4.734 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    4.857 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.191 | 0.137 |   0.604 |    4.994 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.636 | 0.749 |   1.353 |    5.743 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.382 | 0.381 |   1.734 |    6.125 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.285 | 0.263 |   1.997 |    6.387 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.088 | 0.178 |   2.175 |    6.565 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.548 |   2.723 |    7.113 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.285 |    7.675 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.842 |    8.233 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.565 |   4.408 |    8.798 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M    | 0.150 | 0.585 |   4.993 |    9.383 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M     | 0.069 | 0.174 |   5.166 |    9.557 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M  | 0.653 | 0.354 |   5.520 |    9.910 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M   | 0.181 | 0.182 |   5.702 |   10.092 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M  | 0.181 | 0.000 |   5.702 |   10.092 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.391 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -4.357 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -4.327 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -4.047 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -3.723 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.673 |   -3.717 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.289 | 0.006 |   0.673 |   -3.717 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][3] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.093
- Arrival Time                  5.485
= Slack Time                    4.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.609 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M  | 0.037 | 0.033 |   0.033 |    4.642 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M  | 0.021 | 0.030 |   0.064 |    4.673 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M      | 0.281 | 0.279 |   0.343 |    4.952 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M  | 0.107 | 0.123 |   0.466 |    5.075 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M  | 0.191 | 0.137 |   0.604 |    5.212 | 
     | U0_RegFile/\regArr_reg[1][3] | CK ^ -> Q ^ | SDFFRHQX4M  | 0.229 | 0.443 |   1.047 |    5.655 | 
     | U0_ALU/div_52/U30            | A ^ -> Y v  | CLKINVX4M   | 0.362 | 0.285 |   1.332 |    5.941 | 
     | U0_ALU/div_52/FE_RC_11_0     | A v -> Y ^  | INVX2M      | 0.119 | 0.127 |   1.459 |    6.067 | 
     | U0_ALU/div_52/FE_RC_23_0     | A ^ -> Y v  | NOR2X2M     | 0.071 | 0.077 |   1.535 |    6.144 | 
     | U0_ALU/div_52/FE_RC_64_0     | B v -> Y ^  | NAND3X4M    | 0.178 | 0.128 |   1.663 |    6.272 | 
     | U0_ALU/div_52/FE_RC_32_0     | C ^ -> Y v  | NAND3X2M    | 0.108 | 0.120 |   1.783 |    6.392 | 
     | U0_ALU/div_52/FE_RC_71_0     | A v -> Y ^  | INVX2M      | 0.068 | 0.073 |   1.856 |    6.465 | 
     | U0_ALU/div_52/FE_RC_70_0     | A ^ -> Y v  | NAND2X2M    | 0.118 | 0.092 |   1.948 |    6.557 | 
     | U0_ALU/div_52/FE_RC_74_0     | B v -> Y ^  | NAND2X2M    | 0.217 | 0.163 |   2.111 |    6.720 | 
     | U0_ALU/div_52/FE_RC_117_0    | B ^ -> Y v  | NOR2X2M     | 0.089 | 0.101 |   2.212 |    6.821 | 
     | U0_ALU/div_52/FE_RC_116_0    | A v -> Y ^  | INVX2M      | 0.097 | 0.085 |   2.298 |    6.906 | 
     | U0_ALU/div_52/FE_RC_115_0    | A ^ -> Y v  | CLKNAND2X2M | 0.161 | 0.095 |   2.392 |    7.001 | 
     | U0_ALU/div_52/FE_RC_106_0    | A0 v -> Y ^ | OAI21X2M    | 0.179 | 0.163 |   2.555 |    7.164 | 
     | U0_ALU/div_52/FE_RC_164_0    | A ^ -> Y v  | CLKNAND2X2M | 0.148 | 0.136 |   2.692 |    7.300 | 
     | U0_ALU/div_52/FE_RC_163_0    | A v -> Y ^  | NAND2X4M    | 0.176 | 0.143 |   2.834 |    7.443 | 
     | U0_ALU/div_52/FE_RC_187_0    | A ^ -> Y v  | INVX4M      | 0.094 | 0.100 |   2.934 |    7.543 | 
     | U0_ALU/div_52/FE_RC_194_0    | S0 v -> Y ^ | MXI2X3M     | 0.275 | 0.153 |   3.087 |    7.696 | 
     | U0_ALU/div_52/FE_RC_199_0    | A ^ -> Y v  | NAND2X2M    | 0.190 | 0.180 |   3.267 |    7.876 | 
     | U0_ALU/div_52/FE_RC_198_0    | A v -> Y ^  | INVX2M      | 0.086 | 0.094 |   3.360 |    7.969 | 
     | U0_ALU/div_52/FE_RC_197_0    | A ^ -> Y v  | NOR2X2M     | 0.091 | 0.047 |   3.407 |    8.016 | 
     | U0_ALU/div_52/FE_RC_190_0    | B v -> Y ^  | NAND2X2M    | 0.096 | 0.088 |   3.496 |    8.105 | 
     | U0_ALU/div_52/FE_RC_227_0    | A ^ -> Y v  | NAND2X2M    | 0.070 | 0.065 |   3.561 |    8.170 | 
     | U0_ALU/div_52/FE_RC_261_0    | B v -> Y ^  | NAND2X2M    | 0.218 | 0.150 |   3.710 |    8.319 | 
     | U0_ALU/div_52/FE_RC_284_0    | B ^ -> Y v  | NAND2X4M    | 0.125 | 0.126 |   3.837 |    8.446 | 
     | U0_ALU/div_52/FE_RC_233_0    | B v -> Y ^  | NAND3X2M    | 0.245 | 0.122 |   3.959 |    8.568 | 
     | U0_ALU/div_52/FE_RC_230_0    | B0 ^ -> Y v | OAI2B11X4M  | 0.146 | 0.144 |   4.103 |    8.712 | 
     | U0_ALU/div_52/FE_RC_258_0    | B0 v -> Y ^ | OAI21X3M    | 0.182 | 0.083 |   4.185 |    8.794 | 
     | U0_ALU/div_52/FE_RC_257_0    | A ^ -> Y v  | NAND2X2M    | 0.130 | 0.126 |   4.311 |    8.920 | 
     | U0_ALU/div_52/FE_RC_286_0    | B v -> Y ^  | NAND2X2M    | 0.090 | 0.095 |   4.406 |    9.015 | 
     | U0_ALU/div_52/FE_RC_285_0    | A ^ -> Y v  | NAND2X2M    | 0.150 | 0.116 |   4.522 |    9.131 | 
     | U0_ALU/div_52/FE_RC_369_0    | B v -> Y ^  | NAND2X2M    | 0.124 | 0.120 |   4.642 |    9.251 | 
     | U0_ALU/div_52/FE_RC_382_0    | A ^ -> Y v  | NAND2X2M    | 0.234 | 0.175 |   4.817 |    9.426 | 
     | U0_ALU/U68                   | C0 v -> Y ^ | AOI222X1M   | 0.570 | 0.491 |   5.309 |    9.918 | 
     | U0_ALU/U65                   | A1 ^ -> Y v | AOI31X2M    | 0.171 | 0.176 |   5.484 |   10.093 | 
     | U0_ALU/\ALU_OUT_reg[3]       | D v         | SDFFRQX2M   | 0.171 | 0.000 |   5.485 |   10.093 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.609 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -4.575 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -4.545 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -4.266 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -3.941 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.672 |   -3.937 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.289 | 0.005 |   0.672 |   -3.937 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  5.141
= Slack Time                    4.945
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.945 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    4.979 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.009 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.288 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.411 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.191 | 0.137 |   0.604 |    5.549 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.636 | 0.749 |   1.353 |    6.298 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.382 | 0.381 |   1.734 |    6.679 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.285 | 0.263 |   1.997 |    6.942 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.088 | 0.178 |   2.175 |    7.120 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.548 |   2.723 |    7.668 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.285 |    8.230 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.842 |    8.787 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> S v  | ADDFX2M    | 0.140 | 0.567 |   4.410 |    9.355 | 
     | U0_ALU/mult_49/FS_1/U12      | A v -> Y v  | BUFX2M     | 0.068 | 0.170 |   4.579 |    9.524 | 
     | U0_ALU/U76                   | A0 v -> Y ^ | AOI222X1M  | 0.651 | 0.352 |   4.931 |    9.876 | 
     | U0_ALU/U73                   | A1 ^ -> Y v | AOI31X2M   | 0.209 | 0.210 |   5.141 |   10.086 | 
     | U0_ALU/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M  | 0.209 | 0.000 |   5.141 |   10.086 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.945 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.033 |   -4.912 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -4.881 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -4.602 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -4.277 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.673 |   -4.272 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.289 | 0.005 |   0.673 |   -4.272 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.644
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.066
- Arrival Time                  4.951
= Slack Time                    5.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.115 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.149 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.179 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.459 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.582 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.733 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.336 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    6.631 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.714 |    6.830 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.053 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.169 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    7.462 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    7.963 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.189 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.867 | 0.540 |   3.614 |    8.729 | 
     | U0_RegFile/U270                   | S0 ^ -> Y v | MX4X1M     | 0.240 | 0.587 |   4.201 |    9.316 | 
     | U0_RegFile/U268                   | B v -> Y v  | MX4X1M     | 0.152 | 0.412 |   4.612 |    9.728 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M    | 0.109 | 0.338 |   4.951 |   10.066 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.109 | 0.000 |   4.951 |   10.066 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.115 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.082 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.052 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.772 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.649 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.498 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.224 | 0.026 |   0.643 |   -4.472 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.064
- Arrival Time                  4.929
= Slack Time                    5.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.135 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.168 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.199 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.478 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.601 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.752 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.356 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    6.650 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.714 |    6.849 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.072 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.189 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    7.481 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    7.983 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.208 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    8.747 | 
     | U0_RegFile/U262                   | S0 ^ -> Y v | MX4X1M     | 0.203 | 0.548 |   4.160 |    9.295 | 
     | U0_RegFile/U260                   | B v -> Y v  | MX4X1M     | 0.168 | 0.416 |   4.576 |    9.711 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M    | 0.118 | 0.352 |   4.929 |   10.064 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.118 | 0.000 |   4.929 |   10.064 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.135 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.101 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.071 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.792 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.668 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.518 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.224 | 0.026 |   0.643 |   -4.492 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.063
- Arrival Time                  4.926
= Slack Time                    5.136
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.137 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.170 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.200 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.480 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.603 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.754 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.357 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    6.652 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    6.851 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.074 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.190 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    7.483 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    7.984 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.210 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.867 | 0.540 |   3.614 |    8.750 | 
     | U0_RegFile/U274                   | S0 ^ -> Y v | MX4X1M     | 0.206 | 0.557 |   4.171 |    9.307 | 
     | U0_RegFile/U272                   | B v -> Y v  | MX4X1M     | 0.151 | 0.400 |   4.571 |    9.707 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M    | 0.125 | 0.355 |   4.926 |   10.062 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.125 | 0.000 |   4.926 |   10.063 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.137 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.103 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.073 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.793 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.670 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.519 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.224 | 0.026 |   0.643 |   -4.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.644
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.068
- Arrival Time                  4.926
= Slack Time                    5.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.141 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.175 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.205 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.485 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.608 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.759 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.362 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    6.657 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.714 |    6.856 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.079 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.195 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    7.488 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    7.989 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.215 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.867 | 0.540 |   3.614 |    8.755 | 
     | U0_RegFile/U278                   | S0 ^ -> Y v | MX4X1M     | 0.188 | 0.540 |   4.154 |    9.296 | 
     | U0_RegFile/U276                   | B v -> Y v  | MX4X1M     | 0.185 | 0.429 |   4.583 |    9.725 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M    | 0.106 | 0.343 |   4.926 |   10.068 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   4.926 |   10.068 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.142 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.108 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.078 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.798 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.675 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.524 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.224 | 0.027 |   0.644 |   -4.497 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.066
- Arrival Time                  4.909
= Slack Time                    5.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.157 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.190 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.221 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.500 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.623 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.774 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.378 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    6.672 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.714 |    6.871 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.094 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.211 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    7.503 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.005 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.230 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    8.769 | 
     | U0_RegFile/U265                   | S0 ^ -> Y v | MX4X1M     | 0.220 | 0.563 |   4.175 |    9.332 | 
     | U0_RegFile/U264                   | B v -> Y v  | MX4X1M     | 0.145 | 0.397 |   4.572 |    9.729 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M    | 0.109 | 0.336 |   4.909 |   10.066 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.109 | 0.000 |   4.909 |   10.066 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.157 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.123 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.093 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.814 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.690 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.540 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.224 | 0.026 |   0.643 |   -4.514 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.068
- Arrival Time                  4.892
= Slack Time                    5.176
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.176 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.210 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.240 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.519 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.642 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.793 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.397 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    6.691 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.714 |    6.891 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.113 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.230 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    7.522 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.024 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.249 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    8.788 | 
     | U0_RegFile/U297                   | S0 ^ -> Y v | MX4X1M     | 0.214 | 0.558 |   4.170 |    9.346 | 
     | U0_RegFile/U280                   | C v -> Y v  | MX4X1M     | 0.136 | 0.390 |   4.560 |    9.736 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M    | 0.107 | 0.332 |   4.892 |   10.068 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.107 | 0.000 |   4.892 |   10.068 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.176 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.143 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.112 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.833 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.710 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.559 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.225 | 0.027 |   0.644 |   -4.532 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.066
- Arrival Time                  4.880
= Slack Time                    5.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.186 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.220 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.250 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.530 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.653 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.804 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.407 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    6.702 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.714 |    6.901 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.124 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.240 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    7.533 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.034 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.260 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.867 | 0.540 |   3.614 |    8.800 | 
     | U0_RegFile/U286                   | S0 ^ -> Y v | MX4X1M     | 0.188 | 0.538 |   4.152 |    9.338 | 
     | U0_RegFile/U284                   | B v -> Y v  | MX4X1M     | 0.142 | 0.384 |   4.536 |    9.722 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M    | 0.116 | 0.344 |   4.880 |   10.066 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.116 | 0.000 |   4.880 |   10.066 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.187 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.153 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.123 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.843 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.720 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.569 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.225 | 0.028 |   0.645 |   -4.542 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  4.265
= Slack Time                    5.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.209 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.012 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    6.982 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    7.701 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |    8.571 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |    9.450 | 
     | U0_ALU/\ALU_OUT_reg[13]     | RN ^       | SDFFRQX2M | 1.146 | 0.024 |   4.265 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -5.209 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.202 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -5.202 | 
     +-------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  4.265
= Slack Time                    5.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.209 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.012 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    6.982 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    7.701 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |    8.571 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |    9.450 | 
     | U0_ALU/\ALU_OUT_reg[12]     | RN ^       | SDFFRQX2M | 1.146 | 0.024 |   4.265 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -5.209 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.202 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -5.202 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  4.265
= Slack Time                    5.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.209 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.012 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    6.982 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    7.701 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |    8.571 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |    9.450 | 
     | U0_ALU/\ALU_OUT_reg[15]     | RN ^       | SDFFRQX2M | 1.146 | 0.024 |   4.265 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -5.209 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.202 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -5.202 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  4.265
= Slack Time                    5.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.209 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.013 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    6.982 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    7.702 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |    8.572 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |    9.450 | 
     | U0_ALU/\ALU_OUT_reg[14]     | RN ^       | SDFFRQX2M | 1.146 | 0.023 |   4.265 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -5.209 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.202 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -5.202 | 
     +-------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.068
- Arrival Time                  4.836
= Slack Time                    5.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.232 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.265 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.295 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    5.575 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    5.698 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    5.849 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.452 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    6.747 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.714 |    6.946 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.169 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.285 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    7.578 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.079 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.305 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    8.844 | 
     | U0_RegFile/U299                   | S0 ^ -> Y v | MX4X1M     | 0.164 | 0.506 |   4.118 |    9.350 | 
     | U0_RegFile/U288                   | C v -> Y v  | MX4X1M     | 0.144 | 0.384 |   4.502 |    9.733 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M    | 0.108 | 0.335 |   4.836 |   10.068 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.836 |   10.068 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.232 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.198 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.168 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -4.888 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -4.765 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -4.614 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.225 | 0.028 |   0.645 |   -4.587 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][3] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.674
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.092
- Arrival Time                  4.626
= Slack Time                    5.466
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |             | 0.000 |       |   0.000 |    5.466 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M  | 0.037 | 0.033 |   0.033 |    5.499 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M  | 0.021 | 0.030 |   0.064 |    5.530 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M      | 0.281 | 0.279 |   0.343 |    5.809 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M  | 0.107 | 0.123 |   0.466 |    5.932 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M  | 0.191 | 0.137 |   0.604 |    6.070 | 
     | U0_RegFile/\regArr_reg[1][3] | CK ^ -> Q ^ | SDFFRHQX4M  | 0.229 | 0.443 |   1.047 |    6.513 | 
     | U0_ALU/div_52/U30            | A ^ -> Y v  | CLKINVX4M   | 0.362 | 0.285 |   1.332 |    6.798 | 
     | U0_ALU/div_52/FE_RC_11_0     | A v -> Y ^  | INVX2M      | 0.119 | 0.127 |   1.459 |    6.925 | 
     | U0_ALU/div_52/FE_RC_23_0     | A ^ -> Y v  | NOR2X2M     | 0.071 | 0.077 |   1.535 |    7.001 | 
     | U0_ALU/div_52/FE_RC_64_0     | B v -> Y ^  | NAND3X4M    | 0.178 | 0.128 |   1.663 |    7.129 | 
     | U0_ALU/div_52/FE_RC_32_0     | C ^ -> Y v  | NAND3X2M    | 0.108 | 0.120 |   1.783 |    7.249 | 
     | U0_ALU/div_52/FE_RC_71_0     | A v -> Y ^  | INVX2M      | 0.068 | 0.073 |   1.856 |    7.322 | 
     | U0_ALU/div_52/FE_RC_70_0     | A ^ -> Y v  | NAND2X2M    | 0.118 | 0.092 |   1.948 |    7.414 | 
     | U0_ALU/div_52/FE_RC_74_0     | B v -> Y ^  | NAND2X2M    | 0.217 | 0.163 |   2.111 |    7.577 | 
     | U0_ALU/div_52/FE_RC_117_0    | B ^ -> Y v  | NOR2X2M     | 0.089 | 0.101 |   2.212 |    7.678 | 
     | U0_ALU/div_52/FE_RC_116_0    | A v -> Y ^  | INVX2M      | 0.097 | 0.085 |   2.298 |    7.764 | 
     | U0_ALU/div_52/FE_RC_115_0    | A ^ -> Y v  | CLKNAND2X2M | 0.161 | 0.095 |   2.392 |    7.858 | 
     | U0_ALU/div_52/FE_RC_106_0    | A0 v -> Y ^ | OAI21X2M    | 0.179 | 0.163 |   2.555 |    8.021 | 
     | U0_ALU/div_52/FE_RC_164_0    | A ^ -> Y v  | CLKNAND2X2M | 0.148 | 0.136 |   2.692 |    8.158 | 
     | U0_ALU/div_52/FE_RC_163_0    | A v -> Y ^  | NAND2X4M    | 0.176 | 0.143 |   2.834 |    8.300 | 
     | U0_ALU/div_52/FE_RC_187_0    | A ^ -> Y v  | INVX4M      | 0.094 | 0.100 |   2.934 |    8.400 | 
     | U0_ALU/div_52/FE_RC_194_0    | S0 v -> Y v | MXI2X3M     | 0.149 | 0.162 |   3.096 |    8.563 | 
     | U0_ALU/div_52/FE_RC_199_0    | A v -> Y ^  | NAND2X2M    | 0.227 | 0.169 |   3.266 |    8.732 | 
     | U0_ALU/div_52/FE_RC_198_0    | A ^ -> Y v  | INVX2M      | 0.068 | 0.069 |   3.335 |    8.801 | 
     | U0_ALU/div_52/FE_RC_197_0    | A v -> Y ^  | NOR2X2M     | 0.169 | 0.106 |   3.441 |    8.907 | 
     | U0_ALU/div_52/FE_RC_190_0    | B ^ -> Y v  | NAND2X2M    | 0.080 | 0.088 |   3.529 |    8.995 | 
     | U0_ALU/div_52/FE_RC_227_0    | A v -> Y ^  | NAND2X2M    | 0.090 | 0.068 |   3.598 |    9.064 | 
     | U0_ALU/div_52/FE_RC_261_0    | B ^ -> Y v  | NAND2X2M    | 0.171 | 0.132 |   3.730 |    9.196 | 
     | U0_ALU/div_52/FE_RC_260_0    | A v -> Y ^  | NAND2X4M    | 0.192 | 0.158 |   3.888 |    9.354 | 
     | U0_ALU/div_52/FE_RC_304_0    | A ^ -> Y v  | INVX2M      | 0.104 | 0.113 |   4.001 |    9.467 | 
     | U0_ALU/U72                   | C0 v -> Y ^ | AOI222X1M   | 0.529 | 0.440 |   4.441 |    9.908 | 
     | U0_ALU/U69                   | A1 ^ -> Y v | AOI31X2M    | 0.183 | 0.184 |   4.626 |   10.092 | 
     | U0_ALU/\ALU_OUT_reg[4]       | D v         | SDFFRQX2M   | 0.183 | 0.000 |   4.626 |   10.092 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.466 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.033 |   0.034 |   -5.433 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.021 | 0.030 |   0.064 |   -5.402 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.281 | 0.279 |   0.343 |   -5.123 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.289 | 0.325 |   0.668 |   -4.798 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.674 |   -4.793 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.289 | 0.006 |   0.674 |   -4.793 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.634
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.041
- Arrival Time                  4.377
= Slack Time                    5.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.664 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.697 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.728 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.007 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.130 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.281 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.885 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.179 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.378 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.601 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.718 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.010 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.512 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.737 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.276 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.835 |    9.499 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.195 |    9.859 | 
     | U0_RegFile/U216                   | B1 ^ -> Y v | OAI2BB2X1M | 0.174 | 0.181 |   4.377 |   10.041 | 
     | U0_RegFile/\regArr_reg[10][5]     | D v         | SDFFRQX2M  | 0.174 | 0.000 |   4.377 |   10.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.664 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.630 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.600 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.321 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.198 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.060 | 
     | U0_RegFile/\regArr_reg[10][5] | CK ^       | SDFFRQX2M  | 0.205 | 0.031 |   0.634 |   -5.030 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.634
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.040
- Arrival Time                  4.373
= Slack Time                    5.667
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.667 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.700 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.731 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.010 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.133 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.284 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.888 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.182 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.381 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.604 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.721 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.013 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.515 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.740 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.279 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.835 |    9.502 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.195 |    9.862 | 
     | U0_RegFile/U215                   | B1 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.177 |   4.373 |   10.040 | 
     | U0_RegFile/\regArr_reg[10][4]     | D v         | SDFFRQX2M  | 0.176 | 0.000 |   4.373 |   10.040 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.667 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.633 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.603 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.324 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.201 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.063 | 
     | U0_RegFile/\regArr_reg[10][4] | CK ^       | SDFFRQX2M  | 0.205 | 0.031 |   0.634 |   -5.033 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.629
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.038
- Arrival Time                  4.371
= Slack Time                    5.667
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.667 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    5.701 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.731 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.010 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.134 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.284 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.888 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.182 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.714 |    7.382 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.604 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.721 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.013 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.515 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.740 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.279 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.835 |    9.502 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.195 |    9.863 | 
     | U0_RegFile/U218                   | B1 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.175 |   4.371 |   10.038 | 
     | U0_RegFile/\regArr_reg[10][7]     | D v         | SDFFRQX2M  | 0.159 | 0.000 |   4.371 |   10.038 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.667 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.634 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.603 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.324 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.201 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.063 | 
     | U0_RegFile/\regArr_reg[10][7] | CK ^       | SDFFRQX2M  | 0.204 | 0.025 |   0.629 |   -5.038 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.630
- Setup                         0.399
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.030
- Arrival Time                  4.360
= Slack Time                    5.670
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.670 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.704 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.734 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.014 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.137 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.288 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.891 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.186 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.385 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.608 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.724 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.017 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.518 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.744 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.283 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.221 |   3.833 |    9.504 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.452 | 0.328 |   4.162 |    9.832 | 
     | U0_RegFile/U349                   | B1 ^ -> Y v | OAI2BB2X1M | 0.200 | 0.198 |   4.359 |   10.030 | 
     | U0_RegFile/\regArr_reg[6][5]      | D v         | SDFFRQX2M  | 0.200 | 0.000 |   4.360 |   10.030 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.670 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.637 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.607 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.327 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.204 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.067 | 
     | U0_RegFile/\regArr_reg[6][5] | CK ^       | SDFFRQX2M  | 0.204 | 0.026 |   0.629 |   -5.041 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.630
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.020
- Arrival Time                  4.346
= Slack Time                    5.674
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.674 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.708 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.738 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.017 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.141 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.291 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.895 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.189 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.389 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.611 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.728 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.020 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.522 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.748 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.287 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.221 |   3.833 |    9.507 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.480 | 0.344 |   4.177 |    9.851 | 
     | U0_RegFile/U373                   | B1 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.169 |   4.346 |   10.020 | 
     | U0_RegFile/\regArr_reg[2][0]      | D v         | SDFFSQX2M  | 0.160 | 0.000 |   4.346 |   10.020 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.674 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.641 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.610 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.331 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.208 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.070 | 
     | U0_RegFile/\regArr_reg[2][0] | CK ^       | SDFFSQX2M  | 0.206 | 0.027 |   0.630 |   -5.044 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.629
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.039
- Arrival Time                  4.363
= Slack Time                    5.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.676 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.710 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.740 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.019 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.143 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.293 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.897 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.191 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.391 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.613 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.730 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.022 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.524 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.749 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.288 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.835 |    9.511 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.195 |    9.872 | 
     | U0_RegFile/U211                   | B1 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.167 |   4.363 |   10.039 | 
     | U0_RegFile/\regArr_reg[10][0]     | D v         | SDFFRQX2M  | 0.155 | 0.000 |   4.363 |   10.039 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.676 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.643 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.612 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.333 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.210 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.072 | 
     | U0_RegFile/\regArr_reg[10][0] | CK ^       | SDFFRQX2M  | 0.204 | 0.025 |   0.629 |   -5.047 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.636
- Setup                         0.392
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.044
- Arrival Time                  4.367
= Slack Time                    5.677
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.677 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.711 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.741 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.020 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.144 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.294 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.898 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.192 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.392 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.614 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.731 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.023 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.525 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.751 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.290 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.835 |    9.512 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.195 |    9.873 | 
     | U0_RegFile/U214                   | B1 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.171 |   4.366 |   10.044 | 
     | U0_RegFile/\regArr_reg[10][3]     | D v         | SDFFRQX2M  | 0.164 | 0.000 |   4.367 |   10.044 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.677 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.644 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.613 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.334 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.211 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.073 | 
     | U0_RegFile/\regArr_reg[10][3] | CK ^       | SDFFRQX2M  | 0.205 | 0.032 |   0.635 |   -5.042 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.630
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.039
- Arrival Time                  4.360
= Slack Time                    5.680
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.680 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.713 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.744 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.023 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.146 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.297 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.901 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.195 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.394 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.617 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.733 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.026 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.527 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.753 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.292 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.835 |    9.514 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.195 |    9.875 | 
     | U0_RegFile/U212                   | B1 ^ -> Y v | OAI2BB2X1M | 0.156 | 0.164 |   4.360 |   10.039 | 
     | U0_RegFile/\regArr_reg[10][1]     | D v         | SDFFRQX2M  | 0.156 | 0.000 |   4.360 |   10.039 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.680 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.646 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.616 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.336 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.213 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.076 | 
     | U0_RegFile/\regArr_reg[10][1] | CK ^       | SDFFRQX2M  | 0.204 | 0.026 |   0.630 |   -5.050 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.029
- Arrival Time                  4.346
= Slack Time                    5.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.683 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.716 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.746 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.026 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.149 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.300 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.903 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.198 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.397 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.620 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.736 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.029 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.530 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.756 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.295 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.221 |   3.833 |    9.516 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.480 | 0.344 |   4.177 |    9.860 | 
     | U0_RegFile/U374                   | B1 ^ -> Y v | OAI2BB2X1M | 0.156 | 0.169 |   4.346 |   10.029 | 
     | U0_RegFile/\regArr_reg[2][7]      | D v         | SDFFSQX1M  | 0.156 | 0.000 |   4.346 |   10.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.683 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.649 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.619 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.339 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.216 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.079 | 
     | U0_RegFile/\regArr_reg[2][7] | CK ^       | SDFFSQX1M  | 0.206 | 0.035 |   0.639 |   -5.044 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.633
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.044
- Arrival Time                  4.358
= Slack Time                    5.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.687 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.720 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.751 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.030 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.153 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.304 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.908 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.202 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.401 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.624 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.740 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.033 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.534 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.760 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.299 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.835 |    9.522 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.195 |    9.882 | 
     | U0_RegFile/U217                   | B1 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.162 |   4.358 |   10.044 | 
     | U0_RegFile/\regArr_reg[10][6]     | D v         | SDFFRQX2M  | 0.150 | 0.000 |   4.358 |   10.044 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.687 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.653 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.623 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.343 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.220 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.083 | 
     | U0_RegFile/\regArr_reg[10][6] | CK ^       | SDFFRQX2M  | 0.205 | 0.030 |   0.633 |   -5.053 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.046
- Arrival Time                  4.358
= Slack Time                    5.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.688 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.722 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.752 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.031 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.154 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.305 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.909 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.203 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.403 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.625 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.742 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.034 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.536 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.761 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.300 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.835 |    9.523 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.526 | 0.361 |   4.195 |    9.883 | 
     | U0_RegFile/U213                   | B1 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.163 |   4.358 |   10.046 | 
     | U0_RegFile/\regArr_reg[10][2]     | D v         | SDFFRQX2M  | 0.150 | 0.000 |   4.358 |   10.046 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.688 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.655 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.624 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.345 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.222 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.084 | 
     | U0_RegFile/\regArr_reg[10][2] | CK ^       | SDFFRQX2M  | 0.205 | 0.032 |   0.635 |   -5.053 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.621
- Setup                         0.392
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.029
- Arrival Time                  4.334
= Slack Time                    5.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.695 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.729 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.759 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.039 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.162 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.313 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.916 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.211 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.410 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.633 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.749 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.042 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.543 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.769 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.308 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.835 |    9.530 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.469 | 0.329 |   4.164 |    9.859 | 
     | U0_RegFile/U234                   | B1 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.169 |   4.333 |   10.029 | 
     | U0_RegFile/\regArr_reg[12][7]     | D v         | SDFFRQX2M  | 0.160 | 0.000 |   4.334 |   10.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.695 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.662 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.631 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.352 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.229 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.092 | 
     | U0_RegFile/\regArr_reg[12][7] | CK ^       | SDFFRQX2M  | 0.200 | 0.017 |   0.621 |   -5.075 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.633
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.037
- Arrival Time                  4.340
= Slack Time                    5.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.697 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.731 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.761 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.041 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.164 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.315 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.918 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.213 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.412 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.635 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.751 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.044 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.545 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.771 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.310 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.221 |   3.833 |    9.531 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.511 | 0.361 |   4.194 |    9.892 | 
     | U0_RegFile/U315                   | B0 ^ -> Y v | OAI2BB2X1M | 0.184 | 0.146 |   4.340 |   10.037 | 
     | U0_RegFile/\regArr_reg[0][3]      | D v         | SDFFRQX2M  | 0.184 | 0.000 |   4.340 |   10.037 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.697 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.664 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.633 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.354 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.231 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.094 | 
     | U0_RegFile/\regArr_reg[0][3] | CK ^       | SDFFRQX2M  | 0.205 | 0.030 |   0.633 |   -5.064 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.629
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.034
- Arrival Time                  4.335
= Slack Time                    5.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.699 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.732 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.763 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.042 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.165 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.316 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.920 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.214 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.413 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.636 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.753 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.045 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.547 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.772 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.311 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.221 |   3.833 |    9.532 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.452 | 0.328 |   4.162 |    9.861 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.174 |   4.335 |   10.034 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.180 | 0.000 |   4.335 |   10.034 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.699 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.665 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.635 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.356 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.233 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.095 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.204 | 0.026 |   0.629 |   -5.069 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.633
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.037
- Arrival Time                  4.338
= Slack Time                    5.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.699 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.733 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.763 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.042 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.166 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.316 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.920 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.214 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.414 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.636 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.753 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.045 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.547 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.773 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.312 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.223 |   3.835 |    9.534 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.469 | 0.329 |   4.164 |    9.863 | 
     | U0_RegFile/U231                   | B1 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.174 |   4.338 |   10.037 | 
     | U0_RegFile/\regArr_reg[12][4]     | D v         | SDFFRQX2M  | 0.180 | 0.000 |   4.338 |   10.037 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.699 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.666 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.635 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.356 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.233 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.095 | 
     | U0_RegFile/\regArr_reg[12][4] | CK ^       | SDFFRQX2M  | 0.205 | 0.029 |   0.633 |   -5.067 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.048
- Arrival Time                  4.346
= Slack Time                    5.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.701 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.735 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.765 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.045 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.168 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.319 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.922 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.217 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.416 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.639 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.755 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.048 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.549 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.775 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.314 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.221 |   3.833 |    9.535 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.480 | 0.344 |   4.177 |    9.878 | 
     | U0_RegFile/U365                   | B1 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.169 |   4.346 |   10.048 | 
     | U0_RegFile/\regArr_reg[2][6]      | D v         | SDFFRQX2M  | 0.161 | 0.000 |   4.346 |   10.048 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.701 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.668 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.638 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.358 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.235 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.098 | 
     | U0_RegFile/\regArr_reg[2][6] | CK ^       | SDFFRQX2M  | 0.206 | 0.035 |   0.639 |   -5.063 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.054
- Arrival Time                  4.351
= Slack Time                    5.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.702 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.736 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.766 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.045 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.169 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.319 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.923 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.217 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.417 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.639 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.756 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.048 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.550 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.776 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.315 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.221 |   3.833 |    9.535 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.480 | 0.344 |   4.177 |    9.879 | 
     | U0_RegFile/U361                   | B1 ^ -> Y v | OAI2BB2X1M | 0.168 | 0.174 |   4.351 |   10.054 | 
     | U0_RegFile/\regArr_reg[2][2]      | D v         | SDFFRQX2M  | 0.168 | 0.000 |   4.351 |   10.054 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.702 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.669 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.638 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.359 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.236 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   0.617 |   -5.085 | 
     | U0_RegFile/\regArr_reg[2][2] | CK ^       | SDFFRQX2M  | 0.224 | 0.026 |   0.643 |   -5.059 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.637
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.042
- Arrival Time                  4.337
= Slack Time                    5.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.705 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.739 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.769 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.049 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.172 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.323 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.926 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.221 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.420 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.643 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.759 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.052 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.553 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.779 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.318 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.221 |   3.833 |    9.539 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.446 | 0.325 |   4.158 |    9.864 | 
     | U0_RegFile/U328                   | B1 ^ -> Y v | OAI2BB2X1M | 0.177 | 0.178 |   4.337 |   10.042 | 
     | U0_RegFile/\regArr_reg[4][0]      | D v         | SDFFRQX2M  | 0.177 | 0.000 |   4.337 |   10.042 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.705 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.672 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.642 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.362 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.239 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.102 | 
     | U0_RegFile/\regArr_reg[4][0] | CK ^       | SDFFRQX2M  | 0.206 | 0.033 |   0.637 |   -5.069 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.048
- Arrival Time                  4.342
= Slack Time                    5.706
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.706 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.739 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.770 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.049 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.172 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.323 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.927 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.221 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.420 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.643 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.760 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.052 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.554 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.779 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.318 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.221 |   3.833 |    9.539 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.480 | 0.344 |   4.177 |    9.883 | 
     | U0_RegFile/U364                   | B1 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.165 |   4.342 |   10.048 | 
     | U0_RegFile/\regArr_reg[2][5]      | D v         | SDFFRQX2M  | 0.159 | 0.000 |   4.342 |   10.048 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.706 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.672 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.642 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.363 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.240 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.102 | 
     | U0_RegFile/\regArr_reg[2][5] | CK ^       | SDFFRQX2M  | 0.206 | 0.035 |   0.639 |   -5.067 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.634
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.041
- Arrival Time                  4.330
= Slack Time                    5.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.712 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.745 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.775 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.055 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.178 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.329 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.932 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.227 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.426 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.649 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.765 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.058 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.559 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.785 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.324 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.221 |   3.833 |    9.545 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.511 | 0.361 |   4.194 |    9.906 | 
     | U0_RegFile/U314                   | B0 ^ -> Y v | OAI2BB2X1M | 0.167 | 0.135 |   4.330 |   10.041 | 
     | U0_RegFile/\regArr_reg[0][2]      | D v         | SDFFRQX2M  | 0.167 | 0.000 |   4.330 |   10.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.712 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.678 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.648 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.368 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.245 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.108 | 
     | U0_RegFile/\regArr_reg[0][2] | CK ^       | SDFFRQX2M  | 0.205 | 0.030 |   0.634 |   -5.078 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.046
- Arrival Time                  4.334
= Slack Time                    5.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.712 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.746 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.776 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.055 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.179 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.329 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.933 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.227 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.427 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.649 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.766 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.058 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.560 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.785 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.324 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.221 |   3.833 |    9.545 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.480 | 0.344 |   4.177 |    9.889 | 
     | U0_RegFile/U360                   | B1 ^ -> Y v | OAI2BB2X1M | 0.152 | 0.157 |   4.334 |   10.046 | 
     | U0_RegFile/\regArr_reg[2][1]      | D v         | SDFFRQX2M  | 0.152 | 0.000 |   4.334 |   10.046 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.712 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -5.679 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.648 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.369 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.246 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.108 | 
     | U0_RegFile/\regArr_reg[2][1] | CK ^       | SDFFRQX2M  | 0.206 | 0.032 |   0.635 |   -5.077 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.639
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.049
- Arrival Time                  4.336
= Slack Time                    5.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.712 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.034 |    5.746 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.021 | 0.030 |   0.064 |    5.776 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.281 | 0.279 |   0.343 |    6.055 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.123 |   0.466 |    6.179 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.207 | 0.151 |   0.617 |    6.329 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.604 |   1.221 |    6.933 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.294 |   1.515 |    7.227 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.207 | 0.199 |   1.715 |    7.427 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.287 | 0.223 |   1.937 |    7.649 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.117 |   2.054 |    7.766 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.429 | 0.293 |   2.346 |    8.058 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.501 |   2.848 |    8.560 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.228 | 0.226 |   3.073 |    8.786 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.858 | 0.539 |   3.612 |    9.325 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.241 | 0.221 |   3.833 |    9.545 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.480 | 0.344 |   4.177 |    9.889 | 
     | U0_RegFile/U362                   | B1 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.159 |   4.336 |   10.049 | 
     | U0_RegFile/\regArr_reg[2][3]      | D v         | SDFFRQX2M  | 0.157 | 0.000 |   4.336 |   10.049 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.712 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -5.679 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -5.648 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -5.369 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -5.246 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -5.109 | 
     | U0_RegFile/\regArr_reg[2][3] | CK ^       | SDFFRQX2M  | 0.206 | 0.035 |   0.639 |   -5.074 | 
     +---------------------------------------------------------------------------------------------+ 

