# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd" \
"../../../../final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig_sim.vhd" \
"../../../../final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr.vhd" \
"../../../../final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd" \
"../../../../final_project.srcs/sources_1/imports/hdl/Dbncr.vhd" \
"../../../../final_project.srcs/sources_1/imports/hdl/PdmDes.vhd" \
"../../../../final_project.srcs/sources_1/imports/hdl/PdmSer.vhd" \
"../../../../final_project.srcs/sources_1/imports/hdl/Ram2Ddr.vhd" \
"../../../../final_project.srcs/sources_1/imports/hdl/RamCntrl.vhd" \
"../../../../final_project.srcs/sources_1/imports/hdl/top.vhd" \

# Do not sort compile order
nosort
