// Seed: 1818149080
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri1  id_3
);
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_9 = 32'd89
) (
    output wire id_0,
    input supply1 id_1,
    output wand id_2
    , id_5,
    output wand id_3
);
  assign id_0 = -1;
  wire id_6;
  always force id_2 = id_1;
  logic id_7;
  wire id_8;
  wire [-1 : -1] _id_9;
  assign id_7[id_9] = -1'h0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0
  );
endmodule
