PKG_65C02.vhd,vhdl,xil_defaultlib,../../../../../../../../../source/repos/hybridmachine/WD65C02_FPGA/WD6502 Computer.srcs/sources_1/new/PKG_65C02.vhd,incdir="../../WD6502Computer.gen/sources_1/bd/design_with_logic_probe/ipshared/30ef"
MemoryManager.vhd,vhdl,xil_defaultlib,../../../../../../../../../source/repos/hybridmachine/WD65C02_FPGA/WD6502 Computer.srcs/sources_1/new/MemoryManager.vhd,incdir="../../WD6502Computer.gen/sources_1/bd/design_with_logic_probe/ipshared/30ef"
Peripheral_IO_LED.vhd,vhdl,xil_defaultlib,../../../../../../../../../source/repos/hybridmachine/WD65C02_FPGA/WD6502 Computer.srcs/sources_1/new/Peripheral_IO_LED.vhd,incdir="../../WD6502Computer.gen/sources_1/bd/design_with_logic_probe/ipshared/30ef"
RAM.vhd,vhdl,xil_defaultlib,../../../../../../../../../source/repos/hybridmachine/WD65C02_FPGA/WD6502 Computer.srcs/sources_1/new/RAM.vhd,incdir="../../WD6502Computer.gen/sources_1/bd/design_with_logic_probe/ipshared/30ef"
ROM.vhd,vhdl,xil_defaultlib,../../../../../../../../../source/repos/hybridmachine/WD65C02_FPGA/WD6502 Computer.srcs/sources_1/new/ROM.vhd,incdir="../../WD6502Computer.gen/sources_1/bd/design_with_logic_probe/ipshared/30ef"
T_MEMORY_MANAGER.vhd,vhdl,xil_defaultlib,../../../../../../../../../source/repos/hybridmachine/WD65C02_FPGA/WD6502 Computer.srcs/Test_Component_MemoryManager/imports/new/T_MEMORY_MANAGER.vhd,incdir="../../WD6502Computer.gen/sources_1/bd/design_with_logic_probe/ipshared/30ef"
