# Copyright (C) 1991-2007 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		Cyclops_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C8Q208C8
set_global_assignment -name TOP_LEVEL_ENTITY Cyclops
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 7.2
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:53:29  APRIL 09, 2008"
set_global_assignment -name LAST_QUARTUS_VERSION 9.0
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_palace
set_global_assignment -name USER_LIBRARIES "C:/FPGA/Mercury/megafunctions/;C:/FPGA/Mercury/db/"
set_global_assignment -name GENERATE_RBF_FILE ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE OFF
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_24 -to IFCLK
set_location_assignment PIN_152 -to LMX2326_SPI_LE
set_location_assignment PIN_150 -to LMX2326_SPI_clock
set_location_assignment PIN_151 -to LMX2326_SPI_data
set_location_assignment PIN_160 -to Ref
set_location_assignment PIN_4 -to DEBUG_LED0
set_location_assignment PIN_33 -to DEBUG_LED1
set_location_assignment PIN_34 -to DEBUG_LED2
set_location_assignment PIN_108 -to DEBUG_LED3
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_location_assignment PIN_162 -to LMX2326_2_SPI_clock
set_location_assignment PIN_164 -to LMX2326_2_SPI_LE
set_location_assignment PIN_163 -to LMX2326_2_SPI_data
set_location_assignment PIN_165 -to Ref2
set_location_assignment PIN_198 -to FLAGA
set_location_assignment PIN_197 -to FLAGB
set_location_assignment PIN_5 -to FLAGC
set_location_assignment PIN_199 -to FX2_FD[15]
set_location_assignment PIN_200 -to FX2_FD[14]
set_location_assignment PIN_201 -to FX2_FD[13]
set_location_assignment PIN_203 -to FX2_FD[12]
set_location_assignment PIN_205 -to FX2_FD[11]
set_location_assignment PIN_206 -to FX2_FD[10]
set_location_assignment PIN_207 -to FX2_FD[9]
set_location_assignment PIN_208 -to FX2_FD[8]
set_location_assignment PIN_64 -to FX2_FD[7]
set_location_assignment PIN_63 -to FX2_FD[6]
set_location_assignment PIN_61 -to FX2_FD[5]
set_location_assignment PIN_60 -to FX2_FD[4]
set_location_assignment PIN_59 -to FX2_FD[3]
set_location_assignment PIN_58 -to FX2_FD[2]
set_location_assignment PIN_57 -to FX2_FD[1]
set_location_assignment PIN_56 -to FX2_FD[0]
set_location_assignment PIN_8 -to PKEND
set_location_assignment PIN_13 -to SLOE
set_location_assignment PIN_30 -to SLRD
set_location_assignment PIN_31 -to SLWR
set_location_assignment PIN_10 -to FIFO_ADR[1]
set_location_assignment PIN_11 -to FIFO_ADR[0]
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
set_location_assignment PIN_130 -to FPGA_CLK6IN
set_location_assignment PIN_67 -to ADC[0]
set_location_assignment PIN_68 -to ADC[1]
set_location_assignment PIN_69 -to ADC[2]
set_location_assignment PIN_70 -to ADC[3]
set_location_assignment PIN_72 -to ADC[4]
set_location_assignment PIN_74 -to ADC[5]
set_location_assignment PIN_75 -to ADC[6]
set_location_assignment PIN_76 -to ADC[7]
set_location_assignment PIN_77 -to ADC[8]
set_location_assignment PIN_80 -to ADC[9]
set_location_assignment PIN_81 -to ADC[10]
set_location_assignment PIN_82 -to ADC[11]
set_location_assignment PIN_84 -to ADC[12]
set_location_assignment PIN_86 -to ADC[13]
set_location_assignment PIN_87 -to ADC[14]
set_location_assignment PIN_88 -to ADC[15]
set_global_assignment -name VERILOG_FILE Cyclops.v
set_global_assignment -name VERILOG_FILE ADF4112_SPI.v
set_location_assignment PIN_134 -to ADF4112_SPI_clock
set_location_assignment PIN_133 -to ADF4112_SPI_data
set_location_assignment PIN_118 -to LE1
set_location_assignment PIN_128 -to LE2
set_global_assignment -name MISC_FILE "C:/HPSDR/trunk/Cyclops/Verllog Code/Test Code/Cyclops.dpf"
set_global_assignment -name STATE_MACHINE_PROCESSING "USER-ENCODED"
set_global_assignment -name FMAX_REQUIREMENT "48 MHz"
set_global_assignment -name FMAX_REQUIREMENT "48 MHz" -section_id IFCLK
set_instance_assignment -name CLOCK_SETTINGS IFCLK -to IFCLK
set_global_assignment -name BASED_ON_CLOCK_SETTINGS IFCLK -section_id clock
set_global_assignment -name MULTIPLY_BASE_CLOCK_PERIOD_BY 10 -section_id clock
set_instance_assignment -name CLOCK_SETTINGS clock -to clock