
---------- Begin Simulation Statistics ----------
final_tick                                90660986500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 166528                       # Simulator instruction rate (inst/s)
host_mem_usage                                 652556                       # Number of bytes of host memory used
host_op_rate                                   166855                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   600.50                       # Real time elapsed on the host
host_tick_rate                              150976241                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090661                       # Number of seconds simulated
sim_ticks                                 90660986500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.813220                       # CPI: cycles per instruction
system.cpu.discardedOps                        191240                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        47970576                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.551505                       # IPC: instructions per cycle
system.cpu.numCycles                        181321973                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133351397                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       209794                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        423946                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2270                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           17                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1020580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2041713                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3517                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486353                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735972                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81008                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104320                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102228                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900585                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65268                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51014466                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51014466                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51014970                       # number of overall hits
system.cpu.dcache.overall_hits::total        51014970                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1062068                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1062068                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1069983                       # number of overall misses
system.cpu.dcache.overall_misses::total       1069983                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34199174000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34199174000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34199174000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34199174000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52076534                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52076534                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52084953                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52084953                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020394                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020394                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020543                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020543                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32200.550247                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32200.550247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31962.352673                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31962.352673                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       934882                       # number of writebacks
system.cpu.dcache.writebacks::total            934882                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        45447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        45447                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45447                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1016621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1016621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1020623                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1020623                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  30511536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30511536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30843491000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30843491000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019522                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019595                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019595                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30012.695488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30012.695488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30220.258607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30220.258607                       # average overall mshr miss latency
system.cpu.dcache.replacements                1020367                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40507510                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40507510                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       619950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        619950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14327300000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14327300000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41127460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41127460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23110.412130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23110.412130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       610468                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       610468                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13395637500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13395637500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21943.226344                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21943.226344                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10506956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10506956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       442118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       442118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19871874000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19871874000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040379                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040379                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44946.991527                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44946.991527                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        35965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        35965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       406153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       406153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17115899000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17115899000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42141.505787                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42141.505787                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    331954500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    331954500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.475353                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.475353                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82947.151424                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82947.151424                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.015506                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52035669                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1020623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.984221                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.015506                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53105652                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53105652                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42688877                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43478125                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026405                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8531018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8531018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8531018                       # number of overall hits
system.cpu.icache.overall_hits::total         8531018                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          510                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            510                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          510                       # number of overall misses
system.cpu.icache.overall_misses::total           510                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39229500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39229500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39229500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39229500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8531528                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8531528                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8531528                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8531528                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76920.588235                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76920.588235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76920.588235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76920.588235                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          213                       # number of writebacks
system.cpu.icache.writebacks::total               213                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          510                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          510                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          510                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38719500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38719500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38719500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38719500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75920.588235                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75920.588235                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75920.588235                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75920.588235                       # average overall mshr miss latency
system.cpu.icache.replacements                    213                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8531018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8531018                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          510                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           510                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39229500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39229500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8531528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8531528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76920.588235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76920.588235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38719500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38719500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75920.588235                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75920.588235                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.734825                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8531528                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               510                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16728.486275                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.734825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.495576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.495576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.580078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8532038                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8532038                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  90660986500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   87                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               806858                       # number of demand (read+write) hits
system.l2.demand_hits::total                   806945                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  87                       # number of overall hits
system.l2.overall_hits::.cpu.data              806858                       # number of overall hits
system.l2.overall_hits::total                  806945                       # number of overall hits
system.l2.demand_misses::.cpu.inst                423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             213765                       # number of demand (read+write) misses
system.l2.demand_misses::total                 214188                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               423                       # number of overall misses
system.l2.overall_misses::.cpu.data            213765                       # number of overall misses
system.l2.overall_misses::total                214188                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36962000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20447143500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20484105500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36962000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20447143500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20484105500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              510                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1020623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1021133                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             510                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1020623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1021133                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.829412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.209446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209755                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.829412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.209446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209755                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87380.614657                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95652.438425                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95636.102396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87380.614657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95652.438425                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95636.102396                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              161248                       # number of writebacks
system.l2.writebacks::total                    161248                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        213762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            214185                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       213762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           214185                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32732000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18309293500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18342025500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32732000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18309293500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18342025500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.829412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.209443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.209752                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.829412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.209443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209752                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77380.614657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85652.704877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85636.368093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77380.614657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85652.704877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85636.368093                       # average overall mshr miss latency
system.l2.replacements                         213091                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       934882                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           934882                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       934882                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       934882                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          195                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              195                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          195                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          187                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           187                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            267860                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                267860                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          138950                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              138950                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13535988000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13535988000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        406810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            406810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.341560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.341560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97416.250450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97416.250450                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       138950                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         138950                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12146488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12146488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.341560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.341560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87416.250450                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87416.250450                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             87                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 87                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36962000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36962000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          510                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            510                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.829412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.829412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87380.614657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87380.614657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.829412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.829412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77380.614657                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77380.614657                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        538998                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            538998                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        74815                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           74815                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6911155500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6911155500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       613813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        613813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.121886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.121886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92376.602286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92376.602286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        74812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        74812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6162805500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6162805500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.121881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82377.232262                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82377.232262                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4022.170199                       # Cycle average of tags in use
system.l2.tags.total_refs                     2039253                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    217187                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.389388                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.007183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        11.384794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3973.778223                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981975                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2509                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4296073                       # Number of tag accesses
system.l2.tags.data_accesses                  4296073                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    322427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    424990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003211164500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18875                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18875                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              800651                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             303889                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      214185                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     161248                       # Number of write requests accepted
system.mem_ctrls.readBursts                    428370                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   322496                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2534                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    69                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                428370                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               322496                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  181365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  182959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   31585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        18875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.560318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.323614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.585803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          18621     98.65%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           98      0.52%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           95      0.50%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           24      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           24      0.13%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18875                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.080901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.033732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.293594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10166     53.86%     53.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              232      1.23%     55.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6810     36.08%     91.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              248      1.31%     92.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1315      6.97%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               80      0.42%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               23      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18875                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  162176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                27415680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20639744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    302.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    227.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   90660263000                       # Total gap between requests
system.mem_ctrls.avgGap                     241481.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        54144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     27199360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     20633728                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 597213.885379462503                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 300011736.580872058868                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 227592140.749538391829                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          846                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       427524                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       322496                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     28591000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  17933935750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2134282811750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33795.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     41948.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6618013.28                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        54144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     27361536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      27415680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     20639744                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     20639744                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          423                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       213762                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         214185                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       161248                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        161248                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       597214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    301800555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        302397768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       597214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       597214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    227658498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       227658498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    227658498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       597214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    301800555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       530056266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               425836                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              322402                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        26149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        27450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        25160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        27249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        29298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        30409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        27435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23039                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        29103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        25016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        27051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        26985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        26866                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        18174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        19502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        18362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        18300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        20724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        18922                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        20760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        22978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        24171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        21560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        16722                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        22826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        18312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        20488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        20314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        20287                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              9978101750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2129180000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        17962526750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23431.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42181.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              304831                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             217418                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.58                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       225988                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   211.901092                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   158.911462                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   238.132908                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        11378      5.03%      5.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       173312     76.69%     81.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        17549      7.77%     89.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3195      1.41%     90.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2194      0.97%     91.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1286      0.57%     92.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          991      0.44%     92.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          917      0.41%     93.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        15166      6.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       225988                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              27253504                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           20633728                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              300.608950                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              227.592141                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       785571360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       417541080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1498914480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     823308840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7156253520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23790838980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14779428480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   49251856740                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   543.253042                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38158160750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3027180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49475645750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       827990100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       440083380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1541554560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     859629600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7156253520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23658952380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14890490880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   49374954420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   544.610822                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  38448937250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3027180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  49184869250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              75235                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       161248                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48513                       # Transaction distribution
system.membus.trans_dist::ReadExReq            138950                       # Transaction distribution
system.membus.trans_dist::ReadExResp           138950                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         75235                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       638131                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 638131                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     48055424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                48055424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            214185                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  214185    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              214185                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1763775000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2023062750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            614323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1096130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          213                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          137328                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           406810                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          406810                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           510                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       613813                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1233                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3061613                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3062846                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        92544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    250304640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              250397184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          213091                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20639744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1234224                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004703                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068615                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1228437     99.53%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5770      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1234224                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90660986500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2891046500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1275000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2551558997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
