//! AND instructions.

use crate::cpu::VcpuExit;
use crate::error::Result;

use super::super::super::cpu::{InsnContext, X86_64Vcpu};
use super::super::super::flags;

/// AND r/m8, r8 (0x20)
pub fn and_rm8_r8(vcpu: &mut X86_64Vcpu, ctx: &mut InsnContext) -> Result<Option<VcpuExit>> {
    let (reg, rm, is_memory, addr, _) = vcpu.decode_modrm(ctx)?;
    let src = vcpu.get_reg(reg, 1);

    if is_memory {
        let dst = vcpu.mmu.read_u8(addr, &vcpu.sregs)? as u64;
        let result = (dst & src) & 0xFF;
        vcpu.mmu.write_u8(addr, result as u8, &vcpu.sregs)?;
        flags::update_flags_logic(&mut vcpu.regs.rflags, result, 1);
    } else {
        let dst = vcpu.get_reg(rm, 1);
        let result = (dst & src) & 0xFF;
        vcpu.set_reg(rm, result, 1);
        flags::update_flags_logic(&mut vcpu.regs.rflags, result, 1);
    }
    vcpu.regs.rip += ctx.cursor as u64;
    Ok(None)
}

/// AND r/m, r (0x21)
pub fn and_rm_r(vcpu: &mut X86_64Vcpu, ctx: &mut InsnContext) -> Result<Option<VcpuExit>> {
    let op_size = ctx.op_size;
    let (reg, rm, is_memory, addr, _) = vcpu.decode_modrm(ctx)?;
    let src = vcpu.get_reg(reg, op_size);

    if is_memory {
        let dst = vcpu.read_mem(addr, op_size)?;
        let result = dst & src;
        vcpu.write_mem(addr, result, op_size)?;
        flags::update_flags_logic(&mut vcpu.regs.rflags, result, op_size);
    } else {
        let dst = vcpu.get_reg(rm, op_size);
        let result = dst & src;
        vcpu.set_reg(rm, result, op_size);
        flags::update_flags_logic(&mut vcpu.regs.rflags, result, op_size);
    }
    vcpu.regs.rip += ctx.cursor as u64;
    Ok(None)
}

/// AND r8, r/m8 (0x22)
pub fn and_r8_rm8(vcpu: &mut X86_64Vcpu, ctx: &mut InsnContext) -> Result<Option<VcpuExit>> {
    let (reg, rm, is_memory, addr, _) = vcpu.decode_modrm(ctx)?;
    let dst = vcpu.get_reg(reg, 1);

    let src = if is_memory {
        vcpu.mmu.read_u8(addr, &vcpu.sregs)? as u64
    } else {
        vcpu.get_reg(rm, 1)
    };
    let result = (dst & src) & 0xFF;
    vcpu.set_reg(reg, result, 1);
    flags::update_flags_logic(&mut vcpu.regs.rflags, result, 1);
    vcpu.regs.rip += ctx.cursor as u64;
    Ok(None)
}

/// AND r, r/m (0x23)
pub fn and_r_rm(vcpu: &mut X86_64Vcpu, ctx: &mut InsnContext) -> Result<Option<VcpuExit>> {
    let op_size = ctx.op_size;
    let (reg, rm, is_memory, addr, _) = vcpu.decode_modrm(ctx)?;
    let dst = vcpu.get_reg(reg, op_size);

    let src = if is_memory {
        vcpu.read_mem(addr, op_size)?
    } else {
        vcpu.get_reg(rm, op_size)
    };
    let result = dst & src;
    vcpu.set_reg(reg, result, op_size);
    flags::update_flags_logic(&mut vcpu.regs.rflags, result, op_size);
    vcpu.regs.rip += ctx.cursor as u64;
    Ok(None)
}

/// AND AL, imm8 (0x24)
pub fn and_al_imm8(vcpu: &mut X86_64Vcpu, ctx: &mut InsnContext) -> Result<Option<VcpuExit>> {
    let imm = ctx.consume_u8()? as u64;
    let result = (vcpu.regs.rax & 0xFF) & imm;
    vcpu.regs.rax = (vcpu.regs.rax & !0xFF) | result;
    flags::update_flags_logic(&mut vcpu.regs.rflags, result, 1);
    vcpu.regs.rip += ctx.cursor as u64;
    Ok(None)
}

/// AND rAX, imm (0x25)
pub fn and_rax_imm(vcpu: &mut X86_64Vcpu, ctx: &mut InsnContext) -> Result<Option<VcpuExit>> {
    let op_size = ctx.op_size;
    let imm_size = if op_size == 8 { 4 } else { op_size };
    let imm = ctx.consume_imm(imm_size)?;
    let imm = if op_size == 8 {
        imm as i32 as i64 as u64
    } else {
        imm
    };
    let result = vcpu.get_reg(0, op_size) & imm;
    vcpu.set_reg(0, result, op_size);
    flags::update_flags_logic(&mut vcpu.regs.rflags, result, op_size);
    vcpu.regs.rip += ctx.cursor as u64;
    Ok(None)
}
