

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Thu Apr 13 05:23:47 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        gradient_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.62|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  4333|    1|  4333|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  4295|  4295|        72|          1|          1|  4225|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     553|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     52|    8432|    7806|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      88|
|Register         |        -|      -|    9708|     221|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     52|   18140|    8668|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|       2|       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |                     Instance                     |                    Module                    | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U15  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U16  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U17  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U18  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U19  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U20  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fdiv_32ns_32ns_32_16_U29          |gradient_kernel_fdiv_32ns_32ns_32_16          |        0|      0|  748|  800|
    |gradient_kernel_fdiv_32ns_32ns_32_16_U30          |gradient_kernel_fdiv_32ns_32ns_32_16          |        0|      0|  748|  800|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U21   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U22   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U23   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U24   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U25   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U26   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U27   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U28   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fsqrt_32ns_32ns_32_16_U31         |gradient_kernel_fsqrt_32ns_32ns_32_16         |        0|      0|  504|  530|
    |gradient_kernel_fsqrt_32ns_32ns_32_16_U32         |gradient_kernel_fsqrt_32ns_32ns_32_16         |        0|      0|  504|  530|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U7   |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U8   |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U9   |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U10  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U11  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U12  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U13  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U14  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_sdiv_32ns_32ns_32_36_seq_U34      |gradient_kernel_sdiv_32ns_32ns_32_36_seq      |        0|      0|  288|  320|
    |gradient_kernel_srem_32ns_32ns_32_36_seq_U33      |gradient_kernel_srem_32ns_32ns_32_36_seq      |        0|      0|  288|  320|
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |Total                                             |                                              |        0|     52| 8432| 7806|
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |input_index_1_fu_1393_p2         |     +    |      0|  0|  13|          13|           1|
    |output_index_cp_fu_3791_p2       |     +    |      0|  0|  14|          14|          10|
    |p_1_fu_1546_p2                   |     +    |      0|  0|  32|          32|          32|
    |p_fu_3695_p2                     |     +    |      0|  0|  32|          32|          32|
    |q_1_fu_1541_p2                   |     +    |      0|  0|  32|          32|          32|
    |q_fu_3690_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp_1_fu_1441_p2                 |     +    |      0|  0|  14|          14|          10|
    |tmp_3_fu_1455_p2                 |     +    |      0|  0|  14|          14|          10|
    |tmp_6_fu_1379_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp_7_fu_1383_p2                 |     +    |      0|  0|  32|          32|          32|
    |p_neg1_fu_1467_p2                |     -    |      0|  0|  14|           9|          14|
    |p_neg_t2_fu_1485_p2              |     -    |      0|  0|  14|           1|          14|
    |p_neg_t_fu_1509_p2               |     -    |      0|  0|  10|           1|          10|
    |tmp_fu_1357_p2                   |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_1373_p2                 |     -    |      0|  0|  32|          32|          32|
    |or_cond7_1_fu_3750_p2            |    and   |      0|  0|   1|           1|           1|
    |or_cond7_fu_3785_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_3775_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_3781_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp3_fu_3739_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp4_fu_3745_p2                  |    and   |      0|  0|   1|           1|           1|
    |exitcond3_fu_1387_p2             |   icmp   |      0|  0|   5|          13|          13|
    |icmp_fu_1435_p2                  |   icmp   |      0|  0|   3|           6|           1|
    |slt1_fu_3705_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |slt2_fu_1551_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |slt3_fu_3725_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |slt_fu_3700_p2                   |   icmp   |      0|  0|  11|          32|          32|
    |tmp_19_fu_3710_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_21_fu_3715_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_fu_1461_p2                 |   icmp   |      0|  0|   5|          14|           1|
    |tmp_56_1_fu_1556_p2              |   icmp   |      0|  0|  11|          32|          32|
    |tmp_57_1_fu_3735_p2              |   icmp   |      0|  0|  11|          32|          32|
    |ap_enable_pp0                    |    or    |      0|  0|   1|           1|           1|
    |i_fu_3651_p3                     |  select  |      0|  0|  14|           1|          14|
    |stencil_buf_load_254_fu_3609_p3  |  select  |      0|  0|  32|           1|          32|
    |stencil_buf_load_255_fu_3616_p3  |  select  |      0|  0|  32|           1|          32|
    |tmp_17_fu_3679_p3                |  select  |      0|  0|  10|           1|          10|
    |rev1_fu_3770_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_3720_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_3729_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_3765_p2                   |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 553|         626|         699|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  72|         40|    1|         40|
    |ap_enable_reg_pp0_iter1   |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter71  |   1|          2|    1|          2|
    |input_index_reg_1216      |  13|          2|   13|         26|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  88|         48|   17|         72|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_9_reg_5441  |  13|   0|   14|          1|
    |assign_101_1_reg_5598                     |  32|   0|   32|          0|
    |assign_103_1_reg_5604                     |  32|   0|   32|          0|
    |assign_10_reg_5711                        |  32|   0|   32|          0|
    |assign_110_1_reg_5634                     |  32|   0|   32|          0|
    |assign_113_1_reg_5640                     |  32|   0|   32|          0|
    |assign_114_1_reg_5646                     |  32|   0|   32|          0|
    |assign_115_1_reg_5651                     |  32|   0|   32|          0|
    |assign_116_1_reg_5666                     |  32|   0|   32|          0|
    |assign_117_1_reg_5671                     |  32|   0|   32|          0|
    |assign_118_1_reg_5686                     |  32|   0|   32|          0|
    |assign_119_1_reg_5691                     |  32|   0|   32|          0|
    |assign_11_reg_5721                        |  32|   0|   32|          0|
    |assign_120_1_reg_5706                     |  32|   0|   32|          0|
    |assign_121_1_reg_5716                     |  32|   0|   32|          0|
    |assign_122_1_reg_5726                     |  32|   0|   32|          0|
    |assign_12_reg_5731                        |  32|   0|   32|          0|
    |assign_1_reg_5616                         |  32|   0|   32|          0|
    |assign_2_reg_5622                         |  32|   0|   32|          0|
    |assign_3_reg_5628                         |  32|   0|   32|          0|
    |assign_4_reg_5656                         |  32|   0|   32|          0|
    |assign_5_reg_5661                         |  32|   0|   32|          0|
    |assign_6_reg_5676                         |  32|   0|   32|          0|
    |assign_7_reg_5681                         |  32|   0|   32|          0|
    |assign_8_reg_5696                         |  32|   0|   32|          0|
    |assign_9_reg_5701                         |  32|   0|   32|          0|
    |assign_s_reg_5610                         |  32|   0|   32|          0|
    |exitcond3_reg_5432                        |   1|   0|    1|          0|
    |icmp_reg_5462                             |   1|   0|    1|          0|
    |input_index_reg_1216                      |  13|   0|   13|          0|
    |input_u_1_fu_1102                         |  32|   0|   32|          0|
    |input_u_fu_1122                           |  32|   0|   32|          0|
    |input_u_load_reg_5545                     |  32|   0|   32|          0|
    |newIndex_reg_5584                         |  13|   0|   13|          0|
    |or_cond7_1_reg_5580                       |   1|   0|    1|          0|
    |or_cond7_reg_5589                         |   1|   0|    1|          0|
    |p_neg_t2_reg_5482                         |  13|   0|   14|          1|
    |p_neg_t_reg_5487                          |  10|   0|   10|          0|
    |q_1_reg_5496                              |  32|   0|   32|          0|
    |slt1_reg_5565                             |   1|   0|    1|          0|
    |slt2_reg_5502                             |   1|   0|    1|          0|
    |slt_reg_5560                              |   1|   0|    1|          0|
    |stencil_buf_load_100_fu_506               |  32|   0|   32|          0|
    |stencil_buf_load_101_fu_510               |  32|   0|   32|          0|
    |stencil_buf_load_102_fu_514               |  32|   0|   32|          0|
    |stencil_buf_load_103_fu_518               |  32|   0|   32|          0|
    |stencil_buf_load_104_fu_522               |  32|   0|   32|          0|
    |stencil_buf_load_105_fu_526               |  32|   0|   32|          0|
    |stencil_buf_load_106_fu_530               |  32|   0|   32|          0|
    |stencil_buf_load_107_fu_534               |  32|   0|   32|          0|
    |stencil_buf_load_108_fu_538               |  32|   0|   32|          0|
    |stencil_buf_load_109_fu_542               |  32|   0|   32|          0|
    |stencil_buf_load_10_fu_146                |  32|   0|   32|          0|
    |stencil_buf_load_110_fu_546               |  32|   0|   32|          0|
    |stencil_buf_load_111_fu_550               |  32|   0|   32|          0|
    |stencil_buf_load_112_fu_554               |  32|   0|   32|          0|
    |stencil_buf_load_113_fu_558               |  32|   0|   32|          0|
    |stencil_buf_load_114_fu_562               |  32|   0|   32|          0|
    |stencil_buf_load_115_fu_566               |  32|   0|   32|          0|
    |stencil_buf_load_116_fu_570               |  32|   0|   32|          0|
    |stencil_buf_load_117_fu_574               |  32|   0|   32|          0|
    |stencil_buf_load_118_fu_578               |  32|   0|   32|          0|
    |stencil_buf_load_119_fu_582               |  32|   0|   32|          0|
    |stencil_buf_load_11_fu_150                |  32|   0|   32|          0|
    |stencil_buf_load_120_fu_586               |  32|   0|   32|          0|
    |stencil_buf_load_121_fu_590               |  32|   0|   32|          0|
    |stencil_buf_load_122_fu_594               |  32|   0|   32|          0|
    |stencil_buf_load_123_fu_598               |  32|   0|   32|          0|
    |stencil_buf_load_124_fu_602               |  32|   0|   32|          0|
    |stencil_buf_load_125_fu_606               |  32|   0|   32|          0|
    |stencil_buf_load_126_fu_110               |  32|   0|   32|          0|
    |stencil_buf_load_127_fu_102               |  32|   0|   32|          0|
    |stencil_buf_load_128_fu_114               |  32|   0|   32|          0|
    |stencil_buf_load_129_fu_122               |  32|   0|   32|          0|
    |stencil_buf_load_12_fu_154                |  32|   0|   32|          0|
    |stencil_buf_load_130_fu_610               |  32|   0|   32|          0|
    |stencil_buf_load_131_fu_614               |  32|   0|   32|          0|
    |stencil_buf_load_132_fu_618               |  32|   0|   32|          0|
    |stencil_buf_load_133_fu_622               |  32|   0|   32|          0|
    |stencil_buf_load_134_fu_626               |  32|   0|   32|          0|
    |stencil_buf_load_135_fu_630               |  32|   0|   32|          0|
    |stencil_buf_load_136_fu_634               |  32|   0|   32|          0|
    |stencil_buf_load_137_fu_638               |  32|   0|   32|          0|
    |stencil_buf_load_138_fu_642               |  32|   0|   32|          0|
    |stencil_buf_load_139_fu_646               |  32|   0|   32|          0|
    |stencil_buf_load_13_fu_158                |  32|   0|   32|          0|
    |stencil_buf_load_140_fu_650               |  32|   0|   32|          0|
    |stencil_buf_load_141_fu_654               |  32|   0|   32|          0|
    |stencil_buf_load_142_fu_658               |  32|   0|   32|          0|
    |stencil_buf_load_143_fu_662               |  32|   0|   32|          0|
    |stencil_buf_load_144_fu_666               |  32|   0|   32|          0|
    |stencil_buf_load_145_fu_670               |  32|   0|   32|          0|
    |stencil_buf_load_146_fu_674               |  32|   0|   32|          0|
    |stencil_buf_load_147_fu_678               |  32|   0|   32|          0|
    |stencil_buf_load_148_fu_682               |  32|   0|   32|          0|
    |stencil_buf_load_149_fu_686               |  32|   0|   32|          0|
    |stencil_buf_load_14_fu_162                |  32|   0|   32|          0|
    |stencil_buf_load_150_fu_690               |  32|   0|   32|          0|
    |stencil_buf_load_151_fu_694               |  32|   0|   32|          0|
    |stencil_buf_load_152_fu_698               |  32|   0|   32|          0|
    |stencil_buf_load_153_fu_702               |  32|   0|   32|          0|
    |stencil_buf_load_154_fu_706               |  32|   0|   32|          0|
    |stencil_buf_load_155_fu_710               |  32|   0|   32|          0|
    |stencil_buf_load_156_fu_714               |  32|   0|   32|          0|
    |stencil_buf_load_157_fu_718               |  32|   0|   32|          0|
    |stencil_buf_load_158_fu_722               |  32|   0|   32|          0|
    |stencil_buf_load_159_fu_726               |  32|   0|   32|          0|
    |stencil_buf_load_15_fu_166                |  32|   0|   32|          0|
    |stencil_buf_load_160_fu_730               |  32|   0|   32|          0|
    |stencil_buf_load_161_fu_734               |  32|   0|   32|          0|
    |stencil_buf_load_162_fu_738               |  32|   0|   32|          0|
    |stencil_buf_load_163_fu_742               |  32|   0|   32|          0|
    |stencil_buf_load_164_fu_746               |  32|   0|   32|          0|
    |stencil_buf_load_165_fu_750               |  32|   0|   32|          0|
    |stencil_buf_load_166_fu_754               |  32|   0|   32|          0|
    |stencil_buf_load_167_fu_758               |  32|   0|   32|          0|
    |stencil_buf_load_168_fu_762               |  32|   0|   32|          0|
    |stencil_buf_load_169_fu_766               |  32|   0|   32|          0|
    |stencil_buf_load_16_fu_170                |  32|   0|   32|          0|
    |stencil_buf_load_170_fu_770               |  32|   0|   32|          0|
    |stencil_buf_load_171_fu_774               |  32|   0|   32|          0|
    |stencil_buf_load_172_fu_778               |  32|   0|   32|          0|
    |stencil_buf_load_173_fu_782               |  32|   0|   32|          0|
    |stencil_buf_load_174_fu_786               |  32|   0|   32|          0|
    |stencil_buf_load_175_fu_790               |  32|   0|   32|          0|
    |stencil_buf_load_176_fu_794               |  32|   0|   32|          0|
    |stencil_buf_load_177_fu_798               |  32|   0|   32|          0|
    |stencil_buf_load_178_fu_802               |  32|   0|   32|          0|
    |stencil_buf_load_179_fu_806               |  32|   0|   32|          0|
    |stencil_buf_load_17_fu_174                |  32|   0|   32|          0|
    |stencil_buf_load_180_fu_810               |  32|   0|   32|          0|
    |stencil_buf_load_181_fu_814               |  32|   0|   32|          0|
    |stencil_buf_load_182_fu_818               |  32|   0|   32|          0|
    |stencil_buf_load_183_fu_822               |  32|   0|   32|          0|
    |stencil_buf_load_184_fu_826               |  32|   0|   32|          0|
    |stencil_buf_load_185_fu_830               |  32|   0|   32|          0|
    |stencil_buf_load_186_fu_834               |  32|   0|   32|          0|
    |stencil_buf_load_187_fu_838               |  32|   0|   32|          0|
    |stencil_buf_load_188_fu_842               |  32|   0|   32|          0|
    |stencil_buf_load_189_fu_846               |  32|   0|   32|          0|
    |stencil_buf_load_18_fu_178                |  32|   0|   32|          0|
    |stencil_buf_load_190_fu_850               |  32|   0|   32|          0|
    |stencil_buf_load_191_fu_854               |  32|   0|   32|          0|
    |stencil_buf_load_192_fu_858               |  32|   0|   32|          0|
    |stencil_buf_load_193_fu_862               |  32|   0|   32|          0|
    |stencil_buf_load_194_fu_866               |  32|   0|   32|          0|
    |stencil_buf_load_195_fu_870               |  32|   0|   32|          0|
    |stencil_buf_load_196_fu_874               |  32|   0|   32|          0|
    |stencil_buf_load_197_fu_878               |  32|   0|   32|          0|
    |stencil_buf_load_198_fu_882               |  32|   0|   32|          0|
    |stencil_buf_load_199_fu_886               |  32|   0|   32|          0|
    |stencil_buf_load_19_fu_182                |  32|   0|   32|          0|
    |stencil_buf_load_1_fu_1106                |  32|   0|   32|          0|
    |stencil_buf_load_200_fu_890               |  32|   0|   32|          0|
    |stencil_buf_load_201_fu_894               |  32|   0|   32|          0|
    |stencil_buf_load_202_fu_898               |  32|   0|   32|          0|
    |stencil_buf_load_203_fu_902               |  32|   0|   32|          0|
    |stencil_buf_load_204_fu_906               |  32|   0|   32|          0|
    |stencil_buf_load_205_fu_910               |  32|   0|   32|          0|
    |stencil_buf_load_206_fu_914               |  32|   0|   32|          0|
    |stencil_buf_load_207_fu_918               |  32|   0|   32|          0|
    |stencil_buf_load_208_fu_922               |  32|   0|   32|          0|
    |stencil_buf_load_209_fu_926               |  32|   0|   32|          0|
    |stencil_buf_load_20_fu_186                |  32|   0|   32|          0|
    |stencil_buf_load_210_fu_930               |  32|   0|   32|          0|
    |stencil_buf_load_211_fu_934               |  32|   0|   32|          0|
    |stencil_buf_load_212_fu_938               |  32|   0|   32|          0|
    |stencil_buf_load_213_fu_942               |  32|   0|   32|          0|
    |stencil_buf_load_214_fu_946               |  32|   0|   32|          0|
    |stencil_buf_load_215_fu_950               |  32|   0|   32|          0|
    |stencil_buf_load_216_fu_954               |  32|   0|   32|          0|
    |stencil_buf_load_217_fu_958               |  32|   0|   32|          0|
    |stencil_buf_load_218_fu_962               |  32|   0|   32|          0|
    |stencil_buf_load_219_fu_966               |  32|   0|   32|          0|
    |stencil_buf_load_21_fu_190                |  32|   0|   32|          0|
    |stencil_buf_load_220_fu_970               |  32|   0|   32|          0|
    |stencil_buf_load_221_fu_974               |  32|   0|   32|          0|
    |stencil_buf_load_222_fu_978               |  32|   0|   32|          0|
    |stencil_buf_load_223_fu_982               |  32|   0|   32|          0|
    |stencil_buf_load_224_fu_986               |  32|   0|   32|          0|
    |stencil_buf_load_225_fu_990               |  32|   0|   32|          0|
    |stencil_buf_load_226_fu_994               |  32|   0|   32|          0|
    |stencil_buf_load_227_fu_998               |  32|   0|   32|          0|
    |stencil_buf_load_228_fu_1002              |  32|   0|   32|          0|
    |stencil_buf_load_229_fu_1006              |  32|   0|   32|          0|
    |stencil_buf_load_22_fu_194                |  32|   0|   32|          0|
    |stencil_buf_load_230_fu_1010              |  32|   0|   32|          0|
    |stencil_buf_load_231_fu_1014              |  32|   0|   32|          0|
    |stencil_buf_load_232_fu_1018              |  32|   0|   32|          0|
    |stencil_buf_load_233_fu_1022              |  32|   0|   32|          0|
    |stencil_buf_load_234_fu_1026              |  32|   0|   32|          0|
    |stencil_buf_load_235_fu_1030              |  32|   0|   32|          0|
    |stencil_buf_load_236_fu_1034              |  32|   0|   32|          0|
    |stencil_buf_load_237_fu_1038              |  32|   0|   32|          0|
    |stencil_buf_load_238_fu_1042              |  32|   0|   32|          0|
    |stencil_buf_load_239_fu_1046              |  32|   0|   32|          0|
    |stencil_buf_load_23_fu_198                |  32|   0|   32|          0|
    |stencil_buf_load_240_fu_1050              |  32|   0|   32|          0|
    |stencil_buf_load_241_fu_1054              |  32|   0|   32|          0|
    |stencil_buf_load_242_fu_1058              |  32|   0|   32|          0|
    |stencil_buf_load_243_fu_1062              |  32|   0|   32|          0|
    |stencil_buf_load_244_fu_1066              |  32|   0|   32|          0|
    |stencil_buf_load_245_fu_1070              |  32|   0|   32|          0|
    |stencil_buf_load_246_fu_1074              |  32|   0|   32|          0|
    |stencil_buf_load_247_fu_1078              |  32|   0|   32|          0|
    |stencil_buf_load_248_fu_1082              |  32|   0|   32|          0|
    |stencil_buf_load_249_fu_1086              |  32|   0|   32|          0|
    |stencil_buf_load_24_fu_202                |  32|   0|   32|          0|
    |stencil_buf_load_250_fu_1090              |  32|   0|   32|          0|
    |stencil_buf_load_251_fu_1094              |  32|   0|   32|          0|
    |stencil_buf_load_252_fu_118               |  32|   0|   32|          0|
    |stencil_buf_load_253_fu_106               |  32|   0|   32|          0|
    |stencil_buf_load_254_reg_5550             |  32|   0|   32|          0|
    |stencil_buf_load_255_reg_5555             |  32|   0|   32|          0|
    |stencil_buf_load_257_reg_5521             |  32|   0|   32|          0|
    |stencil_buf_load_258_reg_5526             |  32|   0|   32|          0|
    |stencil_buf_load_25_fu_206                |  32|   0|   32|          0|
    |stencil_buf_load_260_reg_5535             |  32|   0|   32|          0|
    |stencil_buf_load_26_fu_210                |  32|   0|   32|          0|
    |stencil_buf_load_27_fu_214                |  32|   0|   32|          0|
    |stencil_buf_load_28_fu_218                |  32|   0|   32|          0|
    |stencil_buf_load_29_fu_222                |  32|   0|   32|          0|
    |stencil_buf_load_2_fu_1110                |  32|   0|   32|          0|
    |stencil_buf_load_30_fu_226                |  32|   0|   32|          0|
    |stencil_buf_load_31_fu_230                |  32|   0|   32|          0|
    |stencil_buf_load_32_fu_234                |  32|   0|   32|          0|
    |stencil_buf_load_33_fu_238                |  32|   0|   32|          0|
    |stencil_buf_load_34_fu_242                |  32|   0|   32|          0|
    |stencil_buf_load_35_fu_246                |  32|   0|   32|          0|
    |stencil_buf_load_36_fu_250                |  32|   0|   32|          0|
    |stencil_buf_load_37_fu_254                |  32|   0|   32|          0|
    |stencil_buf_load_38_fu_258                |  32|   0|   32|          0|
    |stencil_buf_load_39_fu_262                |  32|   0|   32|          0|
    |stencil_buf_load_3_fu_1114                |  32|   0|   32|          0|
    |stencil_buf_load_40_fu_266                |  32|   0|   32|          0|
    |stencil_buf_load_41_fu_270                |  32|   0|   32|          0|
    |stencil_buf_load_42_fu_274                |  32|   0|   32|          0|
    |stencil_buf_load_43_fu_278                |  32|   0|   32|          0|
    |stencil_buf_load_44_fu_282                |  32|   0|   32|          0|
    |stencil_buf_load_45_fu_286                |  32|   0|   32|          0|
    |stencil_buf_load_46_fu_290                |  32|   0|   32|          0|
    |stencil_buf_load_47_fu_294                |  32|   0|   32|          0|
    |stencil_buf_load_48_fu_298                |  32|   0|   32|          0|
    |stencil_buf_load_49_fu_302                |  32|   0|   32|          0|
    |stencil_buf_load_4_fu_1118                |  32|   0|   32|          0|
    |stencil_buf_load_50_fu_306                |  32|   0|   32|          0|
    |stencil_buf_load_51_fu_310                |  32|   0|   32|          0|
    |stencil_buf_load_52_fu_314                |  32|   0|   32|          0|
    |stencil_buf_load_53_fu_318                |  32|   0|   32|          0|
    |stencil_buf_load_54_fu_322                |  32|   0|   32|          0|
    |stencil_buf_load_55_fu_326                |  32|   0|   32|          0|
    |stencil_buf_load_56_fu_330                |  32|   0|   32|          0|
    |stencil_buf_load_57_fu_334                |  32|   0|   32|          0|
    |stencil_buf_load_58_fu_338                |  32|   0|   32|          0|
    |stencil_buf_load_59_fu_342                |  32|   0|   32|          0|
    |stencil_buf_load_5_fu_126                 |  32|   0|   32|          0|
    |stencil_buf_load_60_fu_346                |  32|   0|   32|          0|
    |stencil_buf_load_61_fu_350                |  32|   0|   32|          0|
    |stencil_buf_load_62_fu_354                |  32|   0|   32|          0|
    |stencil_buf_load_63_fu_358                |  32|   0|   32|          0|
    |stencil_buf_load_64_fu_362                |  32|   0|   32|          0|
    |stencil_buf_load_65_fu_366                |  32|   0|   32|          0|
    |stencil_buf_load_66_fu_370                |  32|   0|   32|          0|
    |stencil_buf_load_67_fu_374                |  32|   0|   32|          0|
    |stencil_buf_load_68_fu_378                |  32|   0|   32|          0|
    |stencil_buf_load_69_fu_382                |  32|   0|   32|          0|
    |stencil_buf_load_6_fu_130                 |  32|   0|   32|          0|
    |stencil_buf_load_70_fu_386                |  32|   0|   32|          0|
    |stencil_buf_load_71_fu_390                |  32|   0|   32|          0|
    |stencil_buf_load_72_fu_394                |  32|   0|   32|          0|
    |stencil_buf_load_73_fu_398                |  32|   0|   32|          0|
    |stencil_buf_load_74_fu_402                |  32|   0|   32|          0|
    |stencil_buf_load_75_fu_406                |  32|   0|   32|          0|
    |stencil_buf_load_76_fu_410                |  32|   0|   32|          0|
    |stencil_buf_load_77_fu_414                |  32|   0|   32|          0|
    |stencil_buf_load_78_fu_418                |  32|   0|   32|          0|
    |stencil_buf_load_79_fu_422                |  32|   0|   32|          0|
    |stencil_buf_load_7_fu_134                 |  32|   0|   32|          0|
    |stencil_buf_load_80_fu_426                |  32|   0|   32|          0|
    |stencil_buf_load_81_fu_430                |  32|   0|   32|          0|
    |stencil_buf_load_82_fu_434                |  32|   0|   32|          0|
    |stencil_buf_load_83_fu_438                |  32|   0|   32|          0|
    |stencil_buf_load_84_fu_442                |  32|   0|   32|          0|
    |stencil_buf_load_85_fu_446                |  32|   0|   32|          0|
    |stencil_buf_load_86_fu_450                |  32|   0|   32|          0|
    |stencil_buf_load_87_fu_454                |  32|   0|   32|          0|
    |stencil_buf_load_88_fu_458                |  32|   0|   32|          0|
    |stencil_buf_load_89_fu_462                |  32|   0|   32|          0|
    |stencil_buf_load_8_fu_138                 |  32|   0|   32|          0|
    |stencil_buf_load_90_fu_466                |  32|   0|   32|          0|
    |stencil_buf_load_91_fu_470                |  32|   0|   32|          0|
    |stencil_buf_load_92_fu_474                |  32|   0|   32|          0|
    |stencil_buf_load_93_fu_478                |  32|   0|   32|          0|
    |stencil_buf_load_94_fu_482                |  32|   0|   32|          0|
    |stencil_buf_load_95_fu_486                |  32|   0|   32|          0|
    |stencil_buf_load_96_fu_490                |  32|   0|   32|          0|
    |stencil_buf_load_97_fu_494                |  32|   0|   32|          0|
    |stencil_buf_load_98_fu_498                |  32|   0|   32|          0|
    |stencil_buf_load_99_fu_502                |  32|   0|   32|          0|
    |stencil_buf_load_9_fu_142                 |  32|   0|   32|          0|
    |stencil_buf_load_reg_5512                 |  32|   0|   32|          0|
    |stencil_buf_load_s_fu_1098                |  32|   0|   32|          0|
    |tile_index_dim0_reg_5396                  |  32|   0|   32|          0|
    |tile_index_dim1_reg_5402                  |  32|   0|   32|          0|
    |tmp_19_reg_5570                           |   1|   0|    1|          0|
    |tmp_1_reg_5466                            |  13|   0|   14|          1|
    |tmp_21_reg_5575                           |   1|   0|    1|          0|
    |tmp_22_reg_5593                           |  13|   0|   13|          0|
    |tmp_24_reg_5446                           |   1|   0|    1|          0|
    |tmp_33_reg_5492                           |   1|   0|    1|          0|
    |tmp_3_reg_5473                            |  13|   0|   14|          1|
    |tmp_4_reg_5478                            |   1|   0|    1|          0|
    |tmp_56_1_reg_5507                         |   1|   0|    1|          0|
    |tmp_6_reg_5420                            |  32|   0|   32|          0|
    |tmp_7_reg_5426                            |  32|   0|   32|          0|
    |tmp_9_reg_5441                            |  13|   0|   14|          1|
    |tmp_reg_5408                              |  31|   0|   32|          1|
    |tmp_s_reg_5414                            |  31|   0|   32|          1|
    |assign_110_1_reg_5634                     |   0|  32|   32|          0|
    |assign_113_1_reg_5640                     |   0|  32|   32|          0|
    |assign_2_reg_5622                         |   0|  32|   32|          0|
    |assign_3_reg_5628                         |   0|  32|   32|          0|
    |icmp_reg_5462                             |   0|   3|    1|          0|
    |newIndex_reg_5584                         |   0|  39|   13|          0|
    |or_cond7_1_reg_5580                       |   0|   3|    1|          0|
    |or_cond7_reg_5589                         |   0|   3|    1|          0|
    |tmp_22_reg_5593                           |   0|  39|   13|          0|
    |tmp_33_reg_5492                           |   0|   3|    1|          0|
    |tmp_4_reg_5478                            |   0|   3|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |9708| 221| 9874|          7|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     compute    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     compute    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     compute    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     compute    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     compute    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     compute    | return value |
|compute_flag       |  in |    1|   ap_none  |  compute_flag  |    scalar    |
|output_0_address0  | out |   12|  ap_memory |    output_0    |     array    |
|output_0_ce0       | out |    1|  ap_memory |    output_0    |     array    |
|output_0_we0       | out |    1|  ap_memory |    output_0    |     array    |
|output_0_d0        | out |   32|  ap_memory |    output_0    |     array    |
|output_1_address0  | out |   12|  ap_memory |    output_1    |     array    |
|output_1_ce0       | out |    1|  ap_memory |    output_1    |     array    |
|output_1_we0       | out |    1|  ap_memory |    output_1    |     array    |
|output_1_d0        | out |   32|  ap_memory |    output_1    |     array    |
|input_0_address0   | out |   12|  ap_memory |     input_0    |     array    |
|input_0_ce0        | out |    1|  ap_memory |     input_0    |     array    |
|input_0_q0         |  in |   32|  ap_memory |     input_0    |     array    |
|input_1_address0   | out |   12|  ap_memory |     input_1    |     array    |
|input_1_ce0        | out |    1|  ap_memory |     input_1    |     array    |
|input_1_q0         |  in |   32|  ap_memory |     input_1    |     array    |
|tile_index         |  in |   32|   ap_none  |   tile_index   |    scalar    |
|tile_num_dim0      |  in |   32|   ap_none  |  tile_num_dim0 |    scalar    |
|var_f_extent_0     |  in |   32|   ap_none  | var_f_extent_0 |    scalar    |
|var_f_extent_1     |  in |   32|   ap_none  | var_f_extent_1 |    scalar    |
|var_f_min_0        |  in |   32|   ap_none  |   var_f_min_0  |    scalar    |
|var_f_min_1        |  in |   32|   ap_none  |   var_f_min_1  |    scalar    |
+-------------------+-----+-----+------------+----------------+--------------+

