{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@321:331@HdlStmAssign", "assign znCINH = 1; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\n// autoconf status\nreg z3_confdone = 0;\n\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/z2.v@318:328", "reg z_ready = 'b1;\nreg z_ready_latch = 'b1;\nassign zXRDY  = z_ready_latch?1'bZ:1'b0; //works only if bZ?  1'bZ\nassign znCINH = 1; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@319:329", "reg z_ready_latch = 'b1;\nassign zXRDY  = z_ready_latch?1'bZ:1'b0; //works only if bZ?  1'bZ\nassign znCINH = 1; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\n// autoconf status\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@322:332", "\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\n// autoconf status\nreg z3_confdone = 0;\n\n// zorro synchronizers\n"]], "Diff Content": {"Delete": [[326, "assign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\n"]], "Add": [[326, "assign zD  = (dataout_z3) ? data_z3_hi16 : ((zDOE & dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\n"]]}}