C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis"   -part M2S010  -package TQ144  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\synlog\report\cdh_tsat5_system_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  cdh_tsat5_system  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\scratchproject.prs"  -implementation  synthesis  -multisrs  -oedif  "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.edn"   -freq 100.000   -tcl  "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\designer\cdh_tsat5_system\synthesis.fdc"  "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\synwork\cdh_tsat5_system_prem.srd"  -sap  "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.sap"  -otap  "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.tap"  -omap  "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.map"  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v  -sap  "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.sap"  -ologparam  "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\syntmp\cdh_tsat5_system.plg"  -osyn  "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srm"  -prjdir  "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\"  -prjname  cdh_tsat5_system_syn  -log  "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\synlog\cdh_tsat5_system_fpga_mapper.srr"  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis" -part M2S010 -package TQ144 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\synlog\report\cdh_tsat5_system_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module cdh_tsat5_system -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\scratchproject.prs" -implementation synthesis -multisrs -oedif "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.edn" -freq 100.000 -tcl "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\designer\cdh_tsat5_system\synthesis.fdc" "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\synwork\cdh_tsat5_system_prem.srd" -sap "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.sap" -otap "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.tap" -omap "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.map" -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v -sap "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.sap" -ologparam "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\syntmp\cdh_tsat5_system.plg" -osyn "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\cdh_tsat5_system.srm" -prjdir "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\" -prjname cdh_tsat5_system_syn -log "C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\synlog\cdh_tsat5_system_fpga_mapper.srr" -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\scratchproject.prs|io:o|time:1572892999|size:4737|exec:0|csum:
file:..\cdh_tsat5_system.edn|io:o|time:1572893006|size:293476|exec:0|csum:
file:..\..\designer\cdh_tsat5_system\synthesis.fdc|io:i|time:1572892997|size:54|exec:0|csum:85EECCB46687592E1CE88A51D40F47F3
file:..\synwork\cdh_tsat5_system_prem.srd|io:i|time:1572893002|size:115827|exec:0|csum:B60761A5FC97E7C6B8815CE082513564
file:..\cdh_tsat5_system.sap|io:o|time:1572893003|size:2757|exec:0|csum:
file:..\cdh_tsat5_system.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\cdh_tsat5_system.map|io:o|time:1572893006|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1545375133|size:16417|exec:0|csum:6A584D9435DB98E6C5383F587B4BA27F
file:..\cdh_tsat5_system.sap|io:o|time:1572893003|size:2757|exec:0|csum:
file:"C:\Users\Joseph Howarth\Documents\UMSATS\cdh-tsat5\cdh-tsat5-libero\synthesis\syntmp\cdh_tsat5_system.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\cdh_tsat5_system.srm|io:o|time:1572893005|size:5709|exec:0|csum:
file:..\synlog\cdh_tsat5_system_fpga_mapper.srr|io:o|time:1572893006|size:51788|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
