Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 21 11:41:19 2024
| Host         : SIEMENS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UltrasonicSpeaker_timing_summary_routed.rpt -pb UltrasonicSpeaker_timing_summary_routed.pb -rpx UltrasonicSpeaker_timing_summary_routed.rpx -warn_on_violation
| Design       : UltrasonicSpeaker
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                                   2           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.647       -4.083                      2                  120        0.107        0.000                      0                  120        2.000        0.000                       0                    91  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk                            {0.000 4.000}        8.000           125.000         
  clk_out1_combined_clock_gen  {0.000 40.678}       81.356          12.292          
  clk_out2_combined_clock_gen  {0.000 3.051}        6.102           163.889         
  clkfbout_combined_clock_gen  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_combined_clock_gen       76.685        0.000                      0                   85        0.107        0.000                      0                   85       40.178        0.000                       0                    50  
  clk_out2_combined_clock_gen        2.540        0.000                      0                   35        0.265        0.000                      0                   35        2.551        0.000                       0                    37  
  clkfbout_combined_clock_gen                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_combined_clock_gen  clk_out2_combined_clock_gen       -2.647       -4.083                      2                    2        0.284        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_combined_clock_gen                               
(none)                       clk_out2_combined_clock_gen                               
(none)                       clkfbout_combined_clock_gen                               
(none)                                                    clk_out1_combined_clock_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_combined_clock_gen
  To Clock:  clk_out1_combined_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack       76.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.685ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.704ns (17.672%)  route 3.280ns (82.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 79.586 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.738    -2.128    mclk_OBUF
    SLICE_X39Y53         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.881    -0.792    counter[26]
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124    -0.668 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.983     0.316    counter[26]_i_7_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.124     0.440 r  counter[26]_i_1/O
                         net (fo=28, routed)          1.416     1.855    counter[26]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.579    79.586    mclk_OBUF
    SLICE_X39Y48         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.517    79.069    
                         clock uncertainty           -0.100    78.969    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    78.540    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         78.540    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                 76.685    

Slack (MET) :             76.685ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.704ns (17.672%)  route 3.280ns (82.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 79.586 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.738    -2.128    mclk_OBUF
    SLICE_X39Y53         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.881    -0.792    counter[26]
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124    -0.668 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.983     0.316    counter[26]_i_7_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.124     0.440 r  counter[26]_i_1/O
                         net (fo=28, routed)          1.416     1.855    counter[26]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.579    79.586    mclk_OBUF
    SLICE_X39Y48         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.517    79.069    
                         clock uncertainty           -0.100    78.969    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    78.540    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         78.540    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                 76.685    

Slack (MET) :             76.685ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.704ns (17.672%)  route 3.280ns (82.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 79.586 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.738    -2.128    mclk_OBUF
    SLICE_X39Y53         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.881    -0.792    counter[26]
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124    -0.668 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.983     0.316    counter[26]_i_7_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.124     0.440 r  counter[26]_i_1/O
                         net (fo=28, routed)          1.416     1.855    counter[26]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.579    79.586    mclk_OBUF
    SLICE_X39Y48         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.517    79.069    
                         clock uncertainty           -0.100    78.969    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    78.540    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         78.540    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                 76.685    

Slack (MET) :             76.685ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.704ns (17.672%)  route 3.280ns (82.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 79.586 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.738    -2.128    mclk_OBUF
    SLICE_X39Y53         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.881    -0.792    counter[26]
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124    -0.668 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.983     0.316    counter[26]_i_7_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.124     0.440 r  counter[26]_i_1/O
                         net (fo=28, routed)          1.416     1.855    counter[26]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.579    79.586    mclk_OBUF
    SLICE_X39Y48         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.517    79.069    
                         clock uncertainty           -0.100    78.969    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    78.540    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         78.540    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                 76.685    

Slack (MET) :             76.685ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.704ns (17.672%)  route 3.280ns (82.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 79.586 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.738    -2.128    mclk_OBUF
    SLICE_X39Y53         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.881    -0.792    counter[26]
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124    -0.668 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.983     0.316    counter[26]_i_7_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.124     0.440 r  counter[26]_i_1/O
                         net (fo=28, routed)          1.416     1.855    counter[26]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.579    79.586    mclk_OBUF
    SLICE_X39Y48         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.517    79.069    
                         clock uncertainty           -0.100    78.969    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    78.540    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         78.540    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                 76.685    

Slack (MET) :             76.734ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.704ns (17.892%)  route 3.231ns (82.108%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 79.586 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.738    -2.128    mclk_OBUF
    SLICE_X39Y53         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.881    -0.792    counter[26]
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124    -0.668 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.983     0.316    counter[26]_i_7_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.124     0.440 r  counter[26]_i_1/O
                         net (fo=28, routed)          1.367     1.806    counter[26]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.579    79.586    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.517    79.069    
                         clock uncertainty           -0.100    78.969    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    78.540    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         78.540    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 76.734    

Slack (MET) :             76.734ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.704ns (17.892%)  route 3.231ns (82.108%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 79.586 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.738    -2.128    mclk_OBUF
    SLICE_X39Y53         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.881    -0.792    counter[26]
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124    -0.668 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.983     0.316    counter[26]_i_7_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.124     0.440 r  counter[26]_i_1/O
                         net (fo=28, routed)          1.367     1.806    counter[26]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.579    79.586    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.517    79.069    
                         clock uncertainty           -0.100    78.969    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    78.540    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         78.540    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 76.734    

Slack (MET) :             76.734ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.704ns (17.892%)  route 3.231ns (82.108%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 79.586 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.738    -2.128    mclk_OBUF
    SLICE_X39Y53         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.881    -0.792    counter[26]
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124    -0.668 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.983     0.316    counter[26]_i_7_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.124     0.440 r  counter[26]_i_1/O
                         net (fo=28, routed)          1.367     1.806    counter[26]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.579    79.586    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.517    79.069    
                         clock uncertainty           -0.100    78.969    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    78.540    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         78.540    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 76.734    

Slack (MET) :             76.734ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.704ns (17.892%)  route 3.231ns (82.108%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 79.586 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.738    -2.128    mclk_OBUF
    SLICE_X39Y53         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.672 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.881    -0.792    counter[26]
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124    -0.668 r  counter[26]_i_7/O
                         net (fo=1, routed)           0.983     0.316    counter[26]_i_7_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.124     0.440 r  counter[26]_i_1/O
                         net (fo=28, routed)          1.367     1.806    counter[26]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.579    79.586    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.517    79.069    
                         clock uncertainty           -0.100    78.969    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    78.540    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         78.540    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 76.734    

Slack (MET) :             76.922ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.704ns (18.974%)  route 3.006ns (81.026%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 79.568 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.756    -2.110    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.654 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.972    -0.683    counter[12]
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.124    -0.559 r  counter[26]_i_6/O
                         net (fo=1, routed)           0.832     0.274    counter[26]_i_6_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.398 r  counter[26]_i_1/O
                         net (fo=28, routed)          1.202     1.600    counter[26]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.562    79.568    mclk_OBUF
    SLICE_X39Y53         FDRE                                         r  counter_reg[25]/C
                         clock pessimism             -0.517    79.051    
                         clock uncertainty           -0.100    78.952    
    SLICE_X39Y53         FDRE (Setup_fdre_C_R)       -0.429    78.523    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         78.523    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                 76.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.154    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.006 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.007    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.061 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.061    plusOp[13]
    SLICE_X39Y50         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y50         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.154    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.006 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.007    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.072 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.072    plusOp[15]
    SLICE_X39Y50         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y50         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.154    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.006 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.007    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.097 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.097    plusOp[14]
    SLICE_X39Y50         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y50         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.154    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.006 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.007    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.097 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.097    plusOp[16]
    SLICE_X39Y50         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y50         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.154    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.006 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.007    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.046 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.046    counter_reg[16]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.100 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.100    plusOp[17]
    SLICE_X39Y51         FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y51         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.154    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.006 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.007    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.046 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.046    counter_reg[16]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.111 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.111    plusOp[19]
    SLICE_X39Y51         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y51         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X41Y8          FDRE                                         r  mic_codec/lr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lr_cnt_reg[1]/Q
                         net (fo=6, routed)           0.129    -0.145    mic_codec/lr_cnt_reg[1]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.100 r  mic_codec/lr_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    mic_codec/plusOp[5]
    SLICE_X42Y8          FDRE                                         r  mic_codec/lr_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.180    mic_codec/clk_out1
    SLICE_X42Y8          FDRE                                         r  mic_codec/lr_cnt_reg[5]/C
                         clock pessimism             -0.220    -0.399    
    SLICE_X42Y8          FDRE (Hold_fdre_C_D)         0.121    -0.278    mic_codec/lr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.154    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.006 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.007    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.046 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.046    counter_reg[16]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.136 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.136    plusOp[18]
    SLICE_X39Y51         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y51         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.154    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.006 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.007    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.046 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.046    counter_reg[16]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.136 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.136    plusOp[20]
    SLICE_X39Y51         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y51         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.159%)  route 0.121ns (21.841%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X39Y49         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.154    counter[12]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.006 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.007    counter_reg[12]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.046 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.046    counter_reg[16]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.085 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.085    counter_reg[20]_i_1_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.139 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.139    plusOp[21]
    SLICE_X39Y52         FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.857    -0.185    mclk_OBUF
    SLICE_X39Y52         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.034    -0.151    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.105    -0.046    counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_combined_clock_gen
Waveform(ns):       { 0.000 40.678 }
Period(ns):         81.356
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.356      79.201     BUFGCTRL_X0Y16  clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.356      80.107     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X40Y49    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X40Y49    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y48    counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y49    counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y49    counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y49    counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y50    counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y50    counter_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.356      78.644     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X40Y49    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X40Y49    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X40Y49    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X40Y49    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y48    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y48    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y49    counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y49    counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y49    counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y49    counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X40Y49    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X40Y49    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X40Y49    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X40Y49    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y48    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y48    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y49    counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y49    counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y49    counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y49    counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_combined_clock_gen
  To Clock:  clk_out2_combined_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack        2.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 sound_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            test_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.236ns (35.771%)  route 2.219ns (64.229%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 4.331 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.757    -2.109    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.653 f  sound_counter_reg[12]/Q
                         net (fo=6, routed)           1.106    -0.547    sound_counter_reg[12]
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.124    -0.423 r  test[11]_i_9/O
                         net (fo=1, routed)           0.000    -0.423    test[11]_i_9_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.109 f  test_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           1.113     1.222    test10_in
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.346 r  test[10]_i_1/O
                         net (fo=1, routed)           0.000     1.346    test[10]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  test_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579     4.331    pwm_clock
    SLICE_X36Y49         FDRE                                         r  test_reg[10]/C
                         clock pessimism             -0.402     3.929    
                         clock uncertainty           -0.075     3.855    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.031     3.886    test_reg[10]
  -------------------------------------------------------------------
                         required time                          3.886    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 test_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            modulated_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 1.071ns (39.541%)  route 1.638ns (60.459%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 4.331 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.756    -2.110    pwm_clock
    SLICE_X36Y49         FDRE                                         r  test_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.654 r  test_reg[10]/Q
                         net (fo=3, routed)           1.105    -0.549    test[10]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    -0.425 r  modulated_i_5/O
                         net (fo=1, routed)           0.000    -0.425    modulated_i_5_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     0.066 r  modulated_reg_i_1/CO[1]
                         net (fo=1, routed)           0.532     0.598    modulated_reg_i_1_n_2
    SLICE_X43Y46         FDRE                                         r  modulated_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579     4.331    pwm_clock
    SLICE_X43Y46         FDRE                                         r  modulated_reg/C
                         clock pessimism             -0.402     3.929    
                         clock uncertainty           -0.075     3.855    
    SLICE_X43Y46         FDRE (Setup_fdre_C_R)       -0.634     3.221    modulated_reg
  -------------------------------------------------------------------
                         required time                          3.221    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 sound_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            test_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.236ns (37.709%)  route 2.042ns (62.291%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 4.331 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.757    -2.109    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.653 r  sound_counter_reg[12]/Q
                         net (fo=6, routed)           1.277    -0.376    sound_counter_reg[12]
    SLICE_X36Y48         LUT4 (Prop_lut4_I0_O)        0.124    -0.252 r  test[11]_i_15/O
                         net (fo=1, routed)           0.000    -0.252    test[11]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.280 f  test_reg[11]_i_3/CO[3]
                         net (fo=2, routed)           0.765     1.045    test_reg[11]_i_3_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.124     1.169 r  test[11]_i_1/O
                         net (fo=1, routed)           0.000     1.169    test[11]_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  test_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579     4.331    pwm_clock
    SLICE_X38Y47         FDRE                                         r  test_reg[11]/C
                         clock pessimism             -0.402     3.929    
                         clock uncertainty           -0.075     3.855    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)        0.077     3.932    test_reg[11]
  -------------------------------------------------------------------
                         required time                          3.932    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 sound_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 4.332 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.757    -2.109    pwm_clock
    SLICE_X40Y43         FDRE                                         r  sound_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.653 r  sound_counter_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.114    sound_counter_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.440 r  sound_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.440    sound_counter_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.326 r  sound_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.326    sound_counter_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.212 r  sound_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.212    sound_counter_reg[8]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  sound_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    sound_counter_reg[12]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.236 r  sound_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.236    sound_counter_reg[16]_i_1_n_6
    SLICE_X40Y47         FDRE                                         r  sound_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.580     4.332    pwm_clock
    SLICE_X40Y47         FDRE                                         r  sound_counter_reg[17]/C
                         clock pessimism             -0.364     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.062     3.956    sound_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 sound_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 4.332 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.757    -2.109    pwm_clock
    SLICE_X40Y43         FDRE                                         r  sound_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.653 r  sound_counter_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.114    sound_counter_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.440 r  sound_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.440    sound_counter_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.326 r  sound_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.326    sound_counter_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.212 r  sound_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.212    sound_counter_reg[8]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  sound_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    sound_counter_reg[12]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.215 r  sound_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.215    sound_counter_reg[16]_i_1_n_4
    SLICE_X40Y47         FDRE                                         r  sound_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.580     4.332    pwm_clock
    SLICE_X40Y47         FDRE                                         r  sound_counter_reg[19]/C
                         clock pessimism             -0.364     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.062     3.956    sound_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 sound_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 4.332 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.757    -2.109    pwm_clock
    SLICE_X40Y43         FDRE                                         r  sound_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.653 r  sound_counter_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.114    sound_counter_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.440 r  sound_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.440    sound_counter_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.326 r  sound_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.326    sound_counter_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.212 r  sound_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.212    sound_counter_reg[8]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  sound_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    sound_counter_reg[12]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.141 r  sound_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.141    sound_counter_reg[16]_i_1_n_5
    SLICE_X40Y47         FDRE                                         r  sound_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.580     4.332    pwm_clock
    SLICE_X40Y47         FDRE                                         r  sound_counter_reg[18]/C
                         clock pessimism             -0.364     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.062     3.956    sound_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 sound_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 4.332 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.757    -2.109    pwm_clock
    SLICE_X40Y43         FDRE                                         r  sound_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.653 r  sound_counter_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.114    sound_counter_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.440 r  sound_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.440    sound_counter_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.326 r  sound_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.326    sound_counter_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.212 r  sound_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.212    sound_counter_reg[8]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  sound_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    sound_counter_reg[12]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.125 r  sound_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.125    sound_counter_reg[16]_i_1_n_7
    SLICE_X40Y47         FDRE                                         r  sound_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.580     4.332    pwm_clock
    SLICE_X40Y47         FDRE                                         r  sound_counter_reg[16]/C
                         clock pessimism             -0.364     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.062     3.956    sound_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 sound_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 4.331 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.757    -2.109    pwm_clock
    SLICE_X40Y43         FDRE                                         r  sound_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.653 r  sound_counter_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.114    sound_counter_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.440 r  sound_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.440    sound_counter_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.326 r  sound_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.326    sound_counter_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.212 r  sound_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.212    sound_counter_reg[8]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.122 r  sound_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.122    sound_counter_reg[12]_i_1_n_6
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579     4.331    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[13]/C
                         clock pessimism             -0.364     3.967    
                         clock uncertainty           -0.075     3.893    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.062     3.955    sound_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          3.955    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 sound_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 4.331 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.757    -2.109    pwm_clock
    SLICE_X40Y43         FDRE                                         r  sound_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.653 r  sound_counter_reg[1]/Q
                         net (fo=1, routed)           0.539    -1.114    sound_counter_reg_n_0_[1]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.440 r  sound_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.440    sound_counter_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.326 r  sound_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.326    sound_counter_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.212 r  sound_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.212    sound_counter_reg[8]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.101 r  sound_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.101    sound_counter_reg[12]_i_1_n_4
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579     4.331    pwm_clock
    SLICE_X40Y46         FDRE                                         r  sound_counter_reg[15]/C
                         clock pessimism             -0.364     3.967    
                         clock uncertainty           -0.075     3.893    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.062     3.955    sound_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          3.955    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 1.615ns (71.576%)  route 0.641ns (28.424%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 4.332 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.757    -2.109    pwm_clock
    SLICE_X42Y45         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518    -1.591 r  pwm_counter_reg[1]/Q
                         net (fo=3, routed)           0.641    -0.950    pwm_counter_reg[1]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.293 r  pwm_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.293    pwm_counter_reg[0]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.176 r  pwm_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.176    pwm_counter_reg[4]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.147 r  pwm_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.147    pwm_counter_reg[8]_i_1_n_6
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.580     4.332    pwm_clock
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[9]/C
                         clock pessimism             -0.364     3.968    
                         clock uncertainty           -0.075     3.894    
    SLICE_X42Y47         FDRE (Setup_fdre_C_D)        0.109     4.003    pwm_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          4.003    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  3.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.594    -0.414    pwm_clock
    SLICE_X42Y46         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.125    -0.125    pwm_counter_reg[6]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.015 r  pwm_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.015    pwm_counter_reg[4]_i_1_n_5
    SLICE_X42Y46         FDRE                                         r  pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.179    pwm_clock
    SLICE_X42Y46         FDRE                                         r  pwm_counter_reg[6]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.134    -0.280    pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pwm_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.124    pwm_counter_reg[10]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.014 r  pwm_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.014    pwm_counter_reg[8]_i_1_n_5
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[10]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.594    -0.414    pwm_clock
    SLICE_X42Y45         FDRE                                         r  pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  pwm_counter_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.124    pwm_counter_reg[2]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.014 r  pwm_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.014    pwm_counter_reg[0]_i_1_n_5
    SLICE_X42Y45         FDRE                                         r  pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.179    pwm_clock
    SLICE_X42Y45         FDRE                                         r  pwm_counter_reg[2]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.134    -0.280    pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sound_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.594    -0.414    pwm_clock
    SLICE_X40Y43         FDRE                                         r  sound_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  sound_counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.152    sound_counter_reg_n_0_[2]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.041 r  sound_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.041    sound_counter_reg[0]_i_1_n_5
    SLICE_X40Y43         FDRE                                         r  sound_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.179    pwm_clock
    SLICE_X40Y43         FDRE                                         r  sound_counter_reg[2]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.105    -0.309    sound_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sound_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.594    -0.414    pwm_clock
    SLICE_X40Y44         FDRE                                         r  sound_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  sound_counter_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.152    sound_counter_reg_n_0_[6]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.041 r  sound_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.041    sound_counter_reg[4]_i_1_n_5
    SLICE_X40Y44         FDRE                                         r  sound_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.179    pwm_clock
    SLICE_X40Y44         FDRE                                         r  sound_counter_reg[6]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.105    -0.309    sound_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sound_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.413    pwm_clock
    SLICE_X40Y47         FDRE                                         r  sound_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.272 r  sound_counter_reg[18]/Q
                         net (fo=4, routed)           0.134    -0.139    sound_counter_reg[18]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.028 r  sound_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.028    sound_counter_reg[16]_i_1_n_5
    SLICE_X40Y47         FDRE                                         r  sound_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.864    -0.178    pwm_clock
    SLICE_X40Y47         FDRE                                         r  sound_counter_reg[18]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.105    -0.308    sound_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sound_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.594    -0.414    pwm_clock
    SLICE_X40Y43         FDRE                                         r  sound_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  sound_counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.152    sound_counter_reg_n_0_[2]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.008 r  sound_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.008    sound_counter_reg[0]_i_1_n_4
    SLICE_X40Y43         FDRE                                         r  sound_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.179    pwm_clock
    SLICE_X40Y43         FDRE                                         r  sound_counter_reg[3]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.105    -0.309    sound_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sound_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.594    -0.414    pwm_clock
    SLICE_X40Y44         FDRE                                         r  sound_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  sound_counter_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.152    sound_counter_reg_n_0_[6]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.008 r  sound_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.008    sound_counter_reg[4]_i_1_n_4
    SLICE_X40Y44         FDRE                                         r  sound_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.179    pwm_clock
    SLICE_X40Y44         FDRE                                         r  sound_counter_reg[7]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.105    -0.309    sound_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.594    -0.414    pwm_clock
    SLICE_X42Y46         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.125    -0.125    pwm_counter_reg[6]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.021 r  pwm_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.021    pwm_counter_reg[4]_i_1_n_4
    SLICE_X42Y46         FDRE                                         r  pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.863    -0.179    pwm_clock
    SLICE_X42Y46         FDRE                                         r  pwm_counter_reg[7]/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.134    -0.280    pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 pwm_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.595    -0.413    pwm_clock
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  pwm_counter_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.124    pwm_counter_reg[10]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.022 r  pwm_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.022    pwm_counter_reg[8]_i_1_n_4
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.864    -0.178    pwm_clock
    SLICE_X42Y47         FDRE                                         r  pwm_counter_reg[11]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.134    -0.279    pwm_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_combined_clock_gen
Waveform(ns):       { 0.000 3.051 }
Period(ns):         6.102
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.102       3.946      BUFGCTRL_X0Y17  clk_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.102       4.853      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X43Y46    modulated_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y45    pwm_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y47    pwm_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y47    pwm_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y45    pwm_counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y45    pwm_counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y45    pwm_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y46    pwm_counter_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.102       153.898    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X43Y46    modulated_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X43Y46    modulated_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y45    pwm_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y45    pwm_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y47    pwm_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y47    pwm_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y47    pwm_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y47    pwm_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y45    pwm_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y45    pwm_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X43Y46    modulated_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X43Y46    modulated_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y45    pwm_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y45    pwm_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y47    pwm_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y47    pwm_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y47    pwm_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y47    pwm_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y45    pwm_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y45    pwm_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_combined_clock_gen
  To Clock:  clkfbout_combined_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_combined_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_combined_clock_gen
  To Clock:  clk_out2_combined_clock_gen

Setup :            2  Failing Endpoints,  Worst Slack       -2.647ns,  Total Violation       -4.083ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 something_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            test_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        4.144ns  (logic 2.256ns (54.438%)  route 1.888ns (45.562%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 162.975 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.108ns = ( 160.604 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.758   160.604    mclk_OBUF
    SLICE_X41Y48         FDRE                                         r  something_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456   161.060 r  something_reg[12]/Q
                         net (fo=9, routed)           0.650   161.709    something_reg_n_0_[12]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.124   161.833 r  test[10]_i_15/O
                         net (fo=1, routed)           0.000   161.833    test[10]_i_15_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   162.366 r  test_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.001   162.367    test_reg[10]_i_11_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   162.621 r  test_reg[10]_i_10/CO[0]
                         net (fo=2, routed)           0.582   163.203    test_reg[10]_i_10_n_3
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.367   163.570 r  test[10]_i_7/O
                         net (fo=1, routed)           0.000   163.570    test[10]_i_7_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   163.968 r  test_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.656   164.624    test1
    SLICE_X36Y49         LUT3 (Prop_lut3_I1_O)        0.124   164.748 r  test[10]_i_1/O
                         net (fo=1, routed)           0.000   164.748    test[10]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  test_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579   162.975    pwm_clock
    SLICE_X36Y49         FDRE                                         r  test_reg[10]/C
                         clock pessimism             -0.686   162.289    
                         clock uncertainty           -0.220   162.069    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.031   162.100    test_reg[10]
  -------------------------------------------------------------------
                         required time                        162.100    
                         arrival time                        -164.748    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -1.436ns  (required time - arrival time)
  Source:                 something_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            test_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        2.979ns  (logic 1.390ns (46.665%)  route 1.589ns (53.335%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 162.975 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.108ns = ( 160.604 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.758   160.604    mclk_OBUF
    SLICE_X41Y48         FDRE                                         r  something_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.419   161.023 r  something_reg[14]/Q
                         net (fo=7, routed)           0.855   161.878    something_reg_n_0_[14]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.297   162.175 r  test[11]_i_8/O
                         net (fo=1, routed)           0.000   162.175    test[11]_i_8_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   162.725 r  test_reg[11]_i_2/CO[3]
                         net (fo=2, routed)           0.733   163.458    test10_in
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.124   163.582 r  test[11]_i_1/O
                         net (fo=1, routed)           0.000   163.582    test[11]_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  test_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.579   162.975    pwm_clock
    SLICE_X38Y47         FDRE                                         r  test_reg[11]/C
                         clock pessimism             -0.686   162.289    
                         clock uncertainty           -0.220   162.069    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)        0.077   162.146    test_reg[11]
  -------------------------------------------------------------------
                         required time                        162.146    
                         arrival time                        -163.582    
  -------------------------------------------------------------------
                         slack                                 -1.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 something_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            test_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.388ns (41.232%)  route 0.553ns (58.768%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.595    -0.413    mclk_OBUF
    SLICE_X41Y48         FDRE                                         r  something_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.285 r  something_reg[14]/Q
                         net (fo=7, routed)           0.270    -0.015    something_reg_n_0_[14]
    SLICE_X36Y48         LUT3 (Prop_lut3_I2_O)        0.096     0.081 r  test[11]_i_10/O
                         net (fo=1, routed)           0.000     0.081    test[11]_i_10_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.200 f  test_reg[11]_i_3/CO[3]
                         net (fo=2, routed)           0.283     0.483    test_reg[11]_i_3_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.528 r  test[11]_i_1/O
                         net (fo=1, routed)           0.000     0.528    test[11]_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  test_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.180    pwm_clock
    SLICE_X38Y47         FDRE                                         r  test_reg[11]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.120     0.244    test_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 something_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            test_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.388ns (41.413%)  route 0.549ns (58.587%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.595    -0.413    mclk_OBUF
    SLICE_X41Y48         FDRE                                         r  something_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.285 r  something_reg[14]/Q
                         net (fo=7, routed)           0.270    -0.015    something_reg_n_0_[14]
    SLICE_X36Y48         LUT3 (Prop_lut3_I2_O)        0.096     0.081 r  test[11]_i_10/O
                         net (fo=1, routed)           0.000     0.081    test[11]_i_10_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.200 r  test_reg[11]_i_3/CO[3]
                         net (fo=2, routed)           0.278     0.478    test_reg[11]_i_3_n_0
    SLICE_X36Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.523 r  test[10]_i_1/O
                         net (fo=1, routed)           0.000     0.523    test[10]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  test_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.862    -0.180    pwm_clock
    SLICE_X36Y49         FDRE                                         r  test_reg[10]/C
                         clock pessimism              0.084    -0.096    
                         clock uncertainty            0.220     0.124    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.092     0.216    test_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.308    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_combined_clock_gen
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_combined_clock_gen'  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.413ns  (logic 3.603ns (42.820%)  route 4.811ns (57.180%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen fall edge)
                                                     40.678    40.678 f  
    K17                                               0.000    40.678 f  clk (IN)
                         net (fo=0)                   0.000    40.678    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    42.170 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    43.476    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    34.957 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    36.711    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    36.812 f  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          3.057    39.869    mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.502    43.370 f  mclk_OBUF_inst/O
                         net (fo=0)                   0.000    43.370    mclk
    R17                                                               f  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.498ns  (logic 4.280ns (50.361%)  route 4.218ns (49.639%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.741    -2.125    mic_codec/clk_out1
    SLICE_X42Y51         FDRE                                         r  mic_codec/bclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518    -1.607 r  mic_codec/bclk_cnt_reg[0]/Q
                         net (fo=6, routed)           0.635    -0.973    mic_codec/bclk_cnt_reg[0]
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.124    -0.849 r  mic_codec/pbdat_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.466    -0.383    mic_codec/pbdat_OBUF_inst_i_2_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.124    -0.259 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.118     2.859    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.514     6.373 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.373    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 4.147ns (68.077%)  route 1.945ns (31.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.756    -2.110    mic_codec/clk_out1
    SLICE_X43Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.691 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           1.945     0.253    reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.728     3.982 r  reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     3.982    reclrc
    Y18                                                               r  reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.071ns  (logic 4.114ns (67.756%)  route 1.958ns (32.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.756    -2.110    mic_codec/clk_out1
    SLICE_X43Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.691 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           1.958     0.266    reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.695     3.961 r  pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     3.961    pblrc
    T19                                                               r  pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 4.008ns (68.621%)  route 1.833ns (31.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.741    -2.125    mic_codec/clk_out1
    SLICE_X43Y51         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.669 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           1.833     0.164    bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.552     3.716 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.716    bclk
    R19                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_combined_clock_gen'  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.229ns (49.708%)  route 1.243ns (50.292%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.746    -0.262    mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.203     0.941 r  mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.941    mclk
    R17                                                               r  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.394ns (77.020%)  route 0.416ns (22.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.419    mic_codec/clk_out1
    SLICE_X43Y51         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           0.416     0.138    bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.253     1.390 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.390    bclk
    R19                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.403ns (74.439%)  route 0.482ns (25.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X43Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.287 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.482     0.194    reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.275     1.469 r  pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.469    pblrc
    T19                                                               r  pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.436ns (75.192%)  route 0.474ns (24.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.593    -0.415    mic_codec/clk_out1
    SLICE_X43Y8          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.287 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.474     0.186    reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.308     1.494 r  reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.494    reclrc
    Y18                                                               r  reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.462ns (57.753%)  route 1.069ns (42.247%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.589    -0.419    mic_codec/clk_out1
    SLICE_X42Y51         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.271 r  mic_codec/bclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.173    mic_codec/bclk_cnt_reg[4]
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.099    -0.074 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.971     0.897    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.215     2.112 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     2.112    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_combined_clock_gen
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.966ns  (logic 4.280ns (47.731%)  route 4.687ns (52.269%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.756    -2.110    pwm_clock
    SLICE_X38Y47         FDRE                                         r  test_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518    -1.592 r  test_reg[11]/Q
                         net (fo=3, routed)           1.103    -0.489    mic_codec/test[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.124    -0.365 r  mic_codec/pbdat_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.466     0.101    mic_codec/pbdat_OBUF_inst_i_2_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.225 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.118     3.342    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.514     6.856 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.856    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modulated_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            modulated
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.756ns  (logic 4.043ns (70.252%)  route 1.712ns (29.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          1.757    -2.109    pwm_clock
    SLICE_X43Y46         FDRE                                         r  modulated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.653 r  modulated_reg/Q
                         net (fo=1, routed)           1.712     0.059    modulated_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.587     3.646 r  modulated_OBUF_inst/O
                         net (fo=0)                   0.000     3.646    modulated
    V12                                                               r  modulated (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modulated_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            modulated
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.429ns (80.136%)  route 0.354ns (19.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.594    -0.414    pwm_clock
    SLICE_X43Y46         FDRE                                         r  modulated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  modulated_reg/Q
                         net (fo=1, routed)           0.354     0.081    modulated_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.288     1.369 r  modulated_OBUF_inst/O
                         net (fo=0)                   0.000     1.369    modulated
    V12                                                               r  modulated (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.446ns (49.276%)  route 1.488ns (50.724%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=35, routed)          0.593    -0.415    pwm_clock
    SLICE_X36Y49         FDRE                                         r  test_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  test_reg[10]/Q
                         net (fo=3, routed)           0.396     0.121    mic_codec/test[0]
    SLICE_X42Y51         LUT4 (Prop_lut4_I2_O)        0.045     0.166 r  mic_codec/pbdat_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.122     0.288    mic_codec/pbdat_OBUF_inst_i_2_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.333 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.971     1.304    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.215     2.519 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     2.519    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_combined_clock_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_combined_clock_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.029ns (2.091%)  route 1.358ns (97.909%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_combined_clock_gen fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    20.447 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.928    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.543    18.385 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    18.929    clk_gen/inst/clkfbout_combined_clock_gen
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    18.958 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.814    19.772    clk_gen/inst/clkfbout_buf_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_combined_clock_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.181ns  (logic 0.091ns (2.861%)  route 3.090ns (97.139%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clkfbout_combined_clock_gen
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.496    -1.854    clk_gen/inst/clkfbout_buf_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_combined_clock_gen

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.674ns  (logic 1.576ns (42.907%)  route 2.098ns (57.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.567     3.019    start_IBUF
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.143 r  FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.531     3.674    state
    SLICE_X40Y49         FDRE                                         r  FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.580    -1.769    mclk_OBUF
    SLICE_X40Y49         FDRE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.674ns  (logic 1.576ns (42.907%)  route 2.098ns (57.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.567     3.019    start_IBUF
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.143 r  FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.531     3.674    state
    SLICE_X40Y49         FDRE                                         r  FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.580    -1.769    mclk_OBUF
    SLICE_X40Y49         FDRE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            something_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.648ns  (logic 1.576ns (43.216%)  route 2.071ns (56.784%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.567     3.019    start_IBUF
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.143 r  FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.504     3.648    state
    SLICE_X37Y48         FDRE                                         r  something_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.579    -1.770    mclk_OBUF
    SLICE_X37Y48         FDRE                                         r  something_reg[13]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            something_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 1.576ns (45.096%)  route 1.919ns (54.904%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.567     3.019    start_IBUF
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.143 r  FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.352     3.496    state
    SLICE_X41Y48         FDRE                                         r  something_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.580    -1.769    mclk_OBUF
    SLICE_X41Y48         FDRE                                         r  something_reg[12]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            something_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 1.576ns (45.096%)  route 1.919ns (54.904%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.567     3.019    start_IBUF
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.124     3.143 r  FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.352     3.496    state
    SLICE_X41Y48         FDRE                                         r  something_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          1.580    -1.769    mclk_OBUF
    SLICE_X41Y48         FDRE                                         r  something_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            something_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.265ns (26.241%)  route 0.746ns (73.759%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.614     0.834    start_IBUF
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.045     0.879 r  FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.132     1.012    state
    SLICE_X41Y48         FDRE                                         r  something_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.864    -0.178    mclk_OBUF
    SLICE_X41Y48         FDRE                                         r  something_reg[12]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            something_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.265ns (26.241%)  route 0.746ns (73.759%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.614     0.834    start_IBUF
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.045     0.879 r  FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.132     1.012    state
    SLICE_X41Y48         FDRE                                         r  something_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.864    -0.178    mclk_OBUF
    SLICE_X41Y48         FDRE                                         r  something_reg[14]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.265ns (25.045%)  route 0.795ns (74.955%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.614     0.834    start_IBUF
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.045     0.879 r  FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.181     1.060    state
    SLICE_X40Y49         FDRE                                         r  FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.864    -0.178    mclk_OBUF
    SLICE_X40Y49         FDRE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.265ns (25.045%)  route 0.795ns (74.955%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.614     0.834    start_IBUF
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.045     0.879 r  FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.181     1.060    state
    SLICE_X40Y49         FDRE                                         r  FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.864    -0.178    mclk_OBUF
    SLICE_X40Y49         FDRE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            something_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.265ns (24.748%)  route 0.807ns (75.252%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.614     0.834    start_IBUF
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.045     0.879 r  FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.193     1.073    state
    SLICE_X37Y48         FDRE                                         r  something_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=49, routed)          0.862    -0.180    mclk_OBUF
    SLICE_X37Y48         FDRE                                         r  something_reg[13]/C





