 
****************************************
Report : clocks
Design : Design_Top
Version: K-2015.06
Date   : Thu Aug 25 03:45:02 2022
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
CLK1            20.00   {0 10}              d         {REF_CLK}
CLK2          1085.00   {0 542}             d         {UART_CLK}
DIV_CLOCK     8680.00   {0 4340}            G         {u_Clock_Divider/o_div_clk}
GATED_CLOCK     20.00   {0 10}              G         {u_Clock_Gating/Gated_clk}
SCAN_CLK       100.00   {0 50}                        {scan_clk}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
DIV_CLOCK     UART_CLK       {u_Clock_Divider/o_div_clk}
                                            CLK2           divide_by(8)
GATED_CLOCK   REF_CLK        {u_Clock_Gating/Gated_clk}
                                            CLK1           divide_by(1)
--------------------------------------------------------------------------------
1
