read -sv run_verilog_mid/adder_32b_19_45_48044b2e158a9aad871b27055271b977.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_45_48044b2e158a9aad871b27055271b977_yosys.v
