# 100-Days-of-RTL-code

Day 1 : Clock Generator

Day 2 : D-Flipflop

Day 3 : JK-Flipflop

Day 4 : 4-Bit Controlled Buffer

Day 5 : Bidirectional Shift Register

Day 6 : Minority Detector

Day 7 : T-Flipflop

Day 8 : Decoder Using Demultiplexer 

Day 9 : Binary to BCD Converter

Day 10 : Binary to Gray Converter

Day 11 : Full Adder using Half Subtractors

Day 12 : Seven Segment Display

Day 13 : Decimal to Binary Encoder

Day 14 : Serial Input Serial Output using D-Flipflop

Day 15 : Digital Clock using BCD Counter

Day 16 : Synchronous Counter 

Day 17 : PISO Shift Register

Day 18 : 4-Bit Parallel Adder

Day 19 : SIPO Shift Register

Day 20 : Johnson Counter

Day 21 : Shift Operations

Day 22 : Modulo-N- Bit-Counter

Day 23 : N-Bit-Parity-Generator

Day 24 : Parameterised Reflected Binary Counter

Day 25 : Multiplexer using Transmission Gate

Day 26 : Single Port RAM 

Day 27 : N-BIT BCD Adder

Day 28 : Frequency Divider by Odd Number

Day 29 : Dual Port RAM

Day 30 : Greatest Common Divisor

Day 31 : Greatest Common Divisor via Data Path and Controller

Day 32 : Factorial

Day 33 : Sequence Detector(101)- Moore Model

Day 34 : Clock Buffer
