$date
	Wed Sep 24 13:02:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & i4 $end
$var reg 1 ' i5 $end
$var reg 1 ( i6 $end
$var reg 1 ) i7 $end
$var reg 1 * s0 $end
$var reg 1 + s1 $end
$var reg 1 , s2 $end
$scope module m1 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & i4 $end
$var wire 1 ' i5 $end
$var wire 1 ( i6 $end
$var wire 1 ) i7 $end
$var wire 1 * s0 $end
$var wire 1 + s1 $end
$var wire 1 , s2 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
1"
1!
$end
#10
1*
1#
0"
#20
1!
0*
1+
1$
0#
#30
1*
1%
0$
#40
1!
0*
0+
1,
1&
0%
#50
1*
1'
0&
#60
1!
0*
1+
1(
0'
#70
1*
1)
0(
#200
