{
  // this is a comment
  "global invariants": [ 
    " (RTL.reg_0_w_stage == 2'b00 ) |->  ( ( (RTL.id_ex_reg_wen == 0) || (RTL.id_ex_rd != 2'd0) ) && ( (RTL.ex_wb_reg_wen == 0) || (RTL.ex_wb_rd != 2'd0) ) )",
    " (RTL.reg_1_w_stage == 2'b00 ) |->  ( ( (RTL.id_ex_reg_wen == 0) || (RTL.id_ex_rd != 2'd1) ) && ( (RTL.ex_wb_reg_wen == 0) || (RTL.ex_wb_rd != 2'd1) ) )",
    " (RTL.reg_2_w_stage == 2'b00 ) |->  ( ( (RTL.id_ex_reg_wen == 0) || (RTL.id_ex_rd != 2'd2) ) && ( (RTL.ex_wb_reg_wen == 0) || (RTL.ex_wb_rd != 2'd2) ) )",
    " (RTL.reg_3_w_stage == 2'b00 ) |->  ( ( (RTL.id_ex_reg_wen == 0) || (RTL.id_ex_rd != 2'd3) ) && ( (RTL.ex_wb_reg_wen == 0) || (RTL.ex_wb_rd != 2'd3) ) )",
    " (RTL.reg_0_w_stage == 2'b10 ) |->  ( ( (RTL.id_ex_reg_wen == 1) && (RTL.id_ex_rd == 2'd0) ) && ( (RTL.ex_wb_reg_wen == 0) || (RTL.ex_wb_rd != 2'd0) ) )",
    " (RTL.reg_1_w_stage == 2'b10 ) |->  ( ( (RTL.id_ex_reg_wen == 1) && (RTL.id_ex_rd == 2'd1) ) && ( (RTL.ex_wb_reg_wen == 0) || (RTL.ex_wb_rd != 2'd1) ) )",
    " (RTL.reg_2_w_stage == 2'b10 ) |->  ( ( (RTL.id_ex_reg_wen == 1) && (RTL.id_ex_rd == 2'd2) ) && ( (RTL.ex_wb_reg_wen == 0) || (RTL.ex_wb_rd != 2'd2) ) )",
    " (RTL.reg_3_w_stage == 2'b10 ) |->  ( ( (RTL.id_ex_reg_wen == 1) && (RTL.id_ex_rd == 2'd3) ) && ( (RTL.ex_wb_reg_wen == 0) || (RTL.ex_wb_rd != 2'd3) ) )",
    " (RTL.reg_0_w_stage == 2'b11 ) |->  ( ( (RTL.id_ex_reg_wen == 1) && (RTL.id_ex_rd == 2'd0) ) && ( (RTL.ex_wb_reg_wen == 1) && (RTL.ex_wb_rd == 2'd0) ) )",
    " (RTL.reg_1_w_stage == 2'b11 ) |->  ( ( (RTL.id_ex_reg_wen == 1) && (RTL.id_ex_rd == 2'd1) ) && ( (RTL.ex_wb_reg_wen == 1) && (RTL.ex_wb_rd == 2'd1) ) )",
    " (RTL.reg_2_w_stage == 2'b11 ) |->  ( ( (RTL.id_ex_reg_wen == 1) && (RTL.id_ex_rd == 2'd2) ) && ( (RTL.ex_wb_reg_wen == 1) && (RTL.ex_wb_rd == 2'd2) ) )",
    " (RTL.reg_3_w_stage == 2'b11 ) |->  ( ( (RTL.id_ex_reg_wen == 1) && (RTL.id_ex_rd == 2'd3) ) && ( (RTL.ex_wb_reg_wen == 1) && (RTL.ex_wb_rd == 2'd3) ) )",
    " (RTL.reg_0_w_stage == 2'b01 ) |->  ( ( (RTL.id_ex_reg_wen == 0) || (RTL.id_ex_rd != 2'd0) ) && ( (RTL.ex_wb_reg_wen == 1) && (RTL.ex_wb_rd == 2'd0) ) )",
    " (RTL.reg_1_w_stage == 2'b01 ) |->  ( ( (RTL.id_ex_reg_wen == 0) || (RTL.id_ex_rd != 2'd1) ) && ( (RTL.ex_wb_reg_wen == 1) && (RTL.ex_wb_rd == 2'd1) ) )",
    " (RTL.reg_2_w_stage == 2'b01 ) |->  ( ( (RTL.id_ex_reg_wen == 0) || (RTL.id_ex_rd != 2'd2) ) && ( (RTL.ex_wb_reg_wen == 1) && (RTL.ex_wb_rd == 2'd2) ) )",
    " (RTL.reg_3_w_stage == 2'b01 ) |->  ( ( (RTL.id_ex_reg_wen == 0) || (RTL.id_ex_rd != 2'd3) ) && ( (RTL.ex_wb_reg_wen == 1) && (RTL.ex_wb_rd == 2'd3) ) )"
  ],

  "instructions": [
    {
      "instruction": "NOP",
      "ready signal": "#stage_tracker# == 2"
    },
    {
      "instruction": "ADD",
      "ready signal": "#stage_tracker# == 2"
    },
    {
      "instruction": "SUB",
      "ready signal": "#stage_tracker# == 2"
    },
    {
      "instruction": "AND",
      "ready signal": "#ppl_stage_wb# ## 1"
    }
  ]
}

