# Syncronous-FIFO
Verilog code for Synchronous Fifo Circuit to carry out RTL to GDS development
