
active_marker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005310  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  08005498  08005498  00006498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055d0  080055d0  000070b0  2**0
                  CONTENTS
  4 .ARM          00000000  080055d0  080055d0  000070b0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080055d0  080055d0  000070b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055d0  080055d0  000065d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055d4  080055d4  000065d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  080055d8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000070b0  2**0
                  CONTENTS
 10 .bss          00000340  200000b0  200000b0  000070b0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200003f0  200003f0  000070b0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000070b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012067  00000000  00000000  000070e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002bb3  00000000  00000000  00019147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e98  00000000  00000000  0001bd00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b47  00000000  00000000  0001cb98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003069  00000000  00000000  0001d6df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015228  00000000  00000000  00020748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a1950  00000000  00000000  00035970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d72c0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003f40  00000000  00000000  000d7304  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  000db244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b0 	.word	0x200000b0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005480 	.word	0x08005480

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000b4 	.word	0x200000b4
 80001c4:	08005480 	.word	0x08005480

080001c8 <getMode>:
static const int msg_size = 8;
static uint8_t ID_uart = 8;
static bool color_uart = TEAM_COLOR_BLUE;
static uint16_t illuminance_uart = 0;

int getMode(void) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(MODE_GPIO_Port, MODE_Pin);
 80001cc:	2102      	movs	r1, #2
 80001ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80001d2:	f001 fd6f 	bl	8001cb4 <HAL_GPIO_ReadPin>
 80001d6:	4603      	mov	r3, r0
}
 80001d8:	4618      	mov	r0, r3
 80001da:	bd80      	pop	{r7, pc}

080001dc <getID>:

uint8_t getID(void) {
 80001dc:	b580      	push	{r7, lr}
 80001de:	b082      	sub	sp, #8
 80001e0:	af00      	add	r7, sp, #0
  uint8_t ID = 0;
 80001e2:	2300      	movs	r3, #0
 80001e4:	71fb      	strb	r3, [r7, #7]
  switch (getMode()) {
 80001e6:	f7ff ffef 	bl	80001c8 <getMode>
 80001ea:	4603      	mov	r3, r0
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d002      	beq.n	80001f6 <getID+0x1a>
 80001f0:	2b01      	cmp	r3, #1
 80001f2:	d046      	beq.n	8000282 <getID+0xa6>
    break;
  case MODE_UART:
    ID = ID_uart;
    break;
  default:
    break;
 80001f4:	e049      	b.n	800028a <getID+0xae>
    ID |= !(HAL_GPIO_ReadPin(ID1_GPIO_Port, ID1_Pin)) << 0;
 80001f6:	2108      	movs	r1, #8
 80001f8:	4826      	ldr	r0, [pc, #152]	@ (8000294 <getID+0xb8>)
 80001fa:	f001 fd5b 	bl	8001cb4 <HAL_GPIO_ReadPin>
 80001fe:	4603      	mov	r3, r0
 8000200:	2b00      	cmp	r3, #0
 8000202:	bf0c      	ite	eq
 8000204:	2301      	moveq	r3, #1
 8000206:	2300      	movne	r3, #0
 8000208:	b2db      	uxtb	r3, r3
 800020a:	b25a      	sxtb	r2, r3
 800020c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000210:	4313      	orrs	r3, r2
 8000212:	b25b      	sxtb	r3, r3
 8000214:	71fb      	strb	r3, [r7, #7]
    ID |= !(HAL_GPIO_ReadPin(ID2_GPIO_Port, ID2_Pin)) << 1;
 8000216:	2120      	movs	r1, #32
 8000218:	481e      	ldr	r0, [pc, #120]	@ (8000294 <getID+0xb8>)
 800021a:	f001 fd4b 	bl	8001cb4 <HAL_GPIO_ReadPin>
 800021e:	4603      	mov	r3, r0
 8000220:	2b00      	cmp	r3, #0
 8000222:	d101      	bne.n	8000228 <getID+0x4c>
 8000224:	2302      	movs	r3, #2
 8000226:	e000      	b.n	800022a <getID+0x4e>
 8000228:	2300      	movs	r3, #0
 800022a:	b25a      	sxtb	r2, r3
 800022c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000230:	4313      	orrs	r3, r2
 8000232:	b25b      	sxtb	r3, r3
 8000234:	71fb      	strb	r3, [r7, #7]
    ID |= !(HAL_GPIO_ReadPin(ID4_GPIO_Port, ID4_Pin)) << 2;
 8000236:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800023a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800023e:	f001 fd39 	bl	8001cb4 <HAL_GPIO_ReadPin>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d101      	bne.n	800024c <getID+0x70>
 8000248:	2304      	movs	r3, #4
 800024a:	e000      	b.n	800024e <getID+0x72>
 800024c:	2300      	movs	r3, #0
 800024e:	b25a      	sxtb	r2, r3
 8000250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000254:	4313      	orrs	r3, r2
 8000256:	b25b      	sxtb	r3, r3
 8000258:	71fb      	strb	r3, [r7, #7]
    ID |= !(HAL_GPIO_ReadPin(ID8_GPIO_Port, ID8_Pin)) << 3;
 800025a:	2110      	movs	r1, #16
 800025c:	480d      	ldr	r0, [pc, #52]	@ (8000294 <getID+0xb8>)
 800025e:	f001 fd29 	bl	8001cb4 <HAL_GPIO_ReadPin>
 8000262:	4603      	mov	r3, r0
 8000264:	2b00      	cmp	r3, #0
 8000266:	d101      	bne.n	800026c <getID+0x90>
 8000268:	2308      	movs	r3, #8
 800026a:	e000      	b.n	800026e <getID+0x92>
 800026c:	2300      	movs	r3, #0
 800026e:	b25a      	sxtb	r2, r3
 8000270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000274:	4313      	orrs	r3, r2
 8000276:	b25b      	sxtb	r3, r3
 8000278:	71fb      	strb	r3, [r7, #7]
    ID_uart = ID;
 800027a:	4a07      	ldr	r2, [pc, #28]	@ (8000298 <getID+0xbc>)
 800027c:	79fb      	ldrb	r3, [r7, #7]
 800027e:	7013      	strb	r3, [r2, #0]
    break;
 8000280:	e003      	b.n	800028a <getID+0xae>
    ID = ID_uart;
 8000282:	4b05      	ldr	r3, [pc, #20]	@ (8000298 <getID+0xbc>)
 8000284:	781b      	ldrb	r3, [r3, #0]
 8000286:	71fb      	strb	r3, [r7, #7]
    break;
 8000288:	bf00      	nop
  }
  return ID;
 800028a:	79fb      	ldrb	r3, [r7, #7]
}
 800028c:	4618      	mov	r0, r3
 800028e:	3708      	adds	r7, #8
 8000290:	46bd      	mov	sp, r7
 8000292:	bd80      	pop	{r7, pc}
 8000294:	48000400 	.word	0x48000400
 8000298:	20000050 	.word	0x20000050

0800029c <getColor>:

bool getColor(void) {
 800029c:	b580      	push	{r7, lr}
 800029e:	b082      	sub	sp, #8
 80002a0:	af00      	add	r7, sp, #0
  bool color;
  switch (getMode()) {
 80002a2:	f7ff ff91 	bl	80001c8 <getMode>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d002      	beq.n	80002b2 <getColor+0x16>
 80002ac:	2b01      	cmp	r3, #1
 80002ae:	d00f      	beq.n	80002d0 <getColor+0x34>
    break;
  case MODE_UART:
    color = color_uart;
    break;
  default:
    break;
 80002b0:	e012      	b.n	80002d8 <getColor+0x3c>
    color = HAL_GPIO_ReadPin(COLOR_GPIO_Port, COLOR_Pin);
 80002b2:	2104      	movs	r1, #4
 80002b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002b8:	f001 fcfc 	bl	8001cb4 <HAL_GPIO_ReadPin>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	bf14      	ite	ne
 80002c2:	2301      	movne	r3, #1
 80002c4:	2300      	moveq	r3, #0
 80002c6:	71fb      	strb	r3, [r7, #7]
    color_uart = color;
 80002c8:	4a06      	ldr	r2, [pc, #24]	@ (80002e4 <getColor+0x48>)
 80002ca:	79fb      	ldrb	r3, [r7, #7]
 80002cc:	7013      	strb	r3, [r2, #0]
    break;
 80002ce:	e003      	b.n	80002d8 <getColor+0x3c>
    color = color_uart;
 80002d0:	4b04      	ldr	r3, [pc, #16]	@ (80002e4 <getColor+0x48>)
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	71fb      	strb	r3, [r7, #7]
    break;
 80002d6:	bf00      	nop
  }
  return color;
 80002d8:	79fb      	ldrb	r3, [r7, #7]
}
 80002da:	4618      	mov	r0, r3
 80002dc:	3708      	adds	r7, #8
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	bf00      	nop
 80002e4:	20000051 	.word	0x20000051

080002e8 <setPattern>:

/* 0     4
 *    2
 *  1   3
 */
void setPattern(uint8_t ID, uint8_t color) {
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b086      	sub	sp, #24
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	4603      	mov	r3, r0
 80002f0:	460a      	mov	r2, r1
 80002f2:	71fb      	strb	r3, [r7, #7]
 80002f4:	4613      	mov	r3, r2
 80002f6:	71bb      	strb	r3, [r7, #6]
  RGB pattern[5];
  pattern[0] = *(PATTERN_ADDR[ID]->dot0);
 80002f8:	79fb      	ldrb	r3, [r7, #7]
 80002fa:	4a23      	ldr	r2, [pc, #140]	@ (8000388 <setPattern+0xa0>)
 80002fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000300:	681a      	ldr	r2, [r3, #0]
 8000302:	f107 0308 	add.w	r3, r7, #8
 8000306:	8811      	ldrh	r1, [r2, #0]
 8000308:	7892      	ldrb	r2, [r2, #2]
 800030a:	8019      	strh	r1, [r3, #0]
 800030c:	709a      	strb	r2, [r3, #2]
  pattern[1] = *(PATTERN_ADDR[ID]->dot1);
 800030e:	79fb      	ldrb	r3, [r7, #7]
 8000310:	4a1d      	ldr	r2, [pc, #116]	@ (8000388 <setPattern+0xa0>)
 8000312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000316:	685a      	ldr	r2, [r3, #4]
 8000318:	f107 030b 	add.w	r3, r7, #11
 800031c:	8811      	ldrh	r1, [r2, #0]
 800031e:	7892      	ldrb	r2, [r2, #2]
 8000320:	8019      	strh	r1, [r3, #0]
 8000322:	709a      	strb	r2, [r3, #2]
  pattern[3] = *(PATTERN_ADDR[ID]->dot2);
 8000324:	79fb      	ldrb	r3, [r7, #7]
 8000326:	4a18      	ldr	r2, [pc, #96]	@ (8000388 <setPattern+0xa0>)
 8000328:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800032c:	689a      	ldr	r2, [r3, #8]
 800032e:	f107 0311 	add.w	r3, r7, #17
 8000332:	8811      	ldrh	r1, [r2, #0]
 8000334:	7892      	ldrb	r2, [r2, #2]
 8000336:	8019      	strh	r1, [r3, #0]
 8000338:	709a      	strb	r2, [r3, #2]
  pattern[4] = *(PATTERN_ADDR[ID]->dot3);
 800033a:	79fb      	ldrb	r3, [r7, #7]
 800033c:	4a12      	ldr	r2, [pc, #72]	@ (8000388 <setPattern+0xa0>)
 800033e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000342:	68da      	ldr	r2, [r3, #12]
 8000344:	f107 0314 	add.w	r3, r7, #20
 8000348:	8811      	ldrh	r1, [r2, #0]
 800034a:	7892      	ldrb	r2, [r2, #2]
 800034c:	8019      	strh	r1, [r3, #0]
 800034e:	709a      	strb	r2, [r3, #2]
  if (color == TEAM_COLOR_BLUE) {
 8000350:	79bb      	ldrb	r3, [r7, #6]
 8000352:	2b01      	cmp	r3, #1
 8000354:	d107      	bne.n	8000366 <setPattern+0x7e>
    pattern[2] = color_blue;
 8000356:	4a0d      	ldr	r2, [pc, #52]	@ (800038c <setPattern+0xa4>)
 8000358:	f107 030e 	add.w	r3, r7, #14
 800035c:	8811      	ldrh	r1, [r2, #0]
 800035e:	7892      	ldrb	r2, [r2, #2]
 8000360:	8019      	strh	r1, [r3, #0]
 8000362:	709a      	strb	r2, [r3, #2]
 8000364:	e006      	b.n	8000374 <setPattern+0x8c>
  } else {
    pattern[2] = color_yellow;
 8000366:	4a0a      	ldr	r2, [pc, #40]	@ (8000390 <setPattern+0xa8>)
 8000368:	f107 030e 	add.w	r3, r7, #14
 800036c:	8811      	ldrh	r1, [r2, #0]
 800036e:	7892      	ldrb	r2, [r2, #2]
 8000370:	8019      	strh	r1, [r3, #0]
 8000372:	709a      	strb	r2, [r3, #2]
  }
  NeoPixel_Send(pattern);
 8000374:	f107 0308 	add.w	r3, r7, #8
 8000378:	4618      	mov	r0, r3
 800037a:	f000 fb45 	bl	8000a08 <NeoPixel_Send>
}
 800037e:	bf00      	nop
 8000380:	3718      	adds	r7, #24
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	20000010 	.word	0x20000010
 800038c:	20000000 	.word	0x20000000
 8000390:	20000004 	.word	0x20000004

08000394 <Uart_Init>:

//--------------------------------------------
// UART

void Uart_Init(UART_HandleTypeDef *huart_arg) {
 8000394:	b580      	push	{r7, lr}
 8000396:	b082      	sub	sp, #8
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
  huart = huart_arg;
 800039c:	4a07      	ldr	r2, [pc, #28]	@ (80003bc <Uart_Init+0x28>)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	6013      	str	r3, [r2, #0]
  HAL_UART_Receive_IT(huart, rx_buf, msg_size);
 80003a2:	4b06      	ldr	r3, [pc, #24]	@ (80003bc <Uart_Init+0x28>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	2208      	movs	r2, #8
 80003a8:	b292      	uxth	r2, r2
 80003aa:	4905      	ldr	r1, [pc, #20]	@ (80003c0 <Uart_Init+0x2c>)
 80003ac:	4618      	mov	r0, r3
 80003ae:	f003 fdb9 	bl	8003f24 <HAL_UART_Receive_IT>
}
 80003b2:	bf00      	nop
 80003b4:	3708      	adds	r7, #8
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	bf00      	nop
 80003bc:	200000cc 	.word	0x200000cc
 80003c0:	200000d0 	.word	0x200000d0

080003c4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart_arg) {
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b082      	sub	sp, #8
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
  if (huart_arg == huart && getMode() == MODE_UART) {
 80003cc:	4b3f      	ldr	r3, [pc, #252]	@ (80004cc <HAL_UART_RxCpltCallback+0x108>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	687a      	ldr	r2, [r7, #4]
 80003d2:	429a      	cmp	r2, r3
 80003d4:	d16d      	bne.n	80004b2 <HAL_UART_RxCpltCallback+0xee>
 80003d6:	f7ff fef7 	bl	80001c8 <getMode>
 80003da:	4603      	mov	r3, r0
 80003dc:	2b01      	cmp	r3, #1
 80003de:	d168      	bne.n	80004b2 <HAL_UART_RxCpltCallback+0xee>
    switch (rx_buf[0]) {
 80003e0:	4b3b      	ldr	r3, [pc, #236]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	2b05      	cmp	r3, #5
 80003e6:	d863      	bhi.n	80004b0 <HAL_UART_RxCpltCallback+0xec>
 80003e8:	a201      	add	r2, pc, #4	@ (adr r2, 80003f0 <HAL_UART_RxCpltCallback+0x2c>)
 80003ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ee:	bf00      	nop
 80003f0:	08000409 	.word	0x08000409
 80003f4:	08000423 	.word	0x08000423
 80003f8:	0800043d 	.word	0x0800043d
 80003fc:	08000457 	.word	0x08000457
 8000400:	08000471 	.word	0x08000471
 8000404:	08000495 	.word	0x08000495
    case COMMAND_BLUE:
      color_blue.r = rx_buf[1];
 8000408:	4b31      	ldr	r3, [pc, #196]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 800040a:	785a      	ldrb	r2, [r3, #1]
 800040c:	4b31      	ldr	r3, [pc, #196]	@ (80004d4 <HAL_UART_RxCpltCallback+0x110>)
 800040e:	701a      	strb	r2, [r3, #0]
      color_blue.g = rx_buf[2];
 8000410:	4b2f      	ldr	r3, [pc, #188]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 8000412:	789a      	ldrb	r2, [r3, #2]
 8000414:	4b2f      	ldr	r3, [pc, #188]	@ (80004d4 <HAL_UART_RxCpltCallback+0x110>)
 8000416:	705a      	strb	r2, [r3, #1]
      color_blue.b = rx_buf[3];
 8000418:	4b2d      	ldr	r3, [pc, #180]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 800041a:	78da      	ldrb	r2, [r3, #3]
 800041c:	4b2d      	ldr	r3, [pc, #180]	@ (80004d4 <HAL_UART_RxCpltCallback+0x110>)
 800041e:	709a      	strb	r2, [r3, #2]
      break;
 8000420:	e047      	b.n	80004b2 <HAL_UART_RxCpltCallback+0xee>
    case COMMAND_YELLOW:
      color_yellow.r = rx_buf[1];
 8000422:	4b2b      	ldr	r3, [pc, #172]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 8000424:	785a      	ldrb	r2, [r3, #1]
 8000426:	4b2c      	ldr	r3, [pc, #176]	@ (80004d8 <HAL_UART_RxCpltCallback+0x114>)
 8000428:	701a      	strb	r2, [r3, #0]
      color_yellow.g = rx_buf[2];
 800042a:	4b29      	ldr	r3, [pc, #164]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 800042c:	789a      	ldrb	r2, [r3, #2]
 800042e:	4b2a      	ldr	r3, [pc, #168]	@ (80004d8 <HAL_UART_RxCpltCallback+0x114>)
 8000430:	705a      	strb	r2, [r3, #1]
      color_yellow.b = rx_buf[3];
 8000432:	4b27      	ldr	r3, [pc, #156]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 8000434:	78da      	ldrb	r2, [r3, #3]
 8000436:	4b28      	ldr	r3, [pc, #160]	@ (80004d8 <HAL_UART_RxCpltCallback+0x114>)
 8000438:	709a      	strb	r2, [r3, #2]
      break;
 800043a:	e03a      	b.n	80004b2 <HAL_UART_RxCpltCallback+0xee>
    case COMMAND_PINK:
      color_pink.r = rx_buf[1];
 800043c:	4b24      	ldr	r3, [pc, #144]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 800043e:	785a      	ldrb	r2, [r3, #1]
 8000440:	4b26      	ldr	r3, [pc, #152]	@ (80004dc <HAL_UART_RxCpltCallback+0x118>)
 8000442:	701a      	strb	r2, [r3, #0]
      color_pink.g = rx_buf[2];
 8000444:	4b22      	ldr	r3, [pc, #136]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 8000446:	789a      	ldrb	r2, [r3, #2]
 8000448:	4b24      	ldr	r3, [pc, #144]	@ (80004dc <HAL_UART_RxCpltCallback+0x118>)
 800044a:	705a      	strb	r2, [r3, #1]
      color_pink.b = rx_buf[3];
 800044c:	4b20      	ldr	r3, [pc, #128]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 800044e:	78da      	ldrb	r2, [r3, #3]
 8000450:	4b22      	ldr	r3, [pc, #136]	@ (80004dc <HAL_UART_RxCpltCallback+0x118>)
 8000452:	709a      	strb	r2, [r3, #2]
      break;
 8000454:	e02d      	b.n	80004b2 <HAL_UART_RxCpltCallback+0xee>
    case COMMAND_GREEN:
      color_green.r = rx_buf[1];
 8000456:	4b1e      	ldr	r3, [pc, #120]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 8000458:	785a      	ldrb	r2, [r3, #1]
 800045a:	4b21      	ldr	r3, [pc, #132]	@ (80004e0 <HAL_UART_RxCpltCallback+0x11c>)
 800045c:	701a      	strb	r2, [r3, #0]
      color_green.g = rx_buf[2];
 800045e:	4b1c      	ldr	r3, [pc, #112]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 8000460:	789a      	ldrb	r2, [r3, #2]
 8000462:	4b1f      	ldr	r3, [pc, #124]	@ (80004e0 <HAL_UART_RxCpltCallback+0x11c>)
 8000464:	705a      	strb	r2, [r3, #1]
      color_green.b = rx_buf[3];
 8000466:	4b1a      	ldr	r3, [pc, #104]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 8000468:	78da      	ldrb	r2, [r3, #3]
 800046a:	4b1d      	ldr	r3, [pc, #116]	@ (80004e0 <HAL_UART_RxCpltCallback+0x11c>)
 800046c:	709a      	strb	r2, [r3, #2]
      break;
 800046e:	e020      	b.n	80004b2 <HAL_UART_RxCpltCallback+0xee>
    case COMMAND_ILLUMINANCE:
      illuminance_uart = 0;
 8000470:	4b1c      	ldr	r3, [pc, #112]	@ (80004e4 <HAL_UART_RxCpltCallback+0x120>)
 8000472:	2200      	movs	r2, #0
 8000474:	801a      	strh	r2, [r3, #0]
      illuminance_uart += (rx_buf[1] << 8) + rx_buf[2];
 8000476:	4b16      	ldr	r3, [pc, #88]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 8000478:	785b      	ldrb	r3, [r3, #1]
 800047a:	021b      	lsls	r3, r3, #8
 800047c:	b29b      	uxth	r3, r3
 800047e:	4a14      	ldr	r2, [pc, #80]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 8000480:	7892      	ldrb	r2, [r2, #2]
 8000482:	4413      	add	r3, r2
 8000484:	b29a      	uxth	r2, r3
 8000486:	4b17      	ldr	r3, [pc, #92]	@ (80004e4 <HAL_UART_RxCpltCallback+0x120>)
 8000488:	881b      	ldrh	r3, [r3, #0]
 800048a:	4413      	add	r3, r2
 800048c:	b29a      	uxth	r2, r3
 800048e:	4b15      	ldr	r3, [pc, #84]	@ (80004e4 <HAL_UART_RxCpltCallback+0x120>)
 8000490:	801a      	strh	r2, [r3, #0]
      break;
 8000492:	e00e      	b.n	80004b2 <HAL_UART_RxCpltCallback+0xee>
    case COMMAND_ID:
      ID_uart = rx_buf[1];
 8000494:	4b0e      	ldr	r3, [pc, #56]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 8000496:	785a      	ldrb	r2, [r3, #1]
 8000498:	4b13      	ldr	r3, [pc, #76]	@ (80004e8 <HAL_UART_RxCpltCallback+0x124>)
 800049a:	701a      	strb	r2, [r3, #0]
      color_uart = rx_buf[2];
 800049c:	4b0c      	ldr	r3, [pc, #48]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 800049e:	789b      	ldrb	r3, [r3, #2]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	bf14      	ite	ne
 80004a4:	2301      	movne	r3, #1
 80004a6:	2300      	moveq	r3, #0
 80004a8:	b2da      	uxtb	r2, r3
 80004aa:	4b10      	ldr	r3, [pc, #64]	@ (80004ec <HAL_UART_RxCpltCallback+0x128>)
 80004ac:	701a      	strb	r2, [r3, #0]
      break;
 80004ae:	e000      	b.n	80004b2 <HAL_UART_RxCpltCallback+0xee>
    default:
      break;
 80004b0:	bf00      	nop
    }
  }
  HAL_UART_Receive_IT(huart, rx_buf, msg_size);
 80004b2:	4b06      	ldr	r3, [pc, #24]	@ (80004cc <HAL_UART_RxCpltCallback+0x108>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	2208      	movs	r2, #8
 80004b8:	b292      	uxth	r2, r2
 80004ba:	4905      	ldr	r1, [pc, #20]	@ (80004d0 <HAL_UART_RxCpltCallback+0x10c>)
 80004bc:	4618      	mov	r0, r3
 80004be:	f003 fd31 	bl	8003f24 <HAL_UART_Receive_IT>
}
 80004c2:	bf00      	nop
 80004c4:	3708      	adds	r7, #8
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	200000cc 	.word	0x200000cc
 80004d0:	200000d0 	.word	0x200000d0
 80004d4:	20000000 	.word	0x20000000
 80004d8:	20000004 	.word	0x20000004
 80004dc:	20000008 	.word	0x20000008
 80004e0:	2000000c 	.word	0x2000000c
 80004e4:	200000d8 	.word	0x200000d8
 80004e8:	20000050 	.word	0x20000050
 80004ec:	20000051 	.word	0x20000051

080004f0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f6:	f000 fdc5 	bl	8001084 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fa:	f000 f86f 	bl	80005dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004fe:	f000 f9ed 	bl	80008dc <MX_GPIO_Init>
  MX_DMA_Init();
 8000502:	f000 f9cd 	bl	80008a0 <MX_DMA_Init>
  MX_SPI1_Init();
 8000506:	f000 f95d 	bl	80007c4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800050a:	f000 f999 	bl	8000840 <MX_USART1_UART_Init>
  MX_CAN_Init();
 800050e:	f000 f8c7 	bl	80006a0 <MX_CAN_Init>
  MX_I2C1_Init();
 8000512:	f000 f8f9 	bl	8000708 <MX_I2C1_Init>
  MX_IWDG_Init();
 8000516:	f000 f937 	bl	8000788 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
//  VEML6030_init(&hi2c1, SENS_ADDR_0);
//  VEML6030_init(&hi2c1, SENS_ADDR_1);
  NeoPixel_Init(&hspi1);
 800051a:	4829      	ldr	r0, [pc, #164]	@ (80005c0 <main+0xd0>)
 800051c:	f000 fa64 	bl	80009e8 <NeoPixel_Init>
  Uart_Init(&huart1);
 8000520:	4828      	ldr	r0, [pc, #160]	@ (80005c4 <main+0xd4>)
 8000522:	f7ff ff37 	bl	8000394 <Uart_Init>
//setup cycle
  float *cycle_basis = calloc(CYCLE_LAST, sizeof(float));
 8000526:	2104      	movs	r1, #4
 8000528:	2003      	movs	r0, #3
 800052a:	f004 fe49 	bl	80051c0 <calloc>
 800052e:	4603      	mov	r3, r0
 8000530:	607b      	str	r3, [r7, #4]
  uint32_t *cycle_old = calloc(CYCLE_LAST, sizeof(uint32_t));
 8000532:	2104      	movs	r1, #4
 8000534:	2003      	movs	r0, #3
 8000536:	f004 fe43 	bl	80051c0 <calloc>
 800053a:	4603      	mov	r3, r0
 800053c:	603b      	str	r3, [r7, #0]
  cycle_basis[CYCLE_MAIN] = 50;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	4a21      	ldr	r2, [pc, #132]	@ (80005c8 <main+0xd8>)
 8000542:	601a      	str	r2, [r3, #0]
  cycle_basis[CYCLE_PATTERN] = 200;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	3308      	adds	r3, #8
 8000548:	4a20      	ldr	r2, [pc, #128]	@ (80005cc <main+0xdc>)
 800054a:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    ID = getID();
 800054c:	f7ff fe46 	bl	80001dc <getID>
 8000550:	4603      	mov	r3, r0
 8000552:	461a      	mov	r2, r3
 8000554:	4b1e      	ldr	r3, [pc, #120]	@ (80005d0 <main+0xe0>)
 8000556:	701a      	strb	r2, [r3, #0]
    color = getColor();
 8000558:	f7ff fea0 	bl	800029c <getColor>
 800055c:	4603      	mov	r3, r0
 800055e:	461a      	mov	r2, r3
 8000560:	4b1c      	ldr	r3, [pc, #112]	@ (80005d4 <main+0xe4>)
 8000562:	701a      	strb	r2, [r3, #0]
//    if ((ID != ID_past || color != color_past)
//        && CycleController(CYCLE_PATTERN, cycle_basis, cycle_old)) {
    if (CycleController(CYCLE_PATTERN, cycle_basis, cycle_old)) {
 8000564:	683a      	ldr	r2, [r7, #0]
 8000566:	6879      	ldr	r1, [r7, #4]
 8000568:	2002      	movs	r0, #2
 800056a:	f000 fd21 	bl	8000fb0 <CycleController>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d016      	beq.n	80005a2 <main+0xb2>
      /*
       * Since data transfer to the first LED may fail,
       * the same output process is repeated.
       */
      setPattern(ID, color);
 8000574:	4b16      	ldr	r3, [pc, #88]	@ (80005d0 <main+0xe0>)
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	4a16      	ldr	r2, [pc, #88]	@ (80005d4 <main+0xe4>)
 800057a:	7812      	ldrb	r2, [r2, #0]
 800057c:	4611      	mov	r1, r2
 800057e:	4618      	mov	r0, r3
 8000580:	f7ff feb2 	bl	80002e8 <setPattern>
      HAL_Delay(10);
 8000584:	200a      	movs	r0, #10
 8000586:	f000 fde3 	bl	8001150 <HAL_Delay>
      setPattern(ID, color);
 800058a:	4b11      	ldr	r3, [pc, #68]	@ (80005d0 <main+0xe0>)
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	4a11      	ldr	r2, [pc, #68]	@ (80005d4 <main+0xe4>)
 8000590:	7812      	ldrb	r2, [r2, #0]
 8000592:	4611      	mov	r1, r2
 8000594:	4618      	mov	r0, r3
 8000596:	f7ff fea7 	bl	80002e8 <setPattern>
    }

    while (!CycleController(CYCLE_MAIN, cycle_basis, cycle_old)) {
 800059a:	e002      	b.n	80005a2 <main+0xb2>
      HAL_Delay(1);
 800059c:	2001      	movs	r0, #1
 800059e:	f000 fdd7 	bl	8001150 <HAL_Delay>
    while (!CycleController(CYCLE_MAIN, cycle_basis, cycle_old)) {
 80005a2:	683a      	ldr	r2, [r7, #0]
 80005a4:	6879      	ldr	r1, [r7, #4]
 80005a6:	2000      	movs	r0, #0
 80005a8:	f000 fd02 	bl	8000fb0 <CycleController>
 80005ac:	4603      	mov	r3, r0
 80005ae:	f083 0301 	eor.w	r3, r3, #1
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d1f1      	bne.n	800059c <main+0xac>
    }
    HAL_IWDG_Refresh(&hiwdg);
 80005b8:	4807      	ldr	r0, [pc, #28]	@ (80005d8 <main+0xe8>)
 80005ba:	f001 fd20 	bl	8001ffe <HAL_IWDG_Refresh>
    ID = getID();
 80005be:	e7c5      	b.n	800054c <main+0x5c>
 80005c0:	20000168 	.word	0x20000168
 80005c4:	20000210 	.word	0x20000210
 80005c8:	42480000 	.word	0x42480000
 80005cc:	43480000 	.word	0x43480000
 80005d0:	20000298 	.word	0x20000298
 80005d4:	20000299 	.word	0x20000299
 80005d8:	20000158 	.word	0x20000158

080005dc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b096      	sub	sp, #88	@ 0x58
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80005e2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80005e6:	2228      	movs	r2, #40	@ 0x28
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f004 feba 	bl	8005364 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80005f0:	f107 031c 	add.w	r3, r7, #28
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
 8000606:	605a      	str	r2, [r3, #4]
 8000608:	609a      	str	r2, [r3, #8]
 800060a:	60da      	str	r2, [r3, #12]
 800060c:	611a      	str	r2, [r3, #16]
 800060e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8000610:	230b      	movs	r3, #11
 8000612:	633b      	str	r3, [r7, #48]	@ 0x30
      | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000614:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000618:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV8;
 800061a:	2307      	movs	r3, #7
 800061c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800061e:	2301      	movs	r3, #1
 8000620:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000622:	2310      	movs	r3, #16
 8000624:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000626:	2301      	movs	r3, #1
 8000628:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800062a:	2302      	movs	r3, #2
 800062c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800062e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000632:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL13;
 8000634:	f44f 1330 	mov.w	r3, #2883584	@ 0x2c0000
 8000638:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800063a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800063e:	4618      	mov	r0, r3
 8000640:	f001 fcee 	bl	8002020 <HAL_RCC_OscConfig>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <SystemClock_Config+0x72>
    Error_Handler();
 800064a:	f000 f9c7 	bl	80009dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800064e:	230f      	movs	r3, #15
 8000650:	61fb      	str	r3, [r7, #28]
      | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000652:	2302      	movs	r3, #2
 8000654:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000656:	2300      	movs	r3, #0
 8000658:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800065a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800065e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000660:	2300      	movs	r3, #0
 8000662:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000664:	f107 031c 	add.w	r3, r7, #28
 8000668:	2102      	movs	r1, #2
 800066a:	4618      	mov	r0, r3
 800066c:	f002 fd16 	bl	800309c <HAL_RCC_ClockConfig>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <SystemClock_Config+0x9e>
    Error_Handler();
 8000676:	f000 f9b1 	bl	80009dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection =
 800067a:	2321      	movs	r3, #33	@ 0x21
 800067c:	607b      	str	r3, [r7, #4]
      RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800067e:	2300      	movs	r3, #0
 8000680:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000682:	2300      	movs	r3, #0
 8000684:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000686:	1d3b      	adds	r3, r7, #4
 8000688:	4618      	mov	r0, r3
 800068a:	f002 ff3f 	bl	800350c <HAL_RCCEx_PeriphCLKConfig>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <SystemClock_Config+0xbc>
    Error_Handler();
 8000694:	f000 f9a2 	bl	80009dc <Error_Handler>
  }
}
 8000698:	bf00      	nop
 800069a:	3758      	adds	r7, #88	@ 0x58
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}

080006a0 <MX_CAN_Init>:
/**
 * @brief CAN Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN_Init(void) {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80006a4:	4b16      	ldr	r3, [pc, #88]	@ (8000700 <MX_CAN_Init+0x60>)
 80006a6:	4a17      	ldr	r2, [pc, #92]	@ (8000704 <MX_CAN_Init+0x64>)
 80006a8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 80006aa:	4b15      	ldr	r3, [pc, #84]	@ (8000700 <MX_CAN_Init+0x60>)
 80006ac:	2210      	movs	r2, #16
 80006ae:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80006b0:	4b13      	ldr	r3, [pc, #76]	@ (8000700 <MX_CAN_Init+0x60>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80006b6:	4b12      	ldr	r3, [pc, #72]	@ (8000700 <MX_CAN_Init+0x60>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 80006bc:	4b10      	ldr	r3, [pc, #64]	@ (8000700 <MX_CAN_Init+0x60>)
 80006be:	2200      	movs	r2, #0
 80006c0:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80006c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000700 <MX_CAN_Init+0x60>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80006c8:	4b0d      	ldr	r3, [pc, #52]	@ (8000700 <MX_CAN_Init+0x60>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80006ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000700 <MX_CAN_Init+0x60>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80006d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000700 <MX_CAN_Init+0x60>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80006da:	4b09      	ldr	r3, [pc, #36]	@ (8000700 <MX_CAN_Init+0x60>)
 80006dc:	2200      	movs	r2, #0
 80006de:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80006e0:	4b07      	ldr	r3, [pc, #28]	@ (8000700 <MX_CAN_Init+0x60>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80006e6:	4b06      	ldr	r3, [pc, #24]	@ (8000700 <MX_CAN_Init+0x60>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK) {
 80006ec:	4804      	ldr	r0, [pc, #16]	@ (8000700 <MX_CAN_Init+0x60>)
 80006ee:	f000 fd53 	bl	8001198 <HAL_CAN_Init>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_CAN_Init+0x5c>
    Error_Handler();
 80006f8:	f000 f970 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80006fc:	bf00      	nop
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	200000dc 	.word	0x200000dc
 8000704:	40006400 	.word	0x40006400

08000708 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800070c:	4b1b      	ldr	r3, [pc, #108]	@ (800077c <MX_I2C1_Init+0x74>)
 800070e:	4a1c      	ldr	r2, [pc, #112]	@ (8000780 <MX_I2C1_Init+0x78>)
 8000710:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00101D7C;
 8000712:	4b1a      	ldr	r3, [pc, #104]	@ (800077c <MX_I2C1_Init+0x74>)
 8000714:	4a1b      	ldr	r2, [pc, #108]	@ (8000784 <MX_I2C1_Init+0x7c>)
 8000716:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000718:	4b18      	ldr	r3, [pc, #96]	@ (800077c <MX_I2C1_Init+0x74>)
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800071e:	4b17      	ldr	r3, [pc, #92]	@ (800077c <MX_I2C1_Init+0x74>)
 8000720:	2201      	movs	r2, #1
 8000722:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000724:	4b15      	ldr	r3, [pc, #84]	@ (800077c <MX_I2C1_Init+0x74>)
 8000726:	2200      	movs	r2, #0
 8000728:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800072a:	4b14      	ldr	r3, [pc, #80]	@ (800077c <MX_I2C1_Init+0x74>)
 800072c:	2200      	movs	r2, #0
 800072e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000730:	4b12      	ldr	r3, [pc, #72]	@ (800077c <MX_I2C1_Init+0x74>)
 8000732:	2200      	movs	r2, #0
 8000734:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000736:	4b11      	ldr	r3, [pc, #68]	@ (800077c <MX_I2C1_Init+0x74>)
 8000738:	2200      	movs	r2, #0
 800073a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800073c:	4b0f      	ldr	r3, [pc, #60]	@ (800077c <MX_I2C1_Init+0x74>)
 800073e:	2200      	movs	r2, #0
 8000740:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000742:	480e      	ldr	r0, [pc, #56]	@ (800077c <MX_I2C1_Init+0x74>)
 8000744:	f001 fae6 	bl	8001d14 <HAL_I2C_Init>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <MX_I2C1_Init+0x4a>
    Error_Handler();
 800074e:	f000 f945 	bl	80009dc <Error_Handler>
  }

  /** Configure Analogue filter
   */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 8000752:	2100      	movs	r1, #0
 8000754:	4809      	ldr	r0, [pc, #36]	@ (800077c <MX_I2C1_Init+0x74>)
 8000756:	f001 fb6c 	bl	8001e32 <HAL_I2CEx_ConfigAnalogFilter>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_I2C1_Init+0x5c>
    Error_Handler();
 8000760:	f000 f93c 	bl	80009dc <Error_Handler>
  }

  /** Configure Digital filter
   */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8000764:	2100      	movs	r1, #0
 8000766:	4805      	ldr	r0, [pc, #20]	@ (800077c <MX_I2C1_Init+0x74>)
 8000768:	f001 fbae 	bl	8001ec8 <HAL_I2CEx_ConfigDigitalFilter>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <MX_I2C1_Init+0x6e>
    Error_Handler();
 8000772:	f000 f933 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000776:	bf00      	nop
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	20000104 	.word	0x20000104
 8000780:	40005400 	.word	0x40005400
 8000784:	00101d7c 	.word	0x00101d7c

08000788 <MX_IWDG_Init>:
/**
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void) {
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800078c:	4b0b      	ldr	r3, [pc, #44]	@ (80007bc <MX_IWDG_Init+0x34>)
 800078e:	4a0c      	ldr	r2, [pc, #48]	@ (80007c0 <MX_IWDG_Init+0x38>)
 8000790:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_8;
 8000792:	4b0a      	ldr	r3, [pc, #40]	@ (80007bc <MX_IWDG_Init+0x34>)
 8000794:	2201      	movs	r2, #1
 8000796:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8000798:	4b08      	ldr	r3, [pc, #32]	@ (80007bc <MX_IWDG_Init+0x34>)
 800079a:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800079e:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 80007a0:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <MX_IWDG_Init+0x34>)
 80007a2:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80007a6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK) {
 80007a8:	4804      	ldr	r0, [pc, #16]	@ (80007bc <MX_IWDG_Init+0x34>)
 80007aa:	f001 fbd9 	bl	8001f60 <HAL_IWDG_Init>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_IWDG_Init+0x30>
    Error_Handler();
 80007b4:	f000 f912 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80007b8:	bf00      	nop
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	20000158 	.word	0x20000158
 80007c0:	40003000 	.word	0x40003000

080007c4 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007ca:	4a1c      	ldr	r2, [pc, #112]	@ (800083c <MX_SPI1_Init+0x78>)
 80007cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80007d6:	4b18      	ldr	r3, [pc, #96]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007d8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80007dc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007de:	4b16      	ldr	r3, [pc, #88]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007e0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80007e4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007e6:	4b14      	ldr	r3, [pc, #80]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007ec:	4b12      	ldr	r3, [pc, #72]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007f2:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007f8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80007fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007fc:	2210      	movs	r2, #16
 80007fe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000800:	4b0d      	ldr	r3, [pc, #52]	@ (8000838 <MX_SPI1_Init+0x74>)
 8000802:	2200      	movs	r2, #0
 8000804:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000806:	4b0c      	ldr	r3, [pc, #48]	@ (8000838 <MX_SPI1_Init+0x74>)
 8000808:	2200      	movs	r2, #0
 800080a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800080c:	4b0a      	ldr	r3, [pc, #40]	@ (8000838 <MX_SPI1_Init+0x74>)
 800080e:	2200      	movs	r2, #0
 8000810:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000812:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <MX_SPI1_Init+0x74>)
 8000814:	2207      	movs	r2, #7
 8000816:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000818:	4b07      	ldr	r3, [pc, #28]	@ (8000838 <MX_SPI1_Init+0x74>)
 800081a:	2200      	movs	r2, #0
 800081c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800081e:	4b06      	ldr	r3, [pc, #24]	@ (8000838 <MX_SPI1_Init+0x74>)
 8000820:	2200      	movs	r2, #0
 8000822:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000824:	4804      	ldr	r0, [pc, #16]	@ (8000838 <MX_SPI1_Init+0x74>)
 8000826:	f002 ff97 	bl	8003758 <HAL_SPI_Init>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_SPI1_Init+0x70>
    Error_Handler();
 8000830:	f000 f8d4 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000834:	bf00      	nop
 8000836:	bd80      	pop	{r7, pc}
 8000838:	20000168 	.word	0x20000168
 800083c:	40013000 	.word	0x40013000

08000840 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000844:	4b14      	ldr	r3, [pc, #80]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000846:	4a15      	ldr	r2, [pc, #84]	@ (800089c <MX_USART1_UART_Init+0x5c>)
 8000848:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800084a:	4b13      	ldr	r3, [pc, #76]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 800084c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000850:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000852:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000858:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 800085a:	2200      	movs	r2, #0
 800085c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000860:	2200      	movs	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000864:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000866:	220c      	movs	r2, #12
 8000868:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086a:	4b0b      	ldr	r3, [pc, #44]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 800086c:	2200      	movs	r2, #0
 800086e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000870:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000872:	2200      	movs	r2, #0
 8000874:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000876:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000878:	2200      	movs	r2, #0
 800087a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800087c:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 800087e:	2200      	movs	r2, #0
 8000880:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000882:	4805      	ldr	r0, [pc, #20]	@ (8000898 <MX_USART1_UART_Init+0x58>)
 8000884:	f003 fb00 	bl	8003e88 <HAL_UART_Init>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_USART1_UART_Init+0x52>
    Error_Handler();
 800088e:	f000 f8a5 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	20000210 	.word	0x20000210
 800089c:	40013800 	.word	0x40013800

080008a0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008a6:	4b0c      	ldr	r3, [pc, #48]	@ (80008d8 <MX_DMA_Init+0x38>)
 80008a8:	695b      	ldr	r3, [r3, #20]
 80008aa:	4a0b      	ldr	r2, [pc, #44]	@ (80008d8 <MX_DMA_Init+0x38>)
 80008ac:	f043 0301 	orr.w	r3, r3, #1
 80008b0:	6153      	str	r3, [r2, #20]
 80008b2:	4b09      	ldr	r3, [pc, #36]	@ (80008d8 <MX_DMA_Init+0x38>)
 80008b4:	695b      	ldr	r3, [r3, #20]
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2100      	movs	r1, #0
 80008c2:	200d      	movs	r0, #13
 80008c4:	f000 fe3f 	bl	8001546 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80008c8:	200d      	movs	r0, #13
 80008ca:	f000 fe58 	bl	800157e <HAL_NVIC_EnableIRQ>

}
 80008ce:	bf00      	nop
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40021000 	.word	0x40021000

080008dc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b088      	sub	sp, #32
 80008e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80008e2:	f107 030c 	add.w	r3, r7, #12
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	605a      	str	r2, [r3, #4]
 80008ec:	609a      	str	r2, [r3, #8]
 80008ee:	60da      	str	r2, [r3, #12]
 80008f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008f2:	4b38      	ldr	r3, [pc, #224]	@ (80009d4 <MX_GPIO_Init+0xf8>)
 80008f4:	695b      	ldr	r3, [r3, #20]
 80008f6:	4a37      	ldr	r2, [pc, #220]	@ (80009d4 <MX_GPIO_Init+0xf8>)
 80008f8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80008fc:	6153      	str	r3, [r2, #20]
 80008fe:	4b35      	ldr	r3, [pc, #212]	@ (80009d4 <MX_GPIO_Init+0xf8>)
 8000900:	695b      	ldr	r3, [r3, #20]
 8000902:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000906:	60bb      	str	r3, [r7, #8]
 8000908:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800090a:	4b32      	ldr	r3, [pc, #200]	@ (80009d4 <MX_GPIO_Init+0xf8>)
 800090c:	695b      	ldr	r3, [r3, #20]
 800090e:	4a31      	ldr	r2, [pc, #196]	@ (80009d4 <MX_GPIO_Init+0xf8>)
 8000910:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000914:	6153      	str	r3, [r2, #20]
 8000916:	4b2f      	ldr	r3, [pc, #188]	@ (80009d4 <MX_GPIO_Init+0xf8>)
 8000918:	695b      	ldr	r3, [r3, #20]
 800091a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800091e:	607b      	str	r3, [r7, #4]
 8000920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000922:	4b2c      	ldr	r3, [pc, #176]	@ (80009d4 <MX_GPIO_Init+0xf8>)
 8000924:	695b      	ldr	r3, [r3, #20]
 8000926:	4a2b      	ldr	r2, [pc, #172]	@ (80009d4 <MX_GPIO_Init+0xf8>)
 8000928:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800092c:	6153      	str	r3, [r2, #20]
 800092e:	4b29      	ldr	r3, [pc, #164]	@ (80009d4 <MX_GPIO_Init+0xf8>)
 8000930:	695b      	ldr	r3, [r3, #20]
 8000932:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000936:	603b      	str	r3, [r7, #0]
 8000938:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 800093a:	2200      	movs	r2, #0
 800093c:	2102      	movs	r1, #2
 800093e:	4826      	ldr	r0, [pc, #152]	@ (80009d8 <MX_GPIO_Init+0xfc>)
 8000940:	f001 f9d0 	bl	8001ce4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MODE_Pin COLOR_Pin USER_BTN1_Pin ID4_Pin */
  GPIO_InitStruct.Pin = MODE_Pin | COLOR_Pin | USER_BTN1_Pin | ID4_Pin;
 8000944:	f248 0316 	movw	r3, #32790	@ 0x8016
 8000948:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800094a:	2300      	movs	r3, #0
 800094c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	2300      	movs	r3, #0
 8000950:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000952:	f107 030c 	add.w	r3, r7, #12
 8000956:	4619      	mov	r1, r3
 8000958:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800095c:	f001 f838 	bl	80019d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_VR_Pin */
  GPIO_InitStruct.Pin = USER_VR_Pin;
 8000960:	2308      	movs	r3, #8
 8000962:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000964:	2303      	movs	r3, #3
 8000966:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_VR_GPIO_Port, &GPIO_InitStruct);
 800096c:	f107 030c 	add.w	r3, r7, #12
 8000970:	4619      	mov	r1, r3
 8000972:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000976:	f001 f82b 	bl	80019d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BTN2_Pin */
  GPIO_InitStruct.Pin = USER_BTN2_Pin;
 800097a:	2340      	movs	r3, #64	@ 0x40
 800097c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800097e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000982:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BTN2_GPIO_Port, &GPIO_InitStruct);
 8000988:	f107 030c 	add.w	r3, r7, #12
 800098c:	4619      	mov	r1, r3
 800098e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000992:	f001 f81d 	bl	80019d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8000996:	2302      	movs	r3, #2
 8000998:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099a:	2301      	movs	r3, #1
 800099c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a2:	2300      	movs	r3, #0
 80009a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 030c 	add.w	r3, r7, #12
 80009aa:	4619      	mov	r1, r3
 80009ac:	480a      	ldr	r0, [pc, #40]	@ (80009d8 <MX_GPIO_Init+0xfc>)
 80009ae:	f001 f80f 	bl	80019d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ID1_Pin ID8_Pin ID2_Pin */
  GPIO_InitStruct.Pin = ID1_Pin | ID8_Pin | ID2_Pin;
 80009b2:	2338      	movs	r3, #56	@ 0x38
 80009b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b6:	2300      	movs	r3, #0
 80009b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009be:	f107 030c 	add.w	r3, r7, #12
 80009c2:	4619      	mov	r1, r3
 80009c4:	4804      	ldr	r0, [pc, #16]	@ (80009d8 <MX_GPIO_Init+0xfc>)
 80009c6:	f001 f803 	bl	80019d0 <HAL_GPIO_Init>

}
 80009ca:	bf00      	nop
 80009cc:	3720      	adds	r7, #32
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40021000 	.word	0x40021000
 80009d8:	48000400 	.word	0x48000400

080009dc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009e0:	b672      	cpsid	i
}
 80009e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80009e4:	bf00      	nop
 80009e6:	e7fd      	b.n	80009e4 <Error_Handler+0x8>

080009e8 <NeoPixel_Init>:
 */
#include "neopixel_spi.h"

SPI_HandleTypeDef *hspi;

void NeoPixel_Init(SPI_HandleTypeDef *p_hspi) {
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  hspi = p_hspi;
 80009f0:	4a04      	ldr	r2, [pc, #16]	@ (8000a04 <NeoPixel_Init+0x1c>)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	6013      	str	r3, [r2, #0]
}
 80009f6:	bf00      	nop
 80009f8:	370c      	adds	r7, #12
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	2000029c 	.word	0x2000029c

08000a08 <NeoPixel_Send>:
    RGB_buf[i].b = 255;
  }
  NeoPixel_Send(RGB_buf);
}

void NeoPixel_Send(RGB RGB_buf[]) {
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]

  uint8_t *send_buf = (uint8_t*) calloc(sizeof(uint8_t), N * 24);
 8000a10:	2178      	movs	r1, #120	@ 0x78
 8000a12:	2001      	movs	r0, #1
 8000a14:	f004 fbd4 	bl	80051c0 <calloc>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	60fb      	str	r3, [r7, #12]
  NeoPixel_Serialize(RGB_buf, send_buf);
 8000a1c:	68f9      	ldr	r1, [r7, #12]
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f000 f832 	bl	8000a88 <NeoPixel_Serialize>
  NeoPixel_Reset();
 8000a24:	f000 f814 	bl	8000a50 <NeoPixel_Reset>
  HAL_Delay(10);
 8000a28:	200a      	movs	r0, #10
 8000a2a:	f000 fb91 	bl	8001150 <HAL_Delay>
  HAL_SPI_Transmit_DMA(hspi, send_buf, N * 24);
 8000a2e:	4b07      	ldr	r3, [pc, #28]	@ (8000a4c <NeoPixel_Send+0x44>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	2278      	movs	r2, #120	@ 0x78
 8000a34:	68f9      	ldr	r1, [r7, #12]
 8000a36:	4618      	mov	r0, r3
 8000a38:	f002 ff32 	bl	80038a0 <HAL_SPI_Transmit_DMA>
  free(send_buf);
 8000a3c:	68f8      	ldr	r0, [r7, #12]
 8000a3e:	f004 fbdb 	bl	80051f8 <free>
}
 8000a42:	bf00      	nop
 8000a44:	3710      	adds	r7, #16
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	2000029c 	.word	0x2000029c

08000a50 <NeoPixel_Reset>:

void NeoPixel_Reset() {
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
  uint8_t buf = NP_RESET;
 8000a56:	2300      	movs	r3, #0
 8000a58:	70fb      	strb	r3, [r7, #3]
  for (int i = 0; i < 100; i++) {
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	607b      	str	r3, [r7, #4]
 8000a5e:	e009      	b.n	8000a74 <NeoPixel_Reset+0x24>
    HAL_SPI_Transmit_DMA(hspi, &buf, 1);
 8000a60:	4b08      	ldr	r3, [pc, #32]	@ (8000a84 <NeoPixel_Reset+0x34>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	1cf9      	adds	r1, r7, #3
 8000a66:	2201      	movs	r2, #1
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f002 ff19 	bl	80038a0 <HAL_SPI_Transmit_DMA>
  for (int i = 0; i < 100; i++) {
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	3301      	adds	r3, #1
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	2b63      	cmp	r3, #99	@ 0x63
 8000a78:	ddf2      	ble.n	8000a60 <NeoPixel_Reset+0x10>
  }
}
 8000a7a:	bf00      	nop
 8000a7c:	bf00      	nop
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	2000029c 	.word	0x2000029c

08000a88 <NeoPixel_Serialize>:

void NeoPixel_Serialize(RGB RGB[], uint8_t buf[]) {
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	6039      	str	r1, [r7, #0]
  for (int n = 0; n < N; n++) {
 8000a92:	2300      	movs	r3, #0
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	e090      	b.n	8000bba <NeoPixel_Serialize+0x132>
    for (int i = 0; i < 8; i++) {
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60bb      	str	r3, [r7, #8]
 8000a9c:	e086      	b.n	8000bac <NeoPixel_Serialize+0x124>
      if (RGB[n].g & (1 << (7 - i))) {
 8000a9e:	68fa      	ldr	r2, [r7, #12]
 8000aa0:	4613      	mov	r3, r2
 8000aa2:	005b      	lsls	r3, r3, #1
 8000aa4:	4413      	add	r3, r2
 8000aa6:	687a      	ldr	r2, [r7, #4]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	785b      	ldrb	r3, [r3, #1]
 8000aac:	461a      	mov	r2, r3
 8000aae:	68bb      	ldr	r3, [r7, #8]
 8000ab0:	f1c3 0307 	rsb	r3, r3, #7
 8000ab4:	fa42 f303 	asr.w	r3, r2, r3
 8000ab8:	f003 0301 	and.w	r3, r3, #1
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d00d      	beq.n	8000adc <NeoPixel_Serialize+0x54>
        buf[n * 24 + i] = NP_HIGH;
 8000ac0:	68fa      	ldr	r2, [r7, #12]
 8000ac2:	4613      	mov	r3, r2
 8000ac4:	005b      	lsls	r3, r3, #1
 8000ac6:	4413      	add	r3, r2
 8000ac8:	00db      	lsls	r3, r3, #3
 8000aca:	461a      	mov	r2, r3
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	4413      	add	r3, r2
 8000ad0:	461a      	mov	r2, r3
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	22f0      	movs	r2, #240	@ 0xf0
 8000ad8:	701a      	strb	r2, [r3, #0]
 8000ada:	e00c      	b.n	8000af6 <NeoPixel_Serialize+0x6e>
      } else {
        buf[n * 24 + i] = NP_LOW;
 8000adc:	68fa      	ldr	r2, [r7, #12]
 8000ade:	4613      	mov	r3, r2
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	4413      	add	r3, r2
 8000ae4:	00db      	lsls	r3, r3, #3
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	4413      	add	r3, r2
 8000aec:	461a      	mov	r2, r3
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	4413      	add	r3, r2
 8000af2:	22c0      	movs	r2, #192	@ 0xc0
 8000af4:	701a      	strb	r2, [r3, #0]
      }
      if (RGB[n].r & (1 << (7 - i))) {
 8000af6:	68fa      	ldr	r2, [r7, #12]
 8000af8:	4613      	mov	r3, r2
 8000afa:	005b      	lsls	r3, r3, #1
 8000afc:	4413      	add	r3, r2
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	4413      	add	r3, r2
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	461a      	mov	r2, r3
 8000b06:	68bb      	ldr	r3, [r7, #8]
 8000b08:	f1c3 0307 	rsb	r3, r3, #7
 8000b0c:	fa42 f303 	asr.w	r3, r2, r3
 8000b10:	f003 0301 	and.w	r3, r3, #1
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d00d      	beq.n	8000b34 <NeoPixel_Serialize+0xac>
        buf[n * 24 + i + 8] = NP_HIGH;
 8000b18:	68fa      	ldr	r2, [r7, #12]
 8000b1a:	4613      	mov	r3, r2
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	4413      	add	r3, r2
 8000b20:	00db      	lsls	r3, r3, #3
 8000b22:	461a      	mov	r2, r3
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	4413      	add	r3, r2
 8000b28:	3308      	adds	r3, #8
 8000b2a:	683a      	ldr	r2, [r7, #0]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	22f0      	movs	r2, #240	@ 0xf0
 8000b30:	701a      	strb	r2, [r3, #0]
 8000b32:	e00c      	b.n	8000b4e <NeoPixel_Serialize+0xc6>
      } else {
        buf[n * 24 + i + 8] = NP_LOW;
 8000b34:	68fa      	ldr	r2, [r7, #12]
 8000b36:	4613      	mov	r3, r2
 8000b38:	005b      	lsls	r3, r3, #1
 8000b3a:	4413      	add	r3, r2
 8000b3c:	00db      	lsls	r3, r3, #3
 8000b3e:	461a      	mov	r2, r3
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	4413      	add	r3, r2
 8000b44:	3308      	adds	r3, #8
 8000b46:	683a      	ldr	r2, [r7, #0]
 8000b48:	4413      	add	r3, r2
 8000b4a:	22c0      	movs	r2, #192	@ 0xc0
 8000b4c:	701a      	strb	r2, [r3, #0]
      }
      if (RGB[n].b & (1 << (7 - i))) {
 8000b4e:	68fa      	ldr	r2, [r7, #12]
 8000b50:	4613      	mov	r3, r2
 8000b52:	005b      	lsls	r3, r3, #1
 8000b54:	4413      	add	r3, r2
 8000b56:	687a      	ldr	r2, [r7, #4]
 8000b58:	4413      	add	r3, r2
 8000b5a:	789b      	ldrb	r3, [r3, #2]
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	68bb      	ldr	r3, [r7, #8]
 8000b60:	f1c3 0307 	rsb	r3, r3, #7
 8000b64:	fa42 f303 	asr.w	r3, r2, r3
 8000b68:	f003 0301 	and.w	r3, r3, #1
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d00d      	beq.n	8000b8c <NeoPixel_Serialize+0x104>
        buf[n * 24 + i + 16] = NP_HIGH;
 8000b70:	68fa      	ldr	r2, [r7, #12]
 8000b72:	4613      	mov	r3, r2
 8000b74:	005b      	lsls	r3, r3, #1
 8000b76:	4413      	add	r3, r2
 8000b78:	00db      	lsls	r3, r3, #3
 8000b7a:	461a      	mov	r2, r3
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	4413      	add	r3, r2
 8000b80:	3310      	adds	r3, #16
 8000b82:	683a      	ldr	r2, [r7, #0]
 8000b84:	4413      	add	r3, r2
 8000b86:	22f0      	movs	r2, #240	@ 0xf0
 8000b88:	701a      	strb	r2, [r3, #0]
 8000b8a:	e00c      	b.n	8000ba6 <NeoPixel_Serialize+0x11e>
      } else {
        buf[n * 24 + i + 16] = NP_LOW;
 8000b8c:	68fa      	ldr	r2, [r7, #12]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	4413      	add	r3, r2
 8000b94:	00db      	lsls	r3, r3, #3
 8000b96:	461a      	mov	r2, r3
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	4413      	add	r3, r2
 8000b9c:	3310      	adds	r3, #16
 8000b9e:	683a      	ldr	r2, [r7, #0]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	22c0      	movs	r2, #192	@ 0xc0
 8000ba4:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++) {
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	60bb      	str	r3, [r7, #8]
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	2b07      	cmp	r3, #7
 8000bb0:	f77f af75 	ble.w	8000a9e <NeoPixel_Serialize+0x16>
  for (int n = 0; n < N; n++) {
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	3301      	adds	r3, #1
 8000bb8:	60fb      	str	r3, [r7, #12]
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	2b04      	cmp	r3, #4
 8000bbe:	f77f af6b 	ble.w	8000a98 <NeoPixel_Serialize+0x10>
      }
    }
  }
}
 8000bc2:	bf00      	nop
 8000bc4:	bf00      	nop
 8000bc6:	3714      	adds	r7, #20
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8000c14 <HAL_MspInit+0x44>)
 8000bd8:	699b      	ldr	r3, [r3, #24]
 8000bda:	4a0e      	ldr	r2, [pc, #56]	@ (8000c14 <HAL_MspInit+0x44>)
 8000bdc:	f043 0301 	orr.w	r3, r3, #1
 8000be0:	6193      	str	r3, [r2, #24]
 8000be2:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <HAL_MspInit+0x44>)
 8000be4:	699b      	ldr	r3, [r3, #24]
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bee:	4b09      	ldr	r3, [pc, #36]	@ (8000c14 <HAL_MspInit+0x44>)
 8000bf0:	69db      	ldr	r3, [r3, #28]
 8000bf2:	4a08      	ldr	r2, [pc, #32]	@ (8000c14 <HAL_MspInit+0x44>)
 8000bf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bf8:	61d3      	str	r3, [r2, #28]
 8000bfa:	4b06      	ldr	r3, [pc, #24]	@ (8000c14 <HAL_MspInit+0x44>)
 8000bfc:	69db      	ldr	r3, [r3, #28]
 8000bfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c02:	603b      	str	r3, [r7, #0]
 8000c04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c06:	bf00      	nop
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	40021000 	.word	0x40021000

08000c18 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b08a      	sub	sp, #40	@ 0x28
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c20:	f107 0314 	add.w	r3, r7, #20
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	605a      	str	r2, [r3, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
 8000c2c:	60da      	str	r2, [r3, #12]
 8000c2e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a18      	ldr	r2, [pc, #96]	@ (8000c98 <HAL_CAN_MspInit+0x80>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d129      	bne.n	8000c8e <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000c3a:	4b18      	ldr	r3, [pc, #96]	@ (8000c9c <HAL_CAN_MspInit+0x84>)
 8000c3c:	69db      	ldr	r3, [r3, #28]
 8000c3e:	4a17      	ldr	r2, [pc, #92]	@ (8000c9c <HAL_CAN_MspInit+0x84>)
 8000c40:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c44:	61d3      	str	r3, [r2, #28]
 8000c46:	4b15      	ldr	r3, [pc, #84]	@ (8000c9c <HAL_CAN_MspInit+0x84>)
 8000c48:	69db      	ldr	r3, [r3, #28]
 8000c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c4e:	613b      	str	r3, [r7, #16]
 8000c50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c52:	4b12      	ldr	r3, [pc, #72]	@ (8000c9c <HAL_CAN_MspInit+0x84>)
 8000c54:	695b      	ldr	r3, [r3, #20]
 8000c56:	4a11      	ldr	r2, [pc, #68]	@ (8000c9c <HAL_CAN_MspInit+0x84>)
 8000c58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c5c:	6153      	str	r3, [r2, #20]
 8000c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c9c <HAL_CAN_MspInit+0x84>)
 8000c60:	695b      	ldr	r3, [r3, #20]
 8000c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000c6a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000c6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c70:	2302      	movs	r3, #2
 8000c72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c78:	2303      	movs	r3, #3
 8000c7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000c7c:	2309      	movs	r3, #9
 8000c7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c80:	f107 0314 	add.w	r3, r7, #20
 8000c84:	4619      	mov	r1, r3
 8000c86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c8a:	f000 fea1 	bl	80019d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000c8e:	bf00      	nop
 8000c90:	3728      	adds	r7, #40	@ 0x28
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40006400 	.word	0x40006400
 8000c9c:	40021000 	.word	0x40021000

08000ca0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b08a      	sub	sp, #40	@ 0x28
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca8:	f107 0314 	add.w	r3, r7, #20
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	60da      	str	r2, [r3, #12]
 8000cb6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a17      	ldr	r2, [pc, #92]	@ (8000d1c <HAL_I2C_MspInit+0x7c>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d127      	bne.n	8000d12 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cc2:	4b17      	ldr	r3, [pc, #92]	@ (8000d20 <HAL_I2C_MspInit+0x80>)
 8000cc4:	695b      	ldr	r3, [r3, #20]
 8000cc6:	4a16      	ldr	r2, [pc, #88]	@ (8000d20 <HAL_I2C_MspInit+0x80>)
 8000cc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ccc:	6153      	str	r3, [r2, #20]
 8000cce:	4b14      	ldr	r3, [pc, #80]	@ (8000d20 <HAL_I2C_MspInit+0x80>)
 8000cd0:	695b      	ldr	r3, [r3, #20]
 8000cd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000cd6:	613b      	str	r3, [r7, #16]
 8000cd8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000cda:	23c0      	movs	r3, #192	@ 0xc0
 8000cdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cde:	2312      	movs	r3, #18
 8000ce0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ce6:	2303      	movs	r3, #3
 8000ce8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000cea:	2304      	movs	r3, #4
 8000cec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cee:	f107 0314 	add.w	r3, r7, #20
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	480b      	ldr	r0, [pc, #44]	@ (8000d24 <HAL_I2C_MspInit+0x84>)
 8000cf6:	f000 fe6b 	bl	80019d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cfa:	4b09      	ldr	r3, [pc, #36]	@ (8000d20 <HAL_I2C_MspInit+0x80>)
 8000cfc:	69db      	ldr	r3, [r3, #28]
 8000cfe:	4a08      	ldr	r2, [pc, #32]	@ (8000d20 <HAL_I2C_MspInit+0x80>)
 8000d00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d04:	61d3      	str	r3, [r2, #28]
 8000d06:	4b06      	ldr	r3, [pc, #24]	@ (8000d20 <HAL_I2C_MspInit+0x80>)
 8000d08:	69db      	ldr	r3, [r3, #28]
 8000d0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000d12:	bf00      	nop
 8000d14:	3728      	adds	r7, #40	@ 0x28
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40005400 	.word	0x40005400
 8000d20:	40021000 	.word	0x40021000
 8000d24:	48000400 	.word	0x48000400

08000d28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08a      	sub	sp, #40	@ 0x28
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	f107 0314 	add.w	r3, r7, #20
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	605a      	str	r2, [r3, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
 8000d3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a2a      	ldr	r2, [pc, #168]	@ (8000df0 <HAL_SPI_MspInit+0xc8>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d14e      	bne.n	8000de8 <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000df4 <HAL_SPI_MspInit+0xcc>)
 8000d4c:	699b      	ldr	r3, [r3, #24]
 8000d4e:	4a29      	ldr	r2, [pc, #164]	@ (8000df4 <HAL_SPI_MspInit+0xcc>)
 8000d50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d54:	6193      	str	r3, [r2, #24]
 8000d56:	4b27      	ldr	r3, [pc, #156]	@ (8000df4 <HAL_SPI_MspInit+0xcc>)
 8000d58:	699b      	ldr	r3, [r3, #24]
 8000d5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d5e:	613b      	str	r3, [r7, #16]
 8000d60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d62:	4b24      	ldr	r3, [pc, #144]	@ (8000df4 <HAL_SPI_MspInit+0xcc>)
 8000d64:	695b      	ldr	r3, [r3, #20]
 8000d66:	4a23      	ldr	r2, [pc, #140]	@ (8000df4 <HAL_SPI_MspInit+0xcc>)
 8000d68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d6c:	6153      	str	r3, [r2, #20]
 8000d6e:	4b21      	ldr	r3, [pc, #132]	@ (8000df4 <HAL_SPI_MspInit+0xcc>)
 8000d70:	695b      	ldr	r3, [r3, #20]
 8000d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000d7a:	23a0      	movs	r3, #160	@ 0xa0
 8000d7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d86:	2303      	movs	r3, #3
 8000d88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d8a:	2305      	movs	r3, #5
 8000d8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	4619      	mov	r1, r3
 8000d94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d98:	f000 fe1a 	bl	80019d0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000d9c:	4b16      	ldr	r3, [pc, #88]	@ (8000df8 <HAL_SPI_MspInit+0xd0>)
 8000d9e:	4a17      	ldr	r2, [pc, #92]	@ (8000dfc <HAL_SPI_MspInit+0xd4>)
 8000da0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000da2:	4b15      	ldr	r3, [pc, #84]	@ (8000df8 <HAL_SPI_MspInit+0xd0>)
 8000da4:	2210      	movs	r2, #16
 8000da6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000da8:	4b13      	ldr	r3, [pc, #76]	@ (8000df8 <HAL_SPI_MspInit+0xd0>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000dae:	4b12      	ldr	r3, [pc, #72]	@ (8000df8 <HAL_SPI_MspInit+0xd0>)
 8000db0:	2280      	movs	r2, #128	@ 0x80
 8000db2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000db4:	4b10      	ldr	r3, [pc, #64]	@ (8000df8 <HAL_SPI_MspInit+0xd0>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dba:	4b0f      	ldr	r3, [pc, #60]	@ (8000df8 <HAL_SPI_MspInit+0xd0>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8000df8 <HAL_SPI_MspInit+0xd0>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000df8 <HAL_SPI_MspInit+0xd0>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000dcc:	480a      	ldr	r0, [pc, #40]	@ (8000df8 <HAL_SPI_MspInit+0xd0>)
 8000dce:	f000 fbf0 	bl	80015b2 <HAL_DMA_Init>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <HAL_SPI_MspInit+0xb4>
    {
      Error_Handler();
 8000dd8:	f7ff fe00 	bl	80009dc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	4a06      	ldr	r2, [pc, #24]	@ (8000df8 <HAL_SPI_MspInit+0xd0>)
 8000de0:	655a      	str	r2, [r3, #84]	@ 0x54
 8000de2:	4a05      	ldr	r2, [pc, #20]	@ (8000df8 <HAL_SPI_MspInit+0xd0>)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	6253      	str	r3, [r2, #36]	@ 0x24
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000de8:	bf00      	nop
 8000dea:	3728      	adds	r7, #40	@ 0x28
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	40013000 	.word	0x40013000
 8000df4:	40021000 	.word	0x40021000
 8000df8:	200001cc 	.word	0x200001cc
 8000dfc:	40020030 	.word	0x40020030

08000e00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b08a      	sub	sp, #40	@ 0x28
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e08:	f107 0314 	add.w	r3, r7, #20
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]
 8000e10:	605a      	str	r2, [r3, #4]
 8000e12:	609a      	str	r2, [r3, #8]
 8000e14:	60da      	str	r2, [r3, #12]
 8000e16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a1c      	ldr	r2, [pc, #112]	@ (8000e90 <HAL_UART_MspInit+0x90>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d131      	bne.n	8000e86 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e22:	4b1c      	ldr	r3, [pc, #112]	@ (8000e94 <HAL_UART_MspInit+0x94>)
 8000e24:	699b      	ldr	r3, [r3, #24]
 8000e26:	4a1b      	ldr	r2, [pc, #108]	@ (8000e94 <HAL_UART_MspInit+0x94>)
 8000e28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e2c:	6193      	str	r3, [r2, #24]
 8000e2e:	4b19      	ldr	r3, [pc, #100]	@ (8000e94 <HAL_UART_MspInit+0x94>)
 8000e30:	699b      	ldr	r3, [r3, #24]
 8000e32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e36:	613b      	str	r3, [r7, #16]
 8000e38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3a:	4b16      	ldr	r3, [pc, #88]	@ (8000e94 <HAL_UART_MspInit+0x94>)
 8000e3c:	695b      	ldr	r3, [r3, #20]
 8000e3e:	4a15      	ldr	r2, [pc, #84]	@ (8000e94 <HAL_UART_MspInit+0x94>)
 8000e40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e44:	6153      	str	r3, [r2, #20]
 8000e46:	4b13      	ldr	r3, [pc, #76]	@ (8000e94 <HAL_UART_MspInit+0x94>)
 8000e48:	695b      	ldr	r3, [r3, #20]
 8000e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e4e:	60fb      	str	r3, [r7, #12]
 8000e50:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000e52:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000e56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e60:	2303      	movs	r3, #3
 8000e62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e64:	2307      	movs	r3, #7
 8000e66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e68:	f107 0314 	add.w	r3, r7, #20
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e72:	f000 fdad 	bl	80019d0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2100      	movs	r1, #0
 8000e7a:	2025      	movs	r0, #37	@ 0x25
 8000e7c:	f000 fb63 	bl	8001546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000e80:	2025      	movs	r0, #37	@ 0x25
 8000e82:	f000 fb7c 	bl	800157e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000e86:	bf00      	nop
 8000e88:	3728      	adds	r7, #40	@ 0x28
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40013800 	.word	0x40013800
 8000e94:	40021000 	.word	0x40021000

08000e98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e9c:	bf00      	nop
 8000e9e:	e7fd      	b.n	8000e9c <NMI_Handler+0x4>

08000ea0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <HardFault_Handler+0x4>

08000ea8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <MemManage_Handler+0x4>

08000eb0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <BusFault_Handler+0x4>

08000eb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <UsageFault_Handler+0x4>

08000ec0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ec4:	bf00      	nop
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr

08000ece <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr

08000eea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eea:	b580      	push	{r7, lr}
 8000eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eee:	f000 f90f 	bl	8001110 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
	...

08000ef8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000efc:	4802      	ldr	r0, [pc, #8]	@ (8000f08 <DMA1_Channel3_IRQHandler+0x10>)
 8000efe:	f000 fc75 	bl	80017ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	200001cc 	.word	0x200001cc

08000f0c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000f10:	4802      	ldr	r0, [pc, #8]	@ (8000f1c <USART1_IRQHandler+0x10>)
 8000f12:	f003 f84b 	bl	8003fac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20000210 	.word	0x20000210

08000f20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f28:	4a14      	ldr	r2, [pc, #80]	@ (8000f7c <_sbrk+0x5c>)
 8000f2a:	4b15      	ldr	r3, [pc, #84]	@ (8000f80 <_sbrk+0x60>)
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f34:	4b13      	ldr	r3, [pc, #76]	@ (8000f84 <_sbrk+0x64>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d102      	bne.n	8000f42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f3c:	4b11      	ldr	r3, [pc, #68]	@ (8000f84 <_sbrk+0x64>)
 8000f3e:	4a12      	ldr	r2, [pc, #72]	@ (8000f88 <_sbrk+0x68>)
 8000f40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f42:	4b10      	ldr	r3, [pc, #64]	@ (8000f84 <_sbrk+0x64>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4413      	add	r3, r2
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d207      	bcs.n	8000f60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f50:	f004 fa20 	bl	8005394 <__errno>
 8000f54:	4603      	mov	r3, r0
 8000f56:	220c      	movs	r2, #12
 8000f58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5e:	e009      	b.n	8000f74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f60:	4b08      	ldr	r3, [pc, #32]	@ (8000f84 <_sbrk+0x64>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f66:	4b07      	ldr	r3, [pc, #28]	@ (8000f84 <_sbrk+0x64>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	4a05      	ldr	r2, [pc, #20]	@ (8000f84 <_sbrk+0x64>)
 8000f70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f72:	68fb      	ldr	r3, [r7, #12]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3718      	adds	r7, #24
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20003000 	.word	0x20003000
 8000f80:	00000400 	.word	0x00000400
 8000f84:	200002a0 	.word	0x200002a0
 8000f88:	200003f0 	.word	0x200003f0

08000f8c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f90:	4b06      	ldr	r3, [pc, #24]	@ (8000fac <SystemInit+0x20>)
 8000f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f96:	4a05      	ldr	r2, [pc, #20]	@ (8000fac <SystemInit+0x20>)
 8000f98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	e000ed00 	.word	0xe000ed00

08000fb0 <CycleController>:

/*
 * @brief CycleController
 * @param[ms] ms Cycle[ms]
 */
bool CycleController(int data, float *basis, uint32_t *old) {
 8000fb0:	b590      	push	{r4, r7, lr}
 8000fb2:	b087      	sub	sp, #28
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
  if (old[data] == 0) {
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	687a      	ldr	r2, [r7, #4]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d107      	bne.n	8000fda <CycleController+0x2a>
    old[data] = HAL_GetTick();
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	18d4      	adds	r4, r2, r3
 8000fd2:	f000 f8b1 	bl	8001138 <HAL_GetTick>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	6023      	str	r3, [r4, #0]
  }
  uint32_t current = HAL_GetTick();
 8000fda:	f000 f8ad 	bl	8001138 <HAL_GetTick>
 8000fde:	6178      	str	r0, [r7, #20]
  if (current - (float)old[data] > basis[data]) {
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	ee07 3a90 	vmov	s15, r3
 8000fe6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	ee07 3a90 	vmov	s15, r3
 8000ff8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ffc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	68ba      	ldr	r2, [r7, #8]
 8001006:	4413      	add	r3, r2
 8001008:	edd3 7a00 	vldr	s15, [r3]
 800100c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001014:	dd07      	ble.n	8001026 <CycleController+0x76>
    old[data] = current;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	4413      	add	r3, r2
 800101e:	697a      	ldr	r2, [r7, #20]
 8001020:	601a      	str	r2, [r3, #0]
    return 1;
 8001022:	2301      	movs	r3, #1
 8001024:	e000      	b.n	8001028 <CycleController+0x78>
  } else {
    return 0;
 8001026:	2300      	movs	r3, #0
  }
}
 8001028:	4618      	mov	r0, r3
 800102a:	371c      	adds	r7, #28
 800102c:	46bd      	mov	sp, r7
 800102e:	bd90      	pop	{r4, r7, pc}

08001030 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001030:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001068 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001034:	f7ff ffaa 	bl	8000f8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001038:	480c      	ldr	r0, [pc, #48]	@ (800106c <LoopForever+0x6>)
  ldr r1, =_edata
 800103a:	490d      	ldr	r1, [pc, #52]	@ (8001070 <LoopForever+0xa>)
  ldr r2, =_sidata
 800103c:	4a0d      	ldr	r2, [pc, #52]	@ (8001074 <LoopForever+0xe>)
  movs r3, #0
 800103e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001040:	e002      	b.n	8001048 <LoopCopyDataInit>

08001042 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001042:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001044:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001046:	3304      	adds	r3, #4

08001048 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001048:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800104a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800104c:	d3f9      	bcc.n	8001042 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800104e:	4a0a      	ldr	r2, [pc, #40]	@ (8001078 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001050:	4c0a      	ldr	r4, [pc, #40]	@ (800107c <LoopForever+0x16>)
  movs r3, #0
 8001052:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001054:	e001      	b.n	800105a <LoopFillZerobss>

08001056 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001056:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001058:	3204      	adds	r2, #4

0800105a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800105a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800105c:	d3fb      	bcc.n	8001056 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800105e:	f004 f99f 	bl	80053a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001062:	f7ff fa45 	bl	80004f0 <main>

08001066 <LoopForever>:

LoopForever:
    b LoopForever
 8001066:	e7fe      	b.n	8001066 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001068:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800106c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001070:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8001074:	080055d8 	.word	0x080055d8
  ldr r2, =_sbss
 8001078:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 800107c:	200003f0 	.word	0x200003f0

08001080 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001080:	e7fe      	b.n	8001080 <ADC1_2_IRQHandler>
	...

08001084 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001088:	4b08      	ldr	r3, [pc, #32]	@ (80010ac <HAL_Init+0x28>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a07      	ldr	r2, [pc, #28]	@ (80010ac <HAL_Init+0x28>)
 800108e:	f043 0310 	orr.w	r3, r3, #16
 8001092:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001094:	2003      	movs	r0, #3
 8001096:	f000 fa4b 	bl	8001530 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800109a:	200f      	movs	r0, #15
 800109c:	f000 f808 	bl	80010b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010a0:	f7ff fd96 	bl	8000bd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40022000 	.word	0x40022000

080010b0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010b8:	4b12      	ldr	r3, [pc, #72]	@ (8001104 <HAL_InitTick+0x54>)
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	4b12      	ldr	r3, [pc, #72]	@ (8001108 <HAL_InitTick+0x58>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	4619      	mov	r1, r3
 80010c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ce:	4618      	mov	r0, r3
 80010d0:	f000 fa63 	bl	800159a <HAL_SYSTICK_Config>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	e00e      	b.n	80010fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2b0f      	cmp	r3, #15
 80010e2:	d80a      	bhi.n	80010fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010e4:	2200      	movs	r2, #0
 80010e6:	6879      	ldr	r1, [r7, #4]
 80010e8:	f04f 30ff 	mov.w	r0, #4294967295
 80010ec:	f000 fa2b 	bl	8001546 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010f0:	4a06      	ldr	r2, [pc, #24]	@ (800110c <HAL_InitTick+0x5c>)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80010f6:	2300      	movs	r3, #0
 80010f8:	e000      	b.n	80010fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	20000054 	.word	0x20000054
 8001108:	2000005c 	.word	0x2000005c
 800110c:	20000058 	.word	0x20000058

08001110 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001114:	4b06      	ldr	r3, [pc, #24]	@ (8001130 <HAL_IncTick+0x20>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	461a      	mov	r2, r3
 800111a:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <HAL_IncTick+0x24>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4413      	add	r3, r2
 8001120:	4a04      	ldr	r2, [pc, #16]	@ (8001134 <HAL_IncTick+0x24>)
 8001122:	6013      	str	r3, [r2, #0]
}
 8001124:	bf00      	nop
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	2000005c 	.word	0x2000005c
 8001134:	200002a4 	.word	0x200002a4

08001138 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  return uwTick;  
 800113c:	4b03      	ldr	r3, [pc, #12]	@ (800114c <HAL_GetTick+0x14>)
 800113e:	681b      	ldr	r3, [r3, #0]
}
 8001140:	4618      	mov	r0, r3
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	200002a4 	.word	0x200002a4

08001150 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001158:	f7ff ffee 	bl	8001138 <HAL_GetTick>
 800115c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001168:	d005      	beq.n	8001176 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800116a:	4b0a      	ldr	r3, [pc, #40]	@ (8001194 <HAL_Delay+0x44>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	461a      	mov	r2, r3
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	4413      	add	r3, r2
 8001174:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001176:	bf00      	nop
 8001178:	f7ff ffde 	bl	8001138 <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	68fa      	ldr	r2, [r7, #12]
 8001184:	429a      	cmp	r2, r3
 8001186:	d8f7      	bhi.n	8001178 <HAL_Delay+0x28>
  {
  }
}
 8001188:	bf00      	nop
 800118a:	bf00      	nop
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	2000005c 	.word	0x2000005c

08001198 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d101      	bne.n	80011aa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e0ed      	b.n	8001386 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d102      	bne.n	80011bc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f7ff fd2e 	bl	8000c18 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f042 0201 	orr.w	r2, r2, #1
 80011ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011cc:	f7ff ffb4 	bl	8001138 <HAL_GetTick>
 80011d0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80011d2:	e012      	b.n	80011fa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011d4:	f7ff ffb0 	bl	8001138 <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b0a      	cmp	r3, #10
 80011e0:	d90b      	bls.n	80011fa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011e6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2205      	movs	r2, #5
 80011f2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e0c5      	b.n	8001386 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f003 0301 	and.w	r3, r3, #1
 8001204:	2b00      	cmp	r3, #0
 8001206:	d0e5      	beq.n	80011d4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f022 0202 	bic.w	r2, r2, #2
 8001216:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001218:	f7ff ff8e 	bl	8001138 <HAL_GetTick>
 800121c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800121e:	e012      	b.n	8001246 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001220:	f7ff ff8a 	bl	8001138 <HAL_GetTick>
 8001224:	4602      	mov	r2, r0
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	2b0a      	cmp	r3, #10
 800122c:	d90b      	bls.n	8001246 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001232:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2205      	movs	r2, #5
 800123e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e09f      	b.n	8001386 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f003 0302 	and.w	r3, r3, #2
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1e5      	bne.n	8001220 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	7e1b      	ldrb	r3, [r3, #24]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d108      	bne.n	800126e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	e007      	b.n	800127e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800127c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	7e5b      	ldrb	r3, [r3, #25]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d108      	bne.n	8001298 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	e007      	b.n	80012a8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80012a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	7e9b      	ldrb	r3, [r3, #26]
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d108      	bne.n	80012c2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f042 0220 	orr.w	r2, r2, #32
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	e007      	b.n	80012d2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f022 0220 	bic.w	r2, r2, #32
 80012d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	7edb      	ldrb	r3, [r3, #27]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d108      	bne.n	80012ec <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f022 0210 	bic.w	r2, r2, #16
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	e007      	b.n	80012fc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f042 0210 	orr.w	r2, r2, #16
 80012fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	7f1b      	ldrb	r3, [r3, #28]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d108      	bne.n	8001316 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f042 0208 	orr.w	r2, r2, #8
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	e007      	b.n	8001326 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f022 0208 	bic.w	r2, r2, #8
 8001324:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	7f5b      	ldrb	r3, [r3, #29]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d108      	bne.n	8001340 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f042 0204 	orr.w	r2, r2, #4
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	e007      	b.n	8001350 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f022 0204 	bic.w	r2, r2, #4
 800134e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	689a      	ldr	r2, [r3, #8]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	431a      	orrs	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	691b      	ldr	r3, [r3, #16]
 800135e:	431a      	orrs	r2, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	695b      	ldr	r3, [r3, #20]
 8001364:	ea42 0103 	orr.w	r1, r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	1e5a      	subs	r2, r3, #1
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	430a      	orrs	r2, r1
 8001374:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2200      	movs	r2, #0
 800137a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2201      	movs	r2, #1
 8001380:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
	...

08001390 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f003 0307 	and.w	r3, r3, #7
 800139e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013a0:	4b0c      	ldr	r3, [pc, #48]	@ (80013d4 <__NVIC_SetPriorityGrouping+0x44>)
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013a6:	68ba      	ldr	r2, [r7, #8]
 80013a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013ac:	4013      	ands	r3, r2
 80013ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013c2:	4a04      	ldr	r2, [pc, #16]	@ (80013d4 <__NVIC_SetPriorityGrouping+0x44>)
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	60d3      	str	r3, [r2, #12]
}
 80013c8:	bf00      	nop
 80013ca:	3714      	adds	r7, #20
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	e000ed00 	.word	0xe000ed00

080013d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013dc:	4b04      	ldr	r3, [pc, #16]	@ (80013f0 <__NVIC_GetPriorityGrouping+0x18>)
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	0a1b      	lsrs	r3, r3, #8
 80013e2:	f003 0307 	and.w	r3, r3, #7
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001402:	2b00      	cmp	r3, #0
 8001404:	db0b      	blt.n	800141e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	f003 021f 	and.w	r2, r3, #31
 800140c:	4907      	ldr	r1, [pc, #28]	@ (800142c <__NVIC_EnableIRQ+0x38>)
 800140e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001412:	095b      	lsrs	r3, r3, #5
 8001414:	2001      	movs	r0, #1
 8001416:	fa00 f202 	lsl.w	r2, r0, r2
 800141a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800141e:	bf00      	nop
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	e000e100 	.word	0xe000e100

08001430 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	6039      	str	r1, [r7, #0]
 800143a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800143c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001440:	2b00      	cmp	r3, #0
 8001442:	db0a      	blt.n	800145a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	b2da      	uxtb	r2, r3
 8001448:	490c      	ldr	r1, [pc, #48]	@ (800147c <__NVIC_SetPriority+0x4c>)
 800144a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144e:	0112      	lsls	r2, r2, #4
 8001450:	b2d2      	uxtb	r2, r2
 8001452:	440b      	add	r3, r1
 8001454:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001458:	e00a      	b.n	8001470 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	b2da      	uxtb	r2, r3
 800145e:	4908      	ldr	r1, [pc, #32]	@ (8001480 <__NVIC_SetPriority+0x50>)
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	f003 030f 	and.w	r3, r3, #15
 8001466:	3b04      	subs	r3, #4
 8001468:	0112      	lsls	r2, r2, #4
 800146a:	b2d2      	uxtb	r2, r2
 800146c:	440b      	add	r3, r1
 800146e:	761a      	strb	r2, [r3, #24]
}
 8001470:	bf00      	nop
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	e000e100 	.word	0xe000e100
 8001480:	e000ed00 	.word	0xe000ed00

08001484 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001484:	b480      	push	{r7}
 8001486:	b089      	sub	sp, #36	@ 0x24
 8001488:	af00      	add	r7, sp, #0
 800148a:	60f8      	str	r0, [r7, #12]
 800148c:	60b9      	str	r1, [r7, #8]
 800148e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f003 0307 	and.w	r3, r3, #7
 8001496:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	f1c3 0307 	rsb	r3, r3, #7
 800149e:	2b04      	cmp	r3, #4
 80014a0:	bf28      	it	cs
 80014a2:	2304      	movcs	r3, #4
 80014a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	3304      	adds	r3, #4
 80014aa:	2b06      	cmp	r3, #6
 80014ac:	d902      	bls.n	80014b4 <NVIC_EncodePriority+0x30>
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	3b03      	subs	r3, #3
 80014b2:	e000      	b.n	80014b6 <NVIC_EncodePriority+0x32>
 80014b4:	2300      	movs	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b8:	f04f 32ff 	mov.w	r2, #4294967295
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	43da      	mvns	r2, r3
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	401a      	ands	r2, r3
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014cc:	f04f 31ff 	mov.w	r1, #4294967295
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	fa01 f303 	lsl.w	r3, r1, r3
 80014d6:	43d9      	mvns	r1, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014dc:	4313      	orrs	r3, r2
         );
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3724      	adds	r7, #36	@ 0x24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
	...

080014ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	3b01      	subs	r3, #1
 80014f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014fc:	d301      	bcc.n	8001502 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014fe:	2301      	movs	r3, #1
 8001500:	e00f      	b.n	8001522 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001502:	4a0a      	ldr	r2, [pc, #40]	@ (800152c <SysTick_Config+0x40>)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	3b01      	subs	r3, #1
 8001508:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800150a:	210f      	movs	r1, #15
 800150c:	f04f 30ff 	mov.w	r0, #4294967295
 8001510:	f7ff ff8e 	bl	8001430 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001514:	4b05      	ldr	r3, [pc, #20]	@ (800152c <SysTick_Config+0x40>)
 8001516:	2200      	movs	r2, #0
 8001518:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800151a:	4b04      	ldr	r3, [pc, #16]	@ (800152c <SysTick_Config+0x40>)
 800151c:	2207      	movs	r2, #7
 800151e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	e000e010 	.word	0xe000e010

08001530 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f7ff ff29 	bl	8001390 <__NVIC_SetPriorityGrouping>
}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001546:	b580      	push	{r7, lr}
 8001548:	b086      	sub	sp, #24
 800154a:	af00      	add	r7, sp, #0
 800154c:	4603      	mov	r3, r0
 800154e:	60b9      	str	r1, [r7, #8]
 8001550:	607a      	str	r2, [r7, #4]
 8001552:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001558:	f7ff ff3e 	bl	80013d8 <__NVIC_GetPriorityGrouping>
 800155c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	68b9      	ldr	r1, [r7, #8]
 8001562:	6978      	ldr	r0, [r7, #20]
 8001564:	f7ff ff8e 	bl	8001484 <NVIC_EncodePriority>
 8001568:	4602      	mov	r2, r0
 800156a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800156e:	4611      	mov	r1, r2
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff ff5d 	bl	8001430 <__NVIC_SetPriority>
}
 8001576:	bf00      	nop
 8001578:	3718      	adds	r7, #24
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}

0800157e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800157e:	b580      	push	{r7, lr}
 8001580:	b082      	sub	sp, #8
 8001582:	af00      	add	r7, sp, #0
 8001584:	4603      	mov	r3, r0
 8001586:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff ff31 	bl	80013f4 <__NVIC_EnableIRQ>
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b082      	sub	sp, #8
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff ffa2 	bl	80014ec <SysTick_Config>
 80015a8:	4603      	mov	r3, r0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80015b2:	b580      	push	{r7, lr}
 80015b4:	b084      	sub	sp, #16
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80015ba:	2300      	movs	r3, #0
 80015bc:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e037      	b.n	8001638 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2202      	movs	r2, #2
 80015cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80015de:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80015e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80015ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	695b      	ldr	r3, [r3, #20]
 80015fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001604:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800160c:	68fa      	ldr	r2, [r7, #12]
 800160e:	4313      	orrs	r3, r2
 8001610:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	68fa      	ldr	r2, [r7, #12]
 8001618:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f000 f9b8 	bl	8001990 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2200      	movs	r2, #0
 8001624:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2201      	movs	r2, #1
 800162a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2200      	movs	r2, #0
 8001632:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001636:	2300      	movs	r3, #0
}  
 8001638:	4618      	mov	r0, r3
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}

08001640 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
 800164c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800164e:	2300      	movs	r3, #0
 8001650:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d101      	bne.n	8001660 <HAL_DMA_Start_IT+0x20>
 800165c:	2302      	movs	r3, #2
 800165e:	e04a      	b.n	80016f6 <HAL_DMA_Start_IT+0xb6>
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2201      	movs	r2, #1
 8001664:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800166e:	2b01      	cmp	r3, #1
 8001670:	d13a      	bne.n	80016e8 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	2202      	movs	r2, #2
 8001676:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	2200      	movs	r2, #0
 800167e:	639a      	str	r2, [r3, #56]	@ 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f022 0201 	bic.w	r2, r2, #1
 800168e:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	68b9      	ldr	r1, [r7, #8]
 8001696:	68f8      	ldr	r0, [r7, #12]
 8001698:	f000 f94b 	bl	8001932 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d008      	beq.n	80016b6 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f042 020e 	orr.w	r2, r2, #14
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	e00f      	b.n	80016d6 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f042 020a 	orr.w	r2, r2, #10
 80016c4:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f022 0204 	bic.w	r2, r2, #4
 80016d4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f042 0201 	orr.w	r2, r2, #1
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	e005      	b.n	80016f4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2200      	movs	r2, #0
 80016ec:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80016f0:	2302      	movs	r3, #2
 80016f2:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80016f4:	7dfb      	ldrb	r3, [r7, #23]
} 
 80016f6:	4618      	mov	r0, r3
 80016f8:	3718      	adds	r7, #24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016fe:	b480      	push	{r7}
 8001700:	b083      	sub	sp, #12
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800170c:	2b02      	cmp	r3, #2
 800170e:	d008      	beq.n	8001722 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2204      	movs	r2, #4
 8001714:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2200      	movs	r2, #0
 800171a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e020      	b.n	8001764 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f022 020e 	bic.w	r2, r2, #14
 8001730:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f022 0201 	bic.w	r2, r2, #1
 8001740:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800174a:	2101      	movs	r1, #1
 800174c:	fa01 f202 	lsl.w	r2, r1, r2
 8001750:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2201      	movs	r2, #1
 8001756:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2200      	movs	r2, #0
 800175e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001762:	2300      	movs	r3, #0
}
 8001764:	4618      	mov	r0, r3
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001778:	2300      	movs	r3, #0
 800177a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001782:	2b02      	cmp	r3, #2
 8001784:	d005      	beq.n	8001792 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2204      	movs	r2, #4
 800178a:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	73fb      	strb	r3, [r7, #15]
 8001790:	e027      	b.n	80017e2 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f022 020e 	bic.w	r2, r2, #14
 80017a0:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f022 0201 	bic.w	r2, r2, #1
 80017b0:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017ba:	2101      	movs	r1, #1
 80017bc:	fa01 f202 	lsl.w	r2, r1, r2
 80017c0:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2201      	movs	r2, #1
 80017c6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2200      	movs	r2, #0
 80017ce:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d003      	beq.n	80017e2 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	4798      	blx	r3
    } 
  }
  return status;
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3710      	adds	r7, #16
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001808:	2204      	movs	r2, #4
 800180a:	409a      	lsls	r2, r3
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	4013      	ands	r3, r2
 8001810:	2b00      	cmp	r3, #0
 8001812:	d024      	beq.n	800185e <HAL_DMA_IRQHandler+0x72>
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	f003 0304 	and.w	r3, r3, #4
 800181a:	2b00      	cmp	r3, #0
 800181c:	d01f      	beq.n	800185e <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 0320 	and.w	r3, r3, #32
 8001828:	2b00      	cmp	r3, #0
 800182a:	d107      	bne.n	800183c <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f022 0204 	bic.w	r2, r2, #4
 800183a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001844:	2104      	movs	r1, #4
 8001846:	fa01 f202 	lsl.w	r2, r1, r2
 800184a:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001850:	2b00      	cmp	r3, #0
 8001852:	d06a      	beq.n	800192a <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800185c:	e065      	b.n	800192a <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	2202      	movs	r2, #2
 8001864:	409a      	lsls	r2, r3
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	4013      	ands	r3, r2
 800186a:	2b00      	cmp	r3, #0
 800186c:	d02c      	beq.n	80018c8 <HAL_DMA_IRQHandler+0xdc>
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	f003 0302 	and.w	r3, r3, #2
 8001874:	2b00      	cmp	r3, #0
 8001876:	d027      	beq.n	80018c8 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0320 	and.w	r3, r3, #32
 8001882:	2b00      	cmp	r3, #0
 8001884:	d10b      	bne.n	800189e <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f022 020a 	bic.w	r2, r2, #10
 8001894:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2201      	movs	r2, #1
 800189a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018a6:	2102      	movs	r1, #2
 80018a8:	fa01 f202 	lsl.w	r2, r1, r2
 80018ac:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2200      	movs	r2, #0
 80018b2:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d035      	beq.n	800192a <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80018c6:	e030      	b.n	800192a <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018cc:	2208      	movs	r2, #8
 80018ce:	409a      	lsls	r2, r3
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	4013      	ands	r3, r2
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d028      	beq.n	800192a <HAL_DMA_IRQHandler+0x13e>
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	f003 0308 	and.w	r3, r3, #8
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d023      	beq.n	800192a <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f022 020e 	bic.w	r2, r2, #14
 80018f0:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018fa:	2101      	movs	r1, #1
 80018fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001900:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2201      	movs	r2, #1
 8001906:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2201      	movs	r2, #1
 800190c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2200      	movs	r2, #0
 8001914:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191c:	2b00      	cmp	r3, #0
 800191e:	d004      	beq.n	800192a <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	4798      	blx	r3
    }
  }
}  
 8001928:	e7ff      	b.n	800192a <HAL_DMA_IRQHandler+0x13e>
 800192a:	bf00      	nop
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001932:	b480      	push	{r7}
 8001934:	b085      	sub	sp, #20
 8001936:	af00      	add	r7, sp, #0
 8001938:	60f8      	str	r0, [r7, #12]
 800193a:	60b9      	str	r1, [r7, #8]
 800193c:	607a      	str	r2, [r7, #4]
 800193e:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001948:	2101      	movs	r1, #1
 800194a:	fa01 f202 	lsl.w	r2, r1, r2
 800194e:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2b10      	cmp	r3, #16
 800195e:	d108      	bne.n	8001972 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	68ba      	ldr	r2, [r7, #8]
 800196e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001970:	e007      	b.n	8001982 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	68ba      	ldr	r2, [r7, #8]
 8001978:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	60da      	str	r2, [r3, #12]
}
 8001982:	bf00      	nop
 8001984:	3714      	adds	r7, #20
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
	...

08001990 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	461a      	mov	r2, r3
 800199e:	4b09      	ldr	r3, [pc, #36]	@ (80019c4 <DMA_CalcBaseAndBitshift+0x34>)
 80019a0:	4413      	add	r3, r2
 80019a2:	4a09      	ldr	r2, [pc, #36]	@ (80019c8 <DMA_CalcBaseAndBitshift+0x38>)
 80019a4:	fba2 2303 	umull	r2, r3, r2, r3
 80019a8:	091b      	lsrs	r3, r3, #4
 80019aa:	009a      	lsls	r2, r3, #2
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4a06      	ldr	r2, [pc, #24]	@ (80019cc <DMA_CalcBaseAndBitshift+0x3c>)
 80019b4:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 80019b6:	bf00      	nop
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	bffdfff8 	.word	0xbffdfff8
 80019c8:	cccccccd 	.word	0xcccccccd
 80019cc:	40020000 	.word	0x40020000

080019d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b087      	sub	sp, #28
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019de:	e14e      	b.n	8001c7e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	2101      	movs	r1, #1
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	fa01 f303 	lsl.w	r3, r1, r3
 80019ec:	4013      	ands	r3, r2
 80019ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	f000 8140 	beq.w	8001c78 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f003 0303 	and.w	r3, r3, #3
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d005      	beq.n	8001a10 <HAL_GPIO_Init+0x40>
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f003 0303 	and.w	r3, r3, #3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d130      	bne.n	8001a72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	2203      	movs	r2, #3
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	43db      	mvns	r3, r3
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	4013      	ands	r3, r2
 8001a26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	68da      	ldr	r2, [r3, #12]
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	693a      	ldr	r2, [r7, #16]
 8001a3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a46:	2201      	movs	r2, #1
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	693a      	ldr	r2, [r7, #16]
 8001a52:	4013      	ands	r3, r2
 8001a54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	091b      	lsrs	r3, r3, #4
 8001a5c:	f003 0201 	and.w	r2, r3, #1
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f003 0303 	and.w	r3, r3, #3
 8001a7a:	2b03      	cmp	r3, #3
 8001a7c:	d017      	beq.n	8001aae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	2203      	movs	r2, #3
 8001a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	4013      	ands	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	689a      	ldr	r2, [r3, #8]
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa2:	693a      	ldr	r2, [r7, #16]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	693a      	ldr	r2, [r7, #16]
 8001aac:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f003 0303 	and.w	r3, r3, #3
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d123      	bne.n	8001b02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	08da      	lsrs	r2, r3, #3
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	3208      	adds	r2, #8
 8001ac2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ac6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	220f      	movs	r2, #15
 8001ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad6:	43db      	mvns	r3, r3
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	4013      	ands	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	691a      	ldr	r2, [r3, #16]
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	f003 0307 	and.w	r3, r3, #7
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	08da      	lsrs	r2, r3, #3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	3208      	adds	r2, #8
 8001afc:	6939      	ldr	r1, [r7, #16]
 8001afe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	2203      	movs	r2, #3
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	43db      	mvns	r3, r3
 8001b14:	693a      	ldr	r2, [r7, #16]
 8001b16:	4013      	ands	r3, r2
 8001b18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f003 0203 	and.w	r2, r3, #3
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	f000 809a 	beq.w	8001c78 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b44:	4b55      	ldr	r3, [pc, #340]	@ (8001c9c <HAL_GPIO_Init+0x2cc>)
 8001b46:	699b      	ldr	r3, [r3, #24]
 8001b48:	4a54      	ldr	r2, [pc, #336]	@ (8001c9c <HAL_GPIO_Init+0x2cc>)
 8001b4a:	f043 0301 	orr.w	r3, r3, #1
 8001b4e:	6193      	str	r3, [r2, #24]
 8001b50:	4b52      	ldr	r3, [pc, #328]	@ (8001c9c <HAL_GPIO_Init+0x2cc>)
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	f003 0301 	and.w	r3, r3, #1
 8001b58:	60bb      	str	r3, [r7, #8]
 8001b5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b5c:	4a50      	ldr	r2, [pc, #320]	@ (8001ca0 <HAL_GPIO_Init+0x2d0>)
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	089b      	lsrs	r3, r3, #2
 8001b62:	3302      	adds	r3, #2
 8001b64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	f003 0303 	and.w	r3, r3, #3
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	220f      	movs	r2, #15
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b86:	d013      	beq.n	8001bb0 <HAL_GPIO_Init+0x1e0>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a46      	ldr	r2, [pc, #280]	@ (8001ca4 <HAL_GPIO_Init+0x2d4>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d00d      	beq.n	8001bac <HAL_GPIO_Init+0x1dc>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a45      	ldr	r2, [pc, #276]	@ (8001ca8 <HAL_GPIO_Init+0x2d8>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d007      	beq.n	8001ba8 <HAL_GPIO_Init+0x1d8>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a44      	ldr	r2, [pc, #272]	@ (8001cac <HAL_GPIO_Init+0x2dc>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d101      	bne.n	8001ba4 <HAL_GPIO_Init+0x1d4>
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e006      	b.n	8001bb2 <HAL_GPIO_Init+0x1e2>
 8001ba4:	2305      	movs	r3, #5
 8001ba6:	e004      	b.n	8001bb2 <HAL_GPIO_Init+0x1e2>
 8001ba8:	2302      	movs	r3, #2
 8001baa:	e002      	b.n	8001bb2 <HAL_GPIO_Init+0x1e2>
 8001bac:	2301      	movs	r3, #1
 8001bae:	e000      	b.n	8001bb2 <HAL_GPIO_Init+0x1e2>
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	697a      	ldr	r2, [r7, #20]
 8001bb4:	f002 0203 	and.w	r2, r2, #3
 8001bb8:	0092      	lsls	r2, r2, #2
 8001bba:	4093      	lsls	r3, r2
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001bc2:	4937      	ldr	r1, [pc, #220]	@ (8001ca0 <HAL_GPIO_Init+0x2d0>)
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	089b      	lsrs	r3, r3, #2
 8001bc8:	3302      	adds	r3, #2
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bd0:	4b37      	ldr	r3, [pc, #220]	@ (8001cb0 <HAL_GPIO_Init+0x2e0>)
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	693a      	ldr	r2, [r7, #16]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d003      	beq.n	8001bf4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001bec:	693a      	ldr	r2, [r7, #16]
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001bf4:	4a2e      	ldr	r2, [pc, #184]	@ (8001cb0 <HAL_GPIO_Init+0x2e0>)
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bfa:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb0 <HAL_GPIO_Init+0x2e0>)
 8001bfc:	68db      	ldr	r3, [r3, #12]
 8001bfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	43db      	mvns	r3, r3
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	4013      	ands	r3, r2
 8001c08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d003      	beq.n	8001c1e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c1e:	4a24      	ldr	r2, [pc, #144]	@ (8001cb0 <HAL_GPIO_Init+0x2e0>)
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c24:	4b22      	ldr	r3, [pc, #136]	@ (8001cb0 <HAL_GPIO_Init+0x2e0>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	4013      	ands	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d003      	beq.n	8001c48 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c48:	4a19      	ldr	r2, [pc, #100]	@ (8001cb0 <HAL_GPIO_Init+0x2e0>)
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c4e:	4b18      	ldr	r3, [pc, #96]	@ (8001cb0 <HAL_GPIO_Init+0x2e0>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	43db      	mvns	r3, r3
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c72:	4a0f      	ldr	r2, [pc, #60]	@ (8001cb0 <HAL_GPIO_Init+0x2e0>)
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	fa22 f303 	lsr.w	r3, r2, r3
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	f47f aea9 	bne.w	80019e0 <HAL_GPIO_Init+0x10>
  }
}
 8001c8e:	bf00      	nop
 8001c90:	bf00      	nop
 8001c92:	371c      	adds	r7, #28
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	40010000 	.word	0x40010000
 8001ca4:	48000400 	.word	0x48000400
 8001ca8:	48000800 	.word	0x48000800
 8001cac:	48000c00 	.word	0x48000c00
 8001cb0:	40010400 	.word	0x40010400

08001cb4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	691a      	ldr	r2, [r3, #16]
 8001cc4:	887b      	ldrh	r3, [r7, #2]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d002      	beq.n	8001cd2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	73fb      	strb	r3, [r7, #15]
 8001cd0:	e001      	b.n	8001cd6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3714      	adds	r7, #20
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	460b      	mov	r3, r1
 8001cee:	807b      	strh	r3, [r7, #2]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cf4:	787b      	ldrb	r3, [r7, #1]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d003      	beq.n	8001d02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cfa:	887a      	ldrh	r2, [r7, #2]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d00:	e002      	b.n	8001d08 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d02:	887a      	ldrh	r2, [r7, #2]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d101      	bne.n	8001d26 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e081      	b.n	8001e2a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d106      	bne.n	8001d40 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2200      	movs	r2, #0
 8001d36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7fe ffb0 	bl	8000ca0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2224      	movs	r2, #36	@ 0x24
 8001d44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f022 0201 	bic.w	r2, r2, #1
 8001d56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685a      	ldr	r2, [r3, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001d64:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	689a      	ldr	r2, [r3, #8]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d74:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d107      	bne.n	8001d8e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	689a      	ldr	r2, [r3, #8]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d8a:	609a      	str	r2, [r3, #8]
 8001d8c:	e006      	b.n	8001d9c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	689a      	ldr	r2, [r3, #8]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001d9a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d104      	bne.n	8001dae <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001dac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	6812      	ldr	r2, [r2, #0]
 8001db8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001dbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001dc0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	68da      	ldr	r2, [r3, #12]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001dd0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	691a      	ldr	r2, [r3, #16]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	695b      	ldr	r3, [r3, #20]
 8001dda:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	699b      	ldr	r3, [r3, #24]
 8001de2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	430a      	orrs	r2, r1
 8001dea:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	69d9      	ldr	r1, [r3, #28]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a1a      	ldr	r2, [r3, #32]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f042 0201 	orr.w	r2, r2, #1
 8001e0a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2220      	movs	r2, #32
 8001e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001e32:	b480      	push	{r7}
 8001e34:	b083      	sub	sp, #12
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
 8001e3a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	2b20      	cmp	r3, #32
 8001e46:	d138      	bne.n	8001eba <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d101      	bne.n	8001e56 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001e52:	2302      	movs	r3, #2
 8001e54:	e032      	b.n	8001ebc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2201      	movs	r2, #1
 8001e5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2224      	movs	r2, #36	@ 0x24
 8001e62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f022 0201 	bic.w	r2, r2, #1
 8001e74:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e84:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	6819      	ldr	r1, [r3, #0]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	430a      	orrs	r2, r1
 8001e94:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f042 0201 	orr.w	r2, r2, #1
 8001ea4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2220      	movs	r2, #32
 8001eaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	e000      	b.n	8001ebc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001eba:	2302      	movs	r3, #2
  }
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	2b20      	cmp	r3, #32
 8001edc:	d139      	bne.n	8001f52 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d101      	bne.n	8001eec <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001ee8:	2302      	movs	r3, #2
 8001eea:	e033      	b.n	8001f54 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2224      	movs	r2, #36	@ 0x24
 8001ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f022 0201 	bic.w	r2, r2, #1
 8001f0a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001f1a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	021b      	lsls	r3, r3, #8
 8001f20:	68fa      	ldr	r2, [r7, #12]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f042 0201 	orr.w	r2, r2, #1
 8001f3c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2220      	movs	r2, #32
 8001f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	e000      	b.n	8001f54 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001f52:	2302      	movs	r3, #2
  }
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3714      	adds	r7, #20
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d101      	bne.n	8001f72 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e041      	b.n	8001ff6 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8001f7a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f245 5255 	movw	r2, #21845	@ 0x5555
 8001f84:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	6852      	ldr	r2, [r2, #4]
 8001f8e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	687a      	ldr	r2, [r7, #4]
 8001f96:	6892      	ldr	r2, [r2, #8]
 8001f98:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001f9a:	f7ff f8cd 	bl	8001138 <HAL_GetTick>
 8001f9e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001fa0:	e00f      	b.n	8001fc2 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001fa2:	f7ff f8c9 	bl	8001138 <HAL_GetTick>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	2b27      	cmp	r3, #39	@ 0x27
 8001fae:	d908      	bls.n	8001fc2 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	68db      	ldr	r3, [r3, #12]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e019      	b.n	8001ff6 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	f003 0307 	and.w	r3, r3, #7
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d1e8      	bne.n	8001fa2 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	691a      	ldr	r2, [r3, #16]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	68db      	ldr	r3, [r3, #12]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d005      	beq.n	8001fea <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	68d2      	ldr	r2, [r2, #12]
 8001fe6:	611a      	str	r2, [r3, #16]
 8001fe8:	e004      	b.n	8001ff4 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8001ff2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b083      	sub	sp, #12
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800200e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
	...

08002020 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002026:	af00      	add	r7, sp, #0
 8002028:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800202c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002030:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002032:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002036:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d102      	bne.n	8002046 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	f001 b823 	b.w	800308c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002046:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800204a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	f000 817d 	beq.w	8002356 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800205c:	4bbc      	ldr	r3, [pc, #752]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f003 030c 	and.w	r3, r3, #12
 8002064:	2b04      	cmp	r3, #4
 8002066:	d00c      	beq.n	8002082 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002068:	4bb9      	ldr	r3, [pc, #740]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 030c 	and.w	r3, r3, #12
 8002070:	2b08      	cmp	r3, #8
 8002072:	d15c      	bne.n	800212e <HAL_RCC_OscConfig+0x10e>
 8002074:	4bb6      	ldr	r3, [pc, #728]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800207c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002080:	d155      	bne.n	800212e <HAL_RCC_OscConfig+0x10e>
 8002082:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002086:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800208a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800208e:	fa93 f3a3 	rbit	r3, r3
 8002092:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002096:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800209a:	fab3 f383 	clz	r3, r3
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	095b      	lsrs	r3, r3, #5
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d102      	bne.n	80020b4 <HAL_RCC_OscConfig+0x94>
 80020ae:	4ba8      	ldr	r3, [pc, #672]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	e015      	b.n	80020e0 <HAL_RCC_OscConfig+0xc0>
 80020b4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020b8:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020bc:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80020c0:	fa93 f3a3 	rbit	r3, r3
 80020c4:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80020c8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020cc:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80020d0:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80020d4:	fa93 f3a3 	rbit	r3, r3
 80020d8:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80020dc:	4b9c      	ldr	r3, [pc, #624]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 80020de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80020e4:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80020e8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80020ec:	fa92 f2a2 	rbit	r2, r2
 80020f0:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80020f4:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80020f8:	fab2 f282 	clz	r2, r2
 80020fc:	b2d2      	uxtb	r2, r2
 80020fe:	f042 0220 	orr.w	r2, r2, #32
 8002102:	b2d2      	uxtb	r2, r2
 8002104:	f002 021f 	and.w	r2, r2, #31
 8002108:	2101      	movs	r1, #1
 800210a:	fa01 f202 	lsl.w	r2, r1, r2
 800210e:	4013      	ands	r3, r2
 8002110:	2b00      	cmp	r3, #0
 8002112:	f000 811f 	beq.w	8002354 <HAL_RCC_OscConfig+0x334>
 8002116:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800211a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	f040 8116 	bne.w	8002354 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	f000 bfaf 	b.w	800308c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800212e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002132:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800213e:	d106      	bne.n	800214e <HAL_RCC_OscConfig+0x12e>
 8002140:	4b83      	ldr	r3, [pc, #524]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a82      	ldr	r2, [pc, #520]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 8002146:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800214a:	6013      	str	r3, [r2, #0]
 800214c:	e036      	b.n	80021bc <HAL_RCC_OscConfig+0x19c>
 800214e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002152:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d10c      	bne.n	8002178 <HAL_RCC_OscConfig+0x158>
 800215e:	4b7c      	ldr	r3, [pc, #496]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a7b      	ldr	r2, [pc, #492]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 8002164:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002168:	6013      	str	r3, [r2, #0]
 800216a:	4b79      	ldr	r3, [pc, #484]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a78      	ldr	r2, [pc, #480]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 8002170:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002174:	6013      	str	r3, [r2, #0]
 8002176:	e021      	b.n	80021bc <HAL_RCC_OscConfig+0x19c>
 8002178:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800217c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002188:	d10c      	bne.n	80021a4 <HAL_RCC_OscConfig+0x184>
 800218a:	4b71      	ldr	r3, [pc, #452]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a70      	ldr	r2, [pc, #448]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 8002190:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002194:	6013      	str	r3, [r2, #0]
 8002196:	4b6e      	ldr	r3, [pc, #440]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a6d      	ldr	r2, [pc, #436]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 800219c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021a0:	6013      	str	r3, [r2, #0]
 80021a2:	e00b      	b.n	80021bc <HAL_RCC_OscConfig+0x19c>
 80021a4:	4b6a      	ldr	r3, [pc, #424]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a69      	ldr	r2, [pc, #420]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 80021aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021ae:	6013      	str	r3, [r2, #0]
 80021b0:	4b67      	ldr	r3, [pc, #412]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a66      	ldr	r2, [pc, #408]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 80021b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021ba:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021bc:	4b64      	ldr	r3, [pc, #400]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 80021be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c0:	f023 020f 	bic.w	r2, r3, #15
 80021c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021c8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	495f      	ldr	r1, [pc, #380]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021da:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d059      	beq.n	800229a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e6:	f7fe ffa7 	bl	8001138 <HAL_GetTick>
 80021ea:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ee:	e00a      	b.n	8002206 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021f0:	f7fe ffa2 	bl	8001138 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	2b64      	cmp	r3, #100	@ 0x64
 80021fe:	d902      	bls.n	8002206 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	f000 bf43 	b.w	800308c <HAL_RCC_OscConfig+0x106c>
 8002206:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800220a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002212:	fa93 f3a3 	rbit	r3, r3
 8002216:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 800221a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800221e:	fab3 f383 	clz	r3, r3
 8002222:	b2db      	uxtb	r3, r3
 8002224:	095b      	lsrs	r3, r3, #5
 8002226:	b2db      	uxtb	r3, r3
 8002228:	f043 0301 	orr.w	r3, r3, #1
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b01      	cmp	r3, #1
 8002230:	d102      	bne.n	8002238 <HAL_RCC_OscConfig+0x218>
 8002232:	4b47      	ldr	r3, [pc, #284]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	e015      	b.n	8002264 <HAL_RCC_OscConfig+0x244>
 8002238:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800223c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002240:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002244:	fa93 f3a3 	rbit	r3, r3
 8002248:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800224c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002250:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002254:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002258:	fa93 f3a3 	rbit	r3, r3
 800225c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002260:	4b3b      	ldr	r3, [pc, #236]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 8002262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002264:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002268:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 800226c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002270:	fa92 f2a2 	rbit	r2, r2
 8002274:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002278:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800227c:	fab2 f282 	clz	r2, r2
 8002280:	b2d2      	uxtb	r2, r2
 8002282:	f042 0220 	orr.w	r2, r2, #32
 8002286:	b2d2      	uxtb	r2, r2
 8002288:	f002 021f 	and.w	r2, r2, #31
 800228c:	2101      	movs	r1, #1
 800228e:	fa01 f202 	lsl.w	r2, r1, r2
 8002292:	4013      	ands	r3, r2
 8002294:	2b00      	cmp	r3, #0
 8002296:	d0ab      	beq.n	80021f0 <HAL_RCC_OscConfig+0x1d0>
 8002298:	e05d      	b.n	8002356 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229a:	f7fe ff4d 	bl	8001138 <HAL_GetTick>
 800229e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022a2:	e00a      	b.n	80022ba <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022a4:	f7fe ff48 	bl	8001138 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	2b64      	cmp	r3, #100	@ 0x64
 80022b2:	d902      	bls.n	80022ba <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80022b4:	2303      	movs	r3, #3
 80022b6:	f000 bee9 	b.w	800308c <HAL_RCC_OscConfig+0x106c>
 80022ba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022be:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80022c6:	fa93 f3a3 	rbit	r3, r3
 80022ca:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80022ce:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022d2:	fab3 f383 	clz	r3, r3
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	095b      	lsrs	r3, r3, #5
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	f043 0301 	orr.w	r3, r3, #1
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d102      	bne.n	80022ec <HAL_RCC_OscConfig+0x2cc>
 80022e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	e015      	b.n	8002318 <HAL_RCC_OscConfig+0x2f8>
 80022ec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022f0:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80022f8:	fa93 f3a3 	rbit	r3, r3
 80022fc:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002300:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002304:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002308:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800230c:	fa93 f3a3 	rbit	r3, r3
 8002310:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002314:	4b0e      	ldr	r3, [pc, #56]	@ (8002350 <HAL_RCC_OscConfig+0x330>)
 8002316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002318:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800231c:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002320:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002324:	fa92 f2a2 	rbit	r2, r2
 8002328:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800232c:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002330:	fab2 f282 	clz	r2, r2
 8002334:	b2d2      	uxtb	r2, r2
 8002336:	f042 0220 	orr.w	r2, r2, #32
 800233a:	b2d2      	uxtb	r2, r2
 800233c:	f002 021f 	and.w	r2, r2, #31
 8002340:	2101      	movs	r1, #1
 8002342:	fa01 f202 	lsl.w	r2, r1, r2
 8002346:	4013      	ands	r3, r2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d1ab      	bne.n	80022a4 <HAL_RCC_OscConfig+0x284>
 800234c:	e003      	b.n	8002356 <HAL_RCC_OscConfig+0x336>
 800234e:	bf00      	nop
 8002350:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002354:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002356:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800235a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	f000 817d 	beq.w	8002666 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800236c:	4ba6      	ldr	r3, [pc, #664]	@ (8002608 <HAL_RCC_OscConfig+0x5e8>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f003 030c 	and.w	r3, r3, #12
 8002374:	2b00      	cmp	r3, #0
 8002376:	d00b      	beq.n	8002390 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002378:	4ba3      	ldr	r3, [pc, #652]	@ (8002608 <HAL_RCC_OscConfig+0x5e8>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f003 030c 	and.w	r3, r3, #12
 8002380:	2b08      	cmp	r3, #8
 8002382:	d172      	bne.n	800246a <HAL_RCC_OscConfig+0x44a>
 8002384:	4ba0      	ldr	r3, [pc, #640]	@ (8002608 <HAL_RCC_OscConfig+0x5e8>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d16c      	bne.n	800246a <HAL_RCC_OscConfig+0x44a>
 8002390:	2302      	movs	r3, #2
 8002392:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002396:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800239a:	fa93 f3a3 	rbit	r3, r3
 800239e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80023a2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023a6:	fab3 f383 	clz	r3, r3
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	095b      	lsrs	r3, r3, #5
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	f043 0301 	orr.w	r3, r3, #1
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d102      	bne.n	80023c0 <HAL_RCC_OscConfig+0x3a0>
 80023ba:	4b93      	ldr	r3, [pc, #588]	@ (8002608 <HAL_RCC_OscConfig+0x5e8>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	e013      	b.n	80023e8 <HAL_RCC_OscConfig+0x3c8>
 80023c0:	2302      	movs	r3, #2
 80023c2:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c6:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80023ca:	fa93 f3a3 	rbit	r3, r3
 80023ce:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80023d2:	2302      	movs	r3, #2
 80023d4:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80023d8:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80023dc:	fa93 f3a3 	rbit	r3, r3
 80023e0:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80023e4:	4b88      	ldr	r3, [pc, #544]	@ (8002608 <HAL_RCC_OscConfig+0x5e8>)
 80023e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e8:	2202      	movs	r2, #2
 80023ea:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80023ee:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80023f2:	fa92 f2a2 	rbit	r2, r2
 80023f6:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80023fa:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80023fe:	fab2 f282 	clz	r2, r2
 8002402:	b2d2      	uxtb	r2, r2
 8002404:	f042 0220 	orr.w	r2, r2, #32
 8002408:	b2d2      	uxtb	r2, r2
 800240a:	f002 021f 	and.w	r2, r2, #31
 800240e:	2101      	movs	r1, #1
 8002410:	fa01 f202 	lsl.w	r2, r1, r2
 8002414:	4013      	ands	r3, r2
 8002416:	2b00      	cmp	r3, #0
 8002418:	d00a      	beq.n	8002430 <HAL_RCC_OscConfig+0x410>
 800241a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800241e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d002      	beq.n	8002430 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	f000 be2e 	b.w	800308c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002430:	4b75      	ldr	r3, [pc, #468]	@ (8002608 <HAL_RCC_OscConfig+0x5e8>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002438:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800243c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	695b      	ldr	r3, [r3, #20]
 8002444:	21f8      	movs	r1, #248	@ 0xf8
 8002446:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244a:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800244e:	fa91 f1a1 	rbit	r1, r1
 8002452:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002456:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800245a:	fab1 f181 	clz	r1, r1
 800245e:	b2c9      	uxtb	r1, r1
 8002460:	408b      	lsls	r3, r1
 8002462:	4969      	ldr	r1, [pc, #420]	@ (8002608 <HAL_RCC_OscConfig+0x5e8>)
 8002464:	4313      	orrs	r3, r2
 8002466:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002468:	e0fd      	b.n	8002666 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800246a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800246e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	2b00      	cmp	r3, #0
 8002478:	f000 8088 	beq.w	800258c <HAL_RCC_OscConfig+0x56c>
 800247c:	2301      	movs	r3, #1
 800247e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002482:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002486:	fa93 f3a3 	rbit	r3, r3
 800248a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800248e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002492:	fab3 f383 	clz	r3, r3
 8002496:	b2db      	uxtb	r3, r3
 8002498:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800249c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	461a      	mov	r2, r3
 80024a4:	2301      	movs	r3, #1
 80024a6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a8:	f7fe fe46 	bl	8001138 <HAL_GetTick>
 80024ac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b0:	e00a      	b.n	80024c8 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024b2:	f7fe fe41 	bl	8001138 <HAL_GetTick>
 80024b6:	4602      	mov	r2, r0
 80024b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d902      	bls.n	80024c8 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	f000 bde2 	b.w	800308c <HAL_RCC_OscConfig+0x106c>
 80024c8:	2302      	movs	r3, #2
 80024ca:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ce:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80024d2:	fa93 f3a3 	rbit	r3, r3
 80024d6:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80024da:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024de:	fab3 f383 	clz	r3, r3
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	095b      	lsrs	r3, r3, #5
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d102      	bne.n	80024f8 <HAL_RCC_OscConfig+0x4d8>
 80024f2:	4b45      	ldr	r3, [pc, #276]	@ (8002608 <HAL_RCC_OscConfig+0x5e8>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	e013      	b.n	8002520 <HAL_RCC_OscConfig+0x500>
 80024f8:	2302      	movs	r3, #2
 80024fa:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024fe:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002502:	fa93 f3a3 	rbit	r3, r3
 8002506:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800250a:	2302      	movs	r3, #2
 800250c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002510:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002514:	fa93 f3a3 	rbit	r3, r3
 8002518:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800251c:	4b3a      	ldr	r3, [pc, #232]	@ (8002608 <HAL_RCC_OscConfig+0x5e8>)
 800251e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002520:	2202      	movs	r2, #2
 8002522:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002526:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800252a:	fa92 f2a2 	rbit	r2, r2
 800252e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002532:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002536:	fab2 f282 	clz	r2, r2
 800253a:	b2d2      	uxtb	r2, r2
 800253c:	f042 0220 	orr.w	r2, r2, #32
 8002540:	b2d2      	uxtb	r2, r2
 8002542:	f002 021f 	and.w	r2, r2, #31
 8002546:	2101      	movs	r1, #1
 8002548:	fa01 f202 	lsl.w	r2, r1, r2
 800254c:	4013      	ands	r3, r2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d0af      	beq.n	80024b2 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002552:	4b2d      	ldr	r3, [pc, #180]	@ (8002608 <HAL_RCC_OscConfig+0x5e8>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800255a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800255e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	21f8      	movs	r1, #248	@ 0xf8
 8002568:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800256c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002570:	fa91 f1a1 	rbit	r1, r1
 8002574:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002578:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800257c:	fab1 f181 	clz	r1, r1
 8002580:	b2c9      	uxtb	r1, r1
 8002582:	408b      	lsls	r3, r1
 8002584:	4920      	ldr	r1, [pc, #128]	@ (8002608 <HAL_RCC_OscConfig+0x5e8>)
 8002586:	4313      	orrs	r3, r2
 8002588:	600b      	str	r3, [r1, #0]
 800258a:	e06c      	b.n	8002666 <HAL_RCC_OscConfig+0x646>
 800258c:	2301      	movs	r3, #1
 800258e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002592:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002596:	fa93 f3a3 	rbit	r3, r3
 800259a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800259e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025a2:	fab3 f383 	clz	r3, r3
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80025ac:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	461a      	mov	r2, r3
 80025b4:	2300      	movs	r3, #0
 80025b6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b8:	f7fe fdbe 	bl	8001138 <HAL_GetTick>
 80025bc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025c0:	e00a      	b.n	80025d8 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025c2:	f7fe fdb9 	bl	8001138 <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d902      	bls.n	80025d8 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	f000 bd5a 	b.w	800308c <HAL_RCC_OscConfig+0x106c>
 80025d8:	2302      	movs	r3, #2
 80025da:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025de:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80025e2:	fa93 f3a3 	rbit	r3, r3
 80025e6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80025ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ee:	fab3 f383 	clz	r3, r3
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	095b      	lsrs	r3, r3, #5
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	f043 0301 	orr.w	r3, r3, #1
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d104      	bne.n	800260c <HAL_RCC_OscConfig+0x5ec>
 8002602:	4b01      	ldr	r3, [pc, #4]	@ (8002608 <HAL_RCC_OscConfig+0x5e8>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	e015      	b.n	8002634 <HAL_RCC_OscConfig+0x614>
 8002608:	40021000 	.word	0x40021000
 800260c:	2302      	movs	r3, #2
 800260e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002612:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002616:	fa93 f3a3 	rbit	r3, r3
 800261a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800261e:	2302      	movs	r3, #2
 8002620:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002624:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002628:	fa93 f3a3 	rbit	r3, r3
 800262c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002630:	4bc8      	ldr	r3, [pc, #800]	@ (8002954 <HAL_RCC_OscConfig+0x934>)
 8002632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002634:	2202      	movs	r2, #2
 8002636:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800263a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800263e:	fa92 f2a2 	rbit	r2, r2
 8002642:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002646:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800264a:	fab2 f282 	clz	r2, r2
 800264e:	b2d2      	uxtb	r2, r2
 8002650:	f042 0220 	orr.w	r2, r2, #32
 8002654:	b2d2      	uxtb	r2, r2
 8002656:	f002 021f 	and.w	r2, r2, #31
 800265a:	2101      	movs	r1, #1
 800265c:	fa01 f202 	lsl.w	r2, r1, r2
 8002660:	4013      	ands	r3, r2
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1ad      	bne.n	80025c2 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002666:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800266a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	2b00      	cmp	r3, #0
 8002678:	f000 8110 	beq.w	800289c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800267c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002680:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d079      	beq.n	8002780 <HAL_RCC_OscConfig+0x760>
 800268c:	2301      	movs	r3, #1
 800268e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002692:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002696:	fa93 f3a3 	rbit	r3, r3
 800269a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800269e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026a2:	fab3 f383 	clz	r3, r3
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	461a      	mov	r2, r3
 80026aa:	4bab      	ldr	r3, [pc, #684]	@ (8002958 <HAL_RCC_OscConfig+0x938>)
 80026ac:	4413      	add	r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	461a      	mov	r2, r3
 80026b2:	2301      	movs	r3, #1
 80026b4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b6:	f7fe fd3f 	bl	8001138 <HAL_GetTick>
 80026ba:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026be:	e00a      	b.n	80026d6 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026c0:	f7fe fd3a 	bl	8001138 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d902      	bls.n	80026d6 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	f000 bcdb 	b.w	800308c <HAL_RCC_OscConfig+0x106c>
 80026d6:	2302      	movs	r3, #2
 80026d8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026dc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80026e0:	fa93 f3a3 	rbit	r3, r3
 80026e4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80026e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ec:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80026f0:	2202      	movs	r2, #2
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	fa93 f2a3 	rbit	r2, r3
 8002702:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002706:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002710:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002714:	2202      	movs	r2, #2
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800271c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	fa93 f2a3 	rbit	r2, r3
 8002726:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800272a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800272e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002730:	4b88      	ldr	r3, [pc, #544]	@ (8002954 <HAL_RCC_OscConfig+0x934>)
 8002732:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002734:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002738:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800273c:	2102      	movs	r1, #2
 800273e:	6019      	str	r1, [r3, #0]
 8002740:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002744:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	fa93 f1a3 	rbit	r1, r3
 800274e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002752:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002756:	6019      	str	r1, [r3, #0]
  return result;
 8002758:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800275c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	fab3 f383 	clz	r3, r3
 8002766:	b2db      	uxtb	r3, r3
 8002768:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800276c:	b2db      	uxtb	r3, r3
 800276e:	f003 031f 	and.w	r3, r3, #31
 8002772:	2101      	movs	r1, #1
 8002774:	fa01 f303 	lsl.w	r3, r1, r3
 8002778:	4013      	ands	r3, r2
 800277a:	2b00      	cmp	r3, #0
 800277c:	d0a0      	beq.n	80026c0 <HAL_RCC_OscConfig+0x6a0>
 800277e:	e08d      	b.n	800289c <HAL_RCC_OscConfig+0x87c>
 8002780:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002784:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002788:	2201      	movs	r2, #1
 800278a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002790:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	fa93 f2a3 	rbit	r2, r3
 800279a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800279e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80027a2:	601a      	str	r2, [r3, #0]
  return result;
 80027a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027a8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80027ac:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027ae:	fab3 f383 	clz	r3, r3
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	461a      	mov	r2, r3
 80027b6:	4b68      	ldr	r3, [pc, #416]	@ (8002958 <HAL_RCC_OscConfig+0x938>)
 80027b8:	4413      	add	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	461a      	mov	r2, r3
 80027be:	2300      	movs	r3, #0
 80027c0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027c2:	f7fe fcb9 	bl	8001138 <HAL_GetTick>
 80027c6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027ca:	e00a      	b.n	80027e2 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027cc:	f7fe fcb4 	bl	8001138 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d902      	bls.n	80027e2 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	f000 bc55 	b.w	800308c <HAL_RCC_OscConfig+0x106c>
 80027e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027e6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80027ea:	2202      	movs	r2, #2
 80027ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027f2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	fa93 f2a3 	rbit	r2, r3
 80027fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002800:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800280a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800280e:	2202      	movs	r2, #2
 8002810:	601a      	str	r2, [r3, #0]
 8002812:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002816:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	fa93 f2a3 	rbit	r2, r3
 8002820:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002824:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800282e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002832:	2202      	movs	r2, #2
 8002834:	601a      	str	r2, [r3, #0]
 8002836:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800283a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	fa93 f2a3 	rbit	r2, r3
 8002844:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002848:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800284c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800284e:	4b41      	ldr	r3, [pc, #260]	@ (8002954 <HAL_RCC_OscConfig+0x934>)
 8002850:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002852:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002856:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800285a:	2102      	movs	r1, #2
 800285c:	6019      	str	r1, [r3, #0]
 800285e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002862:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	fa93 f1a3 	rbit	r1, r3
 800286c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002870:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002874:	6019      	str	r1, [r3, #0]
  return result;
 8002876:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800287a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	fab3 f383 	clz	r3, r3
 8002884:	b2db      	uxtb	r3, r3
 8002886:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800288a:	b2db      	uxtb	r3, r3
 800288c:	f003 031f 	and.w	r3, r3, #31
 8002890:	2101      	movs	r1, #1
 8002892:	fa01 f303 	lsl.w	r3, r1, r3
 8002896:	4013      	ands	r3, r2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d197      	bne.n	80027cc <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800289c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0304 	and.w	r3, r3, #4
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f000 81a1 	beq.w	8002bf4 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028b2:	2300      	movs	r3, #0
 80028b4:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028b8:	4b26      	ldr	r3, [pc, #152]	@ (8002954 <HAL_RCC_OscConfig+0x934>)
 80028ba:	69db      	ldr	r3, [r3, #28]
 80028bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d116      	bne.n	80028f2 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028c4:	4b23      	ldr	r3, [pc, #140]	@ (8002954 <HAL_RCC_OscConfig+0x934>)
 80028c6:	69db      	ldr	r3, [r3, #28]
 80028c8:	4a22      	ldr	r2, [pc, #136]	@ (8002954 <HAL_RCC_OscConfig+0x934>)
 80028ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028ce:	61d3      	str	r3, [r2, #28]
 80028d0:	4b20      	ldr	r3, [pc, #128]	@ (8002954 <HAL_RCC_OscConfig+0x934>)
 80028d2:	69db      	ldr	r3, [r3, #28]
 80028d4:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80028d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028dc:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028e6:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80028ea:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80028ec:	2301      	movs	r3, #1
 80028ee:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028f2:	4b1a      	ldr	r3, [pc, #104]	@ (800295c <HAL_RCC_OscConfig+0x93c>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d11a      	bne.n	8002934 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028fe:	4b17      	ldr	r3, [pc, #92]	@ (800295c <HAL_RCC_OscConfig+0x93c>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a16      	ldr	r2, [pc, #88]	@ (800295c <HAL_RCC_OscConfig+0x93c>)
 8002904:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002908:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800290a:	f7fe fc15 	bl	8001138 <HAL_GetTick>
 800290e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002912:	e009      	b.n	8002928 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002914:	f7fe fc10 	bl	8001138 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	2b64      	cmp	r3, #100	@ 0x64
 8002922:	d901      	bls.n	8002928 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e3b1      	b.n	800308c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002928:	4b0c      	ldr	r3, [pc, #48]	@ (800295c <HAL_RCC_OscConfig+0x93c>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0ef      	beq.n	8002914 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002934:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002938:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d10d      	bne.n	8002960 <HAL_RCC_OscConfig+0x940>
 8002944:	4b03      	ldr	r3, [pc, #12]	@ (8002954 <HAL_RCC_OscConfig+0x934>)
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	4a02      	ldr	r2, [pc, #8]	@ (8002954 <HAL_RCC_OscConfig+0x934>)
 800294a:	f043 0301 	orr.w	r3, r3, #1
 800294e:	6213      	str	r3, [r2, #32]
 8002950:	e03c      	b.n	80029cc <HAL_RCC_OscConfig+0x9ac>
 8002952:	bf00      	nop
 8002954:	40021000 	.word	0x40021000
 8002958:	10908120 	.word	0x10908120
 800295c:	40007000 	.word	0x40007000
 8002960:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002964:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d10c      	bne.n	800298a <HAL_RCC_OscConfig+0x96a>
 8002970:	4bc1      	ldr	r3, [pc, #772]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 8002972:	6a1b      	ldr	r3, [r3, #32]
 8002974:	4ac0      	ldr	r2, [pc, #768]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 8002976:	f023 0301 	bic.w	r3, r3, #1
 800297a:	6213      	str	r3, [r2, #32]
 800297c:	4bbe      	ldr	r3, [pc, #760]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	4abd      	ldr	r2, [pc, #756]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 8002982:	f023 0304 	bic.w	r3, r3, #4
 8002986:	6213      	str	r3, [r2, #32]
 8002988:	e020      	b.n	80029cc <HAL_RCC_OscConfig+0x9ac>
 800298a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800298e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	2b05      	cmp	r3, #5
 8002998:	d10c      	bne.n	80029b4 <HAL_RCC_OscConfig+0x994>
 800299a:	4bb7      	ldr	r3, [pc, #732]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 800299c:	6a1b      	ldr	r3, [r3, #32]
 800299e:	4ab6      	ldr	r2, [pc, #728]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 80029a0:	f043 0304 	orr.w	r3, r3, #4
 80029a4:	6213      	str	r3, [r2, #32]
 80029a6:	4bb4      	ldr	r3, [pc, #720]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	4ab3      	ldr	r2, [pc, #716]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 80029ac:	f043 0301 	orr.w	r3, r3, #1
 80029b0:	6213      	str	r3, [r2, #32]
 80029b2:	e00b      	b.n	80029cc <HAL_RCC_OscConfig+0x9ac>
 80029b4:	4bb0      	ldr	r3, [pc, #704]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	4aaf      	ldr	r2, [pc, #700]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 80029ba:	f023 0301 	bic.w	r3, r3, #1
 80029be:	6213      	str	r3, [r2, #32]
 80029c0:	4bad      	ldr	r3, [pc, #692]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	4aac      	ldr	r2, [pc, #688]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 80029c6:	f023 0304 	bic.w	r3, r3, #4
 80029ca:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f000 8081 	beq.w	8002ae0 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029de:	f7fe fbab 	bl	8001138 <HAL_GetTick>
 80029e2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e6:	e00b      	b.n	8002a00 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029e8:	f7fe fba6 	bl	8001138 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d901      	bls.n	8002a00 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e345      	b.n	800308c <HAL_RCC_OscConfig+0x106c>
 8002a00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a04:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002a08:	2202      	movs	r2, #2
 8002a0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a10:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	fa93 f2a3 	rbit	r2, r3
 8002a1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a1e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a28:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002a2c:	2202      	movs	r2, #2
 8002a2e:	601a      	str	r2, [r3, #0]
 8002a30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a34:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	fa93 f2a3 	rbit	r2, r3
 8002a3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a42:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002a46:	601a      	str	r2, [r3, #0]
  return result;
 8002a48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a4c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002a50:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a52:	fab3 f383 	clz	r3, r3
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	095b      	lsrs	r3, r3, #5
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	f043 0302 	orr.w	r3, r3, #2
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d102      	bne.n	8002a6c <HAL_RCC_OscConfig+0xa4c>
 8002a66:	4b84      	ldr	r3, [pc, #528]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 8002a68:	6a1b      	ldr	r3, [r3, #32]
 8002a6a:	e013      	b.n	8002a94 <HAL_RCC_OscConfig+0xa74>
 8002a6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a70:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002a74:	2202      	movs	r2, #2
 8002a76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	fa93 f2a3 	rbit	r2, r3
 8002a86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a8a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	4b79      	ldr	r3, [pc, #484]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 8002a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a94:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a98:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002a9c:	2102      	movs	r1, #2
 8002a9e:	6011      	str	r1, [r2, #0]
 8002aa0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002aa4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002aa8:	6812      	ldr	r2, [r2, #0]
 8002aaa:	fa92 f1a2 	rbit	r1, r2
 8002aae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ab2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002ab6:	6011      	str	r1, [r2, #0]
  return result;
 8002ab8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002abc:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002ac0:	6812      	ldr	r2, [r2, #0]
 8002ac2:	fab2 f282 	clz	r2, r2
 8002ac6:	b2d2      	uxtb	r2, r2
 8002ac8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002acc:	b2d2      	uxtb	r2, r2
 8002ace:	f002 021f 	and.w	r2, r2, #31
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad8:	4013      	ands	r3, r2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d084      	beq.n	80029e8 <HAL_RCC_OscConfig+0x9c8>
 8002ade:	e07f      	b.n	8002be0 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ae0:	f7fe fb2a 	bl	8001138 <HAL_GetTick>
 8002ae4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ae8:	e00b      	b.n	8002b02 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002aea:	f7fe fb25 	bl	8001138 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e2c4      	b.n	800308c <HAL_RCC_OscConfig+0x106c>
 8002b02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b06:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b12:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	fa93 f2a3 	rbit	r2, r3
 8002b1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b20:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002b24:	601a      	str	r2, [r3, #0]
 8002b26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b2a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002b2e:	2202      	movs	r2, #2
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b36:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	fa93 f2a3 	rbit	r2, r3
 8002b40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b44:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002b48:	601a      	str	r2, [r3, #0]
  return result;
 8002b4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b4e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002b52:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b54:	fab3 f383 	clz	r3, r3
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	095b      	lsrs	r3, r3, #5
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	f043 0302 	orr.w	r3, r3, #2
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d102      	bne.n	8002b6e <HAL_RCC_OscConfig+0xb4e>
 8002b68:	4b43      	ldr	r3, [pc, #268]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	e013      	b.n	8002b96 <HAL_RCC_OscConfig+0xb76>
 8002b6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b72:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002b76:	2202      	movs	r2, #2
 8002b78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b7e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	fa93 f2a3 	rbit	r2, r3
 8002b88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b8c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002b90:	601a      	str	r2, [r3, #0]
 8002b92:	4b39      	ldr	r3, [pc, #228]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 8002b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b96:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b9a:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002b9e:	2102      	movs	r1, #2
 8002ba0:	6011      	str	r1, [r2, #0]
 8002ba2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ba6:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002baa:	6812      	ldr	r2, [r2, #0]
 8002bac:	fa92 f1a2 	rbit	r1, r2
 8002bb0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002bb4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002bb8:	6011      	str	r1, [r2, #0]
  return result;
 8002bba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002bbe:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002bc2:	6812      	ldr	r2, [r2, #0]
 8002bc4:	fab2 f282 	clz	r2, r2
 8002bc8:	b2d2      	uxtb	r2, r2
 8002bca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002bce:	b2d2      	uxtb	r2, r2
 8002bd0:	f002 021f 	and.w	r2, r2, #31
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	fa01 f202 	lsl.w	r2, r1, r2
 8002bda:	4013      	ands	r3, r2
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d184      	bne.n	8002aea <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002be0:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d105      	bne.n	8002bf4 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002be8:	4b23      	ldr	r3, [pc, #140]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 8002bea:	69db      	ldr	r3, [r3, #28]
 8002bec:	4a22      	ldr	r2, [pc, #136]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 8002bee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bf2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bf4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bf8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	69db      	ldr	r3, [r3, #28]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f000 8242 	beq.w	800308a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c06:	4b1c      	ldr	r3, [pc, #112]	@ (8002c78 <HAL_RCC_OscConfig+0xc58>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f003 030c 	and.w	r3, r3, #12
 8002c0e:	2b08      	cmp	r3, #8
 8002c10:	f000 8213 	beq.w	800303a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c18:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	69db      	ldr	r3, [r3, #28]
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	f040 8162 	bne.w	8002eea <HAL_RCC_OscConfig+0xeca>
 8002c26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c2a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002c2e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002c32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c38:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	fa93 f2a3 	rbit	r2, r3
 8002c42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c46:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002c4a:	601a      	str	r2, [r3, #0]
  return result;
 8002c4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c50:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002c54:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c56:	fab3 f383 	clz	r3, r3
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002c60:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	461a      	mov	r2, r3
 8002c68:	2300      	movs	r3, #0
 8002c6a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c6c:	f7fe fa64 	bl	8001138 <HAL_GetTick>
 8002c70:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c74:	e00c      	b.n	8002c90 <HAL_RCC_OscConfig+0xc70>
 8002c76:	bf00      	nop
 8002c78:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c7c:	f7fe fa5c 	bl	8001138 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e1fd      	b.n	800308c <HAL_RCC_OscConfig+0x106c>
 8002c90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c94:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002c98:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	fa93 f2a3 	rbit	r2, r3
 8002cac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cb0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002cb4:	601a      	str	r2, [r3, #0]
  return result;
 8002cb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cba:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002cbe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cc0:	fab3 f383 	clz	r3, r3
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	095b      	lsrs	r3, r3, #5
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	f043 0301 	orr.w	r3, r3, #1
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d102      	bne.n	8002cda <HAL_RCC_OscConfig+0xcba>
 8002cd4:	4bb0      	ldr	r3, [pc, #704]	@ (8002f98 <HAL_RCC_OscConfig+0xf78>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	e027      	b.n	8002d2a <HAL_RCC_OscConfig+0xd0a>
 8002cda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cde:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002ce2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ce6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cec:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	fa93 f2a3 	rbit	r2, r3
 8002cf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cfa:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002cfe:	601a      	str	r2, [r3, #0]
 8002d00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d04:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002d08:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d12:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	fa93 f2a3 	rbit	r2, r3
 8002d1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d20:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	4b9c      	ldr	r3, [pc, #624]	@ (8002f98 <HAL_RCC_OscConfig+0xf78>)
 8002d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d2a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d2e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002d32:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002d36:	6011      	str	r1, [r2, #0]
 8002d38:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d3c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002d40:	6812      	ldr	r2, [r2, #0]
 8002d42:	fa92 f1a2 	rbit	r1, r2
 8002d46:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d4a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002d4e:	6011      	str	r1, [r2, #0]
  return result;
 8002d50:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d54:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002d58:	6812      	ldr	r2, [r2, #0]
 8002d5a:	fab2 f282 	clz	r2, r2
 8002d5e:	b2d2      	uxtb	r2, r2
 8002d60:	f042 0220 	orr.w	r2, r2, #32
 8002d64:	b2d2      	uxtb	r2, r2
 8002d66:	f002 021f 	and.w	r2, r2, #31
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002d70:	4013      	ands	r3, r2
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d182      	bne.n	8002c7c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d76:	4b88      	ldr	r3, [pc, #544]	@ (8002f98 <HAL_RCC_OscConfig+0xf78>)
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002d7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d82:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002d8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d8e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	6a1b      	ldr	r3, [r3, #32]
 8002d96:	430b      	orrs	r3, r1
 8002d98:	497f      	ldr	r1, [pc, #508]	@ (8002f98 <HAL_RCC_OscConfig+0xf78>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	604b      	str	r3, [r1, #4]
 8002d9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002da2:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002da6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002daa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002db0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	fa93 f2a3 	rbit	r2, r3
 8002dba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dbe:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002dc2:	601a      	str	r2, [r3, #0]
  return result;
 8002dc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dc8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002dcc:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dce:	fab3 f383 	clz	r3, r3
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002dd8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	461a      	mov	r2, r3
 8002de0:	2301      	movs	r3, #1
 8002de2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de4:	f7fe f9a8 	bl	8001138 <HAL_GetTick>
 8002de8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002dec:	e009      	b.n	8002e02 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dee:	f7fe f9a3 	bl	8001138 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e144      	b.n	800308c <HAL_RCC_OscConfig+0x106c>
 8002e02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e06:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002e0a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e14:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	fa93 f2a3 	rbit	r2, r3
 8002e1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e22:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002e26:	601a      	str	r2, [r3, #0]
  return result;
 8002e28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e2c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002e30:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e32:	fab3 f383 	clz	r3, r3
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	095b      	lsrs	r3, r3, #5
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d102      	bne.n	8002e4c <HAL_RCC_OscConfig+0xe2c>
 8002e46:	4b54      	ldr	r3, [pc, #336]	@ (8002f98 <HAL_RCC_OscConfig+0xf78>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	e027      	b.n	8002e9c <HAL_RCC_OscConfig+0xe7c>
 8002e4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e50:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002e54:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e5e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	fa93 f2a3 	rbit	r2, r3
 8002e68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e6c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002e70:	601a      	str	r2, [r3, #0]
 8002e72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e76:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002e7a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e84:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	fa93 f2a3 	rbit	r2, r3
 8002e8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e92:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	4b3f      	ldr	r3, [pc, #252]	@ (8002f98 <HAL_RCC_OscConfig+0xf78>)
 8002e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ea0:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002ea4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002ea8:	6011      	str	r1, [r2, #0]
 8002eaa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002eae:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002eb2:	6812      	ldr	r2, [r2, #0]
 8002eb4:	fa92 f1a2 	rbit	r1, r2
 8002eb8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ebc:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002ec0:	6011      	str	r1, [r2, #0]
  return result;
 8002ec2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ec6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002eca:	6812      	ldr	r2, [r2, #0]
 8002ecc:	fab2 f282 	clz	r2, r2
 8002ed0:	b2d2      	uxtb	r2, r2
 8002ed2:	f042 0220 	orr.w	r2, r2, #32
 8002ed6:	b2d2      	uxtb	r2, r2
 8002ed8:	f002 021f 	and.w	r2, r2, #31
 8002edc:	2101      	movs	r1, #1
 8002ede:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d082      	beq.n	8002dee <HAL_RCC_OscConfig+0xdce>
 8002ee8:	e0cf      	b.n	800308a <HAL_RCC_OscConfig+0x106a>
 8002eea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eee:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002ef2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002ef6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002efc:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	fa93 f2a3 	rbit	r2, r3
 8002f06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f0a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002f0e:	601a      	str	r2, [r3, #0]
  return result;
 8002f10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f14:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002f18:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f1a:	fab3 f383 	clz	r3, r3
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002f24:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f30:	f7fe f902 	bl	8001138 <HAL_GetTick>
 8002f34:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f38:	e009      	b.n	8002f4e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f3a:	f7fe f8fd 	bl	8001138 <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e09e      	b.n	800308c <HAL_RCC_OscConfig+0x106c>
 8002f4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f52:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002f56:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f60:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	fa93 f2a3 	rbit	r2, r3
 8002f6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f6e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002f72:	601a      	str	r2, [r3, #0]
  return result;
 8002f74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f78:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002f7c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f7e:	fab3 f383 	clz	r3, r3
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	095b      	lsrs	r3, r3, #5
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	f043 0301 	orr.w	r3, r3, #1
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d104      	bne.n	8002f9c <HAL_RCC_OscConfig+0xf7c>
 8002f92:	4b01      	ldr	r3, [pc, #4]	@ (8002f98 <HAL_RCC_OscConfig+0xf78>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	e029      	b.n	8002fec <HAL_RCC_OscConfig+0xfcc>
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fa0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002fa4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002fa8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002faa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fae:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	fa93 f2a3 	rbit	r2, r3
 8002fb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fbc:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002fc0:	601a      	str	r2, [r3, #0]
 8002fc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fc6:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002fca:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002fce:	601a      	str	r2, [r3, #0]
 8002fd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	fa93 f2a3 	rbit	r2, r3
 8002fde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fe2:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002fe6:	601a      	str	r2, [r3, #0]
 8002fe8:	4b2b      	ldr	r3, [pc, #172]	@ (8003098 <HAL_RCC_OscConfig+0x1078>)
 8002fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fec:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ff0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002ff4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002ff8:	6011      	str	r1, [r2, #0]
 8002ffa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ffe:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003002:	6812      	ldr	r2, [r2, #0]
 8003004:	fa92 f1a2 	rbit	r1, r2
 8003008:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800300c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003010:	6011      	str	r1, [r2, #0]
  return result;
 8003012:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003016:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800301a:	6812      	ldr	r2, [r2, #0]
 800301c:	fab2 f282 	clz	r2, r2
 8003020:	b2d2      	uxtb	r2, r2
 8003022:	f042 0220 	orr.w	r2, r2, #32
 8003026:	b2d2      	uxtb	r2, r2
 8003028:	f002 021f 	and.w	r2, r2, #31
 800302c:	2101      	movs	r1, #1
 800302e:	fa01 f202 	lsl.w	r2, r1, r2
 8003032:	4013      	ands	r3, r2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d180      	bne.n	8002f3a <HAL_RCC_OscConfig+0xf1a>
 8003038:	e027      	b.n	800308a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800303a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800303e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	69db      	ldr	r3, [r3, #28]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d101      	bne.n	800304e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e01e      	b.n	800308c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800304e:	4b12      	ldr	r3, [pc, #72]	@ (8003098 <HAL_RCC_OscConfig+0x1078>)
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003056:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800305a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800305e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003062:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6a1b      	ldr	r3, [r3, #32]
 800306a:	429a      	cmp	r2, r3
 800306c:	d10b      	bne.n	8003086 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800306e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003072:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003076:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800307a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003082:	429a      	cmp	r2, r3
 8003084:	d001      	beq.n	800308a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e000      	b.n	800308c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800308a:	2300      	movs	r3, #0
}
 800308c:	4618      	mov	r0, r3
 800308e:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	40021000 	.word	0x40021000

0800309c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b09e      	sub	sp, #120	@ 0x78
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80030a6:	2300      	movs	r3, #0
 80030a8:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d101      	bne.n	80030b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e162      	b.n	800337a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030b4:	4b90      	ldr	r3, [pc, #576]	@ (80032f8 <HAL_RCC_ClockConfig+0x25c>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	683a      	ldr	r2, [r7, #0]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d910      	bls.n	80030e4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c2:	4b8d      	ldr	r3, [pc, #564]	@ (80032f8 <HAL_RCC_ClockConfig+0x25c>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f023 0207 	bic.w	r2, r3, #7
 80030ca:	498b      	ldr	r1, [pc, #556]	@ (80032f8 <HAL_RCC_ClockConfig+0x25c>)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d2:	4b89      	ldr	r3, [pc, #548]	@ (80032f8 <HAL_RCC_ClockConfig+0x25c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d001      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e14a      	b.n	800337a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d008      	beq.n	8003102 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030f0:	4b82      	ldr	r3, [pc, #520]	@ (80032fc <HAL_RCC_ClockConfig+0x260>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	497f      	ldr	r1, [pc, #508]	@ (80032fc <HAL_RCC_ClockConfig+0x260>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	f000 80dc 	beq.w	80032c8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d13c      	bne.n	8003192 <HAL_RCC_ClockConfig+0xf6>
 8003118:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800311c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003120:	fa93 f3a3 	rbit	r3, r3
 8003124:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003126:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003128:	fab3 f383 	clz	r3, r3
 800312c:	b2db      	uxtb	r3, r3
 800312e:	095b      	lsrs	r3, r3, #5
 8003130:	b2db      	uxtb	r3, r3
 8003132:	f043 0301 	orr.w	r3, r3, #1
 8003136:	b2db      	uxtb	r3, r3
 8003138:	2b01      	cmp	r3, #1
 800313a:	d102      	bne.n	8003142 <HAL_RCC_ClockConfig+0xa6>
 800313c:	4b6f      	ldr	r3, [pc, #444]	@ (80032fc <HAL_RCC_ClockConfig+0x260>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	e00f      	b.n	8003162 <HAL_RCC_ClockConfig+0xc6>
 8003142:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003146:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003148:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800314a:	fa93 f3a3 	rbit	r3, r3
 800314e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003150:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003154:	663b      	str	r3, [r7, #96]	@ 0x60
 8003156:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003158:	fa93 f3a3 	rbit	r3, r3
 800315c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800315e:	4b67      	ldr	r3, [pc, #412]	@ (80032fc <HAL_RCC_ClockConfig+0x260>)
 8003160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003162:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003166:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003168:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800316a:	fa92 f2a2 	rbit	r2, r2
 800316e:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003170:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003172:	fab2 f282 	clz	r2, r2
 8003176:	b2d2      	uxtb	r2, r2
 8003178:	f042 0220 	orr.w	r2, r2, #32
 800317c:	b2d2      	uxtb	r2, r2
 800317e:	f002 021f 	and.w	r2, r2, #31
 8003182:	2101      	movs	r1, #1
 8003184:	fa01 f202 	lsl.w	r2, r1, r2
 8003188:	4013      	ands	r3, r2
 800318a:	2b00      	cmp	r3, #0
 800318c:	d17b      	bne.n	8003286 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e0f3      	b.n	800337a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	2b02      	cmp	r3, #2
 8003198:	d13c      	bne.n	8003214 <HAL_RCC_ClockConfig+0x178>
 800319a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800319e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031a2:	fa93 f3a3 	rbit	r3, r3
 80031a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80031a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031aa:	fab3 f383 	clz	r3, r3
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	095b      	lsrs	r3, r3, #5
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	f043 0301 	orr.w	r3, r3, #1
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d102      	bne.n	80031c4 <HAL_RCC_ClockConfig+0x128>
 80031be:	4b4f      	ldr	r3, [pc, #316]	@ (80032fc <HAL_RCC_ClockConfig+0x260>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	e00f      	b.n	80031e4 <HAL_RCC_ClockConfig+0x148>
 80031c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031cc:	fa93 f3a3 	rbit	r3, r3
 80031d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80031d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80031d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031da:	fa93 f3a3 	rbit	r3, r3
 80031de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031e0:	4b46      	ldr	r3, [pc, #280]	@ (80032fc <HAL_RCC_ClockConfig+0x260>)
 80031e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80031e8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80031ea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80031ec:	fa92 f2a2 	rbit	r2, r2
 80031f0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80031f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80031f4:	fab2 f282 	clz	r2, r2
 80031f8:	b2d2      	uxtb	r2, r2
 80031fa:	f042 0220 	orr.w	r2, r2, #32
 80031fe:	b2d2      	uxtb	r2, r2
 8003200:	f002 021f 	and.w	r2, r2, #31
 8003204:	2101      	movs	r1, #1
 8003206:	fa01 f202 	lsl.w	r2, r1, r2
 800320a:	4013      	ands	r3, r2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d13a      	bne.n	8003286 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	e0b2      	b.n	800337a <HAL_RCC_ClockConfig+0x2de>
 8003214:	2302      	movs	r3, #2
 8003216:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800321a:	fa93 f3a3 	rbit	r3, r3
 800321e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003222:	fab3 f383 	clz	r3, r3
 8003226:	b2db      	uxtb	r3, r3
 8003228:	095b      	lsrs	r3, r3, #5
 800322a:	b2db      	uxtb	r3, r3
 800322c:	f043 0301 	orr.w	r3, r3, #1
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b01      	cmp	r3, #1
 8003234:	d102      	bne.n	800323c <HAL_RCC_ClockConfig+0x1a0>
 8003236:	4b31      	ldr	r3, [pc, #196]	@ (80032fc <HAL_RCC_ClockConfig+0x260>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	e00d      	b.n	8003258 <HAL_RCC_ClockConfig+0x1bc>
 800323c:	2302      	movs	r3, #2
 800323e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003242:	fa93 f3a3 	rbit	r3, r3
 8003246:	627b      	str	r3, [r7, #36]	@ 0x24
 8003248:	2302      	movs	r3, #2
 800324a:	623b      	str	r3, [r7, #32]
 800324c:	6a3b      	ldr	r3, [r7, #32]
 800324e:	fa93 f3a3 	rbit	r3, r3
 8003252:	61fb      	str	r3, [r7, #28]
 8003254:	4b29      	ldr	r3, [pc, #164]	@ (80032fc <HAL_RCC_ClockConfig+0x260>)
 8003256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003258:	2202      	movs	r2, #2
 800325a:	61ba      	str	r2, [r7, #24]
 800325c:	69ba      	ldr	r2, [r7, #24]
 800325e:	fa92 f2a2 	rbit	r2, r2
 8003262:	617a      	str	r2, [r7, #20]
  return result;
 8003264:	697a      	ldr	r2, [r7, #20]
 8003266:	fab2 f282 	clz	r2, r2
 800326a:	b2d2      	uxtb	r2, r2
 800326c:	f042 0220 	orr.w	r2, r2, #32
 8003270:	b2d2      	uxtb	r2, r2
 8003272:	f002 021f 	and.w	r2, r2, #31
 8003276:	2101      	movs	r1, #1
 8003278:	fa01 f202 	lsl.w	r2, r1, r2
 800327c:	4013      	ands	r3, r2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e079      	b.n	800337a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003286:	4b1d      	ldr	r3, [pc, #116]	@ (80032fc <HAL_RCC_ClockConfig+0x260>)
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	f023 0203 	bic.w	r2, r3, #3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	491a      	ldr	r1, [pc, #104]	@ (80032fc <HAL_RCC_ClockConfig+0x260>)
 8003294:	4313      	orrs	r3, r2
 8003296:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003298:	f7fd ff4e 	bl	8001138 <HAL_GetTick>
 800329c:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800329e:	e00a      	b.n	80032b6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032a0:	f7fd ff4a 	bl	8001138 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e061      	b.n	800337a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032b6:	4b11      	ldr	r3, [pc, #68]	@ (80032fc <HAL_RCC_ClockConfig+0x260>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f003 020c 	and.w	r2, r3, #12
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d1eb      	bne.n	80032a0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032c8:	4b0b      	ldr	r3, [pc, #44]	@ (80032f8 <HAL_RCC_ClockConfig+0x25c>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0307 	and.w	r3, r3, #7
 80032d0:	683a      	ldr	r2, [r7, #0]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d214      	bcs.n	8003300 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032d6:	4b08      	ldr	r3, [pc, #32]	@ (80032f8 <HAL_RCC_ClockConfig+0x25c>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f023 0207 	bic.w	r2, r3, #7
 80032de:	4906      	ldr	r1, [pc, #24]	@ (80032f8 <HAL_RCC_ClockConfig+0x25c>)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032e6:	4b04      	ldr	r3, [pc, #16]	@ (80032f8 <HAL_RCC_ClockConfig+0x25c>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0307 	and.w	r3, r3, #7
 80032ee:	683a      	ldr	r2, [r7, #0]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d005      	beq.n	8003300 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e040      	b.n	800337a <HAL_RCC_ClockConfig+0x2de>
 80032f8:	40022000 	.word	0x40022000
 80032fc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0304 	and.w	r3, r3, #4
 8003308:	2b00      	cmp	r3, #0
 800330a:	d008      	beq.n	800331e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800330c:	4b1d      	ldr	r3, [pc, #116]	@ (8003384 <HAL_RCC_ClockConfig+0x2e8>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	491a      	ldr	r1, [pc, #104]	@ (8003384 <HAL_RCC_ClockConfig+0x2e8>)
 800331a:	4313      	orrs	r3, r2
 800331c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0308 	and.w	r3, r3, #8
 8003326:	2b00      	cmp	r3, #0
 8003328:	d009      	beq.n	800333e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800332a:	4b16      	ldr	r3, [pc, #88]	@ (8003384 <HAL_RCC_ClockConfig+0x2e8>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	691b      	ldr	r3, [r3, #16]
 8003336:	00db      	lsls	r3, r3, #3
 8003338:	4912      	ldr	r1, [pc, #72]	@ (8003384 <HAL_RCC_ClockConfig+0x2e8>)
 800333a:	4313      	orrs	r3, r2
 800333c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800333e:	f000 f829 	bl	8003394 <HAL_RCC_GetSysClockFreq>
 8003342:	4601      	mov	r1, r0
 8003344:	4b0f      	ldr	r3, [pc, #60]	@ (8003384 <HAL_RCC_ClockConfig+0x2e8>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800334c:	22f0      	movs	r2, #240	@ 0xf0
 800334e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	fa92 f2a2 	rbit	r2, r2
 8003356:	60fa      	str	r2, [r7, #12]
  return result;
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	fab2 f282 	clz	r2, r2
 800335e:	b2d2      	uxtb	r2, r2
 8003360:	40d3      	lsrs	r3, r2
 8003362:	4a09      	ldr	r2, [pc, #36]	@ (8003388 <HAL_RCC_ClockConfig+0x2ec>)
 8003364:	5cd3      	ldrb	r3, [r2, r3]
 8003366:	fa21 f303 	lsr.w	r3, r1, r3
 800336a:	4a08      	ldr	r2, [pc, #32]	@ (800338c <HAL_RCC_ClockConfig+0x2f0>)
 800336c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800336e:	4b08      	ldr	r3, [pc, #32]	@ (8003390 <HAL_RCC_ClockConfig+0x2f4>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4618      	mov	r0, r3
 8003374:	f7fd fe9c 	bl	80010b0 <HAL_InitTick>
  
  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3778      	adds	r7, #120	@ 0x78
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	40021000 	.word	0x40021000
 8003388:	08005598 	.word	0x08005598
 800338c:	20000054 	.word	0x20000054
 8003390:	20000058 	.word	0x20000058

08003394 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003394:	b480      	push	{r7}
 8003396:	b08b      	sub	sp, #44	@ 0x2c
 8003398:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800339a:	2300      	movs	r3, #0
 800339c:	61fb      	str	r3, [r7, #28]
 800339e:	2300      	movs	r3, #0
 80033a0:	61bb      	str	r3, [r7, #24]
 80033a2:	2300      	movs	r3, #0
 80033a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80033a6:	2300      	movs	r3, #0
 80033a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80033aa:	2300      	movs	r3, #0
 80033ac:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80033ae:	4b29      	ldr	r3, [pc, #164]	@ (8003454 <HAL_RCC_GetSysClockFreq+0xc0>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	f003 030c 	and.w	r3, r3, #12
 80033ba:	2b04      	cmp	r3, #4
 80033bc:	d002      	beq.n	80033c4 <HAL_RCC_GetSysClockFreq+0x30>
 80033be:	2b08      	cmp	r3, #8
 80033c0:	d003      	beq.n	80033ca <HAL_RCC_GetSysClockFreq+0x36>
 80033c2:	e03c      	b.n	800343e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80033c4:	4b24      	ldr	r3, [pc, #144]	@ (8003458 <HAL_RCC_GetSysClockFreq+0xc4>)
 80033c6:	623b      	str	r3, [r7, #32]
      break;
 80033c8:	e03c      	b.n	8003444 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 80033d0:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 80033d4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d6:	68ba      	ldr	r2, [r7, #8]
 80033d8:	fa92 f2a2 	rbit	r2, r2
 80033dc:	607a      	str	r2, [r7, #4]
  return result;
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	fab2 f282 	clz	r2, r2
 80033e4:	b2d2      	uxtb	r2, r2
 80033e6:	40d3      	lsrs	r3, r2
 80033e8:	4a1c      	ldr	r2, [pc, #112]	@ (800345c <HAL_RCC_GetSysClockFreq+0xc8>)
 80033ea:	5cd3      	ldrb	r3, [r2, r3]
 80033ec:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80033ee:	4b19      	ldr	r3, [pc, #100]	@ (8003454 <HAL_RCC_GetSysClockFreq+0xc0>)
 80033f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033f2:	f003 030f 	and.w	r3, r3, #15
 80033f6:	220f      	movs	r2, #15
 80033f8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fa:	693a      	ldr	r2, [r7, #16]
 80033fc:	fa92 f2a2 	rbit	r2, r2
 8003400:	60fa      	str	r2, [r7, #12]
  return result;
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	fab2 f282 	clz	r2, r2
 8003408:	b2d2      	uxtb	r2, r2
 800340a:	40d3      	lsrs	r3, r2
 800340c:	4a14      	ldr	r2, [pc, #80]	@ (8003460 <HAL_RCC_GetSysClockFreq+0xcc>)
 800340e:	5cd3      	ldrb	r3, [r2, r3]
 8003410:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d008      	beq.n	800342e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800341c:	4a0e      	ldr	r2, [pc, #56]	@ (8003458 <HAL_RCC_GetSysClockFreq+0xc4>)
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	fbb2 f2f3 	udiv	r2, r2, r3
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	fb02 f303 	mul.w	r3, r2, r3
 800342a:	627b      	str	r3, [r7, #36]	@ 0x24
 800342c:	e004      	b.n	8003438 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	4a0c      	ldr	r2, [pc, #48]	@ (8003464 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003432:	fb02 f303 	mul.w	r3, r2, r3
 8003436:	627b      	str	r3, [r7, #36]	@ 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343a:	623b      	str	r3, [r7, #32]
      break;
 800343c:	e002      	b.n	8003444 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800343e:	4b0a      	ldr	r3, [pc, #40]	@ (8003468 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003440:	623b      	str	r3, [r7, #32]
      break;
 8003442:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003444:	6a3b      	ldr	r3, [r7, #32]
}
 8003446:	4618      	mov	r0, r3
 8003448:	372c      	adds	r7, #44	@ 0x2c
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	40021000 	.word	0x40021000
 8003458:	01e84800 	.word	0x01e84800
 800345c:	080055b0 	.word	0x080055b0
 8003460:	080055c0 	.word	0x080055c0
 8003464:	003d0900 	.word	0x003d0900
 8003468:	007a1200 	.word	0x007a1200

0800346c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800346c:	b480      	push	{r7}
 800346e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003470:	4b03      	ldr	r3, [pc, #12]	@ (8003480 <HAL_RCC_GetHCLKFreq+0x14>)
 8003472:	681b      	ldr	r3, [r3, #0]
}
 8003474:	4618      	mov	r0, r3
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	20000054 	.word	0x20000054

08003484 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800348a:	f7ff ffef 	bl	800346c <HAL_RCC_GetHCLKFreq>
 800348e:	4601      	mov	r1, r0
 8003490:	4b0b      	ldr	r3, [pc, #44]	@ (80034c0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003498:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800349c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	fa92 f2a2 	rbit	r2, r2
 80034a4:	603a      	str	r2, [r7, #0]
  return result;
 80034a6:	683a      	ldr	r2, [r7, #0]
 80034a8:	fab2 f282 	clz	r2, r2
 80034ac:	b2d2      	uxtb	r2, r2
 80034ae:	40d3      	lsrs	r3, r2
 80034b0:	4a04      	ldr	r2, [pc, #16]	@ (80034c4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80034b2:	5cd3      	ldrb	r3, [r2, r3]
 80034b4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80034b8:	4618      	mov	r0, r3
 80034ba:	3708      	adds	r7, #8
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	40021000 	.word	0x40021000
 80034c4:	080055a8 	.word	0x080055a8

080034c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80034ce:	f7ff ffcd 	bl	800346c <HAL_RCC_GetHCLKFreq>
 80034d2:	4601      	mov	r1, r0
 80034d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003504 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80034dc:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80034e0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	fa92 f2a2 	rbit	r2, r2
 80034e8:	603a      	str	r2, [r7, #0]
  return result;
 80034ea:	683a      	ldr	r2, [r7, #0]
 80034ec:	fab2 f282 	clz	r2, r2
 80034f0:	b2d2      	uxtb	r2, r2
 80034f2:	40d3      	lsrs	r3, r2
 80034f4:	4a04      	ldr	r2, [pc, #16]	@ (8003508 <HAL_RCC_GetPCLK2Freq+0x40>)
 80034f6:	5cd3      	ldrb	r3, [r2, r3]
 80034f8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80034fc:	4618      	mov	r0, r3
 80034fe:	3708      	adds	r7, #8
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40021000 	.word	0x40021000
 8003508:	080055a8 	.word	0x080055a8

0800350c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b092      	sub	sp, #72	@ 0x48
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003514:	2300      	movs	r3, #0
 8003516:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003518:	2300      	movs	r3, #0
 800351a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800351c:	2300      	movs	r3, #0
 800351e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800352a:	2b00      	cmp	r3, #0
 800352c:	f000 80cd 	beq.w	80036ca <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003530:	4b86      	ldr	r3, [pc, #536]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003532:	69db      	ldr	r3, [r3, #28]
 8003534:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d10e      	bne.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800353c:	4b83      	ldr	r3, [pc, #524]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800353e:	69db      	ldr	r3, [r3, #28]
 8003540:	4a82      	ldr	r2, [pc, #520]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003542:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003546:	61d3      	str	r3, [r2, #28]
 8003548:	4b80      	ldr	r3, [pc, #512]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800354a:	69db      	ldr	r3, [r3, #28]
 800354c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003550:	60bb      	str	r3, [r7, #8]
 8003552:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003554:	2301      	movs	r3, #1
 8003556:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800355a:	4b7d      	ldr	r3, [pc, #500]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003562:	2b00      	cmp	r3, #0
 8003564:	d118      	bne.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003566:	4b7a      	ldr	r3, [pc, #488]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a79      	ldr	r2, [pc, #484]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800356c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003570:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003572:	f7fd fde1 	bl	8001138 <HAL_GetTick>
 8003576:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003578:	e008      	b.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800357a:	f7fd fddd 	bl	8001138 <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b64      	cmp	r3, #100	@ 0x64
 8003586:	d901      	bls.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e0db      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800358c:	4b70      	ldr	r3, [pc, #448]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003594:	2b00      	cmp	r3, #0
 8003596:	d0f0      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003598:	4b6c      	ldr	r3, [pc, #432]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d07d      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d076      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035b6:	4b65      	ldr	r3, [pc, #404]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80035b8:	6a1b      	ldr	r3, [r3, #32]
 80035ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80035c4:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035c8:	fa93 f3a3 	rbit	r3, r3
 80035cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80035ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035d0:	fab3 f383 	clz	r3, r3
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	461a      	mov	r2, r3
 80035d8:	4b5e      	ldr	r3, [pc, #376]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80035da:	4413      	add	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	461a      	mov	r2, r3
 80035e0:	2301      	movs	r3, #1
 80035e2:	6013      	str	r3, [r2, #0]
 80035e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80035e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035ec:	fa93 f3a3 	rbit	r3, r3
 80035f0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80035f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035f4:	fab3 f383 	clz	r3, r3
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	461a      	mov	r2, r3
 80035fc:	4b55      	ldr	r3, [pc, #340]	@ (8003754 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80035fe:	4413      	add	r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	461a      	mov	r2, r3
 8003604:	2300      	movs	r3, #0
 8003606:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003608:	4a50      	ldr	r2, [pc, #320]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800360a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800360c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800360e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b00      	cmp	r3, #0
 8003616:	d045      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003618:	f7fd fd8e 	bl	8001138 <HAL_GetTick>
 800361c:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800361e:	e00a      	b.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003620:	f7fd fd8a 	bl	8001138 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800362e:	4293      	cmp	r3, r2
 8003630:	d901      	bls.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e086      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003636:	2302      	movs	r3, #2
 8003638:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800363c:	fa93 f3a3 	rbit	r3, r3
 8003640:	627b      	str	r3, [r7, #36]	@ 0x24
 8003642:	2302      	movs	r3, #2
 8003644:	623b      	str	r3, [r7, #32]
 8003646:	6a3b      	ldr	r3, [r7, #32]
 8003648:	fa93 f3a3 	rbit	r3, r3
 800364c:	61fb      	str	r3, [r7, #28]
  return result;
 800364e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003650:	fab3 f383 	clz	r3, r3
 8003654:	b2db      	uxtb	r3, r3
 8003656:	095b      	lsrs	r3, r3, #5
 8003658:	b2db      	uxtb	r3, r3
 800365a:	f043 0302 	orr.w	r3, r3, #2
 800365e:	b2db      	uxtb	r3, r3
 8003660:	2b02      	cmp	r3, #2
 8003662:	d102      	bne.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003664:	4b39      	ldr	r3, [pc, #228]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	e007      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800366a:	2302      	movs	r3, #2
 800366c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	fa93 f3a3 	rbit	r3, r3
 8003674:	617b      	str	r3, [r7, #20]
 8003676:	4b35      	ldr	r3, [pc, #212]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367a:	2202      	movs	r2, #2
 800367c:	613a      	str	r2, [r7, #16]
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	fa92 f2a2 	rbit	r2, r2
 8003684:	60fa      	str	r2, [r7, #12]
  return result;
 8003686:	68fa      	ldr	r2, [r7, #12]
 8003688:	fab2 f282 	clz	r2, r2
 800368c:	b2d2      	uxtb	r2, r2
 800368e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	f002 021f 	and.w	r2, r2, #31
 8003698:	2101      	movs	r1, #1
 800369a:	fa01 f202 	lsl.w	r2, r1, r2
 800369e:	4013      	ands	r3, r2
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d0bd      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80036a4:	4b29      	ldr	r3, [pc, #164]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036a6:	6a1b      	ldr	r3, [r3, #32]
 80036a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	4926      	ldr	r1, [pc, #152]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80036b6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d105      	bne.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036be:	4b23      	ldr	r3, [pc, #140]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036c0:	69db      	ldr	r3, [r3, #28]
 80036c2:	4a22      	ldr	r2, [pc, #136]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036c8:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d008      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036d6:	4b1d      	ldr	r3, [pc, #116]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036da:	f023 0203 	bic.w	r2, r3, #3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	491a      	ldr	r1, [pc, #104]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0320 	and.w	r3, r3, #32
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d008      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036f4:	4b15      	ldr	r3, [pc, #84]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f8:	f023 0210 	bic.w	r2, r3, #16
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	4912      	ldr	r1, [pc, #72]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003702:	4313      	orrs	r3, r2
 8003704:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800370e:	2b00      	cmp	r3, #0
 8003710:	d008      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003712:	4b0e      	ldr	r3, [pc, #56]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003716:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	490b      	ldr	r1, [pc, #44]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003720:	4313      	orrs	r3, r2
 8003722:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d008      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003730:	4b06      	ldr	r3, [pc, #24]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003734:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	695b      	ldr	r3, [r3, #20]
 800373c:	4903      	ldr	r1, [pc, #12]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800373e:	4313      	orrs	r3, r2
 8003740:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	3748      	adds	r7, #72	@ 0x48
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	40021000 	.word	0x40021000
 8003750:	40007000 	.word	0x40007000
 8003754:	10908100 	.word	0x10908100

08003758 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d101      	bne.n	800376a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e095      	b.n	8003896 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376e:	2b00      	cmp	r3, #0
 8003770:	d108      	bne.n	8003784 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800377a:	d009      	beq.n	8003790 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	61da      	str	r2, [r3, #28]
 8003782:	e005      	b.n	8003790 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d106      	bne.n	80037b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f7fd fabc 	bl	8000d28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2202      	movs	r2, #2
 80037b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037c6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037d0:	d902      	bls.n	80037d8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80037d2:	2300      	movs	r3, #0
 80037d4:	60fb      	str	r3, [r7, #12]
 80037d6:	e002      	b.n	80037de <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80037d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037dc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80037e6:	d007      	beq.n	80037f8 <HAL_SPI_Init+0xa0>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037f0:	d002      	beq.n	80037f8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003808:	431a      	orrs	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	431a      	orrs	r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	695b      	ldr	r3, [r3, #20]
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	431a      	orrs	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003826:	431a      	orrs	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	69db      	ldr	r3, [r3, #28]
 800382c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003830:	431a      	orrs	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a1b      	ldr	r3, [r3, #32]
 8003836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800383a:	ea42 0103 	orr.w	r1, r2, r3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003842:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	430a      	orrs	r2, r1
 800384c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	0c1b      	lsrs	r3, r3, #16
 8003854:	f003 0204 	and.w	r2, r3, #4
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385c:	f003 0310 	and.w	r3, r3, #16
 8003860:	431a      	orrs	r2, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003866:	f003 0308 	and.w	r3, r3, #8
 800386a:	431a      	orrs	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003874:	ea42 0103 	orr.w	r1, r2, r3
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	430a      	orrs	r2, r1
 8003884:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
	...

080038a0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b086      	sub	sp, #24
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	4613      	mov	r3, r2
 80038ac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80038ae:	2300      	movs	r3, #0
 80038b0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d101      	bne.n	80038c0 <HAL_SPI_Transmit_DMA+0x20>
 80038bc:	2302      	movs	r3, #2
 80038be:	e0d4      	b.n	8003a6a <HAL_SPI_Transmit_DMA+0x1ca>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d002      	beq.n	80038da <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80038d4:	2302      	movs	r3, #2
 80038d6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80038d8:	e0c2      	b.n	8003a60 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d002      	beq.n	80038e6 <HAL_SPI_Transmit_DMA+0x46>
 80038e0:	88fb      	ldrh	r3, [r7, #6]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d102      	bne.n	80038ec <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80038ea:	e0b9      	b.n	8003a60 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2203      	movs	r2, #3
 80038f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2200      	movs	r2, #0
 80038f8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	68ba      	ldr	r2, [r7, #8]
 80038fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	88fa      	ldrh	r2, [r7, #6]
 8003904:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	88fa      	ldrh	r2, [r7, #6]
 800390a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003936:	d10f      	bne.n	8003958 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003946:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003956:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800395c:	4a45      	ldr	r2, [pc, #276]	@ (8003a74 <HAL_SPI_Transmit_DMA+0x1d4>)
 800395e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003964:	4a44      	ldr	r2, [pc, #272]	@ (8003a78 <HAL_SPI_Transmit_DMA+0x1d8>)
 8003966:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800396c:	4a43      	ldr	r2, [pc, #268]	@ (8003a7c <HAL_SPI_Transmit_DMA+0x1dc>)
 800396e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003974:	2200      	movs	r2, #0
 8003976:	635a      	str	r2, [r3, #52]	@ 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	685a      	ldr	r2, [r3, #4]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003986:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003990:	d82d      	bhi.n	80039ee <HAL_SPI_Transmit_DMA+0x14e>
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003996:	695b      	ldr	r3, [r3, #20]
 8003998:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800399c:	d127      	bne.n	80039ee <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	f003 0301 	and.w	r3, r3, #1
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d10f      	bne.n	80039cc <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	685a      	ldr	r2, [r3, #4]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80039ba:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	085b      	lsrs	r3, r3, #1
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80039ca:	e010      	b.n	80039ee <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	685a      	ldr	r2, [r3, #4]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039da:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	085b      	lsrs	r3, r3, #1
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	3301      	adds	r3, #1
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039f6:	4619      	mov	r1, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	330c      	adds	r3, #12
 80039fe:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a04:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003a06:	f7fd fe1b 	bl	8001640 <HAL_DMA_Start_IT>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d008      	beq.n	8003a22 <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a14:	f043 0210 	orr.w	r2, r3, #16
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	75fb      	strb	r3, [r7, #23]

    goto error;
 8003a20:	e01e      	b.n	8003a60 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a2c:	2b40      	cmp	r3, #64	@ 0x40
 8003a2e:	d007      	beq.n	8003a40 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a3e:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	685a      	ldr	r2, [r3, #4]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f042 0220 	orr.w	r2, r2, #32
 8003a4e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	685a      	ldr	r2, [r3, #4]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f042 0202 	orr.w	r2, r2, #2
 8003a5e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003a68:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3718      	adds	r7, #24
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	08003b63 	.word	0x08003b63
 8003a78:	08003abd 	.word	0x08003abd
 8003a7c:	08003b7f 	.word	0x08003b7f

08003a80 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b086      	sub	sp, #24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003aca:	f7fd fb35 	bl	8001138 <HAL_GetTick>
 8003ace:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0320 	and.w	r3, r3, #32
 8003ada:	2b20      	cmp	r3, #32
 8003adc:	d03b      	beq.n	8003b56 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	685a      	ldr	r2, [r3, #4]
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 0220 	bic.w	r2, r2, #32
 8003aec:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	685a      	ldr	r2, [r3, #4]
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 0202 	bic.w	r2, r2, #2
 8003afc:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	2164      	movs	r1, #100	@ 0x64
 8003b02:	6978      	ldr	r0, [r7, #20]
 8003b04:	f000 f97a 	bl	8003dfc <SPI_EndRxTxTransaction>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d005      	beq.n	8003b1a <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b12:	f043 0220 	orr.w	r2, r3, #32
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d10a      	bne.n	8003b38 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b22:	2300      	movs	r3, #0
 8003b24:	60fb      	str	r3, [r7, #12]
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	60fb      	str	r3, [r7, #12]
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	60fb      	str	r3, [r7, #12]
 8003b36:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	2201      	movs	r2, #1
 8003b42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003b4e:	6978      	ldr	r0, [r7, #20]
 8003b50:	f7ff ffaa 	bl	8003aa8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003b54:	e002      	b.n	8003b5c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003b56:	6978      	ldr	r0, [r7, #20]
 8003b58:	f7ff ff92 	bl	8003a80 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003b5c:	3718      	adds	r7, #24
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}

08003b62 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b084      	sub	sp, #16
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8003b70:	68f8      	ldr	r0, [r7, #12]
 8003b72:	f7ff ff8f 	bl	8003a94 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003b76:	bf00      	nop
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b084      	sub	sp, #16
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685a      	ldr	r2, [r3, #4]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f022 0203 	bic.w	r2, r2, #3
 8003b9a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ba0:	f043 0210 	orr.w	r2, r3, #16
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003bb0:	68f8      	ldr	r0, [r7, #12]
 8003bb2:	f7ff ff79 	bl	8003aa8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003bb6:	bf00      	nop
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
	...

08003bc0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b088      	sub	sp, #32
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	603b      	str	r3, [r7, #0]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003bd0:	f7fd fab2 	bl	8001138 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bd8:	1a9b      	subs	r3, r3, r2
 8003bda:	683a      	ldr	r2, [r7, #0]
 8003bdc:	4413      	add	r3, r2
 8003bde:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003be0:	f7fd faaa 	bl	8001138 <HAL_GetTick>
 8003be4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003be6:	4b39      	ldr	r3, [pc, #228]	@ (8003ccc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	015b      	lsls	r3, r3, #5
 8003bec:	0d1b      	lsrs	r3, r3, #20
 8003bee:	69fa      	ldr	r2, [r7, #28]
 8003bf0:	fb02 f303 	mul.w	r3, r2, r3
 8003bf4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003bf6:	e054      	b.n	8003ca2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bfe:	d050      	beq.n	8003ca2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c00:	f7fd fa9a 	bl	8001138 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	69fa      	ldr	r2, [r7, #28]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d902      	bls.n	8003c16 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d13d      	bne.n	8003c92 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	685a      	ldr	r2, [r3, #4]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003c24:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c2e:	d111      	bne.n	8003c54 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c38:	d004      	beq.n	8003c44 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c42:	d107      	bne.n	8003c54 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c5c:	d10f      	bne.n	8003c7e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c6c:	601a      	str	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c7c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e017      	b.n	8003cc2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d101      	bne.n	8003c9c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	3b01      	subs	r3, #1
 8003ca0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	689a      	ldr	r2, [r3, #8]
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	4013      	ands	r3, r2
 8003cac:	68ba      	ldr	r2, [r7, #8]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	bf0c      	ite	eq
 8003cb2:	2301      	moveq	r3, #1
 8003cb4:	2300      	movne	r3, #0
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	461a      	mov	r2, r3
 8003cba:	79fb      	ldrb	r3, [r7, #7]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d19b      	bne.n	8003bf8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3720      	adds	r7, #32
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	20000054 	.word	0x20000054

08003cd0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b08a      	sub	sp, #40	@ 0x28
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	607a      	str	r2, [r7, #4]
 8003cdc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003ce2:	f7fd fa29 	bl	8001138 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cea:	1a9b      	subs	r3, r3, r2
 8003cec:	683a      	ldr	r2, [r7, #0]
 8003cee:	4413      	add	r3, r2
 8003cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003cf2:	f7fd fa21 	bl	8001138 <HAL_GetTick>
 8003cf6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	330c      	adds	r3, #12
 8003cfe:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003d00:	4b3d      	ldr	r3, [pc, #244]	@ (8003df8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	4613      	mov	r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	4413      	add	r3, r2
 8003d0a:	00da      	lsls	r2, r3, #3
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	0d1b      	lsrs	r3, r3, #20
 8003d10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d12:	fb02 f303 	mul.w	r3, r2, r3
 8003d16:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003d18:	e060      	b.n	8003ddc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003d20:	d107      	bne.n	8003d32 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d104      	bne.n	8003d32 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003d28:	69fb      	ldr	r3, [r7, #28]
 8003d2a:	781b      	ldrb	r3, [r3, #0]
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003d30:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d38:	d050      	beq.n	8003ddc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d3a:	f7fd f9fd 	bl	8001138 <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	6a3b      	ldr	r3, [r7, #32]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d46:	429a      	cmp	r2, r3
 8003d48:	d902      	bls.n	8003d50 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d13d      	bne.n	8003dcc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	685a      	ldr	r2, [r3, #4]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003d5e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d68:	d111      	bne.n	8003d8e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d72:	d004      	beq.n	8003d7e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d7c:	d107      	bne.n	8003d8e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d8c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d96:	d10f      	bne.n	8003db8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003da6:	601a      	str	r2, [r3, #0]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003db6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e010      	b.n	8003dee <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	3b01      	subs	r3, #1
 8003dda:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	689a      	ldr	r2, [r3, #8]
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	4013      	ands	r3, r2
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d196      	bne.n	8003d1a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3728      	adds	r7, #40	@ 0x28
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	20000054 	.word	0x20000054

08003dfc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af02      	add	r7, sp, #8
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	9300      	str	r3, [sp, #0]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003e14:	68f8      	ldr	r0, [r7, #12]
 8003e16:	f7ff ff5b 	bl	8003cd0 <SPI_WaitFifoStateUntilTimeout>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d007      	beq.n	8003e30 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e24:	f043 0220 	orr.w	r2, r3, #32
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e027      	b.n	8003e80 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	9300      	str	r3, [sp, #0]
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	2200      	movs	r2, #0
 8003e38:	2180      	movs	r1, #128	@ 0x80
 8003e3a:	68f8      	ldr	r0, [r7, #12]
 8003e3c:	f7ff fec0 	bl	8003bc0 <SPI_WaitFlagStateUntilTimeout>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d007      	beq.n	8003e56 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e4a:	f043 0220 	orr.w	r2, r3, #32
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e014      	b.n	8003e80 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	9300      	str	r3, [sp, #0]
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003e62:	68f8      	ldr	r0, [r7, #12]
 8003e64:	f7ff ff34 	bl	8003cd0 <SPI_WaitFifoStateUntilTimeout>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d007      	beq.n	8003e7e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e72:	f043 0220 	orr.w	r2, r3, #32
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e000      	b.n	8003e80 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003e7e:	2300      	movs	r3, #0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3710      	adds	r7, #16
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e040      	b.n	8003f1c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d106      	bne.n	8003eb0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f7fc ffa8 	bl	8000e00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2224      	movs	r2, #36	@ 0x24
 8003eb4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f022 0201 	bic.w	r2, r2, #1
 8003ec4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f000 fb76 	bl	80045b8 <UART_SetConfig>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d101      	bne.n	8003ed6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e022      	b.n	8003f1c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d002      	beq.n	8003ee4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 fca0 	bl	8004824 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	685a      	ldr	r2, [r3, #4]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ef2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	689a      	ldr	r2, [r3, #8]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f042 0201 	orr.w	r2, r2, #1
 8003f12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 fd27 	bl	8004968 <UART_CheckIdleState>
 8003f1a:	4603      	mov	r3, r0
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3708      	adds	r7, #8
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b08a      	sub	sp, #40	@ 0x28
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	4613      	mov	r3, r2
 8003f30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f38:	2b20      	cmp	r3, #32
 8003f3a:	d132      	bne.n	8003fa2 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d002      	beq.n	8003f48 <HAL_UART_Receive_IT+0x24>
 8003f42:	88fb      	ldrh	r3, [r7, #6]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d101      	bne.n	8003f4c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e02b      	b.n	8003fa4 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d018      	beq.n	8003f92 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	e853 3f00 	ldrex	r3, [r3]
 8003f6c:	613b      	str	r3, [r7, #16]
   return(result);
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f74:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7e:	623b      	str	r3, [r7, #32]
 8003f80:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f82:	69f9      	ldr	r1, [r7, #28]
 8003f84:	6a3a      	ldr	r2, [r7, #32]
 8003f86:	e841 2300 	strex	r3, r2, [r1]
 8003f8a:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1e6      	bne.n	8003f60 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003f92:	88fb      	ldrh	r3, [r7, #6]
 8003f94:	461a      	mov	r2, r3
 8003f96:	68b9      	ldr	r1, [r7, #8]
 8003f98:	68f8      	ldr	r0, [r7, #12]
 8003f9a:	f000 fdf5 	bl	8004b88 <UART_Start_Receive_IT>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	e000      	b.n	8003fa4 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8003fa2:	2302      	movs	r3, #2
  }
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3728      	adds	r7, #40	@ 0x28
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b0ba      	sub	sp, #232	@ 0xe8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003fd2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003fd6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003fda:	4013      	ands	r3, r2
 8003fdc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003fe0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d115      	bne.n	8004014 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003fe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fec:	f003 0320 	and.w	r3, r3, #32
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d00f      	beq.n	8004014 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003ff4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ff8:	f003 0320 	and.w	r3, r3, #32
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d009      	beq.n	8004014 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004004:	2b00      	cmp	r3, #0
 8004006:	f000 82ab 	beq.w	8004560 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	4798      	blx	r3
      }
      return;
 8004012:	e2a5      	b.n	8004560 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004014:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004018:	2b00      	cmp	r3, #0
 800401a:	f000 8117 	beq.w	800424c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800401e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004022:	f003 0301 	and.w	r3, r3, #1
 8004026:	2b00      	cmp	r3, #0
 8004028:	d106      	bne.n	8004038 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800402a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800402e:	4b85      	ldr	r3, [pc, #532]	@ (8004244 <HAL_UART_IRQHandler+0x298>)
 8004030:	4013      	ands	r3, r2
 8004032:	2b00      	cmp	r3, #0
 8004034:	f000 810a 	beq.w	800424c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800403c:	f003 0301 	and.w	r3, r3, #1
 8004040:	2b00      	cmp	r3, #0
 8004042:	d011      	beq.n	8004068 <HAL_UART_IRQHandler+0xbc>
 8004044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00b      	beq.n	8004068 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2201      	movs	r2, #1
 8004056:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800405e:	f043 0201 	orr.w	r2, r3, #1
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004068:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	2b00      	cmp	r3, #0
 8004072:	d011      	beq.n	8004098 <HAL_UART_IRQHandler+0xec>
 8004074:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004078:	f003 0301 	and.w	r3, r3, #1
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00b      	beq.n	8004098 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2202      	movs	r2, #2
 8004086:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800408e:	f043 0204 	orr.w	r2, r3, #4
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004098:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800409c:	f003 0304 	and.w	r3, r3, #4
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d011      	beq.n	80040c8 <HAL_UART_IRQHandler+0x11c>
 80040a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d00b      	beq.n	80040c8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2204      	movs	r2, #4
 80040b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040be:	f043 0202 	orr.w	r2, r3, #2
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80040c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040cc:	f003 0308 	and.w	r3, r3, #8
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d017      	beq.n	8004104 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80040d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040d8:	f003 0320 	and.w	r3, r3, #32
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d105      	bne.n	80040ec <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80040e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040e4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00b      	beq.n	8004104 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2208      	movs	r2, #8
 80040f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040fa:	f043 0208 	orr.w	r2, r3, #8
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004104:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004108:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800410c:	2b00      	cmp	r3, #0
 800410e:	d012      	beq.n	8004136 <HAL_UART_IRQHandler+0x18a>
 8004110:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004114:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d00c      	beq.n	8004136 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004124:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800412c:	f043 0220 	orr.w	r2, r3, #32
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 8211 	beq.w	8004564 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004146:	f003 0320 	and.w	r3, r3, #32
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00d      	beq.n	800416a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800414e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004152:	f003 0320 	and.w	r3, r3, #32
 8004156:	2b00      	cmp	r3, #0
 8004158:	d007      	beq.n	800416a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004170:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800417e:	2b40      	cmp	r3, #64	@ 0x40
 8004180:	d005      	beq.n	800418e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004182:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004186:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800418a:	2b00      	cmp	r3, #0
 800418c:	d04f      	beq.n	800422e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 fdc0 	bl	8004d14 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800419e:	2b40      	cmp	r3, #64	@ 0x40
 80041a0:	d141      	bne.n	8004226 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	3308      	adds	r3, #8
 80041a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80041b0:	e853 3f00 	ldrex	r3, [r3]
 80041b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80041b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80041bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	3308      	adds	r3, #8
 80041ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80041ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80041d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80041da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80041de:	e841 2300 	strex	r3, r2, [r1]
 80041e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80041e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d1d9      	bne.n	80041a2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d013      	beq.n	800421e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041fa:	4a13      	ldr	r2, [pc, #76]	@ (8004248 <HAL_UART_IRQHandler+0x29c>)
 80041fc:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004202:	4618      	mov	r0, r3
 8004204:	f7fd fab4 	bl	8001770 <HAL_DMA_Abort_IT>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d017      	beq.n	800423e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004212:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004218:	4610      	mov	r0, r2
 800421a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800421c:	e00f      	b.n	800423e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f9b4 	bl	800458c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004224:	e00b      	b.n	800423e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 f9b0 	bl	800458c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800422c:	e007      	b.n	800423e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 f9ac 	bl	800458c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800423c:	e192      	b.n	8004564 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800423e:	bf00      	nop
    return;
 8004240:	e190      	b.n	8004564 <HAL_UART_IRQHandler+0x5b8>
 8004242:	bf00      	nop
 8004244:	04000120 	.word	0x04000120
 8004248:	08004ddd 	.word	0x08004ddd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004250:	2b01      	cmp	r3, #1
 8004252:	f040 814b 	bne.w	80044ec <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800425a:	f003 0310 	and.w	r3, r3, #16
 800425e:	2b00      	cmp	r3, #0
 8004260:	f000 8144 	beq.w	80044ec <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004264:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004268:	f003 0310 	and.w	r3, r3, #16
 800426c:	2b00      	cmp	r3, #0
 800426e:	f000 813d 	beq.w	80044ec <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2210      	movs	r2, #16
 8004278:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004284:	2b40      	cmp	r3, #64	@ 0x40
 8004286:	f040 80b5 	bne.w	80043f4 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004296:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800429a:	2b00      	cmp	r3, #0
 800429c:	f000 8164 	beq.w	8004568 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80042a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042aa:	429a      	cmp	r2, r3
 80042ac:	f080 815c 	bcs.w	8004568 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042b6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	2b20      	cmp	r3, #32
 80042c2:	f000 8086 	beq.w	80043d2 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042d2:	e853 3f00 	ldrex	r3, [r3]
 80042d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80042da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80042de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042e2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	461a      	mov	r2, r3
 80042ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80042f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80042f4:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80042fc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004300:	e841 2300 	strex	r3, r2, [r1]
 8004304:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004308:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800430c:	2b00      	cmp	r3, #0
 800430e:	d1da      	bne.n	80042c6 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	3308      	adds	r3, #8
 8004316:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004318:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800431a:	e853 3f00 	ldrex	r3, [r3]
 800431e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004320:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004322:	f023 0301 	bic.w	r3, r3, #1
 8004326:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	3308      	adds	r3, #8
 8004330:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004334:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004338:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800433a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800433c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004340:	e841 2300 	strex	r3, r2, [r1]
 8004344:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004346:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1e1      	bne.n	8004310 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	3308      	adds	r3, #8
 8004352:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004354:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004356:	e853 3f00 	ldrex	r3, [r3]
 800435a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800435c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800435e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004362:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	3308      	adds	r3, #8
 800436c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004370:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004372:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004374:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004376:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004378:	e841 2300 	strex	r3, r2, [r1]
 800437c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800437e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1e3      	bne.n	800434c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2220      	movs	r2, #32
 8004388:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800439a:	e853 3f00 	ldrex	r3, [r3]
 800439e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80043a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043a2:	f023 0310 	bic.w	r3, r3, #16
 80043a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	461a      	mov	r2, r3
 80043b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80043b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80043b6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80043ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80043bc:	e841 2300 	strex	r3, r2, [r1]
 80043c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80043c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d1e4      	bne.n	8004392 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7fd f996 	bl	80016fe <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2202      	movs	r2, #2
 80043d6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	4619      	mov	r1, r3
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f000 f8d7 	bl	80045a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80043f2:	e0b9      	b.n	8004568 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004400:	b29b      	uxth	r3, r3
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800440e:	b29b      	uxth	r3, r3
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 80ab 	beq.w	800456c <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8004416:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800441a:	2b00      	cmp	r3, #0
 800441c:	f000 80a6 	beq.w	800456c <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004428:	e853 3f00 	ldrex	r3, [r3]
 800442c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800442e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004430:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004434:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	461a      	mov	r2, r3
 800443e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004442:	647b      	str	r3, [r7, #68]	@ 0x44
 8004444:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004446:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004448:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800444a:	e841 2300 	strex	r3, r2, [r1]
 800444e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004450:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004452:	2b00      	cmp	r3, #0
 8004454:	d1e4      	bne.n	8004420 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	3308      	adds	r3, #8
 800445c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800445e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004460:	e853 3f00 	ldrex	r3, [r3]
 8004464:	623b      	str	r3, [r7, #32]
   return(result);
 8004466:	6a3b      	ldr	r3, [r7, #32]
 8004468:	f023 0301 	bic.w	r3, r3, #1
 800446c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	3308      	adds	r3, #8
 8004476:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800447a:	633a      	str	r2, [r7, #48]	@ 0x30
 800447c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004480:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004482:	e841 2300 	strex	r3, r2, [r1]
 8004486:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800448a:	2b00      	cmp	r3, #0
 800448c:	d1e3      	bne.n	8004456 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2220      	movs	r2, #32
 8004492:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	e853 3f00 	ldrex	r3, [r3]
 80044ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f023 0310 	bic.w	r3, r3, #16
 80044b6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	461a      	mov	r2, r3
 80044c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80044c4:	61fb      	str	r3, [r7, #28]
 80044c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044c8:	69b9      	ldr	r1, [r7, #24]
 80044ca:	69fa      	ldr	r2, [r7, #28]
 80044cc:	e841 2300 	strex	r3, r2, [r1]
 80044d0:	617b      	str	r3, [r7, #20]
   return(result);
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1e4      	bne.n	80044a2 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80044de:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80044e2:	4619      	mov	r1, r3
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f000 f85b 	bl	80045a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80044ea:	e03f      	b.n	800456c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80044ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00e      	beq.n	8004516 <HAL_UART_IRQHandler+0x56a>
 80044f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d008      	beq.n	8004516 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800450c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 fe4c 	bl	80051ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004514:	e02d      	b.n	8004572 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800451a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800451e:	2b00      	cmp	r3, #0
 8004520:	d00e      	beq.n	8004540 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004522:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800452a:	2b00      	cmp	r3, #0
 800452c:	d008      	beq.n	8004540 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004532:	2b00      	cmp	r3, #0
 8004534:	d01c      	beq.n	8004570 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	4798      	blx	r3
    }
    return;
 800453e:	e017      	b.n	8004570 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004548:	2b00      	cmp	r3, #0
 800454a:	d012      	beq.n	8004572 <HAL_UART_IRQHandler+0x5c6>
 800454c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004554:	2b00      	cmp	r3, #0
 8004556:	d00c      	beq.n	8004572 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 fc55 	bl	8004e08 <UART_EndTransmit_IT>
    return;
 800455e:	e008      	b.n	8004572 <HAL_UART_IRQHandler+0x5c6>
      return;
 8004560:	bf00      	nop
 8004562:	e006      	b.n	8004572 <HAL_UART_IRQHandler+0x5c6>
    return;
 8004564:	bf00      	nop
 8004566:	e004      	b.n	8004572 <HAL_UART_IRQHandler+0x5c6>
      return;
 8004568:	bf00      	nop
 800456a:	e002      	b.n	8004572 <HAL_UART_IRQHandler+0x5c6>
      return;
 800456c:	bf00      	nop
 800456e:	e000      	b.n	8004572 <HAL_UART_IRQHandler+0x5c6>
    return;
 8004570:	bf00      	nop
  }

}
 8004572:	37e8      	adds	r7, #232	@ 0xe8
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004594:	bf00      	nop
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	460b      	mov	r3, r1
 80045aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b088      	sub	sp, #32
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045c0:	2300      	movs	r3, #0
 80045c2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	689a      	ldr	r2, [r3, #8]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	431a      	orrs	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	431a      	orrs	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	69db      	ldr	r3, [r3, #28]
 80045d8:	4313      	orrs	r3, r2
 80045da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	4b8a      	ldr	r3, [pc, #552]	@ (800480c <UART_SetConfig+0x254>)
 80045e4:	4013      	ands	r3, r2
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	6812      	ldr	r2, [r2, #0]
 80045ea:	6979      	ldr	r1, [r7, #20]
 80045ec:	430b      	orrs	r3, r1
 80045ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	68da      	ldr	r2, [r3, #12]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	430a      	orrs	r2, r1
 8004604:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a1b      	ldr	r3, [r3, #32]
 8004610:	697a      	ldr	r2, [r7, #20]
 8004612:	4313      	orrs	r3, r2
 8004614:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	697a      	ldr	r2, [r7, #20]
 8004626:	430a      	orrs	r2, r1
 8004628:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a78      	ldr	r2, [pc, #480]	@ (8004810 <UART_SetConfig+0x258>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d120      	bne.n	8004676 <UART_SetConfig+0xbe>
 8004634:	4b77      	ldr	r3, [pc, #476]	@ (8004814 <UART_SetConfig+0x25c>)
 8004636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004638:	f003 0303 	and.w	r3, r3, #3
 800463c:	2b03      	cmp	r3, #3
 800463e:	d817      	bhi.n	8004670 <UART_SetConfig+0xb8>
 8004640:	a201      	add	r2, pc, #4	@ (adr r2, 8004648 <UART_SetConfig+0x90>)
 8004642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004646:	bf00      	nop
 8004648:	08004659 	.word	0x08004659
 800464c:	08004665 	.word	0x08004665
 8004650:	0800466b 	.word	0x0800466b
 8004654:	0800465f 	.word	0x0800465f
 8004658:	2300      	movs	r3, #0
 800465a:	77fb      	strb	r3, [r7, #31]
 800465c:	e01d      	b.n	800469a <UART_SetConfig+0xe2>
 800465e:	2302      	movs	r3, #2
 8004660:	77fb      	strb	r3, [r7, #31]
 8004662:	e01a      	b.n	800469a <UART_SetConfig+0xe2>
 8004664:	2304      	movs	r3, #4
 8004666:	77fb      	strb	r3, [r7, #31]
 8004668:	e017      	b.n	800469a <UART_SetConfig+0xe2>
 800466a:	2308      	movs	r3, #8
 800466c:	77fb      	strb	r3, [r7, #31]
 800466e:	e014      	b.n	800469a <UART_SetConfig+0xe2>
 8004670:	2310      	movs	r3, #16
 8004672:	77fb      	strb	r3, [r7, #31]
 8004674:	e011      	b.n	800469a <UART_SetConfig+0xe2>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a67      	ldr	r2, [pc, #412]	@ (8004818 <UART_SetConfig+0x260>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d102      	bne.n	8004686 <UART_SetConfig+0xce>
 8004680:	2300      	movs	r3, #0
 8004682:	77fb      	strb	r3, [r7, #31]
 8004684:	e009      	b.n	800469a <UART_SetConfig+0xe2>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a64      	ldr	r2, [pc, #400]	@ (800481c <UART_SetConfig+0x264>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d102      	bne.n	8004696 <UART_SetConfig+0xde>
 8004690:	2300      	movs	r3, #0
 8004692:	77fb      	strb	r3, [r7, #31]
 8004694:	e001      	b.n	800469a <UART_SetConfig+0xe2>
 8004696:	2310      	movs	r3, #16
 8004698:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	69db      	ldr	r3, [r3, #28]
 800469e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046a2:	d15a      	bne.n	800475a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80046a4:	7ffb      	ldrb	r3, [r7, #31]
 80046a6:	2b08      	cmp	r3, #8
 80046a8:	d827      	bhi.n	80046fa <UART_SetConfig+0x142>
 80046aa:	a201      	add	r2, pc, #4	@ (adr r2, 80046b0 <UART_SetConfig+0xf8>)
 80046ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046b0:	080046d5 	.word	0x080046d5
 80046b4:	080046dd 	.word	0x080046dd
 80046b8:	080046e5 	.word	0x080046e5
 80046bc:	080046fb 	.word	0x080046fb
 80046c0:	080046eb 	.word	0x080046eb
 80046c4:	080046fb 	.word	0x080046fb
 80046c8:	080046fb 	.word	0x080046fb
 80046cc:	080046fb 	.word	0x080046fb
 80046d0:	080046f3 	.word	0x080046f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046d4:	f7fe fed6 	bl	8003484 <HAL_RCC_GetPCLK1Freq>
 80046d8:	61b8      	str	r0, [r7, #24]
        break;
 80046da:	e013      	b.n	8004704 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046dc:	f7fe fef4 	bl	80034c8 <HAL_RCC_GetPCLK2Freq>
 80046e0:	61b8      	str	r0, [r7, #24]
        break;
 80046e2:	e00f      	b.n	8004704 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046e4:	4b4e      	ldr	r3, [pc, #312]	@ (8004820 <UART_SetConfig+0x268>)
 80046e6:	61bb      	str	r3, [r7, #24]
        break;
 80046e8:	e00c      	b.n	8004704 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046ea:	f7fe fe53 	bl	8003394 <HAL_RCC_GetSysClockFreq>
 80046ee:	61b8      	str	r0, [r7, #24]
        break;
 80046f0:	e008      	b.n	8004704 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046f6:	61bb      	str	r3, [r7, #24]
        break;
 80046f8:	e004      	b.n	8004704 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80046fa:	2300      	movs	r3, #0
 80046fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	77bb      	strb	r3, [r7, #30]
        break;
 8004702:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d074      	beq.n	80047f4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800470a:	69bb      	ldr	r3, [r7, #24]
 800470c:	005a      	lsls	r2, r3, #1
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	085b      	lsrs	r3, r3, #1
 8004714:	441a      	add	r2, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	fbb2 f3f3 	udiv	r3, r2, r3
 800471e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	2b0f      	cmp	r3, #15
 8004724:	d916      	bls.n	8004754 <UART_SetConfig+0x19c>
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800472c:	d212      	bcs.n	8004754 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	b29b      	uxth	r3, r3
 8004732:	f023 030f 	bic.w	r3, r3, #15
 8004736:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	085b      	lsrs	r3, r3, #1
 800473c:	b29b      	uxth	r3, r3
 800473e:	f003 0307 	and.w	r3, r3, #7
 8004742:	b29a      	uxth	r2, r3
 8004744:	89fb      	ldrh	r3, [r7, #14]
 8004746:	4313      	orrs	r3, r2
 8004748:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	89fa      	ldrh	r2, [r7, #14]
 8004750:	60da      	str	r2, [r3, #12]
 8004752:	e04f      	b.n	80047f4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	77bb      	strb	r3, [r7, #30]
 8004758:	e04c      	b.n	80047f4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800475a:	7ffb      	ldrb	r3, [r7, #31]
 800475c:	2b08      	cmp	r3, #8
 800475e:	d828      	bhi.n	80047b2 <UART_SetConfig+0x1fa>
 8004760:	a201      	add	r2, pc, #4	@ (adr r2, 8004768 <UART_SetConfig+0x1b0>)
 8004762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004766:	bf00      	nop
 8004768:	0800478d 	.word	0x0800478d
 800476c:	08004795 	.word	0x08004795
 8004770:	0800479d 	.word	0x0800479d
 8004774:	080047b3 	.word	0x080047b3
 8004778:	080047a3 	.word	0x080047a3
 800477c:	080047b3 	.word	0x080047b3
 8004780:	080047b3 	.word	0x080047b3
 8004784:	080047b3 	.word	0x080047b3
 8004788:	080047ab 	.word	0x080047ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800478c:	f7fe fe7a 	bl	8003484 <HAL_RCC_GetPCLK1Freq>
 8004790:	61b8      	str	r0, [r7, #24]
        break;
 8004792:	e013      	b.n	80047bc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004794:	f7fe fe98 	bl	80034c8 <HAL_RCC_GetPCLK2Freq>
 8004798:	61b8      	str	r0, [r7, #24]
        break;
 800479a:	e00f      	b.n	80047bc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800479c:	4b20      	ldr	r3, [pc, #128]	@ (8004820 <UART_SetConfig+0x268>)
 800479e:	61bb      	str	r3, [r7, #24]
        break;
 80047a0:	e00c      	b.n	80047bc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047a2:	f7fe fdf7 	bl	8003394 <HAL_RCC_GetSysClockFreq>
 80047a6:	61b8      	str	r0, [r7, #24]
        break;
 80047a8:	e008      	b.n	80047bc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047ae:	61bb      	str	r3, [r7, #24]
        break;
 80047b0:	e004      	b.n	80047bc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80047b2:	2300      	movs	r3, #0
 80047b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	77bb      	strb	r3, [r7, #30]
        break;
 80047ba:	bf00      	nop
    }

    if (pclk != 0U)
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d018      	beq.n	80047f4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	085a      	lsrs	r2, r3, #1
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	441a      	add	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	2b0f      	cmp	r3, #15
 80047da:	d909      	bls.n	80047f0 <UART_SetConfig+0x238>
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047e2:	d205      	bcs.n	80047f0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	b29a      	uxth	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	60da      	str	r2, [r3, #12]
 80047ee:	e001      	b.n	80047f4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004800:	7fbb      	ldrb	r3, [r7, #30]
}
 8004802:	4618      	mov	r0, r3
 8004804:	3720      	adds	r7, #32
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
 800480a:	bf00      	nop
 800480c:	efff69f3 	.word	0xefff69f3
 8004810:	40013800 	.word	0x40013800
 8004814:	40021000 	.word	0x40021000
 8004818:	40004400 	.word	0x40004400
 800481c:	40004800 	.word	0x40004800
 8004820:	007a1200 	.word	0x007a1200

08004824 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004830:	f003 0301 	and.w	r3, r3, #1
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00a      	beq.n	800484e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00a      	beq.n	8004870 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004874:	f003 0304 	and.w	r3, r3, #4
 8004878:	2b00      	cmp	r3, #0
 800487a:	d00a      	beq.n	8004892 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	430a      	orrs	r2, r1
 8004890:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004896:	f003 0308 	and.w	r3, r3, #8
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00a      	beq.n	80048b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	430a      	orrs	r2, r1
 80048b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b8:	f003 0310 	and.w	r3, r3, #16
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d00a      	beq.n	80048d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048da:	f003 0320 	and.w	r3, r3, #32
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d00a      	beq.n	80048f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	430a      	orrs	r2, r1
 80048f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004900:	2b00      	cmp	r3, #0
 8004902:	d01a      	beq.n	800493a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	430a      	orrs	r2, r1
 8004918:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004922:	d10a      	bne.n	800493a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	430a      	orrs	r2, r1
 8004938:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800493e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00a      	beq.n	800495c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	430a      	orrs	r2, r1
 800495a:	605a      	str	r2, [r3, #4]
  }
}
 800495c:	bf00      	nop
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b098      	sub	sp, #96	@ 0x60
 800496c:	af02      	add	r7, sp, #8
 800496e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004978:	f7fc fbde 	bl	8001138 <HAL_GetTick>
 800497c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0308 	and.w	r3, r3, #8
 8004988:	2b08      	cmp	r3, #8
 800498a:	d12e      	bne.n	80049ea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800498c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004990:	9300      	str	r3, [sp, #0]
 8004992:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004994:	2200      	movs	r2, #0
 8004996:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 f88c 	bl	8004ab8 <UART_WaitOnFlagUntilTimeout>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d021      	beq.n	80049ea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ae:	e853 3f00 	ldrex	r3, [r3]
 80049b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80049b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	461a      	mov	r2, r3
 80049c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80049c6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80049ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049cc:	e841 2300 	strex	r3, r2, [r1]
 80049d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80049d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d1e6      	bne.n	80049a6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2220      	movs	r2, #32
 80049dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e062      	b.n	8004ab0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0304 	and.w	r3, r3, #4
 80049f4:	2b04      	cmp	r3, #4
 80049f6:	d149      	bne.n	8004a8c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80049fc:	9300      	str	r3, [sp, #0]
 80049fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a00:	2200      	movs	r2, #0
 8004a02:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f000 f856 	bl	8004ab8 <UART_WaitOnFlagUntilTimeout>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d03c      	beq.n	8004a8c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a1a:	e853 3f00 	ldrex	r3, [r3]
 8004a1e:	623b      	str	r3, [r7, #32]
   return(result);
 8004a20:	6a3b      	ldr	r3, [r7, #32]
 8004a22:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a30:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a32:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a34:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a38:	e841 2300 	strex	r3, r2, [r1]
 8004a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d1e6      	bne.n	8004a12 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	3308      	adds	r3, #8
 8004a4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	e853 3f00 	ldrex	r3, [r3]
 8004a52:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f023 0301 	bic.w	r3, r3, #1
 8004a5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	3308      	adds	r3, #8
 8004a62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a64:	61fa      	str	r2, [r7, #28]
 8004a66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a68:	69b9      	ldr	r1, [r7, #24]
 8004a6a:	69fa      	ldr	r2, [r7, #28]
 8004a6c:	e841 2300 	strex	r3, r2, [r1]
 8004a70:	617b      	str	r3, [r7, #20]
   return(result);
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d1e5      	bne.n	8004a44 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2220      	movs	r2, #32
 8004a7c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e011      	b.n	8004ab0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2220      	movs	r2, #32
 8004a90:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2220      	movs	r2, #32
 8004a96:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004aae:	2300      	movs	r3, #0
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3758      	adds	r7, #88	@ 0x58
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b084      	sub	sp, #16
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	603b      	str	r3, [r7, #0]
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ac8:	e049      	b.n	8004b5e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad0:	d045      	beq.n	8004b5e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ad2:	f7fc fb31 	bl	8001138 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	69ba      	ldr	r2, [r7, #24]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d302      	bcc.n	8004ae8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ae2:	69bb      	ldr	r3, [r7, #24]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d101      	bne.n	8004aec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ae8:	2303      	movs	r3, #3
 8004aea:	e048      	b.n	8004b7e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 0304 	and.w	r3, r3, #4
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d031      	beq.n	8004b5e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	69db      	ldr	r3, [r3, #28]
 8004b00:	f003 0308 	and.w	r3, r3, #8
 8004b04:	2b08      	cmp	r3, #8
 8004b06:	d110      	bne.n	8004b2a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2208      	movs	r2, #8
 8004b0e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f000 f8ff 	bl	8004d14 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2208      	movs	r2, #8
 8004b1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

           return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e029      	b.n	8004b7e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	69db      	ldr	r3, [r3, #28]
 8004b30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b38:	d111      	bne.n	8004b5e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b44:	68f8      	ldr	r0, [r7, #12]
 8004b46:	f000 f8e5 	bl	8004d14 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2220      	movs	r2, #32
 8004b4e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e00f      	b.n	8004b7e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	69da      	ldr	r2, [r3, #28]
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	4013      	ands	r3, r2
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	bf0c      	ite	eq
 8004b6e:	2301      	moveq	r3, #1
 8004b70:	2300      	movne	r3, #0
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	461a      	mov	r2, r3
 8004b76:	79fb      	ldrb	r3, [r7, #7]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d0a6      	beq.n	8004aca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3710      	adds	r7, #16
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
	...

08004b88 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b097      	sub	sp, #92	@ 0x5c
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	4613      	mov	r3, r2
 8004b94:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	68ba      	ldr	r2, [r7, #8]
 8004b9a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	88fa      	ldrh	r2, [r7, #6]
 8004ba0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	88fa      	ldrh	r2, [r7, #6]
 8004ba8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bba:	d10e      	bne.n	8004bda <UART_Start_Receive_IT+0x52>
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d105      	bne.n	8004bd0 <UART_Start_Receive_IT+0x48>
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004bca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004bce:	e02d      	b.n	8004c2c <UART_Start_Receive_IT+0xa4>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	22ff      	movs	r2, #255	@ 0xff
 8004bd4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004bd8:	e028      	b.n	8004c2c <UART_Start_Receive_IT+0xa4>
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d10d      	bne.n	8004bfe <UART_Start_Receive_IT+0x76>
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d104      	bne.n	8004bf4 <UART_Start_Receive_IT+0x6c>
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	22ff      	movs	r2, #255	@ 0xff
 8004bee:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004bf2:	e01b      	b.n	8004c2c <UART_Start_Receive_IT+0xa4>
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	227f      	movs	r2, #127	@ 0x7f
 8004bf8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004bfc:	e016      	b.n	8004c2c <UART_Start_Receive_IT+0xa4>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c06:	d10d      	bne.n	8004c24 <UART_Start_Receive_IT+0x9c>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d104      	bne.n	8004c1a <UART_Start_Receive_IT+0x92>
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	227f      	movs	r2, #127	@ 0x7f
 8004c14:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004c18:	e008      	b.n	8004c2c <UART_Start_Receive_IT+0xa4>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	223f      	movs	r2, #63	@ 0x3f
 8004c1e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004c22:	e003      	b.n	8004c2c <UART_Start_Receive_IT+0xa4>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2200      	movs	r2, #0
 8004c28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2222      	movs	r2, #34	@ 0x22
 8004c38:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	3308      	adds	r3, #8
 8004c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c46:	e853 3f00 	ldrex	r3, [r3]
 8004c4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c4e:	f043 0301 	orr.w	r3, r3, #1
 8004c52:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	3308      	adds	r3, #8
 8004c5a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004c5c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004c5e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c60:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004c62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c64:	e841 2300 	strex	r3, r2, [r1]
 8004c68:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004c6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1e5      	bne.n	8004c3c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c78:	d107      	bne.n	8004c8a <UART_Start_Receive_IT+0x102>
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d103      	bne.n	8004c8a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	4a21      	ldr	r2, [pc, #132]	@ (8004d0c <UART_Start_Receive_IT+0x184>)
 8004c86:	669a      	str	r2, [r3, #104]	@ 0x68
 8004c88:	e002      	b.n	8004c90 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	4a20      	ldr	r2, [pc, #128]	@ (8004d10 <UART_Start_Receive_IT+0x188>)
 8004c8e:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d019      	beq.n	8004ccc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca0:	e853 3f00 	ldrex	r3, [r3]
 8004ca4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8004cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cb8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004cbc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004cbe:	e841 2300 	strex	r3, r2, [r1]
 8004cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1e6      	bne.n	8004c98 <UART_Start_Receive_IT+0x110>
 8004cca:	e018      	b.n	8004cfe <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	e853 3f00 	ldrex	r3, [r3]
 8004cd8:	613b      	str	r3, [r7, #16]
   return(result);
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	f043 0320 	orr.w	r3, r3, #32
 8004ce0:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cea:	623b      	str	r3, [r7, #32]
 8004cec:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cee:	69f9      	ldr	r1, [r7, #28]
 8004cf0:	6a3a      	ldr	r2, [r7, #32]
 8004cf2:	e841 2300 	strex	r3, r2, [r1]
 8004cf6:	61bb      	str	r3, [r7, #24]
   return(result);
 8004cf8:	69bb      	ldr	r3, [r7, #24]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d1e6      	bne.n	8004ccc <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8004cfe:	2300      	movs	r3, #0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	375c      	adds	r7, #92	@ 0x5c
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr
 8004d0c:	08005005 	.word	0x08005005
 8004d10:	08004e5d 	.word	0x08004e5d

08004d14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b095      	sub	sp, #84	@ 0x54
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d24:	e853 3f00 	ldrex	r3, [r3]
 8004d28:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	461a      	mov	r2, r3
 8004d38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d42:	e841 2300 	strex	r3, r2, [r1]
 8004d46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d1e6      	bne.n	8004d1c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	3308      	adds	r3, #8
 8004d54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d56:	6a3b      	ldr	r3, [r7, #32]
 8004d58:	e853 3f00 	ldrex	r3, [r3]
 8004d5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d5e:	69fb      	ldr	r3, [r7, #28]
 8004d60:	f023 0301 	bic.w	r3, r3, #1
 8004d64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	3308      	adds	r3, #8
 8004d6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d70:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d76:	e841 2300 	strex	r3, r2, [r1]
 8004d7a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1e5      	bne.n	8004d4e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d118      	bne.n	8004dbc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	e853 3f00 	ldrex	r3, [r3]
 8004d96:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	f023 0310 	bic.w	r3, r3, #16
 8004d9e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	461a      	mov	r2, r3
 8004da6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004da8:	61bb      	str	r3, [r7, #24]
 8004daa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dac:	6979      	ldr	r1, [r7, #20]
 8004dae:	69ba      	ldr	r2, [r7, #24]
 8004db0:	e841 2300 	strex	r3, r2, [r1]
 8004db4:	613b      	str	r3, [r7, #16]
   return(result);
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1e6      	bne.n	8004d8a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2220      	movs	r2, #32
 8004dc0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004dd0:	bf00      	nop
 8004dd2:	3754      	adds	r7, #84	@ 0x54
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004dfa:	68f8      	ldr	r0, [r7, #12]
 8004dfc:	f7ff fbc6 	bl	800458c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e00:	bf00      	nop
 8004e02:	3710      	adds	r7, #16
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b088      	sub	sp, #32
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	e853 3f00 	ldrex	r3, [r3]
 8004e1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e24:	61fb      	str	r3, [r7, #28]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	61bb      	str	r3, [r7, #24]
 8004e30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e32:	6979      	ldr	r1, [r7, #20]
 8004e34:	69ba      	ldr	r2, [r7, #24]
 8004e36:	e841 2300 	strex	r3, r2, [r1]
 8004e3a:	613b      	str	r3, [r7, #16]
   return(result);
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1e6      	bne.n	8004e10 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2220      	movs	r2, #32
 8004e46:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f7ff fb92 	bl	8004578 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e54:	bf00      	nop
 8004e56:	3720      	adds	r7, #32
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b09c      	sub	sp, #112	@ 0x70
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004e6a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e74:	2b22      	cmp	r3, #34	@ 0x22
 8004e76:	f040 80b9 	bne.w	8004fec <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004e80:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004e84:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004e88:	b2d9      	uxtb	r1, r3
 8004e8a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004e8e:	b2da      	uxtb	r2, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e94:	400a      	ands	r2, r1
 8004e96:	b2d2      	uxtb	r2, r2
 8004e98:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e9e:	1c5a      	adds	r2, r3, #1
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	3b01      	subs	r3, #1
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	f040 809c 	bne.w	8004ffc <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ecc:	e853 3f00 	ldrex	r3, [r3]
 8004ed0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ed2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ed4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ed8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	461a      	mov	r2, r3
 8004ee0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ee2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ee4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ee8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004eea:	e841 2300 	strex	r3, r2, [r1]
 8004eee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ef0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1e6      	bne.n	8004ec4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	3308      	adds	r3, #8
 8004efc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f00:	e853 3f00 	ldrex	r3, [r3]
 8004f04:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f08:	f023 0301 	bic.w	r3, r3, #1
 8004f0c:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	3308      	adds	r3, #8
 8004f14:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004f16:	647a      	str	r2, [r7, #68]	@ 0x44
 8004f18:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f1e:	e841 2300 	strex	r3, r2, [r1]
 8004f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d1e5      	bne.n	8004ef6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2220      	movs	r2, #32
 8004f2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d018      	beq.n	8004f7e <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f54:	e853 3f00 	ldrex	r3, [r3]
 8004f58:	623b      	str	r3, [r7, #32]
   return(result);
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f60:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	461a      	mov	r2, r3
 8004f68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f72:	e841 2300 	strex	r3, r2, [r1]
 8004f76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1e6      	bne.n	8004f4c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d12e      	bne.n	8004fe4 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	e853 3f00 	ldrex	r3, [r3]
 8004f98:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f023 0310 	bic.w	r3, r3, #16
 8004fa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004faa:	61fb      	str	r3, [r7, #28]
 8004fac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fae:	69b9      	ldr	r1, [r7, #24]
 8004fb0:	69fa      	ldr	r2, [r7, #28]
 8004fb2:	e841 2300 	strex	r3, r2, [r1]
 8004fb6:	617b      	str	r3, [r7, #20]
   return(result);
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1e6      	bne.n	8004f8c <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	69db      	ldr	r3, [r3, #28]
 8004fc4:	f003 0310 	and.w	r3, r3, #16
 8004fc8:	2b10      	cmp	r3, #16
 8004fca:	d103      	bne.n	8004fd4 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2210      	movs	r2, #16
 8004fd2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004fda:	4619      	mov	r1, r3
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f7ff fadf 	bl	80045a0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004fe2:	e00b      	b.n	8004ffc <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f7fb f9ed 	bl	80003c4 <HAL_UART_RxCpltCallback>
}
 8004fea:	e007      	b.n	8004ffc <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	699a      	ldr	r2, [r3, #24]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f042 0208 	orr.w	r2, r2, #8
 8004ffa:	619a      	str	r2, [r3, #24]
}
 8004ffc:	bf00      	nop
 8004ffe:	3770      	adds	r7, #112	@ 0x70
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b09c      	sub	sp, #112	@ 0x70
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005012:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800501c:	2b22      	cmp	r3, #34	@ 0x22
 800501e:	f040 80b9 	bne.w	8005194 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005028:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005030:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005032:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005036:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800503a:	4013      	ands	r3, r2
 800503c:	b29a      	uxth	r2, r3
 800503e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005040:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005046:	1c9a      	adds	r2, r3, #2
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005052:	b29b      	uxth	r3, r3
 8005054:	3b01      	subs	r3, #1
 8005056:	b29a      	uxth	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005064:	b29b      	uxth	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	f040 809c 	bne.w	80051a4 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005072:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005074:	e853 3f00 	ldrex	r3, [r3]
 8005078:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800507a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800507c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005080:	667b      	str	r3, [r7, #100]	@ 0x64
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	461a      	mov	r2, r3
 8005088:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800508a:	657b      	str	r3, [r7, #84]	@ 0x54
 800508c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005090:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005092:	e841 2300 	strex	r3, r2, [r1]
 8005096:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005098:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800509a:	2b00      	cmp	r3, #0
 800509c:	d1e6      	bne.n	800506c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	3308      	adds	r3, #8
 80050a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050a8:	e853 3f00 	ldrex	r3, [r3]
 80050ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80050ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b0:	f023 0301 	bic.w	r3, r3, #1
 80050b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	3308      	adds	r3, #8
 80050bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80050be:	643a      	str	r2, [r7, #64]	@ 0x40
 80050c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80050c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050c6:	e841 2300 	strex	r3, r2, [r1]
 80050ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80050cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d1e5      	bne.n	800509e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2220      	movs	r2, #32
 80050d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d018      	beq.n	8005126 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	e853 3f00 	ldrex	r3, [r3]
 8005100:	61fb      	str	r3, [r7, #28]
   return(result);
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005108:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	461a      	mov	r2, r3
 8005110:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005112:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005114:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005116:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005118:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800511a:	e841 2300 	strex	r3, r2, [r1]
 800511e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1e6      	bne.n	80050f4 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800512a:	2b01      	cmp	r3, #1
 800512c:	d12e      	bne.n	800518c <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	e853 3f00 	ldrex	r3, [r3]
 8005140:	60bb      	str	r3, [r7, #8]
   return(result);
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	f023 0310 	bic.w	r3, r3, #16
 8005148:	65bb      	str	r3, [r7, #88]	@ 0x58
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	461a      	mov	r2, r3
 8005150:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005152:	61bb      	str	r3, [r7, #24]
 8005154:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005156:	6979      	ldr	r1, [r7, #20]
 8005158:	69ba      	ldr	r2, [r7, #24]
 800515a:	e841 2300 	strex	r3, r2, [r1]
 800515e:	613b      	str	r3, [r7, #16]
   return(result);
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d1e6      	bne.n	8005134 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	69db      	ldr	r3, [r3, #28]
 800516c:	f003 0310 	and.w	r3, r3, #16
 8005170:	2b10      	cmp	r3, #16
 8005172:	d103      	bne.n	800517c <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2210      	movs	r2, #16
 800517a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005182:	4619      	mov	r1, r3
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f7ff fa0b 	bl	80045a0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800518a:	e00b      	b.n	80051a4 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f7fb f919 	bl	80003c4 <HAL_UART_RxCpltCallback>
}
 8005192:	e007      	b.n	80051a4 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	699a      	ldr	r2, [r3, #24]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f042 0208 	orr.w	r2, r2, #8
 80051a2:	619a      	str	r2, [r3, #24]
}
 80051a4:	bf00      	nop
 80051a6:	3770      	adds	r7, #112	@ 0x70
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80051b4:	bf00      	nop
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <calloc>:
 80051c0:	4b02      	ldr	r3, [pc, #8]	@ (80051cc <calloc+0xc>)
 80051c2:	460a      	mov	r2, r1
 80051c4:	4601      	mov	r1, r0
 80051c6:	6818      	ldr	r0, [r3, #0]
 80051c8:	f000 b802 	b.w	80051d0 <_calloc_r>
 80051cc:	20000060 	.word	0x20000060

080051d0 <_calloc_r>:
 80051d0:	b570      	push	{r4, r5, r6, lr}
 80051d2:	fba1 5402 	umull	r5, r4, r1, r2
 80051d6:	b93c      	cbnz	r4, 80051e8 <_calloc_r+0x18>
 80051d8:	4629      	mov	r1, r5
 80051da:	f000 f837 	bl	800524c <_malloc_r>
 80051de:	4606      	mov	r6, r0
 80051e0:	b928      	cbnz	r0, 80051ee <_calloc_r+0x1e>
 80051e2:	2600      	movs	r6, #0
 80051e4:	4630      	mov	r0, r6
 80051e6:	bd70      	pop	{r4, r5, r6, pc}
 80051e8:	220c      	movs	r2, #12
 80051ea:	6002      	str	r2, [r0, #0]
 80051ec:	e7f9      	b.n	80051e2 <_calloc_r+0x12>
 80051ee:	462a      	mov	r2, r5
 80051f0:	4621      	mov	r1, r4
 80051f2:	f000 f8b7 	bl	8005364 <memset>
 80051f6:	e7f5      	b.n	80051e4 <_calloc_r+0x14>

080051f8 <free>:
 80051f8:	4b02      	ldr	r3, [pc, #8]	@ (8005204 <free+0xc>)
 80051fa:	4601      	mov	r1, r0
 80051fc:	6818      	ldr	r0, [r3, #0]
 80051fe:	f000 b8f5 	b.w	80053ec <_free_r>
 8005202:	bf00      	nop
 8005204:	20000060 	.word	0x20000060

08005208 <sbrk_aligned>:
 8005208:	b570      	push	{r4, r5, r6, lr}
 800520a:	4e0f      	ldr	r6, [pc, #60]	@ (8005248 <sbrk_aligned+0x40>)
 800520c:	460c      	mov	r4, r1
 800520e:	6831      	ldr	r1, [r6, #0]
 8005210:	4605      	mov	r5, r0
 8005212:	b911      	cbnz	r1, 800521a <sbrk_aligned+0x12>
 8005214:	f000 f8ae 	bl	8005374 <_sbrk_r>
 8005218:	6030      	str	r0, [r6, #0]
 800521a:	4621      	mov	r1, r4
 800521c:	4628      	mov	r0, r5
 800521e:	f000 f8a9 	bl	8005374 <_sbrk_r>
 8005222:	1c43      	adds	r3, r0, #1
 8005224:	d103      	bne.n	800522e <sbrk_aligned+0x26>
 8005226:	f04f 34ff 	mov.w	r4, #4294967295
 800522a:	4620      	mov	r0, r4
 800522c:	bd70      	pop	{r4, r5, r6, pc}
 800522e:	1cc4      	adds	r4, r0, #3
 8005230:	f024 0403 	bic.w	r4, r4, #3
 8005234:	42a0      	cmp	r0, r4
 8005236:	d0f8      	beq.n	800522a <sbrk_aligned+0x22>
 8005238:	1a21      	subs	r1, r4, r0
 800523a:	4628      	mov	r0, r5
 800523c:	f000 f89a 	bl	8005374 <_sbrk_r>
 8005240:	3001      	adds	r0, #1
 8005242:	d1f2      	bne.n	800522a <sbrk_aligned+0x22>
 8005244:	e7ef      	b.n	8005226 <sbrk_aligned+0x1e>
 8005246:	bf00      	nop
 8005248:	200002a8 	.word	0x200002a8

0800524c <_malloc_r>:
 800524c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005250:	1ccd      	adds	r5, r1, #3
 8005252:	f025 0503 	bic.w	r5, r5, #3
 8005256:	3508      	adds	r5, #8
 8005258:	2d0c      	cmp	r5, #12
 800525a:	bf38      	it	cc
 800525c:	250c      	movcc	r5, #12
 800525e:	2d00      	cmp	r5, #0
 8005260:	4606      	mov	r6, r0
 8005262:	db01      	blt.n	8005268 <_malloc_r+0x1c>
 8005264:	42a9      	cmp	r1, r5
 8005266:	d904      	bls.n	8005272 <_malloc_r+0x26>
 8005268:	230c      	movs	r3, #12
 800526a:	6033      	str	r3, [r6, #0]
 800526c:	2000      	movs	r0, #0
 800526e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005272:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005348 <_malloc_r+0xfc>
 8005276:	f000 f869 	bl	800534c <__malloc_lock>
 800527a:	f8d8 3000 	ldr.w	r3, [r8]
 800527e:	461c      	mov	r4, r3
 8005280:	bb44      	cbnz	r4, 80052d4 <_malloc_r+0x88>
 8005282:	4629      	mov	r1, r5
 8005284:	4630      	mov	r0, r6
 8005286:	f7ff ffbf 	bl	8005208 <sbrk_aligned>
 800528a:	1c43      	adds	r3, r0, #1
 800528c:	4604      	mov	r4, r0
 800528e:	d158      	bne.n	8005342 <_malloc_r+0xf6>
 8005290:	f8d8 4000 	ldr.w	r4, [r8]
 8005294:	4627      	mov	r7, r4
 8005296:	2f00      	cmp	r7, #0
 8005298:	d143      	bne.n	8005322 <_malloc_r+0xd6>
 800529a:	2c00      	cmp	r4, #0
 800529c:	d04b      	beq.n	8005336 <_malloc_r+0xea>
 800529e:	6823      	ldr	r3, [r4, #0]
 80052a0:	4639      	mov	r1, r7
 80052a2:	4630      	mov	r0, r6
 80052a4:	eb04 0903 	add.w	r9, r4, r3
 80052a8:	f000 f864 	bl	8005374 <_sbrk_r>
 80052ac:	4581      	cmp	r9, r0
 80052ae:	d142      	bne.n	8005336 <_malloc_r+0xea>
 80052b0:	6821      	ldr	r1, [r4, #0]
 80052b2:	1a6d      	subs	r5, r5, r1
 80052b4:	4629      	mov	r1, r5
 80052b6:	4630      	mov	r0, r6
 80052b8:	f7ff ffa6 	bl	8005208 <sbrk_aligned>
 80052bc:	3001      	adds	r0, #1
 80052be:	d03a      	beq.n	8005336 <_malloc_r+0xea>
 80052c0:	6823      	ldr	r3, [r4, #0]
 80052c2:	442b      	add	r3, r5
 80052c4:	6023      	str	r3, [r4, #0]
 80052c6:	f8d8 3000 	ldr.w	r3, [r8]
 80052ca:	685a      	ldr	r2, [r3, #4]
 80052cc:	bb62      	cbnz	r2, 8005328 <_malloc_r+0xdc>
 80052ce:	f8c8 7000 	str.w	r7, [r8]
 80052d2:	e00f      	b.n	80052f4 <_malloc_r+0xa8>
 80052d4:	6822      	ldr	r2, [r4, #0]
 80052d6:	1b52      	subs	r2, r2, r5
 80052d8:	d420      	bmi.n	800531c <_malloc_r+0xd0>
 80052da:	2a0b      	cmp	r2, #11
 80052dc:	d917      	bls.n	800530e <_malloc_r+0xc2>
 80052de:	1961      	adds	r1, r4, r5
 80052e0:	42a3      	cmp	r3, r4
 80052e2:	6025      	str	r5, [r4, #0]
 80052e4:	bf18      	it	ne
 80052e6:	6059      	strne	r1, [r3, #4]
 80052e8:	6863      	ldr	r3, [r4, #4]
 80052ea:	bf08      	it	eq
 80052ec:	f8c8 1000 	streq.w	r1, [r8]
 80052f0:	5162      	str	r2, [r4, r5]
 80052f2:	604b      	str	r3, [r1, #4]
 80052f4:	4630      	mov	r0, r6
 80052f6:	f000 f82f 	bl	8005358 <__malloc_unlock>
 80052fa:	f104 000b 	add.w	r0, r4, #11
 80052fe:	1d23      	adds	r3, r4, #4
 8005300:	f020 0007 	bic.w	r0, r0, #7
 8005304:	1ac2      	subs	r2, r0, r3
 8005306:	bf1c      	itt	ne
 8005308:	1a1b      	subne	r3, r3, r0
 800530a:	50a3      	strne	r3, [r4, r2]
 800530c:	e7af      	b.n	800526e <_malloc_r+0x22>
 800530e:	6862      	ldr	r2, [r4, #4]
 8005310:	42a3      	cmp	r3, r4
 8005312:	bf0c      	ite	eq
 8005314:	f8c8 2000 	streq.w	r2, [r8]
 8005318:	605a      	strne	r2, [r3, #4]
 800531a:	e7eb      	b.n	80052f4 <_malloc_r+0xa8>
 800531c:	4623      	mov	r3, r4
 800531e:	6864      	ldr	r4, [r4, #4]
 8005320:	e7ae      	b.n	8005280 <_malloc_r+0x34>
 8005322:	463c      	mov	r4, r7
 8005324:	687f      	ldr	r7, [r7, #4]
 8005326:	e7b6      	b.n	8005296 <_malloc_r+0x4a>
 8005328:	461a      	mov	r2, r3
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	42a3      	cmp	r3, r4
 800532e:	d1fb      	bne.n	8005328 <_malloc_r+0xdc>
 8005330:	2300      	movs	r3, #0
 8005332:	6053      	str	r3, [r2, #4]
 8005334:	e7de      	b.n	80052f4 <_malloc_r+0xa8>
 8005336:	230c      	movs	r3, #12
 8005338:	6033      	str	r3, [r6, #0]
 800533a:	4630      	mov	r0, r6
 800533c:	f000 f80c 	bl	8005358 <__malloc_unlock>
 8005340:	e794      	b.n	800526c <_malloc_r+0x20>
 8005342:	6005      	str	r5, [r0, #0]
 8005344:	e7d6      	b.n	80052f4 <_malloc_r+0xa8>
 8005346:	bf00      	nop
 8005348:	200002ac 	.word	0x200002ac

0800534c <__malloc_lock>:
 800534c:	4801      	ldr	r0, [pc, #4]	@ (8005354 <__malloc_lock+0x8>)
 800534e:	f000 b84b 	b.w	80053e8 <__retarget_lock_acquire_recursive>
 8005352:	bf00      	nop
 8005354:	200003ec 	.word	0x200003ec

08005358 <__malloc_unlock>:
 8005358:	4801      	ldr	r0, [pc, #4]	@ (8005360 <__malloc_unlock+0x8>)
 800535a:	f000 b846 	b.w	80053ea <__retarget_lock_release_recursive>
 800535e:	bf00      	nop
 8005360:	200003ec 	.word	0x200003ec

08005364 <memset>:
 8005364:	4402      	add	r2, r0
 8005366:	4603      	mov	r3, r0
 8005368:	4293      	cmp	r3, r2
 800536a:	d100      	bne.n	800536e <memset+0xa>
 800536c:	4770      	bx	lr
 800536e:	f803 1b01 	strb.w	r1, [r3], #1
 8005372:	e7f9      	b.n	8005368 <memset+0x4>

08005374 <_sbrk_r>:
 8005374:	b538      	push	{r3, r4, r5, lr}
 8005376:	4d06      	ldr	r5, [pc, #24]	@ (8005390 <_sbrk_r+0x1c>)
 8005378:	2300      	movs	r3, #0
 800537a:	4604      	mov	r4, r0
 800537c:	4608      	mov	r0, r1
 800537e:	602b      	str	r3, [r5, #0]
 8005380:	f7fb fdce 	bl	8000f20 <_sbrk>
 8005384:	1c43      	adds	r3, r0, #1
 8005386:	d102      	bne.n	800538e <_sbrk_r+0x1a>
 8005388:	682b      	ldr	r3, [r5, #0]
 800538a:	b103      	cbz	r3, 800538e <_sbrk_r+0x1a>
 800538c:	6023      	str	r3, [r4, #0]
 800538e:	bd38      	pop	{r3, r4, r5, pc}
 8005390:	200003e8 	.word	0x200003e8

08005394 <__errno>:
 8005394:	4b01      	ldr	r3, [pc, #4]	@ (800539c <__errno+0x8>)
 8005396:	6818      	ldr	r0, [r3, #0]
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	20000060 	.word	0x20000060

080053a0 <__libc_init_array>:
 80053a0:	b570      	push	{r4, r5, r6, lr}
 80053a2:	4d0d      	ldr	r5, [pc, #52]	@ (80053d8 <__libc_init_array+0x38>)
 80053a4:	4c0d      	ldr	r4, [pc, #52]	@ (80053dc <__libc_init_array+0x3c>)
 80053a6:	1b64      	subs	r4, r4, r5
 80053a8:	10a4      	asrs	r4, r4, #2
 80053aa:	2600      	movs	r6, #0
 80053ac:	42a6      	cmp	r6, r4
 80053ae:	d109      	bne.n	80053c4 <__libc_init_array+0x24>
 80053b0:	4d0b      	ldr	r5, [pc, #44]	@ (80053e0 <__libc_init_array+0x40>)
 80053b2:	4c0c      	ldr	r4, [pc, #48]	@ (80053e4 <__libc_init_array+0x44>)
 80053b4:	f000 f864 	bl	8005480 <_init>
 80053b8:	1b64      	subs	r4, r4, r5
 80053ba:	10a4      	asrs	r4, r4, #2
 80053bc:	2600      	movs	r6, #0
 80053be:	42a6      	cmp	r6, r4
 80053c0:	d105      	bne.n	80053ce <__libc_init_array+0x2e>
 80053c2:	bd70      	pop	{r4, r5, r6, pc}
 80053c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80053c8:	4798      	blx	r3
 80053ca:	3601      	adds	r6, #1
 80053cc:	e7ee      	b.n	80053ac <__libc_init_array+0xc>
 80053ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80053d2:	4798      	blx	r3
 80053d4:	3601      	adds	r6, #1
 80053d6:	e7f2      	b.n	80053be <__libc_init_array+0x1e>
 80053d8:	080055d0 	.word	0x080055d0
 80053dc:	080055d0 	.word	0x080055d0
 80053e0:	080055d0 	.word	0x080055d0
 80053e4:	080055d4 	.word	0x080055d4

080053e8 <__retarget_lock_acquire_recursive>:
 80053e8:	4770      	bx	lr

080053ea <__retarget_lock_release_recursive>:
 80053ea:	4770      	bx	lr

080053ec <_free_r>:
 80053ec:	b538      	push	{r3, r4, r5, lr}
 80053ee:	4605      	mov	r5, r0
 80053f0:	2900      	cmp	r1, #0
 80053f2:	d041      	beq.n	8005478 <_free_r+0x8c>
 80053f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053f8:	1f0c      	subs	r4, r1, #4
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	bfb8      	it	lt
 80053fe:	18e4      	addlt	r4, r4, r3
 8005400:	f7ff ffa4 	bl	800534c <__malloc_lock>
 8005404:	4a1d      	ldr	r2, [pc, #116]	@ (800547c <_free_r+0x90>)
 8005406:	6813      	ldr	r3, [r2, #0]
 8005408:	b933      	cbnz	r3, 8005418 <_free_r+0x2c>
 800540a:	6063      	str	r3, [r4, #4]
 800540c:	6014      	str	r4, [r2, #0]
 800540e:	4628      	mov	r0, r5
 8005410:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005414:	f7ff bfa0 	b.w	8005358 <__malloc_unlock>
 8005418:	42a3      	cmp	r3, r4
 800541a:	d908      	bls.n	800542e <_free_r+0x42>
 800541c:	6820      	ldr	r0, [r4, #0]
 800541e:	1821      	adds	r1, r4, r0
 8005420:	428b      	cmp	r3, r1
 8005422:	bf01      	itttt	eq
 8005424:	6819      	ldreq	r1, [r3, #0]
 8005426:	685b      	ldreq	r3, [r3, #4]
 8005428:	1809      	addeq	r1, r1, r0
 800542a:	6021      	streq	r1, [r4, #0]
 800542c:	e7ed      	b.n	800540a <_free_r+0x1e>
 800542e:	461a      	mov	r2, r3
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	b10b      	cbz	r3, 8005438 <_free_r+0x4c>
 8005434:	42a3      	cmp	r3, r4
 8005436:	d9fa      	bls.n	800542e <_free_r+0x42>
 8005438:	6811      	ldr	r1, [r2, #0]
 800543a:	1850      	adds	r0, r2, r1
 800543c:	42a0      	cmp	r0, r4
 800543e:	d10b      	bne.n	8005458 <_free_r+0x6c>
 8005440:	6820      	ldr	r0, [r4, #0]
 8005442:	4401      	add	r1, r0
 8005444:	1850      	adds	r0, r2, r1
 8005446:	4283      	cmp	r3, r0
 8005448:	6011      	str	r1, [r2, #0]
 800544a:	d1e0      	bne.n	800540e <_free_r+0x22>
 800544c:	6818      	ldr	r0, [r3, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	6053      	str	r3, [r2, #4]
 8005452:	4408      	add	r0, r1
 8005454:	6010      	str	r0, [r2, #0]
 8005456:	e7da      	b.n	800540e <_free_r+0x22>
 8005458:	d902      	bls.n	8005460 <_free_r+0x74>
 800545a:	230c      	movs	r3, #12
 800545c:	602b      	str	r3, [r5, #0]
 800545e:	e7d6      	b.n	800540e <_free_r+0x22>
 8005460:	6820      	ldr	r0, [r4, #0]
 8005462:	1821      	adds	r1, r4, r0
 8005464:	428b      	cmp	r3, r1
 8005466:	bf04      	itt	eq
 8005468:	6819      	ldreq	r1, [r3, #0]
 800546a:	685b      	ldreq	r3, [r3, #4]
 800546c:	6063      	str	r3, [r4, #4]
 800546e:	bf04      	itt	eq
 8005470:	1809      	addeq	r1, r1, r0
 8005472:	6021      	streq	r1, [r4, #0]
 8005474:	6054      	str	r4, [r2, #4]
 8005476:	e7ca      	b.n	800540e <_free_r+0x22>
 8005478:	bd38      	pop	{r3, r4, r5, pc}
 800547a:	bf00      	nop
 800547c:	200002ac 	.word	0x200002ac

08005480 <_init>:
 8005480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005482:	bf00      	nop
 8005484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005486:	bc08      	pop	{r3}
 8005488:	469e      	mov	lr, r3
 800548a:	4770      	bx	lr

0800548c <_fini>:
 800548c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800548e:	bf00      	nop
 8005490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005492:	bc08      	pop	{r3}
 8005494:	469e      	mov	lr, r3
 8005496:	4770      	bx	lr
