

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Tue Apr 27 11:05:08 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          740
LUT:           1881
FF:            1947
DSP:             18
BRAM:             0
SRL:             23
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.247
CP achieved post-implementation:    7.909
Timing met
