vendor_name = ModelSim
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/TAO_OE_DIEU_KHIEN_BTN.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/TAO_10ENA_1HZ_1MHZ.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/READ_DS18B20.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_TATDON_TRAI_SANG_PHAI.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_TATDON_PHAI_SANG_TRAI.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_TRONG_RA_NGOAI.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_TRAI_SANG_PHAI.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_PHAI_SANG_TRAI.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_NGOAI_VAO_TRONG.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_SANGDON_TRAI_SANG_PHAI.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_SANGDON_PHAI_SANG_TRAI.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_CHAY_TRAI_SANG_PHAI.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_CHAY_PHAI_SANG_TRAI.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_GIAI_MA_SO_TO.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_4SO_FULL.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DIEU_KHIEN_HIEU_UNG_LED_XUNG.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DIEU_KHIEN_HIEU_UNG_LED_BTN.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_DB_10BIT_MODE_UP_DOWN_EXT.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_DB_10BIT_MODE_UP_DOWN.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DA_HOP_BTN_SELECT.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/BTN_CHONG_DOI_LAM_HEP.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd
source_file = 1, D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/db/FPGA_DS18B20.cbx.xml
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = FPGA_DS18B20
instance = comp, \dem_mode_10|q_reg[1]\, dem_mode_10|q_reg[1], FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[0]\, dem_mode_10|q_reg[0], FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[0]~10\, dem_mode_10|q_reg[0]~10, FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[1]~12\, dem_mode_10|q_reg[1]~12, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[13]\, lcd_full|LCD_DELAY[13], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[14]\, lcd_full|LCD_DELAY[14], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~6\, xung_ena|Add0~6, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~16\, xung_ena|Add0~16, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~26\, xung_ena|Add0~26, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~30\, xung_ena|Add0~30, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~32\, xung_ena|Add0~32, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~36\, xung_ena|Add0~36, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~42\, xung_ena|Add0~42, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~10\, xung_ena|Add12~10, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~12\, xung_ena|Add12~12, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[13]~48\, lcd_full|LCD_DELAY[13]~48, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[14]~50\, lcd_full|LCD_DELAY[14]~50, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[16]\, tao_gtc|delay_reg[16], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[17]\, tao_gtc|delay_reg[17], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[18]\, tao_gtc|delay_reg[18], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[19]\, tao_gtc|delay_reg[19], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[0]\, tao_gtc|delay_reg[0], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[1]\, tao_gtc|delay_reg[1], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[2]\, tao_gtc|delay_reg[2], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[3]\, tao_gtc|delay_reg[3], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[6]\, tao_gtc|delay_reg[6], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[7]\, tao_gtc|delay_reg[7], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[4]\, tao_gtc|delay_reg[4], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[5]\, tao_gtc|delay_reg[5], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[8]\, tao_gtc|delay_reg[8], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[9]\, tao_gtc|delay_reg[9], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[10]\, tao_gtc|delay_reg[10], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[11]\, tao_gtc|delay_reg[11], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[12]\, tao_gtc|delay_reg[12], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[13]\, tao_gtc|delay_reg[13], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[14]\, tao_gtc|delay_reg[14], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[15]\, tao_gtc|delay_reg[15], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[6]\, doc_ds18b20|J[6], FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[0]~20\, tao_gtc|delay_reg[0]~20, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[1]~22\, tao_gtc|delay_reg[1]~22, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[2]~24\, tao_gtc|delay_reg[2]~24, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[3]~26\, tao_gtc|delay_reg[3]~26, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[4]~28\, tao_gtc|delay_reg[4]~28, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[5]~30\, tao_gtc|delay_reg[5]~30, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[6]~32\, tao_gtc|delay_reg[6]~32, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[7]~34\, tao_gtc|delay_reg[7]~34, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[8]~36\, tao_gtc|delay_reg[8]~36, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[9]~38\, tao_gtc|delay_reg[9]~38, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[10]~40\, tao_gtc|delay_reg[10]~40, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[11]~42\, tao_gtc|delay_reg[11]~42, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[12]~44\, tao_gtc|delay_reg[12]~44, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[13]~46\, tao_gtc|delay_reg[13]~46, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[14]~48\, tao_gtc|delay_reg[14]~48, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[15]~50\, tao_gtc|delay_reg[15]~50, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[16]~52\, tao_gtc|delay_reg[16]~52, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[17]~56\, tao_gtc|delay_reg[17]~56, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[18]~58\, tao_gtc|delay_reg[18]~58, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[19]~60\, tao_gtc|delay_reg[19]~60, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[6]~34\, doc_ds18b20|J[6]~34, FPGA_DS18B20, 1
instance = comp, \LessThan25~1\, LessThan25~1, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[3]\, xung_ena|d1hz_reg[3], FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[8]\, xung_ena|d1hz_reg[8], FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal0~1\, xung_ena|Equal0~1, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[13]\, xung_ena|d1hz_reg[13], FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[21]\, xung_ena|d1hz_reg[21], FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[16]\, xung_ena|d1hz_reg[16], FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[18]\, xung_ena|d1hz_reg[18], FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal16~1\, xung_ena|Equal16~1, FPGA_DS18B20, 1
instance = comp, \dem_mode_10|LessThan1~0\, dem_mode_10|LessThan1~0, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[6]\, xung_ena|d50hz_reg[6], FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[7]\, xung_ena|d50hz_reg[7], FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal2~0\, lcd_full|Equal2~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_ENABLE~0\, lcd_full|LCD_ENABLE~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector28~0\, lcd_full|Selector28~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector28~1\, lcd_full|Selector28~1, FPGA_DS18B20, 1
instance = comp, \LessThan0~0\, LessThan0~0, FPGA_DS18B20, 1
instance = comp, \LessThan0~1\, LessThan0~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~4\, lcd_full|Mux19~4, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[7]\, doc_ds18b20|TEMP[7], FPGA_DS18B20, 1
instance = comp, \h2_3[0]~0\, h2_3[0]~0, FPGA_DS18B20, 1
instance = comp, \h2_3[0]~1\, h2_3[0]~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux11~0\, giai_ma_soto_ds_chuc|Mux11~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux11~1\, giai_ma_soto_ds_chuc|Mux11~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~0\, lcd_full|Mux16~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~1\, lcd_full|Mux16~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~2\, lcd_full|Mux16~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~3\, lcd_full|Mux16~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~4\, lcd_full|Mux16~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~2\, lcd_full|Mux14~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux3~0\, giai_ma_soto_gauy_donvi|Mux3~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux3~1\, giai_ma_soto_gauy_donvi|Mux3~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~8\, lcd_full|Mux16~8, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Mux11~0\, giai_ma_soto_GIAY_CHUC|Mux11~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_phut|hex_bcd~0\, giai_ma_bcd_phut|hex_bcd~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux11~0\, giai_ma_soto_gauy_donvi|Mux11~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux11~1\, giai_ma_soto_gauy_donvi|Mux11~1, FPGA_DS18B20, 1
instance = comp, \h1_15[0]~0\, h1_15[0]~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector37~5\, lcd_full|Selector37~5, FPGA_DS18B20, 1
instance = comp, \h1_11[1]~3\, h1_11[1]~3, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_phut|hex_bcd~3\, giai_ma_bcd_phut|hex_bcd~3, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux2~0\, giai_ma_soto_ds_donvi|Mux2~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux2~1\, giai_ma_soto_ds_donvi|Mux2~1, FPGA_DS18B20, 1
instance = comp, \h1_3[1]~1\, h1_3[1]~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~0\, lcd_full|Mux15~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux10~0\, giai_ma_soto_gauy_donvi|Mux10~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux10~1\, giai_ma_soto_gauy_donvi|Mux10~1, FPGA_DS18B20, 1
instance = comp, \h1_15[1]~1\, h1_15[1]~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~1\, lcd_full|Mux15~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector36~0\, lcd_full|Selector36~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux6~1\, giai_ma_soto_ds_donvi|Mux6~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Mux10~1\, giai_ma_soto_GIAY_CHUC|Mux10~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux6~0\, giai_ma_soto_gauy_donvi|Mux6~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux6~0\, giai_ma_soto_ds_chuc|Mux6~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux6~1\, giai_ma_soto_ds_chuc|Mux6~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~9\, lcd_full|Mux15~9, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux22~1\, giai_ma_soto_ds_donvi|Mux22~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Mux14~0\, giai_ma_soto_GIAY_CHUC|Mux14~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Mux14~1\, giai_ma_soto_GIAY_CHUC|Mux14~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux23~2\, lcd_full|Mux23~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux23~3\, lcd_full|Mux23~3, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux14~0\, giai_ma_soto_ds_donvi|Mux14~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux14~1\, giai_ma_soto_ds_donvi|Mux14~1, FPGA_DS18B20, 1
instance = comp, \h2_3[1]~2\, h2_3[1]~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux14~0\, giai_ma_soto_gauy_donvi|Mux14~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux14~1\, giai_ma_soto_gauy_donvi|Mux14~1, FPGA_DS18B20, 1
instance = comp, \h2_13[1]~2\, h2_13[1]~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux22~0\, giai_ma_soto_gauy_donvi|Mux22~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux7~0\, lcd_full|Mux7~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux7~1\, lcd_full|Mux7~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux7~2\, lcd_full|Mux7~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux7~3\, lcd_full|Mux7~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector36~7\, lcd_full|Selector36~7, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux5~0\, giai_ma_soto_gauy_donvi|Mux5~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux5~1\, giai_ma_soto_gauy_donvi|Mux5~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~6\, lcd_full|Mux14~6, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux9~1\, giai_ma_soto_ds_donvi|Mux9~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux1~0\, giai_ma_soto_gauy_donvi|Mux1~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux1~1\, giai_ma_soto_gauy_donvi|Mux1~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~12\, lcd_full|Mux14~12, FPGA_DS18B20, 1
instance = comp, \h1_11[2]~4\, h1_11[2]~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~0\, lcd_full|Mux22~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~1\, lcd_full|Mux22~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~2\, lcd_full|Mux22~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~3\, lcd_full|Mux22~3, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux17~1\, giai_ma_soto_ds_donvi|Mux17~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~6\, lcd_full|Mux22~6, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux17~0\, giai_ma_soto_gauy_donvi|Mux17~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux17~1\, giai_ma_soto_gauy_donvi|Mux17~1, FPGA_DS18B20, 1
instance = comp, \h2_14[2]~1\, h2_14[2]~1, FPGA_DS18B20, 1
instance = comp, \h2_12[2]~2\, h2_12[2]~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~11\, lcd_full|Mux22~11, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux21~1\, giai_ma_soto_gauy_donvi|Mux21~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux13~0\, lcd_full|Mux13~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux5~0\, lcd_full|Mux5~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux5~1\, lcd_full|Mux5~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux5~2\, lcd_full|Mux5~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux5~3\, lcd_full|Mux5~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector32~3\, lcd_full|Selector32~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector32~4\, lcd_full|Selector32~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux11~4\, lcd_full|Mux11~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector31~1\, lcd_full|Selector31~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector30~0\, lcd_full|Selector30~0, FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal0~6\, xung_ena|Equal0~6, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_next[13]~1\, xung_ena|d1hz_next[13]~1, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_next[21]~5\, xung_ena|d1hz_next[21]~5, FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal12~5\, xung_ena|Equal12~5, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_next[6]~1\, xung_ena|d50hz_next[6]~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector25~6\, lcd_full|Selector25~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|Add3~0\, lcd_full|Add3~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[7]~4\, doc_ds18b20|TEMP[7]~4, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Decoder0~8\, doc_ds18b20|Decoder0~8, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector1~0\, tao_gtc|Selector1~0, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Equal0~0\, tao_gtc|Equal0~0, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Equal0~1\, tao_gtc|Equal0~1, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Equal0~2\, tao_gtc|Equal0~2, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Equal0~3\, tao_gtc|Equal0~3, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Equal0~4\, tao_gtc|Equal0~4, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Equal0~5\, tao_gtc|Equal0~5, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Equal0~6\, tao_gtc|Equal0~6, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector0~2\, tao_gtc|Selector0~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_BIT_0_I[1]\, doc_ds18b20|WR_BIT_0_I[1], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector29~1\, doc_ds18b20|Selector29~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector2~0\, doc_ds18b20|Selector2~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector29~2\, doc_ds18b20|Selector29~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE.READ_SCRATCHPAD_BE\, doc_ds18b20|STATE.READ_SCRATCHPAD_BE, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WideOr5~0\, doc_ds18b20|WideOr5~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector29~4\, doc_ds18b20|Selector29~4, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector2~0\, tao_gtc|Selector2~0, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector0~6\, tao_gtc|Selector0~6, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[14]~54\, tao_gtc|delay_reg[14]~54, FPGA_DS18B20, 1
instance = comp, \tao_gtc|delay_reg[14]~55\, tao_gtc|delay_reg[14]~55, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector2~1\, doc_ds18b20|Selector2~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_BIT_0_I[0]\, doc_ds18b20|WR_BIT_0_I[0], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector2~2\, doc_ds18b20|Selector2~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector2~3\, doc_ds18b20|Selector2~3, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector2~4\, doc_ds18b20|Selector2~4, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal0~0\, doc_ds18b20|Equal0~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal0~1\, doc_ds18b20|Equal0~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal2~2\, doc_ds18b20|Equal2~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal2~3\, doc_ds18b20|Equal2~3, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~49\, doc_ds18b20|J[17]~49, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~50\, doc_ds18b20|J[17]~50, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~51\, doc_ds18b20|J[17]~51, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~52\, doc_ds18b20|J[17]~52, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~53\, doc_ds18b20|J[17]~53, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~58\, doc_ds18b20|J[17]~58, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~60\, doc_ds18b20|J[17]~60, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~65\, doc_ds18b20|J[17]~65, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|S_RST[1]~0\, doc_ds18b20|S_RST[1]~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|S_RST[1]~1\, doc_ds18b20|S_RST[1]~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector22~2\, doc_ds18b20|Selector22~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE_RD_BIT_0[1]~0\, doc_ds18b20|STATE_RD_BIT_0[1]~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_PTR[1]\, doc_ds18b20|WR_PTR[1], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_BIT_0_I[1]~0\, doc_ds18b20|WR_BIT_0_I[1]~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_BYTE[1]\, doc_ds18b20|WR_BYTE[1], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_BYTE[0]\, doc_ds18b20|WR_BYTE[0], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_BYTE[3]\, doc_ds18b20|WR_BYTE[3], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_BYTE[6]\, doc_ds18b20|WR_BYTE[6], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_BYTE[2]\, doc_ds18b20|WR_BYTE[2], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Mux34~0\, doc_ds18b20|Mux34~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Mux34~1\, doc_ds18b20|Mux34~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Mux34~2\, doc_ds18b20|Mux34~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector26~1\, doc_ds18b20|Selector26~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector26~2\, doc_ds18b20|Selector26~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector29~6\, doc_ds18b20|Selector29~6, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_BIT_0_I[0]~1\, doc_ds18b20|WR_BIT_0_I[0]~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_BIT_0_I[0]~2\, doc_ds18b20|WR_BIT_0_I[0]~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_PTR~1\, doc_ds18b20|WR_PTR~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector37~0\, doc_ds18b20|Selector37~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector36~0\, doc_ds18b20|Selector36~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector33~0\, doc_ds18b20|Selector33~0, FPGA_DS18B20, 1
instance = comp, \h1_11[1]~5\, h1_11[1]~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector32~7\, lcd_full|Selector32~7, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Decoder0~9\, doc_ds18b20|Decoder0~9, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~5\, lcd_full|Mux24~5, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_BYTE[0]~feeder\, doc_ds18b20|WR_BYTE[0]~feeder, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_BYTE[2]~feeder\, doc_ds18b20|WR_BYTE[2]~feeder, FPGA_DS18B20, 1
instance = comp, \ds18b20~output\, ds18b20~output, FPGA_DS18B20, 1
instance = comp, \led[0]~output\, led[0]~output, FPGA_DS18B20, 1
instance = comp, \led[1]~output\, led[1]~output, FPGA_DS18B20, 1
instance = comp, \led[2]~output\, led[2]~output, FPGA_DS18B20, 1
instance = comp, \led[3]~output\, led[3]~output, FPGA_DS18B20, 1
instance = comp, \led[4]~output\, led[4]~output, FPGA_DS18B20, 1
instance = comp, \led[5]~output\, led[5]~output, FPGA_DS18B20, 1
instance = comp, \led[6]~output\, led[6]~output, FPGA_DS18B20, 1
instance = comp, \led[7]~output\, led[7]~output, FPGA_DS18B20, 1
instance = comp, \led[8]~output\, led[8]~output, FPGA_DS18B20, 1
instance = comp, \led[9]~output\, led[9]~output, FPGA_DS18B20, 1
instance = comp, \led[10]~output\, led[10]~output, FPGA_DS18B20, 1
instance = comp, \led[11]~output\, led[11]~output, FPGA_DS18B20, 1
instance = comp, \led[12]~output\, led[12]~output, FPGA_DS18B20, 1
instance = comp, \led[13]~output\, led[13]~output, FPGA_DS18B20, 1
instance = comp, \led[14]~output\, led[14]~output, FPGA_DS18B20, 1
instance = comp, \led[15]~output\, led[15]~output, FPGA_DS18B20, 1
instance = comp, \led_oe[0]~output\, led_oe[0]~output, FPGA_DS18B20, 1
instance = comp, \led_oe[1]~output\, led_oe[1]~output, FPGA_DS18B20, 1
instance = comp, \led_oe[2]~output\, led_oe[2]~output, FPGA_DS18B20, 1
instance = comp, \led_oe[3]~output\, led_oe[3]~output, FPGA_DS18B20, 1
instance = comp, \led_oe[4]~output\, led_oe[4]~output, FPGA_DS18B20, 1
instance = comp, \led_oe[5]~output\, led_oe[5]~output, FPGA_DS18B20, 1
instance = comp, \led_oe[6]~output\, led_oe[6]~output, FPGA_DS18B20, 1
instance = comp, \led_oe[7]~output\, led_oe[7]~output, FPGA_DS18B20, 1
instance = comp, \led_oe[8]~output\, led_oe[8]~output, FPGA_DS18B20, 1
instance = comp, \lcd_blon~output\, lcd_blon~output, FPGA_DS18B20, 1
instance = comp, \lcd_e~output\, lcd_e~output, FPGA_DS18B20, 1
instance = comp, \lcd_on~output\, lcd_on~output, FPGA_DS18B20, 1
instance = comp, \lcd_wr~output\, lcd_wr~output, FPGA_DS18B20, 1
instance = comp, \lcd_rs~output\, lcd_rs~output, FPGA_DS18B20, 1
instance = comp, \lcd_data[0]~output\, lcd_data[0]~output, FPGA_DS18B20, 1
instance = comp, \lcd_data[1]~output\, lcd_data[1]~output, FPGA_DS18B20, 1
instance = comp, \lcd_data[2]~output\, lcd_data[2]~output, FPGA_DS18B20, 1
instance = comp, \lcd_data[3]~output\, lcd_data[3]~output, FPGA_DS18B20, 1
instance = comp, \lcd_data[4]~output\, lcd_data[4]~output, FPGA_DS18B20, 1
instance = comp, \lcd_data[5]~output\, lcd_data[5]~output, FPGA_DS18B20, 1
instance = comp, \lcd_data[6]~output\, lcd_data[6]~output, FPGA_DS18B20, 1
instance = comp, \lcd_data[7]~output\, lcd_data[7]~output, FPGA_DS18B20, 1
instance = comp, \sseg7[0]~output\, sseg7[0]~output, FPGA_DS18B20, 1
instance = comp, \sseg7[1]~output\, sseg7[1]~output, FPGA_DS18B20, 1
instance = comp, \sseg7[2]~output\, sseg7[2]~output, FPGA_DS18B20, 1
instance = comp, \sseg7[3]~output\, sseg7[3]~output, FPGA_DS18B20, 1
instance = comp, \sseg7[4]~output\, sseg7[4]~output, FPGA_DS18B20, 1
instance = comp, \sseg7[5]~output\, sseg7[5]~output, FPGA_DS18B20, 1
instance = comp, \sseg7[6]~output\, sseg7[6]~output, FPGA_DS18B20, 1
instance = comp, \sseg6[0]~output\, sseg6[0]~output, FPGA_DS18B20, 1
instance = comp, \sseg6[1]~output\, sseg6[1]~output, FPGA_DS18B20, 1
instance = comp, \sseg6[2]~output\, sseg6[2]~output, FPGA_DS18B20, 1
instance = comp, \sseg6[3]~output\, sseg6[3]~output, FPGA_DS18B20, 1
instance = comp, \sseg6[4]~output\, sseg6[4]~output, FPGA_DS18B20, 1
instance = comp, \sseg6[5]~output\, sseg6[5]~output, FPGA_DS18B20, 1
instance = comp, \sseg6[6]~output\, sseg6[6]~output, FPGA_DS18B20, 1
instance = comp, \sseg1[0]~output\, sseg1[0]~output, FPGA_DS18B20, 1
instance = comp, \sseg1[1]~output\, sseg1[1]~output, FPGA_DS18B20, 1
instance = comp, \sseg1[2]~output\, sseg1[2]~output, FPGA_DS18B20, 1
instance = comp, \sseg1[3]~output\, sseg1[3]~output, FPGA_DS18B20, 1
instance = comp, \sseg1[4]~output\, sseg1[4]~output, FPGA_DS18B20, 1
instance = comp, \sseg1[5]~output\, sseg1[5]~output, FPGA_DS18B20, 1
instance = comp, \sseg1[6]~output\, sseg1[6]~output, FPGA_DS18B20, 1
instance = comp, \sseg2[0]~output\, sseg2[0]~output, FPGA_DS18B20, 1
instance = comp, \sseg2[1]~output\, sseg2[1]~output, FPGA_DS18B20, 1
instance = comp, \sseg2[2]~output\, sseg2[2]~output, FPGA_DS18B20, 1
instance = comp, \sseg2[3]~output\, sseg2[3]~output, FPGA_DS18B20, 1
instance = comp, \sseg2[4]~output\, sseg2[4]~output, FPGA_DS18B20, 1
instance = comp, \sseg2[5]~output\, sseg2[5]~output, FPGA_DS18B20, 1
instance = comp, \sseg2[6]~output\, sseg2[6]~output, FPGA_DS18B20, 1
instance = comp, \sseg0[0]~output\, sseg0[0]~output, FPGA_DS18B20, 1
instance = comp, \sseg0[1]~output\, sseg0[1]~output, FPGA_DS18B20, 1
instance = comp, \sseg0[2]~output\, sseg0[2]~output, FPGA_DS18B20, 1
instance = comp, \sseg0[3]~output\, sseg0[3]~output, FPGA_DS18B20, 1
instance = comp, \sseg0[4]~output\, sseg0[4]~output, FPGA_DS18B20, 1
instance = comp, \sseg0[5]~output\, sseg0[5]~output, FPGA_DS18B20, 1
instance = comp, \sseg0[6]~output\, sseg0[6]~output, FPGA_DS18B20, 1
instance = comp, \ckht~input\, ckht~input, FPGA_DS18B20, 1
instance = comp, \ckht~inputclkctrl\, ckht~inputclkctrl, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[0]~22\, doc_ds18b20|J[0]~22, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[0]~feeder\, doc_ds18b20|J[0]~feeder, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[1]~24\, doc_ds18b20|J[1]~24, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[2]~26\, doc_ds18b20|J[2]~26, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_PTR~3\, doc_ds18b20|WR_PTR~3, FPGA_DS18B20, 1
instance = comp, \btn_n[0]~input\, btn_n[0]~input, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_STATE_I[0]~1\, doc_ds18b20|WR_STATE_I[0]~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector29~0\, doc_ds18b20|Selector29~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_STATE_I[0]\, doc_ds18b20|WR_STATE_I[0], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_STATE_I~0\, doc_ds18b20|WR_STATE_I~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_STATE_I[1]\, doc_ds18b20|WR_STATE_I[1], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector22~1\, doc_ds18b20|Selector22~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[4]~30\, doc_ds18b20|J[4]~30, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[5]~32\, doc_ds18b20|J[5]~32, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[5]\, doc_ds18b20|J[5], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[7]~36\, doc_ds18b20|J[7]~36, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[7]\, doc_ds18b20|J[7], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[8]~38\, doc_ds18b20|J[8]~38, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[9]~40\, doc_ds18b20|J[9]~40, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[9]\, doc_ds18b20|J[9], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[10]~42\, doc_ds18b20|J[10]~42, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[10]\, doc_ds18b20|J[10], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[11]~44\, doc_ds18b20|J[11]~44, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[11]\, doc_ds18b20|J[11], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[12]~46\, doc_ds18b20|J[12]~46, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[13]~68\, doc_ds18b20|J[13]~68, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[13]\, doc_ds18b20|J[13], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[14]~70\, doc_ds18b20|J[14]~70, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[14]\, doc_ds18b20|J[14], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[15]~72\, doc_ds18b20|J[15]~72, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[15]\, doc_ds18b20|J[15], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[16]~74\, doc_ds18b20|J[16]~74, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[16]\, doc_ds18b20|J[16], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~76\, doc_ds18b20|J[17]~76, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]\, doc_ds18b20|J[17], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[12]\, doc_ds18b20|J[12], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|LessThan4~0\, doc_ds18b20|LessThan4~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[8]\, doc_ds18b20|J[8], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|LessThan4~1\, doc_ds18b20|LessThan4~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|LessThan4~2\, doc_ds18b20|LessThan4~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector22~0\, doc_ds18b20|Selector22~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[3]~28\, doc_ds18b20|J[3]~28, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[3]\, doc_ds18b20|J[3], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~19\, doc_ds18b20|J[17]~19, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~20\, doc_ds18b20|J[17]~20, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|ds_in~0\, doc_ds18b20|ds_in~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal14~0\, doc_ds18b20|Equal14~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector29~5\, doc_ds18b20|Selector29~5, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector27~0\, doc_ds18b20|Selector27~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE.READ_BIT\, doc_ds18b20|STATE.READ_BIT, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector30~0\, doc_ds18b20|Selector30~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE.GET_TEMPERATURE\, doc_ds18b20|STATE.GET_TEMPERATURE, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|RD_PTR~3\, doc_ds18b20|RD_PTR~3, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|RD_PTR[3]~0\, doc_ds18b20|RD_PTR[3]~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|RD_PTR[2]\, doc_ds18b20|RD_PTR[2], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|RD_PTR~2\, doc_ds18b20|RD_PTR~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|RD_PTR[1]\, doc_ds18b20|RD_PTR[1], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|RD_PTR~1\, doc_ds18b20|RD_PTR~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|RD_PTR[3]\, doc_ds18b20|RD_PTR[3], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector31~0\, doc_ds18b20|Selector31~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector31~1\, doc_ds18b20|Selector31~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE.WAIT4MS\, doc_ds18b20|STATE.WAIT4MS, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector22~3\, doc_ds18b20|Selector22~3, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE.RESET\, doc_ds18b20|STATE.RESET, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|S_RST[0]~3\, doc_ds18b20|S_RST[0]~3, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|S_RST[0]\, doc_ds18b20|S_RST[0], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|S_RST[1]~2\, doc_ds18b20|S_RST[1]~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|S_RST[1]\, doc_ds18b20|S_RST[1], FPGA_DS18B20, 1
instance = comp, \ds18b20~input\, ds18b20~input, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|ds_in~1\, doc_ds18b20|ds_in~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|ds_in~2\, doc_ds18b20|ds_in~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|ds_in~4\, doc_ds18b20|ds_in~4, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|ds_in~5\, doc_ds18b20|ds_in~5, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|ds_in\, doc_ds18b20|ds_in, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector23~0\, doc_ds18b20|Selector23~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE.SKIP_ROM_CC\, doc_ds18b20|STATE.SKIP_ROM_CC, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector28~0\, doc_ds18b20|Selector28~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE.CONVERT_T_44\, doc_ds18b20|STATE.CONVERT_T_44, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector24~2\, doc_ds18b20|Selector24~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE.WRITE_BYTE\, doc_ds18b20|STATE.WRITE_BYTE, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_PTR[0]\, doc_ds18b20|WR_PTR[0], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_PTR~2\, doc_ds18b20|WR_PTR~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_PTR[2]\, doc_ds18b20|WR_PTR[2], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_PTR~0\, doc_ds18b20|WR_PTR~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|WR_PTR[3]\, doc_ds18b20|WR_PTR[3], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector26~0\, doc_ds18b20|Selector26~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~21\, doc_ds18b20|J[17]~21, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector29~3\, doc_ds18b20|Selector29~3, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector25~0\, doc_ds18b20|Selector25~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector25~1\, doc_ds18b20|Selector25~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE.WRITE_BIT_1\, doc_ds18b20|STATE.WRITE_BIT_1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector25~2\, doc_ds18b20|Selector25~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE.WRITE_BIT_0\, doc_ds18b20|STATE.WRITE_BIT_0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal2~0\, doc_ds18b20|Equal2~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal2~1\, doc_ds18b20|Equal2~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal11~0\, doc_ds18b20|Equal11~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal11~1\, doc_ds18b20|Equal11~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal11~2\, doc_ds18b20|Equal11~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal0~2\, doc_ds18b20|Equal0~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal0~3\, doc_ds18b20|Equal0~3, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~48\, doc_ds18b20|J[17]~48, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~59\, doc_ds18b20|J[17]~59, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE_WR_BIT_0[0]~1\, doc_ds18b20|STATE_WR_BIT_0[0]~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE_WR_BIT_0[0]~2\, doc_ds18b20|STATE_WR_BIT_0[0]~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE_WR_BIT_0[0]\, doc_ds18b20|STATE_WR_BIT_0[0], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE_WR_BIT_0[1]~0\, doc_ds18b20|STATE_WR_BIT_0[1]~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE_WR_BIT_0[1]\, doc_ds18b20|STATE_WR_BIT_0[1], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~66\, doc_ds18b20|J[17]~66, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~67\, doc_ds18b20|J[17]~67, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[2]\, doc_ds18b20|J[2], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[4]\, doc_ds18b20|J[4], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~18\, doc_ds18b20|J[17]~18, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal9~0\, doc_ds18b20|Equal9~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal9~1\, doc_ds18b20|Equal9~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal9~2\, doc_ds18b20|Equal9~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~55\, doc_ds18b20|J[17]~55, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~54\, doc_ds18b20|J[17]~54, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~56\, doc_ds18b20|J[17]~56, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~57\, doc_ds18b20|J[17]~57, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal13~0\, doc_ds18b20|Equal13~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~61\, doc_ds18b20|J[17]~61, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~62\, doc_ds18b20|J[17]~62, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~63\, doc_ds18b20|J[17]~63, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[17]~64\, doc_ds18b20|J[17]~64, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[0]\, doc_ds18b20|J[0], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|J[1]\, doc_ds18b20|J[1], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Equal12~0\, doc_ds18b20|Equal12~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE_RD_BIT_0[1]~1\, doc_ds18b20|STATE_RD_BIT_0[1]~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE_RD_BIT_0[0]~2\, doc_ds18b20|STATE_RD_BIT_0[0]~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE_RD_BIT_0[0]\, doc_ds18b20|STATE_RD_BIT_0[0], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE_RD_BIT_0[1]~3\, doc_ds18b20|STATE_RD_BIT_0[1]~3, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|STATE_RD_BIT_0[1]\, doc_ds18b20|STATE_RD_BIT_0[1], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|ds_in~3\, doc_ds18b20|ds_in~3, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector2~5\, doc_ds18b20|Selector2~5, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector2~6\, doc_ds18b20|Selector2~6, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|ds_ena\, doc_ds18b20|ds_ena, FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[2]~14\, dem_mode_10|q_reg[2]~14, FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[4]~18\, dem_mode_10|q_reg[4]~18, FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[5]~20\, dem_mode_10|q_reg[5]~20, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~0\, xung_ena|Add12~0, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[1]\, xung_ena|d50hz_reg[1], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~2\, xung_ena|Add12~2, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[2]\, xung_ena|d50hz_reg[2], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~4\, xung_ena|Add12~4, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[3]\, xung_ena|d50hz_reg[3], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~6\, xung_ena|Add12~6, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[4]\, xung_ena|d50hz_reg[4], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~8\, xung_ena|Add12~8, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~14\, xung_ena|Add12~14, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[8]\, xung_ena|d50hz_reg[8], FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[5]\, xung_ena|d50hz_reg[5], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~16\, xung_ena|Add12~16, FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal12~2\, xung_ena|Equal12~2, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~18\, xung_ena|Add12~18, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[10]\, xung_ena|d50hz_reg[10], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~20\, xung_ena|Add12~20, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[11]\, xung_ena|d50hz_reg[11], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~22\, xung_ena|Add12~22, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[12]\, xung_ena|d50hz_reg[12], FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal12~1\, xung_ena|Equal12~1, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~24\, xung_ena|Add12~24, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~26\, xung_ena|Add12~26, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_next[14]~6\, xung_ena|d50hz_next[14]~6, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[14]\, xung_ena|d50hz_reg[14], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~28\, xung_ena|Add12~28, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~30\, xung_ena|Add12~30, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_next[16]~4\, xung_ena|d50hz_next[16]~4, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[16]\, xung_ena|d50hz_reg[16], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~32\, xung_ena|Add12~32, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_next[17]~3\, xung_ena|d50hz_next[17]~3, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[17]\, xung_ena|d50hz_reg[17], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~34\, xung_ena|Add12~34, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_next[18]~2\, xung_ena|d50hz_next[18]~2, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[18]\, xung_ena|d50hz_reg[18], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~0\, xung_ena|Add0~0, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[0]~0\, xung_ena|d1hz_reg[0]~0, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[0]\, xung_ena|d1hz_reg[0], FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal12~0\, xung_ena|Equal12~0, FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal12~3\, xung_ena|Equal12~3, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_next[9]~0\, xung_ena|d50hz_next[9]~0, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[9]\, xung_ena|d50hz_reg[9], FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal12~4\, xung_ena|Equal12~4, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add12~36\, xung_ena|Add12~36, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_next[19]~5\, xung_ena|d50hz_next[19]~5, FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[19]\, xung_ena|d50hz_reg[19], FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[15]\, xung_ena|d50hz_reg[15], FPGA_DS18B20, 1
instance = comp, \xung_ena|d50hz_reg[13]\, xung_ena|d50hz_reg[13], FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal28~1\, xung_ena|Equal28~1, FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal28~0\, xung_ena|Equal28~0, FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal28~2\, xung_ena|Equal28~2, FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[5]\, dem_mode_10|q_reg[5], FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[6]~22\, dem_mode_10|q_reg[6]~22, FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[7]~24\, dem_mode_10|q_reg[7]~24, FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[7]\, dem_mode_10|q_reg[7], FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[8]~26\, dem_mode_10|q_reg[8]~26, FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[8]\, dem_mode_10|q_reg[8], FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[9]~28\, dem_mode_10|q_reg[9]~28, FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[9]\, dem_mode_10|q_reg[9], FPGA_DS18B20, 1
instance = comp, \dem_mode_10|LessThan1~1\, dem_mode_10|LessThan1~1, FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[2]\, dem_mode_10|q_reg[2], FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[3]~16\, dem_mode_10|q_reg[3]~16, FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[3]\, dem_mode_10|q_reg[3], FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[4]\, dem_mode_10|q_reg[4], FPGA_DS18B20, 1
instance = comp, \dem_mode_10|q_reg[6]\, dem_mode_10|q_reg[6], FPGA_DS18B20, 1
instance = comp, \LessThan25~0\, LessThan25~0, FPGA_DS18B20, 1
instance = comp, \LessThan25~2\, LessThan25~2, FPGA_DS18B20, 1
instance = comp, \thoi_gian|giay_reg[0]~6\, thoi_gian|giay_reg[0]~6, FPGA_DS18B20, 1
instance = comp, \thoi_gian|giay_reg[1]~8\, thoi_gian|giay_reg[1]~8, FPGA_DS18B20, 1
instance = comp, \thoi_gian|giay_reg[2]~10\, thoi_gian|giay_reg[2]~10, FPGA_DS18B20, 1
instance = comp, \thoi_gian|giay_reg[3]~12\, thoi_gian|giay_reg[3]~12, FPGA_DS18B20, 1
instance = comp, \thoi_gian|giay_reg[4]~14\, thoi_gian|giay_reg[4]~14, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~2\, xung_ena|Add0~2, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[1]\, xung_ena|d1hz_reg[1], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~4\, xung_ena|Add0~4, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~8\, xung_ena|Add0~8, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[4]\, xung_ena|d1hz_reg[4], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~10\, xung_ena|Add0~10, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[5]\, xung_ena|d1hz_reg[5], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~12\, xung_ena|Add0~12, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[6]\, xung_ena|d1hz_reg[6], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~14\, xung_ena|Add0~14, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_next[7]~7\, xung_ena|d1hz_next[7]~7, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[7]\, xung_ena|d1hz_reg[7], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~18\, xung_ena|Add0~18, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[9]\, xung_ena|d1hz_reg[9], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~20\, xung_ena|Add0~20, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~22\, xung_ena|Add0~22, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[11]\, xung_ena|d1hz_reg[11], FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal0~5\, xung_ena|Equal0~5, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~44\, xung_ena|Add0~44, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~46\, xung_ena|Add0~46, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_next[23]~10\, xung_ena|d1hz_next[23]~10, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[23]\, xung_ena|d1hz_reg[23], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~48\, xung_ena|Add0~48, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[24]\, xung_ena|d1hz_reg[24], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~50\, xung_ena|Add0~50, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_next[25]~11\, xung_ena|d1hz_next[25]~11, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[25]\, xung_ena|d1hz_reg[25], FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal0~7\, xung_ena|Equal0~7, FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal0~8\, xung_ena|Equal0~8, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_next[15]~8\, xung_ena|d1hz_next[15]~8, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[15]\, xung_ena|d1hz_reg[15], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~24\, xung_ena|Add0~24, FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~28\, xung_ena|Add0~28, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_next[14]~2\, xung_ena|d1hz_next[14]~2, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[14]\, xung_ena|d1hz_reg[14], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~34\, xung_ena|Add0~34, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_next[17]~9\, xung_ena|d1hz_next[17]~9, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[17]\, xung_ena|d1hz_reg[17], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~38\, xung_ena|Add0~38, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_next[19]~3\, xung_ena|d1hz_next[19]~3, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[19]\, xung_ena|d1hz_reg[19], FPGA_DS18B20, 1
instance = comp, \xung_ena|Add0~40\, xung_ena|Add0~40, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_next[22]~6\, xung_ena|d1hz_next[22]~6, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[22]\, xung_ena|d1hz_reg[22], FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_next[20]~4\, xung_ena|d1hz_next[20]~4, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[20]\, xung_ena|d1hz_reg[20], FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal0~3\, xung_ena|Equal0~3, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[10]\, xung_ena|d1hz_reg[10], FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_next[12]~0\, xung_ena|d1hz_next[12]~0, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[12]\, xung_ena|d1hz_reg[12], FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal0~2\, xung_ena|Equal0~2, FPGA_DS18B20, 1
instance = comp, \xung_ena|d1hz_reg[2]\, xung_ena|d1hz_reg[2], FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal0~0\, xung_ena|Equal0~0, FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal0~4\, xung_ena|Equal0~4, FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal16~2\, xung_ena|Equal16~2, FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal16~0\, xung_ena|Equal16~0, FPGA_DS18B20, 1
instance = comp, \xung_ena|Equal16~3\, xung_ena|Equal16~3, FPGA_DS18B20, 1
instance = comp, \thoi_gian|giay_reg[4]\, thoi_gian|giay_reg[4], FPGA_DS18B20, 1
instance = comp, \LessThan24~0\, LessThan24~0, FPGA_DS18B20, 1
instance = comp, \thoi_gian|giay_reg[2]\, thoi_gian|giay_reg[2], FPGA_DS18B20, 1
instance = comp, \thoi_gian|LessThan0~1\, thoi_gian|LessThan0~1, FPGA_DS18B20, 1
instance = comp, \thoi_gian|giay_reg[1]\, thoi_gian|giay_reg[1], FPGA_DS18B20, 1
instance = comp, \thoi_gian|giay_reg[0]\, thoi_gian|giay_reg[0], FPGA_DS18B20, 1
instance = comp, \thoi_gian|LessThan0~0\, thoi_gian|LessThan0~0, FPGA_DS18B20, 1
instance = comp, \led~0\, led~0, FPGA_DS18B20, 1
instance = comp, \led~1\, led~1, FPGA_DS18B20, 1
instance = comp, \led_oe~0\, led_oe~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[0]~20\, lcd_full|LCD_DELAY[0]~20, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[1]~22\, lcd_full|LCD_DELAY[1]~22, FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal4~0\, lcd_full|Equal4~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[15]~52\, lcd_full|LCD_DELAY[15]~52, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[16]~54\, lcd_full|LCD_DELAY[16]~54, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[16]\, lcd_full|LCD_DELAY[16], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[17]~56\, lcd_full|LCD_DELAY[17]~56, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[17]\, lcd_full|LCD_DELAY[17], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[18]~58\, lcd_full|LCD_DELAY[18]~58, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[18]\, lcd_full|LCD_DELAY[18], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[19]~60\, lcd_full|LCD_DELAY[19]~60, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[19]\, lcd_full|LCD_DELAY[19], FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal0~1\, lcd_full|Equal0~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[7]~34\, lcd_full|LCD_DELAY[7]~34, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[7]\, lcd_full|LCD_DELAY[7], FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal0~2\, lcd_full|Equal0~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal4~1\, lcd_full|Equal4~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[5]~30\, lcd_full|LCD_DELAY[5]~30, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[5]\, lcd_full|LCD_DELAY[5], FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal4~2\, lcd_full|Equal4~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[9]~38\, lcd_full|LCD_DELAY[9]~38, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[9]\, lcd_full|LCD_DELAY[9], FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal4~3\, lcd_full|Equal4~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal4~4\, lcd_full|Equal4~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector23~0\, lcd_full|Selector23~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_STATE.LCD_ADDRESS_L1\, lcd_full|LCD_STATE.LCD_ADDRESS_L1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector25~5\, lcd_full|Selector25~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector28~5\, lcd_full|Selector28~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector25~9\, lcd_full|Selector25~9, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CGRAM_PTR[1]~5\, lcd_full|LCD_CGRAM_PTR[1]~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CGRAM_PTR[5]~11\, lcd_full|LCD_CGRAM_PTR[5]~11, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CGRAM_PTR[1]\, lcd_full|LCD_CGRAM_PTR[1], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CGRAM_PTR[2]~7\, lcd_full|LCD_CGRAM_PTR[2]~7, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CGRAM_PTR[2]\, lcd_full|LCD_CGRAM_PTR[2], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CGRAM_PTR[3]~9\, lcd_full|LCD_CGRAM_PTR[3]~9, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CGRAM_PTR[4]~12\, lcd_full|LCD_CGRAM_PTR[4]~12, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CGRAM_PTR[4]\, lcd_full|LCD_CGRAM_PTR[4], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CGRAM_PTR[5]~14\, lcd_full|LCD_CGRAM_PTR[5]~14, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CGRAM_PTR[5]\, lcd_full|LCD_CGRAM_PTR[5], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CGRAM_PTR[0]~16\, lcd_full|LCD_CGRAM_PTR[0]~16, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CGRAM_PTR[0]\, lcd_full|LCD_CGRAM_PTR[0], FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal5~0\, lcd_full|Equal5~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CGRAM_PTR[3]\, lcd_full|LCD_CGRAM_PTR[3], FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal5~1\, lcd_full|Equal5~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector25~2\, lcd_full|Selector25~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector25~3\, lcd_full|Selector25~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal0~0\, lcd_full|Equal0~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal0~4\, lcd_full|Equal0~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector25~0\, lcd_full|Selector25~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector25~4\, lcd_full|Selector25~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[12]~46\, lcd_full|LCD_DELAY[12]~46, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector25~7\, lcd_full|Selector25~7, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector25~8\, lcd_full|Selector25~8, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector25~10\, lcd_full|Selector25~10, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector25~11\, lcd_full|Selector25~11, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_STATE.LCD_ADDRESS_L2\, lcd_full|LCD_STATE.LCD_ADDRESS_L2, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DIS_PTR[0]~8\, lcd_full|LCD_DIS_PTR[0]~8, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DIS_PTR[0]~4\, lcd_full|LCD_DIS_PTR[0]~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DIS_PTR[0]~9\, lcd_full|LCD_DIS_PTR[0]~9, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DIS_PTR[0]\, lcd_full|LCD_DIS_PTR[0], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DIS_PTR[1]~5\, lcd_full|LCD_DIS_PTR[1]~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DIS_PTR[1]\, lcd_full|LCD_DIS_PTR[1], FPGA_DS18B20, 1
instance = comp, \lcd_full|Add3~1\, lcd_full|Add3~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DIS_PTR[2]~7\, lcd_full|LCD_DIS_PTR[2]~7, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DIS_PTR[2]\, lcd_full|LCD_DIS_PTR[2], FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal6~0\, lcd_full|Equal6~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector26~0\, lcd_full|Selector26~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_STATE.LCD_DATA_L2\, lcd_full|LCD_STATE.LCD_DATA_L2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector25~1\, lcd_full|Selector25~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector20~7\, lcd_full|Selector20~7, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector20~8\, lcd_full|Selector20~8, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector20~9\, lcd_full|Selector20~9, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector20~5\, lcd_full|Selector20~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector20~6\, lcd_full|Selector20~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector20~10\, lcd_full|Selector20~10, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_STATE.LCD_INITIAL~2\, lcd_full|LCD_STATE.LCD_INITIAL~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_STATE.LCD_INITIAL\, lcd_full|LCD_STATE.LCD_INITIAL, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[12]~47\, lcd_full|LCD_DELAY[12]~47, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[1]\, lcd_full|LCD_DELAY[1], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[2]~24\, lcd_full|LCD_DELAY[2]~24, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[2]\, lcd_full|LCD_DELAY[2], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[3]~26\, lcd_full|LCD_DELAY[3]~26, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[3]\, lcd_full|LCD_DELAY[3], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[4]~28\, lcd_full|LCD_DELAY[4]~28, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[4]\, lcd_full|LCD_DELAY[4], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[6]~32\, lcd_full|LCD_DELAY[6]~32, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[6]\, lcd_full|LCD_DELAY[6], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[8]~36\, lcd_full|LCD_DELAY[8]~36, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[8]\, lcd_full|LCD_DELAY[8], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[10]~40\, lcd_full|LCD_DELAY[10]~40, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[10]\, lcd_full|LCD_DELAY[10], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[11]~42\, lcd_full|LCD_DELAY[11]~42, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[11]\, lcd_full|LCD_DELAY[11], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[12]~44\, lcd_full|LCD_DELAY[12]~44, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[12]\, lcd_full|LCD_DELAY[12], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[15]\, lcd_full|LCD_DELAY[15], FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal0~5\, lcd_full|Equal0~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal0~6\, lcd_full|Equal0~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal0~3\, lcd_full|Equal0~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal2~1\, lcd_full|Equal2~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal3~0\, lcd_full|Equal3~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector28~2\, lcd_full|Selector28~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DELAY[0]\, lcd_full|LCD_DELAY[0], FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal2~2\, lcd_full|Equal2~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal2~3\, lcd_full|Equal2~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_STATE.LCD_STOP~0\, lcd_full|LCD_STATE.LCD_STOP~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_STATE.LCD_STOP\, lcd_full|LCD_STATE.LCD_STOP, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector28~3\, lcd_full|Selector28~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector28~4\, lcd_full|Selector28~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_ENABLE\, lcd_full|LCD_ENABLE, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector37~0\, lcd_full|Selector37~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector34~0\, lcd_full|Selector34~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector29~0\, lcd_full|Selector29~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CMD_PTR[0]~5\, lcd_full|LCD_CMD_PTR[0]~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CMD_PTR[0]\, lcd_full|LCD_CMD_PTR[0], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CMD_PTR[3]~4\, lcd_full|LCD_CMD_PTR[3]~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CMD_PTR[1]~7\, lcd_full|LCD_CMD_PTR[1]~7, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CMD_PTR[1]\, lcd_full|LCD_CMD_PTR[1], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CMD_PTR[2]~8\, lcd_full|LCD_CMD_PTR[2]~8, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CMD_PTR[2]\, lcd_full|LCD_CMD_PTR[2], FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CMD_PTR[3]~6\, lcd_full|LCD_CMD_PTR[3]~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_CMD_PTR[3]\, lcd_full|LCD_CMD_PTR[3], FPGA_DS18B20, 1
instance = comp, \lcd_full|Equal1~0\, lcd_full|Equal1~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector20~11\, lcd_full|Selector20~11, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector21~0\, lcd_full|Selector21~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_STATE.LCD_CGRAM_ADDRESS\, lcd_full|LCD_STATE.LCD_CGRAM_ADDRESS, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector20~4\, lcd_full|Selector20~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector29~1\, lcd_full|Selector29~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector29~2\, lcd_full|Selector29~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_RS_DB[8]\, lcd_full|LCD_RS_DB[8], FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector37~4\, lcd_full|Selector37~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux8~2\, lcd_full|Mux8~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux8~1\, lcd_full|Mux8~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux8~3\, lcd_full|Mux8~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux8~0\, lcd_full|Mux8~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux8~4\, lcd_full|Mux8~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector22~0\, lcd_full|Selector22~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_STATE.LCD_CGRAM_DATA\, lcd_full|LCD_STATE.LCD_CGRAM_DATA, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector37~6\, lcd_full|Selector37~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector37~7\, lcd_full|Selector37~7, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector37~2\, lcd_full|Selector37~2, FPGA_DS18B20, 1
instance = comp, \thoi_gian|giay_reg[3]\, thoi_gian|giay_reg[3], FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~4\, lcd_full|Mux24~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~17\, lcd_full|Mux24~17, FPGA_DS18B20, 1
instance = comp, \tao_gtc|s_reg[0]~0\, tao_gtc|s_reg[0]~0, FPGA_DS18B20, 1
instance = comp, \btn_n[1]~input\, btn_n[1]~input, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector2~1\, tao_gtc|Selector2~1, FPGA_DS18B20, 1
instance = comp, \tao_gtc|btn_reg.one\, tao_gtc|btn_reg.one, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector3~0\, tao_gtc|Selector3~0, FPGA_DS18B20, 1
instance = comp, \tao_gtc|btn_reg.wait0\, tao_gtc|btn_reg.wait0, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector1~1\, tao_gtc|Selector1~1, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector1~2\, tao_gtc|Selector1~2, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector1~3\, tao_gtc|Selector1~3, FPGA_DS18B20, 1
instance = comp, \tao_gtc|btn_reg.wait1\, tao_gtc|btn_reg.wait1, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector0~0\, tao_gtc|Selector0~0, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector0~1\, tao_gtc|Selector0~1, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector0~3\, tao_gtc|Selector0~3, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector0~4\, tao_gtc|Selector0~4, FPGA_DS18B20, 1
instance = comp, \tao_gtc|Selector0~5\, tao_gtc|Selector0~5, FPGA_DS18B20, 1
instance = comp, \tao_gtc|btn_reg.zero\, tao_gtc|btn_reg.zero, FPGA_DS18B20, 1
instance = comp, \tao_gtc|btn_cd~0\, tao_gtc|btn_cd~0, FPGA_DS18B20, 1
instance = comp, \tao_gtc|qff\, tao_gtc|qff, FPGA_DS18B20, 1
instance = comp, \tao_gtc|btn_cd_hep\, tao_gtc|btn_cd_hep, FPGA_DS18B20, 1
instance = comp, \tao_gtc|s_reg[0]\, tao_gtc|s_reg[0], FPGA_DS18B20, 1
instance = comp, \LessThan0~3\, LessThan0~3, FPGA_DS18B20, 1
instance = comp, \LessThan0~2\, LessThan0~2, FPGA_DS18B20, 1
instance = comp, \tao_gtc|s_reg[1]\, tao_gtc|s_reg[1], FPGA_DS18B20, 1
instance = comp, \tao_gtc|Mux2~0\, tao_gtc|Mux2~0, FPGA_DS18B20, 1
instance = comp, \LessThan0~4\, LessThan0~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~6\, lcd_full|Mux24~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~7\, lcd_full|Mux24~7, FPGA_DS18B20, 1
instance = comp, \thoi_gian|giay_reg[5]~16\, thoi_gian|giay_reg[5]~16, FPGA_DS18B20, 1
instance = comp, \thoi_gian|giay_reg[5]\, thoi_gian|giay_reg[5], FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_giay|hex_bcd~0\, giai_ma_bcd_giay|hex_bcd~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_giay|hex_bcd~3\, giai_ma_bcd_giay|hex_bcd~3, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_giay|hex_bcd~1\, giai_ma_bcd_giay|hex_bcd~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_giay|hex_bcd~2\, giai_ma_bcd_giay|hex_bcd~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_giay|Add5~0\, giai_ma_bcd_giay|Add5~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_giay|chuc[0]~1\, giai_ma_bcd_giay|chuc[0]~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Add0~0\, giai_ma_soto_gauy_donvi|Add0~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_giay|donvi[3]~2\, giai_ma_bcd_giay|donvi[3]~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_giay|donvi[1]~0\, giai_ma_bcd_giay|donvi[1]~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux19~1\, giai_ma_soto_gauy_donvi|Mux19~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux19~0\, giai_ma_soto_gauy_donvi|Mux19~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux19~2\, giai_ma_soto_gauy_donvi|Mux19~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~13\, lcd_full|Mux24~13, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_giay|donvi[2]~1\, giai_ma_bcd_giay|donvi[2]~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux23~0\, giai_ma_soto_gauy_donvi|Mux23~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux23~1\, giai_ma_soto_gauy_donvi|Mux23~1, FPGA_DS18B20, 1
instance = comp, \h2_15[0]~0\, h2_15[0]~0, FPGA_DS18B20, 1
instance = comp, \h2_13[0]~0\, h2_13[0]~0, FPGA_DS18B20, 1
instance = comp, \h2_13[0]~1\, h2_13[0]~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~14\, lcd_full|Mux24~14, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Selector0~0\, doc_ds18b20|Selector0~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|RD_PTR[0]\, doc_ds18b20|RD_PTR[0], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Decoder0~2\, doc_ds18b20|Decoder0~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Decoder0~6\, doc_ds18b20|Decoder0~6, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[4]~7\, doc_ds18b20|TEMP[4]~7, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[4]\, doc_ds18b20|TEMP[4], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Add3~0\, doc_ds18b20|Add3~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[10]~1\, doc_ds18b20|TEMP[10]~1, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[10]\, doc_ds18b20|TEMP[10], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Decoder0~4\, doc_ds18b20|Decoder0~4, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[9]~2\, doc_ds18b20|TEMP[9]~2, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[9]\, doc_ds18b20|TEMP[9], FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Decoder0~5\, doc_ds18b20|Decoder0~5, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[8]~3\, doc_ds18b20|TEMP[8]~3, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[8]\, doc_ds18b20|TEMP[8], FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~0\, giai_ma_bcd_ds|hex_bcd~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Decoder0~3\, doc_ds18b20|Decoder0~3, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[11]~0\, doc_ds18b20|TEMP[11]~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[11]\, doc_ds18b20|TEMP[11], FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~1\, giai_ma_bcd_ds|hex_bcd~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~2\, giai_ma_bcd_ds|hex_bcd~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~5\, giai_ma_bcd_ds|hex_bcd~5, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~4\, giai_ma_bcd_ds|hex_bcd~4, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~3\, giai_ma_bcd_ds|hex_bcd~3, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~7\, giai_ma_bcd_ds|hex_bcd~7, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|Decoder0~7\, doc_ds18b20|Decoder0~7, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[6]~5\, doc_ds18b20|TEMP[6]~5, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[6]\, doc_ds18b20|TEMP[6], FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~8\, giai_ma_bcd_ds|hex_bcd~8, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~6\, giai_ma_bcd_ds|hex_bcd~6, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|donvi[1]~2\, giai_ma_bcd_ds|donvi[1]~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|donvi[3]~1\, giai_ma_bcd_ds|donvi[3]~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux23~0\, giai_ma_soto_ds_donvi|Mux23~0, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[5]~6\, doc_ds18b20|TEMP[5]~6, FPGA_DS18B20, 1
instance = comp, \doc_ds18b20|TEMP[5]\, doc_ds18b20|TEMP[5], FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|donvi[2]~0\, giai_ma_bcd_ds|donvi[2]~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~18\, lcd_full|Mux24~18, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~19\, lcd_full|Mux24~19, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux19~0\, giai_ma_soto_ds_donvi|Mux19~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~8\, lcd_full|Mux24~8, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~16\, lcd_full|Mux24~16, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~9\, giai_ma_bcd_ds|hex_bcd~9, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~10\, giai_ma_bcd_ds|hex_bcd~10, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~11\, giai_ma_bcd_ds|hex_bcd~11, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~12\, giai_ma_bcd_ds|hex_bcd~12, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~13\, giai_ma_bcd_ds|hex_bcd~13, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~14\, giai_ma_bcd_ds|hex_bcd~14, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~15\, giai_ma_bcd_ds|hex_bcd~15, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|chuc[1]~2\, giai_ma_bcd_ds|chuc[1]~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|chuc[2]~0\, giai_ma_bcd_ds|chuc[2]~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|chuc[3]~1\, giai_ma_bcd_ds|chuc[3]~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|chuc[0]~3\, giai_ma_bcd_ds|chuc[0]~3, FPGA_DS18B20, 1
instance = comp, \h2_0[0]~0\, h2_0[0]~0, FPGA_DS18B20, 1
instance = comp, \h2_0[0]~1\, h2_0[0]~1, FPGA_DS18B20, 1
instance = comp, \h2_1[0]~0\, h2_1[0]~0, FPGA_DS18B20, 1
instance = comp, \h2_1[0]~1\, h2_1[0]~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~10\, lcd_full|Mux24~10, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux23~0\, giai_ma_soto_ds_chuc|Mux23~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Add0~0\, giai_ma_soto_ds_chuc|Add0~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux23~1\, giai_ma_soto_ds_chuc|Mux23~1, FPGA_DS18B20, 1
instance = comp, \h2_2[0]~0\, h2_2[0]~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~11\, lcd_full|Mux24~11, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~12\, lcd_full|Mux24~12, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~15\, lcd_full|Mux24~15, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DIS_PTR[3]~6\, lcd_full|LCD_DIS_PTR[3]~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_DIS_PTR[3]\, lcd_full|LCD_DIS_PTR[3], FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_giay|Add3~0\, giai_ma_bcd_giay|Add3~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_giay|chuc[0]~0\, giai_ma_bcd_giay|chuc[0]~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Mux7~2\, giai_ma_soto_GIAY_CHUC|Mux7~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Add0~1\, giai_ma_soto_GIAY_CHUC|Add0~1, FPGA_DS18B20, 1
instance = comp, \h1_11[0]~2\, h1_11[0]~2, FPGA_DS18B20, 1
instance = comp, \thoi_gian|phut_reg[0]~6\, thoi_gian|phut_reg[0]~6, FPGA_DS18B20, 1
instance = comp, \thoi_gian|phut_reg[1]~9\, thoi_gian|phut_reg[1]~9, FPGA_DS18B20, 1
instance = comp, \thoi_gian|LessThan1~0\, thoi_gian|LessThan1~0, FPGA_DS18B20, 1
instance = comp, \thoi_gian|phut_reg[3]~13\, thoi_gian|phut_reg[3]~13, FPGA_DS18B20, 1
instance = comp, \thoi_gian|phut_reg[4]~15\, thoi_gian|phut_reg[4]~15, FPGA_DS18B20, 1
instance = comp, \thoi_gian|phut_reg[4]~8\, thoi_gian|phut_reg[4]~8, FPGA_DS18B20, 1
instance = comp, \thoi_gian|phut_reg[4]\, thoi_gian|phut_reg[4], FPGA_DS18B20, 1
instance = comp, \thoi_gian|phut_reg[5]~17\, thoi_gian|phut_reg[5]~17, FPGA_DS18B20, 1
instance = comp, \thoi_gian|phut_reg[5]\, thoi_gian|phut_reg[5], FPGA_DS18B20, 1
instance = comp, \thoi_gian|LessThan1~1\, thoi_gian|LessThan1~1, FPGA_DS18B20, 1
instance = comp, \thoi_gian|phut_reg[1]\, thoi_gian|phut_reg[1], FPGA_DS18B20, 1
instance = comp, \thoi_gian|phut_reg[2]~11\, thoi_gian|phut_reg[2]~11, FPGA_DS18B20, 1
instance = comp, \thoi_gian|phut_reg[2]\, thoi_gian|phut_reg[2], FPGA_DS18B20, 1
instance = comp, \thoi_gian|phut_reg[3]\, thoi_gian|phut_reg[3], FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_phut|hex_bcd~2\, giai_ma_bcd_phut|hex_bcd~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_phut|hex_bcd~1\, giai_ma_bcd_phut|hex_bcd~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_phut|chuc[0]~0\, giai_ma_bcd_phut|chuc[0]~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux3~0\, giai_ma_soto_ds_donvi|Mux3~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Add0~2\, giai_ma_soto_ds_donvi|Add0~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux3~1\, giai_ma_soto_ds_donvi|Mux3~1, FPGA_DS18B20, 1
instance = comp, \h1_3[0]~0\, h1_3[0]~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~13\, lcd_full|Mux16~13, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~14\, lcd_full|Mux16~14, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~7\, lcd_full|Mux16~7, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~1\, lcd_full|Mux14~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux11~1\, giai_ma_soto_ds_donvi|Mux11~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux11~0\, giai_ma_soto_ds_donvi|Mux11~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~5\, lcd_full|Mux16~5, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux7~0\, giai_ma_soto_ds_chuc|Mux7~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Add0~1\, giai_ma_soto_ds_chuc|Add0~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux7~1\, giai_ma_soto_ds_chuc|Mux7~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~6\, lcd_full|Mux16~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~9\, lcd_full|Mux16~9, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Mux11~1\, giai_ma_soto_GIAY_CHUC|Mux11~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Add1~0\, giai_ma_soto_GIAY_CHUC|Add1~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Add1~1\, giai_ma_soto_GIAY_CHUC|Add1~1, FPGA_DS18B20, 1
instance = comp, \h1_12[0]~0\, h1_12[0]~0, FPGA_DS18B20, 1
instance = comp, \thoi_gian|phut_reg[0]\, thoi_gian|phut_reg[0], FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_ds|hex_bcd~16\, giai_ma_bcd_ds|hex_bcd~16, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Add0~2\, giai_ma_soto_ds_chuc|Add0~2, FPGA_DS18B20, 1
instance = comp, \h1_0[0]~1\, h1_0[0]~1, FPGA_DS18B20, 1
instance = comp, \h1_0[0]~0\, h1_0[0]~0, FPGA_DS18B20, 1
instance = comp, \h1_0[0]~2\, h1_0[0]~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~10\, lcd_full|Mux16~10, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Add0~1\, giai_ma_soto_ds_donvi|Add0~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux7~1\, giai_ma_soto_ds_donvi|Mux7~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux7~0\, giai_ma_soto_ds_donvi|Mux7~0, FPGA_DS18B20, 1
instance = comp, \h1_4[0]~0\, h1_4[0]~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~11\, lcd_full|Mux16~11, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~12\, lcd_full|Mux16~12, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux16~15\, lcd_full|Mux16~15, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector37~3\, lcd_full|Selector37~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector37~9\, lcd_full|Selector37~9, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_RS_DB[0]\, lcd_full|LCD_RS_DB[0], FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector37~8\, lcd_full|Selector37~8, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux6~1\, giai_ma_soto_gauy_donvi|Mux6~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Add0~1\, giai_ma_soto_gauy_donvi|Add0~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~5\, lcd_full|Mux15~5, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_giay|LessThan3~0\, giai_ma_bcd_giay|LessThan3~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~4\, lcd_full|Mux15~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~6\, lcd_full|Mux15~6, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux10~0\, giai_ma_soto_ds_chuc|Mux10~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux10~1\, giai_ma_soto_ds_chuc|Mux10~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Add1~0\, giai_ma_soto_ds_chuc|Add1~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~3\, lcd_full|Mux15~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~7\, lcd_full|Mux15~7, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Mux10~0\, giai_ma_soto_GIAY_CHUC|Mux10~0, FPGA_DS18B20, 1
instance = comp, \h1_12[1]~1\, h1_12[1]~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_phut|donvi[1]~0\, giai_ma_bcd_phut|donvi[1]~0, FPGA_DS18B20, 1
instance = comp, \h1_0[1]~3\, h1_0[1]~3, FPGA_DS18B20, 1
instance = comp, \h1_0[1]~4\, h1_0[1]~4, FPGA_DS18B20, 1
instance = comp, \h1_0[1]~5\, h1_0[1]~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~2\, lcd_full|Mux15~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux6~0\, giai_ma_soto_ds_donvi|Mux6~0, FPGA_DS18B20, 1
instance = comp, \h1_4[1]~1\, h1_4[1]~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector36~1\, lcd_full|Selector36~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector36~2\, lcd_full|Selector36~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~8\, lcd_full|Mux15~8, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux2~1\, giai_ma_soto_gauy_donvi|Mux2~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux2~0\, giai_ma_soto_gauy_donvi|Mux2~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~10\, lcd_full|Mux15~10, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux10~1\, giai_ma_soto_ds_donvi|Mux10~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux10~0\, giai_ma_soto_ds_donvi|Mux10~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~11\, lcd_full|Mux15~11, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~12\, lcd_full|Mux15~12, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux15~13\, lcd_full|Mux15~13, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector36~3\, lcd_full|Selector36~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux24~9\, lcd_full|Mux24~9, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux22~0\, giai_ma_soto_ds_donvi|Mux22~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux18~1\, giai_ma_soto_ds_donvi|Mux18~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux23~0\, lcd_full|Mux23~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux18~0\, giai_ma_soto_ds_donvi|Mux18~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux23~1\, lcd_full|Mux23~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux22~1\, giai_ma_soto_gauy_donvi|Mux22~1, FPGA_DS18B20, 1
instance = comp, \h2_15[1]~1\, h2_15[1]~1, FPGA_DS18B20, 1
instance = comp, \h2_12[1]~3\, h2_12[1]~3, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux18~1\, giai_ma_soto_gauy_donvi|Mux18~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux18~0\, giai_ma_soto_gauy_donvi|Mux18~0, FPGA_DS18B20, 1
instance = comp, \h2_14[1]~0\, h2_14[1]~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux23~7\, lcd_full|Mux23~7, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux23~8\, lcd_full|Mux23~8, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux14~0\, giai_ma_soto_ds_chuc|Mux14~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux14~1\, giai_ma_soto_ds_chuc|Mux14~1, FPGA_DS18B20, 1
instance = comp, \h2_0[1]~2\, h2_0[1]~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux18~1\, giai_ma_soto_ds_chuc|Mux18~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux18~0\, giai_ma_soto_ds_chuc|Mux18~0, FPGA_DS18B20, 1
instance = comp, \h2_1[1]~2\, h2_1[1]~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux23~4\, lcd_full|Mux23~4, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux22~0\, giai_ma_soto_ds_chuc|Mux22~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux22~1\, giai_ma_soto_ds_chuc|Mux22~1, FPGA_DS18B20, 1
instance = comp, \h2_2[1]~1\, h2_2[1]~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux23~5\, lcd_full|Mux23~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux23~6\, lcd_full|Mux23~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector36~4\, lcd_full|Selector36~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector36~5\, lcd_full|Selector36~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector36~6\, lcd_full|Selector36~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector36~8\, lcd_full|Selector36~8, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_RS_DB[1]\, lcd_full|LCD_RS_DB[1], FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector35~1\, lcd_full|Selector35~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector35~2\, lcd_full|Selector35~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector24~0\, lcd_full|Selector24~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_STATE.LCD_DATA_L1\, lcd_full|LCD_STATE.LCD_DATA_L1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector37~1\, lcd_full|Selector37~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux9~1\, giai_ma_soto_gauy_donvi|Mux9~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux9~0\, giai_ma_soto_gauy_donvi|Mux9~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Add1~0\, giai_ma_soto_gauy_donvi|Add1~0, FPGA_DS18B20, 1
instance = comp, \h1_15[2]~2\, h1_15[2]~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_bcd_phut|LessThan2~0\, giai_ma_bcd_phut|LessThan2~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux1~0\, giai_ma_soto_ds_donvi|Mux1~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux1~1\, giai_ma_soto_ds_donvi|Mux1~1, FPGA_DS18B20, 1
instance = comp, \h1_3[2]~2\, h1_3[2]~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~21\, lcd_full|Mux14~21, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~22\, lcd_full|Mux14~22, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~5\, lcd_full|Mux14~5, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Add0~0\, giai_ma_soto_GIAY_CHUC|Add0~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~3\, lcd_full|Mux14~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~7\, lcd_full|Mux14~7, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux9~1\, giai_ma_soto_ds_chuc|Mux9~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux9~0\, giai_ma_soto_ds_chuc|Mux9~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~4\, lcd_full|Mux14~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~8\, lcd_full|Mux14~8, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~11\, lcd_full|Mux14~11, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux9~0\, giai_ma_soto_ds_donvi|Mux9~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Add1~0\, giai_ma_soto_ds_donvi|Add1~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~9\, lcd_full|Mux14~9, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~0\, lcd_full|Mux14~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux5~1\, giai_ma_soto_ds_chuc|Mux5~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux5~0\, giai_ma_soto_ds_chuc|Mux5~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~10\, lcd_full|Mux14~10, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~13\, lcd_full|Mux14~13, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Mux9~0\, giai_ma_soto_GIAY_CHUC|Mux9~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Mux9~1\, giai_ma_soto_GIAY_CHUC|Mux9~1, FPGA_DS18B20, 1
instance = comp, \h1_12[2]~2\, h1_12[2]~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Add0~0\, giai_ma_soto_ds_donvi|Add0~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux5~0\, giai_ma_soto_ds_donvi|Mux5~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux5~1\, giai_ma_soto_ds_donvi|Mux5~1, FPGA_DS18B20, 1
instance = comp, \h1_4[2]~2\, h1_4[2]~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~14\, lcd_full|Mux14~14, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~16\, lcd_full|Mux14~16, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~15\, lcd_full|Mux14~15, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~17\, lcd_full|Mux14~17, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~18\, lcd_full|Mux14~18, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~19\, lcd_full|Mux14~19, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~20\, lcd_full|Mux14~20, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux14~23\, lcd_full|Mux14~23, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux13~0\, giai_ma_soto_gauy_donvi|Mux13~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux13~1\, giai_ma_soto_gauy_donvi|Mux13~1, FPGA_DS18B20, 1
instance = comp, \h2_13[2]~3\, h2_13[2]~3, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Add0~2\, giai_ma_soto_gauy_donvi|Add0~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux21~0\, giai_ma_soto_gauy_donvi|Mux21~0, FPGA_DS18B20, 1
instance = comp, \h2_15[2]~2\, h2_15[2]~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~12\, lcd_full|Mux22~12, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux21~0\, giai_ma_soto_ds_donvi|Mux21~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux21~1\, giai_ma_soto_ds_donvi|Mux21~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~5\, lcd_full|Mux22~5, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux17~0\, giai_ma_soto_ds_donvi|Mux17~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~4\, lcd_full|Mux22~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~7\, lcd_full|Mux22~7, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux21~0\, giai_ma_soto_ds_chuc|Mux21~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux21~1\, giai_ma_soto_ds_chuc|Mux21~1, FPGA_DS18B20, 1
instance = comp, \h2_2[2]~2\, h2_2[2]~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Add1~1\, giai_ma_soto_ds_donvi|Add1~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux13~0\, giai_ma_soto_ds_donvi|Mux13~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux13~1\, giai_ma_soto_ds_donvi|Mux13~1, FPGA_DS18B20, 1
instance = comp, \h2_3[2]~3\, h2_3[2]~3, FPGA_DS18B20, 1
instance = comp, \h2_0[2]~3\, h2_0[2]~3, FPGA_DS18B20, 1
instance = comp, \h2_0[2]~4\, h2_0[2]~4, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux17~0\, giai_ma_soto_ds_chuc|Mux17~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_chuc|Mux17~1\, giai_ma_soto_ds_chuc|Mux17~1, FPGA_DS18B20, 1
instance = comp, \h2_1[2]~3\, h2_1[2]~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~8\, lcd_full|Mux22~8, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~9\, lcd_full|Mux22~9, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~10\, lcd_full|Mux22~10, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux22~13\, lcd_full|Mux22~13, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector35~0\, lcd_full|Selector35~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector35~3\, lcd_full|Selector35~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_RS_DB[2]\, lcd_full|LCD_RS_DB[2], FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector34~1\, lcd_full|Selector34~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector34~2\, lcd_full|Selector34~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector34~3\, lcd_full|Selector34~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector34~4\, lcd_full|Selector34~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector34~5\, lcd_full|Selector34~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux2~0\, lcd_full|Mux2~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector34~6\, lcd_full|Selector34~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector34~9\, lcd_full|Selector34~9, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_RS_DB[3]\, lcd_full|LCD_RS_DB[3], FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector33~1\, lcd_full|Selector33~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector33~2\, lcd_full|Selector33~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux4~2\, lcd_full|Mux4~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux4~0\, lcd_full|Mux4~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux4~1\, lcd_full|Mux4~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux4~3\, lcd_full|Mux4~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector33~3\, lcd_full|Selector33~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector32~2\, lcd_full|Selector32~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector33~4\, lcd_full|Selector33~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector34~8\, lcd_full|Selector34~8, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector34~7\, lcd_full|Selector34~7, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector33~0\, lcd_full|Selector33~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector33~5\, lcd_full|Selector33~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_RS_DB[4]\, lcd_full|LCD_RS_DB[4], FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux0~0\, giai_ma_soto_gauy_donvi|Mux0~0, FPGA_DS18B20, 1
instance = comp, \h1_13[5]~0\, h1_13[5]~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux4~0\, giai_ma_soto_gauy_donvi|Mux4~0, FPGA_DS18B20, 1
instance = comp, \h1_14[5]~0\, h1_14[5]~0, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Add1~2\, giai_ma_soto_GIAY_CHUC|Add1~2, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_GIAY_CHUC|Mux8~0\, giai_ma_soto_GIAY_CHUC|Mux8~0, FPGA_DS18B20, 1
instance = comp, \h1_12[5]~3\, h1_12[5]~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux11~10\, lcd_full|Mux11~10, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Mux8~0\, giai_ma_soto_gauy_donvi|Mux8~0, FPGA_DS18B20, 1
instance = comp, \h1_15[5]~3\, h1_15[5]~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux11~11\, lcd_full|Mux11~11, FPGA_DS18B20, 1
instance = comp, \h1_2[5]~0\, h1_2[5]~0, FPGA_DS18B20, 1
instance = comp, \h1_2[5]~1\, h1_2[5]~1, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux0~0\, giai_ma_soto_ds_donvi|Mux0~0, FPGA_DS18B20, 1
instance = comp, \h1_3[5]~3\, h1_3[5]~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux11~5\, lcd_full|Mux11~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux11~6\, lcd_full|Mux11~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux11~7\, lcd_full|Mux11~7, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux11~8\, lcd_full|Mux11~8, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux11~2\, lcd_full|Mux11~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux11~3\, lcd_full|Mux11~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux11~13\, lcd_full|Mux11~13, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux11~9\, lcd_full|Mux11~9, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux11~12\, lcd_full|Mux11~12, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~17\, lcd_full|Mux19~17, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_gauy_donvi|Add1~1\, giai_ma_soto_gauy_donvi|Add1~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~13\, lcd_full|Mux19~13, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~14\, lcd_full|Mux19~14, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux16~0\, giai_ma_soto_ds_donvi|Mux16~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~5\, lcd_full|Mux19~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~6\, lcd_full|Mux19~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~7\, lcd_full|Mux19~7, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~16\, lcd_full|Mux19~16, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~8\, lcd_full|Mux19~8, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~9\, lcd_full|Mux19~9, FPGA_DS18B20, 1
instance = comp, \h2_1[5]~4\, h2_1[5]~4, FPGA_DS18B20, 1
instance = comp, \h2_1[5]~5\, h2_1[5]~5, FPGA_DS18B20, 1
instance = comp, \h2_1[5]~6\, h2_1[5]~6, FPGA_DS18B20, 1
instance = comp, \h2_0[5]~5\, h2_0[5]~5, FPGA_DS18B20, 1
instance = comp, \h2_0[5]~6\, h2_0[5]~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~10\, lcd_full|Mux19~10, FPGA_DS18B20, 1
instance = comp, \giai_ma_soto_ds_donvi|Mux12~0\, giai_ma_soto_ds_donvi|Mux12~0, FPGA_DS18B20, 1
instance = comp, \h2_3[5]~4\, h2_3[5]~4, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~11\, lcd_full|Mux19~11, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~12\, lcd_full|Mux19~12, FPGA_DS18B20, 1
instance = comp, \lcd_full|Mux19~15\, lcd_full|Mux19~15, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector32~5\, lcd_full|Selector32~5, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector32~6\, lcd_full|Selector32~6, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_RS_DB[5]\, lcd_full|LCD_RS_DB[5], FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector31~0\, lcd_full|Selector31~0, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector31~2\, lcd_full|Selector31~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector31~3\, lcd_full|Selector31~3, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_RS_DB[6]\, lcd_full|LCD_RS_DB[6], FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector30~1\, lcd_full|Selector30~1, FPGA_DS18B20, 1
instance = comp, \lcd_full|Selector30~2\, lcd_full|Selector30~2, FPGA_DS18B20, 1
instance = comp, \lcd_full|LCD_RS_DB[7]\, lcd_full|LCD_RS_DB[7], FPGA_DS18B20, 1
instance = comp, \btn_n[2]~input\, btn_n[2]~input, FPGA_DS18B20, 1
instance = comp, \btn_n[3]~input\, btn_n[3]~input, FPGA_DS18B20, 1
