
stm32-rpi-uart-transport-protocol.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000572c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  0800592c  0800592c  0001592c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c04  08005c04  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08005c04  08005c04  00015c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c0c  08005c0c  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c0c  08005c0c  00015c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005c10  08005c10  00015c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08005c14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  20000090  08005ca4  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000035c  08005ca4  0002035c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200be  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b56e  00000000  00000000  00020101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cfe  00000000  00000000  0002b66f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008c0  00000000  00000000  0002d370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006aa  00000000  00000000  0002dc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027ac3  00000000  00000000  0002e2da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bdec  00000000  00000000  00055d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f302a  00000000  00000000  00061b89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002f64  00000000  00000000  00154bb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  00157b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000090 	.word	0x20000090
 800021c:	00000000 	.word	0x00000000
 8000220:	08005914 	.word	0x08005914

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000094 	.word	0x20000094
 800023c:	08005914 	.word	0x08005914

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b970 	b.w	8000608 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9e08      	ldr	r6, [sp, #32]
 8000346:	460d      	mov	r5, r1
 8000348:	4604      	mov	r4, r0
 800034a:	460f      	mov	r7, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4694      	mov	ip, r2
 8000354:	d965      	bls.n	8000422 <__udivmoddi4+0xe2>
 8000356:	fab2 f382 	clz	r3, r2
 800035a:	b143      	cbz	r3, 800036e <__udivmoddi4+0x2e>
 800035c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000360:	f1c3 0220 	rsb	r2, r3, #32
 8000364:	409f      	lsls	r7, r3
 8000366:	fa20 f202 	lsr.w	r2, r0, r2
 800036a:	4317      	orrs	r7, r2
 800036c:	409c      	lsls	r4, r3
 800036e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000372:	fa1f f58c 	uxth.w	r5, ip
 8000376:	fbb7 f1fe 	udiv	r1, r7, lr
 800037a:	0c22      	lsrs	r2, r4, #16
 800037c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000380:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000384:	fb01 f005 	mul.w	r0, r1, r5
 8000388:	4290      	cmp	r0, r2
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038c:	eb1c 0202 	adds.w	r2, ip, r2
 8000390:	f101 37ff 	add.w	r7, r1, #4294967295
 8000394:	f080 811c 	bcs.w	80005d0 <__udivmoddi4+0x290>
 8000398:	4290      	cmp	r0, r2
 800039a:	f240 8119 	bls.w	80005d0 <__udivmoddi4+0x290>
 800039e:	3902      	subs	r1, #2
 80003a0:	4462      	add	r2, ip
 80003a2:	1a12      	subs	r2, r2, r0
 80003a4:	b2a4      	uxth	r4, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003b2:	fb00 f505 	mul.w	r5, r0, r5
 80003b6:	42a5      	cmp	r5, r4
 80003b8:	d90a      	bls.n	80003d0 <__udivmoddi4+0x90>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c2:	f080 8107 	bcs.w	80005d4 <__udivmoddi4+0x294>
 80003c6:	42a5      	cmp	r5, r4
 80003c8:	f240 8104 	bls.w	80005d4 <__udivmoddi4+0x294>
 80003cc:	4464      	add	r4, ip
 80003ce:	3802      	subs	r0, #2
 80003d0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d4:	1b64      	subs	r4, r4, r5
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11e      	cbz	r6, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40dc      	lsrs	r4, r3
 80003dc:	2300      	movs	r3, #0
 80003de:	e9c6 4300 	strd	r4, r3, [r6]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0xbc>
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	f000 80ed 	beq.w	80005ca <__udivmoddi4+0x28a>
 80003f0:	2100      	movs	r1, #0
 80003f2:	e9c6 0500 	strd	r0, r5, [r6]
 80003f6:	4608      	mov	r0, r1
 80003f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fc:	fab3 f183 	clz	r1, r3
 8000400:	2900      	cmp	r1, #0
 8000402:	d149      	bne.n	8000498 <__udivmoddi4+0x158>
 8000404:	42ab      	cmp	r3, r5
 8000406:	d302      	bcc.n	800040e <__udivmoddi4+0xce>
 8000408:	4282      	cmp	r2, r0
 800040a:	f200 80f8 	bhi.w	80005fe <__udivmoddi4+0x2be>
 800040e:	1a84      	subs	r4, r0, r2
 8000410:	eb65 0203 	sbc.w	r2, r5, r3
 8000414:	2001      	movs	r0, #1
 8000416:	4617      	mov	r7, r2
 8000418:	2e00      	cmp	r6, #0
 800041a:	d0e2      	beq.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	e9c6 4700 	strd	r4, r7, [r6]
 8000420:	e7df      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000422:	b902      	cbnz	r2, 8000426 <__udivmoddi4+0xe6>
 8000424:	deff      	udf	#255	; 0xff
 8000426:	fab2 f382 	clz	r3, r2
 800042a:	2b00      	cmp	r3, #0
 800042c:	f040 8090 	bne.w	8000550 <__udivmoddi4+0x210>
 8000430:	1a8a      	subs	r2, r1, r2
 8000432:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000436:	fa1f fe8c 	uxth.w	lr, ip
 800043a:	2101      	movs	r1, #1
 800043c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000440:	fb07 2015 	mls	r0, r7, r5, r2
 8000444:	0c22      	lsrs	r2, r4, #16
 8000446:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800044a:	fb0e f005 	mul.w	r0, lr, r5
 800044e:	4290      	cmp	r0, r2
 8000450:	d908      	bls.n	8000464 <__udivmoddi4+0x124>
 8000452:	eb1c 0202 	adds.w	r2, ip, r2
 8000456:	f105 38ff 	add.w	r8, r5, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x122>
 800045c:	4290      	cmp	r0, r2
 800045e:	f200 80cb 	bhi.w	80005f8 <__udivmoddi4+0x2b8>
 8000462:	4645      	mov	r5, r8
 8000464:	1a12      	subs	r2, r2, r0
 8000466:	b2a4      	uxth	r4, r4
 8000468:	fbb2 f0f7 	udiv	r0, r2, r7
 800046c:	fb07 2210 	mls	r2, r7, r0, r2
 8000470:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000474:	fb0e fe00 	mul.w	lr, lr, r0
 8000478:	45a6      	cmp	lr, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x14e>
 800047c:	eb1c 0404 	adds.w	r4, ip, r4
 8000480:	f100 32ff 	add.w	r2, r0, #4294967295
 8000484:	d202      	bcs.n	800048c <__udivmoddi4+0x14c>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f200 80bb 	bhi.w	8000602 <__udivmoddi4+0x2c2>
 800048c:	4610      	mov	r0, r2
 800048e:	eba4 040e 	sub.w	r4, r4, lr
 8000492:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000496:	e79f      	b.n	80003d8 <__udivmoddi4+0x98>
 8000498:	f1c1 0720 	rsb	r7, r1, #32
 800049c:	408b      	lsls	r3, r1
 800049e:	fa22 fc07 	lsr.w	ip, r2, r7
 80004a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80004a6:	fa05 f401 	lsl.w	r4, r5, r1
 80004aa:	fa20 f307 	lsr.w	r3, r0, r7
 80004ae:	40fd      	lsrs	r5, r7
 80004b0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004b4:	4323      	orrs	r3, r4
 80004b6:	fbb5 f8f9 	udiv	r8, r5, r9
 80004ba:	fa1f fe8c 	uxth.w	lr, ip
 80004be:	fb09 5518 	mls	r5, r9, r8, r5
 80004c2:	0c1c      	lsrs	r4, r3, #16
 80004c4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004c8:	fb08 f50e 	mul.w	r5, r8, lr
 80004cc:	42a5      	cmp	r5, r4
 80004ce:	fa02 f201 	lsl.w	r2, r2, r1
 80004d2:	fa00 f001 	lsl.w	r0, r0, r1
 80004d6:	d90b      	bls.n	80004f0 <__udivmoddi4+0x1b0>
 80004d8:	eb1c 0404 	adds.w	r4, ip, r4
 80004dc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004e0:	f080 8088 	bcs.w	80005f4 <__udivmoddi4+0x2b4>
 80004e4:	42a5      	cmp	r5, r4
 80004e6:	f240 8085 	bls.w	80005f4 <__udivmoddi4+0x2b4>
 80004ea:	f1a8 0802 	sub.w	r8, r8, #2
 80004ee:	4464      	add	r4, ip
 80004f0:	1b64      	subs	r4, r4, r5
 80004f2:	b29d      	uxth	r5, r3
 80004f4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004f8:	fb09 4413 	mls	r4, r9, r3, r4
 80004fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000500:	fb03 fe0e 	mul.w	lr, r3, lr
 8000504:	45a6      	cmp	lr, r4
 8000506:	d908      	bls.n	800051a <__udivmoddi4+0x1da>
 8000508:	eb1c 0404 	adds.w	r4, ip, r4
 800050c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000510:	d26c      	bcs.n	80005ec <__udivmoddi4+0x2ac>
 8000512:	45a6      	cmp	lr, r4
 8000514:	d96a      	bls.n	80005ec <__udivmoddi4+0x2ac>
 8000516:	3b02      	subs	r3, #2
 8000518:	4464      	add	r4, ip
 800051a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800051e:	fba3 9502 	umull	r9, r5, r3, r2
 8000522:	eba4 040e 	sub.w	r4, r4, lr
 8000526:	42ac      	cmp	r4, r5
 8000528:	46c8      	mov	r8, r9
 800052a:	46ae      	mov	lr, r5
 800052c:	d356      	bcc.n	80005dc <__udivmoddi4+0x29c>
 800052e:	d053      	beq.n	80005d8 <__udivmoddi4+0x298>
 8000530:	b156      	cbz	r6, 8000548 <__udivmoddi4+0x208>
 8000532:	ebb0 0208 	subs.w	r2, r0, r8
 8000536:	eb64 040e 	sbc.w	r4, r4, lr
 800053a:	fa04 f707 	lsl.w	r7, r4, r7
 800053e:	40ca      	lsrs	r2, r1
 8000540:	40cc      	lsrs	r4, r1
 8000542:	4317      	orrs	r7, r2
 8000544:	e9c6 7400 	strd	r7, r4, [r6]
 8000548:	4618      	mov	r0, r3
 800054a:	2100      	movs	r1, #0
 800054c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000550:	f1c3 0120 	rsb	r1, r3, #32
 8000554:	fa02 fc03 	lsl.w	ip, r2, r3
 8000558:	fa20 f201 	lsr.w	r2, r0, r1
 800055c:	fa25 f101 	lsr.w	r1, r5, r1
 8000560:	409d      	lsls	r5, r3
 8000562:	432a      	orrs	r2, r5
 8000564:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000568:	fa1f fe8c 	uxth.w	lr, ip
 800056c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000570:	fb07 1510 	mls	r5, r7, r0, r1
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800057a:	fb00 f50e 	mul.w	r5, r0, lr
 800057e:	428d      	cmp	r5, r1
 8000580:	fa04 f403 	lsl.w	r4, r4, r3
 8000584:	d908      	bls.n	8000598 <__udivmoddi4+0x258>
 8000586:	eb1c 0101 	adds.w	r1, ip, r1
 800058a:	f100 38ff 	add.w	r8, r0, #4294967295
 800058e:	d22f      	bcs.n	80005f0 <__udivmoddi4+0x2b0>
 8000590:	428d      	cmp	r5, r1
 8000592:	d92d      	bls.n	80005f0 <__udivmoddi4+0x2b0>
 8000594:	3802      	subs	r0, #2
 8000596:	4461      	add	r1, ip
 8000598:	1b49      	subs	r1, r1, r5
 800059a:	b292      	uxth	r2, r2
 800059c:	fbb1 f5f7 	udiv	r5, r1, r7
 80005a0:	fb07 1115 	mls	r1, r7, r5, r1
 80005a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a8:	fb05 f10e 	mul.w	r1, r5, lr
 80005ac:	4291      	cmp	r1, r2
 80005ae:	d908      	bls.n	80005c2 <__udivmoddi4+0x282>
 80005b0:	eb1c 0202 	adds.w	r2, ip, r2
 80005b4:	f105 38ff 	add.w	r8, r5, #4294967295
 80005b8:	d216      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 80005ba:	4291      	cmp	r1, r2
 80005bc:	d914      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 80005be:	3d02      	subs	r5, #2
 80005c0:	4462      	add	r2, ip
 80005c2:	1a52      	subs	r2, r2, r1
 80005c4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005c8:	e738      	b.n	800043c <__udivmoddi4+0xfc>
 80005ca:	4631      	mov	r1, r6
 80005cc:	4630      	mov	r0, r6
 80005ce:	e708      	b.n	80003e2 <__udivmoddi4+0xa2>
 80005d0:	4639      	mov	r1, r7
 80005d2:	e6e6      	b.n	80003a2 <__udivmoddi4+0x62>
 80005d4:	4610      	mov	r0, r2
 80005d6:	e6fb      	b.n	80003d0 <__udivmoddi4+0x90>
 80005d8:	4548      	cmp	r0, r9
 80005da:	d2a9      	bcs.n	8000530 <__udivmoddi4+0x1f0>
 80005dc:	ebb9 0802 	subs.w	r8, r9, r2
 80005e0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005e4:	3b01      	subs	r3, #1
 80005e6:	e7a3      	b.n	8000530 <__udivmoddi4+0x1f0>
 80005e8:	4645      	mov	r5, r8
 80005ea:	e7ea      	b.n	80005c2 <__udivmoddi4+0x282>
 80005ec:	462b      	mov	r3, r5
 80005ee:	e794      	b.n	800051a <__udivmoddi4+0x1da>
 80005f0:	4640      	mov	r0, r8
 80005f2:	e7d1      	b.n	8000598 <__udivmoddi4+0x258>
 80005f4:	46d0      	mov	r8, sl
 80005f6:	e77b      	b.n	80004f0 <__udivmoddi4+0x1b0>
 80005f8:	3d02      	subs	r5, #2
 80005fa:	4462      	add	r2, ip
 80005fc:	e732      	b.n	8000464 <__udivmoddi4+0x124>
 80005fe:	4608      	mov	r0, r1
 8000600:	e70a      	b.n	8000418 <__udivmoddi4+0xd8>
 8000602:	4464      	add	r4, ip
 8000604:	3802      	subs	r0, #2
 8000606:	e742      	b.n	800048e <__udivmoddi4+0x14e>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <checksum_xor>:
 * @brief XOR checksum over ASCII payload bytes.
 * @param data Null-terminated payload string.
 */

static uint8_t checksum_xor(const char *data)
{
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
    uint8_t chk = 0;
 8000614:	2300      	movs	r3, #0
 8000616:	73fb      	strb	r3, [r7, #15]
    while (*data)
 8000618:	e007      	b.n	800062a <checksum_xor+0x1e>
    {
        chk ^= (uint8_t)(*data);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	781a      	ldrb	r2, [r3, #0]
 800061e:	7bfb      	ldrb	r3, [r7, #15]
 8000620:	4053      	eors	r3, r2
 8000622:	73fb      	strb	r3, [r7, #15]
        data++;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	3301      	adds	r3, #1
 8000628:	607b      	str	r3, [r7, #4]
    while (*data)
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d1f3      	bne.n	800061a <checksum_xor+0xe>
    }
    return chk;
 8000632:	7bfb      	ldrb	r3, [r7, #15]
}
 8000634:	4618      	mov	r0, r3
 8000636:	3714      	adds	r7, #20
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr

08000640 <send_packet_auto>:
 * @brief Send a framed packet with auto-incrementing SEQ.
 *        Used for telemetry (HB/ARR/DL) and general messages not tied to a host command.
 */

static void send_packet_auto(const char *type, const char *node, const char *data)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b0d4      	sub	sp, #336	; 0x150
 8000644:	af04      	add	r7, sp, #16
 8000646:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800064a:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800064e:	6018      	str	r0, [r3, #0]
 8000650:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000654:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000658:	6019      	str	r1, [r3, #0]
 800065a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800065e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8000662:	601a      	str	r2, [r3, #0]
    char payload[128];
    char frame[160];

    uint8_t seq = tx_seq++;  // Global sequence for every TX frame (telemetry etc.)
 8000664:	4b31      	ldr	r3, [pc, #196]	; (800072c <send_packet_auto+0xec>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	1c5a      	adds	r2, r3, #1
 800066a:	b2d1      	uxtb	r1, r2
 800066c:	4a2f      	ldr	r2, [pc, #188]	; (800072c <send_packet_auto+0xec>)
 800066e:	7011      	strb	r1, [r2, #0]
 8000670:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

    // Build: TYPE|NODE|SEQ|DATA
    int n = snprintf(payload, sizeof(payload), "%s|%s|%u|%s", type, node, seq, data);
 8000674:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 8000678:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800067c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8000680:	f107 00b4 	add.w	r0, r7, #180	; 0xb4
 8000684:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 8000688:	f5a1 719e 	sub.w	r1, r1, #316	; 0x13c
 800068c:	6809      	ldr	r1, [r1, #0]
 800068e:	9102      	str	r1, [sp, #8]
 8000690:	9201      	str	r2, [sp, #4]
 8000692:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8000696:	f5a2 729c 	sub.w	r2, r2, #312	; 0x138
 800069a:	6812      	ldr	r2, [r2, #0]
 800069c:	9200      	str	r2, [sp, #0]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a23      	ldr	r2, [pc, #140]	; (8000730 <send_packet_auto+0xf0>)
 80006a2:	2180      	movs	r1, #128	; 0x80
 80006a4:	f003 ffc0 	bl	8004628 <sniprintf>
 80006a8:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
    if (n < 0 || n >= (int)sizeof(payload)) return;
 80006ac:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	db33      	blt.n	800071c <send_packet_auto+0xdc>
 80006b4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80006b8:	2b7f      	cmp	r3, #127	; 0x7f
 80006ba:	dc2f      	bgt.n	800071c <send_packet_auto+0xdc>

    uint8_t chk = checksum_xor(payload);
 80006bc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80006c0:	4618      	mov	r0, r3
 80006c2:	f7ff ffa3 	bl	800060c <checksum_xor>
 80006c6:	4603      	mov	r3, r0
 80006c8:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137

    // Build: <STX>payload|CHK<ETX>
    n = snprintf(frame, sizeof(frame), "%c%s|%02X%c", STX, payload, chk, ETX);
 80006cc:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 80006d0:	f107 0014 	add.w	r0, r7, #20
 80006d4:	2203      	movs	r2, #3
 80006d6:	9202      	str	r2, [sp, #8]
 80006d8:	9301      	str	r3, [sp, #4]
 80006da:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80006de:	9300      	str	r3, [sp, #0]
 80006e0:	2302      	movs	r3, #2
 80006e2:	4a14      	ldr	r2, [pc, #80]	; (8000734 <send_packet_auto+0xf4>)
 80006e4:	21a0      	movs	r1, #160	; 0xa0
 80006e6:	f003 ff9f 	bl	8004628 <sniprintf>
 80006ea:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
    if (n < 0 || n >= (int)sizeof(frame)) return;
 80006ee:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	db14      	blt.n	8000720 <send_packet_auto+0xe0>
 80006f6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80006fa:	2b9f      	cmp	r3, #159	; 0x9f
 80006fc:	dc10      	bgt.n	8000720 <send_packet_auto+0xe0>

    HAL_UART_Transmit(&huart3, (uint8_t*)frame, (uint16_t)strlen(frame), HAL_MAX_DELAY);
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	4618      	mov	r0, r3
 8000704:	f7ff fda6 	bl	8000254 <strlen>
 8000708:	4603      	mov	r3, r0
 800070a:	b29a      	uxth	r2, r3
 800070c:	f107 0114 	add.w	r1, r7, #20
 8000710:	f04f 33ff 	mov.w	r3, #4294967295
 8000714:	4808      	ldr	r0, [pc, #32]	; (8000738 <send_packet_auto+0xf8>)
 8000716:	f002 faa7 	bl	8002c68 <HAL_UART_Transmit>
 800071a:	e002      	b.n	8000722 <send_packet_auto+0xe2>
    if (n < 0 || n >= (int)sizeof(payload)) return;
 800071c:	bf00      	nop
 800071e:	e000      	b.n	8000722 <send_packet_auto+0xe2>
    if (n < 0 || n >= (int)sizeof(frame)) return;
 8000720:	bf00      	nop
}
 8000722:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	200001fb 	.word	0x200001fb
 8000730:	0800592c 	.word	0x0800592c
 8000734:	08005938 	.word	0x08005938
 8000738:	200000ac 	.word	0x200000ac

0800073c <send_packet_reply>:
/**
 * @brief Send a framed reply that echoes HOST SEQ.
 *        This is REQUIRED for host ACK/STATUS matching and retry logic.
 */
static void send_packet_reply(const char *type, const char *node, uint8_t seq, const char *data)
{
 800073c:	b590      	push	{r4, r7, lr}
 800073e:	b0d3      	sub	sp, #332	; 0x14c
 8000740:	af04      	add	r7, sp, #16
 8000742:	f507 749c 	add.w	r4, r7, #312	; 0x138
 8000746:	f5a4 7496 	sub.w	r4, r4, #300	; 0x12c
 800074a:	6020      	str	r0, [r4, #0]
 800074c:	f507 709c 	add.w	r0, r7, #312	; 0x138
 8000750:	f5a0 7098 	sub.w	r0, r0, #304	; 0x130
 8000754:	6001      	str	r1, [r0, #0]
 8000756:	4611      	mov	r1, r2
 8000758:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800075c:	f5a2 729c 	sub.w	r2, r2, #312	; 0x138
 8000760:	6013      	str	r3, [r2, #0]
 8000762:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000766:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800076a:	460a      	mov	r2, r1
 800076c:	701a      	strb	r2, [r3, #0]
    char payload[128];
    char frame[160];

    int n = snprintf(payload, sizeof(payload), "%s|%s|%u|%s", type, node, seq, data);
 800076e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000772:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8000776:	781a      	ldrb	r2, [r3, #0]
 8000778:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800077c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8000780:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8000784:	f507 719c 	add.w	r1, r7, #312	; 0x138
 8000788:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 800078c:	6809      	ldr	r1, [r1, #0]
 800078e:	9102      	str	r1, [sp, #8]
 8000790:	9201      	str	r2, [sp, #4]
 8000792:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8000796:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 800079a:	6812      	ldr	r2, [r2, #0]
 800079c:	9200      	str	r2, [sp, #0]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a22      	ldr	r2, [pc, #136]	; (800082c <send_packet_reply+0xf0>)
 80007a2:	2180      	movs	r1, #128	; 0x80
 80007a4:	f003 ff40 	bl	8004628 <sniprintf>
 80007a8:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
    if (n < 0 || n >= (int)sizeof(payload)) return;
 80007ac:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	db33      	blt.n	800081c <send_packet_reply+0xe0>
 80007b4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80007b8:	2b7f      	cmp	r3, #127	; 0x7f
 80007ba:	dc2f      	bgt.n	800081c <send_packet_reply+0xe0>

    uint8_t chk = checksum_xor(payload);
 80007bc:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff ff23 	bl	800060c <checksum_xor>
 80007c6:	4603      	mov	r3, r0
 80007c8:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133

    n = snprintf(frame, sizeof(frame), "%c%s|%02X%c", STX, payload, chk, ETX);
 80007cc:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80007d0:	f107 0010 	add.w	r0, r7, #16
 80007d4:	2203      	movs	r2, #3
 80007d6:	9202      	str	r2, [sp, #8]
 80007d8:	9301      	str	r3, [sp, #4]
 80007da:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80007de:	9300      	str	r3, [sp, #0]
 80007e0:	2302      	movs	r3, #2
 80007e2:	4a13      	ldr	r2, [pc, #76]	; (8000830 <send_packet_reply+0xf4>)
 80007e4:	21a0      	movs	r1, #160	; 0xa0
 80007e6:	f003 ff1f 	bl	8004628 <sniprintf>
 80007ea:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
    if (n < 0 || n >= (int)sizeof(frame)) return;
 80007ee:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	db14      	blt.n	8000820 <send_packet_reply+0xe4>
 80007f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80007fa:	2b9f      	cmp	r3, #159	; 0x9f
 80007fc:	dc10      	bgt.n	8000820 <send_packet_reply+0xe4>

    HAL_UART_Transmit(&huart3, (uint8_t*)frame, (uint16_t)strlen(frame), HAL_MAX_DELAY);
 80007fe:	f107 0310 	add.w	r3, r7, #16
 8000802:	4618      	mov	r0, r3
 8000804:	f7ff fd26 	bl	8000254 <strlen>
 8000808:	4603      	mov	r3, r0
 800080a:	b29a      	uxth	r2, r3
 800080c:	f107 0110 	add.w	r1, r7, #16
 8000810:	f04f 33ff 	mov.w	r3, #4294967295
 8000814:	4807      	ldr	r0, [pc, #28]	; (8000834 <send_packet_reply+0xf8>)
 8000816:	f002 fa27 	bl	8002c68 <HAL_UART_Transmit>
 800081a:	e002      	b.n	8000822 <send_packet_reply+0xe6>
    if (n < 0 || n >= (int)sizeof(payload)) return;
 800081c:	bf00      	nop
 800081e:	e000      	b.n	8000822 <send_packet_reply+0xe6>
    if (n < 0 || n >= (int)sizeof(frame)) return;
 8000820:	bf00      	nop
}
 8000822:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8000826:	46bd      	mov	sp, r7
 8000828:	bd90      	pop	{r4, r7, pc}
 800082a:	bf00      	nop
 800082c:	0800592c 	.word	0x0800592c
 8000830:	08005938 	.word	0x08005938
 8000834:	200000ac 	.word	0x200000ac

08000838 <handle_complete_message>:
 *
 * DATA may contain extra '|' characters, so we split checksum from the end, then parse the first fields.
 */

static void handle_complete_message(const char *msg)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b0d4      	sub	sp, #336	; 0x150
 800083c:	af02      	add	r7, sp, #8
 800083e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8000842:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8000846:	6018      	str	r0, [r3, #0]
    char copy[RX_BUFFER_SIZE];
    strncpy(copy, msg, sizeof(copy) - 1);
 8000848:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800084c:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8000850:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8000854:	22bf      	movs	r2, #191	; 0xbf
 8000856:	6819      	ldr	r1, [r3, #0]
 8000858:	f003 ff77 	bl	800474a <strncpy>
    copy[sizeof(copy) - 1] = '\0';
 800085c:	2300      	movs	r3, #0
 800085e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

    // Split checksum from the end: "...|CHK"
    char *last_bar = strrchr(copy, '|');
 8000862:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000866:	217c      	movs	r1, #124	; 0x7c
 8000868:	4618      	mov	r0, r3
 800086a:	f003 ff81 	bl	8004770 <strrchr>
 800086e:	f8c7 0144 	str.w	r0, [r7, #324]	; 0x144
    if (!last_bar) {
 8000872:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000876:	2b00      	cmp	r3, #0
 8000878:	d105      	bne.n	8000886 <handle_complete_message+0x4e>
        send_packet_auto("ERR", NODE_ID, "FORMAT");
 800087a:	4a76      	ldr	r2, [pc, #472]	; (8000a54 <handle_complete_message+0x21c>)
 800087c:	4976      	ldr	r1, [pc, #472]	; (8000a58 <handle_complete_message+0x220>)
 800087e:	4877      	ldr	r0, [pc, #476]	; (8000a5c <handle_complete_message+0x224>)
 8000880:	f7ff fede 	bl	8000640 <send_packet_auto>
        return;
 8000884:	e0e2      	b.n	8000a4c <handle_complete_message+0x214>
    }

    char *chk_str = last_bar + 1;
 8000886:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800088a:	3301      	adds	r3, #1
 800088c:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
    *last_bar = '\0'; // now copy = "TYPE|NODE|SEQ|DATA"
 8000890:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000894:	2200      	movs	r2, #0
 8000896:	701a      	strb	r2, [r3, #0]

    uint8_t calc_chk = checksum_xor(copy);
 8000898:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800089c:	4618      	mov	r0, r3
 800089e:	f7ff feb5 	bl	800060c <checksum_xor>
 80008a2:	4603      	mov	r3, r0
 80008a4:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
    uint8_t recv_chk = (uint8_t)strtoul(chk_str, NULL, 16);
 80008a8:	2210      	movs	r2, #16
 80008aa:	2100      	movs	r1, #0
 80008ac:	f8d7 0140 	ldr.w	r0, [r7, #320]	; 0x140
 80008b0:	f003 fe00 	bl	80044b4 <strtoul>
 80008b4:	4603      	mov	r3, r0
 80008b6:	f887 313e 	strb.w	r3, [r7, #318]	; 0x13e

    if (calc_chk != recv_chk) {
 80008ba:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 80008be:	f897 313e 	ldrb.w	r3, [r7, #318]	; 0x13e
 80008c2:	429a      	cmp	r2, r3
 80008c4:	d005      	beq.n	80008d2 <handle_complete_message+0x9a>
        send_packet_auto("ERR", NODE_ID, "CHK");
 80008c6:	4a66      	ldr	r2, [pc, #408]	; (8000a60 <handle_complete_message+0x228>)
 80008c8:	4963      	ldr	r1, [pc, #396]	; (8000a58 <handle_complete_message+0x220>)
 80008ca:	4864      	ldr	r0, [pc, #400]	; (8000a5c <handle_complete_message+0x224>)
 80008cc:	f7ff feb8 	bl	8000640 <send_packet_auto>
        return;
 80008d0:	e0bc      	b.n	8000a4c <handle_complete_message+0x214>
    }

    // Parse first fields: TYPE|NODE|SEQ|DATA(rest)
    char *type    = strtok(copy, "|");
 80008d2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80008d6:	4963      	ldr	r1, [pc, #396]	; (8000a64 <handle_complete_message+0x22c>)
 80008d8:	4618      	mov	r0, r3
 80008da:	f003 ff61 	bl	80047a0 <strtok>
 80008de:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
    char *node    = strtok(NULL, "|");
 80008e2:	4960      	ldr	r1, [pc, #384]	; (8000a64 <handle_complete_message+0x22c>)
 80008e4:	2000      	movs	r0, #0
 80008e6:	f003 ff5b 	bl	80047a0 <strtok>
 80008ea:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
    char *seq_str = strtok(NULL, "|");
 80008ee:	495d      	ldr	r1, [pc, #372]	; (8000a64 <handle_complete_message+0x22c>)
 80008f0:	2000      	movs	r0, #0
 80008f2:	f003 ff55 	bl	80047a0 <strtok>
 80008f6:	f8c7 0130 	str.w	r0, [r7, #304]	; 0x130
    char *data    = strtok(NULL, ""); // remainder as DATA
 80008fa:	495b      	ldr	r1, [pc, #364]	; (8000a68 <handle_complete_message+0x230>)
 80008fc:	2000      	movs	r0, #0
 80008fe:	f003 ff4f 	bl	80047a0 <strtok>
 8000902:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c

    if (!type || !node || !seq_str || !data) {
 8000906:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800090a:	2b00      	cmp	r3, #0
 800090c:	d00b      	beq.n	8000926 <handle_complete_message+0xee>
 800090e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000912:	2b00      	cmp	r3, #0
 8000914:	d007      	beq.n	8000926 <handle_complete_message+0xee>
 8000916:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800091a:	2b00      	cmp	r3, #0
 800091c:	d003      	beq.n	8000926 <handle_complete_message+0xee>
 800091e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000922:	2b00      	cmp	r3, #0
 8000924:	d105      	bne.n	8000932 <handle_complete_message+0xfa>
        send_packet_auto("ERR", NODE_ID, "FORMAT");
 8000926:	4a4b      	ldr	r2, [pc, #300]	; (8000a54 <handle_complete_message+0x21c>)
 8000928:	494b      	ldr	r1, [pc, #300]	; (8000a58 <handle_complete_message+0x220>)
 800092a:	484c      	ldr	r0, [pc, #304]	; (8000a5c <handle_complete_message+0x224>)
 800092c:	f7ff fe88 	bl	8000640 <send_packet_auto>
        return;
 8000930:	e08c      	b.n	8000a4c <handle_complete_message+0x214>
    }

    uint8_t host_seq = (uint8_t)atoi(seq_str);
 8000932:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 8000936:	f003 fcbb 	bl	80042b0 <atoi>
 800093a:	4603      	mov	r3, r0
 800093c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b

    // Duplicate detection for HOST commands (simple last-seq)
    if (strcmp(type, "CMD") == 0) {
 8000940:	494a      	ldr	r1, [pc, #296]	; (8000a6c <handle_complete_message+0x234>)
 8000942:	f8d7 0138 	ldr.w	r0, [r7, #312]	; 0x138
 8000946:	f7ff fc7b 	bl	8000240 <strcmp>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d109      	bne.n	8000964 <handle_complete_message+0x12c>
        if (host_seq == last_host_seq) {
 8000950:	4b47      	ldr	r3, [pc, #284]	; (8000a70 <handle_complete_message+0x238>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8000958:	429a      	cmp	r2, r3
 800095a:	d076      	beq.n	8000a4a <handle_complete_message+0x212>
            // Optional improvement: re-send last reply.
            // For now, ignore duplicates safely.
            return;
        }
        last_host_seq = host_seq;
 800095c:	4a44      	ldr	r2, [pc, #272]	; (8000a70 <handle_complete_message+0x238>)
 800095e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8000962:	7013      	strb	r3, [r2, #0]
    }

    // Only accept commands from host
    if (strcmp(type, "CMD") == 0)
 8000964:	4941      	ldr	r1, [pc, #260]	; (8000a6c <handle_complete_message+0x234>)
 8000966:	f8d7 0138 	ldr.w	r0, [r7, #312]	; 0x138
 800096a:	f7ff fc69 	bl	8000240 <strcmp>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d16b      	bne.n	8000a4c <handle_complete_message+0x214>
    {
        (void)node; // node is "HOST" typically; not required for this demo

        if (strcmp(data, "PING") == 0) {
 8000974:	493f      	ldr	r1, [pc, #252]	; (8000a74 <handle_complete_message+0x23c>)
 8000976:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 800097a:	f7ff fc61 	bl	8000240 <strcmp>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d107      	bne.n	8000994 <handle_complete_message+0x15c>
            send_packet_reply("ACK", NODE_ID, host_seq, "PONG");
 8000984:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8000988:	4b3b      	ldr	r3, [pc, #236]	; (8000a78 <handle_complete_message+0x240>)
 800098a:	4933      	ldr	r1, [pc, #204]	; (8000a58 <handle_complete_message+0x220>)
 800098c:	483b      	ldr	r0, [pc, #236]	; (8000a7c <handle_complete_message+0x244>)
 800098e:	f7ff fed5 	bl	800073c <send_packet_reply>
 8000992:	e05b      	b.n	8000a4c <handle_complete_message+0x214>
        }
        else if (strcmp(data, "STATUS") == 0) {
 8000994:	493a      	ldr	r1, [pc, #232]	; (8000a80 <handle_complete_message+0x248>)
 8000996:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 800099a:	f7ff fc51 	bl	8000240 <strcmp>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d114      	bne.n	80009ce <handle_complete_message+0x196>
            char info[96];
            snprintf(info, sizeof(info), "NODE=%s,ROUTE=%s,ETA=%d", NODE_ID, ROUTE_ID, CURRENT_ETA);
 80009a4:	4b37      	ldr	r3, [pc, #220]	; (8000a84 <handle_complete_message+0x24c>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	f107 0008 	add.w	r0, r7, #8
 80009ac:	9301      	str	r3, [sp, #4]
 80009ae:	4b36      	ldr	r3, [pc, #216]	; (8000a88 <handle_complete_message+0x250>)
 80009b0:	9300      	str	r3, [sp, #0]
 80009b2:	4b29      	ldr	r3, [pc, #164]	; (8000a58 <handle_complete_message+0x220>)
 80009b4:	4a35      	ldr	r2, [pc, #212]	; (8000a8c <handle_complete_message+0x254>)
 80009b6:	2160      	movs	r1, #96	; 0x60
 80009b8:	f003 fe36 	bl	8004628 <sniprintf>
            send_packet_reply("STATUS", NODE_ID, host_seq, info);
 80009bc:	f107 0308 	add.w	r3, r7, #8
 80009c0:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 80009c4:	4924      	ldr	r1, [pc, #144]	; (8000a58 <handle_complete_message+0x220>)
 80009c6:	482e      	ldr	r0, [pc, #184]	; (8000a80 <handle_complete_message+0x248>)
 80009c8:	f7ff feb8 	bl	800073c <send_packet_reply>
 80009cc:	e03e      	b.n	8000a4c <handle_complete_message+0x214>
        }
        else if (strncmp(data, "SETROUTE=", 9) == 0) {
 80009ce:	2209      	movs	r2, #9
 80009d0:	492f      	ldr	r1, [pc, #188]	; (8000a90 <handle_complete_message+0x258>)
 80009d2:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 80009d6:	f003 fea6 	bl	8004726 <strncmp>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d112      	bne.n	8000a06 <handle_complete_message+0x1ce>
            strncpy(ROUTE_ID, data + 9, sizeof(ROUTE_ID) - 1);
 80009e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80009e4:	3309      	adds	r3, #9
 80009e6:	220f      	movs	r2, #15
 80009e8:	4619      	mov	r1, r3
 80009ea:	4827      	ldr	r0, [pc, #156]	; (8000a88 <handle_complete_message+0x250>)
 80009ec:	f003 fead 	bl	800474a <strncpy>
            ROUTE_ID[sizeof(ROUTE_ID) - 1] = '\0';
 80009f0:	4b25      	ldr	r3, [pc, #148]	; (8000a88 <handle_complete_message+0x250>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	73da      	strb	r2, [r3, #15]
            send_packet_reply("ACK", NODE_ID, host_seq, "ROUTE_SET");
 80009f6:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 80009fa:	4b26      	ldr	r3, [pc, #152]	; (8000a94 <handle_complete_message+0x25c>)
 80009fc:	4916      	ldr	r1, [pc, #88]	; (8000a58 <handle_complete_message+0x220>)
 80009fe:	481f      	ldr	r0, [pc, #124]	; (8000a7c <handle_complete_message+0x244>)
 8000a00:	f7ff fe9c 	bl	800073c <send_packet_reply>
 8000a04:	e022      	b.n	8000a4c <handle_complete_message+0x214>
        }
        else if (strncmp(data, "SETETA=", 7) == 0) {
 8000a06:	2207      	movs	r2, #7
 8000a08:	4923      	ldr	r1, [pc, #140]	; (8000a98 <handle_complete_message+0x260>)
 8000a0a:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 8000a0e:	f003 fe8a 	bl	8004726 <strncmp>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d110      	bne.n	8000a3a <handle_complete_message+0x202>
            CURRENT_ETA = atoi(data + 7);
 8000a18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000a1c:	3307      	adds	r3, #7
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f003 fc46 	bl	80042b0 <atoi>
 8000a24:	4603      	mov	r3, r0
 8000a26:	4a17      	ldr	r2, [pc, #92]	; (8000a84 <handle_complete_message+0x24c>)
 8000a28:	6013      	str	r3, [r2, #0]
            send_packet_reply("ACK", NODE_ID, host_seq, "ETA_SET");
 8000a2a:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8000a2e:	4b1b      	ldr	r3, [pc, #108]	; (8000a9c <handle_complete_message+0x264>)
 8000a30:	4909      	ldr	r1, [pc, #36]	; (8000a58 <handle_complete_message+0x220>)
 8000a32:	4812      	ldr	r0, [pc, #72]	; (8000a7c <handle_complete_message+0x244>)
 8000a34:	f7ff fe82 	bl	800073c <send_packet_reply>
 8000a38:	e008      	b.n	8000a4c <handle_complete_message+0x214>
        }
        else {
            send_packet_reply("ERR", NODE_ID, host_seq, "UNKNOWN_CMD");
 8000a3a:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8000a3e:	4b18      	ldr	r3, [pc, #96]	; (8000aa0 <handle_complete_message+0x268>)
 8000a40:	4905      	ldr	r1, [pc, #20]	; (8000a58 <handle_complete_message+0x220>)
 8000a42:	4806      	ldr	r0, [pc, #24]	; (8000a5c <handle_complete_message+0x224>)
 8000a44:	f7ff fe7a 	bl	800073c <send_packet_reply>
 8000a48:	e000      	b.n	8000a4c <handle_complete_message+0x214>
            return;
 8000a4a:	bf00      	nop
    }
    else {
        // Ignore unknown types quietly OR respond with error (your choice)
        // send_packet_auto("ERR", NODE_ID, "UNKNOWN_TYPE");
    }
}
 8000a4c:	f507 77a4 	add.w	r7, r7, #328	; 0x148
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	08005944 	.word	0x08005944
 8000a58:	20000000 	.word	0x20000000
 8000a5c:	0800594c 	.word	0x0800594c
 8000a60:	08005950 	.word	0x08005950
 8000a64:	08005954 	.word	0x08005954
 8000a68:	08005958 	.word	0x08005958
 8000a6c:	0800595c 	.word	0x0800595c
 8000a70:	20000024 	.word	0x20000024
 8000a74:	08005960 	.word	0x08005960
 8000a78:	08005968 	.word	0x08005968
 8000a7c:	08005970 	.word	0x08005970
 8000a80:	08005974 	.word	0x08005974
 8000a84:	20000020 	.word	0x20000020
 8000a88:	20000010 	.word	0x20000010
 8000a8c:	0800597c 	.word	0x0800597c
 8000a90:	08005994 	.word	0x08005994
 8000a94:	080059a0 	.word	0x080059a0
 8000a98:	080059ac 	.word	0x080059ac
 8000a9c:	080059b4 	.word	0x080059b4
 8000aa0:	080059bc 	.word	0x080059bc

08000aa4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b09c      	sub	sp, #112	; 0x70
 8000aa8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aaa:	f000 fb96 	bl	80011da <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aae:	f000 f86f 	bl	8000b90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ab2:	f000 f90d 	bl	8000cd0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000ab6:	f000 f8db 	bl	8000c70 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* Start interrupt-driven RX (1 byte at a time) */
  HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8000aba:	2201      	movs	r2, #1
 8000abc:	4926      	ldr	r1, [pc, #152]	; (8000b58 <main+0xb4>)
 8000abe:	4827      	ldr	r0, [pc, #156]	; (8000b5c <main+0xb8>)
 8000ac0:	f002 f95b 	bl	8002d7a <HAL_UART_Receive_IT>

  /* Initialize timers */
  uint32_t now = HAL_GetTick();
 8000ac4:	f000 fbda 	bl	800127c <HAL_GetTick>
 8000ac8:	6678      	str	r0, [r7, #100]	; 0x64
  last_hb_ms  = now;
 8000aca:	4a25      	ldr	r2, [pc, #148]	; (8000b60 <main+0xbc>)
 8000acc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ace:	6013      	str	r3, [r2, #0]
  last_arr_ms = now;
 8000ad0:	4a24      	ldr	r2, [pc, #144]	; (8000b64 <main+0xc0>)
 8000ad2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ad4:	6013      	str	r3, [r2, #0]
  last_dl_ms  = now;
 8000ad6:	4a24      	ldr	r2, [pc, #144]	; (8000b68 <main+0xc4>)
 8000ad8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ada:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	    /* USER CODE BEGIN 3 */
      uint32_t t = HAL_GetTick();
 8000adc:	f000 fbce 	bl	800127c <HAL_GetTick>
 8000ae0:	6638      	str	r0, [r7, #96]	; 0x60

      /* Heartbeat every 5 seconds */
      if ((t - last_hb_ms) >= 5000)
 8000ae2:	4b1f      	ldr	r3, [pc, #124]	; (8000b60 <main+0xbc>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000ae8:	1ad3      	subs	r3, r2, r3
 8000aea:	f241 3287 	movw	r2, #4999	; 0x1387
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d907      	bls.n	8000b02 <main+0x5e>
      {
          last_hb_ms = t;
 8000af2:	4a1b      	ldr	r2, [pc, #108]	; (8000b60 <main+0xbc>)
 8000af4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000af6:	6013      	str	r3, [r2, #0]
          send_packet_auto("HB", NODE_ID, "OK");
 8000af8:	4a1c      	ldr	r2, [pc, #112]	; (8000b6c <main+0xc8>)
 8000afa:	491d      	ldr	r1, [pc, #116]	; (8000b70 <main+0xcc>)
 8000afc:	481d      	ldr	r0, [pc, #116]	; (8000b74 <main+0xd0>)
 8000afe:	f7ff fd9f 	bl	8000640 <send_packet_auto>
      }

      /* Arrival update every 10 seconds */
      if ((t - last_arr_ms) >= 10000)
 8000b02:	4b18      	ldr	r3, [pc, #96]	; (8000b64 <main+0xc0>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000b08:	1ad3      	subs	r3, r2, r3
 8000b0a:	f242 720f 	movw	r2, #9999	; 0x270f
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d911      	bls.n	8000b36 <main+0x92>
      {
          last_arr_ms = t;
 8000b12:	4a14      	ldr	r2, [pc, #80]	; (8000b64 <main+0xc0>)
 8000b14:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000b16:	6013      	str	r3, [r2, #0]

          char data[96];
          snprintf(data, sizeof(data), "ROUTE=%s,STOP=STOP12,ETA=%d", ROUTE_ID, CURRENT_ETA);
 8000b18:	4b17      	ldr	r3, [pc, #92]	; (8000b78 <main+0xd4>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4638      	mov	r0, r7
 8000b1e:	9300      	str	r3, [sp, #0]
 8000b20:	4b16      	ldr	r3, [pc, #88]	; (8000b7c <main+0xd8>)
 8000b22:	4a17      	ldr	r2, [pc, #92]	; (8000b80 <main+0xdc>)
 8000b24:	2160      	movs	r1, #96	; 0x60
 8000b26:	f003 fd7f 	bl	8004628 <sniprintf>
          send_packet_auto("ARR", NODE_ID, data);
 8000b2a:	463b      	mov	r3, r7
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	4910      	ldr	r1, [pc, #64]	; (8000b70 <main+0xcc>)
 8000b30:	4814      	ldr	r0, [pc, #80]	; (8000b84 <main+0xe0>)
 8000b32:	f7ff fd85 	bl	8000640 <send_packet_auto>
      }

      /* Delay event every 30 seconds */
      if ((t - last_dl_ms) >= 30000)
 8000b36:	4b0c      	ldr	r3, [pc, #48]	; (8000b68 <main+0xc4>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000b3c:	1ad3      	subs	r3, r2, r3
 8000b3e:	f247 522f 	movw	r2, #29999	; 0x752f
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d9ca      	bls.n	8000adc <main+0x38>
      {
          last_dl_ms = t;
 8000b46:	4a08      	ldr	r2, [pc, #32]	; (8000b68 <main+0xc4>)
 8000b48:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000b4a:	6013      	str	r3, [r2, #0]
          send_packet_auto("DL", NODE_ID, "+5MIN");
 8000b4c:	4a0e      	ldr	r2, [pc, #56]	; (8000b88 <main+0xe4>)
 8000b4e:	4908      	ldr	r1, [pc, #32]	; (8000b70 <main+0xcc>)
 8000b50:	480e      	ldr	r0, [pc, #56]	; (8000b8c <main+0xe8>)
 8000b52:	f7ff fd75 	bl	8000640 <send_packet_auto>
  {
 8000b56:	e7c1      	b.n	8000adc <main+0x38>
 8000b58:	20000134 	.word	0x20000134
 8000b5c:	200000ac 	.word	0x200000ac
 8000b60:	200001fc 	.word	0x200001fc
 8000b64:	20000200 	.word	0x20000200
 8000b68:	20000204 	.word	0x20000204
 8000b6c:	080059c8 	.word	0x080059c8
 8000b70:	20000000 	.word	0x20000000
 8000b74:	080059cc 	.word	0x080059cc
 8000b78:	20000020 	.word	0x20000020
 8000b7c:	20000010 	.word	0x20000010
 8000b80:	080059d0 	.word	0x080059d0
 8000b84:	080059ec 	.word	0x080059ec
 8000b88:	080059f0 	.word	0x080059f0
 8000b8c:	080059f8 	.word	0x080059f8

08000b90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b094      	sub	sp, #80	; 0x50
 8000b94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b96:	f107 031c 	add.w	r3, r7, #28
 8000b9a:	2234      	movs	r2, #52	; 0x34
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f003 fdb9 	bl	8004716 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ba4:	f107 0308 	add.w	r3, r7, #8
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]
 8000bb2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bb4:	4b2c      	ldr	r3, [pc, #176]	; (8000c68 <SystemClock_Config+0xd8>)
 8000bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb8:	4a2b      	ldr	r2, [pc, #172]	; (8000c68 <SystemClock_Config+0xd8>)
 8000bba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bbe:	6413      	str	r3, [r2, #64]	; 0x40
 8000bc0:	4b29      	ldr	r3, [pc, #164]	; (8000c68 <SystemClock_Config+0xd8>)
 8000bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bc8:	607b      	str	r3, [r7, #4]
 8000bca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000bcc:	4b27      	ldr	r3, [pc, #156]	; (8000c6c <SystemClock_Config+0xdc>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000bd4:	4a25      	ldr	r2, [pc, #148]	; (8000c6c <SystemClock_Config+0xdc>)
 8000bd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bda:	6013      	str	r3, [r2, #0]
 8000bdc:	4b23      	ldr	r3, [pc, #140]	; (8000c6c <SystemClock_Config+0xdc>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000be4:	603b      	str	r3, [r7, #0]
 8000be6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000be8:	2301      	movs	r3, #1
 8000bea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bf0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bf6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000bfa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000bfc:	2304      	movs	r3, #4
 8000bfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000c00:	2360      	movs	r3, #96	; 0x60
 8000c02:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c04:	2302      	movs	r3, #2
 8000c06:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c08:	2304      	movs	r3, #4
 8000c0a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c10:	f107 031c 	add.w	r3, r7, #28
 8000c14:	4618      	mov	r0, r3
 8000c16:	f000 fedd 	bl	80019d4 <HAL_RCC_OscConfig>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000c20:	f000 f914 	bl	8000e4c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000c24:	f000 fe86 	bl	8001934 <HAL_PWREx_EnableOverDrive>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000c2e:	f000 f90d 	bl	8000e4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c32:	230f      	movs	r3, #15
 8000c34:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c36:	2302      	movs	r3, #2
 8000c38:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c44:	2300      	movs	r3, #0
 8000c46:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000c48:	f107 0308 	add.w	r3, r7, #8
 8000c4c:	2103      	movs	r1, #3
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f001 f96e 	bl	8001f30 <HAL_RCC_ClockConfig>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000c5a:	f000 f8f7 	bl	8000e4c <Error_Handler>
  }
}
 8000c5e:	bf00      	nop
 8000c60:	3750      	adds	r7, #80	; 0x50
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40023800 	.word	0x40023800
 8000c6c:	40007000 	.word	0x40007000

08000c70 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c74:	4b14      	ldr	r3, [pc, #80]	; (8000cc8 <MX_USART3_UART_Init+0x58>)
 8000c76:	4a15      	ldr	r2, [pc, #84]	; (8000ccc <MX_USART3_UART_Init+0x5c>)
 8000c78:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c7a:	4b13      	ldr	r3, [pc, #76]	; (8000cc8 <MX_USART3_UART_Init+0x58>)
 8000c7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c80:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c82:	4b11      	ldr	r3, [pc, #68]	; (8000cc8 <MX_USART3_UART_Init+0x58>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c88:	4b0f      	ldr	r3, [pc, #60]	; (8000cc8 <MX_USART3_UART_Init+0x58>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c8e:	4b0e      	ldr	r3, [pc, #56]	; (8000cc8 <MX_USART3_UART_Init+0x58>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c94:	4b0c      	ldr	r3, [pc, #48]	; (8000cc8 <MX_USART3_UART_Init+0x58>)
 8000c96:	220c      	movs	r2, #12
 8000c98:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c9a:	4b0b      	ldr	r3, [pc, #44]	; (8000cc8 <MX_USART3_UART_Init+0x58>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ca0:	4b09      	ldr	r3, [pc, #36]	; (8000cc8 <MX_USART3_UART_Init+0x58>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ca6:	4b08      	ldr	r3, [pc, #32]	; (8000cc8 <MX_USART3_UART_Init+0x58>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cac:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <MX_USART3_UART_Init+0x58>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cb2:	4805      	ldr	r0, [pc, #20]	; (8000cc8 <MX_USART3_UART_Init+0x58>)
 8000cb4:	f001 ff8a 	bl	8002bcc <HAL_UART_Init>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000cbe:	f000 f8c5 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	200000ac 	.word	0x200000ac
 8000ccc:	40004800 	.word	0x40004800

08000cd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * PB10 -> USART3_TX (AF7)
  * PB11 -> USART3_RX (AF7)
  */
static void MX_GPIO_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b088      	sub	sp, #32
 8000cd4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
   GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd6:	f107 030c 	add.w	r3, r7, #12
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
 8000cde:	605a      	str	r2, [r3, #4]
 8000ce0:	609a      	str	r2, [r3, #8]
 8000ce2:	60da      	str	r2, [r3, #12]
 8000ce4:	611a      	str	r2, [r3, #16]
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ce6:	4b24      	ldr	r3, [pc, #144]	; (8000d78 <MX_GPIO_Init+0xa8>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	4a23      	ldr	r2, [pc, #140]	; (8000d78 <MX_GPIO_Init+0xa8>)
 8000cec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf2:	4b21      	ldr	r3, [pc, #132]	; (8000d78 <MX_GPIO_Init+0xa8>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cfa:	60bb      	str	r3, [r7, #8]
 8000cfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cfe:	4b1e      	ldr	r3, [pc, #120]	; (8000d78 <MX_GPIO_Init+0xa8>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	4a1d      	ldr	r2, [pc, #116]	; (8000d78 <MX_GPIO_Init+0xa8>)
 8000d04:	f043 0302 	orr.w	r3, r3, #2
 8000d08:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0a:	4b1b      	ldr	r3, [pc, #108]	; (8000d78 <MX_GPIO_Init+0xa8>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	f003 0302 	and.w	r3, r3, #2
 8000d12:	607b      	str	r3, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_USART3_CLK_ENABLE();
 8000d16:	4b18      	ldr	r3, [pc, #96]	; (8000d78 <MX_GPIO_Init+0xa8>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1a:	4a17      	ldr	r2, [pc, #92]	; (8000d78 <MX_GPIO_Init+0xa8>)
 8000d1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d20:	6413      	str	r3, [r2, #64]	; 0x40
 8000d22:	4b15      	ldr	r3, [pc, #84]	; (8000d78 <MX_GPIO_Init+0xa8>)
 8000d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d2a:	603b      	str	r3, [r7, #0]
 8000d2c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USART3 TX PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d34:	2302      	movs	r3, #2
 8000d36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d40:	2307      	movs	r3, #7
 8000d42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d44:	f107 030c 	add.w	r3, r7, #12
 8000d48:	4619      	mov	r1, r3
 8000d4a:	480c      	ldr	r0, [pc, #48]	; (8000d7c <MX_GPIO_Init+0xac>)
 8000d4c:	f000 fc46 	bl	80015dc <HAL_GPIO_Init>

  /* USART3 RX PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000d50:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d56:	2302      	movs	r3, #2
 8000d58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d5e:	2307      	movs	r3, #7
 8000d60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d62:	f107 030c 	add.w	r3, r7, #12
 8000d66:	4619      	mov	r1, r3
 8000d68:	4804      	ldr	r0, [pc, #16]	; (8000d7c <MX_GPIO_Init+0xac>)
 8000d6a:	f000 fc37 	bl	80015dc <HAL_GPIO_Init>
/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d6e:	bf00      	nop
 8000d70:	3720      	adds	r7, #32
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40023800 	.word	0x40023800
 8000d7c:	40020400 	.word	0x40020400

08000d80 <HAL_UART_RxCpltCallback>:
/**
 * @brief UART RX complete callback (interrupt-driven).
 * Builds messages framed by STX/ETX into rx_buffer, then calls handle_complete_message().
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a26      	ldr	r2, [pc, #152]	; (8000e28 <HAL_UART_RxCpltCallback+0xa8>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d146      	bne.n	8000e20 <HAL_UART_RxCpltCallback+0xa0>
    {
        if (rx_byte == STX)
 8000d92:	4b26      	ldr	r3, [pc, #152]	; (8000e2c <HAL_UART_RxCpltCallback+0xac>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	d106      	bne.n	8000da8 <HAL_UART_RxCpltCallback+0x28>
        {
            receiving = 1;
 8000d9a:	4b25      	ldr	r3, [pc, #148]	; (8000e30 <HAL_UART_RxCpltCallback+0xb0>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	701a      	strb	r2, [r3, #0]
            rx_index = 0;
 8000da0:	4b24      	ldr	r3, [pc, #144]	; (8000e34 <HAL_UART_RxCpltCallback+0xb4>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	801a      	strh	r2, [r3, #0]
 8000da6:	e036      	b.n	8000e16 <HAL_UART_RxCpltCallback+0x96>
        }
        else if ((rx_byte == ETX) && receiving)
 8000da8:	4b20      	ldr	r3, [pc, #128]	; (8000e2c <HAL_UART_RxCpltCallback+0xac>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2b03      	cmp	r3, #3
 8000dae:	d113      	bne.n	8000dd8 <HAL_UART_RxCpltCallback+0x58>
 8000db0:	4b1f      	ldr	r3, [pc, #124]	; (8000e30 <HAL_UART_RxCpltCallback+0xb0>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d00f      	beq.n	8000dd8 <HAL_UART_RxCpltCallback+0x58>
        {
            rx_buffer[rx_index] = '\0';
 8000db8:	4b1e      	ldr	r3, [pc, #120]	; (8000e34 <HAL_UART_RxCpltCallback+0xb4>)
 8000dba:	881b      	ldrh	r3, [r3, #0]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b1e      	ldr	r3, [pc, #120]	; (8000e38 <HAL_UART_RxCpltCallback+0xb8>)
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	5499      	strb	r1, [r3, r2]
            receiving = 0;
 8000dc4:	4b1a      	ldr	r3, [pc, #104]	; (8000e30 <HAL_UART_RxCpltCallback+0xb0>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	701a      	strb	r2, [r3, #0]

            handle_complete_message(rx_buffer);
 8000dca:	481b      	ldr	r0, [pc, #108]	; (8000e38 <HAL_UART_RxCpltCallback+0xb8>)
 8000dcc:	f7ff fd34 	bl	8000838 <handle_complete_message>

            rx_index = 0;
 8000dd0:	4b18      	ldr	r3, [pc, #96]	; (8000e34 <HAL_UART_RxCpltCallback+0xb4>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	801a      	strh	r2, [r3, #0]
 8000dd6:	e01e      	b.n	8000e16 <HAL_UART_RxCpltCallback+0x96>
        }
        else if (receiving)
 8000dd8:	4b15      	ldr	r3, [pc, #84]	; (8000e30 <HAL_UART_RxCpltCallback+0xb0>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d01a      	beq.n	8000e16 <HAL_UART_RxCpltCallback+0x96>
        {
            if (rx_index < (RX_BUFFER_SIZE - 1))
 8000de0:	4b14      	ldr	r3, [pc, #80]	; (8000e34 <HAL_UART_RxCpltCallback+0xb4>)
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	2bbe      	cmp	r3, #190	; 0xbe
 8000de6:	d80b      	bhi.n	8000e00 <HAL_UART_RxCpltCallback+0x80>
            {
                rx_buffer[rx_index++] = (char)rx_byte;
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <HAL_UART_RxCpltCallback+0xb4>)
 8000dea:	881b      	ldrh	r3, [r3, #0]
 8000dec:	1c5a      	adds	r2, r3, #1
 8000dee:	b291      	uxth	r1, r2
 8000df0:	4a10      	ldr	r2, [pc, #64]	; (8000e34 <HAL_UART_RxCpltCallback+0xb4>)
 8000df2:	8011      	strh	r1, [r2, #0]
 8000df4:	461a      	mov	r2, r3
 8000df6:	4b0d      	ldr	r3, [pc, #52]	; (8000e2c <HAL_UART_RxCpltCallback+0xac>)
 8000df8:	7819      	ldrb	r1, [r3, #0]
 8000dfa:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <HAL_UART_RxCpltCallback+0xb8>)
 8000dfc:	5499      	strb	r1, [r3, r2]
 8000dfe:	e00a      	b.n	8000e16 <HAL_UART_RxCpltCallback+0x96>
            }
            else
            {
                receiving = 0;
 8000e00:	4b0b      	ldr	r3, [pc, #44]	; (8000e30 <HAL_UART_RxCpltCallback+0xb0>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	701a      	strb	r2, [r3, #0]
                rx_index = 0;
 8000e06:	4b0b      	ldr	r3, [pc, #44]	; (8000e34 <HAL_UART_RxCpltCallback+0xb4>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	801a      	strh	r2, [r3, #0]
                send_packet_auto("ERR", NODE_ID, "RX_OVERFLOW");
 8000e0c:	4a0b      	ldr	r2, [pc, #44]	; (8000e3c <HAL_UART_RxCpltCallback+0xbc>)
 8000e0e:	490c      	ldr	r1, [pc, #48]	; (8000e40 <HAL_UART_RxCpltCallback+0xc0>)
 8000e10:	480c      	ldr	r0, [pc, #48]	; (8000e44 <HAL_UART_RxCpltCallback+0xc4>)
 8000e12:	f7ff fc15 	bl	8000640 <send_packet_auto>
            }
        }

        /* Re-arm RX interrupt */
        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8000e16:	2201      	movs	r2, #1
 8000e18:	4904      	ldr	r1, [pc, #16]	; (8000e2c <HAL_UART_RxCpltCallback+0xac>)
 8000e1a:	480b      	ldr	r0, [pc, #44]	; (8000e48 <HAL_UART_RxCpltCallback+0xc8>)
 8000e1c:	f001 ffad 	bl	8002d7a <HAL_UART_Receive_IT>
    }
}
 8000e20:	bf00      	nop
 8000e22:	3708      	adds	r7, #8
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40004800 	.word	0x40004800
 8000e2c:	20000134 	.word	0x20000134
 8000e30:	200001fa 	.word	0x200001fa
 8000e34:	200001f8 	.word	0x200001f8
 8000e38:	20000138 	.word	0x20000138
 8000e3c:	080059fc 	.word	0x080059fc
 8000e40:	20000000 	.word	0x20000000
 8000e44:	0800594c 	.word	0x0800594c
 8000e48:	200000ac 	.word	0x200000ac

08000e4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e50:	b672      	cpsid	i
}
 8000e52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e54:	e7fe      	b.n	8000e54 <Error_Handler+0x8>
	...

08000e58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	; (8000e9c <HAL_MspInit+0x44>)
 8000e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e62:	4a0e      	ldr	r2, [pc, #56]	; (8000e9c <HAL_MspInit+0x44>)
 8000e64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e68:	6413      	str	r3, [r2, #64]	; 0x40
 8000e6a:	4b0c      	ldr	r3, [pc, #48]	; (8000e9c <HAL_MspInit+0x44>)
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e76:	4b09      	ldr	r3, [pc, #36]	; (8000e9c <HAL_MspInit+0x44>)
 8000e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e7a:	4a08      	ldr	r2, [pc, #32]	; (8000e9c <HAL_MspInit+0x44>)
 8000e7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e80:	6453      	str	r3, [r2, #68]	; 0x44
 8000e82:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <HAL_MspInit+0x44>)
 8000e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e8a:	603b      	str	r3, [r7, #0]
 8000e8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	40023800 	.word	0x40023800

08000ea0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b0ae      	sub	sp, #184	; 0xb8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	60da      	str	r2, [r3, #12]
 8000eb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000eb8:	f107 0314 	add.w	r3, r7, #20
 8000ebc:	2290      	movs	r2, #144	; 0x90
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f003 fc28 	bl	8004716 <memset>
  if(huart->Instance==USART3)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a26      	ldr	r2, [pc, #152]	; (8000f64 <HAL_UART_MspInit+0xc4>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d144      	bne.n	8000f5a <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ed0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ed4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000eda:	f107 0314 	add.w	r3, r7, #20
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f001 fa4c 	bl	800237c <HAL_RCCEx_PeriphCLKConfig>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000eea:	f7ff ffaf 	bl	8000e4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000eee:	4b1e      	ldr	r3, [pc, #120]	; (8000f68 <HAL_UART_MspInit+0xc8>)
 8000ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef2:	4a1d      	ldr	r2, [pc, #116]	; (8000f68 <HAL_UART_MspInit+0xc8>)
 8000ef4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ef8:	6413      	str	r3, [r2, #64]	; 0x40
 8000efa:	4b1b      	ldr	r3, [pc, #108]	; (8000f68 <HAL_UART_MspInit+0xc8>)
 8000efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f06:	4b18      	ldr	r3, [pc, #96]	; (8000f68 <HAL_UART_MspInit+0xc8>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0a:	4a17      	ldr	r2, [pc, #92]	; (8000f68 <HAL_UART_MspInit+0xc8>)
 8000f0c:	f043 0302 	orr.w	r3, r3, #2
 8000f10:	6313      	str	r3, [r2, #48]	; 0x30
 8000f12:	4b15      	ldr	r3, [pc, #84]	; (8000f68 <HAL_UART_MspInit+0xc8>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f16:	f003 0302 	and.w	r3, r3, #2
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000f1e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000f22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f26:	2302      	movs	r3, #2
 8000f28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f32:	2303      	movs	r3, #3
 8000f34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f38:	2307      	movs	r3, #7
 8000f3a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000f42:	4619      	mov	r1, r3
 8000f44:	4809      	ldr	r0, [pc, #36]	; (8000f6c <HAL_UART_MspInit+0xcc>)
 8000f46:	f000 fb49 	bl	80015dc <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	2027      	movs	r0, #39	; 0x27
 8000f50:	f000 fa7b 	bl	800144a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000f54:	2027      	movs	r0, #39	; 0x27
 8000f56:	f000 fa94 	bl	8001482 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f5a:	bf00      	nop
 8000f5c:	37b8      	adds	r7, #184	; 0xb8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40004800 	.word	0x40004800
 8000f68:	40023800 	.word	0x40023800
 8000f6c:	40020400 	.word	0x40020400

08000f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f74:	e7fe      	b.n	8000f74 <NMI_Handler+0x4>

08000f76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f76:	b480      	push	{r7}
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f7a:	e7fe      	b.n	8000f7a <HardFault_Handler+0x4>

08000f7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f80:	e7fe      	b.n	8000f80 <MemManage_Handler+0x4>

08000f82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f82:	b480      	push	{r7}
 8000f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f86:	e7fe      	b.n	8000f86 <BusFault_Handler+0x4>

08000f88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f8c:	e7fe      	b.n	8000f8c <UsageFault_Handler+0x4>

08000f8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f92:	bf00      	nop
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000faa:	b480      	push	{r7}
 8000fac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr

08000fb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fbc:	f000 f94a 	bl	8001254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000fc8:	4802      	ldr	r0, [pc, #8]	; (8000fd4 <USART3_IRQHandler+0x10>)
 8000fca:	f001 ff1b 	bl	8002e04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	200000ac 	.word	0x200000ac

08000fd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  return 1;
 8000fdc:	2301      	movs	r3, #1
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <_kill>:

int _kill(int pid, int sig)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000ff2:	f003 fc77 	bl	80048e4 <__errno>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2216      	movs	r2, #22
 8000ffa:	601a      	str	r2, [r3, #0]
  return -1;
 8000ffc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001000:	4618      	mov	r0, r3
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}

08001008 <_exit>:

void _exit (int status)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001010:	f04f 31ff 	mov.w	r1, #4294967295
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f7ff ffe7 	bl	8000fe8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800101a:	e7fe      	b.n	800101a <_exit+0x12>

0800101c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]
 800102c:	e00a      	b.n	8001044 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800102e:	f3af 8000 	nop.w
 8001032:	4601      	mov	r1, r0
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	1c5a      	adds	r2, r3, #1
 8001038:	60ba      	str	r2, [r7, #8]
 800103a:	b2ca      	uxtb	r2, r1
 800103c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	3301      	adds	r3, #1
 8001042:	617b      	str	r3, [r7, #20]
 8001044:	697a      	ldr	r2, [r7, #20]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	429a      	cmp	r2, r3
 800104a:	dbf0      	blt.n	800102e <_read+0x12>
  }

  return len;
 800104c:	687b      	ldr	r3, [r7, #4]
}
 800104e:	4618      	mov	r0, r3
 8001050:	3718      	adds	r7, #24
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	b086      	sub	sp, #24
 800105a:	af00      	add	r7, sp, #0
 800105c:	60f8      	str	r0, [r7, #12]
 800105e:	60b9      	str	r1, [r7, #8]
 8001060:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001062:	2300      	movs	r3, #0
 8001064:	617b      	str	r3, [r7, #20]
 8001066:	e009      	b.n	800107c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	1c5a      	adds	r2, r3, #1
 800106c:	60ba      	str	r2, [r7, #8]
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	4618      	mov	r0, r3
 8001072:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	3301      	adds	r3, #1
 800107a:	617b      	str	r3, [r7, #20]
 800107c:	697a      	ldr	r2, [r7, #20]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	429a      	cmp	r2, r3
 8001082:	dbf1      	blt.n	8001068 <_write+0x12>
  }
  return len;
 8001084:	687b      	ldr	r3, [r7, #4]
}
 8001086:	4618      	mov	r0, r3
 8001088:	3718      	adds	r7, #24
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <_close>:

int _close(int file)
{
 800108e:	b480      	push	{r7}
 8001090:	b083      	sub	sp, #12
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001096:	f04f 33ff 	mov.w	r3, #4294967295
}
 800109a:	4618      	mov	r0, r3
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr

080010a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010a6:	b480      	push	{r7}
 80010a8:	b083      	sub	sp, #12
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
 80010ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010b6:	605a      	str	r2, [r3, #4]
  return 0;
 80010b8:	2300      	movs	r3, #0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr

080010c6 <_isatty>:

int _isatty(int file)
{
 80010c6:	b480      	push	{r7}
 80010c8:	b083      	sub	sp, #12
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010ce:	2301      	movs	r3, #1
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010dc:	b480      	push	{r7}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	60b9      	str	r1, [r7, #8]
 80010e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3714      	adds	r7, #20
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
	...

080010f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b086      	sub	sp, #24
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001100:	4a14      	ldr	r2, [pc, #80]	; (8001154 <_sbrk+0x5c>)
 8001102:	4b15      	ldr	r3, [pc, #84]	; (8001158 <_sbrk+0x60>)
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800110c:	4b13      	ldr	r3, [pc, #76]	; (800115c <_sbrk+0x64>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d102      	bne.n	800111a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001114:	4b11      	ldr	r3, [pc, #68]	; (800115c <_sbrk+0x64>)
 8001116:	4a12      	ldr	r2, [pc, #72]	; (8001160 <_sbrk+0x68>)
 8001118:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800111a:	4b10      	ldr	r3, [pc, #64]	; (800115c <_sbrk+0x64>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4413      	add	r3, r2
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	429a      	cmp	r2, r3
 8001126:	d207      	bcs.n	8001138 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001128:	f003 fbdc 	bl	80048e4 <__errno>
 800112c:	4603      	mov	r3, r0
 800112e:	220c      	movs	r2, #12
 8001130:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001132:	f04f 33ff 	mov.w	r3, #4294967295
 8001136:	e009      	b.n	800114c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001138:	4b08      	ldr	r3, [pc, #32]	; (800115c <_sbrk+0x64>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800113e:	4b07      	ldr	r3, [pc, #28]	; (800115c <_sbrk+0x64>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4413      	add	r3, r2
 8001146:	4a05      	ldr	r2, [pc, #20]	; (800115c <_sbrk+0x64>)
 8001148:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800114a:	68fb      	ldr	r3, [r7, #12]
}
 800114c:	4618      	mov	r0, r3
 800114e:	3718      	adds	r7, #24
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	20080000 	.word	0x20080000
 8001158:	00000400 	.word	0x00000400
 800115c:	20000208 	.word	0x20000208
 8001160:	20000360 	.word	0x20000360

08001164 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001168:	4b06      	ldr	r3, [pc, #24]	; (8001184 <SystemInit+0x20>)
 800116a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800116e:	4a05      	ldr	r2, [pc, #20]	; (8001184 <SystemInit+0x20>)
 8001170:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001174:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001178:	bf00      	nop
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	e000ed00 	.word	0xe000ed00

08001188 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001188:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011c0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800118c:	f7ff ffea 	bl	8001164 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001190:	480c      	ldr	r0, [pc, #48]	; (80011c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001192:	490d      	ldr	r1, [pc, #52]	; (80011c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001194:	4a0d      	ldr	r2, [pc, #52]	; (80011cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001196:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001198:	e002      	b.n	80011a0 <LoopCopyDataInit>

0800119a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800119a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800119c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800119e:	3304      	adds	r3, #4

080011a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011a4:	d3f9      	bcc.n	800119a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011a6:	4a0a      	ldr	r2, [pc, #40]	; (80011d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011a8:	4c0a      	ldr	r4, [pc, #40]	; (80011d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011ac:	e001      	b.n	80011b2 <LoopFillZerobss>

080011ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011b0:	3204      	adds	r2, #4

080011b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011b4:	d3fb      	bcc.n	80011ae <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80011b6:	f003 fb9b 	bl	80048f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ba:	f7ff fc73 	bl	8000aa4 <main>
  bx  lr    
 80011be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011c0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80011c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011c8:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80011cc:	08005c14 	.word	0x08005c14
  ldr r2, =_sbss
 80011d0:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80011d4:	2000035c 	.word	0x2000035c

080011d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011d8:	e7fe      	b.n	80011d8 <ADC_IRQHandler>

080011da <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011da:	b580      	push	{r7, lr}
 80011dc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011de:	2003      	movs	r0, #3
 80011e0:	f000 f928 	bl	8001434 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011e4:	2000      	movs	r0, #0
 80011e6:	f000 f805 	bl	80011f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011ea:	f7ff fe35 	bl	8000e58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011ee:	2300      	movs	r3, #0
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011fc:	4b12      	ldr	r3, [pc, #72]	; (8001248 <HAL_InitTick+0x54>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4b12      	ldr	r3, [pc, #72]	; (800124c <HAL_InitTick+0x58>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	4619      	mov	r1, r3
 8001206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800120a:	fbb3 f3f1 	udiv	r3, r3, r1
 800120e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001212:	4618      	mov	r0, r3
 8001214:	f000 f943 	bl	800149e <HAL_SYSTICK_Config>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e00e      	b.n	8001240 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2b0f      	cmp	r3, #15
 8001226:	d80a      	bhi.n	800123e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001228:	2200      	movs	r2, #0
 800122a:	6879      	ldr	r1, [r7, #4]
 800122c:	f04f 30ff 	mov.w	r0, #4294967295
 8001230:	f000 f90b 	bl	800144a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001234:	4a06      	ldr	r2, [pc, #24]	; (8001250 <HAL_InitTick+0x5c>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800123a:	2300      	movs	r3, #0
 800123c:	e000      	b.n	8001240 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
}
 8001240:	4618      	mov	r0, r3
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000028 	.word	0x20000028
 800124c:	20000030 	.word	0x20000030
 8001250:	2000002c 	.word	0x2000002c

08001254 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001258:	4b06      	ldr	r3, [pc, #24]	; (8001274 <HAL_IncTick+0x20>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	461a      	mov	r2, r3
 800125e:	4b06      	ldr	r3, [pc, #24]	; (8001278 <HAL_IncTick+0x24>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4413      	add	r3, r2
 8001264:	4a04      	ldr	r2, [pc, #16]	; (8001278 <HAL_IncTick+0x24>)
 8001266:	6013      	str	r3, [r2, #0]
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	20000030 	.word	0x20000030
 8001278:	2000020c 	.word	0x2000020c

0800127c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  return uwTick;
 8001280:	4b03      	ldr	r3, [pc, #12]	; (8001290 <HAL_GetTick+0x14>)
 8001282:	681b      	ldr	r3, [r3, #0]
}
 8001284:	4618      	mov	r0, r3
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	2000020c 	.word	0x2000020c

08001294 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	f003 0307 	and.w	r3, r3, #7
 80012a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012a4:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <__NVIC_SetPriorityGrouping+0x40>)
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012aa:	68ba      	ldr	r2, [r7, #8]
 80012ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012b0:	4013      	ands	r3, r2
 80012b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012bc:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <__NVIC_SetPriorityGrouping+0x44>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012c2:	4a04      	ldr	r2, [pc, #16]	; (80012d4 <__NVIC_SetPriorityGrouping+0x40>)
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	60d3      	str	r3, [r2, #12]
}
 80012c8:	bf00      	nop
 80012ca:	3714      	adds	r7, #20
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	e000ed00 	.word	0xe000ed00
 80012d8:	05fa0000 	.word	0x05fa0000

080012dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012e0:	4b04      	ldr	r3, [pc, #16]	; (80012f4 <__NVIC_GetPriorityGrouping+0x18>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	0a1b      	lsrs	r3, r3, #8
 80012e6:	f003 0307 	and.w	r3, r3, #7
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr
 80012f4:	e000ed00 	.word	0xe000ed00

080012f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001306:	2b00      	cmp	r3, #0
 8001308:	db0b      	blt.n	8001322 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	f003 021f 	and.w	r2, r3, #31
 8001310:	4907      	ldr	r1, [pc, #28]	; (8001330 <__NVIC_EnableIRQ+0x38>)
 8001312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001316:	095b      	lsrs	r3, r3, #5
 8001318:	2001      	movs	r0, #1
 800131a:	fa00 f202 	lsl.w	r2, r0, r2
 800131e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001322:	bf00      	nop
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	e000e100 	.word	0xe000e100

08001334 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	6039      	str	r1, [r7, #0]
 800133e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001344:	2b00      	cmp	r3, #0
 8001346:	db0a      	blt.n	800135e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	b2da      	uxtb	r2, r3
 800134c:	490c      	ldr	r1, [pc, #48]	; (8001380 <__NVIC_SetPriority+0x4c>)
 800134e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001352:	0112      	lsls	r2, r2, #4
 8001354:	b2d2      	uxtb	r2, r2
 8001356:	440b      	add	r3, r1
 8001358:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800135c:	e00a      	b.n	8001374 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	b2da      	uxtb	r2, r3
 8001362:	4908      	ldr	r1, [pc, #32]	; (8001384 <__NVIC_SetPriority+0x50>)
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	f003 030f 	and.w	r3, r3, #15
 800136a:	3b04      	subs	r3, #4
 800136c:	0112      	lsls	r2, r2, #4
 800136e:	b2d2      	uxtb	r2, r2
 8001370:	440b      	add	r3, r1
 8001372:	761a      	strb	r2, [r3, #24]
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr
 8001380:	e000e100 	.word	0xe000e100
 8001384:	e000ed00 	.word	0xe000ed00

08001388 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001388:	b480      	push	{r7}
 800138a:	b089      	sub	sp, #36	; 0x24
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f003 0307 	and.w	r3, r3, #7
 800139a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	f1c3 0307 	rsb	r3, r3, #7
 80013a2:	2b04      	cmp	r3, #4
 80013a4:	bf28      	it	cs
 80013a6:	2304      	movcs	r3, #4
 80013a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	3304      	adds	r3, #4
 80013ae:	2b06      	cmp	r3, #6
 80013b0:	d902      	bls.n	80013b8 <NVIC_EncodePriority+0x30>
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	3b03      	subs	r3, #3
 80013b6:	e000      	b.n	80013ba <NVIC_EncodePriority+0x32>
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013bc:	f04f 32ff 	mov.w	r2, #4294967295
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	fa02 f303 	lsl.w	r3, r2, r3
 80013c6:	43da      	mvns	r2, r3
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	401a      	ands	r2, r3
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013d0:	f04f 31ff 	mov.w	r1, #4294967295
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	fa01 f303 	lsl.w	r3, r1, r3
 80013da:	43d9      	mvns	r1, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e0:	4313      	orrs	r3, r2
         );
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3724      	adds	r7, #36	; 0x24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
	...

080013f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	3b01      	subs	r3, #1
 80013fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001400:	d301      	bcc.n	8001406 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001402:	2301      	movs	r3, #1
 8001404:	e00f      	b.n	8001426 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001406:	4a0a      	ldr	r2, [pc, #40]	; (8001430 <SysTick_Config+0x40>)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	3b01      	subs	r3, #1
 800140c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800140e:	210f      	movs	r1, #15
 8001410:	f04f 30ff 	mov.w	r0, #4294967295
 8001414:	f7ff ff8e 	bl	8001334 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001418:	4b05      	ldr	r3, [pc, #20]	; (8001430 <SysTick_Config+0x40>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800141e:	4b04      	ldr	r3, [pc, #16]	; (8001430 <SysTick_Config+0x40>)
 8001420:	2207      	movs	r2, #7
 8001422:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001424:	2300      	movs	r3, #0
}
 8001426:	4618      	mov	r0, r3
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	e000e010 	.word	0xe000e010

08001434 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f7ff ff29 	bl	8001294 <__NVIC_SetPriorityGrouping>
}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800144a:	b580      	push	{r7, lr}
 800144c:	b086      	sub	sp, #24
 800144e:	af00      	add	r7, sp, #0
 8001450:	4603      	mov	r3, r0
 8001452:	60b9      	str	r1, [r7, #8]
 8001454:	607a      	str	r2, [r7, #4]
 8001456:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800145c:	f7ff ff3e 	bl	80012dc <__NVIC_GetPriorityGrouping>
 8001460:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	68b9      	ldr	r1, [r7, #8]
 8001466:	6978      	ldr	r0, [r7, #20]
 8001468:	f7ff ff8e 	bl	8001388 <NVIC_EncodePriority>
 800146c:	4602      	mov	r2, r0
 800146e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001472:	4611      	mov	r1, r2
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff ff5d 	bl	8001334 <__NVIC_SetPriority>
}
 800147a:	bf00      	nop
 800147c:	3718      	adds	r7, #24
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b082      	sub	sp, #8
 8001486:	af00      	add	r7, sp, #0
 8001488:	4603      	mov	r3, r0
 800148a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800148c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff ff31 	bl	80012f8 <__NVIC_EnableIRQ>
}
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b082      	sub	sp, #8
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff ffa2 	bl	80013f0 <SysTick_Config>
 80014ac:	4603      	mov	r3, r0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b084      	sub	sp, #16
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80014c4:	f7ff feda 	bl	800127c <HAL_GetTick>
 80014c8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d008      	beq.n	80014e8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2280      	movs	r2, #128	; 0x80
 80014da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2200      	movs	r2, #0
 80014e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e052      	b.n	800158e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f022 0216 	bic.w	r2, r2, #22
 80014f6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	695a      	ldr	r2, [r3, #20]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001506:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150c:	2b00      	cmp	r3, #0
 800150e:	d103      	bne.n	8001518 <HAL_DMA_Abort+0x62>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001514:	2b00      	cmp	r3, #0
 8001516:	d007      	beq.n	8001528 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f022 0208 	bic.w	r2, r2, #8
 8001526:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f022 0201 	bic.w	r2, r2, #1
 8001536:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001538:	e013      	b.n	8001562 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800153a:	f7ff fe9f 	bl	800127c <HAL_GetTick>
 800153e:	4602      	mov	r2, r0
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	2b05      	cmp	r3, #5
 8001546:	d90c      	bls.n	8001562 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2220      	movs	r2, #32
 800154c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2203      	movs	r2, #3
 8001552:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2200      	movs	r2, #0
 800155a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e015      	b.n	800158e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0301 	and.w	r3, r3, #1
 800156c:	2b00      	cmp	r3, #0
 800156e:	d1e4      	bne.n	800153a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001574:	223f      	movs	r2, #63	; 0x3f
 8001576:	409a      	lsls	r2, r3
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2201      	movs	r2, #1
 8001580:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2200      	movs	r2, #0
 8001588:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800158c:	2300      	movs	r3, #0
}
 800158e:	4618      	mov	r0, r3
 8001590:	3710      	adds	r7, #16
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001596:	b480      	push	{r7}
 8001598:	b083      	sub	sp, #12
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d004      	beq.n	80015b4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2280      	movs	r2, #128	; 0x80
 80015ae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e00c      	b.n	80015ce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2205      	movs	r2, #5
 80015b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f022 0201 	bic.w	r2, r2, #1
 80015ca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
	...

080015dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015dc:	b480      	push	{r7}
 80015de:	b089      	sub	sp, #36	; 0x24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80015e6:	2300      	movs	r3, #0
 80015e8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80015ee:	2300      	movs	r3, #0
 80015f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80015f6:	2300      	movs	r3, #0
 80015f8:	61fb      	str	r3, [r7, #28]
 80015fa:	e175      	b.n	80018e8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80015fc:	2201      	movs	r2, #1
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	697a      	ldr	r2, [r7, #20]
 800160c:	4013      	ands	r3, r2
 800160e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001610:	693a      	ldr	r2, [r7, #16]
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	429a      	cmp	r2, r3
 8001616:	f040 8164 	bne.w	80018e2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f003 0303 	and.w	r3, r3, #3
 8001622:	2b01      	cmp	r3, #1
 8001624:	d005      	beq.n	8001632 <HAL_GPIO_Init+0x56>
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f003 0303 	and.w	r3, r3, #3
 800162e:	2b02      	cmp	r3, #2
 8001630:	d130      	bne.n	8001694 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	2203      	movs	r2, #3
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	43db      	mvns	r3, r3
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	4013      	ands	r3, r2
 8001648:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	68da      	ldr	r2, [r3, #12]
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	69ba      	ldr	r2, [r7, #24]
 8001658:	4313      	orrs	r3, r2
 800165a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001668:	2201      	movs	r2, #1
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	43db      	mvns	r3, r3
 8001672:	69ba      	ldr	r2, [r7, #24]
 8001674:	4013      	ands	r3, r2
 8001676:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	091b      	lsrs	r3, r3, #4
 800167e:	f003 0201 	and.w	r2, r3, #1
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	fa02 f303 	lsl.w	r3, r2, r3
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	4313      	orrs	r3, r2
 800168c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f003 0303 	and.w	r3, r3, #3
 800169c:	2b03      	cmp	r3, #3
 800169e:	d017      	beq.n	80016d0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	2203      	movs	r2, #3
 80016ac:	fa02 f303 	lsl.w	r3, r2, r3
 80016b0:	43db      	mvns	r3, r3
 80016b2:	69ba      	ldr	r2, [r7, #24]
 80016b4:	4013      	ands	r3, r2
 80016b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	689a      	ldr	r2, [r3, #8]
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f003 0303 	and.w	r3, r3, #3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d123      	bne.n	8001724 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	08da      	lsrs	r2, r3, #3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3208      	adds	r2, #8
 80016e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	f003 0307 	and.w	r3, r3, #7
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	220f      	movs	r2, #15
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	43db      	mvns	r3, r3
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	4013      	ands	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	691a      	ldr	r2, [r3, #16]
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	f003 0307 	and.w	r3, r3, #7
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	4313      	orrs	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	08da      	lsrs	r2, r3, #3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	3208      	adds	r2, #8
 800171e:	69b9      	ldr	r1, [r7, #24]
 8001720:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	2203      	movs	r2, #3
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	43db      	mvns	r3, r3
 8001736:	69ba      	ldr	r2, [r7, #24]
 8001738:	4013      	ands	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f003 0203 	and.w	r2, r3, #3
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	4313      	orrs	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001760:	2b00      	cmp	r3, #0
 8001762:	f000 80be 	beq.w	80018e2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001766:	4b66      	ldr	r3, [pc, #408]	; (8001900 <HAL_GPIO_Init+0x324>)
 8001768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800176a:	4a65      	ldr	r2, [pc, #404]	; (8001900 <HAL_GPIO_Init+0x324>)
 800176c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001770:	6453      	str	r3, [r2, #68]	; 0x44
 8001772:	4b63      	ldr	r3, [pc, #396]	; (8001900 <HAL_GPIO_Init+0x324>)
 8001774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001776:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800177e:	4a61      	ldr	r2, [pc, #388]	; (8001904 <HAL_GPIO_Init+0x328>)
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	089b      	lsrs	r3, r3, #2
 8001784:	3302      	adds	r3, #2
 8001786:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800178a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	f003 0303 	and.w	r3, r3, #3
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	220f      	movs	r2, #15
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	43db      	mvns	r3, r3
 800179c:	69ba      	ldr	r2, [r7, #24]
 800179e:	4013      	ands	r3, r2
 80017a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a58      	ldr	r2, [pc, #352]	; (8001908 <HAL_GPIO_Init+0x32c>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d037      	beq.n	800181a <HAL_GPIO_Init+0x23e>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a57      	ldr	r2, [pc, #348]	; (800190c <HAL_GPIO_Init+0x330>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d031      	beq.n	8001816 <HAL_GPIO_Init+0x23a>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a56      	ldr	r2, [pc, #344]	; (8001910 <HAL_GPIO_Init+0x334>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d02b      	beq.n	8001812 <HAL_GPIO_Init+0x236>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a55      	ldr	r2, [pc, #340]	; (8001914 <HAL_GPIO_Init+0x338>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d025      	beq.n	800180e <HAL_GPIO_Init+0x232>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a54      	ldr	r2, [pc, #336]	; (8001918 <HAL_GPIO_Init+0x33c>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d01f      	beq.n	800180a <HAL_GPIO_Init+0x22e>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a53      	ldr	r2, [pc, #332]	; (800191c <HAL_GPIO_Init+0x340>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d019      	beq.n	8001806 <HAL_GPIO_Init+0x22a>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a52      	ldr	r2, [pc, #328]	; (8001920 <HAL_GPIO_Init+0x344>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d013      	beq.n	8001802 <HAL_GPIO_Init+0x226>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a51      	ldr	r2, [pc, #324]	; (8001924 <HAL_GPIO_Init+0x348>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d00d      	beq.n	80017fe <HAL_GPIO_Init+0x222>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a50      	ldr	r2, [pc, #320]	; (8001928 <HAL_GPIO_Init+0x34c>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d007      	beq.n	80017fa <HAL_GPIO_Init+0x21e>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a4f      	ldr	r2, [pc, #316]	; (800192c <HAL_GPIO_Init+0x350>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d101      	bne.n	80017f6 <HAL_GPIO_Init+0x21a>
 80017f2:	2309      	movs	r3, #9
 80017f4:	e012      	b.n	800181c <HAL_GPIO_Init+0x240>
 80017f6:	230a      	movs	r3, #10
 80017f8:	e010      	b.n	800181c <HAL_GPIO_Init+0x240>
 80017fa:	2308      	movs	r3, #8
 80017fc:	e00e      	b.n	800181c <HAL_GPIO_Init+0x240>
 80017fe:	2307      	movs	r3, #7
 8001800:	e00c      	b.n	800181c <HAL_GPIO_Init+0x240>
 8001802:	2306      	movs	r3, #6
 8001804:	e00a      	b.n	800181c <HAL_GPIO_Init+0x240>
 8001806:	2305      	movs	r3, #5
 8001808:	e008      	b.n	800181c <HAL_GPIO_Init+0x240>
 800180a:	2304      	movs	r3, #4
 800180c:	e006      	b.n	800181c <HAL_GPIO_Init+0x240>
 800180e:	2303      	movs	r3, #3
 8001810:	e004      	b.n	800181c <HAL_GPIO_Init+0x240>
 8001812:	2302      	movs	r3, #2
 8001814:	e002      	b.n	800181c <HAL_GPIO_Init+0x240>
 8001816:	2301      	movs	r3, #1
 8001818:	e000      	b.n	800181c <HAL_GPIO_Init+0x240>
 800181a:	2300      	movs	r3, #0
 800181c:	69fa      	ldr	r2, [r7, #28]
 800181e:	f002 0203 	and.w	r2, r2, #3
 8001822:	0092      	lsls	r2, r2, #2
 8001824:	4093      	lsls	r3, r2
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	4313      	orrs	r3, r2
 800182a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800182c:	4935      	ldr	r1, [pc, #212]	; (8001904 <HAL_GPIO_Init+0x328>)
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	089b      	lsrs	r3, r3, #2
 8001832:	3302      	adds	r3, #2
 8001834:	69ba      	ldr	r2, [r7, #24]
 8001836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800183a:	4b3d      	ldr	r3, [pc, #244]	; (8001930 <HAL_GPIO_Init+0x354>)
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	43db      	mvns	r3, r3
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	4013      	ands	r3, r2
 8001848:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d003      	beq.n	800185e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001856:	69ba      	ldr	r2, [r7, #24]
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	4313      	orrs	r3, r2
 800185c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800185e:	4a34      	ldr	r2, [pc, #208]	; (8001930 <HAL_GPIO_Init+0x354>)
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001864:	4b32      	ldr	r3, [pc, #200]	; (8001930 <HAL_GPIO_Init+0x354>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	43db      	mvns	r3, r3
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	4013      	ands	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d003      	beq.n	8001888 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	4313      	orrs	r3, r2
 8001886:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001888:	4a29      	ldr	r2, [pc, #164]	; (8001930 <HAL_GPIO_Init+0x354>)
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800188e:	4b28      	ldr	r3, [pc, #160]	; (8001930 <HAL_GPIO_Init+0x354>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	43db      	mvns	r3, r3
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	4013      	ands	r3, r2
 800189c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d003      	beq.n	80018b2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80018aa:	69ba      	ldr	r2, [r7, #24]
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80018b2:	4a1f      	ldr	r2, [pc, #124]	; (8001930 <HAL_GPIO_Init+0x354>)
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018b8:	4b1d      	ldr	r3, [pc, #116]	; (8001930 <HAL_GPIO_Init+0x354>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	43db      	mvns	r3, r3
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	4013      	ands	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d003      	beq.n	80018dc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	4313      	orrs	r3, r2
 80018da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018dc:	4a14      	ldr	r2, [pc, #80]	; (8001930 <HAL_GPIO_Init+0x354>)
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	3301      	adds	r3, #1
 80018e6:	61fb      	str	r3, [r7, #28]
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	2b0f      	cmp	r3, #15
 80018ec:	f67f ae86 	bls.w	80015fc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80018f0:	bf00      	nop
 80018f2:	bf00      	nop
 80018f4:	3724      	adds	r7, #36	; 0x24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	40023800 	.word	0x40023800
 8001904:	40013800 	.word	0x40013800
 8001908:	40020000 	.word	0x40020000
 800190c:	40020400 	.word	0x40020400
 8001910:	40020800 	.word	0x40020800
 8001914:	40020c00 	.word	0x40020c00
 8001918:	40021000 	.word	0x40021000
 800191c:	40021400 	.word	0x40021400
 8001920:	40021800 	.word	0x40021800
 8001924:	40021c00 	.word	0x40021c00
 8001928:	40022000 	.word	0x40022000
 800192c:	40022400 	.word	0x40022400
 8001930:	40013c00 	.word	0x40013c00

08001934 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800193a:	2300      	movs	r3, #0
 800193c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800193e:	4b23      	ldr	r3, [pc, #140]	; (80019cc <HAL_PWREx_EnableOverDrive+0x98>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001942:	4a22      	ldr	r2, [pc, #136]	; (80019cc <HAL_PWREx_EnableOverDrive+0x98>)
 8001944:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001948:	6413      	str	r3, [r2, #64]	; 0x40
 800194a:	4b20      	ldr	r3, [pc, #128]	; (80019cc <HAL_PWREx_EnableOverDrive+0x98>)
 800194c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001952:	603b      	str	r3, [r7, #0]
 8001954:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001956:	4b1e      	ldr	r3, [pc, #120]	; (80019d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a1d      	ldr	r2, [pc, #116]	; (80019d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800195c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001960:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001962:	f7ff fc8b 	bl	800127c <HAL_GetTick>
 8001966:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001968:	e009      	b.n	800197e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800196a:	f7ff fc87 	bl	800127c <HAL_GetTick>
 800196e:	4602      	mov	r2, r0
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001978:	d901      	bls.n	800197e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e022      	b.n	80019c4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800197e:	4b14      	ldr	r3, [pc, #80]	; (80019d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001986:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800198a:	d1ee      	bne.n	800196a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800198c:	4b10      	ldr	r3, [pc, #64]	; (80019d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a0f      	ldr	r2, [pc, #60]	; (80019d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001992:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001996:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001998:	f7ff fc70 	bl	800127c <HAL_GetTick>
 800199c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800199e:	e009      	b.n	80019b4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80019a0:	f7ff fc6c 	bl	800127c <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80019ae:	d901      	bls.n	80019b4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e007      	b.n	80019c4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80019b4:	4b06      	ldr	r3, [pc, #24]	; (80019d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80019c0:	d1ee      	bne.n	80019a0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3708      	adds	r7, #8
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40023800 	.word	0x40023800
 80019d0:	40007000 	.word	0x40007000

080019d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80019dc:	2300      	movs	r3, #0
 80019de:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d101      	bne.n	80019ea <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e29b      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	f000 8087 	beq.w	8001b06 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019f8:	4b96      	ldr	r3, [pc, #600]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	f003 030c 	and.w	r3, r3, #12
 8001a00:	2b04      	cmp	r3, #4
 8001a02:	d00c      	beq.n	8001a1e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a04:	4b93      	ldr	r3, [pc, #588]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	f003 030c 	and.w	r3, r3, #12
 8001a0c:	2b08      	cmp	r3, #8
 8001a0e:	d112      	bne.n	8001a36 <HAL_RCC_OscConfig+0x62>
 8001a10:	4b90      	ldr	r3, [pc, #576]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a18:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a1c:	d10b      	bne.n	8001a36 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a1e:	4b8d      	ldr	r3, [pc, #564]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d06c      	beq.n	8001b04 <HAL_RCC_OscConfig+0x130>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d168      	bne.n	8001b04 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e275      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a3e:	d106      	bne.n	8001a4e <HAL_RCC_OscConfig+0x7a>
 8001a40:	4b84      	ldr	r3, [pc, #528]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a83      	ldr	r2, [pc, #524]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a4a:	6013      	str	r3, [r2, #0]
 8001a4c:	e02e      	b.n	8001aac <HAL_RCC_OscConfig+0xd8>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d10c      	bne.n	8001a70 <HAL_RCC_OscConfig+0x9c>
 8001a56:	4b7f      	ldr	r3, [pc, #508]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a7e      	ldr	r2, [pc, #504]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a60:	6013      	str	r3, [r2, #0]
 8001a62:	4b7c      	ldr	r3, [pc, #496]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a7b      	ldr	r2, [pc, #492]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a6c:	6013      	str	r3, [r2, #0]
 8001a6e:	e01d      	b.n	8001aac <HAL_RCC_OscConfig+0xd8>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a78:	d10c      	bne.n	8001a94 <HAL_RCC_OscConfig+0xc0>
 8001a7a:	4b76      	ldr	r3, [pc, #472]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a75      	ldr	r2, [pc, #468]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a84:	6013      	str	r3, [r2, #0]
 8001a86:	4b73      	ldr	r3, [pc, #460]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a72      	ldr	r2, [pc, #456]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a90:	6013      	str	r3, [r2, #0]
 8001a92:	e00b      	b.n	8001aac <HAL_RCC_OscConfig+0xd8>
 8001a94:	4b6f      	ldr	r3, [pc, #444]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a6e      	ldr	r2, [pc, #440]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a9e:	6013      	str	r3, [r2, #0]
 8001aa0:	4b6c      	ldr	r3, [pc, #432]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a6b      	ldr	r2, [pc, #428]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001aa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aaa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d013      	beq.n	8001adc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab4:	f7ff fbe2 	bl	800127c <HAL_GetTick>
 8001ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aba:	e008      	b.n	8001ace <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001abc:	f7ff fbde 	bl	800127c <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	2b64      	cmp	r3, #100	; 0x64
 8001ac8:	d901      	bls.n	8001ace <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001aca:	2303      	movs	r3, #3
 8001acc:	e229      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ace:	4b61      	ldr	r3, [pc, #388]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d0f0      	beq.n	8001abc <HAL_RCC_OscConfig+0xe8>
 8001ada:	e014      	b.n	8001b06 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001adc:	f7ff fbce 	bl	800127c <HAL_GetTick>
 8001ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ae2:	e008      	b.n	8001af6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ae4:	f7ff fbca 	bl	800127c <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	2b64      	cmp	r3, #100	; 0x64
 8001af0:	d901      	bls.n	8001af6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001af2:	2303      	movs	r3, #3
 8001af4:	e215      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001af6:	4b57      	ldr	r3, [pc, #348]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1f0      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x110>
 8001b02:	e000      	b.n	8001b06 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0302 	and.w	r3, r3, #2
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d069      	beq.n	8001be6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b12:	4b50      	ldr	r3, [pc, #320]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	f003 030c 	and.w	r3, r3, #12
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d00b      	beq.n	8001b36 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b1e:	4b4d      	ldr	r3, [pc, #308]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f003 030c 	and.w	r3, r3, #12
 8001b26:	2b08      	cmp	r3, #8
 8001b28:	d11c      	bne.n	8001b64 <HAL_RCC_OscConfig+0x190>
 8001b2a:	4b4a      	ldr	r3, [pc, #296]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d116      	bne.n	8001b64 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b36:	4b47      	ldr	r3, [pc, #284]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d005      	beq.n	8001b4e <HAL_RCC_OscConfig+0x17a>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d001      	beq.n	8001b4e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e1e9      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b4e:	4b41      	ldr	r3, [pc, #260]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	691b      	ldr	r3, [r3, #16]
 8001b5a:	00db      	lsls	r3, r3, #3
 8001b5c:	493d      	ldr	r1, [pc, #244]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b62:	e040      	b.n	8001be6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d023      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b6c:	4b39      	ldr	r3, [pc, #228]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a38      	ldr	r2, [pc, #224]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001b72:	f043 0301 	orr.w	r3, r3, #1
 8001b76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b78:	f7ff fb80 	bl	800127c <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b80:	f7ff fb7c 	bl	800127c <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e1c7      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b92:	4b30      	ldr	r3, [pc, #192]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0f0      	beq.n	8001b80 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b9e:	4b2d      	ldr	r3, [pc, #180]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	691b      	ldr	r3, [r3, #16]
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4929      	ldr	r1, [pc, #164]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	600b      	str	r3, [r1, #0]
 8001bb2:	e018      	b.n	8001be6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bb4:	4b27      	ldr	r3, [pc, #156]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a26      	ldr	r2, [pc, #152]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001bba:	f023 0301 	bic.w	r3, r3, #1
 8001bbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bc0:	f7ff fb5c 	bl	800127c <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bc8:	f7ff fb58 	bl	800127c <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e1a3      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bda:	4b1e      	ldr	r3, [pc, #120]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0302 	and.w	r3, r3, #2
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d1f0      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0308 	and.w	r3, r3, #8
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d038      	beq.n	8001c64 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	695b      	ldr	r3, [r3, #20]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d019      	beq.n	8001c2e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bfa:	4b16      	ldr	r3, [pc, #88]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001bfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bfe:	4a15      	ldr	r2, [pc, #84]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001c00:	f043 0301 	orr.w	r3, r3, #1
 8001c04:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c06:	f7ff fb39 	bl	800127c <HAL_GetTick>
 8001c0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c0c:	e008      	b.n	8001c20 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c0e:	f7ff fb35 	bl	800127c <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d901      	bls.n	8001c20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	e180      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c20:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001c22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c24:	f003 0302 	and.w	r3, r3, #2
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d0f0      	beq.n	8001c0e <HAL_RCC_OscConfig+0x23a>
 8001c2c:	e01a      	b.n	8001c64 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c2e:	4b09      	ldr	r3, [pc, #36]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001c30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c32:	4a08      	ldr	r2, [pc, #32]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001c34:	f023 0301 	bic.w	r3, r3, #1
 8001c38:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c3a:	f7ff fb1f 	bl	800127c <HAL_GetTick>
 8001c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c40:	e00a      	b.n	8001c58 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c42:	f7ff fb1b 	bl	800127c <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d903      	bls.n	8001c58 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001c50:	2303      	movs	r3, #3
 8001c52:	e166      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
 8001c54:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c58:	4b92      	ldr	r3, [pc, #584]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001c5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c5c:	f003 0302 	and.w	r3, r3, #2
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d1ee      	bne.n	8001c42 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0304 	and.w	r3, r3, #4
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	f000 80a4 	beq.w	8001dba <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c72:	4b8c      	ldr	r3, [pc, #560]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d10d      	bne.n	8001c9a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c7e:	4b89      	ldr	r3, [pc, #548]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c82:	4a88      	ldr	r2, [pc, #544]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001c84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c88:	6413      	str	r3, [r2, #64]	; 0x40
 8001c8a:	4b86      	ldr	r3, [pc, #536]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c92:	60bb      	str	r3, [r7, #8]
 8001c94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c96:	2301      	movs	r3, #1
 8001c98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c9a:	4b83      	ldr	r3, [pc, #524]	; (8001ea8 <HAL_RCC_OscConfig+0x4d4>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d118      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001ca6:	4b80      	ldr	r3, [pc, #512]	; (8001ea8 <HAL_RCC_OscConfig+0x4d4>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a7f      	ldr	r2, [pc, #508]	; (8001ea8 <HAL_RCC_OscConfig+0x4d4>)
 8001cac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cb2:	f7ff fae3 	bl	800127c <HAL_GetTick>
 8001cb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cb8:	e008      	b.n	8001ccc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cba:	f7ff fadf 	bl	800127c <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	2b64      	cmp	r3, #100	; 0x64
 8001cc6:	d901      	bls.n	8001ccc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e12a      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ccc:	4b76      	ldr	r3, [pc, #472]	; (8001ea8 <HAL_RCC_OscConfig+0x4d4>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d0f0      	beq.n	8001cba <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d106      	bne.n	8001cee <HAL_RCC_OscConfig+0x31a>
 8001ce0:	4b70      	ldr	r3, [pc, #448]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001ce2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ce4:	4a6f      	ldr	r2, [pc, #444]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001ce6:	f043 0301 	orr.w	r3, r3, #1
 8001cea:	6713      	str	r3, [r2, #112]	; 0x70
 8001cec:	e02d      	b.n	8001d4a <HAL_RCC_OscConfig+0x376>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d10c      	bne.n	8001d10 <HAL_RCC_OscConfig+0x33c>
 8001cf6:	4b6b      	ldr	r3, [pc, #428]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001cf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cfa:	4a6a      	ldr	r2, [pc, #424]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001cfc:	f023 0301 	bic.w	r3, r3, #1
 8001d00:	6713      	str	r3, [r2, #112]	; 0x70
 8001d02:	4b68      	ldr	r3, [pc, #416]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001d04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d06:	4a67      	ldr	r2, [pc, #412]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001d08:	f023 0304 	bic.w	r3, r3, #4
 8001d0c:	6713      	str	r3, [r2, #112]	; 0x70
 8001d0e:	e01c      	b.n	8001d4a <HAL_RCC_OscConfig+0x376>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	2b05      	cmp	r3, #5
 8001d16:	d10c      	bne.n	8001d32 <HAL_RCC_OscConfig+0x35e>
 8001d18:	4b62      	ldr	r3, [pc, #392]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d1c:	4a61      	ldr	r2, [pc, #388]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001d1e:	f043 0304 	orr.w	r3, r3, #4
 8001d22:	6713      	str	r3, [r2, #112]	; 0x70
 8001d24:	4b5f      	ldr	r3, [pc, #380]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001d26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d28:	4a5e      	ldr	r2, [pc, #376]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001d2a:	f043 0301 	orr.w	r3, r3, #1
 8001d2e:	6713      	str	r3, [r2, #112]	; 0x70
 8001d30:	e00b      	b.n	8001d4a <HAL_RCC_OscConfig+0x376>
 8001d32:	4b5c      	ldr	r3, [pc, #368]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d36:	4a5b      	ldr	r2, [pc, #364]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001d38:	f023 0301 	bic.w	r3, r3, #1
 8001d3c:	6713      	str	r3, [r2, #112]	; 0x70
 8001d3e:	4b59      	ldr	r3, [pc, #356]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d42:	4a58      	ldr	r2, [pc, #352]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001d44:	f023 0304 	bic.w	r3, r3, #4
 8001d48:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d015      	beq.n	8001d7e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d52:	f7ff fa93 	bl	800127c <HAL_GetTick>
 8001d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d58:	e00a      	b.n	8001d70 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d5a:	f7ff fa8f 	bl	800127c <HAL_GetTick>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d901      	bls.n	8001d70 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e0d8      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d70:	4b4c      	ldr	r3, [pc, #304]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001d72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d0ee      	beq.n	8001d5a <HAL_RCC_OscConfig+0x386>
 8001d7c:	e014      	b.n	8001da8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d7e:	f7ff fa7d 	bl	800127c <HAL_GetTick>
 8001d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d84:	e00a      	b.n	8001d9c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d86:	f7ff fa79 	bl	800127c <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d901      	bls.n	8001d9c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e0c2      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d9c:	4b41      	ldr	r3, [pc, #260]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001d9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001da0:	f003 0302 	and.w	r3, r3, #2
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d1ee      	bne.n	8001d86 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001da8:	7dfb      	ldrb	r3, [r7, #23]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d105      	bne.n	8001dba <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dae:	4b3d      	ldr	r3, [pc, #244]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	4a3c      	ldr	r2, [pc, #240]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001db4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001db8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f000 80ae 	beq.w	8001f20 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dc4:	4b37      	ldr	r3, [pc, #220]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	f003 030c 	and.w	r3, r3, #12
 8001dcc:	2b08      	cmp	r3, #8
 8001dce:	d06d      	beq.n	8001eac <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d14b      	bne.n	8001e70 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dd8:	4b32      	ldr	r3, [pc, #200]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a31      	ldr	r2, [pc, #196]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001dde:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001de2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de4:	f7ff fa4a 	bl	800127c <HAL_GetTick>
 8001de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dea:	e008      	b.n	8001dfe <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dec:	f7ff fa46 	bl	800127c <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e091      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dfe:	4b29      	ldr	r3, [pc, #164]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1f0      	bne.n	8001dec <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	69da      	ldr	r2, [r3, #28]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a1b      	ldr	r3, [r3, #32]
 8001e12:	431a      	orrs	r2, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e18:	019b      	lsls	r3, r3, #6
 8001e1a:	431a      	orrs	r2, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e20:	085b      	lsrs	r3, r3, #1
 8001e22:	3b01      	subs	r3, #1
 8001e24:	041b      	lsls	r3, r3, #16
 8001e26:	431a      	orrs	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e2c:	061b      	lsls	r3, r3, #24
 8001e2e:	431a      	orrs	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e34:	071b      	lsls	r3, r3, #28
 8001e36:	491b      	ldr	r1, [pc, #108]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e3c:	4b19      	ldr	r3, [pc, #100]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a18      	ldr	r2, [pc, #96]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001e42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e48:	f7ff fa18 	bl	800127c <HAL_GetTick>
 8001e4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e4e:	e008      	b.n	8001e62 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e50:	f7ff fa14 	bl	800127c <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e05f      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e62:	4b10      	ldr	r3, [pc, #64]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d0f0      	beq.n	8001e50 <HAL_RCC_OscConfig+0x47c>
 8001e6e:	e057      	b.n	8001f20 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e70:	4b0c      	ldr	r3, [pc, #48]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a0b      	ldr	r2, [pc, #44]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001e76:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e7c:	f7ff f9fe 	bl	800127c <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e84:	f7ff f9fa 	bl	800127c <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e045      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e96:	4b03      	ldr	r3, [pc, #12]	; (8001ea4 <HAL_RCC_OscConfig+0x4d0>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1f0      	bne.n	8001e84 <HAL_RCC_OscConfig+0x4b0>
 8001ea2:	e03d      	b.n	8001f20 <HAL_RCC_OscConfig+0x54c>
 8001ea4:	40023800 	.word	0x40023800
 8001ea8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001eac:	4b1f      	ldr	r3, [pc, #124]	; (8001f2c <HAL_RCC_OscConfig+0x558>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d030      	beq.n	8001f1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d129      	bne.n	8001f1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d122      	bne.n	8001f1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ed6:	68fa      	ldr	r2, [r7, #12]
 8001ed8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001edc:	4013      	ands	r3, r2
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001ee2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d119      	bne.n	8001f1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef2:	085b      	lsrs	r3, r3, #1
 8001ef4:	3b01      	subs	r3, #1
 8001ef6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d10f      	bne.n	8001f1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f06:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d107      	bne.n	8001f1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d001      	beq.n	8001f20 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e000      	b.n	8001f22 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40023800 	.word	0x40023800

08001f30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d101      	bne.n	8001f48 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e0d0      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f48:	4b6a      	ldr	r3, [pc, #424]	; (80020f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 030f 	and.w	r3, r3, #15
 8001f50:	683a      	ldr	r2, [r7, #0]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d910      	bls.n	8001f78 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f56:	4b67      	ldr	r3, [pc, #412]	; (80020f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f023 020f 	bic.w	r2, r3, #15
 8001f5e:	4965      	ldr	r1, [pc, #404]	; (80020f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f66:	4b63      	ldr	r3, [pc, #396]	; (80020f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 030f 	and.w	r3, r3, #15
 8001f6e:	683a      	ldr	r2, [r7, #0]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d001      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e0b8      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d020      	beq.n	8001fc6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0304 	and.w	r3, r3, #4
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d005      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f90:	4b59      	ldr	r3, [pc, #356]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	4a58      	ldr	r2, [pc, #352]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001f96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001f9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0308 	and.w	r3, r3, #8
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d005      	beq.n	8001fb4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fa8:	4b53      	ldr	r3, [pc, #332]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	4a52      	ldr	r2, [pc, #328]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001fae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001fb2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fb4:	4b50      	ldr	r3, [pc, #320]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	494d      	ldr	r1, [pc, #308]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d040      	beq.n	8002054 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d107      	bne.n	8001fea <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fda:	4b47      	ldr	r3, [pc, #284]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d115      	bne.n	8002012 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e07f      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d107      	bne.n	8002002 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ff2:	4b41      	ldr	r3, [pc, #260]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d109      	bne.n	8002012 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e073      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002002:	4b3d      	ldr	r3, [pc, #244]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d101      	bne.n	8002012 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e06b      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002012:	4b39      	ldr	r3, [pc, #228]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f023 0203 	bic.w	r2, r3, #3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	4936      	ldr	r1, [pc, #216]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002020:	4313      	orrs	r3, r2
 8002022:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002024:	f7ff f92a 	bl	800127c <HAL_GetTick>
 8002028:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800202a:	e00a      	b.n	8002042 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800202c:	f7ff f926 	bl	800127c <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	f241 3288 	movw	r2, #5000	; 0x1388
 800203a:	4293      	cmp	r3, r2
 800203c:	d901      	bls.n	8002042 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e053      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002042:	4b2d      	ldr	r3, [pc, #180]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f003 020c 	and.w	r2, r3, #12
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	429a      	cmp	r2, r3
 8002052:	d1eb      	bne.n	800202c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002054:	4b27      	ldr	r3, [pc, #156]	; (80020f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 030f 	and.w	r3, r3, #15
 800205c:	683a      	ldr	r2, [r7, #0]
 800205e:	429a      	cmp	r2, r3
 8002060:	d210      	bcs.n	8002084 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002062:	4b24      	ldr	r3, [pc, #144]	; (80020f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f023 020f 	bic.w	r2, r3, #15
 800206a:	4922      	ldr	r1, [pc, #136]	; (80020f4 <HAL_RCC_ClockConfig+0x1c4>)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	4313      	orrs	r3, r2
 8002070:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002072:	4b20      	ldr	r3, [pc, #128]	; (80020f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 030f 	and.w	r3, r3, #15
 800207a:	683a      	ldr	r2, [r7, #0]
 800207c:	429a      	cmp	r2, r3
 800207e:	d001      	beq.n	8002084 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e032      	b.n	80020ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	d008      	beq.n	80020a2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002090:	4b19      	ldr	r3, [pc, #100]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	4916      	ldr	r1, [pc, #88]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 800209e:	4313      	orrs	r3, r2
 80020a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d009      	beq.n	80020c2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020ae:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	00db      	lsls	r3, r3, #3
 80020bc:	490e      	ldr	r1, [pc, #56]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020c2:	f000 f821 	bl	8002108 <HAL_RCC_GetSysClockFreq>
 80020c6:	4602      	mov	r2, r0
 80020c8:	4b0b      	ldr	r3, [pc, #44]	; (80020f8 <HAL_RCC_ClockConfig+0x1c8>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	091b      	lsrs	r3, r3, #4
 80020ce:	f003 030f 	and.w	r3, r3, #15
 80020d2:	490a      	ldr	r1, [pc, #40]	; (80020fc <HAL_RCC_ClockConfig+0x1cc>)
 80020d4:	5ccb      	ldrb	r3, [r1, r3]
 80020d6:	fa22 f303 	lsr.w	r3, r2, r3
 80020da:	4a09      	ldr	r2, [pc, #36]	; (8002100 <HAL_RCC_ClockConfig+0x1d0>)
 80020dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020de:	4b09      	ldr	r3, [pc, #36]	; (8002104 <HAL_RCC_ClockConfig+0x1d4>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff f886 	bl	80011f4 <HAL_InitTick>

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3710      	adds	r7, #16
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40023c00 	.word	0x40023c00
 80020f8:	40023800 	.word	0x40023800
 80020fc:	08005a08 	.word	0x08005a08
 8002100:	20000028 	.word	0x20000028
 8002104:	2000002c 	.word	0x2000002c

08002108 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002108:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800210c:	b094      	sub	sp, #80	; 0x50
 800210e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002110:	2300      	movs	r3, #0
 8002112:	647b      	str	r3, [r7, #68]	; 0x44
 8002114:	2300      	movs	r3, #0
 8002116:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002118:	2300      	movs	r3, #0
 800211a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 800211c:	2300      	movs	r3, #0
 800211e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002120:	4b79      	ldr	r3, [pc, #484]	; (8002308 <HAL_RCC_GetSysClockFreq+0x200>)
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f003 030c 	and.w	r3, r3, #12
 8002128:	2b08      	cmp	r3, #8
 800212a:	d00d      	beq.n	8002148 <HAL_RCC_GetSysClockFreq+0x40>
 800212c:	2b08      	cmp	r3, #8
 800212e:	f200 80e1 	bhi.w	80022f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002132:	2b00      	cmp	r3, #0
 8002134:	d002      	beq.n	800213c <HAL_RCC_GetSysClockFreq+0x34>
 8002136:	2b04      	cmp	r3, #4
 8002138:	d003      	beq.n	8002142 <HAL_RCC_GetSysClockFreq+0x3a>
 800213a:	e0db      	b.n	80022f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800213c:	4b73      	ldr	r3, [pc, #460]	; (800230c <HAL_RCC_GetSysClockFreq+0x204>)
 800213e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002140:	e0db      	b.n	80022fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002142:	4b73      	ldr	r3, [pc, #460]	; (8002310 <HAL_RCC_GetSysClockFreq+0x208>)
 8002144:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002146:	e0d8      	b.n	80022fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002148:	4b6f      	ldr	r3, [pc, #444]	; (8002308 <HAL_RCC_GetSysClockFreq+0x200>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002150:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002152:	4b6d      	ldr	r3, [pc, #436]	; (8002308 <HAL_RCC_GetSysClockFreq+0x200>)
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d063      	beq.n	8002226 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800215e:	4b6a      	ldr	r3, [pc, #424]	; (8002308 <HAL_RCC_GetSysClockFreq+0x200>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	099b      	lsrs	r3, r3, #6
 8002164:	2200      	movs	r2, #0
 8002166:	63bb      	str	r3, [r7, #56]	; 0x38
 8002168:	63fa      	str	r2, [r7, #60]	; 0x3c
 800216a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800216c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002170:	633b      	str	r3, [r7, #48]	; 0x30
 8002172:	2300      	movs	r3, #0
 8002174:	637b      	str	r3, [r7, #52]	; 0x34
 8002176:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800217a:	4622      	mov	r2, r4
 800217c:	462b      	mov	r3, r5
 800217e:	f04f 0000 	mov.w	r0, #0
 8002182:	f04f 0100 	mov.w	r1, #0
 8002186:	0159      	lsls	r1, r3, #5
 8002188:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800218c:	0150      	lsls	r0, r2, #5
 800218e:	4602      	mov	r2, r0
 8002190:	460b      	mov	r3, r1
 8002192:	4621      	mov	r1, r4
 8002194:	1a51      	subs	r1, r2, r1
 8002196:	6139      	str	r1, [r7, #16]
 8002198:	4629      	mov	r1, r5
 800219a:	eb63 0301 	sbc.w	r3, r3, r1
 800219e:	617b      	str	r3, [r7, #20]
 80021a0:	f04f 0200 	mov.w	r2, #0
 80021a4:	f04f 0300 	mov.w	r3, #0
 80021a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80021ac:	4659      	mov	r1, fp
 80021ae:	018b      	lsls	r3, r1, #6
 80021b0:	4651      	mov	r1, sl
 80021b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80021b6:	4651      	mov	r1, sl
 80021b8:	018a      	lsls	r2, r1, #6
 80021ba:	4651      	mov	r1, sl
 80021bc:	ebb2 0801 	subs.w	r8, r2, r1
 80021c0:	4659      	mov	r1, fp
 80021c2:	eb63 0901 	sbc.w	r9, r3, r1
 80021c6:	f04f 0200 	mov.w	r2, #0
 80021ca:	f04f 0300 	mov.w	r3, #0
 80021ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80021d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80021d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80021da:	4690      	mov	r8, r2
 80021dc:	4699      	mov	r9, r3
 80021de:	4623      	mov	r3, r4
 80021e0:	eb18 0303 	adds.w	r3, r8, r3
 80021e4:	60bb      	str	r3, [r7, #8]
 80021e6:	462b      	mov	r3, r5
 80021e8:	eb49 0303 	adc.w	r3, r9, r3
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	f04f 0200 	mov.w	r2, #0
 80021f2:	f04f 0300 	mov.w	r3, #0
 80021f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80021fa:	4629      	mov	r1, r5
 80021fc:	024b      	lsls	r3, r1, #9
 80021fe:	4621      	mov	r1, r4
 8002200:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002204:	4621      	mov	r1, r4
 8002206:	024a      	lsls	r2, r1, #9
 8002208:	4610      	mov	r0, r2
 800220a:	4619      	mov	r1, r3
 800220c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800220e:	2200      	movs	r2, #0
 8002210:	62bb      	str	r3, [r7, #40]	; 0x28
 8002212:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002214:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002218:	f7fe f87a 	bl	8000310 <__aeabi_uldivmod>
 800221c:	4602      	mov	r2, r0
 800221e:	460b      	mov	r3, r1
 8002220:	4613      	mov	r3, r2
 8002222:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002224:	e058      	b.n	80022d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002226:	4b38      	ldr	r3, [pc, #224]	; (8002308 <HAL_RCC_GetSysClockFreq+0x200>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	099b      	lsrs	r3, r3, #6
 800222c:	2200      	movs	r2, #0
 800222e:	4618      	mov	r0, r3
 8002230:	4611      	mov	r1, r2
 8002232:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002236:	623b      	str	r3, [r7, #32]
 8002238:	2300      	movs	r3, #0
 800223a:	627b      	str	r3, [r7, #36]	; 0x24
 800223c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002240:	4642      	mov	r2, r8
 8002242:	464b      	mov	r3, r9
 8002244:	f04f 0000 	mov.w	r0, #0
 8002248:	f04f 0100 	mov.w	r1, #0
 800224c:	0159      	lsls	r1, r3, #5
 800224e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002252:	0150      	lsls	r0, r2, #5
 8002254:	4602      	mov	r2, r0
 8002256:	460b      	mov	r3, r1
 8002258:	4641      	mov	r1, r8
 800225a:	ebb2 0a01 	subs.w	sl, r2, r1
 800225e:	4649      	mov	r1, r9
 8002260:	eb63 0b01 	sbc.w	fp, r3, r1
 8002264:	f04f 0200 	mov.w	r2, #0
 8002268:	f04f 0300 	mov.w	r3, #0
 800226c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002270:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002274:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002278:	ebb2 040a 	subs.w	r4, r2, sl
 800227c:	eb63 050b 	sbc.w	r5, r3, fp
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	f04f 0300 	mov.w	r3, #0
 8002288:	00eb      	lsls	r3, r5, #3
 800228a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800228e:	00e2      	lsls	r2, r4, #3
 8002290:	4614      	mov	r4, r2
 8002292:	461d      	mov	r5, r3
 8002294:	4643      	mov	r3, r8
 8002296:	18e3      	adds	r3, r4, r3
 8002298:	603b      	str	r3, [r7, #0]
 800229a:	464b      	mov	r3, r9
 800229c:	eb45 0303 	adc.w	r3, r5, r3
 80022a0:	607b      	str	r3, [r7, #4]
 80022a2:	f04f 0200 	mov.w	r2, #0
 80022a6:	f04f 0300 	mov.w	r3, #0
 80022aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80022ae:	4629      	mov	r1, r5
 80022b0:	028b      	lsls	r3, r1, #10
 80022b2:	4621      	mov	r1, r4
 80022b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80022b8:	4621      	mov	r1, r4
 80022ba:	028a      	lsls	r2, r1, #10
 80022bc:	4610      	mov	r0, r2
 80022be:	4619      	mov	r1, r3
 80022c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022c2:	2200      	movs	r2, #0
 80022c4:	61bb      	str	r3, [r7, #24]
 80022c6:	61fa      	str	r2, [r7, #28]
 80022c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022cc:	f7fe f820 	bl	8000310 <__aeabi_uldivmod>
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	4613      	mov	r3, r2
 80022d6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80022d8:	4b0b      	ldr	r3, [pc, #44]	; (8002308 <HAL_RCC_GetSysClockFreq+0x200>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	0c1b      	lsrs	r3, r3, #16
 80022de:	f003 0303 	and.w	r3, r3, #3
 80022e2:	3301      	adds	r3, #1
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80022e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80022ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80022f2:	e002      	b.n	80022fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80022f4:	4b05      	ldr	r3, [pc, #20]	; (800230c <HAL_RCC_GetSysClockFreq+0x204>)
 80022f6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80022f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3750      	adds	r7, #80	; 0x50
 8002300:	46bd      	mov	sp, r7
 8002302:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002306:	bf00      	nop
 8002308:	40023800 	.word	0x40023800
 800230c:	00f42400 	.word	0x00f42400
 8002310:	007a1200 	.word	0x007a1200

08002314 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002318:	4b03      	ldr	r3, [pc, #12]	; (8002328 <HAL_RCC_GetHCLKFreq+0x14>)
 800231a:	681b      	ldr	r3, [r3, #0]
}
 800231c:	4618      	mov	r0, r3
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	20000028 	.word	0x20000028

0800232c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002330:	f7ff fff0 	bl	8002314 <HAL_RCC_GetHCLKFreq>
 8002334:	4602      	mov	r2, r0
 8002336:	4b05      	ldr	r3, [pc, #20]	; (800234c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	0a9b      	lsrs	r3, r3, #10
 800233c:	f003 0307 	and.w	r3, r3, #7
 8002340:	4903      	ldr	r1, [pc, #12]	; (8002350 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002342:	5ccb      	ldrb	r3, [r1, r3]
 8002344:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002348:	4618      	mov	r0, r3
 800234a:	bd80      	pop	{r7, pc}
 800234c:	40023800 	.word	0x40023800
 8002350:	08005a18 	.word	0x08005a18

08002354 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002358:	f7ff ffdc 	bl	8002314 <HAL_RCC_GetHCLKFreq>
 800235c:	4602      	mov	r2, r0
 800235e:	4b05      	ldr	r3, [pc, #20]	; (8002374 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	0b5b      	lsrs	r3, r3, #13
 8002364:	f003 0307 	and.w	r3, r3, #7
 8002368:	4903      	ldr	r1, [pc, #12]	; (8002378 <HAL_RCC_GetPCLK2Freq+0x24>)
 800236a:	5ccb      	ldrb	r3, [r1, r3]
 800236c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002370:	4618      	mov	r0, r3
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40023800 	.word	0x40023800
 8002378:	08005a18 	.word	0x08005a18

0800237c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b088      	sub	sp, #32
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002388:	2300      	movs	r3, #0
 800238a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800238c:	2300      	movs	r3, #0
 800238e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002390:	2300      	movs	r3, #0
 8002392:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002394:	2300      	movs	r3, #0
 8002396:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0301 	and.w	r3, r3, #1
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d012      	beq.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80023a4:	4b69      	ldr	r3, [pc, #420]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	4a68      	ldr	r2, [pc, #416]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023aa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80023ae:	6093      	str	r3, [r2, #8]
 80023b0:	4b66      	ldr	r3, [pc, #408]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023b8:	4964      	ldr	r1, [pc, #400]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023ba:	4313      	orrs	r3, r2
 80023bc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80023c6:	2301      	movs	r3, #1
 80023c8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d017      	beq.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80023d6:	4b5d      	ldr	r3, [pc, #372]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80023dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023e4:	4959      	ldr	r1, [pc, #356]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80023f4:	d101      	bne.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80023f6:	2301      	movs	r3, #1
 80023f8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d101      	bne.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002402:	2301      	movs	r3, #1
 8002404:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d017      	beq.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002412:	4b4e      	ldr	r3, [pc, #312]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002414:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002418:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002420:	494a      	ldr	r1, [pc, #296]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002422:	4313      	orrs	r3, r2
 8002424:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002430:	d101      	bne.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002432:	2301      	movs	r3, #1
 8002434:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800243e:	2301      	movs	r3, #1
 8002440:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800244e:	2301      	movs	r3, #1
 8002450:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0320 	and.w	r3, r3, #32
 800245a:	2b00      	cmp	r3, #0
 800245c:	f000 808b 	beq.w	8002576 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002460:	4b3a      	ldr	r3, [pc, #232]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002464:	4a39      	ldr	r2, [pc, #228]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002466:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800246a:	6413      	str	r3, [r2, #64]	; 0x40
 800246c:	4b37      	ldr	r3, [pc, #220]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800246e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002474:	60bb      	str	r3, [r7, #8]
 8002476:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002478:	4b35      	ldr	r3, [pc, #212]	; (8002550 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a34      	ldr	r2, [pc, #208]	; (8002550 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800247e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002482:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002484:	f7fe fefa 	bl	800127c <HAL_GetTick>
 8002488:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800248a:	e008      	b.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800248c:	f7fe fef6 	bl	800127c <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	2b64      	cmp	r3, #100	; 0x64
 8002498:	d901      	bls.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e38f      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800249e:	4b2c      	ldr	r3, [pc, #176]	; (8002550 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d0f0      	beq.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80024aa:	4b28      	ldr	r3, [pc, #160]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024b2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d035      	beq.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d02e      	beq.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80024c8:	4b20      	ldr	r3, [pc, #128]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024d0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80024d2:	4b1e      	ldr	r3, [pc, #120]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024d6:	4a1d      	ldr	r2, [pc, #116]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024dc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80024de:	4b1b      	ldr	r3, [pc, #108]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024e2:	4a1a      	ldr	r2, [pc, #104]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024e8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80024ea:	4a18      	ldr	r2, [pc, #96]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80024f0:	4b16      	ldr	r3, [pc, #88]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d114      	bne.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024fc:	f7fe febe 	bl	800127c <HAL_GetTick>
 8002500:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002502:	e00a      	b.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002504:	f7fe feba 	bl	800127c <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002512:	4293      	cmp	r3, r2
 8002514:	d901      	bls.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002516:	2303      	movs	r3, #3
 8002518:	e351      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800251a:	4b0c      	ldr	r3, [pc, #48]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800251c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800251e:	f003 0302 	and.w	r3, r3, #2
 8002522:	2b00      	cmp	r3, #0
 8002524:	d0ee      	beq.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800252e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002532:	d111      	bne.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002534:	4b05      	ldr	r3, [pc, #20]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002540:	4b04      	ldr	r3, [pc, #16]	; (8002554 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002542:	400b      	ands	r3, r1
 8002544:	4901      	ldr	r1, [pc, #4]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002546:	4313      	orrs	r3, r2
 8002548:	608b      	str	r3, [r1, #8]
 800254a:	e00b      	b.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800254c:	40023800 	.word	0x40023800
 8002550:	40007000 	.word	0x40007000
 8002554:	0ffffcff 	.word	0x0ffffcff
 8002558:	4bac      	ldr	r3, [pc, #688]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	4aab      	ldr	r2, [pc, #684]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800255e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002562:	6093      	str	r3, [r2, #8]
 8002564:	4ba9      	ldr	r3, [pc, #676]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002566:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002570:	49a6      	ldr	r1, [pc, #664]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002572:	4313      	orrs	r3, r2
 8002574:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0310 	and.w	r3, r3, #16
 800257e:	2b00      	cmp	r3, #0
 8002580:	d010      	beq.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002582:	4ba2      	ldr	r3, [pc, #648]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002584:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002588:	4aa0      	ldr	r2, [pc, #640]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800258a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800258e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002592:	4b9e      	ldr	r3, [pc, #632]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002594:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800259c:	499b      	ldr	r1, [pc, #620]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d00a      	beq.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025b0:	4b96      	ldr	r3, [pc, #600]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025b6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025be:	4993      	ldr	r1, [pc, #588]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00a      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025d2:	4b8e      	ldr	r3, [pc, #568]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025e0:	498a      	ldr	r1, [pc, #552]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025e2:	4313      	orrs	r3, r2
 80025e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d00a      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80025f4:	4b85      	ldr	r3, [pc, #532]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002602:	4982      	ldr	r1, [pc, #520]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002604:	4313      	orrs	r3, r2
 8002606:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00a      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002616:	4b7d      	ldr	r3, [pc, #500]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002618:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800261c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002624:	4979      	ldr	r1, [pc, #484]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002626:	4313      	orrs	r3, r2
 8002628:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002634:	2b00      	cmp	r3, #0
 8002636:	d00a      	beq.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002638:	4b74      	ldr	r3, [pc, #464]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800263a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800263e:	f023 0203 	bic.w	r2, r3, #3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002646:	4971      	ldr	r1, [pc, #452]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002648:	4313      	orrs	r3, r2
 800264a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002656:	2b00      	cmp	r3, #0
 8002658:	d00a      	beq.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800265a:	4b6c      	ldr	r3, [pc, #432]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800265c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002660:	f023 020c 	bic.w	r2, r3, #12
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002668:	4968      	ldr	r1, [pc, #416]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800266a:	4313      	orrs	r3, r2
 800266c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002678:	2b00      	cmp	r3, #0
 800267a:	d00a      	beq.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800267c:	4b63      	ldr	r3, [pc, #396]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800267e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002682:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800268a:	4960      	ldr	r1, [pc, #384]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800268c:	4313      	orrs	r3, r2
 800268e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800269a:	2b00      	cmp	r3, #0
 800269c:	d00a      	beq.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800269e:	4b5b      	ldr	r3, [pc, #364]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026a4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026ac:	4957      	ldr	r1, [pc, #348]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d00a      	beq.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80026c0:	4b52      	ldr	r3, [pc, #328]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026c6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ce:	494f      	ldr	r1, [pc, #316]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026d0:	4313      	orrs	r3, r2
 80026d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d00a      	beq.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80026e2:	4b4a      	ldr	r3, [pc, #296]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026f0:	4946      	ldr	r1, [pc, #280]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d00a      	beq.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002704:	4b41      	ldr	r3, [pc, #260]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800270a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002712:	493e      	ldr	r1, [pc, #248]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002714:	4313      	orrs	r3, r2
 8002716:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00a      	beq.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002726:	4b39      	ldr	r3, [pc, #228]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002728:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800272c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002734:	4935      	ldr	r1, [pc, #212]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002736:	4313      	orrs	r3, r2
 8002738:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00a      	beq.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002748:	4b30      	ldr	r3, [pc, #192]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800274a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800274e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002756:	492d      	ldr	r1, [pc, #180]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002758:	4313      	orrs	r3, r2
 800275a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d011      	beq.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800276a:	4b28      	ldr	r3, [pc, #160]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800276c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002770:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002778:	4924      	ldr	r1, [pc, #144]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800277a:	4313      	orrs	r3, r2
 800277c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002784:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002788:	d101      	bne.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800278a:	2301      	movs	r3, #1
 800278c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0308 	and.w	r3, r3, #8
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800279a:	2301      	movs	r3, #1
 800279c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00a      	beq.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80027aa:	4b18      	ldr	r3, [pc, #96]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027b0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027b8:	4914      	ldr	r1, [pc, #80]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027ba:	4313      	orrs	r3, r2
 80027bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d00b      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80027cc:	4b0f      	ldr	r3, [pc, #60]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027d2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027dc:	490b      	ldr	r1, [pc, #44]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d00f      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80027f0:	4b06      	ldr	r3, [pc, #24]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027f6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002800:	4902      	ldr	r1, [pc, #8]	; (800280c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002802:	4313      	orrs	r3, r2
 8002804:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002808:	e002      	b.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800280a:	bf00      	nop
 800280c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d00b      	beq.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800281c:	4b8a      	ldr	r3, [pc, #552]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800281e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002822:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800282c:	4986      	ldr	r1, [pc, #536]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800282e:	4313      	orrs	r3, r2
 8002830:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00b      	beq.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002840:	4b81      	ldr	r3, [pc, #516]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002842:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002846:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002850:	497d      	ldr	r1, [pc, #500]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002852:	4313      	orrs	r3, r2
 8002854:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d006      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002866:	2b00      	cmp	r3, #0
 8002868:	f000 80d6 	beq.w	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800286c:	4b76      	ldr	r3, [pc, #472]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a75      	ldr	r2, [pc, #468]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002872:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002876:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002878:	f7fe fd00 	bl	800127c <HAL_GetTick>
 800287c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800287e:	e008      	b.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002880:	f7fe fcfc 	bl	800127c <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b64      	cmp	r3, #100	; 0x64
 800288c:	d901      	bls.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e195      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002892:	4b6d      	ldr	r3, [pc, #436]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f0      	bne.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d021      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x572>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d11d      	bne.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80028b2:	4b65      	ldr	r3, [pc, #404]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028b8:	0c1b      	lsrs	r3, r3, #16
 80028ba:	f003 0303 	and.w	r3, r3, #3
 80028be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80028c0:	4b61      	ldr	r3, [pc, #388]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028c6:	0e1b      	lsrs	r3, r3, #24
 80028c8:	f003 030f 	and.w	r3, r3, #15
 80028cc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	019a      	lsls	r2, r3, #6
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	041b      	lsls	r3, r3, #16
 80028d8:	431a      	orrs	r2, r3
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	061b      	lsls	r3, r3, #24
 80028de:	431a      	orrs	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	071b      	lsls	r3, r3, #28
 80028e6:	4958      	ldr	r1, [pc, #352]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028e8:	4313      	orrs	r3, r2
 80028ea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d004      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002902:	d00a      	beq.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800290c:	2b00      	cmp	r3, #0
 800290e:	d02e      	beq.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002914:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002918:	d129      	bne.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800291a:	4b4b      	ldr	r3, [pc, #300]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800291c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002920:	0c1b      	lsrs	r3, r3, #16
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002928:	4b47      	ldr	r3, [pc, #284]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800292a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800292e:	0f1b      	lsrs	r3, r3, #28
 8002930:	f003 0307 	and.w	r3, r3, #7
 8002934:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	019a      	lsls	r2, r3, #6
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	041b      	lsls	r3, r3, #16
 8002940:	431a      	orrs	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	061b      	lsls	r3, r3, #24
 8002948:	431a      	orrs	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	071b      	lsls	r3, r3, #28
 800294e:	493e      	ldr	r1, [pc, #248]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002950:	4313      	orrs	r3, r2
 8002952:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002956:	4b3c      	ldr	r3, [pc, #240]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002958:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800295c:	f023 021f 	bic.w	r2, r3, #31
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002964:	3b01      	subs	r3, #1
 8002966:	4938      	ldr	r1, [pc, #224]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002968:	4313      	orrs	r3, r2
 800296a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d01d      	beq.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800297a:	4b33      	ldr	r3, [pc, #204]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800297c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002980:	0e1b      	lsrs	r3, r3, #24
 8002982:	f003 030f 	and.w	r3, r3, #15
 8002986:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002988:	4b2f      	ldr	r3, [pc, #188]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800298a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800298e:	0f1b      	lsrs	r3, r3, #28
 8002990:	f003 0307 	and.w	r3, r3, #7
 8002994:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	019a      	lsls	r2, r3, #6
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	691b      	ldr	r3, [r3, #16]
 80029a0:	041b      	lsls	r3, r3, #16
 80029a2:	431a      	orrs	r2, r3
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	061b      	lsls	r3, r3, #24
 80029a8:	431a      	orrs	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	071b      	lsls	r3, r3, #28
 80029ae:	4926      	ldr	r1, [pc, #152]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029b0:	4313      	orrs	r3, r2
 80029b2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d011      	beq.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	019a      	lsls	r2, r3, #6
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	041b      	lsls	r3, r3, #16
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	061b      	lsls	r3, r3, #24
 80029d6:	431a      	orrs	r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	071b      	lsls	r3, r3, #28
 80029de:	491a      	ldr	r1, [pc, #104]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80029e6:	4b18      	ldr	r3, [pc, #96]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a17      	ldr	r2, [pc, #92]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029ec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80029f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029f2:	f7fe fc43 	bl	800127c <HAL_GetTick>
 80029f6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80029f8:	e008      	b.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80029fa:	f7fe fc3f 	bl	800127c <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	2b64      	cmp	r3, #100	; 0x64
 8002a06:	d901      	bls.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e0d8      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002a0c:	4b0e      	ldr	r3, [pc, #56]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d0f0      	beq.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	f040 80ce 	bne.w	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002a20:	4b09      	ldr	r3, [pc, #36]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a08      	ldr	r2, [pc, #32]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a2c:	f7fe fc26 	bl	800127c <HAL_GetTick>
 8002a30:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002a32:	e00b      	b.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002a34:	f7fe fc22 	bl	800127c <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b64      	cmp	r3, #100	; 0x64
 8002a40:	d904      	bls.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e0bb      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002a46:	bf00      	nop
 8002a48:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002a4c:	4b5e      	ldr	r3, [pc, #376]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a58:	d0ec      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d003      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d009      	beq.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d02e      	beq.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d12a      	bne.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002a82:	4b51      	ldr	r3, [pc, #324]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a88:	0c1b      	lsrs	r3, r3, #16
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002a90:	4b4d      	ldr	r3, [pc, #308]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a96:	0f1b      	lsrs	r3, r3, #28
 8002a98:	f003 0307 	and.w	r3, r3, #7
 8002a9c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	019a      	lsls	r2, r3, #6
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	041b      	lsls	r3, r3, #16
 8002aa8:	431a      	orrs	r2, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	061b      	lsls	r3, r3, #24
 8002ab0:	431a      	orrs	r2, r3
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	071b      	lsls	r3, r3, #28
 8002ab6:	4944      	ldr	r1, [pc, #272]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002abe:	4b42      	ldr	r3, [pc, #264]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ac0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ac4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002acc:	3b01      	subs	r3, #1
 8002ace:	021b      	lsls	r3, r3, #8
 8002ad0:	493d      	ldr	r1, [pc, #244]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d022      	beq.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ae8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002aec:	d11d      	bne.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002aee:	4b36      	ldr	r3, [pc, #216]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002af4:	0e1b      	lsrs	r3, r3, #24
 8002af6:	f003 030f 	and.w	r3, r3, #15
 8002afa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002afc:	4b32      	ldr	r3, [pc, #200]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b02:	0f1b      	lsrs	r3, r3, #28
 8002b04:	f003 0307 	and.w	r3, r3, #7
 8002b08:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	695b      	ldr	r3, [r3, #20]
 8002b0e:	019a      	lsls	r2, r3, #6
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	041b      	lsls	r3, r3, #16
 8002b16:	431a      	orrs	r2, r3
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	061b      	lsls	r3, r3, #24
 8002b1c:	431a      	orrs	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	071b      	lsls	r3, r3, #28
 8002b22:	4929      	ldr	r1, [pc, #164]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0308 	and.w	r3, r3, #8
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d028      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002b36:	4b24      	ldr	r3, [pc, #144]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b3c:	0e1b      	lsrs	r3, r3, #24
 8002b3e:	f003 030f 	and.w	r3, r3, #15
 8002b42:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002b44:	4b20      	ldr	r3, [pc, #128]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b4a:	0c1b      	lsrs	r3, r3, #16
 8002b4c:	f003 0303 	and.w	r3, r3, #3
 8002b50:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	019a      	lsls	r2, r3, #6
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	041b      	lsls	r3, r3, #16
 8002b5c:	431a      	orrs	r2, r3
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	061b      	lsls	r3, r3, #24
 8002b62:	431a      	orrs	r2, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	69db      	ldr	r3, [r3, #28]
 8002b68:	071b      	lsls	r3, r3, #28
 8002b6a:	4917      	ldr	r1, [pc, #92]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002b72:	4b15      	ldr	r3, [pc, #84]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b80:	4911      	ldr	r1, [pc, #68]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002b88:	4b0f      	ldr	r3, [pc, #60]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a0e      	ldr	r2, [pc, #56]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b94:	f7fe fb72 	bl	800127c <HAL_GetTick>
 8002b98:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002b9a:	e008      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002b9c:	f7fe fb6e 	bl	800127c <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b64      	cmp	r3, #100	; 0x64
 8002ba8:	d901      	bls.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e007      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002bae:	4b06      	ldr	r3, [pc, #24]	; (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002bb6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002bba:	d1ef      	bne.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3720      	adds	r7, #32
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40023800 	.word	0x40023800

08002bcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e040      	b.n	8002c60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d106      	bne.n	8002bf4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f7fe f956 	bl	8000ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2224      	movs	r2, #36	; 0x24
 8002bf8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0201 	bic.w	r2, r2, #1
 8002c08:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d002      	beq.n	8002c18 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f000 fe86 	bl	8003924 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 fc1f 	bl	800345c <UART_SetConfig>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d101      	bne.n	8002c28 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e01b      	b.n	8002c60 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	685a      	ldr	r2, [r3, #4]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f042 0201 	orr.w	r2, r2, #1
 8002c56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 ff05 	bl	8003a68 <UART_CheckIdleState>
 8002c5e:	4603      	mov	r3, r0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3708      	adds	r7, #8
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08a      	sub	sp, #40	; 0x28
 8002c6c:	af02      	add	r7, sp, #8
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	603b      	str	r3, [r7, #0]
 8002c74:	4613      	mov	r3, r2
 8002c76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c7c:	2b20      	cmp	r3, #32
 8002c7e:	d177      	bne.n	8002d70 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d002      	beq.n	8002c8c <HAL_UART_Transmit+0x24>
 8002c86:	88fb      	ldrh	r3, [r7, #6]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d101      	bne.n	8002c90 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e070      	b.n	8002d72 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2221      	movs	r2, #33	; 0x21
 8002c9c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c9e:	f7fe faed 	bl	800127c <HAL_GetTick>
 8002ca2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	88fa      	ldrh	r2, [r7, #6]
 8002ca8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	88fa      	ldrh	r2, [r7, #6]
 8002cb0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cbc:	d108      	bne.n	8002cd0 <HAL_UART_Transmit+0x68>
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d104      	bne.n	8002cd0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	61bb      	str	r3, [r7, #24]
 8002cce:	e003      	b.n	8002cd8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002cd8:	e02f      	b.n	8002d3a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	9300      	str	r3, [sp, #0]
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	2180      	movs	r1, #128	; 0x80
 8002ce4:	68f8      	ldr	r0, [r7, #12]
 8002ce6:	f000 ff67 	bl	8003bb8 <UART_WaitOnFlagUntilTimeout>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d004      	beq.n	8002cfa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2220      	movs	r2, #32
 8002cf4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e03b      	b.n	8002d72 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10b      	bne.n	8002d18 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	881b      	ldrh	r3, [r3, #0]
 8002d04:	461a      	mov	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d0e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	3302      	adds	r3, #2
 8002d14:	61bb      	str	r3, [r7, #24]
 8002d16:	e007      	b.n	8002d28 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	781a      	ldrb	r2, [r3, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	3301      	adds	r3, #1
 8002d26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	3b01      	subs	r3, #1
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d1c9      	bne.n	8002cda <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	9300      	str	r3, [sp, #0]
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2140      	movs	r1, #64	; 0x40
 8002d50:	68f8      	ldr	r0, [r7, #12]
 8002d52:	f000 ff31 	bl	8003bb8 <UART_WaitOnFlagUntilTimeout>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d004      	beq.n	8002d66 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2220      	movs	r2, #32
 8002d60:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e005      	b.n	8002d72 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2220      	movs	r2, #32
 8002d6a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	e000      	b.n	8002d72 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002d70:	2302      	movs	r3, #2
  }
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3720      	adds	r7, #32
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b08a      	sub	sp, #40	; 0x28
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	60f8      	str	r0, [r7, #12]
 8002d82:	60b9      	str	r1, [r7, #8]
 8002d84:	4613      	mov	r3, r2
 8002d86:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d8e:	2b20      	cmp	r3, #32
 8002d90:	d132      	bne.n	8002df8 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d002      	beq.n	8002d9e <HAL_UART_Receive_IT+0x24>
 8002d98:	88fb      	ldrh	r3, [r7, #6]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d101      	bne.n	8002da2 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e02b      	b.n	8002dfa <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d018      	beq.n	8002de8 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	e853 3f00 	ldrex	r3, [r3]
 8002dc2:	613b      	str	r3, [r7, #16]
   return(result);
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002dca:	627b      	str	r3, [r7, #36]	; 0x24
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd4:	623b      	str	r3, [r7, #32]
 8002dd6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd8:	69f9      	ldr	r1, [r7, #28]
 8002dda:	6a3a      	ldr	r2, [r7, #32]
 8002ddc:	e841 2300 	strex	r3, r2, [r1]
 8002de0:	61bb      	str	r3, [r7, #24]
   return(result);
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1e6      	bne.n	8002db6 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002de8:	88fb      	ldrh	r3, [r7, #6]
 8002dea:	461a      	mov	r2, r3
 8002dec:	68b9      	ldr	r1, [r7, #8]
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f000 ff50 	bl	8003c94 <UART_Start_Receive_IT>
 8002df4:	4603      	mov	r3, r0
 8002df6:	e000      	b.n	8002dfa <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8002df8:	2302      	movs	r3, #2
  }
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3728      	adds	r7, #40	; 0x28
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
	...

08002e04 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b0ba      	sub	sp, #232	; 0xe8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	69db      	ldr	r3, [r3, #28]
 8002e12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002e2a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002e2e:	f640 030f 	movw	r3, #2063	; 0x80f
 8002e32:	4013      	ands	r3, r2
 8002e34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002e38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d115      	bne.n	8002e6c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002e40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e44:	f003 0320 	and.w	r3, r3, #32
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00f      	beq.n	8002e6c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e50:	f003 0320 	and.w	r3, r3, #32
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d009      	beq.n	8002e6c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	f000 82c6 	beq.w	80033ee <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	4798      	blx	r3
      }
      return;
 8002e6a:	e2c0      	b.n	80033ee <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002e6c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f000 8117 	beq.w	80030a4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002e76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d106      	bne.n	8002e90 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002e82:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002e86:	4b85      	ldr	r3, [pc, #532]	; (800309c <HAL_UART_IRQHandler+0x298>)
 8002e88:	4013      	ands	r3, r2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f000 810a 	beq.w	80030a4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e94:	f003 0301 	and.w	r3, r3, #1
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d011      	beq.n	8002ec0 <HAL_UART_IRQHandler+0xbc>
 8002e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d00b      	beq.n	8002ec0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2201      	movs	r2, #1
 8002eae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002eb6:	f043 0201 	orr.w	r2, r3, #1
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002ec0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d011      	beq.n	8002ef0 <HAL_UART_IRQHandler+0xec>
 8002ecc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00b      	beq.n	8002ef0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2202      	movs	r2, #2
 8002ede:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ee6:	f043 0204 	orr.w	r2, r3, #4
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ef4:	f003 0304 	and.w	r3, r3, #4
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d011      	beq.n	8002f20 <HAL_UART_IRQHandler+0x11c>
 8002efc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f00:	f003 0301 	and.w	r3, r3, #1
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d00b      	beq.n	8002f20 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2204      	movs	r2, #4
 8002f0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f16:	f043 0202 	orr.w	r2, r3, #2
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002f20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f24:	f003 0308 	and.w	r3, r3, #8
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d017      	beq.n	8002f5c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002f2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f30:	f003 0320 	and.w	r3, r3, #32
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d105      	bne.n	8002f44 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002f38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f3c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d00b      	beq.n	8002f5c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2208      	movs	r2, #8
 8002f4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f52:	f043 0208 	orr.w	r2, r3, #8
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002f5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d012      	beq.n	8002f8e <HAL_UART_IRQHandler+0x18a>
 8002f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f6c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00c      	beq.n	8002f8e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f7c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f84:	f043 0220 	orr.w	r2, r3, #32
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	f000 822c 	beq.w	80033f2 <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f9e:	f003 0320 	and.w	r3, r3, #32
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00d      	beq.n	8002fc2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002fa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002faa:	f003 0320 	and.w	r3, r3, #32
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d007      	beq.n	8002fc2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fc8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fd6:	2b40      	cmp	r3, #64	; 0x40
 8002fd8:	d005      	beq.n	8002fe6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002fda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002fde:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d04f      	beq.n	8003086 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f000 ff1a 	bl	8003e20 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ff6:	2b40      	cmp	r3, #64	; 0x40
 8002ff8:	d141      	bne.n	800307e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	3308      	adds	r3, #8
 8003000:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003004:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003008:	e853 3f00 	ldrex	r3, [r3]
 800300c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003010:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003014:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003018:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	3308      	adds	r3, #8
 8003022:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003026:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800302a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800302e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003032:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003036:	e841 2300 	strex	r3, r2, [r1]
 800303a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800303e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d1d9      	bne.n	8002ffa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800304a:	2b00      	cmp	r3, #0
 800304c:	d013      	beq.n	8003076 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003052:	4a13      	ldr	r2, [pc, #76]	; (80030a0 <HAL_UART_IRQHandler+0x29c>)
 8003054:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800305a:	4618      	mov	r0, r3
 800305c:	f7fe fa9b 	bl	8001596 <HAL_DMA_Abort_IT>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d017      	beq.n	8003096 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800306a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003070:	4610      	mov	r0, r2
 8003072:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003074:	e00f      	b.n	8003096 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 f9d0 	bl	800341c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800307c:	e00b      	b.n	8003096 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 f9cc 	bl	800341c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003084:	e007      	b.n	8003096 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 f9c8 	bl	800341c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003094:	e1ad      	b.n	80033f2 <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003096:	bf00      	nop
    return;
 8003098:	e1ab      	b.n	80033f2 <HAL_UART_IRQHandler+0x5ee>
 800309a:	bf00      	nop
 800309c:	04000120 	.word	0x04000120
 80030a0:	08003ee9 	.word	0x08003ee9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	f040 8166 	bne.w	800337a <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80030ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030b2:	f003 0310 	and.w	r3, r3, #16
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f000 815f 	beq.w	800337a <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80030bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80030c0:	f003 0310 	and.w	r3, r3, #16
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	f000 8158 	beq.w	800337a <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2210      	movs	r2, #16
 80030d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030dc:	2b40      	cmp	r3, #64	; 0x40
 80030de:	f040 80d0 	bne.w	8003282 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80030ee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f000 80ab 	beq.w	800324e <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80030fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003102:	429a      	cmp	r2, r3
 8003104:	f080 80a3 	bcs.w	800324e <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800310e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003116:	69db      	ldr	r3, [r3, #28]
 8003118:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800311c:	f000 8086 	beq.w	800322c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003128:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800312c:	e853 3f00 	ldrex	r3, [r3]
 8003130:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003134:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003138:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800313c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	461a      	mov	r2, r3
 8003146:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800314a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800314e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003152:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003156:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800315a:	e841 2300 	strex	r3, r2, [r1]
 800315e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003162:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003166:	2b00      	cmp	r3, #0
 8003168:	d1da      	bne.n	8003120 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	3308      	adds	r3, #8
 8003170:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003172:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003174:	e853 3f00 	ldrex	r3, [r3]
 8003178:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800317a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800317c:	f023 0301 	bic.w	r3, r3, #1
 8003180:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	3308      	adds	r3, #8
 800318a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800318e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003192:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003194:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003196:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800319a:	e841 2300 	strex	r3, r2, [r1]
 800319e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80031a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1e1      	bne.n	800316a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	3308      	adds	r3, #8
 80031ac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80031b0:	e853 3f00 	ldrex	r3, [r3]
 80031b4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80031b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	3308      	adds	r3, #8
 80031c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80031ca:	66fa      	str	r2, [r7, #108]	; 0x6c
 80031cc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80031d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80031d2:	e841 2300 	strex	r3, r2, [r1]
 80031d6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80031d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1e3      	bne.n	80031a6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2220      	movs	r2, #32
 80031e2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031f4:	e853 3f00 	ldrex	r3, [r3]
 80031f8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80031fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031fc:	f023 0310 	bic.w	r3, r3, #16
 8003200:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	461a      	mov	r2, r3
 800320a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800320e:	65bb      	str	r3, [r7, #88]	; 0x58
 8003210:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003212:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003214:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003216:	e841 2300 	strex	r3, r2, [r1]
 800321a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800321c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800321e:	2b00      	cmp	r3, #0
 8003220:	d1e4      	bne.n	80031ec <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003226:	4618      	mov	r0, r3
 8003228:	f7fe f945 	bl	80014b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2202      	movs	r2, #2
 8003230:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800323e:	b29b      	uxth	r3, r3
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	b29b      	uxth	r3, r3
 8003244:	4619      	mov	r1, r3
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 f8f2 	bl	8003430 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800324c:	e0d3      	b.n	80033f6 <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003254:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003258:	429a      	cmp	r2, r3
 800325a:	f040 80cc 	bne.w	80033f6 <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003262:	69db      	ldr	r3, [r3, #28]
 8003264:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003268:	f040 80c5 	bne.w	80033f6 <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2202      	movs	r2, #2
 8003270:	665a      	str	r2, [r3, #100]	; 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003278:	4619      	mov	r1, r3
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 f8d8 	bl	8003430 <HAL_UARTEx_RxEventCallback>
      return;
 8003280:	e0b9      	b.n	80033f6 <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800328e:	b29b      	uxth	r3, r3
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800329c:	b29b      	uxth	r3, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f000 80ab 	beq.w	80033fa <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 80032a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	f000 80a6 	beq.w	80033fa <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032b6:	e853 3f00 	ldrex	r3, [r3]
 80032ba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80032bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80032c2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	461a      	mov	r2, r3
 80032cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80032d0:	647b      	str	r3, [r7, #68]	; 0x44
 80032d2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80032d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80032d8:	e841 2300 	strex	r3, r2, [r1]
 80032dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80032de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1e4      	bne.n	80032ae <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	3308      	adds	r3, #8
 80032ea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ee:	e853 3f00 	ldrex	r3, [r3]
 80032f2:	623b      	str	r3, [r7, #32]
   return(result);
 80032f4:	6a3b      	ldr	r3, [r7, #32]
 80032f6:	f023 0301 	bic.w	r3, r3, #1
 80032fa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	3308      	adds	r3, #8
 8003304:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003308:	633a      	str	r2, [r7, #48]	; 0x30
 800330a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800330c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800330e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003310:	e841 2300 	strex	r3, r2, [r1]
 8003314:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003318:	2b00      	cmp	r3, #0
 800331a:	d1e3      	bne.n	80032e4 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2220      	movs	r2, #32
 8003320:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	e853 3f00 	ldrex	r3, [r3]
 800333c:	60fb      	str	r3, [r7, #12]
   return(result);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f023 0310 	bic.w	r3, r3, #16
 8003344:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	461a      	mov	r2, r3
 800334e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003352:	61fb      	str	r3, [r7, #28]
 8003354:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003356:	69b9      	ldr	r1, [r7, #24]
 8003358:	69fa      	ldr	r2, [r7, #28]
 800335a:	e841 2300 	strex	r3, r2, [r1]
 800335e:	617b      	str	r3, [r7, #20]
   return(result);
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1e4      	bne.n	8003330 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2202      	movs	r2, #2
 800336a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800336c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003370:	4619      	mov	r1, r3
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 f85c 	bl	8003430 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003378:	e03f      	b.n	80033fa <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800337a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800337e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00e      	beq.n	80033a4 <HAL_UART_IRQHandler+0x5a0>
 8003386:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800338a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d008      	beq.n	80033a4 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800339a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f000 f853 	bl	8003448 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80033a2:	e02d      	b.n	8003400 <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80033a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d00e      	beq.n	80033ce <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80033b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d008      	beq.n	80033ce <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d01c      	beq.n	80033fe <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	4798      	blx	r3
    }
    return;
 80033cc:	e017      	b.n	80033fe <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80033ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d012      	beq.n	8003400 <HAL_UART_IRQHandler+0x5fc>
 80033da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00c      	beq.n	8003400 <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 fd90 	bl	8003f0c <UART_EndTransmit_IT>
    return;
 80033ec:	e008      	b.n	8003400 <HAL_UART_IRQHandler+0x5fc>
      return;
 80033ee:	bf00      	nop
 80033f0:	e006      	b.n	8003400 <HAL_UART_IRQHandler+0x5fc>
    return;
 80033f2:	bf00      	nop
 80033f4:	e004      	b.n	8003400 <HAL_UART_IRQHandler+0x5fc>
      return;
 80033f6:	bf00      	nop
 80033f8:	e002      	b.n	8003400 <HAL_UART_IRQHandler+0x5fc>
      return;
 80033fa:	bf00      	nop
 80033fc:	e000      	b.n	8003400 <HAL_UART_IRQHandler+0x5fc>
    return;
 80033fe:	bf00      	nop
  }

}
 8003400:	37e8      	adds	r7, #232	; 0xe8
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop

08003408 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	460b      	mov	r3, r1
 800343a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr

0800345c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b088      	sub	sp, #32
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003464:	2300      	movs	r3, #0
 8003466:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689a      	ldr	r2, [r3, #8]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	691b      	ldr	r3, [r3, #16]
 8003470:	431a      	orrs	r2, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	431a      	orrs	r2, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	69db      	ldr	r3, [r3, #28]
 800347c:	4313      	orrs	r3, r2
 800347e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	4ba6      	ldr	r3, [pc, #664]	; (8003720 <UART_SetConfig+0x2c4>)
 8003488:	4013      	ands	r3, r2
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	6812      	ldr	r2, [r2, #0]
 800348e:	6979      	ldr	r1, [r7, #20]
 8003490:	430b      	orrs	r3, r1
 8003492:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68da      	ldr	r2, [r3, #12]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a1b      	ldr	r3, [r3, #32]
 80034b4:	697a      	ldr	r2, [r7, #20]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	697a      	ldr	r2, [r7, #20]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a94      	ldr	r2, [pc, #592]	; (8003724 <UART_SetConfig+0x2c8>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d120      	bne.n	800351a <UART_SetConfig+0xbe>
 80034d8:	4b93      	ldr	r3, [pc, #588]	; (8003728 <UART_SetConfig+0x2cc>)
 80034da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034de:	f003 0303 	and.w	r3, r3, #3
 80034e2:	2b03      	cmp	r3, #3
 80034e4:	d816      	bhi.n	8003514 <UART_SetConfig+0xb8>
 80034e6:	a201      	add	r2, pc, #4	; (adr r2, 80034ec <UART_SetConfig+0x90>)
 80034e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ec:	080034fd 	.word	0x080034fd
 80034f0:	08003509 	.word	0x08003509
 80034f4:	08003503 	.word	0x08003503
 80034f8:	0800350f 	.word	0x0800350f
 80034fc:	2301      	movs	r3, #1
 80034fe:	77fb      	strb	r3, [r7, #31]
 8003500:	e150      	b.n	80037a4 <UART_SetConfig+0x348>
 8003502:	2302      	movs	r3, #2
 8003504:	77fb      	strb	r3, [r7, #31]
 8003506:	e14d      	b.n	80037a4 <UART_SetConfig+0x348>
 8003508:	2304      	movs	r3, #4
 800350a:	77fb      	strb	r3, [r7, #31]
 800350c:	e14a      	b.n	80037a4 <UART_SetConfig+0x348>
 800350e:	2308      	movs	r3, #8
 8003510:	77fb      	strb	r3, [r7, #31]
 8003512:	e147      	b.n	80037a4 <UART_SetConfig+0x348>
 8003514:	2310      	movs	r3, #16
 8003516:	77fb      	strb	r3, [r7, #31]
 8003518:	e144      	b.n	80037a4 <UART_SetConfig+0x348>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a83      	ldr	r2, [pc, #524]	; (800372c <UART_SetConfig+0x2d0>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d132      	bne.n	800358a <UART_SetConfig+0x12e>
 8003524:	4b80      	ldr	r3, [pc, #512]	; (8003728 <UART_SetConfig+0x2cc>)
 8003526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800352a:	f003 030c 	and.w	r3, r3, #12
 800352e:	2b0c      	cmp	r3, #12
 8003530:	d828      	bhi.n	8003584 <UART_SetConfig+0x128>
 8003532:	a201      	add	r2, pc, #4	; (adr r2, 8003538 <UART_SetConfig+0xdc>)
 8003534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003538:	0800356d 	.word	0x0800356d
 800353c:	08003585 	.word	0x08003585
 8003540:	08003585 	.word	0x08003585
 8003544:	08003585 	.word	0x08003585
 8003548:	08003579 	.word	0x08003579
 800354c:	08003585 	.word	0x08003585
 8003550:	08003585 	.word	0x08003585
 8003554:	08003585 	.word	0x08003585
 8003558:	08003573 	.word	0x08003573
 800355c:	08003585 	.word	0x08003585
 8003560:	08003585 	.word	0x08003585
 8003564:	08003585 	.word	0x08003585
 8003568:	0800357f 	.word	0x0800357f
 800356c:	2300      	movs	r3, #0
 800356e:	77fb      	strb	r3, [r7, #31]
 8003570:	e118      	b.n	80037a4 <UART_SetConfig+0x348>
 8003572:	2302      	movs	r3, #2
 8003574:	77fb      	strb	r3, [r7, #31]
 8003576:	e115      	b.n	80037a4 <UART_SetConfig+0x348>
 8003578:	2304      	movs	r3, #4
 800357a:	77fb      	strb	r3, [r7, #31]
 800357c:	e112      	b.n	80037a4 <UART_SetConfig+0x348>
 800357e:	2308      	movs	r3, #8
 8003580:	77fb      	strb	r3, [r7, #31]
 8003582:	e10f      	b.n	80037a4 <UART_SetConfig+0x348>
 8003584:	2310      	movs	r3, #16
 8003586:	77fb      	strb	r3, [r7, #31]
 8003588:	e10c      	b.n	80037a4 <UART_SetConfig+0x348>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a68      	ldr	r2, [pc, #416]	; (8003730 <UART_SetConfig+0x2d4>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d120      	bne.n	80035d6 <UART_SetConfig+0x17a>
 8003594:	4b64      	ldr	r3, [pc, #400]	; (8003728 <UART_SetConfig+0x2cc>)
 8003596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800359a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800359e:	2b30      	cmp	r3, #48	; 0x30
 80035a0:	d013      	beq.n	80035ca <UART_SetConfig+0x16e>
 80035a2:	2b30      	cmp	r3, #48	; 0x30
 80035a4:	d814      	bhi.n	80035d0 <UART_SetConfig+0x174>
 80035a6:	2b20      	cmp	r3, #32
 80035a8:	d009      	beq.n	80035be <UART_SetConfig+0x162>
 80035aa:	2b20      	cmp	r3, #32
 80035ac:	d810      	bhi.n	80035d0 <UART_SetConfig+0x174>
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d002      	beq.n	80035b8 <UART_SetConfig+0x15c>
 80035b2:	2b10      	cmp	r3, #16
 80035b4:	d006      	beq.n	80035c4 <UART_SetConfig+0x168>
 80035b6:	e00b      	b.n	80035d0 <UART_SetConfig+0x174>
 80035b8:	2300      	movs	r3, #0
 80035ba:	77fb      	strb	r3, [r7, #31]
 80035bc:	e0f2      	b.n	80037a4 <UART_SetConfig+0x348>
 80035be:	2302      	movs	r3, #2
 80035c0:	77fb      	strb	r3, [r7, #31]
 80035c2:	e0ef      	b.n	80037a4 <UART_SetConfig+0x348>
 80035c4:	2304      	movs	r3, #4
 80035c6:	77fb      	strb	r3, [r7, #31]
 80035c8:	e0ec      	b.n	80037a4 <UART_SetConfig+0x348>
 80035ca:	2308      	movs	r3, #8
 80035cc:	77fb      	strb	r3, [r7, #31]
 80035ce:	e0e9      	b.n	80037a4 <UART_SetConfig+0x348>
 80035d0:	2310      	movs	r3, #16
 80035d2:	77fb      	strb	r3, [r7, #31]
 80035d4:	e0e6      	b.n	80037a4 <UART_SetConfig+0x348>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a56      	ldr	r2, [pc, #344]	; (8003734 <UART_SetConfig+0x2d8>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d120      	bne.n	8003622 <UART_SetConfig+0x1c6>
 80035e0:	4b51      	ldr	r3, [pc, #324]	; (8003728 <UART_SetConfig+0x2cc>)
 80035e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80035ea:	2bc0      	cmp	r3, #192	; 0xc0
 80035ec:	d013      	beq.n	8003616 <UART_SetConfig+0x1ba>
 80035ee:	2bc0      	cmp	r3, #192	; 0xc0
 80035f0:	d814      	bhi.n	800361c <UART_SetConfig+0x1c0>
 80035f2:	2b80      	cmp	r3, #128	; 0x80
 80035f4:	d009      	beq.n	800360a <UART_SetConfig+0x1ae>
 80035f6:	2b80      	cmp	r3, #128	; 0x80
 80035f8:	d810      	bhi.n	800361c <UART_SetConfig+0x1c0>
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d002      	beq.n	8003604 <UART_SetConfig+0x1a8>
 80035fe:	2b40      	cmp	r3, #64	; 0x40
 8003600:	d006      	beq.n	8003610 <UART_SetConfig+0x1b4>
 8003602:	e00b      	b.n	800361c <UART_SetConfig+0x1c0>
 8003604:	2300      	movs	r3, #0
 8003606:	77fb      	strb	r3, [r7, #31]
 8003608:	e0cc      	b.n	80037a4 <UART_SetConfig+0x348>
 800360a:	2302      	movs	r3, #2
 800360c:	77fb      	strb	r3, [r7, #31]
 800360e:	e0c9      	b.n	80037a4 <UART_SetConfig+0x348>
 8003610:	2304      	movs	r3, #4
 8003612:	77fb      	strb	r3, [r7, #31]
 8003614:	e0c6      	b.n	80037a4 <UART_SetConfig+0x348>
 8003616:	2308      	movs	r3, #8
 8003618:	77fb      	strb	r3, [r7, #31]
 800361a:	e0c3      	b.n	80037a4 <UART_SetConfig+0x348>
 800361c:	2310      	movs	r3, #16
 800361e:	77fb      	strb	r3, [r7, #31]
 8003620:	e0c0      	b.n	80037a4 <UART_SetConfig+0x348>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a44      	ldr	r2, [pc, #272]	; (8003738 <UART_SetConfig+0x2dc>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d125      	bne.n	8003678 <UART_SetConfig+0x21c>
 800362c:	4b3e      	ldr	r3, [pc, #248]	; (8003728 <UART_SetConfig+0x2cc>)
 800362e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003636:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800363a:	d017      	beq.n	800366c <UART_SetConfig+0x210>
 800363c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003640:	d817      	bhi.n	8003672 <UART_SetConfig+0x216>
 8003642:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003646:	d00b      	beq.n	8003660 <UART_SetConfig+0x204>
 8003648:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800364c:	d811      	bhi.n	8003672 <UART_SetConfig+0x216>
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <UART_SetConfig+0x1fe>
 8003652:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003656:	d006      	beq.n	8003666 <UART_SetConfig+0x20a>
 8003658:	e00b      	b.n	8003672 <UART_SetConfig+0x216>
 800365a:	2300      	movs	r3, #0
 800365c:	77fb      	strb	r3, [r7, #31]
 800365e:	e0a1      	b.n	80037a4 <UART_SetConfig+0x348>
 8003660:	2302      	movs	r3, #2
 8003662:	77fb      	strb	r3, [r7, #31]
 8003664:	e09e      	b.n	80037a4 <UART_SetConfig+0x348>
 8003666:	2304      	movs	r3, #4
 8003668:	77fb      	strb	r3, [r7, #31]
 800366a:	e09b      	b.n	80037a4 <UART_SetConfig+0x348>
 800366c:	2308      	movs	r3, #8
 800366e:	77fb      	strb	r3, [r7, #31]
 8003670:	e098      	b.n	80037a4 <UART_SetConfig+0x348>
 8003672:	2310      	movs	r3, #16
 8003674:	77fb      	strb	r3, [r7, #31]
 8003676:	e095      	b.n	80037a4 <UART_SetConfig+0x348>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a2f      	ldr	r2, [pc, #188]	; (800373c <UART_SetConfig+0x2e0>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d125      	bne.n	80036ce <UART_SetConfig+0x272>
 8003682:	4b29      	ldr	r3, [pc, #164]	; (8003728 <UART_SetConfig+0x2cc>)
 8003684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003688:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800368c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003690:	d017      	beq.n	80036c2 <UART_SetConfig+0x266>
 8003692:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003696:	d817      	bhi.n	80036c8 <UART_SetConfig+0x26c>
 8003698:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800369c:	d00b      	beq.n	80036b6 <UART_SetConfig+0x25a>
 800369e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036a2:	d811      	bhi.n	80036c8 <UART_SetConfig+0x26c>
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d003      	beq.n	80036b0 <UART_SetConfig+0x254>
 80036a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036ac:	d006      	beq.n	80036bc <UART_SetConfig+0x260>
 80036ae:	e00b      	b.n	80036c8 <UART_SetConfig+0x26c>
 80036b0:	2301      	movs	r3, #1
 80036b2:	77fb      	strb	r3, [r7, #31]
 80036b4:	e076      	b.n	80037a4 <UART_SetConfig+0x348>
 80036b6:	2302      	movs	r3, #2
 80036b8:	77fb      	strb	r3, [r7, #31]
 80036ba:	e073      	b.n	80037a4 <UART_SetConfig+0x348>
 80036bc:	2304      	movs	r3, #4
 80036be:	77fb      	strb	r3, [r7, #31]
 80036c0:	e070      	b.n	80037a4 <UART_SetConfig+0x348>
 80036c2:	2308      	movs	r3, #8
 80036c4:	77fb      	strb	r3, [r7, #31]
 80036c6:	e06d      	b.n	80037a4 <UART_SetConfig+0x348>
 80036c8:	2310      	movs	r3, #16
 80036ca:	77fb      	strb	r3, [r7, #31]
 80036cc:	e06a      	b.n	80037a4 <UART_SetConfig+0x348>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a1b      	ldr	r2, [pc, #108]	; (8003740 <UART_SetConfig+0x2e4>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d138      	bne.n	800374a <UART_SetConfig+0x2ee>
 80036d8:	4b13      	ldr	r3, [pc, #76]	; (8003728 <UART_SetConfig+0x2cc>)
 80036da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036de:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80036e2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80036e6:	d017      	beq.n	8003718 <UART_SetConfig+0x2bc>
 80036e8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80036ec:	d82a      	bhi.n	8003744 <UART_SetConfig+0x2e8>
 80036ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036f2:	d00b      	beq.n	800370c <UART_SetConfig+0x2b0>
 80036f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036f8:	d824      	bhi.n	8003744 <UART_SetConfig+0x2e8>
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d003      	beq.n	8003706 <UART_SetConfig+0x2aa>
 80036fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003702:	d006      	beq.n	8003712 <UART_SetConfig+0x2b6>
 8003704:	e01e      	b.n	8003744 <UART_SetConfig+0x2e8>
 8003706:	2300      	movs	r3, #0
 8003708:	77fb      	strb	r3, [r7, #31]
 800370a:	e04b      	b.n	80037a4 <UART_SetConfig+0x348>
 800370c:	2302      	movs	r3, #2
 800370e:	77fb      	strb	r3, [r7, #31]
 8003710:	e048      	b.n	80037a4 <UART_SetConfig+0x348>
 8003712:	2304      	movs	r3, #4
 8003714:	77fb      	strb	r3, [r7, #31]
 8003716:	e045      	b.n	80037a4 <UART_SetConfig+0x348>
 8003718:	2308      	movs	r3, #8
 800371a:	77fb      	strb	r3, [r7, #31]
 800371c:	e042      	b.n	80037a4 <UART_SetConfig+0x348>
 800371e:	bf00      	nop
 8003720:	efff69f3 	.word	0xefff69f3
 8003724:	40011000 	.word	0x40011000
 8003728:	40023800 	.word	0x40023800
 800372c:	40004400 	.word	0x40004400
 8003730:	40004800 	.word	0x40004800
 8003734:	40004c00 	.word	0x40004c00
 8003738:	40005000 	.word	0x40005000
 800373c:	40011400 	.word	0x40011400
 8003740:	40007800 	.word	0x40007800
 8003744:	2310      	movs	r3, #16
 8003746:	77fb      	strb	r3, [r7, #31]
 8003748:	e02c      	b.n	80037a4 <UART_SetConfig+0x348>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a72      	ldr	r2, [pc, #456]	; (8003918 <UART_SetConfig+0x4bc>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d125      	bne.n	80037a0 <UART_SetConfig+0x344>
 8003754:	4b71      	ldr	r3, [pc, #452]	; (800391c <UART_SetConfig+0x4c0>)
 8003756:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800375a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800375e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003762:	d017      	beq.n	8003794 <UART_SetConfig+0x338>
 8003764:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003768:	d817      	bhi.n	800379a <UART_SetConfig+0x33e>
 800376a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800376e:	d00b      	beq.n	8003788 <UART_SetConfig+0x32c>
 8003770:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003774:	d811      	bhi.n	800379a <UART_SetConfig+0x33e>
 8003776:	2b00      	cmp	r3, #0
 8003778:	d003      	beq.n	8003782 <UART_SetConfig+0x326>
 800377a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800377e:	d006      	beq.n	800378e <UART_SetConfig+0x332>
 8003780:	e00b      	b.n	800379a <UART_SetConfig+0x33e>
 8003782:	2300      	movs	r3, #0
 8003784:	77fb      	strb	r3, [r7, #31]
 8003786:	e00d      	b.n	80037a4 <UART_SetConfig+0x348>
 8003788:	2302      	movs	r3, #2
 800378a:	77fb      	strb	r3, [r7, #31]
 800378c:	e00a      	b.n	80037a4 <UART_SetConfig+0x348>
 800378e:	2304      	movs	r3, #4
 8003790:	77fb      	strb	r3, [r7, #31]
 8003792:	e007      	b.n	80037a4 <UART_SetConfig+0x348>
 8003794:	2308      	movs	r3, #8
 8003796:	77fb      	strb	r3, [r7, #31]
 8003798:	e004      	b.n	80037a4 <UART_SetConfig+0x348>
 800379a:	2310      	movs	r3, #16
 800379c:	77fb      	strb	r3, [r7, #31]
 800379e:	e001      	b.n	80037a4 <UART_SetConfig+0x348>
 80037a0:	2310      	movs	r3, #16
 80037a2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	69db      	ldr	r3, [r3, #28]
 80037a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037ac:	d15b      	bne.n	8003866 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80037ae:	7ffb      	ldrb	r3, [r7, #31]
 80037b0:	2b08      	cmp	r3, #8
 80037b2:	d828      	bhi.n	8003806 <UART_SetConfig+0x3aa>
 80037b4:	a201      	add	r2, pc, #4	; (adr r2, 80037bc <UART_SetConfig+0x360>)
 80037b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ba:	bf00      	nop
 80037bc:	080037e1 	.word	0x080037e1
 80037c0:	080037e9 	.word	0x080037e9
 80037c4:	080037f1 	.word	0x080037f1
 80037c8:	08003807 	.word	0x08003807
 80037cc:	080037f7 	.word	0x080037f7
 80037d0:	08003807 	.word	0x08003807
 80037d4:	08003807 	.word	0x08003807
 80037d8:	08003807 	.word	0x08003807
 80037dc:	080037ff 	.word	0x080037ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037e0:	f7fe fda4 	bl	800232c <HAL_RCC_GetPCLK1Freq>
 80037e4:	61b8      	str	r0, [r7, #24]
        break;
 80037e6:	e013      	b.n	8003810 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80037e8:	f7fe fdb4 	bl	8002354 <HAL_RCC_GetPCLK2Freq>
 80037ec:	61b8      	str	r0, [r7, #24]
        break;
 80037ee:	e00f      	b.n	8003810 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037f0:	4b4b      	ldr	r3, [pc, #300]	; (8003920 <UART_SetConfig+0x4c4>)
 80037f2:	61bb      	str	r3, [r7, #24]
        break;
 80037f4:	e00c      	b.n	8003810 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037f6:	f7fe fc87 	bl	8002108 <HAL_RCC_GetSysClockFreq>
 80037fa:	61b8      	str	r0, [r7, #24]
        break;
 80037fc:	e008      	b.n	8003810 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003802:	61bb      	str	r3, [r7, #24]
        break;
 8003804:	e004      	b.n	8003810 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003806:	2300      	movs	r3, #0
 8003808:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	77bb      	strb	r3, [r7, #30]
        break;
 800380e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d074      	beq.n	8003900 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	005a      	lsls	r2, r3, #1
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	085b      	lsrs	r3, r3, #1
 8003820:	441a      	add	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	fbb2 f3f3 	udiv	r3, r2, r3
 800382a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	2b0f      	cmp	r3, #15
 8003830:	d916      	bls.n	8003860 <UART_SetConfig+0x404>
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003838:	d212      	bcs.n	8003860 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	b29b      	uxth	r3, r3
 800383e:	f023 030f 	bic.w	r3, r3, #15
 8003842:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	085b      	lsrs	r3, r3, #1
 8003848:	b29b      	uxth	r3, r3
 800384a:	f003 0307 	and.w	r3, r3, #7
 800384e:	b29a      	uxth	r2, r3
 8003850:	89fb      	ldrh	r3, [r7, #14]
 8003852:	4313      	orrs	r3, r2
 8003854:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	89fa      	ldrh	r2, [r7, #14]
 800385c:	60da      	str	r2, [r3, #12]
 800385e:	e04f      	b.n	8003900 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	77bb      	strb	r3, [r7, #30]
 8003864:	e04c      	b.n	8003900 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003866:	7ffb      	ldrb	r3, [r7, #31]
 8003868:	2b08      	cmp	r3, #8
 800386a:	d828      	bhi.n	80038be <UART_SetConfig+0x462>
 800386c:	a201      	add	r2, pc, #4	; (adr r2, 8003874 <UART_SetConfig+0x418>)
 800386e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003872:	bf00      	nop
 8003874:	08003899 	.word	0x08003899
 8003878:	080038a1 	.word	0x080038a1
 800387c:	080038a9 	.word	0x080038a9
 8003880:	080038bf 	.word	0x080038bf
 8003884:	080038af 	.word	0x080038af
 8003888:	080038bf 	.word	0x080038bf
 800388c:	080038bf 	.word	0x080038bf
 8003890:	080038bf 	.word	0x080038bf
 8003894:	080038b7 	.word	0x080038b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003898:	f7fe fd48 	bl	800232c <HAL_RCC_GetPCLK1Freq>
 800389c:	61b8      	str	r0, [r7, #24]
        break;
 800389e:	e013      	b.n	80038c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038a0:	f7fe fd58 	bl	8002354 <HAL_RCC_GetPCLK2Freq>
 80038a4:	61b8      	str	r0, [r7, #24]
        break;
 80038a6:	e00f      	b.n	80038c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038a8:	4b1d      	ldr	r3, [pc, #116]	; (8003920 <UART_SetConfig+0x4c4>)
 80038aa:	61bb      	str	r3, [r7, #24]
        break;
 80038ac:	e00c      	b.n	80038c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038ae:	f7fe fc2b 	bl	8002108 <HAL_RCC_GetSysClockFreq>
 80038b2:	61b8      	str	r0, [r7, #24]
        break;
 80038b4:	e008      	b.n	80038c8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038ba:	61bb      	str	r3, [r7, #24]
        break;
 80038bc:	e004      	b.n	80038c8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80038be:	2300      	movs	r3, #0
 80038c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	77bb      	strb	r3, [r7, #30]
        break;
 80038c6:	bf00      	nop
    }

    if (pclk != 0U)
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d018      	beq.n	8003900 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	085a      	lsrs	r2, r3, #1
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	441a      	add	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	2b0f      	cmp	r3, #15
 80038e6:	d909      	bls.n	80038fc <UART_SetConfig+0x4a0>
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038ee:	d205      	bcs.n	80038fc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	60da      	str	r2, [r3, #12]
 80038fa:	e001      	b.n	8003900 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800390c:	7fbb      	ldrb	r3, [r7, #30]
}
 800390e:	4618      	mov	r0, r3
 8003910:	3720      	adds	r7, #32
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	40007c00 	.word	0x40007c00
 800391c:	40023800 	.word	0x40023800
 8003920:	00f42400 	.word	0x00f42400

08003924 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003930:	f003 0308 	and.w	r3, r3, #8
 8003934:	2b00      	cmp	r3, #0
 8003936:	d00a      	beq.n	800394e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	430a      	orrs	r2, r1
 800394c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00a      	beq.n	8003970 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	430a      	orrs	r2, r1
 800396e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003974:	f003 0302 	and.w	r3, r3, #2
 8003978:	2b00      	cmp	r3, #0
 800397a:	d00a      	beq.n	8003992 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	430a      	orrs	r2, r1
 8003990:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003996:	f003 0304 	and.w	r3, r3, #4
 800399a:	2b00      	cmp	r3, #0
 800399c:	d00a      	beq.n	80039b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	430a      	orrs	r2, r1
 80039b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b8:	f003 0310 	and.w	r3, r3, #16
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00a      	beq.n	80039d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	430a      	orrs	r2, r1
 80039d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039da:	f003 0320 	and.w	r3, r3, #32
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d00a      	beq.n	80039f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	430a      	orrs	r2, r1
 80039f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d01a      	beq.n	8003a3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	430a      	orrs	r2, r1
 8003a18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a22:	d10a      	bne.n	8003a3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	430a      	orrs	r2, r1
 8003a38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00a      	beq.n	8003a5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	605a      	str	r2, [r3, #4]
  }
}
 8003a5c:	bf00      	nop
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b098      	sub	sp, #96	; 0x60
 8003a6c:	af02      	add	r7, sp, #8
 8003a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003a78:	f7fd fc00 	bl	800127c <HAL_GetTick>
 8003a7c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0308 	and.w	r3, r3, #8
 8003a88:	2b08      	cmp	r3, #8
 8003a8a:	d12e      	bne.n	8003aea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a94:	2200      	movs	r2, #0
 8003a96:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 f88c 	bl	8003bb8 <UART_WaitOnFlagUntilTimeout>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d021      	beq.n	8003aea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aae:	e853 3f00 	ldrex	r3, [r3]
 8003ab2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003ab4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ab6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003aba:	653b      	str	r3, [r7, #80]	; 0x50
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ac4:	647b      	str	r3, [r7, #68]	; 0x44
 8003ac6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ac8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003aca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003acc:	e841 2300 	strex	r3, r2, [r1]
 8003ad0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003ad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1e6      	bne.n	8003aa6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2220      	movs	r2, #32
 8003adc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e062      	b.n	8003bb0 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0304 	and.w	r3, r3, #4
 8003af4:	2b04      	cmp	r3, #4
 8003af6:	d149      	bne.n	8003b8c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003af8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003afc:	9300      	str	r3, [sp, #0]
 8003afe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b00:	2200      	movs	r2, #0
 8003b02:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f856 	bl	8003bb8 <UART_WaitOnFlagUntilTimeout>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d03c      	beq.n	8003b8c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1a:	e853 3f00 	ldrex	r3, [r3]
 8003b1e:	623b      	str	r3, [r7, #32]
   return(result);
 8003b20:	6a3b      	ldr	r3, [r7, #32]
 8003b22:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003b26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b30:	633b      	str	r3, [r7, #48]	; 0x30
 8003b32:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b34:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003b36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b38:	e841 2300 	strex	r3, r2, [r1]
 8003b3c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1e6      	bne.n	8003b12 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	3308      	adds	r3, #8
 8003b4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	e853 3f00 	ldrex	r3, [r3]
 8003b52:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f023 0301 	bic.w	r3, r3, #1
 8003b5a:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	3308      	adds	r3, #8
 8003b62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b64:	61fa      	str	r2, [r7, #28]
 8003b66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b68:	69b9      	ldr	r1, [r7, #24]
 8003b6a:	69fa      	ldr	r2, [r7, #28]
 8003b6c:	e841 2300 	strex	r3, r2, [r1]
 8003b70:	617b      	str	r3, [r7, #20]
   return(result);
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1e5      	bne.n	8003b44 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2220      	movs	r2, #32
 8003b7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e011      	b.n	8003bb0 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2220      	movs	r2, #32
 8003b90:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2220      	movs	r2, #32
 8003b96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003bae:	2300      	movs	r3, #0
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3758      	adds	r7, #88	; 0x58
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	603b      	str	r3, [r7, #0]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bc8:	e04f      	b.n	8003c6a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd0:	d04b      	beq.n	8003c6a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd2:	f7fd fb53 	bl	800127c <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d302      	bcc.n	8003be8 <UART_WaitOnFlagUntilTimeout+0x30>
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d101      	bne.n	8003bec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e04e      	b.n	8003c8a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0304 	and.w	r3, r3, #4
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d037      	beq.n	8003c6a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	2b80      	cmp	r3, #128	; 0x80
 8003bfe:	d034      	beq.n	8003c6a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	2b40      	cmp	r3, #64	; 0x40
 8003c04:	d031      	beq.n	8003c6a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	f003 0308 	and.w	r3, r3, #8
 8003c10:	2b08      	cmp	r3, #8
 8003c12:	d110      	bne.n	8003c36 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2208      	movs	r2, #8
 8003c1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f000 f8ff 	bl	8003e20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2208      	movs	r2, #8
 8003c26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e029      	b.n	8003c8a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	69db      	ldr	r3, [r3, #28]
 8003c3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c44:	d111      	bne.n	8003c6a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c50:	68f8      	ldr	r0, [r7, #12]
 8003c52:	f000 f8e5 	bl	8003e20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2220      	movs	r2, #32
 8003c5a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e00f      	b.n	8003c8a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	69da      	ldr	r2, [r3, #28]
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	4013      	ands	r3, r2
 8003c74:	68ba      	ldr	r2, [r7, #8]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	bf0c      	ite	eq
 8003c7a:	2301      	moveq	r3, #1
 8003c7c:	2300      	movne	r3, #0
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	461a      	mov	r2, r3
 8003c82:	79fb      	ldrb	r3, [r7, #7]
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d0a0      	beq.n	8003bca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c88:	2300      	movs	r3, #0
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3710      	adds	r7, #16
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
	...

08003c94 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b097      	sub	sp, #92	; 0x5c
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	60f8      	str	r0, [r7, #12]
 8003c9c:	60b9      	str	r1, [r7, #8]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	68ba      	ldr	r2, [r7, #8]
 8003ca6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	88fa      	ldrh	r2, [r7, #6]
 8003cac:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	88fa      	ldrh	r2, [r7, #6]
 8003cb4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cc6:	d10e      	bne.n	8003ce6 <UART_Start_Receive_IT+0x52>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	691b      	ldr	r3, [r3, #16]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d105      	bne.n	8003cdc <UART_Start_Receive_IT+0x48>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003cd6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003cda:	e02d      	b.n	8003d38 <UART_Start_Receive_IT+0xa4>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	22ff      	movs	r2, #255	; 0xff
 8003ce0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ce4:	e028      	b.n	8003d38 <UART_Start_Receive_IT+0xa4>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d10d      	bne.n	8003d0a <UART_Start_Receive_IT+0x76>
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d104      	bne.n	8003d00 <UART_Start_Receive_IT+0x6c>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	22ff      	movs	r2, #255	; 0xff
 8003cfa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003cfe:	e01b      	b.n	8003d38 <UART_Start_Receive_IT+0xa4>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	227f      	movs	r2, #127	; 0x7f
 8003d04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d08:	e016      	b.n	8003d38 <UART_Start_Receive_IT+0xa4>
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d12:	d10d      	bne.n	8003d30 <UART_Start_Receive_IT+0x9c>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d104      	bne.n	8003d26 <UART_Start_Receive_IT+0x92>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	227f      	movs	r2, #127	; 0x7f
 8003d20:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d24:	e008      	b.n	8003d38 <UART_Start_Receive_IT+0xa4>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	223f      	movs	r2, #63	; 0x3f
 8003d2a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d2e:	e003      	b.n	8003d38 <UART_Start_Receive_IT+0xa4>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2222      	movs	r2, #34	; 0x22
 8003d44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	3308      	adds	r3, #8
 8003d4e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d52:	e853 3f00 	ldrex	r3, [r3]
 8003d56:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d5a:	f043 0301 	orr.w	r3, r3, #1
 8003d5e:	657b      	str	r3, [r7, #84]	; 0x54
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	3308      	adds	r3, #8
 8003d66:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003d68:	64ba      	str	r2, [r7, #72]	; 0x48
 8003d6a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d6c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003d6e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d70:	e841 2300 	strex	r3, r2, [r1]
 8003d74:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003d76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d1e5      	bne.n	8003d48 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d84:	d107      	bne.n	8003d96 <UART_Start_Receive_IT+0x102>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	691b      	ldr	r3, [r3, #16]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d103      	bne.n	8003d96 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	4a21      	ldr	r2, [pc, #132]	; (8003e18 <UART_Start_Receive_IT+0x184>)
 8003d92:	669a      	str	r2, [r3, #104]	; 0x68
 8003d94:	e002      	b.n	8003d9c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	4a20      	ldr	r2, [pc, #128]	; (8003e1c <UART_Start_Receive_IT+0x188>)
 8003d9a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d019      	beq.n	8003dd8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dac:	e853 3f00 	ldrex	r3, [r3]
 8003db0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db4:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8003db8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dc2:	637b      	str	r3, [r7, #52]	; 0x34
 8003dc4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003dc8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003dca:	e841 2300 	strex	r3, r2, [r1]
 8003dce:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1e6      	bne.n	8003da4 <UART_Start_Receive_IT+0x110>
 8003dd6:	e018      	b.n	8003e0a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	e853 3f00 	ldrex	r3, [r3]
 8003de4:	613b      	str	r3, [r7, #16]
   return(result);
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	f043 0320 	orr.w	r3, r3, #32
 8003dec:	653b      	str	r3, [r7, #80]	; 0x50
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	461a      	mov	r2, r3
 8003df4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003df6:	623b      	str	r3, [r7, #32]
 8003df8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dfa:	69f9      	ldr	r1, [r7, #28]
 8003dfc:	6a3a      	ldr	r2, [r7, #32]
 8003dfe:	e841 2300 	strex	r3, r2, [r1]
 8003e02:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1e6      	bne.n	8003dd8 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	375c      	adds	r7, #92	; 0x5c
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr
 8003e18:	08004109 	.word	0x08004109
 8003e1c:	08003f61 	.word	0x08003f61

08003e20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b095      	sub	sp, #84	; 0x54
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e30:	e853 3f00 	ldrex	r3, [r3]
 8003e34:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003e3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	461a      	mov	r2, r3
 8003e44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e46:	643b      	str	r3, [r7, #64]	; 0x40
 8003e48:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003e4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003e4e:	e841 2300 	strex	r3, r2, [r1]
 8003e52:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1e6      	bne.n	8003e28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	3308      	adds	r3, #8
 8003e60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e62:	6a3b      	ldr	r3, [r7, #32]
 8003e64:	e853 3f00 	ldrex	r3, [r3]
 8003e68:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	f023 0301 	bic.w	r3, r3, #1
 8003e70:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	3308      	adds	r3, #8
 8003e78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003e7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003e7c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e7e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e82:	e841 2300 	strex	r3, r2, [r1]
 8003e86:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1e5      	bne.n	8003e5a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d118      	bne.n	8003ec8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	e853 3f00 	ldrex	r3, [r3]
 8003ea2:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	f023 0310 	bic.w	r3, r3, #16
 8003eaa:	647b      	str	r3, [r7, #68]	; 0x44
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003eb4:	61bb      	str	r3, [r7, #24]
 8003eb6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb8:	6979      	ldr	r1, [r7, #20]
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	e841 2300 	strex	r3, r2, [r1]
 8003ec0:	613b      	str	r3, [r7, #16]
   return(result);
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d1e6      	bne.n	8003e96 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003edc:	bf00      	nop
 8003ede:	3754      	adds	r7, #84	; 0x54
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ef4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003efe:	68f8      	ldr	r0, [r7, #12]
 8003f00:	f7ff fa8c 	bl	800341c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f04:	bf00      	nop
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b088      	sub	sp, #32
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	e853 3f00 	ldrex	r3, [r3]
 8003f20:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f28:	61fb      	str	r3, [r7, #28]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	461a      	mov	r2, r3
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	61bb      	str	r3, [r7, #24]
 8003f34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f36:	6979      	ldr	r1, [r7, #20]
 8003f38:	69ba      	ldr	r2, [r7, #24]
 8003f3a:	e841 2300 	strex	r3, r2, [r1]
 8003f3e:	613b      	str	r3, [r7, #16]
   return(result);
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1e6      	bne.n	8003f14 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f7ff fa58 	bl	8003408 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f58:	bf00      	nop
 8003f5a:	3720      	adds	r7, #32
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b09c      	sub	sp, #112	; 0x70
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003f6e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f78:	2b22      	cmp	r3, #34	; 0x22
 8003f7a:	f040 80b9 	bne.w	80040f0 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f84:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003f88:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003f8c:	b2d9      	uxtb	r1, r3
 8003f8e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8003f92:	b2da      	uxtb	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f98:	400a      	ands	r2, r1
 8003f9a:	b2d2      	uxtb	r2, r2
 8003f9c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fa2:	1c5a      	adds	r2, r3, #1
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	b29a      	uxth	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	f040 809c 	bne.w	8004100 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fd0:	e853 3f00 	ldrex	r3, [r3]
 8003fd4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003fd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fd8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003fdc:	66bb      	str	r3, [r7, #104]	; 0x68
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003fe6:	65bb      	str	r3, [r7, #88]	; 0x58
 8003fe8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003fec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003fee:	e841 2300 	strex	r3, r2, [r1]
 8003ff2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003ff4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1e6      	bne.n	8003fc8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	3308      	adds	r3, #8
 8004000:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004004:	e853 3f00 	ldrex	r3, [r3]
 8004008:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800400a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800400c:	f023 0301 	bic.w	r3, r3, #1
 8004010:	667b      	str	r3, [r7, #100]	; 0x64
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	3308      	adds	r3, #8
 8004018:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800401a:	647a      	str	r2, [r7, #68]	; 0x44
 800401c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800401e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004020:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004022:	e841 2300 	strex	r3, r2, [r1]
 8004026:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004028:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1e5      	bne.n	8003ffa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2220      	movs	r2, #32
 8004032:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d018      	beq.n	8004082 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004058:	e853 3f00 	ldrex	r3, [r3]
 800405c:	623b      	str	r3, [r7, #32]
   return(result);
 800405e:	6a3b      	ldr	r3, [r7, #32]
 8004060:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004064:	663b      	str	r3, [r7, #96]	; 0x60
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	461a      	mov	r2, r3
 800406c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800406e:	633b      	str	r3, [r7, #48]	; 0x30
 8004070:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004072:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004074:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004076:	e841 2300 	strex	r3, r2, [r1]
 800407a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800407c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1e6      	bne.n	8004050 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004086:	2b01      	cmp	r3, #1
 8004088:	d12e      	bne.n	80040e8 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	e853 3f00 	ldrex	r3, [r3]
 800409c:	60fb      	str	r3, [r7, #12]
   return(result);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f023 0310 	bic.w	r3, r3, #16
 80040a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	461a      	mov	r2, r3
 80040ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040ae:	61fb      	str	r3, [r7, #28]
 80040b0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b2:	69b9      	ldr	r1, [r7, #24]
 80040b4:	69fa      	ldr	r2, [r7, #28]
 80040b6:	e841 2300 	strex	r3, r2, [r1]
 80040ba:	617b      	str	r3, [r7, #20]
   return(result);
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1e6      	bne.n	8004090 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	69db      	ldr	r3, [r3, #28]
 80040c8:	f003 0310 	and.w	r3, r3, #16
 80040cc:	2b10      	cmp	r3, #16
 80040ce:	d103      	bne.n	80040d8 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2210      	movs	r2, #16
 80040d6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80040de:	4619      	mov	r1, r3
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f7ff f9a5 	bl	8003430 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80040e6:	e00b      	b.n	8004100 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f7fc fe49 	bl	8000d80 <HAL_UART_RxCpltCallback>
}
 80040ee:	e007      	b.n	8004100 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	699a      	ldr	r2, [r3, #24]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f042 0208 	orr.w	r2, r2, #8
 80040fe:	619a      	str	r2, [r3, #24]
}
 8004100:	bf00      	nop
 8004102:	3770      	adds	r7, #112	; 0x70
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b09c      	sub	sp, #112	; 0x70
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004116:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004120:	2b22      	cmp	r3, #34	; 0x22
 8004122:	f040 80b9 	bne.w	8004298 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004134:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004136:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800413a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800413e:	4013      	ands	r3, r2
 8004140:	b29a      	uxth	r2, r3
 8004142:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004144:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800414a:	1c9a      	adds	r2, r3, #2
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004156:	b29b      	uxth	r3, r3
 8004158:	3b01      	subs	r3, #1
 800415a:	b29a      	uxth	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004168:	b29b      	uxth	r3, r3
 800416a:	2b00      	cmp	r3, #0
 800416c:	f040 809c 	bne.w	80042a8 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004176:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004178:	e853 3f00 	ldrex	r3, [r3]
 800417c:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800417e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004180:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004184:	667b      	str	r3, [r7, #100]	; 0x64
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	461a      	mov	r2, r3
 800418c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800418e:	657b      	str	r3, [r7, #84]	; 0x54
 8004190:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004192:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004194:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004196:	e841 2300 	strex	r3, r2, [r1]
 800419a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800419c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1e6      	bne.n	8004170 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	3308      	adds	r3, #8
 80041a8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041ac:	e853 3f00 	ldrex	r3, [r3]
 80041b0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80041b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041b4:	f023 0301 	bic.w	r3, r3, #1
 80041b8:	663b      	str	r3, [r7, #96]	; 0x60
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	3308      	adds	r3, #8
 80041c0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80041c2:	643a      	str	r2, [r7, #64]	; 0x40
 80041c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80041c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80041ca:	e841 2300 	strex	r3, r2, [r1]
 80041ce:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80041d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1e5      	bne.n	80041a2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2220      	movs	r2, #32
 80041da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d018      	beq.n	800422a <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041fe:	6a3b      	ldr	r3, [r7, #32]
 8004200:	e853 3f00 	ldrex	r3, [r3]
 8004204:	61fb      	str	r3, [r7, #28]
   return(result);
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800420c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	461a      	mov	r2, r3
 8004214:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004216:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004218:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800421a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800421c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800421e:	e841 2300 	strex	r3, r2, [r1]
 8004222:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1e6      	bne.n	80041f8 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800422e:	2b01      	cmp	r3, #1
 8004230:	d12e      	bne.n	8004290 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	e853 3f00 	ldrex	r3, [r3]
 8004244:	60bb      	str	r3, [r7, #8]
   return(result);
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	f023 0310 	bic.w	r3, r3, #16
 800424c:	65bb      	str	r3, [r7, #88]	; 0x58
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	461a      	mov	r2, r3
 8004254:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004256:	61bb      	str	r3, [r7, #24]
 8004258:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800425a:	6979      	ldr	r1, [r7, #20]
 800425c:	69ba      	ldr	r2, [r7, #24]
 800425e:	e841 2300 	strex	r3, r2, [r1]
 8004262:	613b      	str	r3, [r7, #16]
   return(result);
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d1e6      	bne.n	8004238 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	69db      	ldr	r3, [r3, #28]
 8004270:	f003 0310 	and.w	r3, r3, #16
 8004274:	2b10      	cmp	r3, #16
 8004276:	d103      	bne.n	8004280 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2210      	movs	r2, #16
 800427e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004286:	4619      	mov	r1, r3
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f7ff f8d1 	bl	8003430 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800428e:	e00b      	b.n	80042a8 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f7fc fd75 	bl	8000d80 <HAL_UART_RxCpltCallback>
}
 8004296:	e007      	b.n	80042a8 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	699a      	ldr	r2, [r3, #24]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f042 0208 	orr.w	r2, r2, #8
 80042a6:	619a      	str	r2, [r3, #24]
}
 80042a8:	bf00      	nop
 80042aa:	3770      	adds	r7, #112	; 0x70
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <atoi>:
 80042b0:	220a      	movs	r2, #10
 80042b2:	2100      	movs	r1, #0
 80042b4:	f000 b882 	b.w	80043bc <strtol>

080042b8 <_strtol_l.constprop.0>:
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042be:	d001      	beq.n	80042c4 <_strtol_l.constprop.0+0xc>
 80042c0:	2b24      	cmp	r3, #36	; 0x24
 80042c2:	d906      	bls.n	80042d2 <_strtol_l.constprop.0+0x1a>
 80042c4:	f000 fb0e 	bl	80048e4 <__errno>
 80042c8:	2316      	movs	r3, #22
 80042ca:	6003      	str	r3, [r0, #0]
 80042cc:	2000      	movs	r0, #0
 80042ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042d2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80043b8 <_strtol_l.constprop.0+0x100>
 80042d6:	460d      	mov	r5, r1
 80042d8:	462e      	mov	r6, r5
 80042da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80042de:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80042e2:	f017 0708 	ands.w	r7, r7, #8
 80042e6:	d1f7      	bne.n	80042d8 <_strtol_l.constprop.0+0x20>
 80042e8:	2c2d      	cmp	r4, #45	; 0x2d
 80042ea:	d132      	bne.n	8004352 <_strtol_l.constprop.0+0x9a>
 80042ec:	782c      	ldrb	r4, [r5, #0]
 80042ee:	2701      	movs	r7, #1
 80042f0:	1cb5      	adds	r5, r6, #2
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d05b      	beq.n	80043ae <_strtol_l.constprop.0+0xf6>
 80042f6:	2b10      	cmp	r3, #16
 80042f8:	d109      	bne.n	800430e <_strtol_l.constprop.0+0x56>
 80042fa:	2c30      	cmp	r4, #48	; 0x30
 80042fc:	d107      	bne.n	800430e <_strtol_l.constprop.0+0x56>
 80042fe:	782c      	ldrb	r4, [r5, #0]
 8004300:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8004304:	2c58      	cmp	r4, #88	; 0x58
 8004306:	d14d      	bne.n	80043a4 <_strtol_l.constprop.0+0xec>
 8004308:	786c      	ldrb	r4, [r5, #1]
 800430a:	2310      	movs	r3, #16
 800430c:	3502      	adds	r5, #2
 800430e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8004312:	f108 38ff 	add.w	r8, r8, #4294967295
 8004316:	f04f 0e00 	mov.w	lr, #0
 800431a:	fbb8 f9f3 	udiv	r9, r8, r3
 800431e:	4676      	mov	r6, lr
 8004320:	fb03 8a19 	mls	sl, r3, r9, r8
 8004324:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004328:	f1bc 0f09 	cmp.w	ip, #9
 800432c:	d816      	bhi.n	800435c <_strtol_l.constprop.0+0xa4>
 800432e:	4664      	mov	r4, ip
 8004330:	42a3      	cmp	r3, r4
 8004332:	dd24      	ble.n	800437e <_strtol_l.constprop.0+0xc6>
 8004334:	f1be 3fff 	cmp.w	lr, #4294967295
 8004338:	d008      	beq.n	800434c <_strtol_l.constprop.0+0x94>
 800433a:	45b1      	cmp	r9, r6
 800433c:	d31c      	bcc.n	8004378 <_strtol_l.constprop.0+0xc0>
 800433e:	d101      	bne.n	8004344 <_strtol_l.constprop.0+0x8c>
 8004340:	45a2      	cmp	sl, r4
 8004342:	db19      	blt.n	8004378 <_strtol_l.constprop.0+0xc0>
 8004344:	fb06 4603 	mla	r6, r6, r3, r4
 8004348:	f04f 0e01 	mov.w	lr, #1
 800434c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004350:	e7e8      	b.n	8004324 <_strtol_l.constprop.0+0x6c>
 8004352:	2c2b      	cmp	r4, #43	; 0x2b
 8004354:	bf04      	itt	eq
 8004356:	782c      	ldrbeq	r4, [r5, #0]
 8004358:	1cb5      	addeq	r5, r6, #2
 800435a:	e7ca      	b.n	80042f2 <_strtol_l.constprop.0+0x3a>
 800435c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004360:	f1bc 0f19 	cmp.w	ip, #25
 8004364:	d801      	bhi.n	800436a <_strtol_l.constprop.0+0xb2>
 8004366:	3c37      	subs	r4, #55	; 0x37
 8004368:	e7e2      	b.n	8004330 <_strtol_l.constprop.0+0x78>
 800436a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800436e:	f1bc 0f19 	cmp.w	ip, #25
 8004372:	d804      	bhi.n	800437e <_strtol_l.constprop.0+0xc6>
 8004374:	3c57      	subs	r4, #87	; 0x57
 8004376:	e7db      	b.n	8004330 <_strtol_l.constprop.0+0x78>
 8004378:	f04f 3eff 	mov.w	lr, #4294967295
 800437c:	e7e6      	b.n	800434c <_strtol_l.constprop.0+0x94>
 800437e:	f1be 3fff 	cmp.w	lr, #4294967295
 8004382:	d105      	bne.n	8004390 <_strtol_l.constprop.0+0xd8>
 8004384:	2322      	movs	r3, #34	; 0x22
 8004386:	6003      	str	r3, [r0, #0]
 8004388:	4646      	mov	r6, r8
 800438a:	b942      	cbnz	r2, 800439e <_strtol_l.constprop.0+0xe6>
 800438c:	4630      	mov	r0, r6
 800438e:	e79e      	b.n	80042ce <_strtol_l.constprop.0+0x16>
 8004390:	b107      	cbz	r7, 8004394 <_strtol_l.constprop.0+0xdc>
 8004392:	4276      	negs	r6, r6
 8004394:	2a00      	cmp	r2, #0
 8004396:	d0f9      	beq.n	800438c <_strtol_l.constprop.0+0xd4>
 8004398:	f1be 0f00 	cmp.w	lr, #0
 800439c:	d000      	beq.n	80043a0 <_strtol_l.constprop.0+0xe8>
 800439e:	1e69      	subs	r1, r5, #1
 80043a0:	6011      	str	r1, [r2, #0]
 80043a2:	e7f3      	b.n	800438c <_strtol_l.constprop.0+0xd4>
 80043a4:	2430      	movs	r4, #48	; 0x30
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1b1      	bne.n	800430e <_strtol_l.constprop.0+0x56>
 80043aa:	2308      	movs	r3, #8
 80043ac:	e7af      	b.n	800430e <_strtol_l.constprop.0+0x56>
 80043ae:	2c30      	cmp	r4, #48	; 0x30
 80043b0:	d0a5      	beq.n	80042fe <_strtol_l.constprop.0+0x46>
 80043b2:	230a      	movs	r3, #10
 80043b4:	e7ab      	b.n	800430e <_strtol_l.constprop.0+0x56>
 80043b6:	bf00      	nop
 80043b8:	08005a21 	.word	0x08005a21

080043bc <strtol>:
 80043bc:	4613      	mov	r3, r2
 80043be:	460a      	mov	r2, r1
 80043c0:	4601      	mov	r1, r0
 80043c2:	4802      	ldr	r0, [pc, #8]	; (80043cc <strtol+0x10>)
 80043c4:	6800      	ldr	r0, [r0, #0]
 80043c6:	f7ff bf77 	b.w	80042b8 <_strtol_l.constprop.0>
 80043ca:	bf00      	nop
 80043cc:	2000008c 	.word	0x2000008c

080043d0 <_strtoul_l.constprop.0>:
 80043d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80043d4:	4f36      	ldr	r7, [pc, #216]	; (80044b0 <_strtoul_l.constprop.0+0xe0>)
 80043d6:	4686      	mov	lr, r0
 80043d8:	460d      	mov	r5, r1
 80043da:	4628      	mov	r0, r5
 80043dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80043e0:	5d3e      	ldrb	r6, [r7, r4]
 80043e2:	f016 0608 	ands.w	r6, r6, #8
 80043e6:	d1f8      	bne.n	80043da <_strtoul_l.constprop.0+0xa>
 80043e8:	2c2d      	cmp	r4, #45	; 0x2d
 80043ea:	d130      	bne.n	800444e <_strtoul_l.constprop.0+0x7e>
 80043ec:	782c      	ldrb	r4, [r5, #0]
 80043ee:	2601      	movs	r6, #1
 80043f0:	1c85      	adds	r5, r0, #2
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d057      	beq.n	80044a6 <_strtoul_l.constprop.0+0xd6>
 80043f6:	2b10      	cmp	r3, #16
 80043f8:	d109      	bne.n	800440e <_strtoul_l.constprop.0+0x3e>
 80043fa:	2c30      	cmp	r4, #48	; 0x30
 80043fc:	d107      	bne.n	800440e <_strtoul_l.constprop.0+0x3e>
 80043fe:	7828      	ldrb	r0, [r5, #0]
 8004400:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004404:	2858      	cmp	r0, #88	; 0x58
 8004406:	d149      	bne.n	800449c <_strtoul_l.constprop.0+0xcc>
 8004408:	786c      	ldrb	r4, [r5, #1]
 800440a:	2310      	movs	r3, #16
 800440c:	3502      	adds	r5, #2
 800440e:	f04f 38ff 	mov.w	r8, #4294967295
 8004412:	2700      	movs	r7, #0
 8004414:	fbb8 f8f3 	udiv	r8, r8, r3
 8004418:	fb03 f908 	mul.w	r9, r3, r8
 800441c:	ea6f 0909 	mvn.w	r9, r9
 8004420:	4638      	mov	r0, r7
 8004422:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004426:	f1bc 0f09 	cmp.w	ip, #9
 800442a:	d815      	bhi.n	8004458 <_strtoul_l.constprop.0+0x88>
 800442c:	4664      	mov	r4, ip
 800442e:	42a3      	cmp	r3, r4
 8004430:	dd23      	ble.n	800447a <_strtoul_l.constprop.0+0xaa>
 8004432:	f1b7 3fff 	cmp.w	r7, #4294967295
 8004436:	d007      	beq.n	8004448 <_strtoul_l.constprop.0+0x78>
 8004438:	4580      	cmp	r8, r0
 800443a:	d31b      	bcc.n	8004474 <_strtoul_l.constprop.0+0xa4>
 800443c:	d101      	bne.n	8004442 <_strtoul_l.constprop.0+0x72>
 800443e:	45a1      	cmp	r9, r4
 8004440:	db18      	blt.n	8004474 <_strtoul_l.constprop.0+0xa4>
 8004442:	fb00 4003 	mla	r0, r0, r3, r4
 8004446:	2701      	movs	r7, #1
 8004448:	f815 4b01 	ldrb.w	r4, [r5], #1
 800444c:	e7e9      	b.n	8004422 <_strtoul_l.constprop.0+0x52>
 800444e:	2c2b      	cmp	r4, #43	; 0x2b
 8004450:	bf04      	itt	eq
 8004452:	782c      	ldrbeq	r4, [r5, #0]
 8004454:	1c85      	addeq	r5, r0, #2
 8004456:	e7cc      	b.n	80043f2 <_strtoul_l.constprop.0+0x22>
 8004458:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800445c:	f1bc 0f19 	cmp.w	ip, #25
 8004460:	d801      	bhi.n	8004466 <_strtoul_l.constprop.0+0x96>
 8004462:	3c37      	subs	r4, #55	; 0x37
 8004464:	e7e3      	b.n	800442e <_strtoul_l.constprop.0+0x5e>
 8004466:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800446a:	f1bc 0f19 	cmp.w	ip, #25
 800446e:	d804      	bhi.n	800447a <_strtoul_l.constprop.0+0xaa>
 8004470:	3c57      	subs	r4, #87	; 0x57
 8004472:	e7dc      	b.n	800442e <_strtoul_l.constprop.0+0x5e>
 8004474:	f04f 37ff 	mov.w	r7, #4294967295
 8004478:	e7e6      	b.n	8004448 <_strtoul_l.constprop.0+0x78>
 800447a:	1c7b      	adds	r3, r7, #1
 800447c:	d106      	bne.n	800448c <_strtoul_l.constprop.0+0xbc>
 800447e:	2322      	movs	r3, #34	; 0x22
 8004480:	f8ce 3000 	str.w	r3, [lr]
 8004484:	4638      	mov	r0, r7
 8004486:	b932      	cbnz	r2, 8004496 <_strtoul_l.constprop.0+0xc6>
 8004488:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800448c:	b106      	cbz	r6, 8004490 <_strtoul_l.constprop.0+0xc0>
 800448e:	4240      	negs	r0, r0
 8004490:	2a00      	cmp	r2, #0
 8004492:	d0f9      	beq.n	8004488 <_strtoul_l.constprop.0+0xb8>
 8004494:	b107      	cbz	r7, 8004498 <_strtoul_l.constprop.0+0xc8>
 8004496:	1e69      	subs	r1, r5, #1
 8004498:	6011      	str	r1, [r2, #0]
 800449a:	e7f5      	b.n	8004488 <_strtoul_l.constprop.0+0xb8>
 800449c:	2430      	movs	r4, #48	; 0x30
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1b5      	bne.n	800440e <_strtoul_l.constprop.0+0x3e>
 80044a2:	2308      	movs	r3, #8
 80044a4:	e7b3      	b.n	800440e <_strtoul_l.constprop.0+0x3e>
 80044a6:	2c30      	cmp	r4, #48	; 0x30
 80044a8:	d0a9      	beq.n	80043fe <_strtoul_l.constprop.0+0x2e>
 80044aa:	230a      	movs	r3, #10
 80044ac:	e7af      	b.n	800440e <_strtoul_l.constprop.0+0x3e>
 80044ae:	bf00      	nop
 80044b0:	08005a21 	.word	0x08005a21

080044b4 <strtoul>:
 80044b4:	4613      	mov	r3, r2
 80044b6:	460a      	mov	r2, r1
 80044b8:	4601      	mov	r1, r0
 80044ba:	4802      	ldr	r0, [pc, #8]	; (80044c4 <strtoul+0x10>)
 80044bc:	6800      	ldr	r0, [r0, #0]
 80044be:	f7ff bf87 	b.w	80043d0 <_strtoul_l.constprop.0>
 80044c2:	bf00      	nop
 80044c4:	2000008c 	.word	0x2000008c

080044c8 <std>:
 80044c8:	2300      	movs	r3, #0
 80044ca:	b510      	push	{r4, lr}
 80044cc:	4604      	mov	r4, r0
 80044ce:	e9c0 3300 	strd	r3, r3, [r0]
 80044d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80044d6:	6083      	str	r3, [r0, #8]
 80044d8:	8181      	strh	r1, [r0, #12]
 80044da:	6643      	str	r3, [r0, #100]	; 0x64
 80044dc:	81c2      	strh	r2, [r0, #14]
 80044de:	6183      	str	r3, [r0, #24]
 80044e0:	4619      	mov	r1, r3
 80044e2:	2208      	movs	r2, #8
 80044e4:	305c      	adds	r0, #92	; 0x5c
 80044e6:	f000 f916 	bl	8004716 <memset>
 80044ea:	4b05      	ldr	r3, [pc, #20]	; (8004500 <std+0x38>)
 80044ec:	6263      	str	r3, [r4, #36]	; 0x24
 80044ee:	4b05      	ldr	r3, [pc, #20]	; (8004504 <std+0x3c>)
 80044f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80044f2:	4b05      	ldr	r3, [pc, #20]	; (8004508 <std+0x40>)
 80044f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80044f6:	4b05      	ldr	r3, [pc, #20]	; (800450c <std+0x44>)
 80044f8:	6224      	str	r4, [r4, #32]
 80044fa:	6323      	str	r3, [r4, #48]	; 0x30
 80044fc:	bd10      	pop	{r4, pc}
 80044fe:	bf00      	nop
 8004500:	08004691 	.word	0x08004691
 8004504:	080046b3 	.word	0x080046b3
 8004508:	080046eb 	.word	0x080046eb
 800450c:	0800470f 	.word	0x0800470f

08004510 <stdio_exit_handler>:
 8004510:	4a02      	ldr	r2, [pc, #8]	; (800451c <stdio_exit_handler+0xc>)
 8004512:	4903      	ldr	r1, [pc, #12]	; (8004520 <stdio_exit_handler+0x10>)
 8004514:	4803      	ldr	r0, [pc, #12]	; (8004524 <stdio_exit_handler+0x14>)
 8004516:	f000 b869 	b.w	80045ec <_fwalk_sglue>
 800451a:	bf00      	nop
 800451c:	20000034 	.word	0x20000034
 8004520:	08005255 	.word	0x08005255
 8004524:	20000040 	.word	0x20000040

08004528 <cleanup_stdio>:
 8004528:	6841      	ldr	r1, [r0, #4]
 800452a:	4b0c      	ldr	r3, [pc, #48]	; (800455c <cleanup_stdio+0x34>)
 800452c:	4299      	cmp	r1, r3
 800452e:	b510      	push	{r4, lr}
 8004530:	4604      	mov	r4, r0
 8004532:	d001      	beq.n	8004538 <cleanup_stdio+0x10>
 8004534:	f000 fe8e 	bl	8005254 <_fflush_r>
 8004538:	68a1      	ldr	r1, [r4, #8]
 800453a:	4b09      	ldr	r3, [pc, #36]	; (8004560 <cleanup_stdio+0x38>)
 800453c:	4299      	cmp	r1, r3
 800453e:	d002      	beq.n	8004546 <cleanup_stdio+0x1e>
 8004540:	4620      	mov	r0, r4
 8004542:	f000 fe87 	bl	8005254 <_fflush_r>
 8004546:	68e1      	ldr	r1, [r4, #12]
 8004548:	4b06      	ldr	r3, [pc, #24]	; (8004564 <cleanup_stdio+0x3c>)
 800454a:	4299      	cmp	r1, r3
 800454c:	d004      	beq.n	8004558 <cleanup_stdio+0x30>
 800454e:	4620      	mov	r0, r4
 8004550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004554:	f000 be7e 	b.w	8005254 <_fflush_r>
 8004558:	bd10      	pop	{r4, pc}
 800455a:	bf00      	nop
 800455c:	20000210 	.word	0x20000210
 8004560:	20000278 	.word	0x20000278
 8004564:	200002e0 	.word	0x200002e0

08004568 <global_stdio_init.part.0>:
 8004568:	b510      	push	{r4, lr}
 800456a:	4b0b      	ldr	r3, [pc, #44]	; (8004598 <global_stdio_init.part.0+0x30>)
 800456c:	4c0b      	ldr	r4, [pc, #44]	; (800459c <global_stdio_init.part.0+0x34>)
 800456e:	4a0c      	ldr	r2, [pc, #48]	; (80045a0 <global_stdio_init.part.0+0x38>)
 8004570:	601a      	str	r2, [r3, #0]
 8004572:	4620      	mov	r0, r4
 8004574:	2200      	movs	r2, #0
 8004576:	2104      	movs	r1, #4
 8004578:	f7ff ffa6 	bl	80044c8 <std>
 800457c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004580:	2201      	movs	r2, #1
 8004582:	2109      	movs	r1, #9
 8004584:	f7ff ffa0 	bl	80044c8 <std>
 8004588:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800458c:	2202      	movs	r2, #2
 800458e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004592:	2112      	movs	r1, #18
 8004594:	f7ff bf98 	b.w	80044c8 <std>
 8004598:	20000348 	.word	0x20000348
 800459c:	20000210 	.word	0x20000210
 80045a0:	08004511 	.word	0x08004511

080045a4 <__sfp_lock_acquire>:
 80045a4:	4801      	ldr	r0, [pc, #4]	; (80045ac <__sfp_lock_acquire+0x8>)
 80045a6:	f000 b9c7 	b.w	8004938 <__retarget_lock_acquire_recursive>
 80045aa:	bf00      	nop
 80045ac:	20000351 	.word	0x20000351

080045b0 <__sfp_lock_release>:
 80045b0:	4801      	ldr	r0, [pc, #4]	; (80045b8 <__sfp_lock_release+0x8>)
 80045b2:	f000 b9c2 	b.w	800493a <__retarget_lock_release_recursive>
 80045b6:	bf00      	nop
 80045b8:	20000351 	.word	0x20000351

080045bc <__sinit>:
 80045bc:	b510      	push	{r4, lr}
 80045be:	4604      	mov	r4, r0
 80045c0:	f7ff fff0 	bl	80045a4 <__sfp_lock_acquire>
 80045c4:	6a23      	ldr	r3, [r4, #32]
 80045c6:	b11b      	cbz	r3, 80045d0 <__sinit+0x14>
 80045c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045cc:	f7ff bff0 	b.w	80045b0 <__sfp_lock_release>
 80045d0:	4b04      	ldr	r3, [pc, #16]	; (80045e4 <__sinit+0x28>)
 80045d2:	6223      	str	r3, [r4, #32]
 80045d4:	4b04      	ldr	r3, [pc, #16]	; (80045e8 <__sinit+0x2c>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d1f5      	bne.n	80045c8 <__sinit+0xc>
 80045dc:	f7ff ffc4 	bl	8004568 <global_stdio_init.part.0>
 80045e0:	e7f2      	b.n	80045c8 <__sinit+0xc>
 80045e2:	bf00      	nop
 80045e4:	08004529 	.word	0x08004529
 80045e8:	20000348 	.word	0x20000348

080045ec <_fwalk_sglue>:
 80045ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045f0:	4607      	mov	r7, r0
 80045f2:	4688      	mov	r8, r1
 80045f4:	4614      	mov	r4, r2
 80045f6:	2600      	movs	r6, #0
 80045f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80045fc:	f1b9 0901 	subs.w	r9, r9, #1
 8004600:	d505      	bpl.n	800460e <_fwalk_sglue+0x22>
 8004602:	6824      	ldr	r4, [r4, #0]
 8004604:	2c00      	cmp	r4, #0
 8004606:	d1f7      	bne.n	80045f8 <_fwalk_sglue+0xc>
 8004608:	4630      	mov	r0, r6
 800460a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800460e:	89ab      	ldrh	r3, [r5, #12]
 8004610:	2b01      	cmp	r3, #1
 8004612:	d907      	bls.n	8004624 <_fwalk_sglue+0x38>
 8004614:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004618:	3301      	adds	r3, #1
 800461a:	d003      	beq.n	8004624 <_fwalk_sglue+0x38>
 800461c:	4629      	mov	r1, r5
 800461e:	4638      	mov	r0, r7
 8004620:	47c0      	blx	r8
 8004622:	4306      	orrs	r6, r0
 8004624:	3568      	adds	r5, #104	; 0x68
 8004626:	e7e9      	b.n	80045fc <_fwalk_sglue+0x10>

08004628 <sniprintf>:
 8004628:	b40c      	push	{r2, r3}
 800462a:	b530      	push	{r4, r5, lr}
 800462c:	4b17      	ldr	r3, [pc, #92]	; (800468c <sniprintf+0x64>)
 800462e:	1e0c      	subs	r4, r1, #0
 8004630:	681d      	ldr	r5, [r3, #0]
 8004632:	b09d      	sub	sp, #116	; 0x74
 8004634:	da08      	bge.n	8004648 <sniprintf+0x20>
 8004636:	238b      	movs	r3, #139	; 0x8b
 8004638:	602b      	str	r3, [r5, #0]
 800463a:	f04f 30ff 	mov.w	r0, #4294967295
 800463e:	b01d      	add	sp, #116	; 0x74
 8004640:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004644:	b002      	add	sp, #8
 8004646:	4770      	bx	lr
 8004648:	f44f 7302 	mov.w	r3, #520	; 0x208
 800464c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004650:	bf14      	ite	ne
 8004652:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004656:	4623      	moveq	r3, r4
 8004658:	9304      	str	r3, [sp, #16]
 800465a:	9307      	str	r3, [sp, #28]
 800465c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004660:	9002      	str	r0, [sp, #8]
 8004662:	9006      	str	r0, [sp, #24]
 8004664:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004668:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800466a:	ab21      	add	r3, sp, #132	; 0x84
 800466c:	a902      	add	r1, sp, #8
 800466e:	4628      	mov	r0, r5
 8004670:	9301      	str	r3, [sp, #4]
 8004672:	f000 fadb 	bl	8004c2c <_svfiprintf_r>
 8004676:	1c43      	adds	r3, r0, #1
 8004678:	bfbc      	itt	lt
 800467a:	238b      	movlt	r3, #139	; 0x8b
 800467c:	602b      	strlt	r3, [r5, #0]
 800467e:	2c00      	cmp	r4, #0
 8004680:	d0dd      	beq.n	800463e <sniprintf+0x16>
 8004682:	9b02      	ldr	r3, [sp, #8]
 8004684:	2200      	movs	r2, #0
 8004686:	701a      	strb	r2, [r3, #0]
 8004688:	e7d9      	b.n	800463e <sniprintf+0x16>
 800468a:	bf00      	nop
 800468c:	2000008c 	.word	0x2000008c

08004690 <__sread>:
 8004690:	b510      	push	{r4, lr}
 8004692:	460c      	mov	r4, r1
 8004694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004698:	f000 f900 	bl	800489c <_read_r>
 800469c:	2800      	cmp	r0, #0
 800469e:	bfab      	itete	ge
 80046a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80046a2:	89a3      	ldrhlt	r3, [r4, #12]
 80046a4:	181b      	addge	r3, r3, r0
 80046a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80046aa:	bfac      	ite	ge
 80046ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80046ae:	81a3      	strhlt	r3, [r4, #12]
 80046b0:	bd10      	pop	{r4, pc}

080046b2 <__swrite>:
 80046b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046b6:	461f      	mov	r7, r3
 80046b8:	898b      	ldrh	r3, [r1, #12]
 80046ba:	05db      	lsls	r3, r3, #23
 80046bc:	4605      	mov	r5, r0
 80046be:	460c      	mov	r4, r1
 80046c0:	4616      	mov	r6, r2
 80046c2:	d505      	bpl.n	80046d0 <__swrite+0x1e>
 80046c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046c8:	2302      	movs	r3, #2
 80046ca:	2200      	movs	r2, #0
 80046cc:	f000 f8d4 	bl	8004878 <_lseek_r>
 80046d0:	89a3      	ldrh	r3, [r4, #12]
 80046d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80046d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046da:	81a3      	strh	r3, [r4, #12]
 80046dc:	4632      	mov	r2, r6
 80046de:	463b      	mov	r3, r7
 80046e0:	4628      	mov	r0, r5
 80046e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80046e6:	f000 b8eb 	b.w	80048c0 <_write_r>

080046ea <__sseek>:
 80046ea:	b510      	push	{r4, lr}
 80046ec:	460c      	mov	r4, r1
 80046ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046f2:	f000 f8c1 	bl	8004878 <_lseek_r>
 80046f6:	1c43      	adds	r3, r0, #1
 80046f8:	89a3      	ldrh	r3, [r4, #12]
 80046fa:	bf15      	itete	ne
 80046fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80046fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004702:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004706:	81a3      	strheq	r3, [r4, #12]
 8004708:	bf18      	it	ne
 800470a:	81a3      	strhne	r3, [r4, #12]
 800470c:	bd10      	pop	{r4, pc}

0800470e <__sclose>:
 800470e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004712:	f000 b8a1 	b.w	8004858 <_close_r>

08004716 <memset>:
 8004716:	4402      	add	r2, r0
 8004718:	4603      	mov	r3, r0
 800471a:	4293      	cmp	r3, r2
 800471c:	d100      	bne.n	8004720 <memset+0xa>
 800471e:	4770      	bx	lr
 8004720:	f803 1b01 	strb.w	r1, [r3], #1
 8004724:	e7f9      	b.n	800471a <memset+0x4>

08004726 <strncmp>:
 8004726:	b510      	push	{r4, lr}
 8004728:	b16a      	cbz	r2, 8004746 <strncmp+0x20>
 800472a:	3901      	subs	r1, #1
 800472c:	1884      	adds	r4, r0, r2
 800472e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004732:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004736:	429a      	cmp	r2, r3
 8004738:	d103      	bne.n	8004742 <strncmp+0x1c>
 800473a:	42a0      	cmp	r0, r4
 800473c:	d001      	beq.n	8004742 <strncmp+0x1c>
 800473e:	2a00      	cmp	r2, #0
 8004740:	d1f5      	bne.n	800472e <strncmp+0x8>
 8004742:	1ad0      	subs	r0, r2, r3
 8004744:	bd10      	pop	{r4, pc}
 8004746:	4610      	mov	r0, r2
 8004748:	e7fc      	b.n	8004744 <strncmp+0x1e>

0800474a <strncpy>:
 800474a:	b510      	push	{r4, lr}
 800474c:	3901      	subs	r1, #1
 800474e:	4603      	mov	r3, r0
 8004750:	b132      	cbz	r2, 8004760 <strncpy+0x16>
 8004752:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004756:	f803 4b01 	strb.w	r4, [r3], #1
 800475a:	3a01      	subs	r2, #1
 800475c:	2c00      	cmp	r4, #0
 800475e:	d1f7      	bne.n	8004750 <strncpy+0x6>
 8004760:	441a      	add	r2, r3
 8004762:	2100      	movs	r1, #0
 8004764:	4293      	cmp	r3, r2
 8004766:	d100      	bne.n	800476a <strncpy+0x20>
 8004768:	bd10      	pop	{r4, pc}
 800476a:	f803 1b01 	strb.w	r1, [r3], #1
 800476e:	e7f9      	b.n	8004764 <strncpy+0x1a>

08004770 <strrchr>:
 8004770:	b513      	push	{r0, r1, r4, lr}
 8004772:	f011 01ff 	ands.w	r1, r1, #255	; 0xff
 8004776:	4603      	mov	r3, r0
 8004778:	d110      	bne.n	800479c <strrchr+0x2c>
 800477a:	b002      	add	sp, #8
 800477c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004780:	f000 bdbc 	b.w	80052fc <strchr>
 8004784:	1c43      	adds	r3, r0, #1
 8004786:	4604      	mov	r4, r0
 8004788:	4618      	mov	r0, r3
 800478a:	9101      	str	r1, [sp, #4]
 800478c:	f000 fdb6 	bl	80052fc <strchr>
 8004790:	9901      	ldr	r1, [sp, #4]
 8004792:	2800      	cmp	r0, #0
 8004794:	d1f6      	bne.n	8004784 <strrchr+0x14>
 8004796:	4620      	mov	r0, r4
 8004798:	b002      	add	sp, #8
 800479a:	bd10      	pop	{r4, pc}
 800479c:	2400      	movs	r4, #0
 800479e:	e7f3      	b.n	8004788 <strrchr+0x18>

080047a0 <strtok>:
 80047a0:	4b16      	ldr	r3, [pc, #88]	; (80047fc <strtok+0x5c>)
 80047a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80047a4:	681e      	ldr	r6, [r3, #0]
 80047a6:	6c74      	ldr	r4, [r6, #68]	; 0x44
 80047a8:	4605      	mov	r5, r0
 80047aa:	b9fc      	cbnz	r4, 80047ec <strtok+0x4c>
 80047ac:	2050      	movs	r0, #80	; 0x50
 80047ae:	9101      	str	r1, [sp, #4]
 80047b0:	f000 f92e 	bl	8004a10 <malloc>
 80047b4:	9901      	ldr	r1, [sp, #4]
 80047b6:	6470      	str	r0, [r6, #68]	; 0x44
 80047b8:	4602      	mov	r2, r0
 80047ba:	b920      	cbnz	r0, 80047c6 <strtok+0x26>
 80047bc:	4b10      	ldr	r3, [pc, #64]	; (8004800 <strtok+0x60>)
 80047be:	4811      	ldr	r0, [pc, #68]	; (8004804 <strtok+0x64>)
 80047c0:	215b      	movs	r1, #91	; 0x5b
 80047c2:	f000 f8bb 	bl	800493c <__assert_func>
 80047c6:	e9c0 4400 	strd	r4, r4, [r0]
 80047ca:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80047ce:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80047d2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80047d6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80047da:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80047de:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80047e2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80047e6:	6184      	str	r4, [r0, #24]
 80047e8:	7704      	strb	r4, [r0, #28]
 80047ea:	6244      	str	r4, [r0, #36]	; 0x24
 80047ec:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80047ee:	2301      	movs	r3, #1
 80047f0:	4628      	mov	r0, r5
 80047f2:	b002      	add	sp, #8
 80047f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80047f8:	f000 b806 	b.w	8004808 <__strtok_r>
 80047fc:	2000008c 	.word	0x2000008c
 8004800:	08005b21 	.word	0x08005b21
 8004804:	08005b38 	.word	0x08005b38

08004808 <__strtok_r>:
 8004808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800480a:	b908      	cbnz	r0, 8004810 <__strtok_r+0x8>
 800480c:	6810      	ldr	r0, [r2, #0]
 800480e:	b188      	cbz	r0, 8004834 <__strtok_r+0x2c>
 8004810:	4604      	mov	r4, r0
 8004812:	4620      	mov	r0, r4
 8004814:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004818:	460f      	mov	r7, r1
 800481a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800481e:	b91e      	cbnz	r6, 8004828 <__strtok_r+0x20>
 8004820:	b965      	cbnz	r5, 800483c <__strtok_r+0x34>
 8004822:	6015      	str	r5, [r2, #0]
 8004824:	4628      	mov	r0, r5
 8004826:	e005      	b.n	8004834 <__strtok_r+0x2c>
 8004828:	42b5      	cmp	r5, r6
 800482a:	d1f6      	bne.n	800481a <__strtok_r+0x12>
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1f0      	bne.n	8004812 <__strtok_r+0xa>
 8004830:	6014      	str	r4, [r2, #0]
 8004832:	7003      	strb	r3, [r0, #0]
 8004834:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004836:	461c      	mov	r4, r3
 8004838:	e00c      	b.n	8004854 <__strtok_r+0x4c>
 800483a:	b915      	cbnz	r5, 8004842 <__strtok_r+0x3a>
 800483c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004840:	460e      	mov	r6, r1
 8004842:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004846:	42ab      	cmp	r3, r5
 8004848:	d1f7      	bne.n	800483a <__strtok_r+0x32>
 800484a:	2b00      	cmp	r3, #0
 800484c:	d0f3      	beq.n	8004836 <__strtok_r+0x2e>
 800484e:	2300      	movs	r3, #0
 8004850:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004854:	6014      	str	r4, [r2, #0]
 8004856:	e7ed      	b.n	8004834 <__strtok_r+0x2c>

08004858 <_close_r>:
 8004858:	b538      	push	{r3, r4, r5, lr}
 800485a:	4d06      	ldr	r5, [pc, #24]	; (8004874 <_close_r+0x1c>)
 800485c:	2300      	movs	r3, #0
 800485e:	4604      	mov	r4, r0
 8004860:	4608      	mov	r0, r1
 8004862:	602b      	str	r3, [r5, #0]
 8004864:	f7fc fc13 	bl	800108e <_close>
 8004868:	1c43      	adds	r3, r0, #1
 800486a:	d102      	bne.n	8004872 <_close_r+0x1a>
 800486c:	682b      	ldr	r3, [r5, #0]
 800486e:	b103      	cbz	r3, 8004872 <_close_r+0x1a>
 8004870:	6023      	str	r3, [r4, #0]
 8004872:	bd38      	pop	{r3, r4, r5, pc}
 8004874:	2000034c 	.word	0x2000034c

08004878 <_lseek_r>:
 8004878:	b538      	push	{r3, r4, r5, lr}
 800487a:	4d07      	ldr	r5, [pc, #28]	; (8004898 <_lseek_r+0x20>)
 800487c:	4604      	mov	r4, r0
 800487e:	4608      	mov	r0, r1
 8004880:	4611      	mov	r1, r2
 8004882:	2200      	movs	r2, #0
 8004884:	602a      	str	r2, [r5, #0]
 8004886:	461a      	mov	r2, r3
 8004888:	f7fc fc28 	bl	80010dc <_lseek>
 800488c:	1c43      	adds	r3, r0, #1
 800488e:	d102      	bne.n	8004896 <_lseek_r+0x1e>
 8004890:	682b      	ldr	r3, [r5, #0]
 8004892:	b103      	cbz	r3, 8004896 <_lseek_r+0x1e>
 8004894:	6023      	str	r3, [r4, #0]
 8004896:	bd38      	pop	{r3, r4, r5, pc}
 8004898:	2000034c 	.word	0x2000034c

0800489c <_read_r>:
 800489c:	b538      	push	{r3, r4, r5, lr}
 800489e:	4d07      	ldr	r5, [pc, #28]	; (80048bc <_read_r+0x20>)
 80048a0:	4604      	mov	r4, r0
 80048a2:	4608      	mov	r0, r1
 80048a4:	4611      	mov	r1, r2
 80048a6:	2200      	movs	r2, #0
 80048a8:	602a      	str	r2, [r5, #0]
 80048aa:	461a      	mov	r2, r3
 80048ac:	f7fc fbb6 	bl	800101c <_read>
 80048b0:	1c43      	adds	r3, r0, #1
 80048b2:	d102      	bne.n	80048ba <_read_r+0x1e>
 80048b4:	682b      	ldr	r3, [r5, #0]
 80048b6:	b103      	cbz	r3, 80048ba <_read_r+0x1e>
 80048b8:	6023      	str	r3, [r4, #0]
 80048ba:	bd38      	pop	{r3, r4, r5, pc}
 80048bc:	2000034c 	.word	0x2000034c

080048c0 <_write_r>:
 80048c0:	b538      	push	{r3, r4, r5, lr}
 80048c2:	4d07      	ldr	r5, [pc, #28]	; (80048e0 <_write_r+0x20>)
 80048c4:	4604      	mov	r4, r0
 80048c6:	4608      	mov	r0, r1
 80048c8:	4611      	mov	r1, r2
 80048ca:	2200      	movs	r2, #0
 80048cc:	602a      	str	r2, [r5, #0]
 80048ce:	461a      	mov	r2, r3
 80048d0:	f7fc fbc1 	bl	8001056 <_write>
 80048d4:	1c43      	adds	r3, r0, #1
 80048d6:	d102      	bne.n	80048de <_write_r+0x1e>
 80048d8:	682b      	ldr	r3, [r5, #0]
 80048da:	b103      	cbz	r3, 80048de <_write_r+0x1e>
 80048dc:	6023      	str	r3, [r4, #0]
 80048de:	bd38      	pop	{r3, r4, r5, pc}
 80048e0:	2000034c 	.word	0x2000034c

080048e4 <__errno>:
 80048e4:	4b01      	ldr	r3, [pc, #4]	; (80048ec <__errno+0x8>)
 80048e6:	6818      	ldr	r0, [r3, #0]
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	2000008c 	.word	0x2000008c

080048f0 <__libc_init_array>:
 80048f0:	b570      	push	{r4, r5, r6, lr}
 80048f2:	4d0d      	ldr	r5, [pc, #52]	; (8004928 <__libc_init_array+0x38>)
 80048f4:	4c0d      	ldr	r4, [pc, #52]	; (800492c <__libc_init_array+0x3c>)
 80048f6:	1b64      	subs	r4, r4, r5
 80048f8:	10a4      	asrs	r4, r4, #2
 80048fa:	2600      	movs	r6, #0
 80048fc:	42a6      	cmp	r6, r4
 80048fe:	d109      	bne.n	8004914 <__libc_init_array+0x24>
 8004900:	4d0b      	ldr	r5, [pc, #44]	; (8004930 <__libc_init_array+0x40>)
 8004902:	4c0c      	ldr	r4, [pc, #48]	; (8004934 <__libc_init_array+0x44>)
 8004904:	f001 f806 	bl	8005914 <_init>
 8004908:	1b64      	subs	r4, r4, r5
 800490a:	10a4      	asrs	r4, r4, #2
 800490c:	2600      	movs	r6, #0
 800490e:	42a6      	cmp	r6, r4
 8004910:	d105      	bne.n	800491e <__libc_init_array+0x2e>
 8004912:	bd70      	pop	{r4, r5, r6, pc}
 8004914:	f855 3b04 	ldr.w	r3, [r5], #4
 8004918:	4798      	blx	r3
 800491a:	3601      	adds	r6, #1
 800491c:	e7ee      	b.n	80048fc <__libc_init_array+0xc>
 800491e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004922:	4798      	blx	r3
 8004924:	3601      	adds	r6, #1
 8004926:	e7f2      	b.n	800490e <__libc_init_array+0x1e>
 8004928:	08005c0c 	.word	0x08005c0c
 800492c:	08005c0c 	.word	0x08005c0c
 8004930:	08005c0c 	.word	0x08005c0c
 8004934:	08005c10 	.word	0x08005c10

08004938 <__retarget_lock_acquire_recursive>:
 8004938:	4770      	bx	lr

0800493a <__retarget_lock_release_recursive>:
 800493a:	4770      	bx	lr

0800493c <__assert_func>:
 800493c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800493e:	4614      	mov	r4, r2
 8004940:	461a      	mov	r2, r3
 8004942:	4b09      	ldr	r3, [pc, #36]	; (8004968 <__assert_func+0x2c>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4605      	mov	r5, r0
 8004948:	68d8      	ldr	r0, [r3, #12]
 800494a:	b14c      	cbz	r4, 8004960 <__assert_func+0x24>
 800494c:	4b07      	ldr	r3, [pc, #28]	; (800496c <__assert_func+0x30>)
 800494e:	9100      	str	r1, [sp, #0]
 8004950:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004954:	4906      	ldr	r1, [pc, #24]	; (8004970 <__assert_func+0x34>)
 8004956:	462b      	mov	r3, r5
 8004958:	f000 fca4 	bl	80052a4 <fiprintf>
 800495c:	f000 fcfa 	bl	8005354 <abort>
 8004960:	4b04      	ldr	r3, [pc, #16]	; (8004974 <__assert_func+0x38>)
 8004962:	461c      	mov	r4, r3
 8004964:	e7f3      	b.n	800494e <__assert_func+0x12>
 8004966:	bf00      	nop
 8004968:	2000008c 	.word	0x2000008c
 800496c:	08005b92 	.word	0x08005b92
 8004970:	08005b9f 	.word	0x08005b9f
 8004974:	08005bcd 	.word	0x08005bcd

08004978 <_free_r>:
 8004978:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800497a:	2900      	cmp	r1, #0
 800497c:	d044      	beq.n	8004a08 <_free_r+0x90>
 800497e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004982:	9001      	str	r0, [sp, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	f1a1 0404 	sub.w	r4, r1, #4
 800498a:	bfb8      	it	lt
 800498c:	18e4      	addlt	r4, r4, r3
 800498e:	f000 f8e7 	bl	8004b60 <__malloc_lock>
 8004992:	4a1e      	ldr	r2, [pc, #120]	; (8004a0c <_free_r+0x94>)
 8004994:	9801      	ldr	r0, [sp, #4]
 8004996:	6813      	ldr	r3, [r2, #0]
 8004998:	b933      	cbnz	r3, 80049a8 <_free_r+0x30>
 800499a:	6063      	str	r3, [r4, #4]
 800499c:	6014      	str	r4, [r2, #0]
 800499e:	b003      	add	sp, #12
 80049a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80049a4:	f000 b8e2 	b.w	8004b6c <__malloc_unlock>
 80049a8:	42a3      	cmp	r3, r4
 80049aa:	d908      	bls.n	80049be <_free_r+0x46>
 80049ac:	6825      	ldr	r5, [r4, #0]
 80049ae:	1961      	adds	r1, r4, r5
 80049b0:	428b      	cmp	r3, r1
 80049b2:	bf01      	itttt	eq
 80049b4:	6819      	ldreq	r1, [r3, #0]
 80049b6:	685b      	ldreq	r3, [r3, #4]
 80049b8:	1949      	addeq	r1, r1, r5
 80049ba:	6021      	streq	r1, [r4, #0]
 80049bc:	e7ed      	b.n	800499a <_free_r+0x22>
 80049be:	461a      	mov	r2, r3
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	b10b      	cbz	r3, 80049c8 <_free_r+0x50>
 80049c4:	42a3      	cmp	r3, r4
 80049c6:	d9fa      	bls.n	80049be <_free_r+0x46>
 80049c8:	6811      	ldr	r1, [r2, #0]
 80049ca:	1855      	adds	r5, r2, r1
 80049cc:	42a5      	cmp	r5, r4
 80049ce:	d10b      	bne.n	80049e8 <_free_r+0x70>
 80049d0:	6824      	ldr	r4, [r4, #0]
 80049d2:	4421      	add	r1, r4
 80049d4:	1854      	adds	r4, r2, r1
 80049d6:	42a3      	cmp	r3, r4
 80049d8:	6011      	str	r1, [r2, #0]
 80049da:	d1e0      	bne.n	800499e <_free_r+0x26>
 80049dc:	681c      	ldr	r4, [r3, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	6053      	str	r3, [r2, #4]
 80049e2:	440c      	add	r4, r1
 80049e4:	6014      	str	r4, [r2, #0]
 80049e6:	e7da      	b.n	800499e <_free_r+0x26>
 80049e8:	d902      	bls.n	80049f0 <_free_r+0x78>
 80049ea:	230c      	movs	r3, #12
 80049ec:	6003      	str	r3, [r0, #0]
 80049ee:	e7d6      	b.n	800499e <_free_r+0x26>
 80049f0:	6825      	ldr	r5, [r4, #0]
 80049f2:	1961      	adds	r1, r4, r5
 80049f4:	428b      	cmp	r3, r1
 80049f6:	bf04      	itt	eq
 80049f8:	6819      	ldreq	r1, [r3, #0]
 80049fa:	685b      	ldreq	r3, [r3, #4]
 80049fc:	6063      	str	r3, [r4, #4]
 80049fe:	bf04      	itt	eq
 8004a00:	1949      	addeq	r1, r1, r5
 8004a02:	6021      	streq	r1, [r4, #0]
 8004a04:	6054      	str	r4, [r2, #4]
 8004a06:	e7ca      	b.n	800499e <_free_r+0x26>
 8004a08:	b003      	add	sp, #12
 8004a0a:	bd30      	pop	{r4, r5, pc}
 8004a0c:	20000354 	.word	0x20000354

08004a10 <malloc>:
 8004a10:	4b02      	ldr	r3, [pc, #8]	; (8004a1c <malloc+0xc>)
 8004a12:	4601      	mov	r1, r0
 8004a14:	6818      	ldr	r0, [r3, #0]
 8004a16:	f000 b823 	b.w	8004a60 <_malloc_r>
 8004a1a:	bf00      	nop
 8004a1c:	2000008c 	.word	0x2000008c

08004a20 <sbrk_aligned>:
 8004a20:	b570      	push	{r4, r5, r6, lr}
 8004a22:	4e0e      	ldr	r6, [pc, #56]	; (8004a5c <sbrk_aligned+0x3c>)
 8004a24:	460c      	mov	r4, r1
 8004a26:	6831      	ldr	r1, [r6, #0]
 8004a28:	4605      	mov	r5, r0
 8004a2a:	b911      	cbnz	r1, 8004a32 <sbrk_aligned+0x12>
 8004a2c:	f000 fc74 	bl	8005318 <_sbrk_r>
 8004a30:	6030      	str	r0, [r6, #0]
 8004a32:	4621      	mov	r1, r4
 8004a34:	4628      	mov	r0, r5
 8004a36:	f000 fc6f 	bl	8005318 <_sbrk_r>
 8004a3a:	1c43      	adds	r3, r0, #1
 8004a3c:	d00a      	beq.n	8004a54 <sbrk_aligned+0x34>
 8004a3e:	1cc4      	adds	r4, r0, #3
 8004a40:	f024 0403 	bic.w	r4, r4, #3
 8004a44:	42a0      	cmp	r0, r4
 8004a46:	d007      	beq.n	8004a58 <sbrk_aligned+0x38>
 8004a48:	1a21      	subs	r1, r4, r0
 8004a4a:	4628      	mov	r0, r5
 8004a4c:	f000 fc64 	bl	8005318 <_sbrk_r>
 8004a50:	3001      	adds	r0, #1
 8004a52:	d101      	bne.n	8004a58 <sbrk_aligned+0x38>
 8004a54:	f04f 34ff 	mov.w	r4, #4294967295
 8004a58:	4620      	mov	r0, r4
 8004a5a:	bd70      	pop	{r4, r5, r6, pc}
 8004a5c:	20000358 	.word	0x20000358

08004a60 <_malloc_r>:
 8004a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a64:	1ccd      	adds	r5, r1, #3
 8004a66:	f025 0503 	bic.w	r5, r5, #3
 8004a6a:	3508      	adds	r5, #8
 8004a6c:	2d0c      	cmp	r5, #12
 8004a6e:	bf38      	it	cc
 8004a70:	250c      	movcc	r5, #12
 8004a72:	2d00      	cmp	r5, #0
 8004a74:	4607      	mov	r7, r0
 8004a76:	db01      	blt.n	8004a7c <_malloc_r+0x1c>
 8004a78:	42a9      	cmp	r1, r5
 8004a7a:	d905      	bls.n	8004a88 <_malloc_r+0x28>
 8004a7c:	230c      	movs	r3, #12
 8004a7e:	603b      	str	r3, [r7, #0]
 8004a80:	2600      	movs	r6, #0
 8004a82:	4630      	mov	r0, r6
 8004a84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a88:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004b5c <_malloc_r+0xfc>
 8004a8c:	f000 f868 	bl	8004b60 <__malloc_lock>
 8004a90:	f8d8 3000 	ldr.w	r3, [r8]
 8004a94:	461c      	mov	r4, r3
 8004a96:	bb5c      	cbnz	r4, 8004af0 <_malloc_r+0x90>
 8004a98:	4629      	mov	r1, r5
 8004a9a:	4638      	mov	r0, r7
 8004a9c:	f7ff ffc0 	bl	8004a20 <sbrk_aligned>
 8004aa0:	1c43      	adds	r3, r0, #1
 8004aa2:	4604      	mov	r4, r0
 8004aa4:	d155      	bne.n	8004b52 <_malloc_r+0xf2>
 8004aa6:	f8d8 4000 	ldr.w	r4, [r8]
 8004aaa:	4626      	mov	r6, r4
 8004aac:	2e00      	cmp	r6, #0
 8004aae:	d145      	bne.n	8004b3c <_malloc_r+0xdc>
 8004ab0:	2c00      	cmp	r4, #0
 8004ab2:	d048      	beq.n	8004b46 <_malloc_r+0xe6>
 8004ab4:	6823      	ldr	r3, [r4, #0]
 8004ab6:	4631      	mov	r1, r6
 8004ab8:	4638      	mov	r0, r7
 8004aba:	eb04 0903 	add.w	r9, r4, r3
 8004abe:	f000 fc2b 	bl	8005318 <_sbrk_r>
 8004ac2:	4581      	cmp	r9, r0
 8004ac4:	d13f      	bne.n	8004b46 <_malloc_r+0xe6>
 8004ac6:	6821      	ldr	r1, [r4, #0]
 8004ac8:	1a6d      	subs	r5, r5, r1
 8004aca:	4629      	mov	r1, r5
 8004acc:	4638      	mov	r0, r7
 8004ace:	f7ff ffa7 	bl	8004a20 <sbrk_aligned>
 8004ad2:	3001      	adds	r0, #1
 8004ad4:	d037      	beq.n	8004b46 <_malloc_r+0xe6>
 8004ad6:	6823      	ldr	r3, [r4, #0]
 8004ad8:	442b      	add	r3, r5
 8004ada:	6023      	str	r3, [r4, #0]
 8004adc:	f8d8 3000 	ldr.w	r3, [r8]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d038      	beq.n	8004b56 <_malloc_r+0xf6>
 8004ae4:	685a      	ldr	r2, [r3, #4]
 8004ae6:	42a2      	cmp	r2, r4
 8004ae8:	d12b      	bne.n	8004b42 <_malloc_r+0xe2>
 8004aea:	2200      	movs	r2, #0
 8004aec:	605a      	str	r2, [r3, #4]
 8004aee:	e00f      	b.n	8004b10 <_malloc_r+0xb0>
 8004af0:	6822      	ldr	r2, [r4, #0]
 8004af2:	1b52      	subs	r2, r2, r5
 8004af4:	d41f      	bmi.n	8004b36 <_malloc_r+0xd6>
 8004af6:	2a0b      	cmp	r2, #11
 8004af8:	d917      	bls.n	8004b2a <_malloc_r+0xca>
 8004afa:	1961      	adds	r1, r4, r5
 8004afc:	42a3      	cmp	r3, r4
 8004afe:	6025      	str	r5, [r4, #0]
 8004b00:	bf18      	it	ne
 8004b02:	6059      	strne	r1, [r3, #4]
 8004b04:	6863      	ldr	r3, [r4, #4]
 8004b06:	bf08      	it	eq
 8004b08:	f8c8 1000 	streq.w	r1, [r8]
 8004b0c:	5162      	str	r2, [r4, r5]
 8004b0e:	604b      	str	r3, [r1, #4]
 8004b10:	4638      	mov	r0, r7
 8004b12:	f104 060b 	add.w	r6, r4, #11
 8004b16:	f000 f829 	bl	8004b6c <__malloc_unlock>
 8004b1a:	f026 0607 	bic.w	r6, r6, #7
 8004b1e:	1d23      	adds	r3, r4, #4
 8004b20:	1af2      	subs	r2, r6, r3
 8004b22:	d0ae      	beq.n	8004a82 <_malloc_r+0x22>
 8004b24:	1b9b      	subs	r3, r3, r6
 8004b26:	50a3      	str	r3, [r4, r2]
 8004b28:	e7ab      	b.n	8004a82 <_malloc_r+0x22>
 8004b2a:	42a3      	cmp	r3, r4
 8004b2c:	6862      	ldr	r2, [r4, #4]
 8004b2e:	d1dd      	bne.n	8004aec <_malloc_r+0x8c>
 8004b30:	f8c8 2000 	str.w	r2, [r8]
 8004b34:	e7ec      	b.n	8004b10 <_malloc_r+0xb0>
 8004b36:	4623      	mov	r3, r4
 8004b38:	6864      	ldr	r4, [r4, #4]
 8004b3a:	e7ac      	b.n	8004a96 <_malloc_r+0x36>
 8004b3c:	4634      	mov	r4, r6
 8004b3e:	6876      	ldr	r6, [r6, #4]
 8004b40:	e7b4      	b.n	8004aac <_malloc_r+0x4c>
 8004b42:	4613      	mov	r3, r2
 8004b44:	e7cc      	b.n	8004ae0 <_malloc_r+0x80>
 8004b46:	230c      	movs	r3, #12
 8004b48:	603b      	str	r3, [r7, #0]
 8004b4a:	4638      	mov	r0, r7
 8004b4c:	f000 f80e 	bl	8004b6c <__malloc_unlock>
 8004b50:	e797      	b.n	8004a82 <_malloc_r+0x22>
 8004b52:	6025      	str	r5, [r4, #0]
 8004b54:	e7dc      	b.n	8004b10 <_malloc_r+0xb0>
 8004b56:	605b      	str	r3, [r3, #4]
 8004b58:	deff      	udf	#255	; 0xff
 8004b5a:	bf00      	nop
 8004b5c:	20000354 	.word	0x20000354

08004b60 <__malloc_lock>:
 8004b60:	4801      	ldr	r0, [pc, #4]	; (8004b68 <__malloc_lock+0x8>)
 8004b62:	f7ff bee9 	b.w	8004938 <__retarget_lock_acquire_recursive>
 8004b66:	bf00      	nop
 8004b68:	20000350 	.word	0x20000350

08004b6c <__malloc_unlock>:
 8004b6c:	4801      	ldr	r0, [pc, #4]	; (8004b74 <__malloc_unlock+0x8>)
 8004b6e:	f7ff bee4 	b.w	800493a <__retarget_lock_release_recursive>
 8004b72:	bf00      	nop
 8004b74:	20000350 	.word	0x20000350

08004b78 <__ssputs_r>:
 8004b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b7c:	688e      	ldr	r6, [r1, #8]
 8004b7e:	461f      	mov	r7, r3
 8004b80:	42be      	cmp	r6, r7
 8004b82:	680b      	ldr	r3, [r1, #0]
 8004b84:	4682      	mov	sl, r0
 8004b86:	460c      	mov	r4, r1
 8004b88:	4690      	mov	r8, r2
 8004b8a:	d82c      	bhi.n	8004be6 <__ssputs_r+0x6e>
 8004b8c:	898a      	ldrh	r2, [r1, #12]
 8004b8e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004b92:	d026      	beq.n	8004be2 <__ssputs_r+0x6a>
 8004b94:	6965      	ldr	r5, [r4, #20]
 8004b96:	6909      	ldr	r1, [r1, #16]
 8004b98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b9c:	eba3 0901 	sub.w	r9, r3, r1
 8004ba0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ba4:	1c7b      	adds	r3, r7, #1
 8004ba6:	444b      	add	r3, r9
 8004ba8:	106d      	asrs	r5, r5, #1
 8004baa:	429d      	cmp	r5, r3
 8004bac:	bf38      	it	cc
 8004bae:	461d      	movcc	r5, r3
 8004bb0:	0553      	lsls	r3, r2, #21
 8004bb2:	d527      	bpl.n	8004c04 <__ssputs_r+0x8c>
 8004bb4:	4629      	mov	r1, r5
 8004bb6:	f7ff ff53 	bl	8004a60 <_malloc_r>
 8004bba:	4606      	mov	r6, r0
 8004bbc:	b360      	cbz	r0, 8004c18 <__ssputs_r+0xa0>
 8004bbe:	6921      	ldr	r1, [r4, #16]
 8004bc0:	464a      	mov	r2, r9
 8004bc2:	f000 fbb9 	bl	8005338 <memcpy>
 8004bc6:	89a3      	ldrh	r3, [r4, #12]
 8004bc8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004bcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bd0:	81a3      	strh	r3, [r4, #12]
 8004bd2:	6126      	str	r6, [r4, #16]
 8004bd4:	6165      	str	r5, [r4, #20]
 8004bd6:	444e      	add	r6, r9
 8004bd8:	eba5 0509 	sub.w	r5, r5, r9
 8004bdc:	6026      	str	r6, [r4, #0]
 8004bde:	60a5      	str	r5, [r4, #8]
 8004be0:	463e      	mov	r6, r7
 8004be2:	42be      	cmp	r6, r7
 8004be4:	d900      	bls.n	8004be8 <__ssputs_r+0x70>
 8004be6:	463e      	mov	r6, r7
 8004be8:	6820      	ldr	r0, [r4, #0]
 8004bea:	4632      	mov	r2, r6
 8004bec:	4641      	mov	r1, r8
 8004bee:	f000 fb6b 	bl	80052c8 <memmove>
 8004bf2:	68a3      	ldr	r3, [r4, #8]
 8004bf4:	1b9b      	subs	r3, r3, r6
 8004bf6:	60a3      	str	r3, [r4, #8]
 8004bf8:	6823      	ldr	r3, [r4, #0]
 8004bfa:	4433      	add	r3, r6
 8004bfc:	6023      	str	r3, [r4, #0]
 8004bfe:	2000      	movs	r0, #0
 8004c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c04:	462a      	mov	r2, r5
 8004c06:	f000 fbac 	bl	8005362 <_realloc_r>
 8004c0a:	4606      	mov	r6, r0
 8004c0c:	2800      	cmp	r0, #0
 8004c0e:	d1e0      	bne.n	8004bd2 <__ssputs_r+0x5a>
 8004c10:	6921      	ldr	r1, [r4, #16]
 8004c12:	4650      	mov	r0, sl
 8004c14:	f7ff feb0 	bl	8004978 <_free_r>
 8004c18:	230c      	movs	r3, #12
 8004c1a:	f8ca 3000 	str.w	r3, [sl]
 8004c1e:	89a3      	ldrh	r3, [r4, #12]
 8004c20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c24:	81a3      	strh	r3, [r4, #12]
 8004c26:	f04f 30ff 	mov.w	r0, #4294967295
 8004c2a:	e7e9      	b.n	8004c00 <__ssputs_r+0x88>

08004c2c <_svfiprintf_r>:
 8004c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c30:	4698      	mov	r8, r3
 8004c32:	898b      	ldrh	r3, [r1, #12]
 8004c34:	061b      	lsls	r3, r3, #24
 8004c36:	b09d      	sub	sp, #116	; 0x74
 8004c38:	4607      	mov	r7, r0
 8004c3a:	460d      	mov	r5, r1
 8004c3c:	4614      	mov	r4, r2
 8004c3e:	d50e      	bpl.n	8004c5e <_svfiprintf_r+0x32>
 8004c40:	690b      	ldr	r3, [r1, #16]
 8004c42:	b963      	cbnz	r3, 8004c5e <_svfiprintf_r+0x32>
 8004c44:	2140      	movs	r1, #64	; 0x40
 8004c46:	f7ff ff0b 	bl	8004a60 <_malloc_r>
 8004c4a:	6028      	str	r0, [r5, #0]
 8004c4c:	6128      	str	r0, [r5, #16]
 8004c4e:	b920      	cbnz	r0, 8004c5a <_svfiprintf_r+0x2e>
 8004c50:	230c      	movs	r3, #12
 8004c52:	603b      	str	r3, [r7, #0]
 8004c54:	f04f 30ff 	mov.w	r0, #4294967295
 8004c58:	e0d0      	b.n	8004dfc <_svfiprintf_r+0x1d0>
 8004c5a:	2340      	movs	r3, #64	; 0x40
 8004c5c:	616b      	str	r3, [r5, #20]
 8004c5e:	2300      	movs	r3, #0
 8004c60:	9309      	str	r3, [sp, #36]	; 0x24
 8004c62:	2320      	movs	r3, #32
 8004c64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004c68:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c6c:	2330      	movs	r3, #48	; 0x30
 8004c6e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004e14 <_svfiprintf_r+0x1e8>
 8004c72:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004c76:	f04f 0901 	mov.w	r9, #1
 8004c7a:	4623      	mov	r3, r4
 8004c7c:	469a      	mov	sl, r3
 8004c7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c82:	b10a      	cbz	r2, 8004c88 <_svfiprintf_r+0x5c>
 8004c84:	2a25      	cmp	r2, #37	; 0x25
 8004c86:	d1f9      	bne.n	8004c7c <_svfiprintf_r+0x50>
 8004c88:	ebba 0b04 	subs.w	fp, sl, r4
 8004c8c:	d00b      	beq.n	8004ca6 <_svfiprintf_r+0x7a>
 8004c8e:	465b      	mov	r3, fp
 8004c90:	4622      	mov	r2, r4
 8004c92:	4629      	mov	r1, r5
 8004c94:	4638      	mov	r0, r7
 8004c96:	f7ff ff6f 	bl	8004b78 <__ssputs_r>
 8004c9a:	3001      	adds	r0, #1
 8004c9c:	f000 80a9 	beq.w	8004df2 <_svfiprintf_r+0x1c6>
 8004ca0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ca2:	445a      	add	r2, fp
 8004ca4:	9209      	str	r2, [sp, #36]	; 0x24
 8004ca6:	f89a 3000 	ldrb.w	r3, [sl]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	f000 80a1 	beq.w	8004df2 <_svfiprintf_r+0x1c6>
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	f04f 32ff 	mov.w	r2, #4294967295
 8004cb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004cba:	f10a 0a01 	add.w	sl, sl, #1
 8004cbe:	9304      	str	r3, [sp, #16]
 8004cc0:	9307      	str	r3, [sp, #28]
 8004cc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004cc6:	931a      	str	r3, [sp, #104]	; 0x68
 8004cc8:	4654      	mov	r4, sl
 8004cca:	2205      	movs	r2, #5
 8004ccc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cd0:	4850      	ldr	r0, [pc, #320]	; (8004e14 <_svfiprintf_r+0x1e8>)
 8004cd2:	f7fb facd 	bl	8000270 <memchr>
 8004cd6:	9a04      	ldr	r2, [sp, #16]
 8004cd8:	b9d8      	cbnz	r0, 8004d12 <_svfiprintf_r+0xe6>
 8004cda:	06d0      	lsls	r0, r2, #27
 8004cdc:	bf44      	itt	mi
 8004cde:	2320      	movmi	r3, #32
 8004ce0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ce4:	0711      	lsls	r1, r2, #28
 8004ce6:	bf44      	itt	mi
 8004ce8:	232b      	movmi	r3, #43	; 0x2b
 8004cea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004cee:	f89a 3000 	ldrb.w	r3, [sl]
 8004cf2:	2b2a      	cmp	r3, #42	; 0x2a
 8004cf4:	d015      	beq.n	8004d22 <_svfiprintf_r+0xf6>
 8004cf6:	9a07      	ldr	r2, [sp, #28]
 8004cf8:	4654      	mov	r4, sl
 8004cfa:	2000      	movs	r0, #0
 8004cfc:	f04f 0c0a 	mov.w	ip, #10
 8004d00:	4621      	mov	r1, r4
 8004d02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d06:	3b30      	subs	r3, #48	; 0x30
 8004d08:	2b09      	cmp	r3, #9
 8004d0a:	d94d      	bls.n	8004da8 <_svfiprintf_r+0x17c>
 8004d0c:	b1b0      	cbz	r0, 8004d3c <_svfiprintf_r+0x110>
 8004d0e:	9207      	str	r2, [sp, #28]
 8004d10:	e014      	b.n	8004d3c <_svfiprintf_r+0x110>
 8004d12:	eba0 0308 	sub.w	r3, r0, r8
 8004d16:	fa09 f303 	lsl.w	r3, r9, r3
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	9304      	str	r3, [sp, #16]
 8004d1e:	46a2      	mov	sl, r4
 8004d20:	e7d2      	b.n	8004cc8 <_svfiprintf_r+0x9c>
 8004d22:	9b03      	ldr	r3, [sp, #12]
 8004d24:	1d19      	adds	r1, r3, #4
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	9103      	str	r1, [sp, #12]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	bfbb      	ittet	lt
 8004d2e:	425b      	neglt	r3, r3
 8004d30:	f042 0202 	orrlt.w	r2, r2, #2
 8004d34:	9307      	strge	r3, [sp, #28]
 8004d36:	9307      	strlt	r3, [sp, #28]
 8004d38:	bfb8      	it	lt
 8004d3a:	9204      	strlt	r2, [sp, #16]
 8004d3c:	7823      	ldrb	r3, [r4, #0]
 8004d3e:	2b2e      	cmp	r3, #46	; 0x2e
 8004d40:	d10c      	bne.n	8004d5c <_svfiprintf_r+0x130>
 8004d42:	7863      	ldrb	r3, [r4, #1]
 8004d44:	2b2a      	cmp	r3, #42	; 0x2a
 8004d46:	d134      	bne.n	8004db2 <_svfiprintf_r+0x186>
 8004d48:	9b03      	ldr	r3, [sp, #12]
 8004d4a:	1d1a      	adds	r2, r3, #4
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	9203      	str	r2, [sp, #12]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	bfb8      	it	lt
 8004d54:	f04f 33ff 	movlt.w	r3, #4294967295
 8004d58:	3402      	adds	r4, #2
 8004d5a:	9305      	str	r3, [sp, #20]
 8004d5c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004e24 <_svfiprintf_r+0x1f8>
 8004d60:	7821      	ldrb	r1, [r4, #0]
 8004d62:	2203      	movs	r2, #3
 8004d64:	4650      	mov	r0, sl
 8004d66:	f7fb fa83 	bl	8000270 <memchr>
 8004d6a:	b138      	cbz	r0, 8004d7c <_svfiprintf_r+0x150>
 8004d6c:	9b04      	ldr	r3, [sp, #16]
 8004d6e:	eba0 000a 	sub.w	r0, r0, sl
 8004d72:	2240      	movs	r2, #64	; 0x40
 8004d74:	4082      	lsls	r2, r0
 8004d76:	4313      	orrs	r3, r2
 8004d78:	3401      	adds	r4, #1
 8004d7a:	9304      	str	r3, [sp, #16]
 8004d7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d80:	4825      	ldr	r0, [pc, #148]	; (8004e18 <_svfiprintf_r+0x1ec>)
 8004d82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004d86:	2206      	movs	r2, #6
 8004d88:	f7fb fa72 	bl	8000270 <memchr>
 8004d8c:	2800      	cmp	r0, #0
 8004d8e:	d038      	beq.n	8004e02 <_svfiprintf_r+0x1d6>
 8004d90:	4b22      	ldr	r3, [pc, #136]	; (8004e1c <_svfiprintf_r+0x1f0>)
 8004d92:	bb1b      	cbnz	r3, 8004ddc <_svfiprintf_r+0x1b0>
 8004d94:	9b03      	ldr	r3, [sp, #12]
 8004d96:	3307      	adds	r3, #7
 8004d98:	f023 0307 	bic.w	r3, r3, #7
 8004d9c:	3308      	adds	r3, #8
 8004d9e:	9303      	str	r3, [sp, #12]
 8004da0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004da2:	4433      	add	r3, r6
 8004da4:	9309      	str	r3, [sp, #36]	; 0x24
 8004da6:	e768      	b.n	8004c7a <_svfiprintf_r+0x4e>
 8004da8:	fb0c 3202 	mla	r2, ip, r2, r3
 8004dac:	460c      	mov	r4, r1
 8004dae:	2001      	movs	r0, #1
 8004db0:	e7a6      	b.n	8004d00 <_svfiprintf_r+0xd4>
 8004db2:	2300      	movs	r3, #0
 8004db4:	3401      	adds	r4, #1
 8004db6:	9305      	str	r3, [sp, #20]
 8004db8:	4619      	mov	r1, r3
 8004dba:	f04f 0c0a 	mov.w	ip, #10
 8004dbe:	4620      	mov	r0, r4
 8004dc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004dc4:	3a30      	subs	r2, #48	; 0x30
 8004dc6:	2a09      	cmp	r2, #9
 8004dc8:	d903      	bls.n	8004dd2 <_svfiprintf_r+0x1a6>
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d0c6      	beq.n	8004d5c <_svfiprintf_r+0x130>
 8004dce:	9105      	str	r1, [sp, #20]
 8004dd0:	e7c4      	b.n	8004d5c <_svfiprintf_r+0x130>
 8004dd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8004dd6:	4604      	mov	r4, r0
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e7f0      	b.n	8004dbe <_svfiprintf_r+0x192>
 8004ddc:	ab03      	add	r3, sp, #12
 8004dde:	9300      	str	r3, [sp, #0]
 8004de0:	462a      	mov	r2, r5
 8004de2:	4b0f      	ldr	r3, [pc, #60]	; (8004e20 <_svfiprintf_r+0x1f4>)
 8004de4:	a904      	add	r1, sp, #16
 8004de6:	4638      	mov	r0, r7
 8004de8:	f3af 8000 	nop.w
 8004dec:	1c42      	adds	r2, r0, #1
 8004dee:	4606      	mov	r6, r0
 8004df0:	d1d6      	bne.n	8004da0 <_svfiprintf_r+0x174>
 8004df2:	89ab      	ldrh	r3, [r5, #12]
 8004df4:	065b      	lsls	r3, r3, #25
 8004df6:	f53f af2d 	bmi.w	8004c54 <_svfiprintf_r+0x28>
 8004dfa:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004dfc:	b01d      	add	sp, #116	; 0x74
 8004dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e02:	ab03      	add	r3, sp, #12
 8004e04:	9300      	str	r3, [sp, #0]
 8004e06:	462a      	mov	r2, r5
 8004e08:	4b05      	ldr	r3, [pc, #20]	; (8004e20 <_svfiprintf_r+0x1f4>)
 8004e0a:	a904      	add	r1, sp, #16
 8004e0c:	4638      	mov	r0, r7
 8004e0e:	f000 f879 	bl	8004f04 <_printf_i>
 8004e12:	e7eb      	b.n	8004dec <_svfiprintf_r+0x1c0>
 8004e14:	08005bce 	.word	0x08005bce
 8004e18:	08005bd8 	.word	0x08005bd8
 8004e1c:	00000000 	.word	0x00000000
 8004e20:	08004b79 	.word	0x08004b79
 8004e24:	08005bd4 	.word	0x08005bd4

08004e28 <_printf_common>:
 8004e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e2c:	4616      	mov	r6, r2
 8004e2e:	4699      	mov	r9, r3
 8004e30:	688a      	ldr	r2, [r1, #8]
 8004e32:	690b      	ldr	r3, [r1, #16]
 8004e34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	bfb8      	it	lt
 8004e3c:	4613      	movlt	r3, r2
 8004e3e:	6033      	str	r3, [r6, #0]
 8004e40:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e44:	4607      	mov	r7, r0
 8004e46:	460c      	mov	r4, r1
 8004e48:	b10a      	cbz	r2, 8004e4e <_printf_common+0x26>
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	6033      	str	r3, [r6, #0]
 8004e4e:	6823      	ldr	r3, [r4, #0]
 8004e50:	0699      	lsls	r1, r3, #26
 8004e52:	bf42      	ittt	mi
 8004e54:	6833      	ldrmi	r3, [r6, #0]
 8004e56:	3302      	addmi	r3, #2
 8004e58:	6033      	strmi	r3, [r6, #0]
 8004e5a:	6825      	ldr	r5, [r4, #0]
 8004e5c:	f015 0506 	ands.w	r5, r5, #6
 8004e60:	d106      	bne.n	8004e70 <_printf_common+0x48>
 8004e62:	f104 0a19 	add.w	sl, r4, #25
 8004e66:	68e3      	ldr	r3, [r4, #12]
 8004e68:	6832      	ldr	r2, [r6, #0]
 8004e6a:	1a9b      	subs	r3, r3, r2
 8004e6c:	42ab      	cmp	r3, r5
 8004e6e:	dc26      	bgt.n	8004ebe <_printf_common+0x96>
 8004e70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e74:	1e13      	subs	r3, r2, #0
 8004e76:	6822      	ldr	r2, [r4, #0]
 8004e78:	bf18      	it	ne
 8004e7a:	2301      	movne	r3, #1
 8004e7c:	0692      	lsls	r2, r2, #26
 8004e7e:	d42b      	bmi.n	8004ed8 <_printf_common+0xb0>
 8004e80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e84:	4649      	mov	r1, r9
 8004e86:	4638      	mov	r0, r7
 8004e88:	47c0      	blx	r8
 8004e8a:	3001      	adds	r0, #1
 8004e8c:	d01e      	beq.n	8004ecc <_printf_common+0xa4>
 8004e8e:	6823      	ldr	r3, [r4, #0]
 8004e90:	6922      	ldr	r2, [r4, #16]
 8004e92:	f003 0306 	and.w	r3, r3, #6
 8004e96:	2b04      	cmp	r3, #4
 8004e98:	bf02      	ittt	eq
 8004e9a:	68e5      	ldreq	r5, [r4, #12]
 8004e9c:	6833      	ldreq	r3, [r6, #0]
 8004e9e:	1aed      	subeq	r5, r5, r3
 8004ea0:	68a3      	ldr	r3, [r4, #8]
 8004ea2:	bf0c      	ite	eq
 8004ea4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ea8:	2500      	movne	r5, #0
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	bfc4      	itt	gt
 8004eae:	1a9b      	subgt	r3, r3, r2
 8004eb0:	18ed      	addgt	r5, r5, r3
 8004eb2:	2600      	movs	r6, #0
 8004eb4:	341a      	adds	r4, #26
 8004eb6:	42b5      	cmp	r5, r6
 8004eb8:	d11a      	bne.n	8004ef0 <_printf_common+0xc8>
 8004eba:	2000      	movs	r0, #0
 8004ebc:	e008      	b.n	8004ed0 <_printf_common+0xa8>
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	4652      	mov	r2, sl
 8004ec2:	4649      	mov	r1, r9
 8004ec4:	4638      	mov	r0, r7
 8004ec6:	47c0      	blx	r8
 8004ec8:	3001      	adds	r0, #1
 8004eca:	d103      	bne.n	8004ed4 <_printf_common+0xac>
 8004ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8004ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ed4:	3501      	adds	r5, #1
 8004ed6:	e7c6      	b.n	8004e66 <_printf_common+0x3e>
 8004ed8:	18e1      	adds	r1, r4, r3
 8004eda:	1c5a      	adds	r2, r3, #1
 8004edc:	2030      	movs	r0, #48	; 0x30
 8004ede:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004ee2:	4422      	add	r2, r4
 8004ee4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ee8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004eec:	3302      	adds	r3, #2
 8004eee:	e7c7      	b.n	8004e80 <_printf_common+0x58>
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	4622      	mov	r2, r4
 8004ef4:	4649      	mov	r1, r9
 8004ef6:	4638      	mov	r0, r7
 8004ef8:	47c0      	blx	r8
 8004efa:	3001      	adds	r0, #1
 8004efc:	d0e6      	beq.n	8004ecc <_printf_common+0xa4>
 8004efe:	3601      	adds	r6, #1
 8004f00:	e7d9      	b.n	8004eb6 <_printf_common+0x8e>
	...

08004f04 <_printf_i>:
 8004f04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f08:	7e0f      	ldrb	r7, [r1, #24]
 8004f0a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004f0c:	2f78      	cmp	r7, #120	; 0x78
 8004f0e:	4691      	mov	r9, r2
 8004f10:	4680      	mov	r8, r0
 8004f12:	460c      	mov	r4, r1
 8004f14:	469a      	mov	sl, r3
 8004f16:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004f1a:	d807      	bhi.n	8004f2c <_printf_i+0x28>
 8004f1c:	2f62      	cmp	r7, #98	; 0x62
 8004f1e:	d80a      	bhi.n	8004f36 <_printf_i+0x32>
 8004f20:	2f00      	cmp	r7, #0
 8004f22:	f000 80d4 	beq.w	80050ce <_printf_i+0x1ca>
 8004f26:	2f58      	cmp	r7, #88	; 0x58
 8004f28:	f000 80c0 	beq.w	80050ac <_printf_i+0x1a8>
 8004f2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004f34:	e03a      	b.n	8004fac <_printf_i+0xa8>
 8004f36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004f3a:	2b15      	cmp	r3, #21
 8004f3c:	d8f6      	bhi.n	8004f2c <_printf_i+0x28>
 8004f3e:	a101      	add	r1, pc, #4	; (adr r1, 8004f44 <_printf_i+0x40>)
 8004f40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f44:	08004f9d 	.word	0x08004f9d
 8004f48:	08004fb1 	.word	0x08004fb1
 8004f4c:	08004f2d 	.word	0x08004f2d
 8004f50:	08004f2d 	.word	0x08004f2d
 8004f54:	08004f2d 	.word	0x08004f2d
 8004f58:	08004f2d 	.word	0x08004f2d
 8004f5c:	08004fb1 	.word	0x08004fb1
 8004f60:	08004f2d 	.word	0x08004f2d
 8004f64:	08004f2d 	.word	0x08004f2d
 8004f68:	08004f2d 	.word	0x08004f2d
 8004f6c:	08004f2d 	.word	0x08004f2d
 8004f70:	080050b5 	.word	0x080050b5
 8004f74:	08004fdd 	.word	0x08004fdd
 8004f78:	0800506f 	.word	0x0800506f
 8004f7c:	08004f2d 	.word	0x08004f2d
 8004f80:	08004f2d 	.word	0x08004f2d
 8004f84:	080050d7 	.word	0x080050d7
 8004f88:	08004f2d 	.word	0x08004f2d
 8004f8c:	08004fdd 	.word	0x08004fdd
 8004f90:	08004f2d 	.word	0x08004f2d
 8004f94:	08004f2d 	.word	0x08004f2d
 8004f98:	08005077 	.word	0x08005077
 8004f9c:	682b      	ldr	r3, [r5, #0]
 8004f9e:	1d1a      	adds	r2, r3, #4
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	602a      	str	r2, [r5, #0]
 8004fa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fa8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004fac:	2301      	movs	r3, #1
 8004fae:	e09f      	b.n	80050f0 <_printf_i+0x1ec>
 8004fb0:	6820      	ldr	r0, [r4, #0]
 8004fb2:	682b      	ldr	r3, [r5, #0]
 8004fb4:	0607      	lsls	r7, r0, #24
 8004fb6:	f103 0104 	add.w	r1, r3, #4
 8004fba:	6029      	str	r1, [r5, #0]
 8004fbc:	d501      	bpl.n	8004fc2 <_printf_i+0xbe>
 8004fbe:	681e      	ldr	r6, [r3, #0]
 8004fc0:	e003      	b.n	8004fca <_printf_i+0xc6>
 8004fc2:	0646      	lsls	r6, r0, #25
 8004fc4:	d5fb      	bpl.n	8004fbe <_printf_i+0xba>
 8004fc6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004fca:	2e00      	cmp	r6, #0
 8004fcc:	da03      	bge.n	8004fd6 <_printf_i+0xd2>
 8004fce:	232d      	movs	r3, #45	; 0x2d
 8004fd0:	4276      	negs	r6, r6
 8004fd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fd6:	485a      	ldr	r0, [pc, #360]	; (8005140 <_printf_i+0x23c>)
 8004fd8:	230a      	movs	r3, #10
 8004fda:	e012      	b.n	8005002 <_printf_i+0xfe>
 8004fdc:	682b      	ldr	r3, [r5, #0]
 8004fde:	6820      	ldr	r0, [r4, #0]
 8004fe0:	1d19      	adds	r1, r3, #4
 8004fe2:	6029      	str	r1, [r5, #0]
 8004fe4:	0605      	lsls	r5, r0, #24
 8004fe6:	d501      	bpl.n	8004fec <_printf_i+0xe8>
 8004fe8:	681e      	ldr	r6, [r3, #0]
 8004fea:	e002      	b.n	8004ff2 <_printf_i+0xee>
 8004fec:	0641      	lsls	r1, r0, #25
 8004fee:	d5fb      	bpl.n	8004fe8 <_printf_i+0xe4>
 8004ff0:	881e      	ldrh	r6, [r3, #0]
 8004ff2:	4853      	ldr	r0, [pc, #332]	; (8005140 <_printf_i+0x23c>)
 8004ff4:	2f6f      	cmp	r7, #111	; 0x6f
 8004ff6:	bf0c      	ite	eq
 8004ff8:	2308      	moveq	r3, #8
 8004ffa:	230a      	movne	r3, #10
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005002:	6865      	ldr	r5, [r4, #4]
 8005004:	60a5      	str	r5, [r4, #8]
 8005006:	2d00      	cmp	r5, #0
 8005008:	bfa2      	ittt	ge
 800500a:	6821      	ldrge	r1, [r4, #0]
 800500c:	f021 0104 	bicge.w	r1, r1, #4
 8005010:	6021      	strge	r1, [r4, #0]
 8005012:	b90e      	cbnz	r6, 8005018 <_printf_i+0x114>
 8005014:	2d00      	cmp	r5, #0
 8005016:	d04b      	beq.n	80050b0 <_printf_i+0x1ac>
 8005018:	4615      	mov	r5, r2
 800501a:	fbb6 f1f3 	udiv	r1, r6, r3
 800501e:	fb03 6711 	mls	r7, r3, r1, r6
 8005022:	5dc7      	ldrb	r7, [r0, r7]
 8005024:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005028:	4637      	mov	r7, r6
 800502a:	42bb      	cmp	r3, r7
 800502c:	460e      	mov	r6, r1
 800502e:	d9f4      	bls.n	800501a <_printf_i+0x116>
 8005030:	2b08      	cmp	r3, #8
 8005032:	d10b      	bne.n	800504c <_printf_i+0x148>
 8005034:	6823      	ldr	r3, [r4, #0]
 8005036:	07de      	lsls	r6, r3, #31
 8005038:	d508      	bpl.n	800504c <_printf_i+0x148>
 800503a:	6923      	ldr	r3, [r4, #16]
 800503c:	6861      	ldr	r1, [r4, #4]
 800503e:	4299      	cmp	r1, r3
 8005040:	bfde      	ittt	le
 8005042:	2330      	movle	r3, #48	; 0x30
 8005044:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005048:	f105 35ff 	addle.w	r5, r5, #4294967295
 800504c:	1b52      	subs	r2, r2, r5
 800504e:	6122      	str	r2, [r4, #16]
 8005050:	f8cd a000 	str.w	sl, [sp]
 8005054:	464b      	mov	r3, r9
 8005056:	aa03      	add	r2, sp, #12
 8005058:	4621      	mov	r1, r4
 800505a:	4640      	mov	r0, r8
 800505c:	f7ff fee4 	bl	8004e28 <_printf_common>
 8005060:	3001      	adds	r0, #1
 8005062:	d14a      	bne.n	80050fa <_printf_i+0x1f6>
 8005064:	f04f 30ff 	mov.w	r0, #4294967295
 8005068:	b004      	add	sp, #16
 800506a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800506e:	6823      	ldr	r3, [r4, #0]
 8005070:	f043 0320 	orr.w	r3, r3, #32
 8005074:	6023      	str	r3, [r4, #0]
 8005076:	4833      	ldr	r0, [pc, #204]	; (8005144 <_printf_i+0x240>)
 8005078:	2778      	movs	r7, #120	; 0x78
 800507a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800507e:	6823      	ldr	r3, [r4, #0]
 8005080:	6829      	ldr	r1, [r5, #0]
 8005082:	061f      	lsls	r7, r3, #24
 8005084:	f851 6b04 	ldr.w	r6, [r1], #4
 8005088:	d402      	bmi.n	8005090 <_printf_i+0x18c>
 800508a:	065f      	lsls	r7, r3, #25
 800508c:	bf48      	it	mi
 800508e:	b2b6      	uxthmi	r6, r6
 8005090:	07df      	lsls	r7, r3, #31
 8005092:	bf48      	it	mi
 8005094:	f043 0320 	orrmi.w	r3, r3, #32
 8005098:	6029      	str	r1, [r5, #0]
 800509a:	bf48      	it	mi
 800509c:	6023      	strmi	r3, [r4, #0]
 800509e:	b91e      	cbnz	r6, 80050a8 <_printf_i+0x1a4>
 80050a0:	6823      	ldr	r3, [r4, #0]
 80050a2:	f023 0320 	bic.w	r3, r3, #32
 80050a6:	6023      	str	r3, [r4, #0]
 80050a8:	2310      	movs	r3, #16
 80050aa:	e7a7      	b.n	8004ffc <_printf_i+0xf8>
 80050ac:	4824      	ldr	r0, [pc, #144]	; (8005140 <_printf_i+0x23c>)
 80050ae:	e7e4      	b.n	800507a <_printf_i+0x176>
 80050b0:	4615      	mov	r5, r2
 80050b2:	e7bd      	b.n	8005030 <_printf_i+0x12c>
 80050b4:	682b      	ldr	r3, [r5, #0]
 80050b6:	6826      	ldr	r6, [r4, #0]
 80050b8:	6961      	ldr	r1, [r4, #20]
 80050ba:	1d18      	adds	r0, r3, #4
 80050bc:	6028      	str	r0, [r5, #0]
 80050be:	0635      	lsls	r5, r6, #24
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	d501      	bpl.n	80050c8 <_printf_i+0x1c4>
 80050c4:	6019      	str	r1, [r3, #0]
 80050c6:	e002      	b.n	80050ce <_printf_i+0x1ca>
 80050c8:	0670      	lsls	r0, r6, #25
 80050ca:	d5fb      	bpl.n	80050c4 <_printf_i+0x1c0>
 80050cc:	8019      	strh	r1, [r3, #0]
 80050ce:	2300      	movs	r3, #0
 80050d0:	6123      	str	r3, [r4, #16]
 80050d2:	4615      	mov	r5, r2
 80050d4:	e7bc      	b.n	8005050 <_printf_i+0x14c>
 80050d6:	682b      	ldr	r3, [r5, #0]
 80050d8:	1d1a      	adds	r2, r3, #4
 80050da:	602a      	str	r2, [r5, #0]
 80050dc:	681d      	ldr	r5, [r3, #0]
 80050de:	6862      	ldr	r2, [r4, #4]
 80050e0:	2100      	movs	r1, #0
 80050e2:	4628      	mov	r0, r5
 80050e4:	f7fb f8c4 	bl	8000270 <memchr>
 80050e8:	b108      	cbz	r0, 80050ee <_printf_i+0x1ea>
 80050ea:	1b40      	subs	r0, r0, r5
 80050ec:	6060      	str	r0, [r4, #4]
 80050ee:	6863      	ldr	r3, [r4, #4]
 80050f0:	6123      	str	r3, [r4, #16]
 80050f2:	2300      	movs	r3, #0
 80050f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050f8:	e7aa      	b.n	8005050 <_printf_i+0x14c>
 80050fa:	6923      	ldr	r3, [r4, #16]
 80050fc:	462a      	mov	r2, r5
 80050fe:	4649      	mov	r1, r9
 8005100:	4640      	mov	r0, r8
 8005102:	47d0      	blx	sl
 8005104:	3001      	adds	r0, #1
 8005106:	d0ad      	beq.n	8005064 <_printf_i+0x160>
 8005108:	6823      	ldr	r3, [r4, #0]
 800510a:	079b      	lsls	r3, r3, #30
 800510c:	d413      	bmi.n	8005136 <_printf_i+0x232>
 800510e:	68e0      	ldr	r0, [r4, #12]
 8005110:	9b03      	ldr	r3, [sp, #12]
 8005112:	4298      	cmp	r0, r3
 8005114:	bfb8      	it	lt
 8005116:	4618      	movlt	r0, r3
 8005118:	e7a6      	b.n	8005068 <_printf_i+0x164>
 800511a:	2301      	movs	r3, #1
 800511c:	4632      	mov	r2, r6
 800511e:	4649      	mov	r1, r9
 8005120:	4640      	mov	r0, r8
 8005122:	47d0      	blx	sl
 8005124:	3001      	adds	r0, #1
 8005126:	d09d      	beq.n	8005064 <_printf_i+0x160>
 8005128:	3501      	adds	r5, #1
 800512a:	68e3      	ldr	r3, [r4, #12]
 800512c:	9903      	ldr	r1, [sp, #12]
 800512e:	1a5b      	subs	r3, r3, r1
 8005130:	42ab      	cmp	r3, r5
 8005132:	dcf2      	bgt.n	800511a <_printf_i+0x216>
 8005134:	e7eb      	b.n	800510e <_printf_i+0x20a>
 8005136:	2500      	movs	r5, #0
 8005138:	f104 0619 	add.w	r6, r4, #25
 800513c:	e7f5      	b.n	800512a <_printf_i+0x226>
 800513e:	bf00      	nop
 8005140:	08005bdf 	.word	0x08005bdf
 8005144:	08005bf0 	.word	0x08005bf0

08005148 <__sflush_r>:
 8005148:	898a      	ldrh	r2, [r1, #12]
 800514a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800514e:	4605      	mov	r5, r0
 8005150:	0710      	lsls	r0, r2, #28
 8005152:	460c      	mov	r4, r1
 8005154:	d458      	bmi.n	8005208 <__sflush_r+0xc0>
 8005156:	684b      	ldr	r3, [r1, #4]
 8005158:	2b00      	cmp	r3, #0
 800515a:	dc05      	bgt.n	8005168 <__sflush_r+0x20>
 800515c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800515e:	2b00      	cmp	r3, #0
 8005160:	dc02      	bgt.n	8005168 <__sflush_r+0x20>
 8005162:	2000      	movs	r0, #0
 8005164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005168:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800516a:	2e00      	cmp	r6, #0
 800516c:	d0f9      	beq.n	8005162 <__sflush_r+0x1a>
 800516e:	2300      	movs	r3, #0
 8005170:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005174:	682f      	ldr	r7, [r5, #0]
 8005176:	6a21      	ldr	r1, [r4, #32]
 8005178:	602b      	str	r3, [r5, #0]
 800517a:	d032      	beq.n	80051e2 <__sflush_r+0x9a>
 800517c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800517e:	89a3      	ldrh	r3, [r4, #12]
 8005180:	075a      	lsls	r2, r3, #29
 8005182:	d505      	bpl.n	8005190 <__sflush_r+0x48>
 8005184:	6863      	ldr	r3, [r4, #4]
 8005186:	1ac0      	subs	r0, r0, r3
 8005188:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800518a:	b10b      	cbz	r3, 8005190 <__sflush_r+0x48>
 800518c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800518e:	1ac0      	subs	r0, r0, r3
 8005190:	2300      	movs	r3, #0
 8005192:	4602      	mov	r2, r0
 8005194:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005196:	6a21      	ldr	r1, [r4, #32]
 8005198:	4628      	mov	r0, r5
 800519a:	47b0      	blx	r6
 800519c:	1c43      	adds	r3, r0, #1
 800519e:	89a3      	ldrh	r3, [r4, #12]
 80051a0:	d106      	bne.n	80051b0 <__sflush_r+0x68>
 80051a2:	6829      	ldr	r1, [r5, #0]
 80051a4:	291d      	cmp	r1, #29
 80051a6:	d82b      	bhi.n	8005200 <__sflush_r+0xb8>
 80051a8:	4a29      	ldr	r2, [pc, #164]	; (8005250 <__sflush_r+0x108>)
 80051aa:	410a      	asrs	r2, r1
 80051ac:	07d6      	lsls	r6, r2, #31
 80051ae:	d427      	bmi.n	8005200 <__sflush_r+0xb8>
 80051b0:	2200      	movs	r2, #0
 80051b2:	6062      	str	r2, [r4, #4]
 80051b4:	04d9      	lsls	r1, r3, #19
 80051b6:	6922      	ldr	r2, [r4, #16]
 80051b8:	6022      	str	r2, [r4, #0]
 80051ba:	d504      	bpl.n	80051c6 <__sflush_r+0x7e>
 80051bc:	1c42      	adds	r2, r0, #1
 80051be:	d101      	bne.n	80051c4 <__sflush_r+0x7c>
 80051c0:	682b      	ldr	r3, [r5, #0]
 80051c2:	b903      	cbnz	r3, 80051c6 <__sflush_r+0x7e>
 80051c4:	6560      	str	r0, [r4, #84]	; 0x54
 80051c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051c8:	602f      	str	r7, [r5, #0]
 80051ca:	2900      	cmp	r1, #0
 80051cc:	d0c9      	beq.n	8005162 <__sflush_r+0x1a>
 80051ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80051d2:	4299      	cmp	r1, r3
 80051d4:	d002      	beq.n	80051dc <__sflush_r+0x94>
 80051d6:	4628      	mov	r0, r5
 80051d8:	f7ff fbce 	bl	8004978 <_free_r>
 80051dc:	2000      	movs	r0, #0
 80051de:	6360      	str	r0, [r4, #52]	; 0x34
 80051e0:	e7c0      	b.n	8005164 <__sflush_r+0x1c>
 80051e2:	2301      	movs	r3, #1
 80051e4:	4628      	mov	r0, r5
 80051e6:	47b0      	blx	r6
 80051e8:	1c41      	adds	r1, r0, #1
 80051ea:	d1c8      	bne.n	800517e <__sflush_r+0x36>
 80051ec:	682b      	ldr	r3, [r5, #0]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d0c5      	beq.n	800517e <__sflush_r+0x36>
 80051f2:	2b1d      	cmp	r3, #29
 80051f4:	d001      	beq.n	80051fa <__sflush_r+0xb2>
 80051f6:	2b16      	cmp	r3, #22
 80051f8:	d101      	bne.n	80051fe <__sflush_r+0xb6>
 80051fa:	602f      	str	r7, [r5, #0]
 80051fc:	e7b1      	b.n	8005162 <__sflush_r+0x1a>
 80051fe:	89a3      	ldrh	r3, [r4, #12]
 8005200:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005204:	81a3      	strh	r3, [r4, #12]
 8005206:	e7ad      	b.n	8005164 <__sflush_r+0x1c>
 8005208:	690f      	ldr	r7, [r1, #16]
 800520a:	2f00      	cmp	r7, #0
 800520c:	d0a9      	beq.n	8005162 <__sflush_r+0x1a>
 800520e:	0793      	lsls	r3, r2, #30
 8005210:	680e      	ldr	r6, [r1, #0]
 8005212:	bf08      	it	eq
 8005214:	694b      	ldreq	r3, [r1, #20]
 8005216:	600f      	str	r7, [r1, #0]
 8005218:	bf18      	it	ne
 800521a:	2300      	movne	r3, #0
 800521c:	eba6 0807 	sub.w	r8, r6, r7
 8005220:	608b      	str	r3, [r1, #8]
 8005222:	f1b8 0f00 	cmp.w	r8, #0
 8005226:	dd9c      	ble.n	8005162 <__sflush_r+0x1a>
 8005228:	6a21      	ldr	r1, [r4, #32]
 800522a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800522c:	4643      	mov	r3, r8
 800522e:	463a      	mov	r2, r7
 8005230:	4628      	mov	r0, r5
 8005232:	47b0      	blx	r6
 8005234:	2800      	cmp	r0, #0
 8005236:	dc06      	bgt.n	8005246 <__sflush_r+0xfe>
 8005238:	89a3      	ldrh	r3, [r4, #12]
 800523a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800523e:	81a3      	strh	r3, [r4, #12]
 8005240:	f04f 30ff 	mov.w	r0, #4294967295
 8005244:	e78e      	b.n	8005164 <__sflush_r+0x1c>
 8005246:	4407      	add	r7, r0
 8005248:	eba8 0800 	sub.w	r8, r8, r0
 800524c:	e7e9      	b.n	8005222 <__sflush_r+0xda>
 800524e:	bf00      	nop
 8005250:	dfbffffe 	.word	0xdfbffffe

08005254 <_fflush_r>:
 8005254:	b538      	push	{r3, r4, r5, lr}
 8005256:	690b      	ldr	r3, [r1, #16]
 8005258:	4605      	mov	r5, r0
 800525a:	460c      	mov	r4, r1
 800525c:	b913      	cbnz	r3, 8005264 <_fflush_r+0x10>
 800525e:	2500      	movs	r5, #0
 8005260:	4628      	mov	r0, r5
 8005262:	bd38      	pop	{r3, r4, r5, pc}
 8005264:	b118      	cbz	r0, 800526e <_fflush_r+0x1a>
 8005266:	6a03      	ldr	r3, [r0, #32]
 8005268:	b90b      	cbnz	r3, 800526e <_fflush_r+0x1a>
 800526a:	f7ff f9a7 	bl	80045bc <__sinit>
 800526e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d0f3      	beq.n	800525e <_fflush_r+0xa>
 8005276:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005278:	07d0      	lsls	r0, r2, #31
 800527a:	d404      	bmi.n	8005286 <_fflush_r+0x32>
 800527c:	0599      	lsls	r1, r3, #22
 800527e:	d402      	bmi.n	8005286 <_fflush_r+0x32>
 8005280:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005282:	f7ff fb59 	bl	8004938 <__retarget_lock_acquire_recursive>
 8005286:	4628      	mov	r0, r5
 8005288:	4621      	mov	r1, r4
 800528a:	f7ff ff5d 	bl	8005148 <__sflush_r>
 800528e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005290:	07da      	lsls	r2, r3, #31
 8005292:	4605      	mov	r5, r0
 8005294:	d4e4      	bmi.n	8005260 <_fflush_r+0xc>
 8005296:	89a3      	ldrh	r3, [r4, #12]
 8005298:	059b      	lsls	r3, r3, #22
 800529a:	d4e1      	bmi.n	8005260 <_fflush_r+0xc>
 800529c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800529e:	f7ff fb4c 	bl	800493a <__retarget_lock_release_recursive>
 80052a2:	e7dd      	b.n	8005260 <_fflush_r+0xc>

080052a4 <fiprintf>:
 80052a4:	b40e      	push	{r1, r2, r3}
 80052a6:	b503      	push	{r0, r1, lr}
 80052a8:	4601      	mov	r1, r0
 80052aa:	ab03      	add	r3, sp, #12
 80052ac:	4805      	ldr	r0, [pc, #20]	; (80052c4 <fiprintf+0x20>)
 80052ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80052b2:	6800      	ldr	r0, [r0, #0]
 80052b4:	9301      	str	r3, [sp, #4]
 80052b6:	f000 f8ad 	bl	8005414 <_vfiprintf_r>
 80052ba:	b002      	add	sp, #8
 80052bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80052c0:	b003      	add	sp, #12
 80052c2:	4770      	bx	lr
 80052c4:	2000008c 	.word	0x2000008c

080052c8 <memmove>:
 80052c8:	4288      	cmp	r0, r1
 80052ca:	b510      	push	{r4, lr}
 80052cc:	eb01 0402 	add.w	r4, r1, r2
 80052d0:	d902      	bls.n	80052d8 <memmove+0x10>
 80052d2:	4284      	cmp	r4, r0
 80052d4:	4623      	mov	r3, r4
 80052d6:	d807      	bhi.n	80052e8 <memmove+0x20>
 80052d8:	1e43      	subs	r3, r0, #1
 80052da:	42a1      	cmp	r1, r4
 80052dc:	d008      	beq.n	80052f0 <memmove+0x28>
 80052de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80052e6:	e7f8      	b.n	80052da <memmove+0x12>
 80052e8:	4402      	add	r2, r0
 80052ea:	4601      	mov	r1, r0
 80052ec:	428a      	cmp	r2, r1
 80052ee:	d100      	bne.n	80052f2 <memmove+0x2a>
 80052f0:	bd10      	pop	{r4, pc}
 80052f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80052f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80052fa:	e7f7      	b.n	80052ec <memmove+0x24>

080052fc <strchr>:
 80052fc:	b2c9      	uxtb	r1, r1
 80052fe:	4603      	mov	r3, r0
 8005300:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005304:	b11a      	cbz	r2, 800530e <strchr+0x12>
 8005306:	428a      	cmp	r2, r1
 8005308:	d1f9      	bne.n	80052fe <strchr+0x2>
 800530a:	4618      	mov	r0, r3
 800530c:	4770      	bx	lr
 800530e:	2900      	cmp	r1, #0
 8005310:	bf18      	it	ne
 8005312:	2300      	movne	r3, #0
 8005314:	e7f9      	b.n	800530a <strchr+0xe>
	...

08005318 <_sbrk_r>:
 8005318:	b538      	push	{r3, r4, r5, lr}
 800531a:	4d06      	ldr	r5, [pc, #24]	; (8005334 <_sbrk_r+0x1c>)
 800531c:	2300      	movs	r3, #0
 800531e:	4604      	mov	r4, r0
 8005320:	4608      	mov	r0, r1
 8005322:	602b      	str	r3, [r5, #0]
 8005324:	f7fb fee8 	bl	80010f8 <_sbrk>
 8005328:	1c43      	adds	r3, r0, #1
 800532a:	d102      	bne.n	8005332 <_sbrk_r+0x1a>
 800532c:	682b      	ldr	r3, [r5, #0]
 800532e:	b103      	cbz	r3, 8005332 <_sbrk_r+0x1a>
 8005330:	6023      	str	r3, [r4, #0]
 8005332:	bd38      	pop	{r3, r4, r5, pc}
 8005334:	2000034c 	.word	0x2000034c

08005338 <memcpy>:
 8005338:	440a      	add	r2, r1
 800533a:	4291      	cmp	r1, r2
 800533c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005340:	d100      	bne.n	8005344 <memcpy+0xc>
 8005342:	4770      	bx	lr
 8005344:	b510      	push	{r4, lr}
 8005346:	f811 4b01 	ldrb.w	r4, [r1], #1
 800534a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800534e:	4291      	cmp	r1, r2
 8005350:	d1f9      	bne.n	8005346 <memcpy+0xe>
 8005352:	bd10      	pop	{r4, pc}

08005354 <abort>:
 8005354:	b508      	push	{r3, lr}
 8005356:	2006      	movs	r0, #6
 8005358:	f000 fa34 	bl	80057c4 <raise>
 800535c:	2001      	movs	r0, #1
 800535e:	f7fb fe53 	bl	8001008 <_exit>

08005362 <_realloc_r>:
 8005362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005366:	4680      	mov	r8, r0
 8005368:	4614      	mov	r4, r2
 800536a:	460e      	mov	r6, r1
 800536c:	b921      	cbnz	r1, 8005378 <_realloc_r+0x16>
 800536e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005372:	4611      	mov	r1, r2
 8005374:	f7ff bb74 	b.w	8004a60 <_malloc_r>
 8005378:	b92a      	cbnz	r2, 8005386 <_realloc_r+0x24>
 800537a:	f7ff fafd 	bl	8004978 <_free_r>
 800537e:	4625      	mov	r5, r4
 8005380:	4628      	mov	r0, r5
 8005382:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005386:	f000 fa39 	bl	80057fc <_malloc_usable_size_r>
 800538a:	4284      	cmp	r4, r0
 800538c:	4607      	mov	r7, r0
 800538e:	d802      	bhi.n	8005396 <_realloc_r+0x34>
 8005390:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005394:	d812      	bhi.n	80053bc <_realloc_r+0x5a>
 8005396:	4621      	mov	r1, r4
 8005398:	4640      	mov	r0, r8
 800539a:	f7ff fb61 	bl	8004a60 <_malloc_r>
 800539e:	4605      	mov	r5, r0
 80053a0:	2800      	cmp	r0, #0
 80053a2:	d0ed      	beq.n	8005380 <_realloc_r+0x1e>
 80053a4:	42bc      	cmp	r4, r7
 80053a6:	4622      	mov	r2, r4
 80053a8:	4631      	mov	r1, r6
 80053aa:	bf28      	it	cs
 80053ac:	463a      	movcs	r2, r7
 80053ae:	f7ff ffc3 	bl	8005338 <memcpy>
 80053b2:	4631      	mov	r1, r6
 80053b4:	4640      	mov	r0, r8
 80053b6:	f7ff fadf 	bl	8004978 <_free_r>
 80053ba:	e7e1      	b.n	8005380 <_realloc_r+0x1e>
 80053bc:	4635      	mov	r5, r6
 80053be:	e7df      	b.n	8005380 <_realloc_r+0x1e>

080053c0 <__sfputc_r>:
 80053c0:	6893      	ldr	r3, [r2, #8]
 80053c2:	3b01      	subs	r3, #1
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	b410      	push	{r4}
 80053c8:	6093      	str	r3, [r2, #8]
 80053ca:	da08      	bge.n	80053de <__sfputc_r+0x1e>
 80053cc:	6994      	ldr	r4, [r2, #24]
 80053ce:	42a3      	cmp	r3, r4
 80053d0:	db01      	blt.n	80053d6 <__sfputc_r+0x16>
 80053d2:	290a      	cmp	r1, #10
 80053d4:	d103      	bne.n	80053de <__sfputc_r+0x1e>
 80053d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053da:	f000 b935 	b.w	8005648 <__swbuf_r>
 80053de:	6813      	ldr	r3, [r2, #0]
 80053e0:	1c58      	adds	r0, r3, #1
 80053e2:	6010      	str	r0, [r2, #0]
 80053e4:	7019      	strb	r1, [r3, #0]
 80053e6:	4608      	mov	r0, r1
 80053e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053ec:	4770      	bx	lr

080053ee <__sfputs_r>:
 80053ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053f0:	4606      	mov	r6, r0
 80053f2:	460f      	mov	r7, r1
 80053f4:	4614      	mov	r4, r2
 80053f6:	18d5      	adds	r5, r2, r3
 80053f8:	42ac      	cmp	r4, r5
 80053fa:	d101      	bne.n	8005400 <__sfputs_r+0x12>
 80053fc:	2000      	movs	r0, #0
 80053fe:	e007      	b.n	8005410 <__sfputs_r+0x22>
 8005400:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005404:	463a      	mov	r2, r7
 8005406:	4630      	mov	r0, r6
 8005408:	f7ff ffda 	bl	80053c0 <__sfputc_r>
 800540c:	1c43      	adds	r3, r0, #1
 800540e:	d1f3      	bne.n	80053f8 <__sfputs_r+0xa>
 8005410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005414 <_vfiprintf_r>:
 8005414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005418:	460d      	mov	r5, r1
 800541a:	b09d      	sub	sp, #116	; 0x74
 800541c:	4614      	mov	r4, r2
 800541e:	4698      	mov	r8, r3
 8005420:	4606      	mov	r6, r0
 8005422:	b118      	cbz	r0, 800542c <_vfiprintf_r+0x18>
 8005424:	6a03      	ldr	r3, [r0, #32]
 8005426:	b90b      	cbnz	r3, 800542c <_vfiprintf_r+0x18>
 8005428:	f7ff f8c8 	bl	80045bc <__sinit>
 800542c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800542e:	07d9      	lsls	r1, r3, #31
 8005430:	d405      	bmi.n	800543e <_vfiprintf_r+0x2a>
 8005432:	89ab      	ldrh	r3, [r5, #12]
 8005434:	059a      	lsls	r2, r3, #22
 8005436:	d402      	bmi.n	800543e <_vfiprintf_r+0x2a>
 8005438:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800543a:	f7ff fa7d 	bl	8004938 <__retarget_lock_acquire_recursive>
 800543e:	89ab      	ldrh	r3, [r5, #12]
 8005440:	071b      	lsls	r3, r3, #28
 8005442:	d501      	bpl.n	8005448 <_vfiprintf_r+0x34>
 8005444:	692b      	ldr	r3, [r5, #16]
 8005446:	b99b      	cbnz	r3, 8005470 <_vfiprintf_r+0x5c>
 8005448:	4629      	mov	r1, r5
 800544a:	4630      	mov	r0, r6
 800544c:	f000 f93a 	bl	80056c4 <__swsetup_r>
 8005450:	b170      	cbz	r0, 8005470 <_vfiprintf_r+0x5c>
 8005452:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005454:	07dc      	lsls	r4, r3, #31
 8005456:	d504      	bpl.n	8005462 <_vfiprintf_r+0x4e>
 8005458:	f04f 30ff 	mov.w	r0, #4294967295
 800545c:	b01d      	add	sp, #116	; 0x74
 800545e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005462:	89ab      	ldrh	r3, [r5, #12]
 8005464:	0598      	lsls	r0, r3, #22
 8005466:	d4f7      	bmi.n	8005458 <_vfiprintf_r+0x44>
 8005468:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800546a:	f7ff fa66 	bl	800493a <__retarget_lock_release_recursive>
 800546e:	e7f3      	b.n	8005458 <_vfiprintf_r+0x44>
 8005470:	2300      	movs	r3, #0
 8005472:	9309      	str	r3, [sp, #36]	; 0x24
 8005474:	2320      	movs	r3, #32
 8005476:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800547a:	f8cd 800c 	str.w	r8, [sp, #12]
 800547e:	2330      	movs	r3, #48	; 0x30
 8005480:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005634 <_vfiprintf_r+0x220>
 8005484:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005488:	f04f 0901 	mov.w	r9, #1
 800548c:	4623      	mov	r3, r4
 800548e:	469a      	mov	sl, r3
 8005490:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005494:	b10a      	cbz	r2, 800549a <_vfiprintf_r+0x86>
 8005496:	2a25      	cmp	r2, #37	; 0x25
 8005498:	d1f9      	bne.n	800548e <_vfiprintf_r+0x7a>
 800549a:	ebba 0b04 	subs.w	fp, sl, r4
 800549e:	d00b      	beq.n	80054b8 <_vfiprintf_r+0xa4>
 80054a0:	465b      	mov	r3, fp
 80054a2:	4622      	mov	r2, r4
 80054a4:	4629      	mov	r1, r5
 80054a6:	4630      	mov	r0, r6
 80054a8:	f7ff ffa1 	bl	80053ee <__sfputs_r>
 80054ac:	3001      	adds	r0, #1
 80054ae:	f000 80a9 	beq.w	8005604 <_vfiprintf_r+0x1f0>
 80054b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054b4:	445a      	add	r2, fp
 80054b6:	9209      	str	r2, [sp, #36]	; 0x24
 80054b8:	f89a 3000 	ldrb.w	r3, [sl]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	f000 80a1 	beq.w	8005604 <_vfiprintf_r+0x1f0>
 80054c2:	2300      	movs	r3, #0
 80054c4:	f04f 32ff 	mov.w	r2, #4294967295
 80054c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054cc:	f10a 0a01 	add.w	sl, sl, #1
 80054d0:	9304      	str	r3, [sp, #16]
 80054d2:	9307      	str	r3, [sp, #28]
 80054d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80054d8:	931a      	str	r3, [sp, #104]	; 0x68
 80054da:	4654      	mov	r4, sl
 80054dc:	2205      	movs	r2, #5
 80054de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054e2:	4854      	ldr	r0, [pc, #336]	; (8005634 <_vfiprintf_r+0x220>)
 80054e4:	f7fa fec4 	bl	8000270 <memchr>
 80054e8:	9a04      	ldr	r2, [sp, #16]
 80054ea:	b9d8      	cbnz	r0, 8005524 <_vfiprintf_r+0x110>
 80054ec:	06d1      	lsls	r1, r2, #27
 80054ee:	bf44      	itt	mi
 80054f0:	2320      	movmi	r3, #32
 80054f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80054f6:	0713      	lsls	r3, r2, #28
 80054f8:	bf44      	itt	mi
 80054fa:	232b      	movmi	r3, #43	; 0x2b
 80054fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005500:	f89a 3000 	ldrb.w	r3, [sl]
 8005504:	2b2a      	cmp	r3, #42	; 0x2a
 8005506:	d015      	beq.n	8005534 <_vfiprintf_r+0x120>
 8005508:	9a07      	ldr	r2, [sp, #28]
 800550a:	4654      	mov	r4, sl
 800550c:	2000      	movs	r0, #0
 800550e:	f04f 0c0a 	mov.w	ip, #10
 8005512:	4621      	mov	r1, r4
 8005514:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005518:	3b30      	subs	r3, #48	; 0x30
 800551a:	2b09      	cmp	r3, #9
 800551c:	d94d      	bls.n	80055ba <_vfiprintf_r+0x1a6>
 800551e:	b1b0      	cbz	r0, 800554e <_vfiprintf_r+0x13a>
 8005520:	9207      	str	r2, [sp, #28]
 8005522:	e014      	b.n	800554e <_vfiprintf_r+0x13a>
 8005524:	eba0 0308 	sub.w	r3, r0, r8
 8005528:	fa09 f303 	lsl.w	r3, r9, r3
 800552c:	4313      	orrs	r3, r2
 800552e:	9304      	str	r3, [sp, #16]
 8005530:	46a2      	mov	sl, r4
 8005532:	e7d2      	b.n	80054da <_vfiprintf_r+0xc6>
 8005534:	9b03      	ldr	r3, [sp, #12]
 8005536:	1d19      	adds	r1, r3, #4
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	9103      	str	r1, [sp, #12]
 800553c:	2b00      	cmp	r3, #0
 800553e:	bfbb      	ittet	lt
 8005540:	425b      	neglt	r3, r3
 8005542:	f042 0202 	orrlt.w	r2, r2, #2
 8005546:	9307      	strge	r3, [sp, #28]
 8005548:	9307      	strlt	r3, [sp, #28]
 800554a:	bfb8      	it	lt
 800554c:	9204      	strlt	r2, [sp, #16]
 800554e:	7823      	ldrb	r3, [r4, #0]
 8005550:	2b2e      	cmp	r3, #46	; 0x2e
 8005552:	d10c      	bne.n	800556e <_vfiprintf_r+0x15a>
 8005554:	7863      	ldrb	r3, [r4, #1]
 8005556:	2b2a      	cmp	r3, #42	; 0x2a
 8005558:	d134      	bne.n	80055c4 <_vfiprintf_r+0x1b0>
 800555a:	9b03      	ldr	r3, [sp, #12]
 800555c:	1d1a      	adds	r2, r3, #4
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	9203      	str	r2, [sp, #12]
 8005562:	2b00      	cmp	r3, #0
 8005564:	bfb8      	it	lt
 8005566:	f04f 33ff 	movlt.w	r3, #4294967295
 800556a:	3402      	adds	r4, #2
 800556c:	9305      	str	r3, [sp, #20]
 800556e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005644 <_vfiprintf_r+0x230>
 8005572:	7821      	ldrb	r1, [r4, #0]
 8005574:	2203      	movs	r2, #3
 8005576:	4650      	mov	r0, sl
 8005578:	f7fa fe7a 	bl	8000270 <memchr>
 800557c:	b138      	cbz	r0, 800558e <_vfiprintf_r+0x17a>
 800557e:	9b04      	ldr	r3, [sp, #16]
 8005580:	eba0 000a 	sub.w	r0, r0, sl
 8005584:	2240      	movs	r2, #64	; 0x40
 8005586:	4082      	lsls	r2, r0
 8005588:	4313      	orrs	r3, r2
 800558a:	3401      	adds	r4, #1
 800558c:	9304      	str	r3, [sp, #16]
 800558e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005592:	4829      	ldr	r0, [pc, #164]	; (8005638 <_vfiprintf_r+0x224>)
 8005594:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005598:	2206      	movs	r2, #6
 800559a:	f7fa fe69 	bl	8000270 <memchr>
 800559e:	2800      	cmp	r0, #0
 80055a0:	d03f      	beq.n	8005622 <_vfiprintf_r+0x20e>
 80055a2:	4b26      	ldr	r3, [pc, #152]	; (800563c <_vfiprintf_r+0x228>)
 80055a4:	bb1b      	cbnz	r3, 80055ee <_vfiprintf_r+0x1da>
 80055a6:	9b03      	ldr	r3, [sp, #12]
 80055a8:	3307      	adds	r3, #7
 80055aa:	f023 0307 	bic.w	r3, r3, #7
 80055ae:	3308      	adds	r3, #8
 80055b0:	9303      	str	r3, [sp, #12]
 80055b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055b4:	443b      	add	r3, r7
 80055b6:	9309      	str	r3, [sp, #36]	; 0x24
 80055b8:	e768      	b.n	800548c <_vfiprintf_r+0x78>
 80055ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80055be:	460c      	mov	r4, r1
 80055c0:	2001      	movs	r0, #1
 80055c2:	e7a6      	b.n	8005512 <_vfiprintf_r+0xfe>
 80055c4:	2300      	movs	r3, #0
 80055c6:	3401      	adds	r4, #1
 80055c8:	9305      	str	r3, [sp, #20]
 80055ca:	4619      	mov	r1, r3
 80055cc:	f04f 0c0a 	mov.w	ip, #10
 80055d0:	4620      	mov	r0, r4
 80055d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055d6:	3a30      	subs	r2, #48	; 0x30
 80055d8:	2a09      	cmp	r2, #9
 80055da:	d903      	bls.n	80055e4 <_vfiprintf_r+0x1d0>
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d0c6      	beq.n	800556e <_vfiprintf_r+0x15a>
 80055e0:	9105      	str	r1, [sp, #20]
 80055e2:	e7c4      	b.n	800556e <_vfiprintf_r+0x15a>
 80055e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80055e8:	4604      	mov	r4, r0
 80055ea:	2301      	movs	r3, #1
 80055ec:	e7f0      	b.n	80055d0 <_vfiprintf_r+0x1bc>
 80055ee:	ab03      	add	r3, sp, #12
 80055f0:	9300      	str	r3, [sp, #0]
 80055f2:	462a      	mov	r2, r5
 80055f4:	4b12      	ldr	r3, [pc, #72]	; (8005640 <_vfiprintf_r+0x22c>)
 80055f6:	a904      	add	r1, sp, #16
 80055f8:	4630      	mov	r0, r6
 80055fa:	f3af 8000 	nop.w
 80055fe:	4607      	mov	r7, r0
 8005600:	1c78      	adds	r0, r7, #1
 8005602:	d1d6      	bne.n	80055b2 <_vfiprintf_r+0x19e>
 8005604:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005606:	07d9      	lsls	r1, r3, #31
 8005608:	d405      	bmi.n	8005616 <_vfiprintf_r+0x202>
 800560a:	89ab      	ldrh	r3, [r5, #12]
 800560c:	059a      	lsls	r2, r3, #22
 800560e:	d402      	bmi.n	8005616 <_vfiprintf_r+0x202>
 8005610:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005612:	f7ff f992 	bl	800493a <__retarget_lock_release_recursive>
 8005616:	89ab      	ldrh	r3, [r5, #12]
 8005618:	065b      	lsls	r3, r3, #25
 800561a:	f53f af1d 	bmi.w	8005458 <_vfiprintf_r+0x44>
 800561e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005620:	e71c      	b.n	800545c <_vfiprintf_r+0x48>
 8005622:	ab03      	add	r3, sp, #12
 8005624:	9300      	str	r3, [sp, #0]
 8005626:	462a      	mov	r2, r5
 8005628:	4b05      	ldr	r3, [pc, #20]	; (8005640 <_vfiprintf_r+0x22c>)
 800562a:	a904      	add	r1, sp, #16
 800562c:	4630      	mov	r0, r6
 800562e:	f7ff fc69 	bl	8004f04 <_printf_i>
 8005632:	e7e4      	b.n	80055fe <_vfiprintf_r+0x1ea>
 8005634:	08005bce 	.word	0x08005bce
 8005638:	08005bd8 	.word	0x08005bd8
 800563c:	00000000 	.word	0x00000000
 8005640:	080053ef 	.word	0x080053ef
 8005644:	08005bd4 	.word	0x08005bd4

08005648 <__swbuf_r>:
 8005648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800564a:	460e      	mov	r6, r1
 800564c:	4614      	mov	r4, r2
 800564e:	4605      	mov	r5, r0
 8005650:	b118      	cbz	r0, 800565a <__swbuf_r+0x12>
 8005652:	6a03      	ldr	r3, [r0, #32]
 8005654:	b90b      	cbnz	r3, 800565a <__swbuf_r+0x12>
 8005656:	f7fe ffb1 	bl	80045bc <__sinit>
 800565a:	69a3      	ldr	r3, [r4, #24]
 800565c:	60a3      	str	r3, [r4, #8]
 800565e:	89a3      	ldrh	r3, [r4, #12]
 8005660:	071a      	lsls	r2, r3, #28
 8005662:	d525      	bpl.n	80056b0 <__swbuf_r+0x68>
 8005664:	6923      	ldr	r3, [r4, #16]
 8005666:	b31b      	cbz	r3, 80056b0 <__swbuf_r+0x68>
 8005668:	6823      	ldr	r3, [r4, #0]
 800566a:	6922      	ldr	r2, [r4, #16]
 800566c:	1a98      	subs	r0, r3, r2
 800566e:	6963      	ldr	r3, [r4, #20]
 8005670:	b2f6      	uxtb	r6, r6
 8005672:	4283      	cmp	r3, r0
 8005674:	4637      	mov	r7, r6
 8005676:	dc04      	bgt.n	8005682 <__swbuf_r+0x3a>
 8005678:	4621      	mov	r1, r4
 800567a:	4628      	mov	r0, r5
 800567c:	f7ff fdea 	bl	8005254 <_fflush_r>
 8005680:	b9e0      	cbnz	r0, 80056bc <__swbuf_r+0x74>
 8005682:	68a3      	ldr	r3, [r4, #8]
 8005684:	3b01      	subs	r3, #1
 8005686:	60a3      	str	r3, [r4, #8]
 8005688:	6823      	ldr	r3, [r4, #0]
 800568a:	1c5a      	adds	r2, r3, #1
 800568c:	6022      	str	r2, [r4, #0]
 800568e:	701e      	strb	r6, [r3, #0]
 8005690:	6962      	ldr	r2, [r4, #20]
 8005692:	1c43      	adds	r3, r0, #1
 8005694:	429a      	cmp	r2, r3
 8005696:	d004      	beq.n	80056a2 <__swbuf_r+0x5a>
 8005698:	89a3      	ldrh	r3, [r4, #12]
 800569a:	07db      	lsls	r3, r3, #31
 800569c:	d506      	bpl.n	80056ac <__swbuf_r+0x64>
 800569e:	2e0a      	cmp	r6, #10
 80056a0:	d104      	bne.n	80056ac <__swbuf_r+0x64>
 80056a2:	4621      	mov	r1, r4
 80056a4:	4628      	mov	r0, r5
 80056a6:	f7ff fdd5 	bl	8005254 <_fflush_r>
 80056aa:	b938      	cbnz	r0, 80056bc <__swbuf_r+0x74>
 80056ac:	4638      	mov	r0, r7
 80056ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056b0:	4621      	mov	r1, r4
 80056b2:	4628      	mov	r0, r5
 80056b4:	f000 f806 	bl	80056c4 <__swsetup_r>
 80056b8:	2800      	cmp	r0, #0
 80056ba:	d0d5      	beq.n	8005668 <__swbuf_r+0x20>
 80056bc:	f04f 37ff 	mov.w	r7, #4294967295
 80056c0:	e7f4      	b.n	80056ac <__swbuf_r+0x64>
	...

080056c4 <__swsetup_r>:
 80056c4:	b538      	push	{r3, r4, r5, lr}
 80056c6:	4b2a      	ldr	r3, [pc, #168]	; (8005770 <__swsetup_r+0xac>)
 80056c8:	4605      	mov	r5, r0
 80056ca:	6818      	ldr	r0, [r3, #0]
 80056cc:	460c      	mov	r4, r1
 80056ce:	b118      	cbz	r0, 80056d8 <__swsetup_r+0x14>
 80056d0:	6a03      	ldr	r3, [r0, #32]
 80056d2:	b90b      	cbnz	r3, 80056d8 <__swsetup_r+0x14>
 80056d4:	f7fe ff72 	bl	80045bc <__sinit>
 80056d8:	89a3      	ldrh	r3, [r4, #12]
 80056da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80056de:	0718      	lsls	r0, r3, #28
 80056e0:	d422      	bmi.n	8005728 <__swsetup_r+0x64>
 80056e2:	06d9      	lsls	r1, r3, #27
 80056e4:	d407      	bmi.n	80056f6 <__swsetup_r+0x32>
 80056e6:	2309      	movs	r3, #9
 80056e8:	602b      	str	r3, [r5, #0]
 80056ea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80056ee:	81a3      	strh	r3, [r4, #12]
 80056f0:	f04f 30ff 	mov.w	r0, #4294967295
 80056f4:	e034      	b.n	8005760 <__swsetup_r+0x9c>
 80056f6:	0758      	lsls	r0, r3, #29
 80056f8:	d512      	bpl.n	8005720 <__swsetup_r+0x5c>
 80056fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80056fc:	b141      	cbz	r1, 8005710 <__swsetup_r+0x4c>
 80056fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005702:	4299      	cmp	r1, r3
 8005704:	d002      	beq.n	800570c <__swsetup_r+0x48>
 8005706:	4628      	mov	r0, r5
 8005708:	f7ff f936 	bl	8004978 <_free_r>
 800570c:	2300      	movs	r3, #0
 800570e:	6363      	str	r3, [r4, #52]	; 0x34
 8005710:	89a3      	ldrh	r3, [r4, #12]
 8005712:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005716:	81a3      	strh	r3, [r4, #12]
 8005718:	2300      	movs	r3, #0
 800571a:	6063      	str	r3, [r4, #4]
 800571c:	6923      	ldr	r3, [r4, #16]
 800571e:	6023      	str	r3, [r4, #0]
 8005720:	89a3      	ldrh	r3, [r4, #12]
 8005722:	f043 0308 	orr.w	r3, r3, #8
 8005726:	81a3      	strh	r3, [r4, #12]
 8005728:	6923      	ldr	r3, [r4, #16]
 800572a:	b94b      	cbnz	r3, 8005740 <__swsetup_r+0x7c>
 800572c:	89a3      	ldrh	r3, [r4, #12]
 800572e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005732:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005736:	d003      	beq.n	8005740 <__swsetup_r+0x7c>
 8005738:	4621      	mov	r1, r4
 800573a:	4628      	mov	r0, r5
 800573c:	f000 f88c 	bl	8005858 <__smakebuf_r>
 8005740:	89a0      	ldrh	r0, [r4, #12]
 8005742:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005746:	f010 0301 	ands.w	r3, r0, #1
 800574a:	d00a      	beq.n	8005762 <__swsetup_r+0x9e>
 800574c:	2300      	movs	r3, #0
 800574e:	60a3      	str	r3, [r4, #8]
 8005750:	6963      	ldr	r3, [r4, #20]
 8005752:	425b      	negs	r3, r3
 8005754:	61a3      	str	r3, [r4, #24]
 8005756:	6923      	ldr	r3, [r4, #16]
 8005758:	b943      	cbnz	r3, 800576c <__swsetup_r+0xa8>
 800575a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800575e:	d1c4      	bne.n	80056ea <__swsetup_r+0x26>
 8005760:	bd38      	pop	{r3, r4, r5, pc}
 8005762:	0781      	lsls	r1, r0, #30
 8005764:	bf58      	it	pl
 8005766:	6963      	ldrpl	r3, [r4, #20]
 8005768:	60a3      	str	r3, [r4, #8]
 800576a:	e7f4      	b.n	8005756 <__swsetup_r+0x92>
 800576c:	2000      	movs	r0, #0
 800576e:	e7f7      	b.n	8005760 <__swsetup_r+0x9c>
 8005770:	2000008c 	.word	0x2000008c

08005774 <_raise_r>:
 8005774:	291f      	cmp	r1, #31
 8005776:	b538      	push	{r3, r4, r5, lr}
 8005778:	4604      	mov	r4, r0
 800577a:	460d      	mov	r5, r1
 800577c:	d904      	bls.n	8005788 <_raise_r+0x14>
 800577e:	2316      	movs	r3, #22
 8005780:	6003      	str	r3, [r0, #0]
 8005782:	f04f 30ff 	mov.w	r0, #4294967295
 8005786:	bd38      	pop	{r3, r4, r5, pc}
 8005788:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800578a:	b112      	cbz	r2, 8005792 <_raise_r+0x1e>
 800578c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005790:	b94b      	cbnz	r3, 80057a6 <_raise_r+0x32>
 8005792:	4620      	mov	r0, r4
 8005794:	f000 f830 	bl	80057f8 <_getpid_r>
 8005798:	462a      	mov	r2, r5
 800579a:	4601      	mov	r1, r0
 800579c:	4620      	mov	r0, r4
 800579e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80057a2:	f000 b817 	b.w	80057d4 <_kill_r>
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d00a      	beq.n	80057c0 <_raise_r+0x4c>
 80057aa:	1c59      	adds	r1, r3, #1
 80057ac:	d103      	bne.n	80057b6 <_raise_r+0x42>
 80057ae:	2316      	movs	r3, #22
 80057b0:	6003      	str	r3, [r0, #0]
 80057b2:	2001      	movs	r0, #1
 80057b4:	e7e7      	b.n	8005786 <_raise_r+0x12>
 80057b6:	2400      	movs	r4, #0
 80057b8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80057bc:	4628      	mov	r0, r5
 80057be:	4798      	blx	r3
 80057c0:	2000      	movs	r0, #0
 80057c2:	e7e0      	b.n	8005786 <_raise_r+0x12>

080057c4 <raise>:
 80057c4:	4b02      	ldr	r3, [pc, #8]	; (80057d0 <raise+0xc>)
 80057c6:	4601      	mov	r1, r0
 80057c8:	6818      	ldr	r0, [r3, #0]
 80057ca:	f7ff bfd3 	b.w	8005774 <_raise_r>
 80057ce:	bf00      	nop
 80057d0:	2000008c 	.word	0x2000008c

080057d4 <_kill_r>:
 80057d4:	b538      	push	{r3, r4, r5, lr}
 80057d6:	4d07      	ldr	r5, [pc, #28]	; (80057f4 <_kill_r+0x20>)
 80057d8:	2300      	movs	r3, #0
 80057da:	4604      	mov	r4, r0
 80057dc:	4608      	mov	r0, r1
 80057de:	4611      	mov	r1, r2
 80057e0:	602b      	str	r3, [r5, #0]
 80057e2:	f7fb fc01 	bl	8000fe8 <_kill>
 80057e6:	1c43      	adds	r3, r0, #1
 80057e8:	d102      	bne.n	80057f0 <_kill_r+0x1c>
 80057ea:	682b      	ldr	r3, [r5, #0]
 80057ec:	b103      	cbz	r3, 80057f0 <_kill_r+0x1c>
 80057ee:	6023      	str	r3, [r4, #0]
 80057f0:	bd38      	pop	{r3, r4, r5, pc}
 80057f2:	bf00      	nop
 80057f4:	2000034c 	.word	0x2000034c

080057f8 <_getpid_r>:
 80057f8:	f7fb bbee 	b.w	8000fd8 <_getpid>

080057fc <_malloc_usable_size_r>:
 80057fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005800:	1f18      	subs	r0, r3, #4
 8005802:	2b00      	cmp	r3, #0
 8005804:	bfbc      	itt	lt
 8005806:	580b      	ldrlt	r3, [r1, r0]
 8005808:	18c0      	addlt	r0, r0, r3
 800580a:	4770      	bx	lr

0800580c <__swhatbuf_r>:
 800580c:	b570      	push	{r4, r5, r6, lr}
 800580e:	460c      	mov	r4, r1
 8005810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005814:	2900      	cmp	r1, #0
 8005816:	b096      	sub	sp, #88	; 0x58
 8005818:	4615      	mov	r5, r2
 800581a:	461e      	mov	r6, r3
 800581c:	da0d      	bge.n	800583a <__swhatbuf_r+0x2e>
 800581e:	89a3      	ldrh	r3, [r4, #12]
 8005820:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005824:	f04f 0100 	mov.w	r1, #0
 8005828:	bf0c      	ite	eq
 800582a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800582e:	2340      	movne	r3, #64	; 0x40
 8005830:	2000      	movs	r0, #0
 8005832:	6031      	str	r1, [r6, #0]
 8005834:	602b      	str	r3, [r5, #0]
 8005836:	b016      	add	sp, #88	; 0x58
 8005838:	bd70      	pop	{r4, r5, r6, pc}
 800583a:	466a      	mov	r2, sp
 800583c:	f000 f848 	bl	80058d0 <_fstat_r>
 8005840:	2800      	cmp	r0, #0
 8005842:	dbec      	blt.n	800581e <__swhatbuf_r+0x12>
 8005844:	9901      	ldr	r1, [sp, #4]
 8005846:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800584a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800584e:	4259      	negs	r1, r3
 8005850:	4159      	adcs	r1, r3
 8005852:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005856:	e7eb      	b.n	8005830 <__swhatbuf_r+0x24>

08005858 <__smakebuf_r>:
 8005858:	898b      	ldrh	r3, [r1, #12]
 800585a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800585c:	079d      	lsls	r5, r3, #30
 800585e:	4606      	mov	r6, r0
 8005860:	460c      	mov	r4, r1
 8005862:	d507      	bpl.n	8005874 <__smakebuf_r+0x1c>
 8005864:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005868:	6023      	str	r3, [r4, #0]
 800586a:	6123      	str	r3, [r4, #16]
 800586c:	2301      	movs	r3, #1
 800586e:	6163      	str	r3, [r4, #20]
 8005870:	b002      	add	sp, #8
 8005872:	bd70      	pop	{r4, r5, r6, pc}
 8005874:	ab01      	add	r3, sp, #4
 8005876:	466a      	mov	r2, sp
 8005878:	f7ff ffc8 	bl	800580c <__swhatbuf_r>
 800587c:	9900      	ldr	r1, [sp, #0]
 800587e:	4605      	mov	r5, r0
 8005880:	4630      	mov	r0, r6
 8005882:	f7ff f8ed 	bl	8004a60 <_malloc_r>
 8005886:	b948      	cbnz	r0, 800589c <__smakebuf_r+0x44>
 8005888:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800588c:	059a      	lsls	r2, r3, #22
 800588e:	d4ef      	bmi.n	8005870 <__smakebuf_r+0x18>
 8005890:	f023 0303 	bic.w	r3, r3, #3
 8005894:	f043 0302 	orr.w	r3, r3, #2
 8005898:	81a3      	strh	r3, [r4, #12]
 800589a:	e7e3      	b.n	8005864 <__smakebuf_r+0xc>
 800589c:	89a3      	ldrh	r3, [r4, #12]
 800589e:	6020      	str	r0, [r4, #0]
 80058a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058a4:	81a3      	strh	r3, [r4, #12]
 80058a6:	9b00      	ldr	r3, [sp, #0]
 80058a8:	6163      	str	r3, [r4, #20]
 80058aa:	9b01      	ldr	r3, [sp, #4]
 80058ac:	6120      	str	r0, [r4, #16]
 80058ae:	b15b      	cbz	r3, 80058c8 <__smakebuf_r+0x70>
 80058b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058b4:	4630      	mov	r0, r6
 80058b6:	f000 f81d 	bl	80058f4 <_isatty_r>
 80058ba:	b128      	cbz	r0, 80058c8 <__smakebuf_r+0x70>
 80058bc:	89a3      	ldrh	r3, [r4, #12]
 80058be:	f023 0303 	bic.w	r3, r3, #3
 80058c2:	f043 0301 	orr.w	r3, r3, #1
 80058c6:	81a3      	strh	r3, [r4, #12]
 80058c8:	89a3      	ldrh	r3, [r4, #12]
 80058ca:	431d      	orrs	r5, r3
 80058cc:	81a5      	strh	r5, [r4, #12]
 80058ce:	e7cf      	b.n	8005870 <__smakebuf_r+0x18>

080058d0 <_fstat_r>:
 80058d0:	b538      	push	{r3, r4, r5, lr}
 80058d2:	4d07      	ldr	r5, [pc, #28]	; (80058f0 <_fstat_r+0x20>)
 80058d4:	2300      	movs	r3, #0
 80058d6:	4604      	mov	r4, r0
 80058d8:	4608      	mov	r0, r1
 80058da:	4611      	mov	r1, r2
 80058dc:	602b      	str	r3, [r5, #0]
 80058de:	f7fb fbe2 	bl	80010a6 <_fstat>
 80058e2:	1c43      	adds	r3, r0, #1
 80058e4:	d102      	bne.n	80058ec <_fstat_r+0x1c>
 80058e6:	682b      	ldr	r3, [r5, #0]
 80058e8:	b103      	cbz	r3, 80058ec <_fstat_r+0x1c>
 80058ea:	6023      	str	r3, [r4, #0]
 80058ec:	bd38      	pop	{r3, r4, r5, pc}
 80058ee:	bf00      	nop
 80058f0:	2000034c 	.word	0x2000034c

080058f4 <_isatty_r>:
 80058f4:	b538      	push	{r3, r4, r5, lr}
 80058f6:	4d06      	ldr	r5, [pc, #24]	; (8005910 <_isatty_r+0x1c>)
 80058f8:	2300      	movs	r3, #0
 80058fa:	4604      	mov	r4, r0
 80058fc:	4608      	mov	r0, r1
 80058fe:	602b      	str	r3, [r5, #0]
 8005900:	f7fb fbe1 	bl	80010c6 <_isatty>
 8005904:	1c43      	adds	r3, r0, #1
 8005906:	d102      	bne.n	800590e <_isatty_r+0x1a>
 8005908:	682b      	ldr	r3, [r5, #0]
 800590a:	b103      	cbz	r3, 800590e <_isatty_r+0x1a>
 800590c:	6023      	str	r3, [r4, #0]
 800590e:	bd38      	pop	{r3, r4, r5, pc}
 8005910:	2000034c 	.word	0x2000034c

08005914 <_init>:
 8005914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005916:	bf00      	nop
 8005918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800591a:	bc08      	pop	{r3}
 800591c:	469e      	mov	lr, r3
 800591e:	4770      	bx	lr

08005920 <_fini>:
 8005920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005922:	bf00      	nop
 8005924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005926:	bc08      	pop	{r3}
 8005928:	469e      	mov	lr, r3
 800592a:	4770      	bx	lr
