WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500116 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000116 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250117 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250117 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14369353 heartbeat IPC: 1.067 cumulative IPC: 0.6158 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 30600324 heartbeat IPC: 0.6161 cumulative IPC: 0.616 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 46867044 heartbeat IPC: 0.6148 cumulative IPC: 0.6155 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 63143889 heartbeat IPC: 0.6144 cumulative IPC: 0.6152 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 79396355 heartbeat IPC: 0.6153 cumulative IPC: 0.6152 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 95571369 heartbeat IPC: 0.6182 cumulative IPC: 0.6158 (Simulation time: 00 hr 06 min 55 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv49.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000001 cycles: 111786637 heartbeat IPC: 0.6167 cumulative IPC: 0.6159 (Simulation time: 00 hr 08 min 00 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 128017494 heartbeat IPC: 0.6161 cumulative IPC: 0.6159 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 144218151 heartbeat IPC: 0.6173 cumulative IPC: 0.6161 (Simulation time: 00 hr 10 min 09 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 160390606 heartbeat IPC: 0.6183 cumulative IPC: 0.6163 (Simulation time: 00 hr 11 min 14 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 162221569 cumulative IPC: 0.6164 (Simulation time: 00 hr 11 min 46 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 162221569 cumulative IPC: 0.6164 (Simulation time: 00 hr 11 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv49.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6164 instructions: 100000000 cycles: 162221569
CPU 0 Branch Prediction Accuracy: 70.78% MPKI: 51.87 Average ROB Occupancy at Mispredict: 3.478
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.53
BRANCH_INDIRECT: 36.1
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 1.63
BRANCH_INDIRECT_CALL: 2.26
BRANCH_RETURN: 1.33

L1D TOTAL        ACCESS:   34883989 HIT:   31186333 MISS:    3697656
L1D LOAD         ACCESS:   20874455 HIT:   18812436 MISS:    2062019
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   14008886 HIT:   12373897 MISS:    1634989
L1D TRANSLATION  ACCESS:        648 HIT:          0 MISS:        648
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.687 cycles
L1I TOTAL        ACCESS:   13626749 HIT:    5302481 MISS:    8324268
L1I LOAD         ACCESS:   13626749 HIT:    5302481 MISS:    8324268
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.286 cycles
L2C TOTAL        ACCESS:   10006011 HIT:    9672196 MISS:     333815
L2C LOAD         ACCESS:    8306018 HIT:    7987196 MISS:     318822
L2C RFO          ACCESS:     586354 HIT:     579709 MISS:       6645
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1112991 HIT:    1105060 MISS:       7931
L2C TRANSLATION  ACCESS:        648 HIT:        231 MISS:        417
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 24.18 cycles
LLC TOTAL        ACCESS:     337114 HIT:     329330 MISS:       7784
LLC LOAD         ACCESS:     318822 HIT:     311077 MISS:       7745
LLC RFO          ACCESS:       6645 HIT:       6644 MISS:          1
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      11230 HIT:      11229 MISS:          1
LLC TRANSLATION  ACCESS:        417 HIT:        380 MISS:         37
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 198.7 cycles
cpu0_DTLB TOTAL        ACCESS:   27813812 HIT:   26690315 MISS:    1123497
cpu0_DTLB LOAD         ACCESS:   27813812 HIT:   26690315 MISS:    1123497
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.769 cycles
cpu0_ITLB TOTAL        ACCESS:   12082036 HIT:    9710989 MISS:    2371047
cpu0_ITLB LOAD         ACCESS:   12082036 HIT:    9710989 MISS:    2371047
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.947 cycles
cpu0_STLB TOTAL        ACCESS:    2118928 HIT:    2118286 MISS:        642
cpu0_STLB LOAD         ACCESS:    2118928 HIT:    2118286 MISS:        642
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 51.71 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3528
  ROW_BUFFER_MISS:       4255
 AVG DBUS CONGESTED CYCLE: 3.96
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          1
