0.7
2020.2
Nov  8 2024
22:36:57
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.gen/sources_1/bd/lab20_2_bd/hdl/lab20_2_bd_wrapper.vhd,1742297129,vhdl,,,,lab20_2_bd_wrapper,,,,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_0/sim/bd_fbbb_one_0.v,1742297135,verilog,,,,bd_fbbb_one_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_1/sim/bd_fbbb_psr_aclk_0.vhd,1742297136,vhdl,,,,bd_fbbb_psr_aclk_0,,,,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_10/sim/bd_fbbb_sbn_0.sv,1742297140,systemVerilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_11/sim/bd_fbbb_m00s2a_0.sv,,bd_fbbb_sbn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_11/sim/bd_fbbb_m00s2a_0.sv,1742297141,systemVerilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_12/sim/bd_fbbb_m00e_0.sv,,bd_fbbb_m00s2a_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_12/sim/bd_fbbb_m00e_0.sv,1742297141,systemVerilog,,,,bd_fbbb_m00e_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_2/sim/bd_fbbb_s00mmu_0.sv,1742297137,systemVerilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_3/sim/bd_fbbb_s00tr_0.sv,,bd_fbbb_s00mmu_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_3/sim/bd_fbbb_s00tr_0.sv,1742297137,systemVerilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_4/sim/bd_fbbb_s00sic_0.sv,,bd_fbbb_s00tr_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_4/sim/bd_fbbb_s00sic_0.sv,1742297138,systemVerilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_5/sim/bd_fbbb_s00a2s_0.sv,,bd_fbbb_s00sic_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_5/sim/bd_fbbb_s00a2s_0.sv,1742297138,systemVerilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_6/sim/bd_fbbb_sarn_0.sv,,bd_fbbb_s00a2s_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_6/sim/bd_fbbb_sarn_0.sv,1742297139,systemVerilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_7/sim/bd_fbbb_srn_0.sv,,bd_fbbb_sarn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_7/sim/bd_fbbb_srn_0.sv,1742297139,systemVerilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_8/sim/bd_fbbb_sawn_0.sv,,bd_fbbb_srn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_8/sim/bd_fbbb_sawn_0.sv,1742297139,systemVerilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_9/sim/bd_fbbb_swn_0.sv,,bd_fbbb_sawn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_9/sim/bd_fbbb_swn_0.sv,1742297139,systemVerilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_10/sim/bd_fbbb_sbn_0.sv,,bd_fbbb_swn_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/sim/bd_fbbb.v,1742297133,verilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_0/sim/bd_fbbb_one_0.v,,bd_fbbb;clk_map_imp_12IZ4JE;m00_exit_pipeline_imp_VRARFL;s00_entry_pipeline_imp_1UYVWIQ;s00_nodes_imp_1RIDCAG,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/sim/lab20_2_bd_axi_smc_3.v,1742296921,verilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2_clk_wiz.v,,lab20_2_bd_axi_smc_3,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_uartlite_0_1/sim/lab20_2_bd_axi_uartlite_0_1.vhd,1742296917,vhdl,,,,lab20_2_bd_axi_uartlite_0_1,,,,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2.v,1742296936,verilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_reset_inv_0_0/sim/lab20_2_bd_reset_inv_0_0.v,,lab20_2_bd_clk_wiz_2,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2_clk_wiz.v,1742296935,verilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2.v,,lab20_2_bd_clk_wiz_2_clk_wiz,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_jtag_axi_0_1/sim/lab20_2_bd_jtag_axi_0_1.v,1742296918,verilog,,C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/sim/bd_fbbb.v,,lab20_2_bd_jtag_axi_0_1,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_reset_inv_0_0/sim/lab20_2_bd_reset_inv_0_0.v,1742296939,verilog,,,,lab20_2_bd_reset_inv_0_0,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl;../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog;C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_rst_clk_wiz_100M_2/sim/lab20_2_bd_rst_clk_wiz_100M_2.vhd,1742296938,vhdl,,,,lab20_2_bd_rst_clk_wiz_100m_2,,,,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/sim/lab20_2_bd.vhd,1742297129,vhdl,,,,lab20_2_bd,,,,,,,,
C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,axi_vip_v1_1_19;smartconnect_v1_0;uvm;xilinx_vip,,,,,,
