|Size|Usage|Version|Features|Hex file|
|:-:|:-:|:-:|:-:|:--|
|256|256|u7.6|`w-u-jpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ur_vbl.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ur_vbl.hex)|
|266|384|u7.6|`w-u-jpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_lednop_ur_vbl.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_lednop_ur_vbl.hex)|
|322|384|u7.6|`weu-jpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_ur_vbl.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_ur_vbl.hex)|
|328|384|u7.6|`weu-jpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_ur_vbl.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_ur_vbl.hex)|
|346|384|u7.6|`weu-jpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_ur_vbl.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_ur_vbl.hex)|
|354|384|u7.6|`w-s-jpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_vbl.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_vbl.hex)|
|360|384|u7.6|`w-s-jpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_lednop_vbl.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_lednop_vbl.hex)|
|376|384|u7.6|`weu-jpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_ce_ur_vbl.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_ce_ur_vbl.hex)|
|256|512|u7.6|`w-u-hpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ur.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ur.hex)|
|262|512|u7.6|`w-u-hpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_lednop_ur.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_lednop_ur.hex)|
|318|512|u7.6|`weu-hpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_ur.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_ur.hex)|
|324|512|u7.6|`weu-hpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_ur.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_ur.hex)|
|342|512|u7.6|`weu-hpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_ur.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_ur.hex)|
|350|512|u7.6|`w-s-hpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1.hex)|
|356|512|u7.6|`w-s-hpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_lednop.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_lednop.hex)|
|372|512|u7.6|`weu-hpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_ce_ur.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_ce_ur.hex)|
|406|512|u7.6|`wes-hpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee.hex)|
|406|512|u7.6|`wes-jpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_vbl.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_vbl.hex)|
|412|512|u7.6|`wes-hpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop.hex)|
|412|512|u7.6|`wes-jpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_vbl.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_vbl.hex)|
|442|512|u7.6|`wes-hpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr.hex)|
|442|512|u7.6|`wes-jpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_vbl.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_vbl.hex)|
|486|512|u7.6|`wes-hpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_ce.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_ce.hex)|
|486|512|u7.6|`wes-jpr`|[atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_ce_vbl.hex](https://raw.githubusercontent.com/stefanrueger/urboot/main/bootloaders/atmega32hvbrevb/fcpu_20mhz/500000_bps/atmega32hvbrevb_20mhz_500000bps_rxb0_txb1_ee_lednop_fr_ce_vbl.hex)|

- **Size:** Bootloader code size including small table at top end
- **Useage:** How many bytes of flash are needed, ie, HW boot section or a multiple of the page size
- **Version:** For example, u7.6 is an urboot version, o5.2 is an optiboot version
- **Features:**
  + `w` urboot provides `pgm_write_page(sram, flash)` for the application at `FLASHEND-4+1`
  + `e` EEPROM read/write support
  + `u` uses urprotocol requiring `avrdude -c urclock` for programming
  + `s` uses skeleton of STK500v1 protocol; `-c urclock` and `-c arduino` both work
  + `h` hardware boot section: make sure fuses are set for reset to jump to boot section
  + `j` vector bootloader: uploaded applications *need to be patched externally*, eg, using `avrdude -c urclock`
  + `p` bootloader protects itself from being overwritten
  + `r` preserves reset flags for the application in the register R2
- **Hex file:** typically MCU name, oscillator frequency (16 MHz default) and baud rate (115200 default) followed by
  + `rxd0 txd1` software I/O using, in this example, lines RX `D0` and TX `D1`
  + `ee` bootloader supports EEPROM read/write
  + `lednop` "template" bootloader contains `mov rx,rx` nops that can be replaced to toggle LEDs
  + `fr` bootloader provides non-essential code for smoother error handing
  + `ce` bootloader provides a chip erase command
  + `ur` uses urprotocol and requires `avrdude -c urclock` for programming
  + `vbl` vector bootloader: set fuses to jump to reset, not the HW boot section
