#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May  5 13:02:09 2025
# Process ID: 4024
# Current directory: D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.runs/synth_1
# Command line: vivado.exe -log mips_processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips_processor.tcl
# Log file: D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.runs/synth_1/mips_processor.vds
# Journal file: D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mips_processor.tcl -notrace
Command: synth_design -top mips_processor -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16096 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 409.652 ; gain = 96.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_processor' [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/mips_processor.v:2]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/instruction_memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (1#1) [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/instruction_memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/control_unit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (2#1) [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/control_unit.v:2]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/register_file.v:2]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/register_file.v:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/data_memory.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (5#1) [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/data_memory.v:2]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display' [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/seven_segment_display.v:2]
INFO: [Synth 8-226] default block is never used [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/seven_segment_display.v:30]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display' (6#1) [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/seven_segment_display.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mips_processor' (7#1) [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/sources_1/new/mips_processor.v:2]
WARNING: [Synth 8-3917] design mips_processor has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 463.801 ; gain = 151.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 463.801 ; gain = 151.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 463.801 ; gain = 151.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/constrs_1/new/mips_processor.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/constrs_1/new/mips_processor.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/constrs_1/new/mips_processor.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/constrs_1/new/mips_processor.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.srcs/constrs_1/new/mips_processor.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mips_processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mips_processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 810.734 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 810.734 ; gain = 498.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 810.734 ; gain = 498.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 810.734 ; gain = 498.059
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reg_dst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_src" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mem_to_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg_write" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_control" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 810.734 ; gain = 498.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 2     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mips_processor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module instruction_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module register_file 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module seven_segment_display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design mips_processor has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design mips_processor has port led[2] driven by constant 0
warning: Removed RAM reg_file_display/registers_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element reg_file_display/registers_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (pc_reg_reg[1]) is unused and will be removed from module mips_processor.
WARNING: [Synth 8-3332] Sequential element (pc_reg_reg[0]) is unused and will be removed from module mips_processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 810.734 ; gain = 498.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+------------------------+-----------+----------------------+------------------+
|Module Name    | RTL Object             | Inference | Size (Depth x Width) | Primitives       | 
+---------------+------------------------+-----------+----------------------+------------------+
|mips_processor | data_mem/mem_reg       | Implied   | 256 x 32             | RAM256X1S x 32   | 
|mips_processor | reg_file/registers_reg | Implied   | 32 x 32              | RAM32M x 12      | 
+---------------+------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 810.734 ; gain = 498.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 848.824 ; gain = 536.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------+------------------------+-----------+----------------------+------------------+
|Module Name    | RTL Object             | Inference | Size (Depth x Width) | Primitives       | 
+---------------+------------------------+-----------+----------------------+------------------+
|mips_processor | data_mem/mem_reg       | Implied   | 256 x 32             | RAM256X1S x 32   | 
|mips_processor | reg_file/registers_reg | Implied   | 32 x 32              | RAM32M x 12      | 
+---------------+------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 848.852 ; gain = 536.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 848.852 ; gain = 536.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 848.852 ; gain = 536.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 848.852 ; gain = 536.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 848.852 ; gain = 536.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 848.852 ; gain = 536.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 848.852 ; gain = 536.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    19|
|3     |LUT1      |     3|
|4     |LUT2      |     8|
|5     |LUT3      |    47|
|6     |LUT4      |    60|
|7     |LUT5      |    57|
|8     |LUT6      |     7|
|9     |RAM256X1S |    24|
|10    |RAM32M    |     8|
|11    |FDCE      |    47|
|12    |IBUF      |     2|
|13    |OBUF      |    27|
+------+----------+------+

Report Instance Areas: 
+------+-----------+----------------------+------+
|      |Instance   |Module                |Cells |
+------+-----------+----------------------+------+
|1     |top        |                      |   310|
|2     |  alu_inst |alu                   |    18|
|3     |  data_mem |data_memory           |    57|
|4     |  reg_file |register_file         |   103|
|5     |  ssd      |seven_segment_display |    27|
+------+-----------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 848.852 ; gain = 536.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 848.852 ; gain = 189.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 848.852 ; gain = 536.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 24 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 32 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 848.852 ; gain = 549.059
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/6th Smester Data/DSD_LAB/CEP_DSD/CEP_GROK_BASED/CEP_GROK_BASED.runs/synth_1/mips_processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mips_processor_utilization_synth.rpt -pb mips_processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 848.852 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May  5 13:03:20 2025...
