
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//less_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401790 <.init>:
  401790:	stp	x29, x30, [sp, #-16]!
  401794:	mov	x29, sp
  401798:	bl	401cc0 <setlocale@plt+0x60>
  40179c:	ldp	x29, x30, [sp], #16
  4017a0:	ret

Disassembly of section .plt:

00000000004017b0 <memcpy@plt-0x20>:
  4017b0:	stp	x16, x30, [sp, #-16]!
  4017b4:	adrp	x16, 437000 <winch@@Base+0x17e04>
  4017b8:	ldr	x17, [x16, #4088]
  4017bc:	add	x16, x16, #0xff8
  4017c0:	br	x17
  4017c4:	nop
  4017c8:	nop
  4017cc:	nop

00000000004017d0 <memcpy@plt>:
  4017d0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4017d4:	ldr	x17, [x16]
  4017d8:	add	x16, x16, #0x0
  4017dc:	br	x17

00000000004017e0 <strlen@plt>:
  4017e0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #8]
  4017e8:	add	x16, x16, #0x8
  4017ec:	br	x17

00000000004017f0 <exit@plt>:
  4017f0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #16]
  4017f8:	add	x16, x16, #0x10
  4017fc:	br	x17

0000000000401800 <_setjmp@plt>:
  401800:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401804:	ldr	x17, [x16, #24]
  401808:	add	x16, x16, #0x18
  40180c:	br	x17

0000000000401810 <dup@plt>:
  401810:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401814:	ldr	x17, [x16, #32]
  401818:	add	x16, x16, #0x20
  40181c:	br	x17

0000000000401820 <sigprocmask@plt>:
  401820:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16, #40]
  401828:	add	x16, x16, #0x28
  40182c:	br	x17

0000000000401830 <cfgetospeed@plt>:
  401830:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #48]
  401838:	add	x16, x16, #0x30
  40183c:	br	x17

0000000000401840 <tputs@plt>:
  401840:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #56]
  401848:	add	x16, x16, #0x38
  40184c:	br	x17

0000000000401850 <sprintf@plt>:
  401850:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #64]
  401858:	add	x16, x16, #0x40
  40185c:	br	x17

0000000000401860 <putc@plt>:
  401860:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #72]
  401868:	add	x16, x16, #0x48
  40186c:	br	x17

0000000000401870 <kill@plt>:
  401870:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #80]
  401878:	add	x16, x16, #0x50
  40187c:	br	x17

0000000000401880 <lseek@plt>:
  401880:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #88]
  401888:	add	x16, x16, #0x58
  40188c:	br	x17

0000000000401890 <tgoto@plt>:
  401890:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #96]
  401898:	add	x16, x16, #0x60
  40189c:	br	x17

00000000004018a0 <snprintf@plt>:
  4018a0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #104]
  4018a8:	add	x16, x16, #0x68
  4018ac:	br	x17

00000000004018b0 <abs@plt>:
  4018b0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #112]
  4018b8:	add	x16, x16, #0x70
  4018bc:	br	x17

00000000004018c0 <tcgetattr@plt>:
  4018c0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #120]
  4018c8:	add	x16, x16, #0x78
  4018cc:	br	x17

00000000004018d0 <fileno@plt>:
  4018d0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #128]
  4018d8:	add	x16, x16, #0x80
  4018dc:	br	x17

00000000004018e0 <signal@plt>:
  4018e0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #136]
  4018e8:	add	x16, x16, #0x88
  4018ec:	br	x17

00000000004018f0 <fclose@plt>:
  4018f0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #144]
  4018f8:	add	x16, x16, #0x90
  4018fc:	br	x17

0000000000401900 <fsync@plt>:
  401900:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #152]
  401908:	add	x16, x16, #0x98
  40190c:	br	x17

0000000000401910 <atoi@plt>:
  401910:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #160]
  401918:	add	x16, x16, #0xa0
  40191c:	br	x17

0000000000401920 <getpid@plt>:
  401920:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #168]
  401928:	add	x16, x16, #0xa8
  40192c:	br	x17

0000000000401930 <nl_langinfo@plt>:
  401930:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #176]
  401938:	add	x16, x16, #0xb0
  40193c:	br	x17

0000000000401940 <fopen@plt>:
  401940:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #184]
  401948:	add	x16, x16, #0xb8
  40194c:	br	x17

0000000000401950 <time@plt>:
  401950:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #192]
  401958:	add	x16, x16, #0xc0
  40195c:	br	x17

0000000000401960 <open@plt>:
  401960:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #200]
  401968:	add	x16, x16, #0xc8
  40196c:	br	x17

0000000000401970 <popen@plt>:
  401970:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #208]
  401978:	add	x16, x16, #0xd0
  40197c:	br	x17

0000000000401980 <sigemptyset@plt>:
  401980:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #216]
  401988:	add	x16, x16, #0xd8
  40198c:	br	x17

0000000000401990 <strncmp@plt>:
  401990:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #224]
  401998:	add	x16, x16, #0xe0
  40199c:	br	x17

00000000004019a0 <__libc_start_main@plt>:
  4019a0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #232]
  4019a8:	add	x16, x16, #0xe8
  4019ac:	br	x17

00000000004019b0 <strcat@plt>:
  4019b0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #240]
  4019b8:	add	x16, x16, #0xf0
  4019bc:	br	x17

00000000004019c0 <fgetc@plt>:
  4019c0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #248]
  4019c8:	add	x16, x16, #0xf8
  4019cc:	br	x17

00000000004019d0 <tgetflag@plt>:
  4019d0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #256]
  4019d8:	add	x16, x16, #0x100
  4019dc:	br	x17

00000000004019e0 <sleep@plt>:
  4019e0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #264]
  4019e8:	add	x16, x16, #0x108
  4019ec:	br	x17

00000000004019f0 <fchmod@plt>:
  4019f0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #272]
  4019f8:	add	x16, x16, #0x110
  4019fc:	br	x17

0000000000401a00 <tgetent@plt>:
  401a00:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #280]
  401a08:	add	x16, x16, #0x118
  401a0c:	br	x17

0000000000401a10 <calloc@plt>:
  401a10:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #288]
  401a18:	add	x16, x16, #0x120
  401a1c:	br	x17

0000000000401a20 <tgetnum@plt>:
  401a20:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #296]
  401a28:	add	x16, x16, #0x128
  401a2c:	br	x17

0000000000401a30 <getc@plt>:
  401a30:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #304]
  401a38:	add	x16, x16, #0x130
  401a3c:	br	x17

0000000000401a40 <system@plt>:
  401a40:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #312]
  401a48:	add	x16, x16, #0x138
  401a4c:	br	x17

0000000000401a50 <strerror@plt>:
  401a50:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #320]
  401a58:	add	x16, x16, #0x140
  401a5c:	br	x17

0000000000401a60 <close@plt>:
  401a60:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #328]
  401a68:	add	x16, x16, #0x148
  401a6c:	br	x17

0000000000401a70 <__gmon_start__@plt>:
  401a70:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #336]
  401a78:	add	x16, x16, #0x150
  401a7c:	br	x17

0000000000401a80 <write@plt>:
  401a80:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #344]
  401a88:	add	x16, x16, #0x158
  401a8c:	br	x17

0000000000401a90 <abort@plt>:
  401a90:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #352]
  401a98:	add	x16, x16, #0x160
  401a9c:	br	x17

0000000000401aa0 <strcmp@plt>:
  401aa0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #360]
  401aa8:	add	x16, x16, #0x168
  401aac:	br	x17

0000000000401ab0 <__ctype_b_loc@plt>:
  401ab0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #368]
  401ab8:	add	x16, x16, #0x170
  401abc:	br	x17

0000000000401ac0 <free@plt>:
  401ac0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #376]
  401ac8:	add	x16, x16, #0x178
  401acc:	br	x17

0000000000401ad0 <strchr@plt>:
  401ad0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #384]
  401ad8:	add	x16, x16, #0x180
  401adc:	br	x17

0000000000401ae0 <rename@plt>:
  401ae0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #392]
  401ae8:	add	x16, x16, #0x188
  401aec:	br	x17

0000000000401af0 <strcpy@plt>:
  401af0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #400]
  401af8:	add	x16, x16, #0x190
  401afc:	br	x17

0000000000401b00 <read@plt>:
  401b00:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #408]
  401b08:	add	x16, x16, #0x198
  401b0c:	br	x17

0000000000401b10 <tcsetattr@plt>:
  401b10:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #416]
  401b18:	add	x16, x16, #0x1a0
  401b1c:	br	x17

0000000000401b20 <isatty@plt>:
  401b20:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #424]
  401b28:	add	x16, x16, #0x1a8
  401b2c:	br	x17

0000000000401b30 <iswupper@plt>:
  401b30:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #432]
  401b38:	add	x16, x16, #0x1b0
  401b3c:	br	x17

0000000000401b40 <tgetstr@plt>:
  401b40:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #440]
  401b48:	add	x16, x16, #0x1b8
  401b4c:	br	x17

0000000000401b50 <__fxstat@plt>:
  401b50:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #448]
  401b58:	add	x16, x16, #0x1c0
  401b5c:	br	x17

0000000000401b60 <strstr@plt>:
  401b60:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #456]
  401b68:	add	x16, x16, #0x1c8
  401b6c:	br	x17

0000000000401b70 <realpath@plt>:
  401b70:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #464]
  401b78:	add	x16, x16, #0x1d0
  401b7c:	br	x17

0000000000401b80 <regexec@plt>:
  401b80:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #472]
  401b88:	add	x16, x16, #0x1d8
  401b8c:	br	x17

0000000000401b90 <longjmp@plt>:
  401b90:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #480]
  401b98:	add	x16, x16, #0x1e0
  401b9c:	br	x17

0000000000401ba0 <regfree@plt>:
  401ba0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #488]
  401ba8:	add	x16, x16, #0x1e8
  401bac:	br	x17

0000000000401bb0 <regcomp@plt>:
  401bb0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #496]
  401bb8:	add	x16, x16, #0x1f0
  401bbc:	br	x17

0000000000401bc0 <strncpy@plt>:
  401bc0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #504]
  401bc8:	add	x16, x16, #0x1f8
  401bcc:	br	x17

0000000000401bd0 <pclose@plt>:
  401bd0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #512]
  401bd8:	add	x16, x16, #0x200
  401bdc:	br	x17

0000000000401be0 <__errno_location@plt>:
  401be0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #520]
  401be8:	add	x16, x16, #0x208
  401bec:	br	x17

0000000000401bf0 <getenv@plt>:
  401bf0:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #528]
  401bf8:	add	x16, x16, #0x210
  401bfc:	br	x17

0000000000401c00 <__xstat@plt>:
  401c00:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #536]
  401c08:	add	x16, x16, #0x218
  401c0c:	br	x17

0000000000401c10 <towlower@plt>:
  401c10:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #544]
  401c18:	add	x16, x16, #0x220
  401c1c:	br	x17

0000000000401c20 <fprintf@plt>:
  401c20:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #552]
  401c28:	add	x16, x16, #0x228
  401c2c:	br	x17

0000000000401c30 <fgets@plt>:
  401c30:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #560]
  401c38:	add	x16, x16, #0x230
  401c3c:	br	x17

0000000000401c40 <creat@plt>:
  401c40:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #568]
  401c48:	add	x16, x16, #0x238
  401c4c:	br	x17

0000000000401c50 <ioctl@plt>:
  401c50:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #576]
  401c58:	add	x16, x16, #0x240
  401c5c:	br	x17

0000000000401c60 <setlocale@plt>:
  401c60:	adrp	x16, 438000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #584]
  401c68:	add	x16, x16, #0x248
  401c6c:	br	x17

Disassembly of section .text:

0000000000401c70 <clear@@Base-0x1ed0>:
  401c70:	mov	x29, #0x0                   	// #0
  401c74:	mov	x30, #0x0                   	// #0
  401c78:	mov	x5, x0
  401c7c:	ldr	x1, [sp]
  401c80:	add	x2, sp, #0x8
  401c84:	mov	x6, sp
  401c88:	movz	x0, #0x0, lsl #48
  401c8c:	movk	x0, #0x0, lsl #32
  401c90:	movk	x0, #0x40, lsl #16
  401c94:	movk	x0, #0x1d7c
  401c98:	movz	x3, #0x0, lsl #48
  401c9c:	movk	x3, #0x0, lsl #32
  401ca0:	movk	x3, #0x42, lsl #16
  401ca4:	movk	x3, #0xbc0
  401ca8:	movz	x4, #0x0, lsl #48
  401cac:	movk	x4, #0x0, lsl #32
  401cb0:	movk	x4, #0x42, lsl #16
  401cb4:	movk	x4, #0xc40
  401cb8:	bl	4019a0 <__libc_start_main@plt>
  401cbc:	bl	401a90 <abort@plt>
  401cc0:	adrp	x0, 437000 <winch@@Base+0x17e04>
  401cc4:	ldr	x0, [x0, #4064]
  401cc8:	cbz	x0, 401cd0 <setlocale@plt+0x70>
  401ccc:	b	401a70 <__gmon_start__@plt>
  401cd0:	ret
  401cd4:	nop
  401cd8:	adrp	x0, 43b000 <winch@@Base+0x1be04>
  401cdc:	add	x0, x0, #0x858
  401ce0:	adrp	x1, 43b000 <winch@@Base+0x1be04>
  401ce4:	add	x1, x1, #0x858
  401ce8:	cmp	x1, x0
  401cec:	b.eq	401d04 <setlocale@plt+0xa4>  // b.none
  401cf0:	adrp	x1, 420000 <winch@@Base+0xe04>
  401cf4:	ldr	x1, [x1, #3200]
  401cf8:	cbz	x1, 401d04 <setlocale@plt+0xa4>
  401cfc:	mov	x16, x1
  401d00:	br	x16
  401d04:	ret
  401d08:	adrp	x0, 43b000 <winch@@Base+0x1be04>
  401d0c:	add	x0, x0, #0x858
  401d10:	adrp	x1, 43b000 <winch@@Base+0x1be04>
  401d14:	add	x1, x1, #0x858
  401d18:	sub	x1, x1, x0
  401d1c:	lsr	x2, x1, #63
  401d20:	add	x1, x2, x1, asr #3
  401d24:	cmp	xzr, x1, asr #1
  401d28:	asr	x1, x1, #1
  401d2c:	b.eq	401d44 <setlocale@plt+0xe4>  // b.none
  401d30:	adrp	x2, 420000 <winch@@Base+0xe04>
  401d34:	ldr	x2, [x2, #3208]
  401d38:	cbz	x2, 401d44 <setlocale@plt+0xe4>
  401d3c:	mov	x16, x2
  401d40:	br	x16
  401d44:	ret
  401d48:	stp	x29, x30, [sp, #-32]!
  401d4c:	mov	x29, sp
  401d50:	str	x19, [sp, #16]
  401d54:	adrp	x19, 43b000 <winch@@Base+0x1be04>
  401d58:	ldrb	w0, [x19, #2153]
  401d5c:	cbnz	w0, 401d6c <setlocale@plt+0x10c>
  401d60:	bl	401cd8 <setlocale@plt+0x78>
  401d64:	mov	w0, #0x1                   	// #1
  401d68:	strb	w0, [x19, #2153]
  401d6c:	ldr	x19, [sp, #16]
  401d70:	ldp	x29, x30, [sp], #32
  401d74:	ret
  401d78:	b	401d08 <setlocale@plt+0xa8>
  401d7c:	sub	sp, sp, #0x60
  401d80:	stp	x29, x30, [sp, #80]
  401d84:	add	x29, sp, #0x50
  401d88:	adrp	x8, 440000 <PC+0x4798>
  401d8c:	add	x8, x8, #0x160
  401d90:	adrp	x9, 440000 <PC+0x4798>
  401d94:	add	x9, x9, #0x18c
  401d98:	adrp	x10, 420000 <winch@@Base+0xe04>
  401d9c:	add	x10, x10, #0xc90
  401da0:	adrp	x11, 440000 <PC+0x4798>
  401da4:	add	x11, x11, #0x198
  401da8:	adrp	x12, 440000 <PC+0x4798>
  401dac:	add	x12, x12, #0x180
  401db0:	adrp	x13, 440000 <PC+0x4798>
  401db4:	add	x13, x13, #0x168
  401db8:	stur	wzr, [x29, #-4]
  401dbc:	stur	w0, [x29, #-8]
  401dc0:	stur	x1, [x29, #-16]
  401dc4:	ldur	x14, [x29, #-16]
  401dc8:	add	x15, x14, #0x8
  401dcc:	stur	x15, [x29, #-16]
  401dd0:	ldr	x14, [x14]
  401dd4:	str	x14, [x8]
  401dd8:	ldur	w16, [x29, #-8]
  401ddc:	subs	w16, w16, #0x1
  401de0:	stur	w16, [x29, #-8]
  401de4:	str	wzr, [x9]
  401de8:	mov	x0, x10
  401dec:	str	x11, [sp, #40]
  401df0:	str	x12, [sp, #32]
  401df4:	str	x13, [sp, #24]
  401df8:	bl	40d610 <clear@@Base+0x9ad0>
  401dfc:	stur	x0, [x29, #-32]
  401e00:	ldur	x0, [x29, #-32]
  401e04:	bl	40d6cc <clear@@Base+0x9b8c>
  401e08:	cbnz	w0, 401e1c <setlocale@plt+0x1bc>
  401e0c:	mov	w8, #0x1                   	// #1
  401e10:	adrp	x9, 440000 <PC+0x4798>
  401e14:	add	x9, x9, #0x18c
  401e18:	str	w8, [x9]
  401e1c:	mov	w0, #0x1                   	// #1
  401e20:	bl	401b20 <isatty@plt>
  401e24:	adrp	x8, 440000 <PC+0x4798>
  401e28:	add	x8, x8, #0x17c
  401e2c:	str	w0, [x8]
  401e30:	bl	416c70 <clear@@Base+0x13130>
  401e34:	bl	40d244 <clear@@Base+0x9704>
  401e38:	bl	402cfc <setlocale@plt+0x109c>
  401e3c:	bl	40d174 <clear@@Base+0x9634>
  401e40:	bl	4061ec <clear@@Base+0x26ac>
  401e44:	bl	412f34 <clear@@Base+0xf3f4>
  401e48:	bl	408314 <clear@@Base+0x47d4>
  401e4c:	bl	419d88 <clear@@Base+0x16248>
  401e50:	bl	41cb34 <error@@Base+0x20b0>
  401e54:	adrp	x8, 440000 <PC+0x4798>
  401e58:	add	x8, x8, #0x160
  401e5c:	ldr	x0, [x8]
  401e60:	bl	410c40 <clear@@Base+0xd100>
  401e64:	stur	x0, [x29, #-32]
  401e68:	ldur	x0, [x29, #-32]
  401e6c:	adrp	x1, 420000 <winch@@Base+0xe04>
  401e70:	add	x1, x1, #0xc9b
  401e74:	bl	401aa0 <strcmp@plt>
  401e78:	cbnz	w0, 401e8c <setlocale@plt+0x22c>
  401e7c:	adrp	x8, 43f000 <PC+0x3798>
  401e80:	add	x8, x8, #0x35c
  401e84:	mov	w9, #0x1                   	// #1
  401e88:	str	w9, [x8]
  401e8c:	bl	41ba68 <error@@Base+0xfe4>
  401e90:	adrp	x8, 43f000 <PC+0x3798>
  401e94:	add	x8, x8, #0x35c
  401e98:	ldr	w9, [x8]
  401e9c:	adrp	x8, 420000 <winch@@Base+0xe04>
  401ea0:	add	x8, x8, #0xca0
  401ea4:	adrp	x10, 425000 <winch@@Base+0x5e04>
  401ea8:	add	x10, x10, #0xc97
  401eac:	cmp	w9, #0x0
  401eb0:	csel	x0, x10, x8, ne  // ne = any
  401eb4:	bl	40d610 <clear@@Base+0x9ad0>
  401eb8:	stur	x0, [x29, #-32]
  401ebc:	ldur	x8, [x29, #-32]
  401ec0:	cbz	x8, 401ed0 <setlocale@plt+0x270>
  401ec4:	ldur	x0, [x29, #-32]
  401ec8:	bl	402260 <setlocale@plt+0x600>
  401ecc:	bl	418c9c <clear@@Base+0x1515c>
  401ed0:	ldur	w8, [x29, #-8]
  401ed4:	cmp	w8, #0x0
  401ed8:	cset	w8, le
  401edc:	mov	w9, #0x0                   	// #0
  401ee0:	str	w9, [sp, #20]
  401ee4:	tbnz	w8, #0, 401f40 <setlocale@plt+0x2e0>
  401ee8:	ldur	x8, [x29, #-16]
  401eec:	ldr	x8, [x8]
  401ef0:	ldrb	w9, [x8]
  401ef4:	cmp	w9, #0x2d
  401ef8:	b.eq	401f10 <setlocale@plt+0x2b0>  // b.none
  401efc:	ldur	x8, [x29, #-16]
  401f00:	ldr	x8, [x8]
  401f04:	ldrb	w9, [x8]
  401f08:	cmp	w9, #0x2b
  401f0c:	b.ne	401f28 <setlocale@plt+0x2c8>  // b.any
  401f10:	ldur	x8, [x29, #-16]
  401f14:	ldr	x8, [x8]
  401f18:	ldrb	w9, [x8, #1]
  401f1c:	mov	w10, #0x1                   	// #1
  401f20:	str	w10, [sp, #16]
  401f24:	cbnz	w9, 401f38 <setlocale@plt+0x2d8>
  401f28:	bl	419954 <clear@@Base+0x15e14>
  401f2c:	cmp	w0, #0x0
  401f30:	cset	w8, ne  // ne = any
  401f34:	str	w8, [sp, #16]
  401f38:	ldr	w8, [sp, #16]
  401f3c:	str	w8, [sp, #20]
  401f40:	ldr	w8, [sp, #20]
  401f44:	tbnz	w8, #0, 401f4c <setlocale@plt+0x2ec>
  401f48:	b	401f90 <setlocale@plt+0x330>
  401f4c:	ldur	x8, [x29, #-16]
  401f50:	add	x9, x8, #0x8
  401f54:	stur	x9, [x29, #-16]
  401f58:	ldr	x8, [x8]
  401f5c:	stur	x8, [x29, #-32]
  401f60:	ldur	w10, [x29, #-8]
  401f64:	subs	w10, w10, #0x1
  401f68:	stur	w10, [x29, #-8]
  401f6c:	ldur	x0, [x29, #-32]
  401f70:	adrp	x1, 420000 <winch@@Base+0xe04>
  401f74:	add	x1, x1, #0xca5
  401f78:	bl	401aa0 <strcmp@plt>
  401f7c:	cbnz	w0, 401f84 <setlocale@plt+0x324>
  401f80:	b	401f90 <setlocale@plt+0x330>
  401f84:	ldur	x0, [x29, #-32]
  401f88:	bl	418c9c <clear@@Base+0x1515c>
  401f8c:	b	401ed0 <setlocale@plt+0x270>
  401f90:	bl	419954 <clear@@Base+0x15e14>
  401f94:	cbz	w0, 401fa8 <setlocale@plt+0x348>
  401f98:	bl	419970 <clear@@Base+0x15e30>
  401f9c:	mov	w8, wzr
  401fa0:	mov	w0, w8
  401fa4:	bl	4022b4 <setlocale@plt+0x654>
  401fa8:	adrp	x0, 420000 <winch@@Base+0xe04>
  401fac:	add	x0, x0, #0xca8
  401fb0:	bl	40d610 <clear@@Base+0x9ad0>
  401fb4:	ldr	x8, [sp, #40]
  401fb8:	str	x0, [x8]
  401fbc:	ldr	x9, [x8]
  401fc0:	cbz	x9, 401fd4 <setlocale@plt+0x374>
  401fc4:	ldr	x8, [sp, #40]
  401fc8:	ldr	x9, [x8]
  401fcc:	ldrb	w10, [x9]
  401fd0:	cbnz	w10, 402004 <setlocale@plt+0x3a4>
  401fd4:	adrp	x0, 420000 <winch@@Base+0xe04>
  401fd8:	add	x0, x0, #0xcaf
  401fdc:	bl	40d610 <clear@@Base+0x9ad0>
  401fe0:	ldr	x8, [sp, #40]
  401fe4:	str	x0, [x8]
  401fe8:	ldr	x0, [x8]
  401fec:	bl	40d6cc <clear@@Base+0x9b8c>
  401ff0:	cbz	w0, 402004 <setlocale@plt+0x3a4>
  401ff4:	adrp	x8, 420000 <winch@@Base+0xe04>
  401ff8:	add	x8, x8, #0xcb6
  401ffc:	ldr	x9, [sp, #40]
  402000:	str	x8, [x9]
  402004:	adrp	x0, 420000 <winch@@Base+0xe04>
  402008:	add	x0, x0, #0xcb9
  40200c:	bl	40d610 <clear@@Base+0x9ad0>
  402010:	ldr	x8, [sp, #32]
  402014:	str	x0, [x8]
  402018:	ldr	x0, [x8]
  40201c:	bl	40d6cc <clear@@Base+0x9b8c>
  402020:	cbz	w0, 402034 <setlocale@plt+0x3d4>
  402024:	adrp	x8, 420000 <winch@@Base+0xe04>
  402028:	add	x8, x8, #0xcc2
  40202c:	ldr	x9, [sp, #32]
  402030:	str	x8, [x9]
  402034:	mov	x8, xzr
  402038:	stur	x8, [x29, #-24]
  40203c:	adrp	x8, 440000 <PC+0x4798>
  402040:	add	x8, x8, #0x178
  402044:	ldr	w9, [x8]
  402048:	cbz	w9, 402060 <setlocale@plt+0x400>
  40204c:	ldur	x1, [x29, #-24]
  402050:	adrp	x0, 420000 <winch@@Base+0xe04>
  402054:	add	x0, x0, #0xcd1
  402058:	bl	411908 <clear@@Base+0xddc8>
  40205c:	stur	x0, [x29, #-24]
  402060:	ldur	w8, [x29, #-8]
  402064:	subs	w9, w8, #0x1
  402068:	stur	w9, [x29, #-8]
  40206c:	cmp	w8, #0x0
  402070:	cset	w8, le
  402074:	tbnz	w8, #0, 4020a4 <setlocale@plt+0x444>
  402078:	ldur	x8, [x29, #-16]
  40207c:	add	x9, x8, #0x8
  402080:	stur	x9, [x29, #-16]
  402084:	ldr	x0, [x8]
  402088:	ldur	x1, [x29, #-24]
  40208c:	bl	411908 <clear@@Base+0xddc8>
  402090:	mov	x8, xzr
  402094:	mov	x0, x8
  402098:	bl	41188c <clear@@Base+0xdd4c>
  40209c:	stur	x0, [x29, #-24]
  4020a0:	b	402060 <setlocale@plt+0x400>
  4020a4:	adrp	x8, 440000 <PC+0x4798>
  4020a8:	add	x8, x8, #0x17c
  4020ac:	ldr	w9, [x8]
  4020b0:	cbnz	w9, 4020d8 <setlocale@plt+0x478>
  4020b4:	bl	40f2e0 <clear@@Base+0xb7a0>
  4020b8:	cbnz	w0, 4020cc <setlocale@plt+0x46c>
  4020bc:	bl	40f5c4 <clear@@Base+0xba84>
  4020c0:	mov	w0, #0x1                   	// #1
  4020c4:	bl	40f37c <clear@@Base+0xb83c>
  4020c8:	cbz	w0, 4020bc <setlocale@plt+0x45c>
  4020cc:	mov	w8, wzr
  4020d0:	mov	w0, w8
  4020d4:	bl	4022b4 <setlocale@plt+0x654>
  4020d8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4020dc:	add	x8, x8, #0x8a0
  4020e0:	ldr	w9, [x8]
  4020e4:	cbz	w9, 40210c <setlocale@plt+0x4ac>
  4020e8:	adrp	x8, 440000 <PC+0x4798>
  4020ec:	add	x8, x8, #0x240
  4020f0:	ldr	w9, [x8]
  4020f4:	cbnz	w9, 40210c <setlocale@plt+0x4ac>
  4020f8:	adrp	x0, 420000 <winch@@Base+0xe04>
  4020fc:	add	x0, x0, #0xce8
  402100:	mov	x8, xzr
  402104:	mov	x1, x8
  402108:	bl	41aa84 <error@@Base>
  40210c:	bl	420aa8 <winch@@Base+0x18ac>
  402110:	mov	w8, #0x1                   	// #1
  402114:	mov	w0, w8
  402118:	str	w8, [sp, #12]
  40211c:	bl	402548 <setlocale@plt+0x8e8>
  402120:	ldr	w0, [sp, #12]
  402124:	bl	41f264 <winch@@Base+0x68>
  402128:	adrp	x9, 43f000 <PC+0x3798>
  40212c:	add	x9, x9, #0x310
  402130:	ldr	x9, [x9]
  402134:	cbnz	x9, 402154 <setlocale@plt+0x4f4>
  402138:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40213c:	add	x8, x8, #0x838
  402140:	ldr	x0, [x8]
  402144:	adrp	x1, 420000 <winch@@Base+0xe04>
  402148:	add	x1, x1, #0xca6
  40214c:	bl	401aa0 <strcmp@plt>
  402150:	cbnz	w0, 4021dc <setlocale@plt+0x57c>
  402154:	bl	4118f8 <clear@@Base+0xddb8>
  402158:	cmp	w0, #0x0
  40215c:	cset	w8, le
  402160:	tbnz	w8, #0, 402180 <setlocale@plt+0x520>
  402164:	adrp	x0, 420000 <winch@@Base+0xe04>
  402168:	add	x0, x0, #0xd12
  40216c:	mov	x8, xzr
  402170:	mov	x1, x8
  402174:	bl	41aa84 <error@@Base>
  402178:	mov	w0, #0x1                   	// #1
  40217c:	bl	4022b4 <setlocale@plt+0x654>
  402180:	adrp	x8, 43f000 <PC+0x3798>
  402184:	add	x8, x8, #0x310
  402188:	ldr	x0, [x8]
  40218c:	bl	41f7b8 <winch@@Base+0x5bc>
  402190:	bl	41f998 <winch@@Base+0x79c>
  402194:	cbz	w0, 4021a0 <setlocale@plt+0x540>
  402198:	mov	w0, #0x1                   	// #1
  40219c:	bl	4022b4 <setlocale@plt+0x654>
  4021a0:	bl	41f880 <winch@@Base+0x684>
  4021a4:	ldr	x8, [sp, #24]
  4021a8:	str	x0, [x8]
  4021ac:	ldr	x9, [x8]
  4021b0:	mov	x10, #0xffffffffffffffff    	// #-1
  4021b4:	cmp	x9, x10
  4021b8:	b.ne	4021c4 <setlocale@plt+0x564>  // b.any
  4021bc:	mov	w0, #0x1                   	// #1
  4021c0:	bl	4022b4 <setlocale@plt+0x654>
  4021c4:	adrp	x8, 440000 <PC+0x4798>
  4021c8:	add	x8, x8, #0x26c
  4021cc:	ldr	w9, [x8]
  4021d0:	ldr	x8, [sp, #24]
  4021d4:	str	w9, [x8, #8]
  4021d8:	b	402238 <setlocale@plt+0x5d8>
  4021dc:	bl	40f2e0 <clear@@Base+0xb7a0>
  4021e0:	cbz	w0, 4021ec <setlocale@plt+0x58c>
  4021e4:	mov	w0, #0x1                   	// #1
  4021e8:	bl	4022b4 <setlocale@plt+0x654>
  4021ec:	adrp	x8, 440000 <PC+0x4798>
  4021f0:	add	x8, x8, #0x24c
  4021f4:	ldr	w9, [x8]
  4021f8:	cbz	w9, 402238 <setlocale@plt+0x5d8>
  4021fc:	bl	4118f8 <clear@@Base+0xddb8>
  402200:	cmp	w0, #0x1
  402204:	b.le	402218 <setlocale@plt+0x5b8>
  402208:	adrp	x8, 440000 <PC+0x4798>
  40220c:	add	x8, x8, #0x24c
  402210:	str	wzr, [x8]
  402214:	b	402238 <setlocale@plt+0x5d8>
  402218:	adrp	x8, 440000 <PC+0x4798>
  40221c:	add	x8, x8, #0x284
  402220:	ldr	w9, [x8]
  402224:	cbnz	w9, 402238 <setlocale@plt+0x5d8>
  402228:	bl	411644 <clear@@Base+0xdb04>
  40222c:	adrp	x8, 440000 <PC+0x4798>
  402230:	add	x8, x8, #0x194
  402234:	str	w0, [x8]
  402238:	bl	4037c0 <setlocale@plt+0x1b60>
  40223c:	bl	40a52c <clear@@Base+0x69ec>
  402240:	mov	w8, wzr
  402244:	mov	w0, w8
  402248:	str	w8, [sp, #8]
  40224c:	bl	4022b4 <setlocale@plt+0x654>
  402250:	ldr	w0, [sp, #8]
  402254:	ldp	x29, x30, [sp, #80]
  402258:	add	sp, sp, #0x60
  40225c:	ret
  402260:	sub	sp, sp, #0x30
  402264:	stp	x29, x30, [sp, #32]
  402268:	add	x29, sp, #0x20
  40226c:	mov	w1, #0x1                   	// #1
  402270:	stur	x0, [x29, #-8]
  402274:	ldur	x0, [x29, #-8]
  402278:	str	w1, [sp, #12]
  40227c:	bl	4017e0 <strlen@plt>
  402280:	add	x8, x0, #0x1
  402284:	mov	w0, w8
  402288:	ldr	w1, [sp, #12]
  40228c:	bl	40235c <setlocale@plt+0x6fc>
  402290:	str	x0, [sp, #16]
  402294:	ldr	x0, [sp, #16]
  402298:	ldur	x1, [x29, #-8]
  40229c:	bl	401af0 <strcpy@plt>
  4022a0:	ldr	x9, [sp, #16]
  4022a4:	mov	x0, x9
  4022a8:	ldp	x29, x30, [sp, #32]
  4022ac:	add	sp, sp, #0x30
  4022b0:	ret
  4022b4:	sub	sp, sp, #0x20
  4022b8:	stp	x29, x30, [sp, #16]
  4022bc:	add	x29, sp, #0x10
  4022c0:	stur	w0, [x29, #-4]
  4022c4:	ldur	w8, [x29, #-4]
  4022c8:	cmp	w8, #0x0
  4022cc:	cset	w8, ge  // ge = tcont
  4022d0:	tbnz	w8, #0, 4022e8 <setlocale@plt+0x688>
  4022d4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4022d8:	add	x8, x8, #0x898
  4022dc:	ldr	w9, [x8]
  4022e0:	stur	w9, [x29, #-4]
  4022e4:	b	4022f8 <setlocale@plt+0x698>
  4022e8:	ldur	w8, [x29, #-4]
  4022ec:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  4022f0:	add	x9, x9, #0x898
  4022f4:	str	w8, [x9]
  4022f8:	adrp	x8, 440000 <PC+0x4798>
  4022fc:	add	x8, x8, #0x188
  402300:	mov	w9, #0x1                   	// #1
  402304:	str	w9, [x8]
  402308:	mov	x8, xzr
  40230c:	mov	x0, x8
  402310:	bl	40e76c <clear@@Base+0xac2c>
  402314:	bl	4083f8 <clear@@Base+0x48b8>
  402318:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40231c:	add	x8, x8, #0x888
  402320:	ldr	w9, [x8]
  402324:	cbz	w9, 40233c <setlocale@plt+0x6dc>
  402328:	adrp	x8, 440000 <PC+0x4798>
  40232c:	add	x8, x8, #0x17c
  402330:	ldr	w9, [x8]
  402334:	cbz	w9, 40233c <setlocale@plt+0x6dc>
  402338:	bl	403ba0 <clear@@Base+0x60>
  40233c:	bl	4038f0 <setlocale@plt+0x1c90>
  402340:	bl	41a5b0 <clear@@Base+0x16a70>
  402344:	mov	w8, wzr
  402348:	mov	w0, w8
  40234c:	bl	402548 <setlocale@plt+0x8e8>
  402350:	bl	420b04 <winch@@Base+0x1908>
  402354:	ldur	w0, [x29, #-4]
  402358:	bl	4017f0 <exit@plt>
  40235c:	sub	sp, sp, #0x30
  402360:	stp	x29, x30, [sp, #32]
  402364:	add	x29, sp, #0x20
  402368:	stur	w0, [x29, #-12]
  40236c:	str	w1, [sp, #16]
  402370:	ldursw	x0, [x29, #-12]
  402374:	ldr	w8, [sp, #16]
  402378:	mov	w1, w8
  40237c:	bl	401a10 <calloc@plt>
  402380:	str	x0, [sp, #8]
  402384:	ldr	x9, [sp, #8]
  402388:	cbz	x9, 402398 <setlocale@plt+0x738>
  40238c:	ldr	x8, [sp, #8]
  402390:	stur	x8, [x29, #-8]
  402394:	b	4023c0 <setlocale@plt+0x760>
  402398:	adrp	x0, 420000 <winch@@Base+0xe04>
  40239c:	add	x0, x0, #0xd36
  4023a0:	mov	x8, xzr
  4023a4:	mov	x1, x8
  4023a8:	str	x8, [sp]
  4023ac:	bl	41aa84 <error@@Base>
  4023b0:	mov	w0, #0x1                   	// #1
  4023b4:	bl	4022b4 <setlocale@plt+0x654>
  4023b8:	ldr	x8, [sp]
  4023bc:	stur	x8, [x29, #-8]
  4023c0:	ldur	x0, [x29, #-8]
  4023c4:	ldp	x29, x30, [sp, #32]
  4023c8:	add	sp, sp, #0x30
  4023cc:	ret
  4023d0:	sub	sp, sp, #0x10
  4023d4:	str	x0, [sp, #8]
  4023d8:	ldr	x8, [sp, #8]
  4023dc:	ldrb	w9, [x8]
  4023e0:	mov	w10, #0x1                   	// #1
  4023e4:	cmp	w9, #0x20
  4023e8:	str	w10, [sp, #4]
  4023ec:	b.eq	402404 <setlocale@plt+0x7a4>  // b.none
  4023f0:	ldr	x8, [sp, #8]
  4023f4:	ldrb	w9, [x8]
  4023f8:	cmp	w9, #0x9
  4023fc:	cset	w9, eq  // eq = none
  402400:	str	w9, [sp, #4]
  402404:	ldr	w8, [sp, #4]
  402408:	tbnz	w8, #0, 402410 <setlocale@plt+0x7b0>
  40240c:	b	402420 <setlocale@plt+0x7c0>
  402410:	ldr	x8, [sp, #8]
  402414:	add	x8, x8, #0x1
  402418:	str	x8, [sp, #8]
  40241c:	b	4023d8 <setlocale@plt+0x778>
  402420:	ldr	x0, [sp, #8]
  402424:	add	sp, sp, #0x10
  402428:	ret
  40242c:	sub	sp, sp, #0x30
  402430:	str	x0, [sp, #32]
  402434:	str	x1, [sp, #24]
  402438:	str	w2, [sp, #20]
  40243c:	str	wzr, [sp, #8]
  402440:	ldr	x8, [sp, #24]
  402444:	ldrb	w9, [x8]
  402448:	cbz	w9, 402534 <setlocale@plt+0x8d4>
  40244c:	ldr	x8, [sp, #32]
  402450:	ldrb	w9, [x8]
  402454:	str	w9, [sp, #16]
  402458:	ldr	w9, [sp, #20]
  40245c:	cbz	w9, 4024b4 <setlocale@plt+0x854>
  402460:	ldr	w8, [sp, #8]
  402464:	cbnz	w8, 40248c <setlocale@plt+0x82c>
  402468:	ldr	w8, [sp, #16]
  40246c:	cmp	w8, #0x61
  402470:	b.lt	40248c <setlocale@plt+0x82c>  // b.tstop
  402474:	ldr	w8, [sp, #16]
  402478:	cmp	w8, #0x7a
  40247c:	b.gt	40248c <setlocale@plt+0x82c>
  402480:	mov	w8, #0xffffffff            	// #-1
  402484:	str	w8, [sp, #44]
  402488:	b	40253c <setlocale@plt+0x8dc>
  40248c:	ldr	w8, [sp, #16]
  402490:	cmp	w8, #0x41
  402494:	b.lt	4024b4 <setlocale@plt+0x854>  // b.tstop
  402498:	ldr	w8, [sp, #16]
  40249c:	cmp	w8, #0x5a
  4024a0:	b.gt	4024b4 <setlocale@plt+0x854>
  4024a4:	ldr	w8, [sp, #16]
  4024a8:	subs	w8, w8, #0x41
  4024ac:	add	w8, w8, #0x61
  4024b0:	str	w8, [sp, #16]
  4024b4:	ldr	x8, [sp, #24]
  4024b8:	ldrb	w9, [x8]
  4024bc:	str	w9, [sp, #12]
  4024c0:	ldr	w9, [sp, #8]
  4024c4:	cmp	w9, #0x0
  4024c8:	cset	w9, le
  4024cc:	tbnz	w9, #0, 4024f8 <setlocale@plt+0x898>
  4024d0:	ldr	w8, [sp, #12]
  4024d4:	cmp	w8, #0x41
  4024d8:	b.lt	4024f8 <setlocale@plt+0x898>  // b.tstop
  4024dc:	ldr	w8, [sp, #12]
  4024e0:	cmp	w8, #0x5a
  4024e4:	b.gt	4024f8 <setlocale@plt+0x898>
  4024e8:	ldr	w8, [sp, #12]
  4024ec:	subs	w8, w8, #0x41
  4024f0:	add	w8, w8, #0x61
  4024f4:	str	w8, [sp, #12]
  4024f8:	ldr	w8, [sp, #16]
  4024fc:	ldr	w9, [sp, #12]
  402500:	cmp	w8, w9
  402504:	b.eq	40250c <setlocale@plt+0x8ac>  // b.none
  402508:	b	402534 <setlocale@plt+0x8d4>
  40250c:	ldr	w8, [sp, #8]
  402510:	add	w8, w8, #0x1
  402514:	str	w8, [sp, #8]
  402518:	ldr	x8, [sp, #24]
  40251c:	add	x8, x8, #0x1
  402520:	str	x8, [sp, #24]
  402524:	ldr	x8, [sp, #32]
  402528:	add	x8, x8, #0x1
  40252c:	str	x8, [sp, #32]
  402530:	b	402440 <setlocale@plt+0x7e0>
  402534:	ldr	w8, [sp, #8]
  402538:	str	w8, [sp, #44]
  40253c:	ldr	w0, [sp, #44]
  402540:	add	sp, sp, #0x30
  402544:	ret
  402548:	sub	sp, sp, #0x70
  40254c:	stp	x29, x30, [sp, #96]
  402550:	add	x29, sp, #0x60
  402554:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  402558:	add	x8, x8, #0x8b0
  40255c:	adrp	x9, 440000 <PC+0x4798>
  402560:	add	x9, x9, #0x2f4
  402564:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  402568:	add	x10, x10, #0x858
  40256c:	stur	w0, [x29, #-4]
  402570:	ldur	w11, [x29, #-4]
  402574:	ldr	w12, [x8]
  402578:	cmp	w11, w12
  40257c:	str	x9, [sp, #24]
  402580:	str	x10, [sp, #16]
  402584:	b.ne	40258c <setlocale@plt+0x92c>  // b.any
  402588:	b	4028f4 <setlocale@plt+0xc94>
  40258c:	adrp	x8, 440000 <PC+0x4798>
  402590:	add	x8, x8, #0x1cc
  402594:	mov	w9, #0x8                   	// #8
  402598:	str	w9, [x8]
  40259c:	ldur	w9, [x29, #-4]
  4025a0:	cbz	w9, 4028ac <setlocale@plt+0xc4c>
  4025a4:	ldr	x8, [sp, #24]
  4025a8:	ldr	w0, [x8]
  4025ac:	add	x1, sp, #0x20
  4025b0:	bl	4018c0 <tcgetattr@plt>
  4025b4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4025b8:	add	x8, x8, #0x8f0
  4025bc:	ldr	w9, [x8]
  4025c0:	cbnz	w9, 4025e8 <setlocale@plt+0x988>
  4025c4:	adrp	x0, 43b000 <winch@@Base+0x1be04>
  4025c8:	add	x0, x0, #0x8b4
  4025cc:	add	x1, sp, #0x20
  4025d0:	mov	x2, #0x3c                  	// #60
  4025d4:	bl	4017d0 <memcpy@plt>
  4025d8:	mov	w8, #0x1                   	// #1
  4025dc:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  4025e0:	add	x9, x9, #0x8f0
  4025e4:	str	w8, [x9]
  4025e8:	add	x0, sp, #0x20
  4025ec:	bl	401830 <cfgetospeed@plt>
  4025f0:	str	w0, [sp, #12]
  4025f4:	cbz	w0, 402714 <setlocale@plt+0xab4>
  4025f8:	b	4025fc <setlocale@plt+0x99c>
  4025fc:	ldr	w8, [sp, #12]
  402600:	cmp	w8, #0x1
  402604:	b.eq	402724 <setlocale@plt+0xac4>  // b.none
  402608:	b	40260c <setlocale@plt+0x9ac>
  40260c:	ldr	w8, [sp, #12]
  402610:	cmp	w8, #0x2
  402614:	b.eq	402734 <setlocale@plt+0xad4>  // b.none
  402618:	b	40261c <setlocale@plt+0x9bc>
  40261c:	ldr	w8, [sp, #12]
  402620:	cmp	w8, #0x3
  402624:	b.eq	402744 <setlocale@plt+0xae4>  // b.none
  402628:	b	40262c <setlocale@plt+0x9cc>
  40262c:	ldr	w8, [sp, #12]
  402630:	cmp	w8, #0x4
  402634:	b.eq	402754 <setlocale@plt+0xaf4>  // b.none
  402638:	b	40263c <setlocale@plt+0x9dc>
  40263c:	ldr	w8, [sp, #12]
  402640:	cmp	w8, #0x5
  402644:	b.eq	402764 <setlocale@plt+0xb04>  // b.none
  402648:	b	40264c <setlocale@plt+0x9ec>
  40264c:	ldr	w8, [sp, #12]
  402650:	cmp	w8, #0x6
  402654:	b.eq	402774 <setlocale@plt+0xb14>  // b.none
  402658:	b	40265c <setlocale@plt+0x9fc>
  40265c:	ldr	w8, [sp, #12]
  402660:	cmp	w8, #0x7
  402664:	b.eq	402784 <setlocale@plt+0xb24>  // b.none
  402668:	b	40266c <setlocale@plt+0xa0c>
  40266c:	ldr	w8, [sp, #12]
  402670:	cmp	w8, #0x8
  402674:	b.eq	402794 <setlocale@plt+0xb34>  // b.none
  402678:	b	40267c <setlocale@plt+0xa1c>
  40267c:	ldr	w8, [sp, #12]
  402680:	cmp	w8, #0x9
  402684:	b.eq	4027a4 <setlocale@plt+0xb44>  // b.none
  402688:	b	40268c <setlocale@plt+0xa2c>
  40268c:	ldr	w8, [sp, #12]
  402690:	cmp	w8, #0xa
  402694:	b.eq	4027b4 <setlocale@plt+0xb54>  // b.none
  402698:	b	40269c <setlocale@plt+0xa3c>
  40269c:	ldr	w8, [sp, #12]
  4026a0:	cmp	w8, #0xb
  4026a4:	b.eq	4027c4 <setlocale@plt+0xb64>  // b.none
  4026a8:	b	4026ac <setlocale@plt+0xa4c>
  4026ac:	ldr	w8, [sp, #12]
  4026b0:	cmp	w8, #0xc
  4026b4:	b.eq	4027d4 <setlocale@plt+0xb74>  // b.none
  4026b8:	b	4026bc <setlocale@plt+0xa5c>
  4026bc:	ldr	w8, [sp, #12]
  4026c0:	cmp	w8, #0xd
  4026c4:	b.eq	4027e4 <setlocale@plt+0xb84>  // b.none
  4026c8:	b	4026cc <setlocale@plt+0xa6c>
  4026cc:	ldr	w8, [sp, #12]
  4026d0:	cmp	w8, #0xe
  4026d4:	b.eq	4027f4 <setlocale@plt+0xb94>  // b.none
  4026d8:	b	4026dc <setlocale@plt+0xa7c>
  4026dc:	ldr	w8, [sp, #12]
  4026e0:	cmp	w8, #0xf
  4026e4:	b.eq	402804 <setlocale@plt+0xba4>  // b.none
  4026e8:	b	4026ec <setlocale@plt+0xa8c>
  4026ec:	mov	w8, #0x1001                	// #4097
  4026f0:	ldr	w9, [sp, #12]
  4026f4:	cmp	w9, w8
  4026f8:	b.eq	402814 <setlocale@plt+0xbb4>  // b.none
  4026fc:	b	402700 <setlocale@plt+0xaa0>
  402700:	mov	w8, #0x1002                	// #4098
  402704:	ldr	w9, [sp, #12]
  402708:	cmp	w9, w8
  40270c:	b.eq	402824 <setlocale@plt+0xbc4>  // b.none
  402710:	b	402834 <setlocale@plt+0xbd4>
  402714:	mov	w8, #0x0                   	// #0
  402718:	ldr	x9, [sp, #16]
  40271c:	strh	w8, [x9]
  402720:	b	402834 <setlocale@plt+0xbd4>
  402724:	mov	w8, #0x1                   	// #1
  402728:	ldr	x9, [sp, #16]
  40272c:	strh	w8, [x9]
  402730:	b	402834 <setlocale@plt+0xbd4>
  402734:	mov	w8, #0x2                   	// #2
  402738:	ldr	x9, [sp, #16]
  40273c:	strh	w8, [x9]
  402740:	b	402834 <setlocale@plt+0xbd4>
  402744:	mov	w8, #0x3                   	// #3
  402748:	ldr	x9, [sp, #16]
  40274c:	strh	w8, [x9]
  402750:	b	402834 <setlocale@plt+0xbd4>
  402754:	mov	w8, #0x4                   	// #4
  402758:	ldr	x9, [sp, #16]
  40275c:	strh	w8, [x9]
  402760:	b	402834 <setlocale@plt+0xbd4>
  402764:	mov	w8, #0x5                   	// #5
  402768:	ldr	x9, [sp, #16]
  40276c:	strh	w8, [x9]
  402770:	b	402834 <setlocale@plt+0xbd4>
  402774:	mov	w8, #0x6                   	// #6
  402778:	ldr	x9, [sp, #16]
  40277c:	strh	w8, [x9]
  402780:	b	402834 <setlocale@plt+0xbd4>
  402784:	mov	w8, #0x7                   	// #7
  402788:	ldr	x9, [sp, #16]
  40278c:	strh	w8, [x9]
  402790:	b	402834 <setlocale@plt+0xbd4>
  402794:	mov	w8, #0x8                   	// #8
  402798:	ldr	x9, [sp, #16]
  40279c:	strh	w8, [x9]
  4027a0:	b	402834 <setlocale@plt+0xbd4>
  4027a4:	mov	w8, #0x9                   	// #9
  4027a8:	ldr	x9, [sp, #16]
  4027ac:	strh	w8, [x9]
  4027b0:	b	402834 <setlocale@plt+0xbd4>
  4027b4:	mov	w8, #0xa                   	// #10
  4027b8:	ldr	x9, [sp, #16]
  4027bc:	strh	w8, [x9]
  4027c0:	b	402834 <setlocale@plt+0xbd4>
  4027c4:	mov	w8, #0xb                   	// #11
  4027c8:	ldr	x9, [sp, #16]
  4027cc:	strh	w8, [x9]
  4027d0:	b	402834 <setlocale@plt+0xbd4>
  4027d4:	mov	w8, #0xc                   	// #12
  4027d8:	ldr	x9, [sp, #16]
  4027dc:	strh	w8, [x9]
  4027e0:	b	402834 <setlocale@plt+0xbd4>
  4027e4:	mov	w8, #0xd                   	// #13
  4027e8:	ldr	x9, [sp, #16]
  4027ec:	strh	w8, [x9]
  4027f0:	b	402834 <setlocale@plt+0xbd4>
  4027f4:	mov	w8, #0xe                   	// #14
  4027f8:	ldr	x9, [sp, #16]
  4027fc:	strh	w8, [x9]
  402800:	b	402834 <setlocale@plt+0xbd4>
  402804:	mov	w8, #0xf                   	// #15
  402808:	ldr	x9, [sp, #16]
  40280c:	strh	w8, [x9]
  402810:	b	402834 <setlocale@plt+0xbd4>
  402814:	mov	w8, #0x10                  	// #16
  402818:	ldr	x9, [sp, #16]
  40281c:	strh	w8, [x9]
  402820:	b	402834 <setlocale@plt+0xbd4>
  402824:	mov	w8, #0x11                  	// #17
  402828:	ldr	x9, [sp, #16]
  40282c:	strh	w8, [x9]
  402830:	b	402834 <setlocale@plt+0xbd4>
  402834:	add	x8, sp, #0x20
  402838:	ldrb	w9, [sp, #51]
  40283c:	adrp	x10, 440000 <PC+0x4798>
  402840:	add	x10, x10, #0x1b4
  402844:	str	w9, [x10]
  402848:	ldrb	w9, [sp, #52]
  40284c:	adrp	x10, 440000 <PC+0x4798>
  402850:	add	x10, x10, #0x1b0
  402854:	str	w9, [x10]
  402858:	ldrb	w9, [sp, #63]
  40285c:	adrp	x10, 440000 <PC+0x4798>
  402860:	add	x10, x10, #0x1f0
  402864:	str	w9, [x10]
  402868:	ldr	w9, [sp, #44]
  40286c:	mov	w11, #0xffffff85            	// #-123
  402870:	and	w9, w9, w11
  402874:	str	w9, [sp, #44]
  402878:	ldr	w9, [sp, #36]
  40287c:	mov	w11, #0x1805                	// #6149
  402880:	orr	w9, w9, w11
  402884:	str	w9, [sp, #36]
  402888:	ldr	w9, [sp, #36]
  40288c:	and	w9, w9, #0xffffffc7
  402890:	str	w9, [sp, #36]
  402894:	mov	w9, #0x1                   	// #1
  402898:	strb	w9, [x8, #23]
  40289c:	mov	w9, #0x0                   	// #0
  4028a0:	strb	w9, [x8, #22]
  4028a4:	strb	w9, [x8, #32]
  4028a8:	b	4028c0 <setlocale@plt+0xc60>
  4028ac:	add	x0, sp, #0x20
  4028b0:	adrp	x1, 43b000 <winch@@Base+0x1be04>
  4028b4:	add	x1, x1, #0x8b4
  4028b8:	mov	x2, #0x3c                  	// #60
  4028bc:	bl	4017d0 <memcpy@plt>
  4028c0:	ldr	x8, [sp, #24]
  4028c4:	ldr	w0, [x8]
  4028c8:	bl	401900 <fsync@plt>
  4028cc:	ldr	x8, [sp, #24]
  4028d0:	ldr	w9, [x8]
  4028d4:	mov	w0, w9
  4028d8:	mov	w1, #0x1                   	// #1
  4028dc:	add	x2, sp, #0x20
  4028e0:	bl	401b10 <tcsetattr@plt>
  4028e4:	ldur	w9, [x29, #-4]
  4028e8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4028ec:	add	x8, x8, #0x8b0
  4028f0:	str	w9, [x8]
  4028f4:	ldp	x29, x30, [sp, #96]
  4028f8:	add	sp, sp, #0x70
  4028fc:	ret
  402900:	sub	sp, sp, #0x40
  402904:	stp	x29, x30, [sp, #48]
  402908:	add	x29, sp, #0x30
  40290c:	mov	w0, #0x2                   	// #2
  402910:	mov	x1, #0x5413                	// #21523
  402914:	adrp	x8, 440000 <PC+0x4798>
  402918:	add	x8, x8, #0x1b8
  40291c:	adrp	x9, 440000 <PC+0x4798>
  402920:	add	x9, x9, #0x1c4
  402924:	add	x2, sp, #0x14
  402928:	stur	wzr, [x29, #-12]
  40292c:	stur	wzr, [x29, #-16]
  402930:	str	x8, [sp, #8]
  402934:	str	x9, [sp]
  402938:	bl	401c50 <ioctl@plt>
  40293c:	cbnz	w0, 402970 <setlocale@plt+0xd10>
  402940:	ldrh	w8, [sp, #20]
  402944:	cmp	w8, #0x0
  402948:	cset	w8, le
  40294c:	tbnz	w8, #0, 402958 <setlocale@plt+0xcf8>
  402950:	ldrh	w8, [sp, #20]
  402954:	stur	w8, [x29, #-12]
  402958:	ldrh	w8, [sp, #22]
  40295c:	cmp	w8, #0x0
  402960:	cset	w8, le
  402964:	tbnz	w8, #0, 402970 <setlocale@plt+0xd10>
  402968:	ldrh	w8, [sp, #22]
  40296c:	stur	w8, [x29, #-16]
  402970:	ldur	w8, [x29, #-12]
  402974:	cmp	w8, #0x0
  402978:	cset	w8, le
  40297c:	tbnz	w8, #0, 402990 <setlocale@plt+0xd30>
  402980:	ldur	w8, [x29, #-12]
  402984:	ldr	x9, [sp, #8]
  402988:	str	w8, [x9]
  40298c:	b	4029e0 <setlocale@plt+0xd80>
  402990:	adrp	x0, 420000 <winch@@Base+0xe04>
  402994:	add	x0, x0, #0xdf0
  402998:	bl	40d610 <clear@@Base+0x9ad0>
  40299c:	stur	x0, [x29, #-8]
  4029a0:	cbz	x0, 4029b8 <setlocale@plt+0xd58>
  4029a4:	ldur	x0, [x29, #-8]
  4029a8:	bl	401910 <atoi@plt>
  4029ac:	ldr	x8, [sp, #8]
  4029b0:	str	w0, [x8]
  4029b4:	b	4029e0 <setlocale@plt+0xd80>
  4029b8:	adrp	x0, 420000 <winch@@Base+0xe04>
  4029bc:	add	x0, x0, #0xdf6
  4029c0:	bl	402a9c <setlocale@plt+0xe3c>
  4029c4:	stur	w0, [x29, #-20]
  4029c8:	cmp	w0, #0x0
  4029cc:	cset	w8, le
  4029d0:	tbnz	w8, #0, 4029e0 <setlocale@plt+0xd80>
  4029d4:	ldur	w8, [x29, #-20]
  4029d8:	ldr	x9, [sp, #8]
  4029dc:	str	w8, [x9]
  4029e0:	ldr	x8, [sp, #8]
  4029e4:	ldr	w9, [x8]
  4029e8:	cmp	w9, #0x0
  4029ec:	cset	w9, gt
  4029f0:	tbnz	w9, #0, 402a00 <setlocale@plt+0xda0>
  4029f4:	mov	w8, #0x18                  	// #24
  4029f8:	ldr	x9, [sp, #8]
  4029fc:	str	w8, [x9]
  402a00:	ldur	w8, [x29, #-16]
  402a04:	cmp	w8, #0x0
  402a08:	cset	w8, le
  402a0c:	tbnz	w8, #0, 402a20 <setlocale@plt+0xdc0>
  402a10:	ldur	w8, [x29, #-16]
  402a14:	ldr	x9, [sp]
  402a18:	str	w8, [x9]
  402a1c:	b	402a70 <setlocale@plt+0xe10>
  402a20:	adrp	x0, 420000 <winch@@Base+0xe04>
  402a24:	add	x0, x0, #0xdf9
  402a28:	bl	40d610 <clear@@Base+0x9ad0>
  402a2c:	stur	x0, [x29, #-8]
  402a30:	cbz	x0, 402a48 <setlocale@plt+0xde8>
  402a34:	ldur	x0, [x29, #-8]
  402a38:	bl	401910 <atoi@plt>
  402a3c:	ldr	x8, [sp]
  402a40:	str	w0, [x8]
  402a44:	b	402a70 <setlocale@plt+0xe10>
  402a48:	adrp	x0, 420000 <winch@@Base+0xe04>
  402a4c:	add	x0, x0, #0xe01
  402a50:	bl	402a9c <setlocale@plt+0xe3c>
  402a54:	stur	w0, [x29, #-20]
  402a58:	cmp	w0, #0x0
  402a5c:	cset	w8, le
  402a60:	tbnz	w8, #0, 402a70 <setlocale@plt+0xe10>
  402a64:	ldur	w8, [x29, #-20]
  402a68:	ldr	x9, [sp]
  402a6c:	str	w8, [x9]
  402a70:	ldr	x8, [sp]
  402a74:	ldr	w9, [x8]
  402a78:	cmp	w9, #0x0
  402a7c:	cset	w9, gt
  402a80:	tbnz	w9, #0, 402a90 <setlocale@plt+0xe30>
  402a84:	mov	w8, #0x50                  	// #80
  402a88:	ldr	x9, [sp]
  402a8c:	str	w8, [x9]
  402a90:	ldp	x29, x30, [sp, #48]
  402a94:	add	sp, sp, #0x40
  402a98:	ret
  402a9c:	sub	sp, sp, #0x30
  402aa0:	stp	x29, x30, [sp, #32]
  402aa4:	add	x29, sp, #0x20
  402aa8:	str	x0, [sp, #16]
  402aac:	ldr	x0, [sp, #16]
  402ab0:	bl	403f78 <clear@@Base+0x438>
  402ab4:	str	x0, [sp, #8]
  402ab8:	cbz	x0, 402acc <setlocale@plt+0xe6c>
  402abc:	ldr	x0, [sp, #8]
  402ac0:	bl	401910 <atoi@plt>
  402ac4:	stur	w0, [x29, #-4]
  402ac8:	b	402af4 <setlocale@plt+0xe94>
  402acc:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  402ad0:	add	x8, x8, #0xd1c
  402ad4:	ldr	w9, [x8]
  402ad8:	cbz	w9, 402ae8 <setlocale@plt+0xe88>
  402adc:	mov	w8, #0xffffffff            	// #-1
  402ae0:	stur	w8, [x29, #-4]
  402ae4:	b	402af4 <setlocale@plt+0xe94>
  402ae8:	ldr	x0, [sp, #16]
  402aec:	bl	401a20 <tgetnum@plt>
  402af0:	stur	w0, [x29, #-4]
  402af4:	ldur	w0, [x29, #-4]
  402af8:	ldp	x29, x30, [sp, #32]
  402afc:	add	sp, sp, #0x30
  402b00:	ret
  402b04:	sub	sp, sp, #0x40
  402b08:	stp	x29, x30, [sp, #48]
  402b0c:	add	x29, sp, #0x30
  402b10:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  402b14:	add	x8, x8, #0x8f4
  402b18:	stur	w0, [x29, #-12]
  402b1c:	str	x8, [sp, #16]
  402b20:	ldur	w9, [x29, #-12]
  402b24:	subs	w9, w9, #0x1
  402b28:	mov	w10, w9
  402b2c:	ubfx	x10, x10, #0, #32
  402b30:	cmp	x10, #0x27
  402b34:	str	x8, [sp, #8]
  402b38:	str	x10, [sp]
  402b3c:	b.hi	402c6c <setlocale@plt+0x100c>  // b.pmore
  402b40:	adrp	x8, 420000 <winch@@Base+0xe04>
  402b44:	add	x8, x8, #0xd50
  402b48:	ldr	x11, [sp]
  402b4c:	ldrsw	x10, [x8, x11, lsl #2]
  402b50:	add	x9, x8, x10
  402b54:	br	x9
  402b58:	adrp	x0, 420000 <winch@@Base+0xe04>
  402b5c:	add	x0, x0, #0xe04
  402b60:	add	x1, sp, #0x10
  402b64:	bl	402c90 <setlocale@plt+0x1030>
  402b68:	str	x0, [sp, #24]
  402b6c:	b	402c78 <setlocale@plt+0x1018>
  402b70:	adrp	x0, 420000 <winch@@Base+0xe04>
  402b74:	add	x0, x0, #0xe07
  402b78:	add	x1, sp, #0x10
  402b7c:	bl	402c90 <setlocale@plt+0x1030>
  402b80:	str	x0, [sp, #24]
  402b84:	b	402c78 <setlocale@plt+0x1018>
  402b88:	adrp	x0, 420000 <winch@@Base+0xe04>
  402b8c:	add	x0, x0, #0xe0a
  402b90:	add	x1, sp, #0x10
  402b94:	bl	402c90 <setlocale@plt+0x1030>
  402b98:	str	x0, [sp, #24]
  402b9c:	b	402c78 <setlocale@plt+0x1018>
  402ba0:	adrp	x0, 420000 <winch@@Base+0xe04>
  402ba4:	add	x0, x0, #0xe0d
  402ba8:	add	x1, sp, #0x10
  402bac:	bl	402c90 <setlocale@plt+0x1030>
  402bb0:	str	x0, [sp, #24]
  402bb4:	b	402c78 <setlocale@plt+0x1018>
  402bb8:	adrp	x0, 420000 <winch@@Base+0xe04>
  402bbc:	add	x0, x0, #0xe10
  402bc0:	add	x1, sp, #0x10
  402bc4:	bl	402c90 <setlocale@plt+0x1030>
  402bc8:	str	x0, [sp, #24]
  402bcc:	b	402c78 <setlocale@plt+0x1018>
  402bd0:	adrp	x0, 420000 <winch@@Base+0xe04>
  402bd4:	add	x0, x0, #0xe13
  402bd8:	add	x1, sp, #0x10
  402bdc:	bl	402c90 <setlocale@plt+0x1030>
  402be0:	str	x0, [sp, #24]
  402be4:	b	402c78 <setlocale@plt+0x1018>
  402be8:	adrp	x0, 420000 <winch@@Base+0xe04>
  402bec:	add	x0, x0, #0xe16
  402bf0:	add	x1, sp, #0x10
  402bf4:	bl	402c90 <setlocale@plt+0x1030>
  402bf8:	str	x0, [sp, #24]
  402bfc:	b	402c78 <setlocale@plt+0x1018>
  402c00:	adrp	x0, 420000 <winch@@Base+0xe04>
  402c04:	add	x0, x0, #0xe19
  402c08:	add	x1, sp, #0x10
  402c0c:	bl	402c90 <setlocale@plt+0x1030>
  402c10:	str	x0, [sp, #24]
  402c14:	b	402c78 <setlocale@plt+0x1018>
  402c18:	adrp	x0, 420000 <winch@@Base+0xe04>
  402c1c:	add	x0, x0, #0xe1c
  402c20:	add	x1, sp, #0x10
  402c24:	bl	402c90 <setlocale@plt+0x1030>
  402c28:	str	x0, [sp, #24]
  402c2c:	ldr	x8, [sp, #24]
  402c30:	cbnz	x8, 402c4c <setlocale@plt+0xfec>
  402c34:	mov	w8, #0x7f                  	// #127
  402c38:	ldr	x9, [sp, #8]
  402c3c:	strb	w8, [x9]
  402c40:	mov	w8, #0x0                   	// #0
  402c44:	strb	w8, [x9, #1]
  402c48:	str	x9, [sp, #24]
  402c4c:	b	402c78 <setlocale@plt+0x1018>
  402c50:	mov	w8, #0xb                   	// #11
  402c54:	ldr	x9, [sp, #8]
  402c58:	strb	w8, [x9]
  402c5c:	mov	w8, #0x0                   	// #0
  402c60:	strb	w8, [x9, #1]
  402c64:	str	x9, [sp, #24]
  402c68:	b	402c78 <setlocale@plt+0x1018>
  402c6c:	mov	x8, xzr
  402c70:	stur	x8, [x29, #-8]
  402c74:	b	402c80 <setlocale@plt+0x1020>
  402c78:	ldr	x8, [sp, #24]
  402c7c:	stur	x8, [x29, #-8]
  402c80:	ldur	x0, [x29, #-8]
  402c84:	ldp	x29, x30, [sp, #48]
  402c88:	add	sp, sp, #0x40
  402c8c:	ret
  402c90:	sub	sp, sp, #0x30
  402c94:	stp	x29, x30, [sp, #32]
  402c98:	add	x29, sp, #0x20
  402c9c:	str	x0, [sp, #16]
  402ca0:	str	x1, [sp, #8]
  402ca4:	ldr	x0, [sp, #16]
  402ca8:	bl	403f78 <clear@@Base+0x438>
  402cac:	str	x0, [sp]
  402cb0:	cbz	x0, 402cc0 <setlocale@plt+0x1060>
  402cb4:	ldr	x8, [sp]
  402cb8:	stur	x8, [x29, #-8]
  402cbc:	b	402cec <setlocale@plt+0x108c>
  402cc0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  402cc4:	add	x8, x8, #0xd1c
  402cc8:	ldr	w9, [x8]
  402ccc:	cbz	w9, 402cdc <setlocale@plt+0x107c>
  402cd0:	mov	x8, xzr
  402cd4:	stur	x8, [x29, #-8]
  402cd8:	b	402cec <setlocale@plt+0x108c>
  402cdc:	ldr	x0, [sp, #16]
  402ce0:	ldr	x1, [sp, #8]
  402ce4:	bl	401b40 <tgetstr@plt>
  402ce8:	stur	x0, [x29, #-8]
  402cec:	ldur	x0, [x29, #-8]
  402cf0:	ldp	x29, x30, [sp, #32]
  402cf4:	add	sp, sp, #0x30
  402cf8:	ret
  402cfc:	stp	x29, x30, [sp, #-80]!
  402d00:	str	x28, [sp, #16]
  402d04:	stp	x24, x23, [sp, #32]
  402d08:	stp	x22, x21, [sp, #48]
  402d0c:	stp	x20, x19, [sp, #64]
  402d10:	mov	x29, sp
  402d14:	sub	sp, sp, #0x920
  402d18:	adrp	x0, 420000 <winch@@Base+0xe04>
  402d1c:	add	x0, x0, #0xe1f
  402d20:	adrp	x8, 438000 <winch@@Base+0x18e04>
  402d24:	add	x8, x8, #0x274
  402d28:	adrp	x9, 420000 <winch@@Base+0xe04>
  402d2c:	add	x9, x9, #0xe32
  402d30:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  402d34:	add	x10, x10, #0xd1c
  402d38:	mov	w11, #0x1                   	// #1
  402d3c:	adrp	x12, 440000 <PC+0x4798>
  402d40:	add	x12, x12, #0x1ac
  402d44:	adrp	x13, 43b000 <winch@@Base+0x1be04>
  402d48:	add	x13, x13, #0xd20
  402d4c:	adrp	x14, 43b000 <winch@@Base+0x1be04>
  402d50:	add	x14, x14, #0xd28
  402d54:	adrp	x15, 420000 <winch@@Base+0xe04>
  402d58:	add	x15, x15, #0xeab
  402d5c:	adrp	x16, 43b000 <winch@@Base+0x1be04>
  402d60:	add	x16, x16, #0xd30
  402d64:	adrp	x17, 43b000 <winch@@Base+0x1be04>
  402d68:	add	x17, x17, #0xd38
  402d6c:	adrp	x18, 43b000 <winch@@Base+0x1be04>
  402d70:	add	x18, x18, #0xd40
  402d74:	adrp	x1, 43b000 <winch@@Base+0x1be04>
  402d78:	add	x1, x1, #0xd48
  402d7c:	adrp	x2, 43b000 <winch@@Base+0x1be04>
  402d80:	add	x2, x2, #0xd50
  402d84:	adrp	x3, 43b000 <winch@@Base+0x1be04>
  402d88:	add	x3, x3, #0xd58
  402d8c:	adrp	x4, 43b000 <winch@@Base+0x1be04>
  402d90:	add	x4, x4, #0x8a0
  402d94:	adrp	x5, 43b000 <winch@@Base+0x1be04>
  402d98:	add	x5, x5, #0xd60
  402d9c:	adrp	x6, 43b000 <winch@@Base+0x1be04>
  402da0:	add	x6, x6, #0xd68
  402da4:	adrp	x7, 43b000 <winch@@Base+0x1be04>
  402da8:	add	x7, x7, #0xd70
  402dac:	adrp	x19, 43b000 <winch@@Base+0x1be04>
  402db0:	add	x19, x19, #0xd78
  402db4:	adrp	x20, 43b000 <winch@@Base+0x1be04>
  402db8:	add	x20, x20, #0xd80
  402dbc:	adrp	x21, 43b000 <winch@@Base+0x1be04>
  402dc0:	add	x21, x21, #0xdb8
  402dc4:	adrp	x22, 43b000 <winch@@Base+0x1be04>
  402dc8:	add	x22, x22, #0xdc0
  402dcc:	adrp	x23, 43b000 <winch@@Base+0x1be04>
  402dd0:	add	x23, x23, #0xdd8
  402dd4:	adrp	x24, 43b000 <winch@@Base+0x1be04>
  402dd8:	add	x24, x24, #0xde0
  402ddc:	str	x8, [sp, #248]
  402de0:	str	x9, [sp, #240]
  402de4:	str	x10, [sp, #232]
  402de8:	str	w11, [sp, #228]
  402dec:	str	x12, [sp, #216]
  402df0:	str	x13, [sp, #208]
  402df4:	str	x14, [sp, #200]
  402df8:	str	x15, [sp, #192]
  402dfc:	str	x16, [sp, #184]
  402e00:	str	x17, [sp, #176]
  402e04:	str	x18, [sp, #168]
  402e08:	str	x1, [sp, #160]
  402e0c:	str	x2, [sp, #152]
  402e10:	str	x3, [sp, #144]
  402e14:	str	x4, [sp, #136]
  402e18:	str	x5, [sp, #128]
  402e1c:	str	x6, [sp, #120]
  402e20:	str	x7, [sp, #112]
  402e24:	str	x19, [sp, #104]
  402e28:	str	x20, [sp, #96]
  402e2c:	str	x21, [sp, #88]
  402e30:	str	x22, [sp, #80]
  402e34:	str	x23, [sp, #72]
  402e38:	str	x24, [sp, #64]
  402e3c:	bl	40d610 <clear@@Base+0x9ad0>
  402e40:	bl	40d6cc <clear@@Base+0x9b8c>
  402e44:	cmp	w0, #0x0
  402e48:	cset	w11, ne  // ne = any
  402e4c:	ldr	w0, [sp, #228]
  402e50:	eor	w11, w11, w0
  402e54:	and	w11, w11, #0x1
  402e58:	ldr	x8, [sp, #248]
  402e5c:	str	w11, [x8]
  402e60:	ldr	x0, [sp, #240]
  402e64:	bl	40d610 <clear@@Base+0x9ad0>
  402e68:	stur	x0, [x29, #-32]
  402e6c:	cbnz	x0, 402e7c <setlocale@plt+0x121c>
  402e70:	adrp	x8, 420000 <winch@@Base+0xe04>
  402e74:	add	x8, x8, #0xe37
  402e78:	stur	x8, [x29, #-32]
  402e7c:	ldr	x8, [sp, #232]
  402e80:	str	wzr, [x8]
  402e84:	ldur	x1, [x29, #-32]
  402e88:	add	x0, sp, #0x100
  402e8c:	bl	401a00 <tgetent@plt>
  402e90:	cmp	w0, #0x1
  402e94:	b.eq	402ea4 <setlocale@plt+0x1244>  // b.none
  402e98:	mov	w8, #0x1                   	// #1
  402e9c:	ldr	x9, [sp, #232]
  402ea0:	str	w8, [x9]
  402ea4:	adrp	x0, 420000 <winch@@Base+0xe04>
  402ea8:	add	x0, x0, #0xe3f
  402eac:	bl	4036a4 <setlocale@plt+0x1a44>
  402eb0:	cbz	w0, 402ec0 <setlocale@plt+0x1260>
  402eb4:	mov	w8, #0x1                   	// #1
  402eb8:	ldr	x9, [sp, #232]
  402ebc:	str	w8, [x9]
  402ec0:	bl	402900 <setlocale@plt+0xca0>
  402ec4:	bl	41b670 <error@@Base+0xbec>
  402ec8:	adrp	x0, 420000 <winch@@Base+0xe04>
  402ecc:	add	x0, x0, #0xe42
  402ed0:	bl	4036a4 <setlocale@plt+0x1a44>
  402ed4:	adrp	x8, 440000 <PC+0x4798>
  402ed8:	add	x8, x8, #0x1d4
  402edc:	str	w0, [x8]
  402ee0:	adrp	x0, 420000 <winch@@Base+0xe04>
  402ee4:	add	x0, x0, #0xe45
  402ee8:	bl	4036a4 <setlocale@plt+0x1a44>
  402eec:	adrp	x8, 440000 <PC+0x4798>
  402ef0:	add	x8, x8, #0x1a4
  402ef4:	str	w0, [x8]
  402ef8:	adrp	x0, 420000 <winch@@Base+0xe04>
  402efc:	add	x0, x0, #0xe48
  402f00:	bl	4036a4 <setlocale@plt+0x1a44>
  402f04:	adrp	x8, 440000 <PC+0x4798>
  402f08:	add	x8, x8, #0x1a8
  402f0c:	str	w0, [x8]
  402f10:	adrp	x0, 420000 <winch@@Base+0xe04>
  402f14:	add	x0, x0, #0xe4b
  402f18:	bl	4036a4 <setlocale@plt+0x1a44>
  402f1c:	adrp	x8, 440000 <PC+0x4798>
  402f20:	add	x8, x8, #0x1d0
  402f24:	str	w0, [x8]
  402f28:	adrp	x0, 421000 <winch@@Base+0x1e04>
  402f2c:	add	x0, x0, #0xd24
  402f30:	bl	4036a4 <setlocale@plt+0x1a44>
  402f34:	adrp	x8, 440000 <PC+0x4798>
  402f38:	add	x8, x8, #0x1e4
  402f3c:	str	w0, [x8]
  402f40:	adrp	x0, 420000 <winch@@Base+0xe04>
  402f44:	add	x0, x0, #0xe4e
  402f48:	bl	402a9c <setlocale@plt+0xe3c>
  402f4c:	ldr	x8, [sp, #216]
  402f50:	str	w0, [x8]
  402f54:	cmp	w0, #0x0
  402f58:	cset	w9, ge  // ge = tcont
  402f5c:	tbnz	w9, #0, 402f68 <setlocale@plt+0x1308>
  402f60:	ldr	x8, [sp, #216]
  402f64:	str	wzr, [x8]
  402f68:	ldr	x8, [sp, #216]
  402f6c:	ldr	w9, [x8]
  402f70:	adrp	x10, 440000 <PC+0x4798>
  402f74:	add	x10, x10, #0x1c8
  402f78:	str	w9, [x10]
  402f7c:	ldr	w9, [x8]
  402f80:	adrp	x10, 440000 <PC+0x4798>
  402f84:	add	x10, x10, #0x1bc
  402f88:	str	w9, [x10]
  402f8c:	adrp	x10, 440000 <PC+0x4798>
  402f90:	add	x10, x10, #0x1e8
  402f94:	str	w9, [x10]
  402f98:	ldr	w9, [x8]
  402f9c:	adrp	x10, 440000 <PC+0x4798>
  402fa0:	add	x10, x10, #0x1e0
  402fa4:	str	w9, [x10]
  402fa8:	adrp	x10, 440000 <PC+0x4798>
  402fac:	add	x10, x10, #0x1ec
  402fb0:	str	w9, [x10]
  402fb4:	ldr	w9, [x8]
  402fb8:	adrp	x10, 440000 <PC+0x4798>
  402fbc:	add	x10, x10, #0x1c0
  402fc0:	str	w9, [x10]
  402fc4:	adrp	x10, 440000 <PC+0x4798>
  402fc8:	add	x10, x10, #0x1dc
  402fcc:	str	w9, [x10]
  402fd0:	ldr	w9, [x8]
  402fd4:	cmp	w9, #0x0
  402fd8:	cset	w9, gt
  402fdc:	tbnz	w9, #0, 402ff8 <setlocale@plt+0x1398>
  402fe0:	adrp	x8, 440000 <PC+0x4798>
  402fe4:	add	x8, x8, #0x1c8
  402fe8:	ldr	w9, [x8]
  402fec:	cmp	w9, #0x0
  402ff0:	cset	w9, le
  402ff4:	tbnz	w9, #0, 403004 <setlocale@plt+0x13a4>
  402ff8:	adrp	x8, 440000 <PC+0x4798>
  402ffc:	add	x8, x8, #0x2b4
  403000:	str	wzr, [x8]
  403004:	sub	x1, x29, #0x8
  403008:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40300c:	add	x8, x8, #0x91c
  403010:	stur	x8, [x29, #-8]
  403014:	adrp	x0, 420000 <winch@@Base+0xe04>
  403018:	add	x0, x0, #0xe51
  40301c:	bl	402c90 <setlocale@plt+0x1030>
  403020:	ldr	x8, [sp, #208]
  403024:	str	x0, [x8]
  403028:	ldr	x9, [x8]
  40302c:	cbz	x9, 403048 <setlocale@plt+0x13e8>
  403030:	ldr	x8, [sp, #208]
  403034:	ldr	x9, [x8]
  403038:	ldrb	w10, [x9]
  40303c:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  403040:	add	x9, x9, #0x868
  403044:	strb	w10, [x9]
  403048:	adrp	x0, 426000 <winch@@Base+0x6e04>
  40304c:	add	x0, x0, #0x8f3
  403050:	sub	x1, x29, #0x8
  403054:	bl	402c90 <setlocale@plt+0x1030>
  403058:	ldr	x8, [sp, #200]
  40305c:	str	x0, [x8]
  403060:	ldr	x9, [x8]
  403064:	cbnz	x9, 403074 <setlocale@plt+0x1414>
  403068:	ldr	x8, [sp, #192]
  40306c:	ldr	x9, [sp, #200]
  403070:	str	x8, [x9]
  403074:	adrp	x0, 426000 <winch@@Base+0x6e04>
  403078:	add	x0, x0, #0x2eb
  40307c:	sub	x1, x29, #0x8
  403080:	bl	402c90 <setlocale@plt+0x1030>
  403084:	ldr	x8, [sp, #184]
  403088:	str	x0, [x8]
  40308c:	ldr	x9, [x8]
  403090:	cbnz	x9, 4030a0 <setlocale@plt+0x1440>
  403094:	ldr	x8, [sp, #192]
  403098:	ldr	x9, [sp, #184]
  40309c:	str	x8, [x9]
  4030a0:	adrp	x0, 420000 <winch@@Base+0xe04>
  4030a4:	add	x0, x0, #0xe54
  4030a8:	sub	x8, x29, #0x8
  4030ac:	mov	x1, x8
  4030b0:	str	x8, [sp, #56]
  4030b4:	bl	402c90 <setlocale@plt+0x1030>
  4030b8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4030bc:	add	x8, x8, #0x8a8
  4030c0:	str	x0, [x8]
  4030c4:	adrp	x0, 420000 <winch@@Base+0xe04>
  4030c8:	add	x0, x0, #0xe57
  4030cc:	ldr	x1, [sp, #56]
  4030d0:	bl	402c90 <setlocale@plt+0x1030>
  4030d4:	ldr	x8, [sp, #176]
  4030d8:	str	x0, [x8]
  4030dc:	ldr	x9, [x8]
  4030e0:	cbnz	x9, 4030f4 <setlocale@plt+0x1494>
  4030e4:	adrp	x8, 420000 <winch@@Base+0xe04>
  4030e8:	add	x8, x8, #0xe63
  4030ec:	ldr	x9, [sp, #176]
  4030f0:	str	x8, [x9]
  4030f4:	adrp	x0, 420000 <winch@@Base+0xe04>
  4030f8:	add	x0, x0, #0xe74
  4030fc:	sub	x1, x29, #0x8
  403100:	bl	402c90 <setlocale@plt+0x1030>
  403104:	ldr	x8, [sp, #168]
  403108:	str	x0, [x8]
  40310c:	ldr	x9, [x8]
  403110:	cbnz	x9, 403124 <setlocale@plt+0x14c4>
  403114:	adrp	x8, 420000 <winch@@Base+0xe04>
  403118:	add	x8, x8, #0xe7e
  40311c:	ldr	x9, [sp, #168]
  403120:	str	x8, [x9]
  403124:	adrp	x0, 420000 <winch@@Base+0xe04>
  403128:	add	x0, x0, #0xe8f
  40312c:	sub	x1, x29, #0x8
  403130:	bl	402c90 <setlocale@plt+0x1030>
  403134:	ldr	x8, [sp, #160]
  403138:	str	x0, [x8]
  40313c:	ldr	x9, [x8]
  403140:	cbnz	x9, 403150 <setlocale@plt+0x14f0>
  403144:	ldr	x8, [sp, #192]
  403148:	ldr	x9, [sp, #160]
  40314c:	str	x8, [x9]
  403150:	adrp	x0, 420000 <winch@@Base+0xe04>
  403154:	add	x0, x0, #0xf9f
  403158:	sub	x1, x29, #0x8
  40315c:	bl	402c90 <setlocale@plt+0x1030>
  403160:	ldr	x8, [sp, #152]
  403164:	str	x0, [x8]
  403168:	ldr	x9, [x8]
  40316c:	cbnz	x9, 40317c <setlocale@plt+0x151c>
  403170:	ldr	x8, [sp, #192]
  403174:	ldr	x9, [sp, #152]
  403178:	str	x8, [x9]
  40317c:	adrp	x0, 426000 <winch@@Base+0x6e04>
  403180:	add	x0, x0, #0x743
  403184:	sub	x1, x29, #0x8
  403188:	bl	402c90 <setlocale@plt+0x1030>
  40318c:	ldr	x8, [sp, #144]
  403190:	str	x0, [x8]
  403194:	ldr	x9, [x8]
  403198:	cbz	x9, 4031ac <setlocale@plt+0x154c>
  40319c:	ldr	x8, [sp, #144]
  4031a0:	ldr	x9, [x8]
  4031a4:	ldrb	w10, [x9]
  4031a8:	cbnz	w10, 4031c4 <setlocale@plt+0x1564>
  4031ac:	mov	w8, #0x1                   	// #1
  4031b0:	ldr	x9, [sp, #136]
  4031b4:	str	w8, [x9]
  4031b8:	ldr	x10, [sp, #192]
  4031bc:	ldr	x11, [sp, #144]
  4031c0:	str	x10, [x11]
  4031c4:	adrp	x0, 420000 <winch@@Base+0xe04>
  4031c8:	add	x0, x0, #0xe92
  4031cc:	sub	x1, x29, #0x8
  4031d0:	bl	402c90 <setlocale@plt+0x1030>
  4031d4:	ldr	x8, [sp, #128]
  4031d8:	str	x0, [x8]
  4031dc:	adrp	x9, 440000 <PC+0x4798>
  4031e0:	add	x9, x9, #0x1d0
  4031e4:	ldr	w10, [x9]
  4031e8:	cbz	w10, 403220 <setlocale@plt+0x15c0>
  4031ec:	ldr	x8, [sp, #128]
  4031f0:	ldr	x9, [x8]
  4031f4:	cbz	x9, 403208 <setlocale@plt+0x15a8>
  4031f8:	ldr	x8, [sp, #128]
  4031fc:	ldr	x9, [x8]
  403200:	ldrb	w10, [x9]
  403204:	cbnz	w10, 403220 <setlocale@plt+0x15c0>
  403208:	mov	w8, #0x1                   	// #1
  40320c:	ldr	x9, [sp, #136]
  403210:	str	w8, [x9]
  403214:	ldr	x10, [sp, #192]
  403218:	ldr	x11, [sp, #128]
  40321c:	str	x10, [x11]
  403220:	adrp	x0, 420000 <winch@@Base+0xe04>
  403224:	add	x0, x0, #0xe95
  403228:	sub	x1, x29, #0x8
  40322c:	bl	402c90 <setlocale@plt+0x1030>
  403230:	ldr	x8, [sp, #120]
  403234:	str	x0, [x8]
  403238:	ldr	x9, [x8]
  40323c:	cbz	x9, 403250 <setlocale@plt+0x15f0>
  403240:	ldr	x8, [sp, #120]
  403244:	ldr	x9, [x8]
  403248:	ldrb	w10, [x9]
  40324c:	cbnz	w10, 40326c <setlocale@plt+0x160c>
  403250:	mov	w8, #0x1                   	// #1
  403254:	ldr	x9, [sp, #136]
  403258:	str	w8, [x9]
  40325c:	adrp	x10, 425000 <winch@@Base+0x5e04>
  403260:	add	x10, x10, #0x7ed
  403264:	ldr	x11, [sp, #120]
  403268:	str	x10, [x11]
  40326c:	adrp	x0, 420000 <winch@@Base+0xe04>
  403270:	add	x0, x0, #0xe98
  403274:	sub	x1, x29, #0x8
  403278:	bl	402c90 <setlocale@plt+0x1030>
  40327c:	ldr	x8, [sp, #112]
  403280:	str	x0, [x8]
  403284:	ldr	x9, [x8]
  403288:	cbz	x9, 40329c <setlocale@plt+0x163c>
  40328c:	ldr	x8, [sp, #112]
  403290:	ldr	x9, [x8]
  403294:	ldrb	w10, [x9]
  403298:	cbnz	w10, 4032b8 <setlocale@plt+0x1658>
  40329c:	ldr	x8, [sp, #192]
  4032a0:	ldr	x9, [sp, #112]
  4032a4:	str	x8, [x9]
  4032a8:	adrp	x10, 440000 <PC+0x4798>
  4032ac:	add	x10, x10, #0x1d8
  4032b0:	str	wzr, [x10]
  4032b4:	b	4032c8 <setlocale@plt+0x1668>
  4032b8:	adrp	x8, 440000 <PC+0x4798>
  4032bc:	add	x8, x8, #0x1d8
  4032c0:	mov	w9, #0x1                   	// #1
  4032c4:	str	w9, [x8]
  4032c8:	adrp	x0, 420000 <winch@@Base+0xe04>
  4032cc:	add	x0, x0, #0xe9b
  4032d0:	adrp	x1, 426000 <winch@@Base+0x6e04>
  4032d4:	add	x1, x1, #0x780
  4032d8:	ldr	x2, [sp, #104]
  4032dc:	ldr	x3, [sp, #96]
  4032e0:	ldr	x4, [sp, #192]
  4032e4:	ldr	x5, [sp, #192]
  4032e8:	sub	x8, x29, #0x8
  4032ec:	mov	x6, x8
  4032f0:	str	x8, [sp, #48]
  4032f4:	bl	4041f4 <clear@@Base+0x6b4>
  4032f8:	ldr	x8, [sp, #104]
  4032fc:	ldr	x4, [x8]
  403300:	ldr	x9, [sp, #96]
  403304:	ldr	x5, [x9]
  403308:	adrp	x0, 420000 <winch@@Base+0xe04>
  40330c:	add	x0, x0, #0xe9e
  403310:	adrp	x1, 420000 <winch@@Base+0xe04>
  403314:	add	x1, x1, #0xea1
  403318:	adrp	x2, 43b000 <winch@@Base+0x1be04>
  40331c:	add	x2, x2, #0xd88
  403320:	adrp	x3, 43b000 <winch@@Base+0x1be04>
  403324:	add	x3, x3, #0xd90
  403328:	ldr	x6, [sp, #48]
  40332c:	bl	4041f4 <clear@@Base+0x6b4>
  403330:	ldr	x8, [sp, #104]
  403334:	ldr	x4, [x8]
  403338:	ldr	x9, [sp, #96]
  40333c:	ldr	x5, [x9]
  403340:	adrp	x0, 420000 <winch@@Base+0xe04>
  403344:	add	x0, x0, #0xea4
  403348:	adrp	x10, 426000 <winch@@Base+0x6e04>
  40334c:	add	x10, x10, #0x564
  403350:	mov	x1, x10
  403354:	adrp	x2, 43b000 <winch@@Base+0x1be04>
  403358:	add	x2, x2, #0xd98
  40335c:	adrp	x3, 43b000 <winch@@Base+0x1be04>
  403360:	add	x3, x3, #0xda0
  403364:	ldr	x6, [sp, #48]
  403368:	str	x10, [sp, #40]
  40336c:	bl	4041f4 <clear@@Base+0x6b4>
  403370:	ldr	x8, [sp, #104]
  403374:	ldr	x4, [x8]
  403378:	ldr	x9, [sp, #96]
  40337c:	ldr	x5, [x9]
  403380:	adrp	x0, 426000 <winch@@Base+0x6e04>
  403384:	add	x0, x0, #0x731
  403388:	ldr	x1, [sp, #40]
  40338c:	adrp	x2, 43b000 <winch@@Base+0x1be04>
  403390:	add	x2, x2, #0xda8
  403394:	adrp	x3, 43b000 <winch@@Base+0x1be04>
  403398:	add	x3, x3, #0xdb0
  40339c:	ldr	x6, [sp, #48]
  4033a0:	bl	4041f4 <clear@@Base+0x6b4>
  4033a4:	adrp	x0, 420000 <winch@@Base+0xe04>
  4033a8:	add	x0, x0, #0xea7
  4033ac:	ldr	x1, [sp, #48]
  4033b0:	bl	402c90 <setlocale@plt+0x1030>
  4033b4:	ldr	x8, [sp, #88]
  4033b8:	str	x0, [x8]
  4033bc:	ldr	x9, [x8]
  4033c0:	cbnz	x9, 4033d0 <setlocale@plt+0x1770>
  4033c4:	ldr	x8, [sp, #192]
  4033c8:	ldr	x9, [sp, #88]
  4033cc:	str	x8, [x9]
  4033d0:	adrp	x0, 426000 <winch@@Base+0x6e04>
  4033d4:	add	x0, x0, #0x864
  4033d8:	bl	4036a4 <setlocale@plt+0x1a44>
  4033dc:	cbz	w0, 4033f4 <setlocale@plt+0x1794>
  4033e0:	adrp	x8, 420000 <winch@@Base+0xe04>
  4033e4:	add	x8, x8, #0xeaa
  4033e8:	ldr	x9, [sp, #80]
  4033ec:	str	x8, [x9]
  4033f0:	b	403434 <setlocale@plt+0x17d4>
  4033f4:	adrp	x0, 420000 <winch@@Base+0xe04>
  4033f8:	add	x0, x0, #0xeac
  4033fc:	sub	x1, x29, #0x8
  403400:	bl	402c90 <setlocale@plt+0x1030>
  403404:	ldr	x8, [sp, #80]
  403408:	str	x0, [x8]
  40340c:	ldr	x9, [x8]
  403410:	cbz	x9, 403424 <setlocale@plt+0x17c4>
  403414:	ldr	x8, [sp, #80]
  403418:	ldr	x9, [x8]
  40341c:	ldrb	w10, [x9]
  403420:	cbnz	w10, 403434 <setlocale@plt+0x17d4>
  403424:	adrp	x8, 420000 <winch@@Base+0xe04>
  403428:	add	x8, x8, #0xeaa
  40342c:	ldr	x9, [sp, #80]
  403430:	str	x8, [x9]
  403434:	adrp	x0, 422000 <winch@@Base+0x2e04>
  403438:	add	x0, x0, #0x1af
  40343c:	sub	x1, x29, #0x8
  403440:	bl	402c90 <setlocale@plt+0x1030>
  403444:	stur	x0, [x29, #-16]
  403448:	ldur	x8, [x29, #-16]
  40344c:	cbnz	x8, 403458 <setlocale@plt+0x17f8>
  403450:	ldr	x8, [sp, #192]
  403454:	stur	x8, [x29, #-16]
  403458:	ldr	x8, [sp, #112]
  40345c:	ldr	x9, [x8]
  403460:	ldrb	w10, [x9]
  403464:	cbnz	w10, 403474 <setlocale@plt+0x1814>
  403468:	ldr	x8, [sp, #192]
  40346c:	stur	x8, [x29, #-24]
  403470:	b	4034d0 <setlocale@plt+0x1870>
  403474:	ldur	x0, [x29, #-8]
  403478:	ldr	x8, [sp, #112]
  40347c:	ldr	x9, [x8]
  403480:	str	x0, [sp, #32]
  403484:	mov	x0, x9
  403488:	mov	w10, wzr
  40348c:	mov	w1, w10
  403490:	mov	w2, w10
  403494:	bl	401890 <tgoto@plt>
  403498:	ldr	x8, [sp, #32]
  40349c:	str	x0, [sp, #24]
  4034a0:	mov	x0, x8
  4034a4:	ldr	x1, [sp, #24]
  4034a8:	bl	401af0 <strcpy@plt>
  4034ac:	ldur	x8, [x29, #-8]
  4034b0:	stur	x8, [x29, #-24]
  4034b4:	ldur	x8, [x29, #-8]
  4034b8:	mov	x0, x8
  4034bc:	bl	4017e0 <strlen@plt>
  4034c0:	add	x8, x0, #0x1
  4034c4:	ldur	x9, [x29, #-8]
  4034c8:	add	x8, x9, x8
  4034cc:	stur	x8, [x29, #-8]
  4034d0:	ldur	x0, [x29, #-16]
  4034d4:	ldur	x1, [x29, #-24]
  4034d8:	adrp	x2, 420000 <winch@@Base+0xe04>
  4034dc:	add	x2, x2, #0xeaf
  4034e0:	bl	4040b4 <clear@@Base+0x574>
  4034e4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4034e8:	add	x8, x8, #0xdc8
  4034ec:	str	x0, [x8]
  4034f0:	adrp	x0, 426000 <winch@@Base+0x6e04>
  4034f4:	add	x0, x0, #0x1ba
  4034f8:	sub	x1, x29, #0x8
  4034fc:	bl	402c90 <setlocale@plt+0x1030>
  403500:	stur	x0, [x29, #-16]
  403504:	ldur	x8, [x29, #-16]
  403508:	cbnz	x8, 403514 <setlocale@plt+0x18b4>
  40350c:	ldr	x8, [sp, #192]
  403510:	stur	x8, [x29, #-16]
  403514:	ldr	x8, [sp, #112]
  403518:	ldr	x9, [x8]
  40351c:	ldrb	w10, [x9]
  403520:	cbnz	w10, 403530 <setlocale@plt+0x18d0>
  403524:	ldr	x8, [sp, #192]
  403528:	stur	x8, [x29, #-24]
  40352c:	b	403598 <setlocale@plt+0x1938>
  403530:	ldur	x0, [x29, #-8]
  403534:	ldr	x8, [sp, #112]
  403538:	ldr	x9, [x8]
  40353c:	adrp	x10, 440000 <PC+0x4798>
  403540:	add	x10, x10, #0x1b8
  403544:	ldr	w11, [x10]
  403548:	subs	w2, w11, #0x1
  40354c:	str	x0, [sp, #16]
  403550:	mov	x0, x9
  403554:	mov	w11, wzr
  403558:	mov	w1, w11
  40355c:	bl	401890 <tgoto@plt>
  403560:	ldr	x8, [sp, #16]
  403564:	str	x0, [sp, #8]
  403568:	mov	x0, x8
  40356c:	ldr	x1, [sp, #8]
  403570:	bl	401af0 <strcpy@plt>
  403574:	ldur	x8, [x29, #-8]
  403578:	stur	x8, [x29, #-24]
  40357c:	ldur	x8, [x29, #-8]
  403580:	mov	x0, x8
  403584:	bl	4017e0 <strlen@plt>
  403588:	add	x8, x0, #0x1
  40358c:	ldur	x9, [x29, #-8]
  403590:	add	x8, x9, x8
  403594:	stur	x8, [x29, #-8]
  403598:	ldur	x0, [x29, #-16]
  40359c:	ldur	x1, [x29, #-24]
  4035a0:	adrp	x2, 420000 <winch@@Base+0xe04>
  4035a4:	add	x2, x2, #0xeb3
  4035a8:	bl	4040b4 <clear@@Base+0x574>
  4035ac:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4035b0:	add	x8, x8, #0xdd0
  4035b4:	str	x0, [x8]
  4035b8:	adrp	x0, 420000 <winch@@Base+0xe04>
  4035bc:	add	x0, x0, #0xeb5
  4035c0:	sub	x1, x29, #0x8
  4035c4:	bl	402c90 <setlocale@plt+0x1030>
  4035c8:	ldr	x8, [sp, #72]
  4035cc:	str	x0, [x8]
  4035d0:	ldr	x9, [x8]
  4035d4:	cbnz	x9, 4035e8 <setlocale@plt+0x1988>
  4035d8:	adrp	x8, 420000 <winch@@Base+0xe04>
  4035dc:	add	x8, x8, #0xeb3
  4035e0:	ldr	x9, [sp, #72]
  4035e4:	str	x8, [x9]
  4035e8:	adrp	x0, 426000 <winch@@Base+0x6e04>
  4035ec:	add	x0, x0, #0x849
  4035f0:	sub	x1, x29, #0x8
  4035f4:	bl	402c90 <setlocale@plt+0x1030>
  4035f8:	stur	x0, [x29, #-16]
  4035fc:	ldur	x8, [x29, #-16]
  403600:	cbnz	x8, 40360c <setlocale@plt+0x19ac>
  403604:	ldr	x8, [sp, #192]
  403608:	stur	x8, [x29, #-16]
  40360c:	adrp	x0, 420000 <winch@@Base+0xe04>
  403610:	add	x0, x0, #0xeb8
  403614:	sub	x1, x29, #0x8
  403618:	bl	402c90 <setlocale@plt+0x1030>
  40361c:	stur	x0, [x29, #-24]
  403620:	ldur	x8, [x29, #-24]
  403624:	cbnz	x8, 403630 <setlocale@plt+0x19d0>
  403628:	ldr	x8, [sp, #192]
  40362c:	stur	x8, [x29, #-24]
  403630:	adrp	x8, 440000 <PC+0x4798>
  403634:	add	x8, x8, #0x1a8
  403638:	ldr	w9, [x8]
  40363c:	cbz	w9, 403650 <setlocale@plt+0x19f0>
  403640:	ldur	x8, [x29, #-16]
  403644:	ldr	x9, [sp, #64]
  403648:	str	x8, [x9]
  40364c:	b	403668 <setlocale@plt+0x1a08>
  403650:	ldur	x0, [x29, #-16]
  403654:	ldur	x1, [x29, #-24]
  403658:	ldr	x2, [sp, #192]
  40365c:	bl	4040b4 <clear@@Base+0x574>
  403660:	ldr	x8, [sp, #64]
  403664:	str	x0, [x8]
  403668:	ldr	x8, [sp, #64]
  40366c:	ldr	x9, [x8]
  403670:	ldrb	w10, [x9]
  403674:	cbnz	w10, 403688 <setlocale@plt+0x1a28>
  403678:	adrp	x8, 43c000 <PC+0x798>
  40367c:	add	x8, x8, #0x860
  403680:	mov	w9, #0x1                   	// #1
  403684:	str	w9, [x8]
  403688:	add	sp, sp, #0x920
  40368c:	ldp	x20, x19, [sp, #64]
  403690:	ldp	x22, x21, [sp, #48]
  403694:	ldp	x24, x23, [sp, #32]
  403698:	ldr	x28, [sp, #16]
  40369c:	ldp	x29, x30, [sp], #80
  4036a0:	ret
  4036a4:	sub	sp, sp, #0x30
  4036a8:	stp	x29, x30, [sp, #32]
  4036ac:	add	x29, sp, #0x20
  4036b0:	str	x0, [sp, #16]
  4036b4:	ldr	x0, [sp, #16]
  4036b8:	bl	403f78 <clear@@Base+0x438>
  4036bc:	str	x0, [sp, #8]
  4036c0:	cbz	x0, 4036fc <setlocale@plt+0x1a9c>
  4036c4:	ldr	x8, [sp, #8]
  4036c8:	ldrb	w9, [x8]
  4036cc:	mov	w10, #0x0                   	// #0
  4036d0:	str	w10, [sp, #4]
  4036d4:	cbz	w9, 4036ec <setlocale@plt+0x1a8c>
  4036d8:	ldr	x8, [sp, #8]
  4036dc:	ldrb	w9, [x8]
  4036e0:	cmp	w9, #0x30
  4036e4:	cset	w9, ne  // ne = any
  4036e8:	str	w9, [sp, #4]
  4036ec:	ldr	w8, [sp, #4]
  4036f0:	and	w8, w8, #0x1
  4036f4:	stur	w8, [x29, #-4]
  4036f8:	b	403720 <setlocale@plt+0x1ac0>
  4036fc:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403700:	add	x8, x8, #0xd1c
  403704:	ldr	w9, [x8]
  403708:	cbz	w9, 403714 <setlocale@plt+0x1ab4>
  40370c:	stur	wzr, [x29, #-4]
  403710:	b	403720 <setlocale@plt+0x1ac0>
  403714:	ldr	x0, [sp, #16]
  403718:	bl	4019d0 <tgetflag@plt>
  40371c:	stur	w0, [x29, #-4]
  403720:	ldur	w0, [x29, #-4]
  403724:	ldp	x29, x30, [sp, #32]
  403728:	add	sp, sp, #0x30
  40372c:	ret
  403730:	stp	x29, x30, [sp, #-16]!
  403734:	mov	x29, sp
  403738:	adrp	x8, 440000 <PC+0x4798>
  40373c:	add	x8, x8, #0x238
  403740:	ldr	w9, [x8]
  403744:	cbnz	w9, 40374c <setlocale@plt+0x1aec>
  403748:	b	403770 <setlocale@plt+0x1b10>
  40374c:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403750:	add	x8, x8, #0xd38
  403754:	ldr	x0, [x8]
  403758:	adrp	x8, 440000 <PC+0x4798>
  40375c:	add	x8, x8, #0x1b8
  403760:	ldr	w1, [x8]
  403764:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  403768:	add	x2, x2, #0x518
  40376c:	bl	401840 <tputs@plt>
  403770:	ldp	x29, x30, [sp], #16
  403774:	ret
  403778:	stp	x29, x30, [sp, #-16]!
  40377c:	mov	x29, sp
  403780:	adrp	x8, 440000 <PC+0x4798>
  403784:	add	x8, x8, #0x238
  403788:	ldr	w9, [x8]
  40378c:	cbnz	w9, 403794 <setlocale@plt+0x1b34>
  403790:	b	4037b8 <setlocale@plt+0x1b58>
  403794:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403798:	add	x8, x8, #0xd40
  40379c:	ldr	x0, [x8]
  4037a0:	adrp	x8, 440000 <PC+0x4798>
  4037a4:	add	x8, x8, #0x1b8
  4037a8:	ldr	w1, [x8]
  4037ac:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  4037b0:	add	x2, x2, #0x518
  4037b4:	bl	401840 <tputs@plt>
  4037b8:	ldp	x29, x30, [sp], #16
  4037bc:	ret
  4037c0:	sub	sp, sp, #0x20
  4037c4:	stp	x29, x30, [sp, #16]
  4037c8:	add	x29, sp, #0x10
  4037cc:	adrp	x8, 440000 <PC+0x4798>
  4037d0:	add	x8, x8, #0x24c
  4037d4:	adrp	x9, 440000 <PC+0x4798>
  4037d8:	add	x9, x9, #0x1b8
  4037dc:	ldr	w10, [x8]
  4037e0:	str	x9, [sp]
  4037e4:	cbz	w10, 4037f8 <setlocale@plt+0x1b98>
  4037e8:	adrp	x8, 440000 <PC+0x4798>
  4037ec:	add	x8, x8, #0x194
  4037f0:	ldr	w9, [x8]
  4037f4:	cbnz	w9, 40385c <setlocale@plt+0x1bfc>
  4037f8:	adrp	x8, 440000 <PC+0x4798>
  4037fc:	add	x8, x8, #0x284
  403800:	ldr	w9, [x8]
  403804:	cbnz	w9, 403828 <setlocale@plt+0x1bc8>
  403808:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40380c:	add	x8, x8, #0xd48
  403810:	ldr	x0, [x8]
  403814:	ldr	x8, [sp]
  403818:	ldr	w1, [x8]
  40381c:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  403820:	add	x2, x2, #0x518
  403824:	bl	401840 <tputs@plt>
  403828:	adrp	x8, 440000 <PC+0x4798>
  40382c:	add	x8, x8, #0x250
  403830:	ldr	w9, [x8]
  403834:	cbnz	w9, 403858 <setlocale@plt+0x1bf8>
  403838:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40383c:	add	x8, x8, #0xd28
  403840:	ldr	x0, [x8]
  403844:	ldr	x8, [sp]
  403848:	ldr	w1, [x8]
  40384c:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  403850:	add	x2, x2, #0x518
  403854:	bl	401840 <tputs@plt>
  403858:	bl	403730 <setlocale@plt+0x1ad0>
  40385c:	adrp	x8, 440000 <PC+0x4798>
  403860:	add	x8, x8, #0x244
  403864:	ldr	w9, [x8]
  403868:	cbz	w9, 4038a4 <setlocale@plt+0x1c44>
  40386c:	mov	w8, #0x1                   	// #1
  403870:	stur	w8, [x29, #-4]
  403874:	ldur	w8, [x29, #-4]
  403878:	ldr	x9, [sp]
  40387c:	ldr	w10, [x9]
  403880:	cmp	w8, w10
  403884:	b.ge	4038a0 <setlocale@plt+0x1c40>  // b.tcont
  403888:	mov	w0, #0xa                   	// #10
  40388c:	bl	41a518 <clear@@Base+0x169d8>
  403890:	ldur	w8, [x29, #-4]
  403894:	add	w8, w8, #0x1
  403898:	stur	w8, [x29, #-4]
  40389c:	b	403874 <setlocale@plt+0x1c14>
  4038a0:	b	4038a8 <setlocale@plt+0x1c48>
  4038a4:	bl	4038c4 <setlocale@plt+0x1c64>
  4038a8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4038ac:	add	x8, x8, #0xde8
  4038b0:	mov	w9, #0x1                   	// #1
  4038b4:	str	w9, [x8]
  4038b8:	ldp	x29, x30, [sp, #16]
  4038bc:	add	sp, sp, #0x20
  4038c0:	ret
  4038c4:	stp	x29, x30, [sp, #-16]!
  4038c8:	mov	x29, sp
  4038cc:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4038d0:	add	x8, x8, #0xdd8
  4038d4:	mov	w1, #0x1                   	// #1
  4038d8:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  4038dc:	add	x2, x2, #0x518
  4038e0:	ldr	x0, [x8]
  4038e4:	bl	401840 <tputs@plt>
  4038e8:	ldp	x29, x30, [sp], #16
  4038ec:	ret
  4038f0:	stp	x29, x30, [sp, #-16]!
  4038f4:	mov	x29, sp
  4038f8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4038fc:	add	x8, x8, #0xde8
  403900:	ldr	w9, [x8]
  403904:	cbnz	w9, 40390c <setlocale@plt+0x1cac>
  403908:	b	4039a4 <setlocale@plt+0x1d44>
  40390c:	adrp	x8, 440000 <PC+0x4798>
  403910:	add	x8, x8, #0x24c
  403914:	ldr	w9, [x8]
  403918:	cbz	w9, 40392c <setlocale@plt+0x1ccc>
  40391c:	adrp	x8, 440000 <PC+0x4798>
  403920:	add	x8, x8, #0x194
  403924:	ldr	w9, [x8]
  403928:	cbnz	w9, 403998 <setlocale@plt+0x1d38>
  40392c:	bl	403778 <setlocale@plt+0x1b18>
  403930:	adrp	x8, 440000 <PC+0x4798>
  403934:	add	x8, x8, #0x250
  403938:	ldr	w9, [x8]
  40393c:	cbnz	w9, 403964 <setlocale@plt+0x1d04>
  403940:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403944:	add	x8, x8, #0xd30
  403948:	ldr	x0, [x8]
  40394c:	adrp	x8, 440000 <PC+0x4798>
  403950:	add	x8, x8, #0x1b8
  403954:	ldr	w1, [x8]
  403958:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  40395c:	add	x2, x2, #0x518
  403960:	bl	401840 <tputs@plt>
  403964:	adrp	x8, 440000 <PC+0x4798>
  403968:	add	x8, x8, #0x284
  40396c:	ldr	w9, [x8]
  403970:	cbnz	w9, 403998 <setlocale@plt+0x1d38>
  403974:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403978:	add	x8, x8, #0xd50
  40397c:	ldr	x0, [x8]
  403980:	adrp	x8, 440000 <PC+0x4798>
  403984:	add	x8, x8, #0x1b8
  403988:	ldr	w1, [x8]
  40398c:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  403990:	add	x2, x2, #0x518
  403994:	bl	401840 <tputs@plt>
  403998:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40399c:	add	x8, x8, #0xde8
  4039a0:	str	wzr, [x8]
  4039a4:	ldp	x29, x30, [sp], #16
  4039a8:	ret
  4039ac:	stp	x29, x30, [sp, #-16]!
  4039b0:	mov	x29, sp
  4039b4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4039b8:	add	x8, x8, #0xdc8
  4039bc:	mov	w1, #0x1                   	// #1
  4039c0:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  4039c4:	add	x2, x2, #0x518
  4039c8:	ldr	x0, [x8]
  4039cc:	bl	401840 <tputs@plt>
  4039d0:	ldp	x29, x30, [sp], #16
  4039d4:	ret
  4039d8:	stp	x29, x30, [sp, #-16]!
  4039dc:	mov	x29, sp
  4039e0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4039e4:	add	x8, x8, #0xde0
  4039e8:	adrp	x9, 440000 <PC+0x4798>
  4039ec:	add	x9, x9, #0x1b8
  4039f0:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  4039f4:	add	x2, x2, #0x518
  4039f8:	ldr	x0, [x8]
  4039fc:	ldr	w1, [x9]
  403a00:	bl	401840 <tputs@plt>
  403a04:	ldp	x29, x30, [sp], #16
  403a08:	ret
  403a0c:	stp	x29, x30, [sp, #-16]!
  403a10:	mov	x29, sp
  403a14:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403a18:	add	x8, x8, #0xde8
  403a1c:	ldr	w9, [x8]
  403a20:	cbnz	w9, 403a28 <setlocale@plt+0x1dc8>
  403a24:	b	403a44 <setlocale@plt+0x1de4>
  403a28:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403a2c:	add	x8, x8, #0xdd0
  403a30:	ldr	x0, [x8]
  403a34:	mov	w1, #0x1                   	// #1
  403a38:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  403a3c:	add	x2, x2, #0x518
  403a40:	bl	401840 <tputs@plt>
  403a44:	ldp	x29, x30, [sp], #16
  403a48:	ret
  403a4c:	ret
  403a50:	sub	sp, sp, #0x20
  403a54:	stp	x29, x30, [sp, #16]
  403a58:	add	x29, sp, #0x10
  403a5c:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403a60:	add	x8, x8, #0xd70
  403a64:	mov	w9, wzr
  403a68:	mov	w1, #0x1                   	// #1
  403a6c:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  403a70:	add	x2, x2, #0x518
  403a74:	stur	w0, [x29, #-4]
  403a78:	ldr	x0, [x8]
  403a7c:	ldur	w10, [x29, #-4]
  403a80:	str	w1, [sp, #8]
  403a84:	mov	w1, w9
  403a88:	str	x2, [sp]
  403a8c:	mov	w2, w10
  403a90:	bl	401890 <tgoto@plt>
  403a94:	ldr	w1, [sp, #8]
  403a98:	ldr	x2, [sp]
  403a9c:	bl	401840 <tputs@plt>
  403aa0:	ldp	x29, x30, [sp, #16]
  403aa4:	add	sp, sp, #0x20
  403aa8:	ret
  403aac:	stp	x29, x30, [sp, #-16]!
  403ab0:	mov	x29, sp
  403ab4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403ab8:	add	x8, x8, #0xdb8
  403abc:	ldr	x8, [x8]
  403ac0:	ldrb	w9, [x8]
  403ac4:	cbnz	w9, 403acc <setlocale@plt+0x1e6c>
  403ac8:	b	403af0 <setlocale@plt+0x1e90>
  403acc:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403ad0:	add	x8, x8, #0xdb8
  403ad4:	ldr	x0, [x8]
  403ad8:	adrp	x8, 440000 <PC+0x4798>
  403adc:	add	x8, x8, #0x1b8
  403ae0:	ldr	w1, [x8]
  403ae4:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  403ae8:	add	x2, x2, #0x518
  403aec:	bl	401840 <tputs@plt>
  403af0:	ldp	x29, x30, [sp], #16
  403af4:	ret
  403af8:	stp	x29, x30, [sp, #-16]!
  403afc:	mov	x29, sp
  403b00:	adrp	x8, 440000 <PC+0x4798>
  403b04:	add	x8, x8, #0x264
  403b08:	ldr	w9, [x8]
  403b0c:	cmp	w9, #0x2
  403b10:	b.ne	403b1c <setlocale@plt+0x1ebc>  // b.any
  403b14:	bl	403aac <setlocale@plt+0x1e4c>
  403b18:	b	403b20 <setlocale@plt+0x1ec0>
  403b1c:	bl	403b28 <setlocale@plt+0x1ec8>
  403b20:	ldp	x29, x30, [sp], #16
  403b24:	ret
  403b28:	stp	x29, x30, [sp, #-16]!
  403b2c:	mov	x29, sp
  403b30:	mov	w0, #0x7                   	// #7
  403b34:	bl	41a518 <clear@@Base+0x169d8>
  403b38:	ldp	x29, x30, [sp], #16
  403b3c:	ret

0000000000403b40 <clear@@Base>:
  403b40:	stp	x29, x30, [sp, #-16]!
  403b44:	mov	x29, sp
  403b48:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403b4c:	add	x8, x8, #0xd68
  403b50:	adrp	x9, 440000 <PC+0x4798>
  403b54:	add	x9, x9, #0x1b8
  403b58:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  403b5c:	add	x2, x2, #0x518
  403b60:	ldr	x0, [x8]
  403b64:	ldr	w1, [x9]
  403b68:	bl	401840 <tputs@plt>
  403b6c:	ldp	x29, x30, [sp], #16
  403b70:	ret
  403b74:	stp	x29, x30, [sp, #-16]!
  403b78:	mov	x29, sp
  403b7c:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403b80:	add	x8, x8, #0xd58
  403b84:	mov	w1, #0x1                   	// #1
  403b88:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  403b8c:	add	x2, x2, #0x518
  403b90:	ldr	x0, [x8]
  403b94:	bl	401840 <tputs@plt>
  403b98:	ldp	x29, x30, [sp], #16
  403b9c:	ret
  403ba0:	sub	sp, sp, #0x20
  403ba4:	stp	x29, x30, [sp, #16]
  403ba8:	add	x29, sp, #0x10
  403bac:	adrp	x8, 440000 <PC+0x4798>
  403bb0:	add	x8, x8, #0x2a8
  403bb4:	ldr	w9, [x8]
  403bb8:	cbz	w9, 403bc4 <clear@@Base+0x84>
  403bbc:	bl	403a0c <setlocale@plt+0x1dac>
  403bc0:	b	403bc8 <clear@@Base+0x88>
  403bc4:	bl	4038c4 <setlocale@plt+0x1c64>
  403bc8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403bcc:	add	x8, x8, #0xdec
  403bd0:	ldr	w9, [x8]
  403bd4:	cbnz	w9, 403be0 <clear@@Base+0xa0>
  403bd8:	bl	403c0c <clear@@Base+0xcc>
  403bdc:	b	403c00 <clear@@Base+0xc0>
  403be0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403be4:	add	x8, x8, #0xdec
  403be8:	ldr	w9, [x8]
  403bec:	stur	w9, [x29, #-4]
  403bf0:	bl	403c68 <clear@@Base+0x128>
  403bf4:	bl	403c0c <clear@@Base+0xcc>
  403bf8:	ldur	w0, [x29, #-4]
  403bfc:	bl	403d3c <clear@@Base+0x1fc>
  403c00:	ldp	x29, x30, [sp, #16]
  403c04:	add	sp, sp, #0x20
  403c08:	ret
  403c0c:	stp	x29, x30, [sp, #-16]!
  403c10:	mov	x29, sp
  403c14:	adrp	x8, 440000 <PC+0x4798>
  403c18:	add	x8, x8, #0x1d0
  403c1c:	ldr	w9, [x8]
  403c20:	cbz	w9, 403c44 <clear@@Base+0x104>
  403c24:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403c28:	add	x8, x8, #0xd60
  403c2c:	ldr	x0, [x8]
  403c30:	mov	w1, #0x1                   	// #1
  403c34:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  403c38:	add	x2, x2, #0x518
  403c3c:	bl	401840 <tputs@plt>
  403c40:	b	403c60 <clear@@Base+0x120>
  403c44:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403c48:	add	x8, x8, #0xd58
  403c4c:	ldr	x0, [x8]
  403c50:	mov	w1, #0x1                   	// #1
  403c54:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  403c58:	add	x2, x2, #0x518
  403c5c:	bl	401840 <tputs@plt>
  403c60:	ldp	x29, x30, [sp], #16
  403c64:	ret
  403c68:	sub	sp, sp, #0x20
  403c6c:	stp	x29, x30, [sp, #16]
  403c70:	add	x29, sp, #0x10
  403c74:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403c78:	add	x8, x8, #0xdec
  403c7c:	adrp	x9, 41a000 <clear@@Base+0x164c0>
  403c80:	add	x9, x9, #0x518
  403c84:	ldr	w10, [x8]
  403c88:	and	w10, w10, #0x8
  403c8c:	str	x8, [sp, #8]
  403c90:	str	x9, [sp]
  403c94:	cbz	w10, 403cb0 <clear@@Base+0x170>
  403c98:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403c9c:	add	x8, x8, #0xd80
  403ca0:	ldr	x0, [x8]
  403ca4:	mov	w1, #0x1                   	// #1
  403ca8:	ldr	x2, [sp]
  403cac:	bl	401840 <tputs@plt>
  403cb0:	ldr	x8, [sp, #8]
  403cb4:	ldr	w9, [x8]
  403cb8:	and	w9, w9, #0x4
  403cbc:	cbz	w9, 403cd8 <clear@@Base+0x198>
  403cc0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403cc4:	add	x8, x8, #0xdb0
  403cc8:	ldr	x0, [x8]
  403ccc:	mov	w1, #0x1                   	// #1
  403cd0:	ldr	x2, [sp]
  403cd4:	bl	401840 <tputs@plt>
  403cd8:	ldr	x8, [sp, #8]
  403cdc:	ldr	w9, [x8]
  403ce0:	and	w9, w9, #0x2
  403ce4:	cbz	w9, 403d00 <clear@@Base+0x1c0>
  403ce8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403cec:	add	x8, x8, #0xda0
  403cf0:	ldr	x0, [x8]
  403cf4:	mov	w1, #0x1                   	// #1
  403cf8:	ldr	x2, [sp]
  403cfc:	bl	401840 <tputs@plt>
  403d00:	ldr	x8, [sp, #8]
  403d04:	ldr	w9, [x8]
  403d08:	and	w9, w9, #0x1
  403d0c:	cbz	w9, 403d28 <clear@@Base+0x1e8>
  403d10:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403d14:	add	x8, x8, #0xd90
  403d18:	ldr	x0, [x8]
  403d1c:	mov	w1, #0x1                   	// #1
  403d20:	ldr	x2, [sp]
  403d24:	bl	401840 <tputs@plt>
  403d28:	ldr	x8, [sp, #8]
  403d2c:	str	wzr, [x8]
  403d30:	ldp	x29, x30, [sp, #16]
  403d34:	add	sp, sp, #0x20
  403d38:	ret
  403d3c:	sub	sp, sp, #0x20
  403d40:	stp	x29, x30, [sp, #16]
  403d44:	add	x29, sp, #0x10
  403d48:	adrp	x8, 41a000 <clear@@Base+0x164c0>
  403d4c:	add	x8, x8, #0x518
  403d50:	stur	w0, [x29, #-4]
  403d54:	ldur	w0, [x29, #-4]
  403d58:	str	x8, [sp]
  403d5c:	bl	403e10 <clear@@Base+0x2d0>
  403d60:	stur	w0, [x29, #-4]
  403d64:	ldur	w9, [x29, #-4]
  403d68:	and	w9, w9, #0x1
  403d6c:	cbz	w9, 403d88 <clear@@Base+0x248>
  403d70:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403d74:	add	x8, x8, #0xd88
  403d78:	ldr	x0, [x8]
  403d7c:	mov	w1, #0x1                   	// #1
  403d80:	ldr	x2, [sp]
  403d84:	bl	401840 <tputs@plt>
  403d88:	ldur	w8, [x29, #-4]
  403d8c:	and	w8, w8, #0x2
  403d90:	cbz	w8, 403dac <clear@@Base+0x26c>
  403d94:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403d98:	add	x8, x8, #0xd98
  403d9c:	ldr	x0, [x8]
  403da0:	mov	w1, #0x1                   	// #1
  403da4:	ldr	x2, [sp]
  403da8:	bl	401840 <tputs@plt>
  403dac:	ldur	w8, [x29, #-4]
  403db0:	and	w8, w8, #0x4
  403db4:	cbz	w8, 403dd0 <clear@@Base+0x290>
  403db8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403dbc:	add	x8, x8, #0xda8
  403dc0:	ldr	x0, [x8]
  403dc4:	mov	w1, #0x1                   	// #1
  403dc8:	ldr	x2, [sp]
  403dcc:	bl	401840 <tputs@plt>
  403dd0:	ldur	w8, [x29, #-4]
  403dd4:	and	w8, w8, #0x8
  403dd8:	cbz	w8, 403df4 <clear@@Base+0x2b4>
  403ddc:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403de0:	add	x8, x8, #0xd78
  403de4:	ldr	x0, [x8]
  403de8:	mov	w1, #0x1                   	// #1
  403dec:	ldr	x2, [sp]
  403df0:	bl	401840 <tputs@plt>
  403df4:	ldur	w8, [x29, #-4]
  403df8:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  403dfc:	add	x9, x9, #0xdec
  403e00:	str	w8, [x9]
  403e04:	ldp	x29, x30, [sp, #16]
  403e08:	add	sp, sp, #0x20
  403e0c:	ret
  403e10:	sub	sp, sp, #0x10
  403e14:	str	w0, [sp, #12]
  403e18:	ldr	w8, [sp, #12]
  403e1c:	and	w8, w8, #0x20
  403e20:	cbz	w8, 403e3c <clear@@Base+0x2fc>
  403e24:	adrp	x8, 438000 <winch@@Base+0x18e04>
  403e28:	add	x8, x8, #0x728
  403e2c:	ldr	w9, [x8]
  403e30:	ldr	w10, [sp, #12]
  403e34:	orr	w9, w10, w9
  403e38:	str	w9, [sp, #12]
  403e3c:	ldr	w8, [sp, #12]
  403e40:	and	w8, w8, #0x40
  403e44:	cbz	w8, 403e54 <clear@@Base+0x314>
  403e48:	ldr	w8, [sp, #12]
  403e4c:	orr	w8, w8, #0x8
  403e50:	str	w8, [sp, #12]
  403e54:	ldr	w8, [sp, #12]
  403e58:	and	w8, w8, #0xffffff9f
  403e5c:	str	w8, [sp, #12]
  403e60:	ldr	w0, [sp, #12]
  403e64:	add	sp, sp, #0x10
  403e68:	ret
  403e6c:	sub	sp, sp, #0x30
  403e70:	stp	x29, x30, [sp, #32]
  403e74:	add	x29, sp, #0x20
  403e78:	mov	w8, #0x10                  	// #16
  403e7c:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  403e80:	add	x9, x9, #0xdec
  403e84:	stur	w0, [x29, #-4]
  403e88:	ldur	w0, [x29, #-4]
  403e8c:	str	w8, [sp, #16]
  403e90:	str	x9, [sp, #8]
  403e94:	bl	403e10 <clear@@Base+0x2d0>
  403e98:	stur	w0, [x29, #-8]
  403e9c:	ldr	w8, [sp, #16]
  403ea0:	stur	w8, [x29, #-12]
  403ea4:	ldur	w10, [x29, #-8]
  403ea8:	ldur	w11, [x29, #-12]
  403eac:	bic	w10, w10, w11
  403eb0:	ldr	x9, [sp, #8]
  403eb4:	ldr	w11, [x9]
  403eb8:	ldur	w12, [x29, #-12]
  403ebc:	bic	w11, w11, w12
  403ec0:	cmp	w10, w11
  403ec4:	b.eq	403ed4 <clear@@Base+0x394>  // b.none
  403ec8:	bl	403c68 <clear@@Base+0x128>
  403ecc:	ldur	w0, [x29, #-4]
  403ed0:	bl	403d3c <clear@@Base+0x1fc>
  403ed4:	ldp	x29, x30, [sp, #32]
  403ed8:	add	sp, sp, #0x30
  403edc:	ret
  403ee0:	sub	sp, sp, #0x20
  403ee4:	stp	x29, x30, [sp, #16]
  403ee8:	add	x29, sp, #0x10
  403eec:	stur	w0, [x29, #-4]
  403ef0:	str	w1, [sp, #8]
  403ef4:	ldur	w0, [x29, #-4]
  403ef8:	bl	403e10 <clear@@Base+0x2d0>
  403efc:	stur	w0, [x29, #-4]
  403f00:	ldr	w0, [sp, #8]
  403f04:	bl	403e10 <clear@@Base+0x2d0>
  403f08:	str	w0, [sp, #8]
  403f0c:	ldur	w8, [x29, #-4]
  403f10:	ldr	w9, [sp, #8]
  403f14:	cmp	w8, w9
  403f18:	cset	w8, eq  // eq = none
  403f1c:	and	w0, w8, #0x1
  403f20:	ldp	x29, x30, [sp, #16]
  403f24:	add	sp, sp, #0x20
  403f28:	ret
  403f2c:	stp	x29, x30, [sp, #-16]!
  403f30:	mov	x29, sp
  403f34:	adrp	x8, 438000 <winch@@Base+0x18e04>
  403f38:	add	x8, x8, #0x274
  403f3c:	ldr	w9, [x8]
  403f40:	cbz	w9, 403f54 <clear@@Base+0x414>
  403f44:	adrp	x0, 420000 <winch@@Base+0xe04>
  403f48:	add	x0, x0, #0xebb
  403f4c:	bl	41a650 <clear@@Base+0x16b10>
  403f50:	b	403f70 <clear@@Base+0x430>
  403f54:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  403f58:	add	x8, x8, #0xdc0
  403f5c:	ldr	x0, [x8]
  403f60:	mov	w1, #0x1                   	// #1
  403f64:	adrp	x2, 41a000 <clear@@Base+0x164c0>
  403f68:	add	x2, x2, #0x518
  403f6c:	bl	401840 <tputs@plt>
  403f70:	ldp	x29, x30, [sp], #16
  403f74:	ret
  403f78:	sub	sp, sp, #0x90
  403f7c:	stp	x29, x30, [sp, #128]
  403f80:	add	x29, sp, #0x80
  403f84:	adrp	x8, 438000 <winch@@Base+0x18e04>
  403f88:	add	x8, x8, #0x274
  403f8c:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  403f90:	add	x9, x9, #0xdf0
  403f94:	stur	x0, [x29, #-16]
  403f98:	ldr	w10, [x8]
  403f9c:	str	x9, [sp, #24]
  403fa0:	cbz	w10, 404074 <clear@@Base+0x534>
  403fa4:	ldr	x8, [sp, #24]
  403fa8:	ldr	x9, [x8]
  403fac:	str	x9, [sp, #32]
  403fb0:	ldr	x8, [sp, #32]
  403fb4:	cbz	x8, 403fec <clear@@Base+0x4ac>
  403fb8:	ldr	x8, [sp, #32]
  403fbc:	ldr	x0, [x8, #8]
  403fc0:	ldur	x1, [x29, #-16]
  403fc4:	bl	401aa0 <strcmp@plt>
  403fc8:	cbnz	w0, 403fdc <clear@@Base+0x49c>
  403fcc:	ldr	x8, [sp, #32]
  403fd0:	ldr	x8, [x8, #16]
  403fd4:	stur	x8, [x29, #-8]
  403fd8:	b	4040a4 <clear@@Base+0x564>
  403fdc:	ldr	x8, [sp, #32]
  403fe0:	ldr	x8, [x8]
  403fe4:	str	x8, [sp, #32]
  403fe8:	b	403fb0 <clear@@Base+0x470>
  403fec:	mov	w8, #0x1                   	// #1
  403ff0:	mov	w0, w8
  403ff4:	mov	w1, #0x18                  	// #24
  403ff8:	str	w8, [sp, #20]
  403ffc:	bl	40235c <setlocale@plt+0x6fc>
  404000:	str	x0, [sp, #32]
  404004:	ldur	x0, [x29, #-16]
  404008:	bl	402260 <setlocale@plt+0x600>
  40400c:	ldr	x9, [sp, #32]
  404010:	str	x0, [x9, #8]
  404014:	ldur	x0, [x29, #-16]
  404018:	bl	4017e0 <strlen@plt>
  40401c:	add	x9, x0, #0x3
  404020:	mov	w0, w9
  404024:	ldr	w1, [sp, #20]
  404028:	bl	40235c <setlocale@plt+0x6fc>
  40402c:	ldr	x10, [sp, #32]
  404030:	str	x0, [x10, #16]
  404034:	ldr	x10, [sp, #32]
  404038:	ldr	x0, [x10, #16]
  40403c:	ldur	x2, [x29, #-16]
  404040:	adrp	x1, 420000 <winch@@Base+0xe04>
  404044:	add	x1, x1, #0xec0
  404048:	bl	401850 <sprintf@plt>
  40404c:	ldr	x10, [sp, #24]
  404050:	ldr	x11, [x10]
  404054:	ldr	x12, [sp, #32]
  404058:	str	x11, [x12]
  40405c:	ldr	x11, [sp, #32]
  404060:	str	x11, [x10]
  404064:	ldr	x11, [sp, #32]
  404068:	ldr	x11, [x11, #16]
  40406c:	stur	x11, [x29, #-8]
  404070:	b	4040a4 <clear@@Base+0x564>
  404074:	ldur	x3, [x29, #-16]
  404078:	add	x8, sp, #0x30
  40407c:	mov	x0, x8
  404080:	mov	x1, #0x40                  	// #64
  404084:	adrp	x2, 420000 <winch@@Base+0xe04>
  404088:	add	x2, x2, #0xec5
  40408c:	str	x8, [sp, #8]
  404090:	bl	4018a0 <snprintf@plt>
  404094:	ldr	x8, [sp, #8]
  404098:	mov	x0, x8
  40409c:	bl	40d610 <clear@@Base+0x9ad0>
  4040a0:	stur	x0, [x29, #-8]
  4040a4:	ldur	x0, [x29, #-8]
  4040a8:	ldp	x29, x30, [sp, #128]
  4040ac:	add	sp, sp, #0x90
  4040b0:	ret
  4040b4:	sub	sp, sp, #0x40
  4040b8:	stp	x29, x30, [sp, #48]
  4040bc:	add	x29, sp, #0x30
  4040c0:	stur	x0, [x29, #-16]
  4040c4:	str	x1, [sp, #24]
  4040c8:	str	x2, [sp, #16]
  4040cc:	ldur	x8, [x29, #-16]
  4040d0:	ldrb	w9, [x8]
  4040d4:	cbnz	w9, 404100 <clear@@Base+0x5c0>
  4040d8:	ldr	x8, [sp, #24]
  4040dc:	ldrb	w9, [x8]
  4040e0:	cbnz	w9, 404100 <clear@@Base+0x5c0>
  4040e4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4040e8:	add	x8, x8, #0x8a0
  4040ec:	mov	w9, #0x1                   	// #1
  4040f0:	str	w9, [x8]
  4040f4:	ldr	x8, [sp, #16]
  4040f8:	stur	x8, [x29, #-8]
  4040fc:	b	404168 <clear@@Base+0x628>
  404100:	ldur	x8, [x29, #-16]
  404104:	ldrb	w9, [x8]
  404108:	cbnz	w9, 404118 <clear@@Base+0x5d8>
  40410c:	ldr	x8, [sp, #24]
  404110:	stur	x8, [x29, #-8]
  404114:	b	404168 <clear@@Base+0x628>
  404118:	ldr	x8, [sp, #24]
  40411c:	ldrb	w9, [x8]
  404120:	cbnz	w9, 404130 <clear@@Base+0x5f0>
  404124:	ldur	x8, [x29, #-16]
  404128:	stur	x8, [x29, #-8]
  40412c:	b	404168 <clear@@Base+0x628>
  404130:	ldur	x0, [x29, #-16]
  404134:	bl	404178 <clear@@Base+0x638>
  404138:	ldr	x8, [sp, #24]
  40413c:	str	w0, [sp, #12]
  404140:	mov	x0, x8
  404144:	bl	404178 <clear@@Base+0x638>
  404148:	ldr	w9, [sp, #12]
  40414c:	cmp	w9, w0
  404150:	b.ge	404160 <clear@@Base+0x620>  // b.tcont
  404154:	ldur	x8, [x29, #-16]
  404158:	stur	x8, [x29, #-8]
  40415c:	b	404168 <clear@@Base+0x628>
  404160:	ldr	x8, [sp, #24]
  404164:	stur	x8, [x29, #-8]
  404168:	ldur	x0, [x29, #-8]
  40416c:	ldp	x29, x30, [sp, #48]
  404170:	add	sp, sp, #0x40
  404174:	ret
  404178:	sub	sp, sp, #0x20
  40417c:	stp	x29, x30, [sp, #16]
  404180:	add	x29, sp, #0x10
  404184:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  404188:	add	x8, x8, #0xdf8
  40418c:	adrp	x9, 440000 <PC+0x4798>
  404190:	add	x9, x9, #0x1b8
  404194:	adrp	x2, 404000 <clear@@Base+0x4c0>
  404198:	add	x2, x2, #0x1cc
  40419c:	str	x0, [sp, #8]
  4041a0:	str	wzr, [x8]
  4041a4:	ldr	x0, [sp, #8]
  4041a8:	ldr	w1, [x9]
  4041ac:	str	x8, [sp]
  4041b0:	bl	401840 <tputs@plt>
  4041b4:	ldr	x8, [sp]
  4041b8:	ldr	w10, [x8]
  4041bc:	mov	w0, w10
  4041c0:	ldp	x29, x30, [sp, #16]
  4041c4:	add	sp, sp, #0x20
  4041c8:	ret
  4041cc:	sub	sp, sp, #0x10
  4041d0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4041d4:	add	x8, x8, #0xdf8
  4041d8:	str	w0, [sp, #12]
  4041dc:	ldr	w9, [x8]
  4041e0:	add	w9, w9, #0x1
  4041e4:	str	w9, [x8]
  4041e8:	ldr	w0, [sp, #12]
  4041ec:	add	sp, sp, #0x10
  4041f0:	ret
  4041f4:	sub	sp, sp, #0x50
  4041f8:	stp	x29, x30, [sp, #64]
  4041fc:	add	x29, sp, #0x40
  404200:	stur	x0, [x29, #-8]
  404204:	stur	x1, [x29, #-16]
  404208:	stur	x2, [x29, #-24]
  40420c:	str	x3, [sp, #32]
  404210:	str	x4, [sp, #24]
  404214:	str	x5, [sp, #16]
  404218:	str	x6, [sp, #8]
  40421c:	ldur	x0, [x29, #-8]
  404220:	ldr	x1, [sp, #8]
  404224:	bl	402c90 <setlocale@plt+0x1030>
  404228:	ldur	x8, [x29, #-24]
  40422c:	str	x0, [x8]
  404230:	ldur	x8, [x29, #-24]
  404234:	ldr	x8, [x8]
  404238:	cbnz	x8, 404258 <clear@@Base+0x718>
  40423c:	ldr	x8, [sp, #24]
  404240:	ldur	x9, [x29, #-24]
  404244:	str	x8, [x9]
  404248:	ldr	x8, [sp, #16]
  40424c:	ldr	x9, [sp, #32]
  404250:	str	x8, [x9]
  404254:	b	4042ac <clear@@Base+0x76c>
  404258:	ldur	x0, [x29, #-16]
  40425c:	ldr	x1, [sp, #8]
  404260:	bl	402c90 <setlocale@plt+0x1030>
  404264:	ldr	x8, [sp, #32]
  404268:	str	x0, [x8]
  40426c:	ldr	x8, [sp, #32]
  404270:	ldr	x8, [x8]
  404274:	cbnz	x8, 404290 <clear@@Base+0x750>
  404278:	ldr	x1, [sp, #8]
  40427c:	adrp	x0, 426000 <winch@@Base+0x6e04>
  404280:	add	x0, x0, #0x564
  404284:	bl	402c90 <setlocale@plt+0x1030>
  404288:	ldr	x8, [sp, #32]
  40428c:	str	x0, [x8]
  404290:	ldr	x8, [sp, #32]
  404294:	ldr	x8, [x8]
  404298:	cbnz	x8, 4042ac <clear@@Base+0x76c>
  40429c:	ldr	x8, [sp, #32]
  4042a0:	adrp	x9, 420000 <winch@@Base+0xe04>
  4042a4:	add	x9, x9, #0xeab
  4042a8:	str	x9, [x8]
  4042ac:	ldp	x29, x30, [sp, #64]
  4042b0:	add	sp, sp, #0x50
  4042b4:	ret
  4042b8:	sub	sp, sp, #0x50
  4042bc:	stp	x29, x30, [sp, #64]
  4042c0:	add	x29, sp, #0x40
  4042c4:	mov	w8, wzr
  4042c8:	mov	w9, #0xffffffff            	// #-1
  4042cc:	mov	x10, #0xffffffffffffffff    	// #-1
  4042d0:	stur	w0, [x29, #-4]
  4042d4:	stur	w1, [x29, #-8]
  4042d8:	stur	w2, [x29, #-12]
  4042dc:	stur	w3, [x29, #-16]
  4042e0:	ldur	w11, [x29, #-12]
  4042e4:	cmp	w11, #0x0
  4042e8:	csel	w0, w8, w9, ne  // ne = any
  4042ec:	str	x10, [sp, #16]
  4042f0:	bl	41b45c <error@@Base+0x9d8>
  4042f4:	str	x0, [sp, #32]
  4042f8:	ldr	x10, [sp, #32]
  4042fc:	ldr	x12, [sp, #16]
  404300:	cmp	x10, x12
  404304:	b.eq	404314 <clear@@Base+0x7d4>  // b.none
  404308:	ldr	x0, [sp, #32]
  40430c:	bl	405278 <clear@@Base+0x1738>
  404310:	cbz	w0, 40434c <clear@@Base+0x80c>
  404314:	ldur	w8, [x29, #-12]
  404318:	cbz	w8, 404334 <clear@@Base+0x7f4>
  40431c:	adrp	x0, 420000 <winch@@Base+0xe04>
  404320:	add	x0, x0, #0xed5
  404324:	mov	x8, xzr
  404328:	mov	x1, x8
  40432c:	bl	41aa84 <error@@Base>
  404330:	b	404348 <clear@@Base+0x808>
  404334:	adrp	x0, 420000 <winch@@Base+0xe04>
  404338:	add	x0, x0, #0xee9
  40433c:	mov	x8, xzr
  404340:	mov	x1, x8
  404344:	bl	41aa84 <error@@Base>
  404348:	b	4044a4 <clear@@Base+0x964>
  40434c:	bl	405084 <clear@@Base+0x1544>
  404350:	stur	w0, [x29, #-20]
  404354:	cmp	w0, #0xa
  404358:	b.eq	40436c <clear@@Base+0x82c>  // b.none
  40435c:	ldur	w8, [x29, #-20]
  404360:	mov	w9, #0xffffffff            	// #-1
  404364:	cmp	w8, w9
  404368:	b.ne	4043a4 <clear@@Base+0x864>  // b.any
  40436c:	ldur	w8, [x29, #-12]
  404370:	cbz	w8, 40438c <clear@@Base+0x84c>
  404374:	adrp	x0, 420000 <winch@@Base+0xe04>
  404378:	add	x0, x0, #0xf00
  40437c:	mov	x8, xzr
  404380:	mov	x1, x8
  404384:	bl	41aa84 <error@@Base>
  404388:	b	4043a0 <clear@@Base+0x860>
  40438c:	adrp	x0, 420000 <winch@@Base+0xe04>
  404390:	add	x0, x0, #0xf17
  404394:	mov	x8, xzr
  404398:	mov	x1, x8
  40439c:	bl	41aa84 <error@@Base>
  4043a0:	b	4044a4 <clear@@Base+0x964>
  4043a4:	ldur	w8, [x29, #-20]
  4043a8:	ldur	w9, [x29, #-4]
  4043ac:	mov	w10, #0x1                   	// #1
  4043b0:	cmp	w8, w9
  4043b4:	str	w10, [sp, #12]
  4043b8:	b.ne	4043d4 <clear@@Base+0x894>  // b.any
  4043bc:	ldur	w8, [x29, #-16]
  4043c0:	subs	w8, w8, #0x1
  4043c4:	stur	w8, [x29, #-16]
  4043c8:	cmp	w8, #0x0
  4043cc:	cset	w8, gt
  4043d0:	str	w8, [sp, #12]
  4043d4:	ldr	w8, [sp, #12]
  4043d8:	tbnz	w8, #0, 40434c <clear@@Base+0x80c>
  4043dc:	ldur	w8, [x29, #-12]
  4043e0:	cbnz	w8, 4043e8 <clear@@Base+0x8a8>
  4043e4:	bl	405784 <clear@@Base+0x1c44>
  4043e8:	ldur	w8, [x29, #-12]
  4043ec:	adrp	x9, 405000 <clear@@Base+0x14c0>
  4043f0:	add	x9, x9, #0x784
  4043f4:	adrp	x10, 405000 <clear@@Base+0x14c0>
  4043f8:	add	x10, x10, #0x84
  4043fc:	cmp	w8, #0x0
  404400:	csel	x9, x10, x9, ne  // ne = any
  404404:	str	x9, [sp, #24]
  404408:	stur	wzr, [x29, #-24]
  40440c:	ldr	x8, [sp, #24]
  404410:	blr	x8
  404414:	stur	w0, [x29, #-20]
  404418:	mov	w9, #0xffffffff            	// #-1
  40441c:	cmp	w0, w9
  404420:	b.eq	404490 <clear@@Base+0x950>  // b.none
  404424:	ldur	w8, [x29, #-20]
  404428:	ldur	w9, [x29, #-4]
  40442c:	cmp	w8, w9
  404430:	b.ne	404444 <clear@@Base+0x904>  // b.any
  404434:	ldur	w8, [x29, #-24]
  404438:	add	w8, w8, #0x1
  40443c:	stur	w8, [x29, #-24]
  404440:	b	40448c <clear@@Base+0x94c>
  404444:	ldur	w8, [x29, #-20]
  404448:	ldur	w9, [x29, #-8]
  40444c:	cmp	w8, w9
  404450:	b.ne	40448c <clear@@Base+0x94c>  // b.any
  404454:	ldur	w8, [x29, #-24]
  404458:	subs	w8, w8, #0x1
  40445c:	stur	w8, [x29, #-24]
  404460:	cmp	w8, #0x0
  404464:	cset	w8, ge  // ge = tcont
  404468:	tbnz	w8, #0, 40448c <clear@@Base+0x94c>
  40446c:	bl	404ed0 <clear@@Base+0x1390>
  404470:	ldur	w8, [x29, #-12]
  404474:	mov	w9, #0x1                   	// #1
  404478:	mov	w10, #0xffffffff            	// #-1
  40447c:	cmp	w8, #0x0
  404480:	csel	w1, w10, w9, ne  // ne = any
  404484:	bl	412cf8 <clear@@Base+0xf1b8>
  404488:	b	4044a4 <clear@@Base+0x964>
  40448c:	b	40440c <clear@@Base+0x8cc>
  404490:	adrp	x0, 420000 <winch@@Base+0xe04>
  404494:	add	x0, x0, #0xf31
  404498:	mov	x8, xzr
  40449c:	mov	x1, x8
  4044a0:	bl	41aa84 <error@@Base>
  4044a4:	ldp	x29, x30, [sp, #64]
  4044a8:	add	sp, sp, #0x50
  4044ac:	ret
  4044b0:	sub	sp, sp, #0x100
  4044b4:	stp	x29, x30, [sp, #240]
  4044b8:	add	x29, sp, #0xf0
  4044bc:	sub	x8, x29, #0x40
  4044c0:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  4044c4:	add	x9, x9, #0xe00
  4044c8:	adrp	x10, 438000 <winch@@Base+0x18e04>
  4044cc:	add	x10, x10, #0x27c
  4044d0:	ldr	x11, [x9]
  4044d4:	str	x8, [sp, #24]
  4044d8:	str	x9, [sp, #16]
  4044dc:	str	x10, [sp, #8]
  4044e0:	cbnz	x11, 4044f0 <clear@@Base+0x9b0>
  4044e4:	mov	w8, #0xffffffff            	// #-1
  4044e8:	stur	w8, [x29, #-4]
  4044ec:	b	404e08 <clear@@Base+0x12c8>
  4044f0:	ldr	x8, [sp, #16]
  4044f4:	ldr	x9, [x8]
  4044f8:	ldr	x9, [x9]
  4044fc:	ldr	x10, [x8]
  404500:	cmp	x9, x10
  404504:	b.eq	404594 <clear@@Base+0xa54>  // b.none
  404508:	ldr	x8, [sp, #16]
  40450c:	ldr	x9, [x8]
  404510:	ldr	x9, [x9]
  404514:	ldr	x10, [sp, #24]
  404518:	str	x9, [x10, #48]
  40451c:	ldr	x9, [x8]
  404520:	mov	x11, #0x8038                	// #32824
  404524:	add	x9, x9, x11
  404528:	ldr	x9, [x9]
  40452c:	ldr	x11, [x10, #48]
  404530:	ldr	x11, [x11, #32]
  404534:	cmp	x9, x11
  404538:	b.ne	404594 <clear@@Base+0xa54>  // b.any
  40453c:	ldr	x8, [sp, #16]
  404540:	ldr	x9, [x8]
  404544:	mov	x10, #0x8040                	// #32832
  404548:	add	x9, x9, x10
  40454c:	ldr	w11, [x9]
  404550:	ldr	x9, [sp, #24]
  404554:	ldr	x10, [x9, #48]
  404558:	ldr	w12, [x10, #40]
  40455c:	cmp	w11, w12
  404560:	b.cs	404594 <clear@@Base+0xa54>  // b.hs, b.nlast
  404564:	ldr	x8, [sp, #24]
  404568:	ldr	x9, [x8, #48]
  40456c:	add	x9, x9, #0x2c
  404570:	ldr	x10, [sp, #16]
  404574:	ldr	x11, [x10]
  404578:	mov	x12, #0x8040                	// #32832
  40457c:	add	x11, x11, x12
  404580:	ldr	w13, [x11]
  404584:	mov	w11, w13
  404588:	ldrb	w13, [x9, x11]
  40458c:	stur	w13, [x29, #-4]
  404590:	b	404e08 <clear@@Base+0x12c8>
  404594:	stur	wzr, [x29, #-32]
  404598:	ldr	x8, [sp, #16]
  40459c:	ldr	x9, [x8]
  4045a0:	mov	x10, #0x8038                	// #32824
  4045a4:	add	x9, x9, x10
  4045a8:	ldr	x9, [x9]
  4045ac:	and	x9, x9, #0x3ff
  4045b0:	stur	w9, [x29, #-36]
  4045b4:	ldr	x10, [x8]
  4045b8:	mov	x11, #0x20                  	// #32
  4045bc:	add	x10, x10, #0x20
  4045c0:	ldursw	x12, [x29, #-36]
  4045c4:	mul	x11, x11, x12
  4045c8:	add	x10, x10, x11
  4045cc:	ldr	x10, [x10, #16]
  4045d0:	ldr	x11, [sp, #24]
  4045d4:	str	x10, [x11, #40]
  4045d8:	ldr	x8, [sp, #24]
  4045dc:	ldr	x9, [x8, #40]
  4045e0:	ldr	x10, [sp, #16]
  4045e4:	ldr	x11, [x10]
  4045e8:	mov	x12, #0x20                  	// #32
  4045ec:	add	x11, x11, #0x20
  4045f0:	ldursw	x13, [x29, #-36]
  4045f4:	mul	x12, x12, x13
  4045f8:	add	x11, x11, x12
  4045fc:	cmp	x9, x11
  404600:	b.eq	404678 <clear@@Base+0xb38>  // b.none
  404604:	ldr	x8, [sp, #24]
  404608:	ldr	x9, [x8, #40]
  40460c:	str	x9, [x8, #48]
  404610:	ldr	x9, [x8, #48]
  404614:	ldr	x9, [x9, #32]
  404618:	ldr	x10, [sp, #16]
  40461c:	ldr	x11, [x10]
  404620:	mov	x12, #0x8038                	// #32824
  404624:	add	x11, x11, x12
  404628:	ldr	x11, [x11]
  40462c:	cmp	x9, x11
  404630:	b.ne	404664 <clear@@Base+0xb24>  // b.any
  404634:	ldr	x8, [sp, #16]
  404638:	ldr	x9, [x8]
  40463c:	mov	x10, #0x8040                	// #32832
  404640:	add	x9, x9, x10
  404644:	ldr	w11, [x9]
  404648:	ldr	x9, [sp, #24]
  40464c:	ldr	x10, [x9, #48]
  404650:	ldr	w12, [x10, #40]
  404654:	cmp	w11, w12
  404658:	b.cc	404660 <clear@@Base+0xb20>  // b.lo, b.ul, b.last
  40465c:	b	404678 <clear@@Base+0xb38>
  404660:	b	404c88 <clear@@Base+0x1148>
  404664:	ldr	x8, [sp, #24]
  404668:	ldr	x9, [x8, #40]
  40466c:	ldr	x9, [x9, #16]
  404670:	str	x9, [x8, #40]
  404674:	b	4045d8 <clear@@Base+0xa98>
  404678:	ldr	x8, [sp, #24]
  40467c:	ldr	x9, [x8, #40]
  404680:	ldr	x10, [sp, #16]
  404684:	ldr	x11, [x10]
  404688:	mov	x12, #0x20                  	// #32
  40468c:	add	x11, x11, #0x20
  404690:	ldursw	x13, [x29, #-36]
  404694:	mul	x12, x12, x13
  404698:	add	x11, x11, x12
  40469c:	cmp	x9, x11
  4046a0:	b.ne	404838 <clear@@Base+0xcf8>  // b.any
  4046a4:	ldr	x8, [sp, #16]
  4046a8:	ldr	x9, [x8]
  4046ac:	ldr	x9, [x9, #8]
  4046b0:	ldr	x10, [x8]
  4046b4:	cmp	x9, x10
  4046b8:	b.eq	4046d8 <clear@@Base+0xb98>  // b.none
  4046bc:	ldr	x8, [sp, #16]
  4046c0:	ldr	x9, [x8]
  4046c4:	ldr	x9, [x9, #8]
  4046c8:	ldr	x9, [x9, #32]
  4046cc:	mov	x10, #0xffffffffffffffff    	// #-1
  4046d0:	cmp	x9, x10
  4046d4:	b.eq	404758 <clear@@Base+0xc18>  // b.none
  4046d8:	adrp	x8, 440000 <PC+0x4798>
  4046dc:	add	x8, x8, #0x288
  4046e0:	ldr	w9, [x8]
  4046e4:	cbz	w9, 404704 <clear@@Base+0xbc4>
  4046e8:	ldr	x8, [sp, #16]
  4046ec:	ldr	x9, [x8]
  4046f0:	mov	x10, #0x8024                	// #32804
  4046f4:	add	x9, x9, x10
  4046f8:	ldr	w11, [x9]
  4046fc:	and	w11, w11, #0x1
  404700:	cbz	w11, 404744 <clear@@Base+0xc04>
  404704:	adrp	x8, 438000 <winch@@Base+0x18e04>
  404708:	add	x8, x8, #0x278
  40470c:	ldr	w9, [x8]
  404710:	cmp	w9, #0x0
  404714:	cset	w9, lt  // lt = tstop
  404718:	tbnz	w9, #0, 404744 <clear@@Base+0xc04>
  40471c:	ldr	x8, [sp, #16]
  404720:	ldr	x9, [x8]
  404724:	mov	x10, #0x8030                	// #32816
  404728:	add	x9, x9, x10
  40472c:	ldr	w11, [x9]
  404730:	adrp	x9, 438000 <winch@@Base+0x18e04>
  404734:	add	x9, x9, #0x278
  404738:	ldr	w12, [x9]
  40473c:	cmp	w11, w12
  404740:	b.ge	404758 <clear@@Base+0xc18>  // b.tcont
  404744:	bl	405f3c <clear@@Base+0x23fc>
  404748:	cbz	w0, 404758 <clear@@Base+0xc18>
  40474c:	adrp	x8, 440000 <PC+0x4798>
  404750:	add	x8, x8, #0x288
  404754:	str	wzr, [x8]
  404758:	ldr	x8, [sp, #16]
  40475c:	ldr	x9, [x8]
  404760:	ldr	x9, [x9, #8]
  404764:	ldr	x10, [sp, #24]
  404768:	str	x9, [x10, #40]
  40476c:	ldr	x9, [x10, #40]
  404770:	str	x9, [x10, #48]
  404774:	ldr	x9, [x10, #40]
  404778:	ldr	x9, [x9, #24]
  40477c:	ldr	x11, [x10, #40]
  404780:	ldr	x11, [x11, #16]
  404784:	str	x9, [x11, #24]
  404788:	ldr	x9, [x10, #40]
  40478c:	ldr	x9, [x9, #16]
  404790:	ldr	x11, [x10, #40]
  404794:	ldr	x11, [x11, #24]
  404798:	str	x9, [x11, #16]
  40479c:	ldr	x9, [x8]
  4047a0:	mov	x11, #0x8038                	// #32824
  4047a4:	add	x9, x9, x11
  4047a8:	ldr	x9, [x9]
  4047ac:	ldr	x11, [x10, #48]
  4047b0:	mov	x12, #0x20                  	// #32
  4047b4:	str	x9, [x11, #32]
  4047b8:	ldr	x9, [x10, #48]
  4047bc:	str	wzr, [x9, #40]
  4047c0:	ldr	x9, [x8]
  4047c4:	add	x9, x9, #0x20
  4047c8:	ldursw	x11, [x29, #-36]
  4047cc:	mul	x11, x12, x11
  4047d0:	add	x9, x9, x11
  4047d4:	ldr	x9, [x9, #16]
  4047d8:	ldr	x11, [x10, #40]
  4047dc:	str	x9, [x11, #16]
  4047e0:	ldr	x9, [x8]
  4047e4:	add	x9, x9, #0x20
  4047e8:	ldursw	x11, [x29, #-36]
  4047ec:	mul	x11, x12, x11
  4047f0:	add	x9, x9, x11
  4047f4:	ldr	x11, [x10, #40]
  4047f8:	str	x9, [x11, #24]
  4047fc:	ldr	x9, [x10, #40]
  404800:	ldr	x11, [x8]
  404804:	add	x11, x11, #0x20
  404808:	ldursw	x13, [x29, #-36]
  40480c:	mul	x13, x12, x13
  404810:	add	x11, x11, x13
  404814:	ldr	x11, [x11, #16]
  404818:	str	x9, [x11, #24]
  40481c:	ldr	x9, [x10, #40]
  404820:	ldr	x11, [x8]
  404824:	add	x11, x11, #0x20
  404828:	ldursw	x13, [x29, #-36]
  40482c:	mul	x12, x12, x13
  404830:	add	x11, x11, x12
  404834:	str	x9, [x11, #16]
  404838:	ldr	x8, [sp, #16]
  40483c:	ldr	x9, [x8]
  404840:	mov	x10, #0x8038                	// #32824
  404844:	add	x9, x9, x10
  404848:	ldr	x9, [x9]
  40484c:	mov	x10, #0x2000                	// #8192
  404850:	mul	x9, x9, x10
  404854:	ldr	x10, [sp, #24]
  404858:	ldr	x11, [x10, #48]
  40485c:	ldr	w12, [x11, #40]
  404860:	mov	w11, w12
  404864:	add	x9, x9, x11
  404868:	str	x9, [x10, #16]
  40486c:	bl	404e18 <clear@@Base+0x12d8>
  404870:	ldr	x8, [sp, #24]
  404874:	str	x0, [x8, #8]
  404878:	mov	x9, #0xffffffffffffffff    	// #-1
  40487c:	cmp	x0, x9
  404880:	b.eq	4048a4 <clear@@Base+0xd64>  // b.none
  404884:	ldr	x8, [sp, #24]
  404888:	ldr	x9, [x8, #16]
  40488c:	ldr	x10, [x8, #8]
  404890:	cmp	x9, x10
  404894:	b.lt	4048a4 <clear@@Base+0xd64>  // b.tstop
  404898:	mov	w8, #0xffffffff            	// #-1
  40489c:	stur	w8, [x29, #-4]
  4048a0:	b	404e08 <clear@@Base+0x12c8>
  4048a4:	ldr	x8, [sp, #24]
  4048a8:	ldr	x9, [x8, #16]
  4048ac:	ldr	x10, [sp, #16]
  4048b0:	ldr	x11, [x10]
  4048b4:	mov	x12, #0x8028                	// #32808
  4048b8:	add	x11, x11, x12
  4048bc:	ldr	x11, [x11]
  4048c0:	cmp	x9, x11
  4048c4:	b.eq	404964 <clear@@Base+0xe24>  // b.none
  4048c8:	ldr	x8, [sp, #16]
  4048cc:	ldr	x9, [x8]
  4048d0:	mov	x10, #0x8024                	// #32804
  4048d4:	add	x9, x9, x10
  4048d8:	ldr	w11, [x9]
  4048dc:	and	w11, w11, #0x1
  4048e0:	cbnz	w11, 4048f0 <clear@@Base+0xdb0>
  4048e4:	mov	w8, #0x3f                  	// #63
  4048e8:	stur	w8, [x29, #-4]
  4048ec:	b	404e08 <clear@@Base+0x12c8>
  4048f0:	ldr	x8, [sp, #16]
  4048f4:	ldr	x9, [x8]
  4048f8:	mov	x10, #0x8020                	// #32800
  4048fc:	add	x9, x9, x10
  404900:	ldr	w0, [x9]
  404904:	ldr	x9, [sp, #24]
  404908:	ldr	x1, [x9, #16]
  40490c:	mov	w11, wzr
  404910:	mov	w2, w11
  404914:	bl	401880 <lseek@plt>
  404918:	mov	x8, #0xffffffffffffffff    	// #-1
  40491c:	cmp	x0, x8
  404920:	b.ne	404948 <clear@@Base+0xe08>  // b.any
  404924:	adrp	x0, 420000 <winch@@Base+0xe04>
  404928:	add	x0, x0, #0xf45
  40492c:	mov	x8, xzr
  404930:	mov	x1, x8
  404934:	bl	41aa84 <error@@Base>
  404938:	bl	403b74 <clear@@Base+0x34>
  40493c:	mov	w9, #0xffffffff            	// #-1
  404940:	stur	w9, [x29, #-4]
  404944:	b	404e08 <clear@@Base+0x12c8>
  404948:	ldr	x8, [sp, #24]
  40494c:	ldr	x9, [x8, #16]
  404950:	ldr	x10, [sp, #16]
  404954:	ldr	x11, [x10]
  404958:	mov	x12, #0x8028                	// #32808
  40495c:	add	x11, x11, x12
  404960:	str	x9, [x11]
  404964:	ldr	x8, [sp, #8]
  404968:	ldr	w9, [x8]
  40496c:	mov	w10, #0xffffffff            	// #-1
  404970:	cmp	w9, w10
  404974:	b.eq	4049b4 <clear@@Base+0xe74>  // b.none
  404978:	ldr	x8, [sp, #8]
  40497c:	ldr	w9, [x8]
  404980:	ldr	x10, [sp, #24]
  404984:	ldr	x11, [x10, #48]
  404988:	add	x11, x11, #0x2c
  40498c:	ldr	x12, [x10, #48]
  404990:	ldr	w13, [x12, #40]
  404994:	mov	w12, w13
  404998:	add	x11, x11, x12
  40499c:	strb	w9, [x11]
  4049a0:	mov	w9, #0x1                   	// #1
  4049a4:	stur	w9, [x29, #-28]
  4049a8:	mov	w9, #0xffffffff            	// #-1
  4049ac:	str	w9, [x8]
  4049b0:	b	404a68 <clear@@Base+0xf28>
  4049b4:	ldr	x8, [sp, #16]
  4049b8:	ldr	x9, [x8]
  4049bc:	mov	x10, #0x8024                	// #32804
  4049c0:	add	x9, x9, x10
  4049c4:	ldr	w11, [x9]
  4049c8:	and	w11, w11, #0x8
  4049cc:	cbz	w11, 404a20 <clear@@Base+0xee0>
  4049d0:	ldr	x8, [sp, #16]
  4049d4:	ldr	x9, [x8]
  4049d8:	mov	x10, #0x8028                	// #32808
  4049dc:	add	x9, x9, x10
  4049e0:	ldr	x9, [x9]
  4049e4:	adrp	x10, 422000 <winch@@Base+0x2e04>
  4049e8:	add	x10, x10, #0x298
  4049ec:	add	x9, x10, x9
  4049f0:	ldrb	w11, [x9]
  4049f4:	ldr	x9, [sp, #24]
  4049f8:	ldr	x10, [x9, #48]
  4049fc:	add	x10, x10, #0x2c
  404a00:	ldr	x12, [x9, #48]
  404a04:	ldr	w13, [x12, #40]
  404a08:	mov	w12, w13
  404a0c:	add	x10, x10, x12
  404a10:	strb	w11, [x10]
  404a14:	mov	w11, #0x1                   	// #1
  404a18:	stur	w11, [x29, #-28]
  404a1c:	b	404a68 <clear@@Base+0xf28>
  404a20:	ldr	x8, [sp, #16]
  404a24:	ldr	x9, [x8]
  404a28:	mov	x10, #0x8020                	// #32800
  404a2c:	add	x9, x9, x10
  404a30:	ldr	w0, [x9]
  404a34:	ldr	x9, [sp, #24]
  404a38:	ldr	x10, [x9, #48]
  404a3c:	add	x10, x10, #0x2c
  404a40:	ldr	x11, [x9, #48]
  404a44:	ldr	w12, [x11, #40]
  404a48:	mov	w11, w12
  404a4c:	add	x1, x10, x11
  404a50:	ldr	x10, [x9, #48]
  404a54:	ldr	w12, [x10, #40]
  404a58:	mov	w13, #0x2000                	// #8192
  404a5c:	subs	w2, w13, w12
  404a60:	bl	41a150 <clear@@Base+0x16610>
  404a64:	stur	w0, [x29, #-28]
  404a68:	ldur	w8, [x29, #-28]
  404a6c:	mov	w9, #0xfffffffe            	// #-2
  404a70:	cmp	w8, w9
  404a74:	b.ne	404a84 <clear@@Base+0xf44>  // b.any
  404a78:	mov	w8, #0xffffffff            	// #-1
  404a7c:	stur	w8, [x29, #-4]
  404a80:	b	404e08 <clear@@Base+0x12c8>
  404a84:	ldur	w8, [x29, #-28]
  404a88:	cmp	w8, #0x0
  404a8c:	cset	w8, ge  // ge = tcont
  404a90:	tbnz	w8, #0, 404ab0 <clear@@Base+0xf70>
  404a94:	adrp	x0, 420000 <winch@@Base+0xe04>
  404a98:	add	x0, x0, #0xf50
  404a9c:	mov	x8, xzr
  404aa0:	mov	x1, x8
  404aa4:	bl	41aa84 <error@@Base>
  404aa8:	bl	403b74 <clear@@Base+0x34>
  404aac:	stur	wzr, [x29, #-28]
  404ab0:	adrp	x8, 440000 <PC+0x4798>
  404ab4:	add	x8, x8, #0x18c
  404ab8:	ldr	w9, [x8]
  404abc:	cbnz	w9, 404b18 <clear@@Base+0xfd8>
  404ac0:	adrp	x8, 438000 <winch@@Base+0x18e04>
  404ac4:	add	x8, x8, #0x270
  404ac8:	ldr	w9, [x8]
  404acc:	cmp	w9, #0x0
  404ad0:	cset	w9, lt  // lt = tstop
  404ad4:	tbnz	w9, #0, 404b18 <clear@@Base+0xfd8>
  404ad8:	ldur	w8, [x29, #-28]
  404adc:	cmp	w8, #0x0
  404ae0:	cset	w8, le
  404ae4:	tbnz	w8, #0, 404b18 <clear@@Base+0xfd8>
  404ae8:	adrp	x8, 438000 <winch@@Base+0x18e04>
  404aec:	add	x8, x8, #0x270
  404af0:	ldr	w0, [x8]
  404af4:	ldr	x8, [sp, #24]
  404af8:	ldr	x9, [x8, #48]
  404afc:	add	x9, x9, #0x2c
  404b00:	ldr	x10, [x8, #48]
  404b04:	ldr	w11, [x10, #40]
  404b08:	mov	w10, w11
  404b0c:	add	x1, x9, x10
  404b10:	ldursw	x2, [x29, #-28]
  404b14:	bl	401a80 <write@plt>
  404b18:	ldursw	x8, [x29, #-28]
  404b1c:	ldr	x9, [sp, #16]
  404b20:	ldr	x10, [x9]
  404b24:	mov	x11, #0x8028                	// #32808
  404b28:	add	x10, x10, x11
  404b2c:	ldr	x11, [x10]
  404b30:	add	x8, x11, x8
  404b34:	str	x8, [x10]
  404b38:	ldur	w12, [x29, #-28]
  404b3c:	ldr	x8, [sp, #24]
  404b40:	ldr	x10, [x8, #48]
  404b44:	ldr	w13, [x10, #40]
  404b48:	add	w12, w13, w12
  404b4c:	str	w12, [x10, #40]
  404b50:	ldur	w12, [x29, #-28]
  404b54:	cbnz	w12, 404c88 <clear@@Base+0x1148>
  404b58:	ldr	x8, [sp, #24]
  404b5c:	ldr	x9, [x8, #16]
  404b60:	ldr	x10, [sp, #16]
  404b64:	ldr	x11, [x10]
  404b68:	mov	x12, #0x8048                	// #32840
  404b6c:	add	x11, x11, x12
  404b70:	str	x9, [x11]
  404b74:	adrp	x9, 440000 <PC+0x4798>
  404b78:	add	x9, x9, #0x1f4
  404b7c:	ldr	w13, [x9]
  404b80:	cbz	w13, 404c6c <clear@@Base+0x112c>
  404b84:	ldur	w8, [x29, #-32]
  404b88:	cbnz	w8, 404ba8 <clear@@Base+0x1068>
  404b8c:	bl	41c8b0 <error@@Base+0x1e2c>
  404b90:	sub	x1, x29, #0x40
  404b94:	ldr	x8, [sp, #24]
  404b98:	str	x0, [x8]
  404b9c:	adrp	x0, 422000 <winch@@Base+0x2e04>
  404ba0:	add	x0, x0, #0x1d4
  404ba4:	bl	41ad34 <error@@Base+0x2b0>
  404ba8:	mov	w8, #0x1                   	// #1
  404bac:	mov	w0, w8
  404bb0:	str	w8, [sp, #4]
  404bb4:	bl	4019e0 <sleep@plt>
  404bb8:	ldr	w8, [sp, #4]
  404bbc:	stur	w8, [x29, #-32]
  404bc0:	adrp	x9, 440000 <PC+0x4798>
  404bc4:	add	x9, x9, #0x2bc
  404bc8:	ldr	w10, [x9]
  404bcc:	cmp	w10, #0x1
  404bd0:	b.ne	404c6c <clear@@Base+0x112c>  // b.any
  404bd4:	bl	404ed0 <clear@@Base+0x1390>
  404bd8:	str	x0, [sp, #40]
  404bdc:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  404be0:	add	x8, x8, #0x878
  404be4:	ldr	x0, [x8]
  404be8:	bl	411ad8 <clear@@Base+0xdf98>
  404bec:	add	x1, sp, #0x30
  404bf0:	bl	420c48 <winch@@Base+0x1a4c>
  404bf4:	str	w0, [sp, #36]
  404bf8:	ldr	w9, [sp, #36]
  404bfc:	cbnz	w9, 404c6c <clear@@Base+0x112c>
  404c00:	ldr	x8, [sp, #56]
  404c04:	adrp	x9, 440000 <PC+0x4798>
  404c08:	add	x9, x9, #0x1f8
  404c0c:	ldr	x9, [x9]
  404c10:	cmp	x8, x9
  404c14:	b.ne	404c50 <clear@@Base+0x1110>  // b.any
  404c18:	ldr	x8, [sp, #48]
  404c1c:	adrp	x9, 440000 <PC+0x4798>
  404c20:	add	x9, x9, #0x200
  404c24:	ldr	x9, [x9]
  404c28:	cmp	x8, x9
  404c2c:	b.ne	404c50 <clear@@Base+0x1110>  // b.any
  404c30:	ldr	x8, [sp, #40]
  404c34:	mov	x9, #0xffffffffffffffff    	// #-1
  404c38:	cmp	x8, x9
  404c3c:	b.eq	404c6c <clear@@Base+0x112c>  // b.none
  404c40:	ldr	x8, [sp, #96]
  404c44:	ldr	x9, [sp, #40]
  404c48:	cmp	x8, x9
  404c4c:	b.ge	404c6c <clear@@Base+0x112c>  // b.tcont
  404c50:	adrp	x8, 440000 <PC+0x4798>
  404c54:	add	x8, x8, #0x20c
  404c58:	mov	w9, #0x2                   	// #2
  404c5c:	str	w9, [x8]
  404c60:	mov	w9, #0xffffffff            	// #-1
  404c64:	stur	w9, [x29, #-4]
  404c68:	b	404e08 <clear@@Base+0x12c8>
  404c6c:	adrp	x8, 440000 <PC+0x4798>
  404c70:	add	x8, x8, #0x2f0
  404c74:	ldr	w9, [x8]
  404c78:	cbz	w9, 404c88 <clear@@Base+0x1148>
  404c7c:	mov	w8, #0xffffffff            	// #-1
  404c80:	stur	w8, [x29, #-4]
  404c84:	b	404e08 <clear@@Base+0x12c8>
  404c88:	ldr	x8, [sp, #16]
  404c8c:	ldr	x9, [x8]
  404c90:	ldr	x9, [x9]
  404c94:	ldr	x10, [sp, #24]
  404c98:	ldr	x11, [x10, #40]
  404c9c:	cmp	x9, x11
  404ca0:	b.eq	404db0 <clear@@Base+0x1270>  // b.none
  404ca4:	ldr	x8, [sp, #24]
  404ca8:	ldr	x9, [x8, #40]
  404cac:	ldr	x9, [x9, #8]
  404cb0:	ldr	x10, [x8, #40]
  404cb4:	ldr	x10, [x10]
  404cb8:	str	x9, [x10, #8]
  404cbc:	ldr	x9, [x8, #40]
  404cc0:	ldr	x9, [x9]
  404cc4:	ldr	x10, [x8, #40]
  404cc8:	ldr	x10, [x10, #8]
  404ccc:	str	x9, [x10]
  404cd0:	ldr	x9, [sp, #16]
  404cd4:	ldr	x10, [x9]
  404cd8:	ldr	x10, [x10]
  404cdc:	ldr	x11, [x8, #40]
  404ce0:	str	x10, [x11]
  404ce4:	ldr	x10, [x9]
  404ce8:	ldr	x11, [x8, #40]
  404cec:	str	x10, [x11, #8]
  404cf0:	ldr	x10, [x8, #40]
  404cf4:	ldr	x11, [x9]
  404cf8:	ldr	x11, [x11]
  404cfc:	str	x10, [x11, #8]
  404d00:	ldr	x10, [x8, #40]
  404d04:	ldr	x11, [x9]
  404d08:	str	x10, [x11]
  404d0c:	ldr	x10, [x8, #40]
  404d10:	ldr	x10, [x10, #24]
  404d14:	ldr	x11, [x8, #40]
  404d18:	ldr	x11, [x11, #16]
  404d1c:	str	x10, [x11, #24]
  404d20:	ldr	x10, [x8, #40]
  404d24:	ldr	x10, [x10, #16]
  404d28:	ldr	x11, [x8, #40]
  404d2c:	ldr	x11, [x11, #24]
  404d30:	str	x10, [x11, #16]
  404d34:	ldr	x10, [x9]
  404d38:	mov	x11, #0x20                  	// #32
  404d3c:	add	x10, x10, #0x20
  404d40:	ldursw	x12, [x29, #-36]
  404d44:	mul	x12, x11, x12
  404d48:	add	x10, x10, x12
  404d4c:	ldr	x10, [x10, #16]
  404d50:	ldr	x12, [x8, #40]
  404d54:	str	x10, [x12, #16]
  404d58:	ldr	x10, [x9]
  404d5c:	add	x10, x10, #0x20
  404d60:	ldursw	x12, [x29, #-36]
  404d64:	mul	x12, x11, x12
  404d68:	add	x10, x10, x12
  404d6c:	ldr	x12, [x8, #40]
  404d70:	str	x10, [x12, #24]
  404d74:	ldr	x10, [x8, #40]
  404d78:	ldr	x12, [x9]
  404d7c:	add	x12, x12, #0x20
  404d80:	ldursw	x13, [x29, #-36]
  404d84:	mul	x13, x11, x13
  404d88:	add	x12, x12, x13
  404d8c:	ldr	x12, [x12, #16]
  404d90:	str	x10, [x12, #24]
  404d94:	ldr	x10, [x8, #40]
  404d98:	ldr	x12, [x9]
  404d9c:	add	x12, x12, #0x20
  404da0:	ldursw	x13, [x29, #-36]
  404da4:	mul	x11, x11, x13
  404da8:	add	x11, x12, x11
  404dac:	str	x10, [x11, #16]
  404db0:	ldr	x8, [sp, #16]
  404db4:	ldr	x9, [x8]
  404db8:	mov	x10, #0x8040                	// #32832
  404dbc:	add	x9, x9, x10
  404dc0:	ldr	w11, [x9]
  404dc4:	ldr	x9, [sp, #24]
  404dc8:	ldr	x10, [x9, #48]
  404dcc:	ldr	w12, [x10, #40]
  404dd0:	cmp	w11, w12
  404dd4:	b.cc	404ddc <clear@@Base+0x129c>  // b.lo, b.ul, b.last
  404dd8:	b	404838 <clear@@Base+0xcf8>
  404ddc:	ldr	x8, [sp, #24]
  404de0:	ldr	x9, [x8, #48]
  404de4:	add	x9, x9, #0x2c
  404de8:	ldr	x10, [sp, #16]
  404dec:	ldr	x11, [x10]
  404df0:	mov	x12, #0x8040                	// #32832
  404df4:	add	x11, x11, x12
  404df8:	ldr	w13, [x11]
  404dfc:	mov	w11, w13
  404e00:	ldrb	w13, [x9, x11]
  404e04:	stur	w13, [x29, #-4]
  404e08:	ldur	w0, [x29, #-4]
  404e0c:	ldp	x29, x30, [sp, #240]
  404e10:	add	sp, sp, #0x100
  404e14:	ret
  404e18:	sub	sp, sp, #0x10
  404e1c:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  404e20:	add	x8, x8, #0xe00
  404e24:	ldr	x9, [x8]
  404e28:	str	x8, [sp]
  404e2c:	cbnz	x9, 404e3c <clear@@Base+0x12fc>
  404e30:	mov	x8, #0xffffffffffffffff    	// #-1
  404e34:	str	x8, [sp, #8]
  404e38:	b	404ec4 <clear@@Base+0x1384>
  404e3c:	adrp	x8, 440000 <PC+0x4798>
  404e40:	add	x8, x8, #0x1f4
  404e44:	ldr	w9, [x8]
  404e48:	cbz	w9, 404e58 <clear@@Base+0x1318>
  404e4c:	mov	x8, #0xffffffffffffffff    	// #-1
  404e50:	str	x8, [sp, #8]
  404e54:	b	404ec4 <clear@@Base+0x1384>
  404e58:	ldr	x8, [sp]
  404e5c:	ldr	x9, [x8]
  404e60:	mov	x10, #0x8024                	// #32804
  404e64:	add	x9, x9, x10
  404e68:	ldr	w11, [x9]
  404e6c:	and	w11, w11, #0x8
  404e70:	cbz	w11, 404e88 <clear@@Base+0x1348>
  404e74:	adrp	x8, 425000 <winch@@Base+0x5e04>
  404e78:	add	x8, x8, #0x360
  404e7c:	ldrsw	x8, [x8]
  404e80:	str	x8, [sp, #8]
  404e84:	b	404ec4 <clear@@Base+0x1384>
  404e88:	ldr	x8, [sp]
  404e8c:	ldr	x9, [x8]
  404e90:	mov	x10, #0x8024                	// #32804
  404e94:	add	x9, x9, x10
  404e98:	ldr	w11, [x9]
  404e9c:	and	w11, w11, #0x10
  404ea0:	cbz	w11, 404eac <clear@@Base+0x136c>
  404ea4:	str	xzr, [sp, #8]
  404ea8:	b	404ec4 <clear@@Base+0x1384>
  404eac:	ldr	x8, [sp]
  404eb0:	ldr	x9, [x8]
  404eb4:	mov	x10, #0x8048                	// #32840
  404eb8:	add	x9, x9, x10
  404ebc:	ldr	x9, [x9]
  404ec0:	str	x9, [sp, #8]
  404ec4:	ldr	x0, [sp, #8]
  404ec8:	add	sp, sp, #0x10
  404ecc:	ret
  404ed0:	sub	sp, sp, #0x10
  404ed4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  404ed8:	add	x8, x8, #0xe00
  404edc:	ldr	x9, [x8]
  404ee0:	str	x8, [sp]
  404ee4:	cbnz	x9, 404ef4 <clear@@Base+0x13b4>
  404ee8:	mov	x8, #0xffffffffffffffff    	// #-1
  404eec:	str	x8, [sp, #8]
  404ef0:	b	404f2c <clear@@Base+0x13ec>
  404ef4:	ldr	x8, [sp]
  404ef8:	ldr	x9, [x8]
  404efc:	mov	x10, #0x8038                	// #32824
  404f00:	add	x9, x9, x10
  404f04:	ldr	x9, [x9]
  404f08:	mov	x10, #0x2000                	// #8192
  404f0c:	mul	x9, x9, x10
  404f10:	ldr	x10, [x8]
  404f14:	mov	x11, #0x8040                	// #32832
  404f18:	add	x10, x10, x11
  404f1c:	ldr	w12, [x10]
  404f20:	mov	w10, w12
  404f24:	add	x9, x9, x10
  404f28:	str	x9, [sp, #8]
  404f2c:	ldr	x0, [sp, #8]
  404f30:	add	sp, sp, #0x10
  404f34:	ret
  404f38:	sub	sp, sp, #0x20
  404f3c:	stp	x29, x30, [sp, #16]
  404f40:	add	x29, sp, #0x10
  404f44:	mov	w8, #0xffffffff            	// #-1
  404f48:	stur	w0, [x29, #-4]
  404f4c:	ldur	w9, [x29, #-4]
  404f50:	cmp	w9, w8
  404f54:	b.eq	404f84 <clear@@Base+0x1444>  // b.none
  404f58:	adrp	x8, 438000 <winch@@Base+0x18e04>
  404f5c:	add	x8, x8, #0x27c
  404f60:	ldr	w9, [x8]
  404f64:	mov	w10, #0xffffffff            	// #-1
  404f68:	cmp	w9, w10
  404f6c:	b.eq	404f84 <clear@@Base+0x1444>  // b.none
  404f70:	adrp	x0, 420000 <winch@@Base+0xe04>
  404f74:	add	x0, x0, #0xf5b
  404f78:	mov	x8, xzr
  404f7c:	mov	x1, x8
  404f80:	bl	41aa84 <error@@Base>
  404f84:	ldur	w8, [x29, #-4]
  404f88:	adrp	x9, 438000 <winch@@Base+0x18e04>
  404f8c:	add	x9, x9, #0x27c
  404f90:	str	w8, [x9]
  404f94:	ldp	x29, x30, [sp, #16]
  404f98:	add	sp, sp, #0x20
  404f9c:	ret
  404fa0:	sub	sp, sp, #0x20
  404fa4:	stp	x29, x30, [sp, #16]
  404fa8:	add	x29, sp, #0x10
  404fac:	adrp	x8, 438000 <winch@@Base+0x18e04>
  404fb0:	add	x8, x8, #0x270
  404fb4:	ldr	w9, [x8]
  404fb8:	cmp	w9, #0x0
  404fbc:	cset	w9, ge  // ge = tcont
  404fc0:	str	x8, [sp, #8]
  404fc4:	tbnz	w9, #0, 404fcc <clear@@Base+0x148c>
  404fc8:	b	405078 <clear@@Base+0x1538>
  404fcc:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  404fd0:	add	x8, x8, #0xe08
  404fd4:	ldr	w9, [x8]
  404fd8:	cbnz	w9, 405050 <clear@@Base+0x1510>
  404fdc:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  404fe0:	add	x8, x8, #0xe00
  404fe4:	ldr	x8, [x8]
  404fe8:	mov	x9, #0x8048                	// #32840
  404fec:	add	x8, x8, x9
  404ff0:	ldr	x8, [x8]
  404ff4:	mov	x9, #0xffffffffffffffff    	// #-1
  404ff8:	cmp	x8, x9
  404ffc:	b.ne	405050 <clear@@Base+0x1510>  // b.any
  405000:	mov	w8, #0x1                   	// #1
  405004:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  405008:	add	x9, x9, #0xe08
  40500c:	str	w8, [x9]
  405010:	adrp	x0, 420000 <winch@@Base+0xe04>
  405014:	add	x0, x0, #0xf70
  405018:	mov	x9, xzr
  40501c:	mov	x1, x9
  405020:	bl	41ad34 <error@@Base+0x2b0>
  405024:	bl	405084 <clear@@Base+0x1544>
  405028:	mov	w8, #0xffffffff            	// #-1
  40502c:	cmp	w0, w8
  405030:	b.eq	405050 <clear@@Base+0x1510>  // b.none
  405034:	adrp	x8, 440000 <PC+0x4798>
  405038:	add	x8, x8, #0x2f0
  40503c:	ldr	w9, [x8]
  405040:	and	w9, w9, #0x3
  405044:	cbz	w9, 40504c <clear@@Base+0x150c>
  405048:	b	405050 <clear@@Base+0x1510>
  40504c:	b	405024 <clear@@Base+0x14e4>
  405050:	ldr	x8, [sp, #8]
  405054:	ldr	w0, [x8]
  405058:	bl	401a60 <close@plt>
  40505c:	mov	w9, #0xffffffff            	// #-1
  405060:	ldr	x8, [sp, #8]
  405064:	str	w9, [x8]
  405068:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  40506c:	add	x10, x10, #0x890
  405070:	mov	x11, xzr
  405074:	str	x11, [x10]
  405078:	ldp	x29, x30, [sp, #16]
  40507c:	add	sp, sp, #0x20
  405080:	ret
  405084:	sub	sp, sp, #0x20
  405088:	stp	x29, x30, [sp, #16]
  40508c:	add	x29, sp, #0x10
  405090:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405094:	add	x8, x8, #0xe00
  405098:	ldr	x9, [x8]
  40509c:	str	x8, [sp]
  4050a0:	cbnz	x9, 4050b0 <clear@@Base+0x1570>
  4050a4:	mov	w8, #0xffffffff            	// #-1
  4050a8:	stur	w8, [x29, #-4]
  4050ac:	b	405148 <clear@@Base+0x1608>
  4050b0:	bl	4044b0 <clear@@Base+0x970>
  4050b4:	str	w0, [sp, #8]
  4050b8:	ldr	w8, [sp, #8]
  4050bc:	mov	w9, #0xffffffff            	// #-1
  4050c0:	cmp	w8, w9
  4050c4:	b.ne	4050d4 <clear@@Base+0x1594>  // b.any
  4050c8:	mov	w8, #0xffffffff            	// #-1
  4050cc:	stur	w8, [x29, #-4]
  4050d0:	b	405148 <clear@@Base+0x1608>
  4050d4:	ldr	x8, [sp]
  4050d8:	ldr	x9, [x8]
  4050dc:	mov	x10, #0x8040                	// #32832
  4050e0:	add	x9, x9, x10
  4050e4:	ldr	w11, [x9]
  4050e8:	mov	w12, #0x1fff                	// #8191
  4050ec:	cmp	w11, w12
  4050f0:	b.cs	405114 <clear@@Base+0x15d4>  // b.hs, b.nlast
  4050f4:	ldr	x8, [sp]
  4050f8:	ldr	x9, [x8]
  4050fc:	mov	x10, #0x8040                	// #32832
  405100:	add	x9, x9, x10
  405104:	ldr	w11, [x9]
  405108:	add	w11, w11, #0x1
  40510c:	str	w11, [x9]
  405110:	b	405140 <clear@@Base+0x1600>
  405114:	ldr	x8, [sp]
  405118:	ldr	x9, [x8]
  40511c:	mov	x10, #0x8038                	// #32824
  405120:	add	x9, x9, x10
  405124:	ldr	x10, [x9]
  405128:	add	x10, x10, #0x1
  40512c:	str	x10, [x9]
  405130:	ldr	x9, [x8]
  405134:	mov	x10, #0x8040                	// #32832
  405138:	add	x9, x9, x10
  40513c:	str	wzr, [x9]
  405140:	ldr	w8, [sp, #8]
  405144:	stur	w8, [x29, #-4]
  405148:	ldur	w0, [x29, #-4]
  40514c:	ldp	x29, x30, [sp, #16]
  405150:	add	sp, sp, #0x20
  405154:	ret
  405158:	sub	sp, sp, #0x50
  40515c:	stp	x29, x30, [sp, #64]
  405160:	add	x29, sp, #0x40
  405164:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405168:	add	x8, x8, #0xe00
  40516c:	mov	x9, #0x2000                	// #8192
  405170:	stur	wzr, [x29, #-20]
  405174:	ldr	x10, [x8]
  405178:	mov	x11, #0x8028                	// #32808
  40517c:	add	x10, x10, x11
  405180:	ldr	x10, [x10]
  405184:	add	x10, x10, #0x2, lsl #12
  405188:	subs	x10, x10, #0x1
  40518c:	sdiv	x9, x10, x9
  405190:	str	x9, [sp, #24]
  405194:	str	xzr, [sp, #32]
  405198:	str	x8, [sp, #8]
  40519c:	ldr	x8, [sp, #32]
  4051a0:	ldr	x9, [sp, #24]
  4051a4:	cmp	x8, x9
  4051a8:	b.ge	40526c <clear@@Base+0x172c>  // b.tcont
  4051ac:	str	wzr, [sp, #20]
  4051b0:	ldr	x8, [sp, #8]
  4051b4:	ldr	x9, [x8]
  4051b8:	ldr	x9, [x9]
  4051bc:	stur	x9, [x29, #-16]
  4051c0:	ldur	x8, [x29, #-16]
  4051c4:	ldr	x9, [sp, #8]
  4051c8:	ldr	x10, [x9]
  4051cc:	cmp	x8, x10
  4051d0:	b.eq	405230 <clear@@Base+0x16f0>  // b.none
  4051d4:	ldur	x8, [x29, #-16]
  4051d8:	stur	x8, [x29, #-8]
  4051dc:	ldur	x8, [x29, #-8]
  4051e0:	ldr	x8, [x8, #32]
  4051e4:	ldr	x9, [sp, #32]
  4051e8:	cmp	x8, x9
  4051ec:	b.ne	405220 <clear@@Base+0x16e0>  // b.any
  4051f0:	adrp	x8, 438000 <winch@@Base+0x18e04>
  4051f4:	add	x8, x8, #0x270
  4051f8:	ldr	w0, [x8]
  4051fc:	ldur	x8, [x29, #-8]
  405200:	add	x1, x8, #0x2c
  405204:	ldur	x8, [x29, #-8]
  405208:	ldr	w9, [x8, #40]
  40520c:	mov	w2, w9
  405210:	bl	401a80 <write@plt>
  405214:	mov	w9, #0x1                   	// #1
  405218:	str	w9, [sp, #20]
  40521c:	b	405230 <clear@@Base+0x16f0>
  405220:	ldur	x8, [x29, #-16]
  405224:	ldr	x8, [x8]
  405228:	stur	x8, [x29, #-16]
  40522c:	b	4051c0 <clear@@Base+0x1680>
  405230:	ldr	w8, [sp, #20]
  405234:	cbnz	w8, 40525c <clear@@Base+0x171c>
  405238:	ldur	w8, [x29, #-20]
  40523c:	cbnz	w8, 40525c <clear@@Base+0x171c>
  405240:	adrp	x0, 420000 <winch@@Base+0xe04>
  405244:	add	x0, x0, #0xf82
  405248:	mov	x8, xzr
  40524c:	mov	x1, x8
  405250:	bl	41aa84 <error@@Base>
  405254:	mov	w9, #0x1                   	// #1
  405258:	stur	w9, [x29, #-20]
  40525c:	ldr	x8, [sp, #32]
  405260:	add	x8, x8, #0x1
  405264:	str	x8, [sp, #32]
  405268:	b	40519c <clear@@Base+0x165c>
  40526c:	ldp	x29, x30, [sp, #64]
  405270:	add	sp, sp, #0x50
  405274:	ret
  405278:	sub	sp, sp, #0x40
  40527c:	stp	x29, x30, [sp, #48]
  405280:	add	x29, sp, #0x30
  405284:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405288:	add	x8, x8, #0xe00
  40528c:	stur	x0, [x29, #-16]
  405290:	ldr	x9, [x8]
  405294:	str	x8, [sp, #8]
  405298:	cbnz	x9, 4052a4 <clear@@Base+0x1764>
  40529c:	stur	wzr, [x29, #-4]
  4052a0:	b	405414 <clear@@Base+0x18d4>
  4052a4:	bl	404e18 <clear@@Base+0x12d8>
  4052a8:	str	x0, [sp, #16]
  4052ac:	ldur	x8, [x29, #-16]
  4052b0:	cmp	x8, #0x0
  4052b4:	cset	w9, lt  // lt = tstop
  4052b8:	tbnz	w9, #0, 4052dc <clear@@Base+0x179c>
  4052bc:	ldr	x8, [sp, #16]
  4052c0:	mov	x9, #0xffffffffffffffff    	// #-1
  4052c4:	cmp	x8, x9
  4052c8:	b.eq	4052e8 <clear@@Base+0x17a8>  // b.none
  4052cc:	ldur	x8, [x29, #-16]
  4052d0:	ldr	x9, [sp, #16]
  4052d4:	cmp	x8, x9
  4052d8:	b.le	4052e8 <clear@@Base+0x17a8>
  4052dc:	mov	w8, #0x1                   	// #1
  4052e0:	stur	w8, [x29, #-4]
  4052e4:	b	405414 <clear@@Base+0x18d4>
  4052e8:	ldur	x8, [x29, #-16]
  4052ec:	mov	x9, #0x2000                	// #8192
  4052f0:	sdiv	x8, x8, x9
  4052f4:	str	x8, [sp, #24]
  4052f8:	ldr	x8, [sp, #8]
  4052fc:	ldr	x9, [x8]
  405300:	mov	x10, #0x8024                	// #32804
  405304:	add	x9, x9, x10
  405308:	ldr	w11, [x9]
  40530c:	and	w11, w11, #0x1
  405310:	cbnz	w11, 4053d4 <clear@@Base+0x1894>
  405314:	ldur	x8, [x29, #-16]
  405318:	ldr	x9, [sp, #8]
  40531c:	ldr	x10, [x9]
  405320:	mov	x11, #0x8028                	// #32808
  405324:	add	x10, x10, x11
  405328:	ldr	x10, [x10]
  40532c:	cmp	x8, x10
  405330:	b.eq	4053d4 <clear@@Base+0x1894>  // b.none
  405334:	ldr	x0, [sp, #24]
  405338:	bl	405424 <clear@@Base+0x18e4>
  40533c:	cbnz	w0, 4053d4 <clear@@Base+0x1894>
  405340:	ldr	x8, [sp, #8]
  405344:	ldr	x9, [x8]
  405348:	mov	x10, #0x8028                	// #32808
  40534c:	add	x9, x9, x10
  405350:	ldr	x9, [x9]
  405354:	ldur	x10, [x29, #-16]
  405358:	cmp	x9, x10
  40535c:	b.le	40536c <clear@@Base+0x182c>
  405360:	mov	w8, #0x1                   	// #1
  405364:	stur	w8, [x29, #-4]
  405368:	b	405414 <clear@@Base+0x18d4>
  40536c:	ldr	x8, [sp, #8]
  405370:	ldr	x9, [x8]
  405374:	mov	x10, #0x8028                	// #32808
  405378:	add	x9, x9, x10
  40537c:	ldr	x9, [x9]
  405380:	ldur	x10, [x29, #-16]
  405384:	cmp	x9, x10
  405388:	b.ge	4053cc <clear@@Base+0x188c>  // b.tcont
  40538c:	bl	405084 <clear@@Base+0x1544>
  405390:	mov	w8, #0xffffffff            	// #-1
  405394:	cmp	w0, w8
  405398:	b.ne	4053a8 <clear@@Base+0x1868>  // b.any
  40539c:	mov	w8, #0x1                   	// #1
  4053a0:	stur	w8, [x29, #-4]
  4053a4:	b	405414 <clear@@Base+0x18d4>
  4053a8:	adrp	x8, 440000 <PC+0x4798>
  4053ac:	add	x8, x8, #0x2f0
  4053b0:	ldr	w9, [x8]
  4053b4:	and	w9, w9, #0x3
  4053b8:	cbz	w9, 4053c8 <clear@@Base+0x1888>
  4053bc:	mov	w8, #0x1                   	// #1
  4053c0:	stur	w8, [x29, #-4]
  4053c4:	b	405414 <clear@@Base+0x18d4>
  4053c8:	b	40536c <clear@@Base+0x182c>
  4053cc:	stur	wzr, [x29, #-4]
  4053d0:	b	405414 <clear@@Base+0x18d4>
  4053d4:	ldr	x8, [sp, #24]
  4053d8:	ldr	x9, [sp, #8]
  4053dc:	ldr	x10, [x9]
  4053e0:	mov	x11, #0x8038                	// #32824
  4053e4:	add	x10, x10, x11
  4053e8:	str	x8, [x10]
  4053ec:	ldur	x8, [x29, #-16]
  4053f0:	mov	x10, #0x2000                	// #8192
  4053f4:	sdiv	x11, x8, x10
  4053f8:	mul	x10, x11, x10
  4053fc:	subs	x8, x8, x10
  405400:	ldr	x10, [x9]
  405404:	mov	x11, #0x8040                	// #32832
  405408:	add	x10, x10, x11
  40540c:	str	w8, [x10]
  405410:	stur	wzr, [x29, #-4]
  405414:	ldur	w0, [x29, #-4]
  405418:	ldp	x29, x30, [sp, #48]
  40541c:	add	sp, sp, #0x40
  405420:	ret
  405424:	sub	sp, sp, #0x30
  405428:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40542c:	add	x8, x8, #0xe00
  405430:	str	x0, [sp, #32]
  405434:	ldr	x9, [sp, #32]
  405438:	and	x9, x9, #0x3ff
  40543c:	str	w9, [sp, #12]
  405440:	ldr	x8, [x8]
  405444:	mov	x10, #0x20                  	// #32
  405448:	add	x8, x8, #0x20
  40544c:	ldrsw	x11, [sp, #12]
  405450:	mul	x10, x10, x11
  405454:	add	x8, x8, x10
  405458:	ldr	x8, [x8, #16]
  40545c:	str	x8, [sp, #16]
  405460:	ldr	x8, [sp, #16]
  405464:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  405468:	add	x9, x9, #0xe00
  40546c:	ldr	x9, [x9]
  405470:	mov	x10, #0x20                  	// #32
  405474:	add	x9, x9, #0x20
  405478:	ldrsw	x11, [sp, #12]
  40547c:	mul	x10, x10, x11
  405480:	add	x9, x9, x10
  405484:	cmp	x8, x9
  405488:	b.eq	4054c4 <clear@@Base+0x1984>  // b.none
  40548c:	ldr	x8, [sp, #16]
  405490:	str	x8, [sp, #24]
  405494:	ldr	x8, [sp, #24]
  405498:	ldr	x8, [x8, #32]
  40549c:	ldr	x9, [sp, #32]
  4054a0:	cmp	x8, x9
  4054a4:	b.ne	4054b4 <clear@@Base+0x1974>  // b.any
  4054a8:	mov	w8, #0x1                   	// #1
  4054ac:	str	w8, [sp, #44]
  4054b0:	b	4054c8 <clear@@Base+0x1988>
  4054b4:	ldr	x8, [sp, #16]
  4054b8:	ldr	x8, [x8, #16]
  4054bc:	str	x8, [sp, #16]
  4054c0:	b	405460 <clear@@Base+0x1920>
  4054c4:	str	wzr, [sp, #44]
  4054c8:	ldr	w0, [sp, #44]
  4054cc:	add	sp, sp, #0x30
  4054d0:	ret
  4054d4:	sub	sp, sp, #0x30
  4054d8:	stp	x29, x30, [sp, #32]
  4054dc:	add	x29, sp, #0x20
  4054e0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4054e4:	add	x8, x8, #0xe00
  4054e8:	ldr	x9, [x8]
  4054ec:	str	x8, [sp, #8]
  4054f0:	cbnz	x9, 4054fc <clear@@Base+0x19bc>
  4054f4:	stur	wzr, [x29, #-4]
  4054f8:	b	4055a4 <clear@@Base+0x1a64>
  4054fc:	ldr	x8, [sp, #8]
  405500:	ldr	x9, [x8]
  405504:	mov	x10, #0x8024                	// #32804
  405508:	add	x9, x9, x10
  40550c:	ldr	w11, [x9]
  405510:	and	w11, w11, #0x1
  405514:	cbz	w11, 405544 <clear@@Base+0x1a04>
  405518:	ldr	x8, [sp, #8]
  40551c:	ldr	x9, [x8]
  405520:	mov	x10, #0x8020                	// #32800
  405524:	add	x9, x9, x10
  405528:	ldr	w0, [x9]
  40552c:	bl	410b80 <clear@@Base+0xd040>
  405530:	ldr	x8, [sp, #8]
  405534:	ldr	x9, [x8]
  405538:	mov	x10, #0x8048                	// #32840
  40553c:	add	x9, x9, x10
  405540:	str	x0, [x9]
  405544:	bl	404e18 <clear@@Base+0x12d8>
  405548:	str	x0, [sp, #16]
  40554c:	ldr	x8, [sp, #16]
  405550:	mov	x9, #0xffffffffffffffff    	// #-1
  405554:	cmp	x8, x9
  405558:	b.eq	40556c <clear@@Base+0x1a2c>  // b.none
  40555c:	ldr	x0, [sp, #16]
  405560:	bl	405278 <clear@@Base+0x1738>
  405564:	stur	w0, [x29, #-4]
  405568:	b	4055a4 <clear@@Base+0x1a64>
  40556c:	bl	405084 <clear@@Base+0x1544>
  405570:	mov	w8, #0xffffffff            	// #-1
  405574:	cmp	w0, w8
  405578:	b.eq	4055a0 <clear@@Base+0x1a60>  // b.none
  40557c:	adrp	x8, 440000 <PC+0x4798>
  405580:	add	x8, x8, #0x2f0
  405584:	ldr	w9, [x8]
  405588:	and	w9, w9, #0x3
  40558c:	cbz	w9, 40559c <clear@@Base+0x1a5c>
  405590:	mov	w8, #0x1                   	// #1
  405594:	stur	w8, [x29, #-4]
  405598:	b	4055a4 <clear@@Base+0x1a64>
  40559c:	b	40556c <clear@@Base+0x1a2c>
  4055a0:	stur	wzr, [x29, #-4]
  4055a4:	ldur	w0, [x29, #-4]
  4055a8:	ldp	x29, x30, [sp, #32]
  4055ac:	add	sp, sp, #0x30
  4055b0:	ret
  4055b4:	sub	sp, sp, #0x40
  4055b8:	stp	x29, x30, [sp, #48]
  4055bc:	add	x29, sp, #0x30
  4055c0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4055c4:	add	x8, x8, #0xe00
  4055c8:	ldr	x9, [x8]
  4055cc:	str	x8, [sp]
  4055d0:	cbz	x9, 4055f0 <clear@@Base+0x1ab0>
  4055d4:	ldr	x8, [sp]
  4055d8:	ldr	x9, [x8]
  4055dc:	mov	x10, #0x8024                	// #32804
  4055e0:	add	x9, x9, x10
  4055e4:	ldr	w11, [x9]
  4055e8:	and	w11, w11, #0x1
  4055ec:	cbz	w11, 4055fc <clear@@Base+0x1abc>
  4055f0:	bl	4054d4 <clear@@Base+0x1994>
  4055f4:	stur	w0, [x29, #-4]
  4055f8:	b	405684 <clear@@Base+0x1b44>
  4055fc:	str	xzr, [sp, #8]
  405600:	ldr	x8, [sp]
  405604:	ldr	x9, [x8]
  405608:	ldr	x9, [x9]
  40560c:	str	x9, [sp, #24]
  405610:	ldr	x8, [sp, #24]
  405614:	ldr	x9, [sp]
  405618:	ldr	x10, [x9]
  40561c:	cmp	x8, x10
  405620:	b.eq	405678 <clear@@Base+0x1b38>  // b.none
  405624:	ldr	x8, [sp, #24]
  405628:	stur	x8, [x29, #-16]
  40562c:	ldur	x8, [x29, #-16]
  405630:	ldr	x8, [x8, #32]
  405634:	mov	x9, #0x2000                	// #8192
  405638:	mul	x8, x8, x9
  40563c:	ldur	x9, [x29, #-16]
  405640:	ldr	w10, [x9, #40]
  405644:	mov	w9, w10
  405648:	add	x8, x8, x9
  40564c:	str	x8, [sp, #16]
  405650:	ldr	x8, [sp, #16]
  405654:	ldr	x9, [sp, #8]
  405658:	cmp	x8, x9
  40565c:	b.le	405668 <clear@@Base+0x1b28>
  405660:	ldr	x8, [sp, #16]
  405664:	str	x8, [sp, #8]
  405668:	ldr	x8, [sp, #24]
  40566c:	ldr	x8, [x8]
  405670:	str	x8, [sp, #24]
  405674:	b	405610 <clear@@Base+0x1ad0>
  405678:	ldr	x0, [sp, #8]
  40567c:	bl	405278 <clear@@Base+0x1738>
  405680:	stur	w0, [x29, #-4]
  405684:	ldur	w0, [x29, #-4]
  405688:	ldp	x29, x30, [sp, #48]
  40568c:	add	sp, sp, #0x40
  405690:	ret
  405694:	sub	sp, sp, #0x30
  405698:	stp	x29, x30, [sp, #32]
  40569c:	add	x29, sp, #0x20
  4056a0:	mov	x8, xzr
  4056a4:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  4056a8:	add	x9, x9, #0xe00
  4056ac:	mov	x0, x8
  4056b0:	str	x9, [sp]
  4056b4:	bl	405278 <clear@@Base+0x1738>
  4056b8:	cbnz	w0, 4056c4 <clear@@Base+0x1b84>
  4056bc:	stur	wzr, [x29, #-4]
  4056c0:	b	405774 <clear@@Base+0x1c34>
  4056c4:	ldr	x8, [sp]
  4056c8:	ldr	x9, [x8]
  4056cc:	ldr	x9, [x9]
  4056d0:	str	x9, [sp, #8]
  4056d4:	ldr	x9, [sp, #8]
  4056d8:	ldr	x10, [x8]
  4056dc:	cmp	x9, x10
  4056e0:	b.ne	4056f0 <clear@@Base+0x1bb0>  // b.any
  4056e4:	mov	w8, #0x1                   	// #1
  4056e8:	stur	w8, [x29, #-4]
  4056ec:	b	405774 <clear@@Base+0x1c34>
  4056f0:	ldr	x8, [sp]
  4056f4:	ldr	x9, [x8]
  4056f8:	ldr	x9, [x9]
  4056fc:	str	x9, [sp, #16]
  405700:	ldr	x8, [sp, #16]
  405704:	ldr	x9, [sp]
  405708:	ldr	x10, [x9]
  40570c:	cmp	x8, x10
  405710:	b.eq	405744 <clear@@Base+0x1c04>  // b.none
  405714:	ldr	x8, [sp, #16]
  405718:	ldr	x8, [x8, #32]
  40571c:	ldr	x9, [sp, #8]
  405720:	ldr	x9, [x9, #32]
  405724:	cmp	x8, x9
  405728:	b.ge	405734 <clear@@Base+0x1bf4>  // b.tcont
  40572c:	ldr	x8, [sp, #16]
  405730:	str	x8, [sp, #8]
  405734:	ldr	x8, [sp, #16]
  405738:	ldr	x8, [x8]
  40573c:	str	x8, [sp, #16]
  405740:	b	405700 <clear@@Base+0x1bc0>
  405744:	ldr	x8, [sp, #8]
  405748:	ldr	x8, [x8, #32]
  40574c:	ldr	x9, [sp]
  405750:	ldr	x10, [x9]
  405754:	mov	x11, #0x8038                	// #32824
  405758:	add	x10, x10, x11
  40575c:	str	x8, [x10]
  405760:	ldr	x8, [x9]
  405764:	mov	x10, #0x8040                	// #32832
  405768:	add	x8, x8, x10
  40576c:	str	wzr, [x8]
  405770:	stur	wzr, [x29, #-4]
  405774:	ldur	w0, [x29, #-4]
  405778:	ldp	x29, x30, [sp, #32]
  40577c:	add	sp, sp, #0x30
  405780:	ret
  405784:	sub	sp, sp, #0x20
  405788:	stp	x29, x30, [sp, #16]
  40578c:	add	x29, sp, #0x10
  405790:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405794:	add	x8, x8, #0xe00
  405798:	ldr	x9, [x8]
  40579c:	str	x8, [sp]
  4057a0:	cbnz	x9, 4057b0 <clear@@Base+0x1c70>
  4057a4:	mov	w8, #0xffffffff            	// #-1
  4057a8:	stur	w8, [x29, #-4]
  4057ac:	b	40589c <clear@@Base+0x1d5c>
  4057b0:	ldr	x8, [sp]
  4057b4:	ldr	x9, [x8]
  4057b8:	mov	x10, #0x8040                	// #32832
  4057bc:	add	x9, x9, x10
  4057c0:	ldr	w11, [x9]
  4057c4:	cmp	w11, #0x0
  4057c8:	cset	w11, ls  // ls = plast
  4057cc:	tbnz	w11, #0, 4057f0 <clear@@Base+0x1cb0>
  4057d0:	ldr	x8, [sp]
  4057d4:	ldr	x9, [x8]
  4057d8:	mov	x10, #0x8040                	// #32832
  4057dc:	add	x9, x9, x10
  4057e0:	ldr	w11, [x9]
  4057e4:	subs	w11, w11, #0x1
  4057e8:	str	w11, [x9]
  4057ec:	b	405894 <clear@@Base+0x1d54>
  4057f0:	ldr	x8, [sp]
  4057f4:	ldr	x9, [x8]
  4057f8:	mov	x10, #0x8038                	// #32824
  4057fc:	add	x9, x9, x10
  405800:	ldr	x9, [x9]
  405804:	cmp	x9, #0x0
  405808:	cset	w11, gt
  40580c:	tbnz	w11, #0, 40581c <clear@@Base+0x1cdc>
  405810:	mov	w8, #0xffffffff            	// #-1
  405814:	stur	w8, [x29, #-4]
  405818:	b	40589c <clear@@Base+0x1d5c>
  40581c:	ldr	x8, [sp]
  405820:	ldr	x9, [x8]
  405824:	mov	x10, #0x8024                	// #32804
  405828:	add	x9, x9, x10
  40582c:	ldr	w11, [x9]
  405830:	and	w11, w11, #0x1
  405834:	cbnz	w11, 405864 <clear@@Base+0x1d24>
  405838:	ldr	x8, [sp]
  40583c:	ldr	x9, [x8]
  405840:	mov	x10, #0x8038                	// #32824
  405844:	add	x9, x9, x10
  405848:	ldr	x9, [x9]
  40584c:	subs	x0, x9, #0x1
  405850:	bl	405424 <clear@@Base+0x18e4>
  405854:	cbnz	w0, 405864 <clear@@Base+0x1d24>
  405858:	mov	w8, #0xffffffff            	// #-1
  40585c:	stur	w8, [x29, #-4]
  405860:	b	40589c <clear@@Base+0x1d5c>
  405864:	ldr	x8, [sp]
  405868:	ldr	x9, [x8]
  40586c:	mov	x10, #0x8038                	// #32824
  405870:	add	x9, x9, x10
  405874:	ldr	x10, [x9]
  405878:	subs	x10, x10, #0x1
  40587c:	str	x10, [x9]
  405880:	ldr	x9, [x8]
  405884:	mov	x10, #0x8040                	// #32832
  405888:	add	x9, x9, x10
  40588c:	mov	w11, #0x1fff                	// #8191
  405890:	str	w11, [x9]
  405894:	bl	4044b0 <clear@@Base+0x970>
  405898:	stur	w0, [x29, #-4]
  40589c:	ldur	w0, [x29, #-4]
  4058a0:	ldp	x29, x30, [sp, #16]
  4058a4:	add	sp, sp, #0x20
  4058a8:	ret
  4058ac:	sub	sp, sp, #0x10
  4058b0:	adrp	x8, 438000 <winch@@Base+0x18e04>
  4058b4:	add	x8, x8, #0x278
  4058b8:	str	w0, [sp, #12]
  4058bc:	ldr	w9, [sp, #12]
  4058c0:	cmp	w9, #0x0
  4058c4:	cset	w9, ge  // ge = tcont
  4058c8:	str	x8, [sp]
  4058cc:	tbnz	w9, #0, 4058e0 <clear@@Base+0x1da0>
  4058d0:	mov	w8, #0xffffffff            	// #-1
  4058d4:	ldr	x9, [sp]
  4058d8:	str	w8, [x9]
  4058dc:	b	40591c <clear@@Base+0x1ddc>
  4058e0:	ldr	w8, [sp, #12]
  4058e4:	mov	w9, #0x400                 	// #1024
  4058e8:	mul	w8, w8, w9
  4058ec:	mov	w9, #0x2000                	// #8192
  4058f0:	add	w8, w8, #0x2, lsl #12
  4058f4:	subs	w8, w8, #0x1
  4058f8:	sdiv	w8, w8, w9
  4058fc:	ldr	x10, [sp]
  405900:	str	w8, [x10]
  405904:	ldr	w8, [x10]
  405908:	cmp	w8, #0x1
  40590c:	b.ge	40591c <clear@@Base+0x1ddc>  // b.tcont
  405910:	mov	w8, #0x1                   	// #1
  405914:	ldr	x9, [sp]
  405918:	str	w8, [x9]
  40591c:	add	sp, sp, #0x10
  405920:	ret
  405924:	sub	sp, sp, #0x20
  405928:	stp	x29, x30, [sp, #16]
  40592c:	add	x29, sp, #0x10
  405930:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405934:	add	x8, x8, #0xe00
  405938:	ldr	x9, [x8]
  40593c:	str	x8, [sp]
  405940:	cbnz	x9, 405948 <clear@@Base+0x1e08>
  405944:	b	405aa4 <clear@@Base+0x1f64>
  405948:	ldr	x8, [sp]
  40594c:	ldr	x9, [x8]
  405950:	mov	x10, #0x8024                	// #32804
  405954:	add	x9, x9, x10
  405958:	ldr	w11, [x9]
  40595c:	and	w11, w11, #0x1
  405960:	cbnz	w11, 405980 <clear@@Base+0x1e40>
  405964:	ldr	x8, [sp]
  405968:	ldr	x9, [x8]
  40596c:	mov	x10, #0x8048                	// #32840
  405970:	add	x9, x9, x10
  405974:	mov	x10, #0xffffffffffffffff    	// #-1
  405978:	str	x10, [x9]
  40597c:	b	405aa4 <clear@@Base+0x1f64>
  405980:	ldr	x8, [sp]
  405984:	ldr	x9, [x8]
  405988:	ldr	x9, [x9]
  40598c:	str	x9, [sp, #8]
  405990:	ldr	x8, [sp, #8]
  405994:	ldr	x9, [sp]
  405998:	ldr	x10, [x9]
  40599c:	cmp	x8, x10
  4059a0:	b.eq	4059c0 <clear@@Base+0x1e80>  // b.none
  4059a4:	ldr	x8, [sp, #8]
  4059a8:	mov	x9, #0xffffffffffffffff    	// #-1
  4059ac:	str	x9, [x8, #32]
  4059b0:	ldr	x8, [sp, #8]
  4059b4:	ldr	x8, [x8]
  4059b8:	str	x8, [sp, #8]
  4059bc:	b	405990 <clear@@Base+0x1e50>
  4059c0:	ldr	x8, [sp]
  4059c4:	ldr	x9, [x8]
  4059c8:	mov	x10, #0x8020                	// #32800
  4059cc:	add	x9, x9, x10
  4059d0:	ldr	w0, [x9]
  4059d4:	bl	410b80 <clear@@Base+0xd040>
  4059d8:	ldr	x8, [sp]
  4059dc:	ldr	x9, [x8]
  4059e0:	mov	x10, #0x8048                	// #32840
  4059e4:	add	x9, x9, x10
  4059e8:	str	x0, [x9]
  4059ec:	ldr	x9, [x8]
  4059f0:	mov	x11, #0x8028                	// #32808
  4059f4:	add	x9, x9, x11
  4059f8:	str	xzr, [x9]
  4059fc:	ldr	x9, [x8]
  405a00:	mov	x11, #0x8038                	// #32824
  405a04:	add	x9, x9, x11
  405a08:	str	xzr, [x9]
  405a0c:	ldr	x9, [x8]
  405a10:	mov	x11, #0x8040                	// #32832
  405a14:	add	x9, x9, x11
  405a18:	str	wzr, [x9]
  405a1c:	ldr	x9, [x8]
  405a20:	add	x9, x9, x10
  405a24:	ldr	x9, [x9]
  405a28:	cbnz	x9, 405a5c <clear@@Base+0x1f1c>
  405a2c:	ldr	x8, [sp]
  405a30:	ldr	x9, [x8]
  405a34:	mov	x10, #0x8048                	// #32840
  405a38:	add	x9, x9, x10
  405a3c:	mov	x10, #0xffffffffffffffff    	// #-1
  405a40:	str	x10, [x9]
  405a44:	ldr	x9, [x8]
  405a48:	mov	x10, #0x8024                	// #32804
  405a4c:	add	x9, x9, x10
  405a50:	ldr	w11, [x9]
  405a54:	and	w11, w11, #0xfffffffe
  405a58:	str	w11, [x9]
  405a5c:	ldr	x8, [sp]
  405a60:	ldr	x9, [x8]
  405a64:	mov	x10, #0x8020                	// #32800
  405a68:	add	x9, x9, x10
  405a6c:	ldr	w0, [x9]
  405a70:	mov	x9, xzr
  405a74:	mov	x1, x9
  405a78:	mov	w11, wzr
  405a7c:	mov	w2, w11
  405a80:	bl	401880 <lseek@plt>
  405a84:	mov	x8, #0xffffffffffffffff    	// #-1
  405a88:	cmp	x0, x8
  405a8c:	b.ne	405aa4 <clear@@Base+0x1f64>  // b.any
  405a90:	adrp	x0, 420000 <winch@@Base+0xe04>
  405a94:	add	x0, x0, #0xfa2
  405a98:	mov	x8, xzr
  405a9c:	mov	x1, x8
  405aa0:	bl	41aa84 <error@@Base>
  405aa4:	ldp	x29, x30, [sp, #16]
  405aa8:	add	sp, sp, #0x20
  405aac:	ret
  405ab0:	sub	sp, sp, #0x20
  405ab4:	stp	x29, x30, [sp, #16]
  405ab8:	add	x29, sp, #0x10
  405abc:	mov	x1, #0x1                   	// #1
  405ac0:	mov	w8, wzr
  405ac4:	mov	x9, #0xffffffffffffffff    	// #-1
  405ac8:	stur	w0, [x29, #-4]
  405acc:	ldur	w0, [x29, #-4]
  405ad0:	mov	w2, w8
  405ad4:	str	x9, [sp]
  405ad8:	bl	401880 <lseek@plt>
  405adc:	ldr	x9, [sp]
  405ae0:	cmp	x0, x9
  405ae4:	cset	w8, ne  // ne = any
  405ae8:	and	w0, w8, #0x1
  405aec:	ldp	x29, x30, [sp, #16]
  405af0:	add	sp, sp, #0x20
  405af4:	ret
  405af8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405afc:	add	x8, x8, #0xe00
  405b00:	ldr	x9, [x8]
  405b04:	mov	x10, #0x8028                	// #32808
  405b08:	add	x9, x9, x10
  405b0c:	ldr	x9, [x9]
  405b10:	ldr	x8, [x8]
  405b14:	mov	x10, #0x8048                	// #32840
  405b18:	add	x8, x8, x10
  405b1c:	str	x9, [x8]
  405b20:	ret
  405b24:	sub	sp, sp, #0x20
  405b28:	stp	x29, x30, [sp, #16]
  405b2c:	add	x29, sp, #0x10
  405b30:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405b34:	add	x8, x8, #0x878
  405b38:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  405b3c:	add	x9, x9, #0xe00
  405b40:	stur	w0, [x29, #-4]
  405b44:	str	w1, [sp, #8]
  405b48:	ldr	x0, [x8]
  405b4c:	str	x9, [sp]
  405b50:	bl	411be0 <clear@@Base+0xe0a0>
  405b54:	ldr	x8, [sp]
  405b58:	str	x0, [x8]
  405b5c:	ldr	x9, [x8]
  405b60:	cbnz	x9, 405c58 <clear@@Base+0x2118>
  405b64:	mov	x0, #0x1                   	// #1
  405b68:	mov	x1, #0x8050                	// #32848
  405b6c:	bl	401a10 <calloc@plt>
  405b70:	ldr	x8, [sp]
  405b74:	str	x0, [x8]
  405b78:	ldr	x9, [x8]
  405b7c:	ldr	x10, [x8]
  405b80:	str	x9, [x10, #8]
  405b84:	ldr	x10, [x8]
  405b88:	str	x9, [x10]
  405b8c:	ldr	x9, [x8]
  405b90:	mov	x10, #0x8030                	// #32816
  405b94:	add	x9, x9, x10
  405b98:	str	wzr, [x9]
  405b9c:	ldr	w11, [sp, #8]
  405ba0:	ldr	x9, [x8]
  405ba4:	mov	x10, #0x8024                	// #32804
  405ba8:	add	x9, x9, x10
  405bac:	str	w11, [x9]
  405bb0:	ldr	x9, [x8]
  405bb4:	mov	x10, #0x8028                	// #32808
  405bb8:	add	x9, x9, x10
  405bbc:	str	xzr, [x9]
  405bc0:	ldr	x9, [x8]
  405bc4:	mov	x10, #0x8038                	// #32824
  405bc8:	add	x9, x9, x10
  405bcc:	str	xzr, [x9]
  405bd0:	ldr	x9, [x8]
  405bd4:	mov	x10, #0x8040                	// #32832
  405bd8:	add	x9, x9, x10
  405bdc:	str	wzr, [x9]
  405be0:	ldr	x9, [x8]
  405be4:	mov	x10, #0x8020                	// #32800
  405be8:	add	x9, x9, x10
  405bec:	mov	w11, #0xffffffff            	// #-1
  405bf0:	str	w11, [x9]
  405bf4:	ldr	x9, [x8]
  405bf8:	mov	x10, #0x8048                	// #32840
  405bfc:	add	x9, x9, x10
  405c00:	mov	x10, #0xffffffffffffffff    	// #-1
  405c04:	str	x10, [x9]
  405c08:	bl	405ca0 <clear@@Base+0x2160>
  405c0c:	ldr	w11, [sp, #8]
  405c10:	and	w11, w11, #0x1
  405c14:	cbz	w11, 405c40 <clear@@Base+0x2100>
  405c18:	ldur	w0, [x29, #-4]
  405c1c:	bl	405ab0 <clear@@Base+0x1f70>
  405c20:	cbnz	w0, 405c40 <clear@@Base+0x2100>
  405c24:	ldr	x8, [sp]
  405c28:	ldr	x9, [x8]
  405c2c:	mov	x10, #0x8024                	// #32804
  405c30:	add	x9, x9, x10
  405c34:	ldr	w11, [x9]
  405c38:	and	w11, w11, #0xfffffffe
  405c3c:	str	w11, [x9]
  405c40:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405c44:	add	x8, x8, #0x878
  405c48:	ldr	x0, [x8]
  405c4c:	ldr	x8, [sp]
  405c50:	ldr	x1, [x8]
  405c54:	bl	411bf8 <clear@@Base+0xe0b8>
  405c58:	ldr	x8, [sp]
  405c5c:	ldr	x9, [x8]
  405c60:	mov	x10, #0x8020                	// #32800
  405c64:	add	x9, x9, x10
  405c68:	ldr	w11, [x9]
  405c6c:	mov	w12, #0xffffffff            	// #-1
  405c70:	cmp	w11, w12
  405c74:	b.ne	405c90 <clear@@Base+0x2150>  // b.any
  405c78:	ldur	w8, [x29, #-4]
  405c7c:	ldr	x9, [sp]
  405c80:	ldr	x10, [x9]
  405c84:	mov	x11, #0x8020                	// #32800
  405c88:	add	x10, x10, x11
  405c8c:	str	w8, [x10]
  405c90:	bl	405924 <clear@@Base+0x1de4>
  405c94:	ldp	x29, x30, [sp, #16]
  405c98:	add	sp, sp, #0x20
  405c9c:	ret
  405ca0:	sub	sp, sp, #0x10
  405ca4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405ca8:	add	x8, x8, #0xe00
  405cac:	str	wzr, [sp, #12]
  405cb0:	str	x8, [sp]
  405cb4:	ldr	w8, [sp, #12]
  405cb8:	cmp	w8, #0x400
  405cbc:	b.ge	405d30 <clear@@Base+0x21f0>  // b.tcont
  405cc0:	ldr	x8, [sp]
  405cc4:	ldr	x9, [x8]
  405cc8:	mov	x10, #0x20                  	// #32
  405ccc:	add	x9, x9, #0x20
  405cd0:	ldrsw	x11, [sp, #12]
  405cd4:	mul	x11, x10, x11
  405cd8:	add	x9, x9, x11
  405cdc:	ldr	x11, [x8]
  405ce0:	add	x11, x11, #0x20
  405ce4:	ldrsw	x12, [sp, #12]
  405ce8:	mul	x12, x10, x12
  405cec:	add	x11, x11, x12
  405cf0:	str	x9, [x11, #16]
  405cf4:	ldr	x9, [x8]
  405cf8:	add	x9, x9, #0x20
  405cfc:	ldrsw	x11, [sp, #12]
  405d00:	mul	x11, x10, x11
  405d04:	add	x9, x9, x11
  405d08:	ldr	x11, [x8]
  405d0c:	add	x11, x11, #0x20
  405d10:	ldrsw	x12, [sp, #12]
  405d14:	mul	x10, x10, x12
  405d18:	add	x10, x11, x10
  405d1c:	str	x9, [x10, #24]
  405d20:	ldr	w8, [sp, #12]
  405d24:	add	w8, w8, #0x1
  405d28:	str	w8, [sp, #12]
  405d2c:	b	405cb4 <clear@@Base+0x2174>
  405d30:	add	sp, sp, #0x10
  405d34:	ret
  405d38:	sub	sp, sp, #0x20
  405d3c:	stp	x29, x30, [sp, #16]
  405d40:	add	x29, sp, #0x10
  405d44:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405d48:	add	x8, x8, #0xe00
  405d4c:	stur	wzr, [x29, #-4]
  405d50:	ldr	x9, [x8]
  405d54:	str	x8, [sp]
  405d58:	cbnz	x9, 405d60 <clear@@Base+0x2220>
  405d5c:	b	405e54 <clear@@Base+0x2314>
  405d60:	ldr	x8, [sp]
  405d64:	ldr	x9, [x8]
  405d68:	mov	x10, #0x8024                	// #32804
  405d6c:	add	x9, x9, x10
  405d70:	ldr	w11, [x9]
  405d74:	mov	w12, #0xd                   	// #13
  405d78:	and	w11, w11, w12
  405d7c:	cbz	w11, 405da4 <clear@@Base+0x2264>
  405d80:	ldr	x8, [sp]
  405d84:	ldr	x9, [x8]
  405d88:	mov	x10, #0x8024                	// #32804
  405d8c:	add	x9, x9, x10
  405d90:	ldr	w11, [x9]
  405d94:	and	w11, w11, #0x2
  405d98:	cbnz	w11, 405da4 <clear@@Base+0x2264>
  405d9c:	bl	405e60 <clear@@Base+0x2320>
  405da0:	b	405dac <clear@@Base+0x226c>
  405da4:	mov	w8, #0x1                   	// #1
  405da8:	stur	w8, [x29, #-4]
  405dac:	ldr	x8, [sp]
  405db0:	ldr	x9, [x8]
  405db4:	mov	x10, #0x8024                	// #32804
  405db8:	add	x9, x9, x10
  405dbc:	ldr	w11, [x9]
  405dc0:	and	w11, w11, #0x2
  405dc4:	cbnz	w11, 405e18 <clear@@Base+0x22d8>
  405dc8:	ldr	x8, [sp]
  405dcc:	ldr	x9, [x8]
  405dd0:	mov	x10, #0x8024                	// #32804
  405dd4:	add	x9, x9, x10
  405dd8:	ldr	w11, [x9]
  405ddc:	and	w11, w11, #0xc
  405de0:	cbnz	w11, 405dfc <clear@@Base+0x22bc>
  405de4:	ldr	x8, [sp]
  405de8:	ldr	x9, [x8]
  405dec:	mov	x10, #0x8020                	// #32800
  405df0:	add	x9, x9, x10
  405df4:	ldr	w0, [x9]
  405df8:	bl	401a60 <close@plt>
  405dfc:	ldr	x8, [sp]
  405e00:	ldr	x9, [x8]
  405e04:	mov	x10, #0x8020                	// #32800
  405e08:	add	x9, x9, x10
  405e0c:	mov	w11, #0xffffffff            	// #-1
  405e10:	str	w11, [x9]
  405e14:	b	405e20 <clear@@Base+0x22e0>
  405e18:	mov	w8, #0x1                   	// #1
  405e1c:	stur	w8, [x29, #-4]
  405e20:	ldur	w8, [x29, #-4]
  405e24:	cbnz	w8, 405e54 <clear@@Base+0x2314>
  405e28:	ldr	x8, [sp]
  405e2c:	ldr	x0, [x8]
  405e30:	bl	401ac0 <free@plt>
  405e34:	mov	x8, xzr
  405e38:	ldr	x9, [sp]
  405e3c:	str	x8, [x9]
  405e40:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  405e44:	add	x10, x10, #0x878
  405e48:	ldr	x0, [x10]
  405e4c:	mov	x1, x8
  405e50:	bl	411bf8 <clear@@Base+0xe0b8>
  405e54:	ldp	x29, x30, [sp, #16]
  405e58:	add	sp, sp, #0x20
  405e5c:	ret
  405e60:	sub	sp, sp, #0x20
  405e64:	stp	x29, x30, [sp, #16]
  405e68:	add	x29, sp, #0x10
  405e6c:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405e70:	add	x8, x8, #0xe00
  405e74:	str	x8, [sp]
  405e78:	ldr	x8, [sp]
  405e7c:	ldr	x9, [x8]
  405e80:	ldr	x9, [x9]
  405e84:	ldr	x10, [x8]
  405e88:	cmp	x9, x10
  405e8c:	b.eq	405ed4 <clear@@Base+0x2394>  // b.none
  405e90:	ldr	x8, [sp]
  405e94:	ldr	x9, [x8]
  405e98:	ldr	x9, [x9]
  405e9c:	str	x9, [sp, #8]
  405ea0:	ldr	x9, [sp, #8]
  405ea4:	ldr	x9, [x9, #8]
  405ea8:	ldr	x10, [sp, #8]
  405eac:	ldr	x10, [x10]
  405eb0:	str	x9, [x10, #8]
  405eb4:	ldr	x9, [sp, #8]
  405eb8:	ldr	x9, [x9]
  405ebc:	ldr	x10, [sp, #8]
  405ec0:	ldr	x10, [x10, #8]
  405ec4:	str	x9, [x10]
  405ec8:	ldr	x0, [sp, #8]
  405ecc:	bl	401ac0 <free@plt>
  405ed0:	b	405e78 <clear@@Base+0x2338>
  405ed4:	ldr	x8, [sp]
  405ed8:	ldr	x9, [x8]
  405edc:	mov	x10, #0x8030                	// #32816
  405ee0:	add	x9, x9, x10
  405ee4:	str	wzr, [x9]
  405ee8:	bl	405ca0 <clear@@Base+0x2160>
  405eec:	ldp	x29, x30, [sp, #16]
  405ef0:	add	sp, sp, #0x20
  405ef4:	ret
  405ef8:	sub	sp, sp, #0x10
  405efc:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405f00:	add	x8, x8, #0xe00
  405f04:	ldr	x8, [x8]
  405f08:	cbnz	x8, 405f14 <clear@@Base+0x23d4>
  405f0c:	str	wzr, [sp, #12]
  405f10:	b	405f30 <clear@@Base+0x23f0>
  405f14:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405f18:	add	x8, x8, #0xe00
  405f1c:	ldr	x8, [x8]
  405f20:	mov	x9, #0x8024                	// #32804
  405f24:	add	x8, x8, x9
  405f28:	ldr	w10, [x8]
  405f2c:	str	w10, [sp, #12]
  405f30:	ldr	w0, [sp, #12]
  405f34:	add	sp, sp, #0x10
  405f38:	ret
  405f3c:	sub	sp, sp, #0x30
  405f40:	stp	x29, x30, [sp, #32]
  405f44:	add	x29, sp, #0x20
  405f48:	mov	x0, #0x1                   	// #1
  405f4c:	mov	x1, #0x2030                	// #8240
  405f50:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  405f54:	add	x8, x8, #0xe00
  405f58:	str	x8, [sp]
  405f5c:	bl	401a10 <calloc@plt>
  405f60:	str	x0, [sp, #16]
  405f64:	ldr	x8, [sp, #16]
  405f68:	cbnz	x8, 405f78 <clear@@Base+0x2438>
  405f6c:	mov	w8, #0x1                   	// #1
  405f70:	stur	w8, [x29, #-4]
  405f74:	b	406020 <clear@@Base+0x24e0>
  405f78:	ldr	x8, [sp]
  405f7c:	ldr	x9, [x8]
  405f80:	mov	x10, #0x8030                	// #32816
  405f84:	add	x9, x9, x10
  405f88:	ldr	w11, [x9]
  405f8c:	add	w11, w11, #0x1
  405f90:	str	w11, [x9]
  405f94:	ldr	x9, [sp, #16]
  405f98:	mov	x10, #0xffffffffffffffff    	// #-1
  405f9c:	str	x10, [x9, #32]
  405fa0:	ldr	x9, [sp, #16]
  405fa4:	str	x9, [sp, #8]
  405fa8:	ldr	x9, [x8]
  405fac:	ldr	x10, [sp, #8]
  405fb0:	str	x9, [x10]
  405fb4:	ldr	x9, [x8]
  405fb8:	ldr	x9, [x9, #8]
  405fbc:	ldr	x10, [sp, #8]
  405fc0:	str	x9, [x10, #8]
  405fc4:	ldr	x9, [sp, #8]
  405fc8:	ldr	x10, [x8]
  405fcc:	ldr	x10, [x10, #8]
  405fd0:	str	x9, [x10]
  405fd4:	ldr	x9, [sp, #8]
  405fd8:	ldr	x10, [x8]
  405fdc:	str	x9, [x10, #8]
  405fe0:	ldr	x9, [x8]
  405fe4:	ldr	x9, [x9, #48]
  405fe8:	ldr	x10, [sp, #8]
  405fec:	str	x9, [x10, #16]
  405ff0:	ldr	x9, [x8]
  405ff4:	add	x9, x9, #0x20
  405ff8:	ldr	x10, [sp, #8]
  405ffc:	str	x9, [x10, #24]
  406000:	ldr	x9, [sp, #8]
  406004:	ldr	x10, [x8]
  406008:	ldr	x10, [x10, #48]
  40600c:	str	x9, [x10, #24]
  406010:	ldr	x9, [sp, #8]
  406014:	ldr	x10, [x8]
  406018:	str	x9, [x10, #48]
  40601c:	stur	wzr, [x29, #-4]
  406020:	ldur	w0, [x29, #-4]
  406024:	ldp	x29, x30, [sp, #32]
  406028:	add	sp, sp, #0x30
  40602c:	ret
  406030:	sub	sp, sp, #0x40
  406034:	stp	x29, x30, [sp, #48]
  406038:	add	x29, sp, #0x30
  40603c:	stur	x0, [x29, #-8]
  406040:	stur	x1, [x29, #-16]
  406044:	str	x2, [sp, #24]
  406048:	str	x3, [sp, #16]
  40604c:	ldur	x8, [x29, #-8]
  406050:	cbz	x8, 4060b4 <clear@@Base+0x2574>
  406054:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  406058:	add	x8, x8, #0xe10
  40605c:	ldr	w9, [x8]
  406060:	cbz	w9, 4060b4 <clear@@Base+0x2574>
  406064:	ldur	x8, [x29, #-8]
  406068:	str	x8, [sp, #8]
  40606c:	ldr	x8, [sp, #8]
  406070:	ldrb	w9, [x8]
  406074:	cbz	w9, 4060b4 <clear@@Base+0x2574>
  406078:	ldr	x8, [sp, #8]
  40607c:	ldrb	w9, [x8]
  406080:	cmp	w9, #0x20
  406084:	b.lt	406098 <clear@@Base+0x2558>  // b.tstop
  406088:	ldr	x8, [sp, #8]
  40608c:	ldrb	w9, [x8]
  406090:	cmp	w9, #0x7e
  406094:	b.le	4060a4 <clear@@Base+0x2564>
  406098:	ldr	x8, [sp, #16]
  40609c:	stur	x8, [x29, #-8]
  4060a0:	b	40612c <clear@@Base+0x25ec>
  4060a4:	ldr	x8, [sp, #8]
  4060a8:	add	x8, x8, #0x1
  4060ac:	str	x8, [sp, #8]
  4060b0:	b	40606c <clear@@Base+0x252c>
  4060b4:	ldur	x8, [x29, #-8]
  4060b8:	cbz	x8, 406124 <clear@@Base+0x25e4>
  4060bc:	ldur	x8, [x29, #-8]
  4060c0:	ldrb	w9, [x8]
  4060c4:	cbz	w9, 406124 <clear@@Base+0x25e4>
  4060c8:	ldur	x8, [x29, #-8]
  4060cc:	ldrb	w9, [x8]
  4060d0:	cmp	w9, #0x2a
  4060d4:	b.ne	406104 <clear@@Base+0x25c4>  // b.any
  4060d8:	ldur	x8, [x29, #-8]
  4060dc:	ldrb	w9, [x8, #1]
  4060e0:	cbz	w9, 406124 <clear@@Base+0x25e4>
  4060e4:	ldur	x8, [x29, #-8]
  4060e8:	ldrb	w9, [x8, #2]
  4060ec:	cbz	w9, 406124 <clear@@Base+0x25e4>
  4060f0:	ldur	x8, [x29, #-8]
  4060f4:	add	x0, x8, #0x2
  4060f8:	mov	w1, #0x6e                  	// #110
  4060fc:	bl	401ad0 <strchr@plt>
  406100:	cbnz	x0, 406124 <clear@@Base+0x25e4>
  406104:	ldur	x8, [x29, #-8]
  406108:	ldrb	w9, [x8]
  40610c:	cmp	w9, #0x2a
  406110:	b.eq	40612c <clear@@Base+0x25ec>  // b.none
  406114:	ldur	x0, [x29, #-8]
  406118:	mov	w1, #0x6e                  	// #110
  40611c:	bl	401ad0 <strchr@plt>
  406120:	cbz	x0, 40612c <clear@@Base+0x25ec>
  406124:	ldr	x8, [sp, #16]
  406128:	stur	x8, [x29, #-8]
  40612c:	ldur	x8, [x29, #-8]
  406130:	ldrb	w9, [x8]
  406134:	cmp	w9, #0x2a
  406138:	b.ne	4061d4 <clear@@Base+0x2694>  // b.any
  40613c:	ldur	x8, [x29, #-8]
  406140:	ldrb	w9, [x8, #1]
  406144:	cbz	w9, 4061d4 <clear@@Base+0x2694>
  406148:	ldur	x8, [x29, #-8]
  40614c:	ldrb	w9, [x8, #1]
  406150:	subs	w9, w9, #0x64
  406154:	mov	w8, w9
  406158:	ubfx	x8, x8, #0, #32
  40615c:	cmp	x8, #0x11
  406160:	str	x8, [sp]
  406164:	b.hi	4061c0 <clear@@Base+0x2680>  // b.pmore
  406168:	adrp	x8, 420000 <winch@@Base+0xe04>
  40616c:	add	x8, x8, #0xfb4
  406170:	ldr	x11, [sp]
  406174:	ldrsw	x10, [x8, x11, lsl #2]
  406178:	add	x9, x8, x10
  40617c:	br	x9
  406180:	ldr	x8, [sp, #24]
  406184:	mov	w9, #0x2                   	// #2
  406188:	str	w9, [x8]
  40618c:	b	4061c8 <clear@@Base+0x2688>
  406190:	ldr	x8, [sp, #24]
  406194:	mov	w9, #0x4                   	// #4
  406198:	str	w9, [x8]
  40619c:	b	4061c8 <clear@@Base+0x2688>
  4061a0:	ldr	x8, [sp, #24]
  4061a4:	mov	w9, #0x8                   	// #8
  4061a8:	str	w9, [x8]
  4061ac:	b	4061c8 <clear@@Base+0x2688>
  4061b0:	ldr	x8, [sp, #24]
  4061b4:	mov	w9, #0x1                   	// #1
  4061b8:	str	w9, [x8]
  4061bc:	b	4061c8 <clear@@Base+0x2688>
  4061c0:	ldr	x8, [sp, #24]
  4061c4:	str	wzr, [x8]
  4061c8:	ldur	x8, [x29, #-8]
  4061cc:	add	x8, x8, #0x2
  4061d0:	stur	x8, [x29, #-8]
  4061d4:	ldur	x8, [x29, #-8]
  4061d8:	ldur	x9, [x29, #-16]
  4061dc:	str	x8, [x9]
  4061e0:	ldp	x29, x30, [sp, #48]
  4061e4:	add	sp, sp, #0x40
  4061e8:	ret
  4061ec:	sub	sp, sp, #0x50
  4061f0:	stp	x29, x30, [sp, #64]
  4061f4:	add	x29, sp, #0x40
  4061f8:	mov	w0, #0x6                   	// #6
  4061fc:	adrp	x1, 420000 <winch@@Base+0xe04>
  406200:	add	x1, x1, #0xeab
  406204:	adrp	x8, 421000 <winch@@Base+0x1e04>
  406208:	add	x8, x8, #0x594
  40620c:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  406210:	add	x9, x9, #0xe18
  406214:	adrp	x10, 438000 <winch@@Base+0x18e04>
  406218:	add	x10, x10, #0x728
  40621c:	adrp	x3, 421000 <winch@@Base+0x1e04>
  406220:	add	x3, x3, #0x59f
  406224:	adrp	x11, 421000 <winch@@Base+0x1e04>
  406228:	add	x11, x11, #0x5a8
  40622c:	adrp	x12, 43b000 <winch@@Base+0x1be04>
  406230:	add	x12, x12, #0xe20
  406234:	adrp	x13, 421000 <winch@@Base+0x1e04>
  406238:	add	x13, x13, #0x5b6
  40623c:	stur	x8, [x29, #-16]
  406240:	stur	x9, [x29, #-24]
  406244:	str	x10, [sp, #32]
  406248:	str	x3, [sp, #24]
  40624c:	str	x11, [sp, #16]
  406250:	str	x12, [sp, #8]
  406254:	str	x13, [sp]
  406258:	bl	401c60 <setlocale@plt>
  40625c:	bl	4062b0 <clear@@Base+0x2770>
  406260:	ldur	x8, [x29, #-16]
  406264:	mov	x0, x8
  406268:	bl	40d610 <clear@@Base+0x9ad0>
  40626c:	stur	x0, [x29, #-8]
  406270:	ldur	x0, [x29, #-8]
  406274:	ldur	x1, [x29, #-24]
  406278:	ldr	x2, [sp, #32]
  40627c:	ldr	x3, [sp, #24]
  406280:	bl	406030 <clear@@Base+0x24f0>
  406284:	ldr	x0, [sp, #16]
  406288:	bl	40d610 <clear@@Base+0x9ad0>
  40628c:	stur	x0, [x29, #-8]
  406290:	ldur	x0, [x29, #-8]
  406294:	ldr	x1, [sp, #8]
  406298:	ldr	x2, [sp, #32]
  40629c:	ldr	x3, [sp]
  4062a0:	bl	406030 <clear@@Base+0x24f0>
  4062a4:	ldp	x29, x30, [sp, #64]
  4062a8:	add	sp, sp, #0x50
  4062ac:	ret
  4062b0:	sub	sp, sp, #0x20
  4062b4:	stp	x29, x30, [sp, #16]
  4062b8:	add	x29, sp, #0x10
  4062bc:	adrp	x0, 421000 <winch@@Base+0x1e04>
  4062c0:	add	x0, x0, #0x5c8
  4062c4:	mov	w8, wzr
  4062c8:	str	w8, [sp, #4]
  4062cc:	bl	40d610 <clear@@Base+0x9ad0>
  4062d0:	str	x0, [sp, #8]
  4062d4:	ldr	x0, [sp, #8]
  4062d8:	ldr	w1, [sp, #4]
  4062dc:	bl	407358 <clear@@Base+0x3818>
  4062e0:	cbz	w0, 4062e8 <clear@@Base+0x27a8>
  4062e4:	b	4063d8 <clear@@Base+0x2898>
  4062e8:	adrp	x0, 421000 <winch@@Base+0x1e04>
  4062ec:	add	x0, x0, #0x5d4
  4062f0:	bl	40d610 <clear@@Base+0x9ad0>
  4062f4:	str	x0, [sp, #8]
  4062f8:	ldr	x0, [sp, #8]
  4062fc:	bl	40d6cc <clear@@Base+0x9b8c>
  406300:	cbnz	w0, 406310 <clear@@Base+0x27d0>
  406304:	ldr	x0, [sp, #8]
  406308:	bl	40747c <clear@@Base+0x393c>
  40630c:	b	4063d8 <clear@@Base+0x2898>
  406310:	mov	w0, #0xe                   	// #14
  406314:	bl	401930 <nl_langinfo@plt>
  406318:	str	x0, [sp, #8]
  40631c:	ldr	x0, [sp, #8]
  406320:	mov	w1, #0x1                   	// #1
  406324:	bl	407358 <clear@@Base+0x3818>
  406328:	cbz	w0, 406330 <clear@@Base+0x27f0>
  40632c:	b	4063d8 <clear@@Base+0x2898>
  406330:	adrp	x0, 421000 <winch@@Base+0x1e04>
  406334:	add	x0, x0, #0x5e0
  406338:	bl	40d610 <clear@@Base+0x9ad0>
  40633c:	str	x0, [sp, #8]
  406340:	cbnz	x0, 40636c <clear@@Base+0x282c>
  406344:	adrp	x0, 421000 <winch@@Base+0x1e04>
  406348:	add	x0, x0, #0x5e7
  40634c:	bl	40d610 <clear@@Base+0x9ad0>
  406350:	str	x0, [sp, #8]
  406354:	cbnz	x0, 40636c <clear@@Base+0x282c>
  406358:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40635c:	add	x0, x0, #0x5f0
  406360:	bl	40d610 <clear@@Base+0x9ad0>
  406364:	str	x0, [sp, #8]
  406368:	cbz	x0, 4063d4 <clear@@Base+0x2894>
  40636c:	ldr	x0, [sp, #8]
  406370:	adrp	x1, 421000 <winch@@Base+0x1e04>
  406374:	add	x1, x1, #0x418
  406378:	bl	401b60 <strstr@plt>
  40637c:	cbnz	x0, 4063bc <clear@@Base+0x287c>
  406380:	ldr	x0, [sp, #8]
  406384:	adrp	x1, 421000 <winch@@Base+0x1e04>
  406388:	add	x1, x1, #0x102
  40638c:	bl	401b60 <strstr@plt>
  406390:	cbnz	x0, 4063bc <clear@@Base+0x287c>
  406394:	ldr	x0, [sp, #8]
  406398:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40639c:	add	x1, x1, #0x423
  4063a0:	bl	401b60 <strstr@plt>
  4063a4:	cbnz	x0, 4063bc <clear@@Base+0x287c>
  4063a8:	ldr	x0, [sp, #8]
  4063ac:	adrp	x1, 421000 <winch@@Base+0x1e04>
  4063b0:	add	x1, x1, #0x41e
  4063b4:	bl	401b60 <strstr@plt>
  4063b8:	cbz	x0, 4063d4 <clear@@Base+0x2894>
  4063bc:	adrp	x0, 421000 <winch@@Base+0x1e04>
  4063c0:	add	x0, x0, #0x102
  4063c4:	mov	w1, #0x1                   	// #1
  4063c8:	bl	407358 <clear@@Base+0x3818>
  4063cc:	cbz	w0, 4063d4 <clear@@Base+0x2894>
  4063d0:	b	4063d8 <clear@@Base+0x2898>
  4063d4:	bl	4075f0 <clear@@Base+0x3ab0>
  4063d8:	ldp	x29, x30, [sp, #16]
  4063dc:	add	sp, sp, #0x20
  4063e0:	ret
  4063e4:	sub	sp, sp, #0x20
  4063e8:	stp	x29, x30, [sp, #16]
  4063ec:	add	x29, sp, #0x10
  4063f0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4063f4:	add	x8, x8, #0xe10
  4063f8:	str	x0, [sp]
  4063fc:	ldr	w9, [x8]
  406400:	cbz	w9, 406414 <clear@@Base+0x28d4>
  406404:	ldr	x0, [sp]
  406408:	bl	406448 <clear@@Base+0x2908>
  40640c:	stur	w0, [x29, #-4]
  406410:	b	406438 <clear@@Base+0x28f8>
  406414:	ldr	x8, [sp]
  406418:	and	x8, x8, #0xff
  40641c:	str	x8, [sp]
  406420:	ldr	x8, [sp]
  406424:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  406428:	add	x9, x9, #0xe28
  40642c:	ldrb	w10, [x9, x8]
  406430:	and	w10, w10, #0x1
  406434:	stur	w10, [x29, #-4]
  406438:	ldur	w0, [x29, #-4]
  40643c:	ldp	x29, x30, [sp, #16]
  406440:	add	sp, sp, #0x20
  406444:	ret
  406448:	sub	sp, sp, #0x30
  40644c:	stp	x29, x30, [sp, #32]
  406450:	add	x29, sp, #0x20
  406454:	adrp	x1, 439000 <winch@@Base+0x19e04>
  406458:	add	x1, x1, #0xc20
  40645c:	stur	x0, [x29, #-8]
  406460:	ldur	x0, [x29, #-8]
  406464:	bl	4071a4 <clear@@Base+0x3664>
  406468:	mov	w8, #0x1                   	// #1
  40646c:	str	w8, [sp, #16]
  406470:	cbnz	w0, 4064b4 <clear@@Base+0x2974>
  406474:	adrp	x8, 440000 <PC+0x4798>
  406478:	add	x8, x8, #0x28c
  40647c:	ldr	w9, [x8]
  406480:	mov	w10, #0x0                   	// #0
  406484:	cmp	w9, #0x2
  406488:	str	w10, [sp, #12]
  40648c:	b.ne	4064ac <clear@@Base+0x296c>  // b.any
  406490:	ldur	x0, [x29, #-8]
  406494:	adrp	x1, 43a000 <winch@@Base+0x1ae04>
  406498:	add	x1, x1, #0x440
  40649c:	bl	4071a4 <clear@@Base+0x3664>
  4064a0:	cmp	w0, #0x0
  4064a4:	cset	w8, ne  // ne = any
  4064a8:	str	w8, [sp, #12]
  4064ac:	ldr	w8, [sp, #12]
  4064b0:	str	w8, [sp, #16]
  4064b4:	ldr	w8, [sp, #16]
  4064b8:	and	w8, w8, #0x1
  4064bc:	stur	w8, [x29, #-12]
  4064c0:	ldur	w0, [x29, #-12]
  4064c4:	ldp	x29, x30, [sp, #32]
  4064c8:	add	sp, sp, #0x30
  4064cc:	ret
  4064d0:	sub	sp, sp, #0x10
  4064d4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4064d8:	add	x8, x8, #0xe28
  4064dc:	str	x0, [sp, #8]
  4064e0:	ldr	x9, [sp, #8]
  4064e4:	and	x9, x9, #0xff
  4064e8:	str	x9, [sp, #8]
  4064ec:	ldr	x9, [sp, #8]
  4064f0:	ldrb	w10, [x8, x9]
  4064f4:	and	w0, w10, #0x2
  4064f8:	add	sp, sp, #0x10
  4064fc:	ret
  406500:	sub	sp, sp, #0x20
  406504:	stp	x29, x30, [sp, #16]
  406508:	add	x29, sp, #0x10
  40650c:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  406510:	add	x8, x8, #0xf28
  406514:	str	x0, [sp, #8]
  406518:	ldr	x9, [sp, #8]
  40651c:	and	x9, x9, #0xff
  406520:	str	x9, [sp, #8]
  406524:	ldr	x9, [sp, #8]
  406528:	cmp	x9, #0x80
  40652c:	str	x8, [sp]
  406530:	b.cc	406544 <clear@@Base+0x2a04>  // b.lo, b.ul, b.last
  406534:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  406538:	add	x8, x8, #0xe10
  40653c:	ldr	w9, [x8]
  406540:	cbnz	w9, 406570 <clear@@Base+0x2a30>
  406544:	ldr	x0, [sp, #8]
  406548:	bl	4064d0 <clear@@Base+0x2990>
  40654c:	cbnz	w0, 406570 <clear@@Base+0x2a30>
  406550:	ldr	x8, [sp, #8]
  406554:	ldr	x0, [sp]
  406558:	mov	x1, #0x20                  	// #32
  40655c:	adrp	x2, 421000 <winch@@Base+0x1e04>
  406560:	add	x2, x2, #0x5c5
  406564:	mov	w3, w8
  406568:	bl	4018a0 <snprintf@plt>
  40656c:	b	4065ec <clear@@Base+0x2aac>
  406570:	ldr	x8, [sp, #8]
  406574:	cmp	x8, #0x1b
  406578:	b.ne	406590 <clear@@Base+0x2a50>  // b.any
  40657c:	ldr	x0, [sp]
  406580:	adrp	x1, 421000 <winch@@Base+0x1e04>
  406584:	add	x1, x1, #0x5c0
  406588:	bl	401af0 <strcpy@plt>
  40658c:	b	4065ec <clear@@Base+0x2aac>
  406590:	ldr	x8, [sp, #8]
  406594:	cmp	x8, #0x80
  406598:	b.cs	4065d0 <clear@@Base+0x2a90>  // b.hs, b.nlast
  40659c:	ldr	x8, [sp, #8]
  4065a0:	eor	x0, x8, #0x40
  4065a4:	bl	4064d0 <clear@@Base+0x2990>
  4065a8:	cbnz	w0, 4065d0 <clear@@Base+0x2a90>
  4065ac:	ldr	x8, [sp, #8]
  4065b0:	eor	x8, x8, #0x40
  4065b4:	ldr	x0, [sp]
  4065b8:	mov	x1, #0x20                  	// #32
  4065bc:	adrp	x2, 421000 <winch@@Base+0x1e04>
  4065c0:	add	x2, x2, #0x5c4
  4065c4:	mov	w3, w8
  4065c8:	bl	4018a0 <snprintf@plt>
  4065cc:	b	4065ec <clear@@Base+0x2aac>
  4065d0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4065d4:	add	x8, x8, #0xe18
  4065d8:	ldr	x2, [x8]
  4065dc:	ldr	x3, [sp, #8]
  4065e0:	ldr	x0, [sp]
  4065e4:	mov	x1, #0x20                  	// #32
  4065e8:	bl	4018a0 <snprintf@plt>
  4065ec:	ldr	x0, [sp]
  4065f0:	ldp	x29, x30, [sp, #16]
  4065f4:	add	sp, sp, #0x20
  4065f8:	ret
  4065fc:	sub	sp, sp, #0x30
  406600:	stp	x29, x30, [sp, #32]
  406604:	add	x29, sp, #0x20
  406608:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40660c:	add	x8, x8, #0xf48
  406610:	stur	x0, [x29, #-8]
  406614:	ldur	x9, [x29, #-8]
  406618:	cmp	x9, #0x1b
  40661c:	str	x8, [sp, #8]
  406620:	b.ne	406638 <clear@@Base+0x2af8>  // b.any
  406624:	ldr	x0, [sp, #8]
  406628:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40662c:	add	x1, x1, #0x5c0
  406630:	bl	401af0 <strcpy@plt>
  406634:	b	40670c <clear@@Base+0x2bcc>
  406638:	ldur	x8, [x29, #-8]
  40663c:	cmp	x8, #0x80
  406640:	b.cs	4066a8 <clear@@Base+0x2b68>  // b.hs, b.nlast
  406644:	ldur	x0, [x29, #-8]
  406648:	bl	4064d0 <clear@@Base+0x2990>
  40664c:	cbz	w0, 4066a8 <clear@@Base+0x2b68>
  406650:	ldur	x8, [x29, #-8]
  406654:	eor	x0, x8, #0x40
  406658:	bl	4064d0 <clear@@Base+0x2990>
  40665c:	cbnz	w0, 406684 <clear@@Base+0x2b44>
  406660:	ldur	x8, [x29, #-8]
  406664:	and	w8, w8, #0xff
  406668:	eor	w3, w8, #0x40
  40666c:	ldr	x0, [sp, #8]
  406670:	mov	x1, #0x20                  	// #32
  406674:	adrp	x2, 421000 <winch@@Base+0x1e04>
  406678:	add	x2, x2, #0x5c4
  40667c:	bl	4018a0 <snprintf@plt>
  406680:	b	4066a4 <clear@@Base+0x2b64>
  406684:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  406688:	add	x8, x8, #0xe18
  40668c:	ldr	x2, [x8]
  406690:	ldur	x8, [x29, #-8]
  406694:	and	w3, w8, #0xff
  406698:	ldr	x0, [sp, #8]
  40669c:	mov	x1, #0x20                  	// #32
  4066a0:	bl	4018a0 <snprintf@plt>
  4066a4:	b	40670c <clear@@Base+0x2bcc>
  4066a8:	ldur	x0, [x29, #-8]
  4066ac:	bl	406448 <clear@@Base+0x2908>
  4066b0:	cbz	w0, 4066d4 <clear@@Base+0x2b94>
  4066b4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4066b8:	add	x8, x8, #0xe20
  4066bc:	ldr	x2, [x8]
  4066c0:	ldur	x3, [x29, #-8]
  4066c4:	ldr	x0, [sp, #8]
  4066c8:	mov	x1, #0x20                  	// #32
  4066cc:	bl	4018a0 <snprintf@plt>
  4066d0:	b	40670c <clear@@Base+0x2bcc>
  4066d4:	ldr	x8, [sp, #8]
  4066d8:	str	x8, [sp, #16]
  4066dc:	ldur	x9, [x29, #-8]
  4066e0:	mov	x10, #0x80000000            	// #2147483648
  4066e4:	cmp	x9, x10
  4066e8:	b.cc	4066f4 <clear@@Base+0x2bb4>  // b.lo, b.ul, b.last
  4066ec:	mov	x8, #0xfffd                	// #65533
  4066f0:	stur	x8, [x29, #-8]
  4066f4:	ldur	x1, [x29, #-8]
  4066f8:	add	x0, sp, #0x10
  4066fc:	bl	40671c <clear@@Base+0x2bdc>
  406700:	ldr	x8, [sp, #16]
  406704:	mov	w9, #0x0                   	// #0
  406708:	strb	w9, [x8]
  40670c:	ldr	x0, [sp, #8]
  406710:	ldp	x29, x30, [sp, #32]
  406714:	add	sp, sp, #0x30
  406718:	ret
  40671c:	sub	sp, sp, #0x10
  406720:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  406724:	add	x8, x8, #0xe10
  406728:	str	x0, [sp, #8]
  40672c:	str	x1, [sp]
  406730:	ldr	w9, [x8]
  406734:	cbz	w9, 406744 <clear@@Base+0x2c04>
  406738:	ldr	x8, [sp]
  40673c:	cmp	x8, #0x80
  406740:	b.cs	406760 <clear@@Base+0x2c20>  // b.hs, b.nlast
  406744:	ldr	x8, [sp]
  406748:	ldr	x9, [sp, #8]
  40674c:	ldr	x10, [x9]
  406750:	add	x11, x10, #0x1
  406754:	str	x11, [x9]
  406758:	strb	w8, [x10]
  40675c:	b	406a88 <clear@@Base+0x2f48>
  406760:	ldr	x8, [sp]
  406764:	cmp	x8, #0x800
  406768:	b.cs	4067bc <clear@@Base+0x2c7c>  // b.hs, b.nlast
  40676c:	ldr	x8, [sp]
  406770:	lsr	x8, x8, #6
  406774:	and	x8, x8, #0x1f
  406778:	mov	x9, #0xc0                  	// #192
  40677c:	orr	x8, x9, x8
  406780:	ldr	x9, [sp, #8]
  406784:	ldr	x10, [x9]
  406788:	add	x11, x10, #0x1
  40678c:	str	x11, [x9]
  406790:	strb	w8, [x10]
  406794:	ldr	x9, [sp]
  406798:	and	x9, x9, #0x3f
  40679c:	mov	x10, #0x80                  	// #128
  4067a0:	orr	x9, x10, x9
  4067a4:	ldr	x10, [sp, #8]
  4067a8:	ldr	x11, [x10]
  4067ac:	add	x12, x11, #0x1
  4067b0:	str	x12, [x10]
  4067b4:	strb	w9, [x11]
  4067b8:	b	406a88 <clear@@Base+0x2f48>
  4067bc:	ldr	x8, [sp]
  4067c0:	cmp	x8, #0x10, lsl #12
  4067c4:	b.cs	40683c <clear@@Base+0x2cfc>  // b.hs, b.nlast
  4067c8:	ldr	x8, [sp]
  4067cc:	lsr	x8, x8, #12
  4067d0:	and	x8, x8, #0xf
  4067d4:	mov	x9, #0xe0                  	// #224
  4067d8:	orr	x8, x9, x8
  4067dc:	ldr	x9, [sp, #8]
  4067e0:	ldr	x10, [x9]
  4067e4:	add	x11, x10, #0x1
  4067e8:	str	x11, [x9]
  4067ec:	strb	w8, [x10]
  4067f0:	ldr	x9, [sp]
  4067f4:	lsr	x9, x9, #6
  4067f8:	and	x9, x9, #0x3f
  4067fc:	mov	x10, #0x80                  	// #128
  406800:	orr	x9, x10, x9
  406804:	ldr	x11, [sp, #8]
  406808:	ldr	x12, [x11]
  40680c:	add	x13, x12, #0x1
  406810:	str	x13, [x11]
  406814:	strb	w9, [x12]
  406818:	ldr	x11, [sp]
  40681c:	and	x11, x11, #0x3f
  406820:	orr	x10, x10, x11
  406824:	ldr	x11, [sp, #8]
  406828:	ldr	x12, [x11]
  40682c:	add	x13, x12, #0x1
  406830:	str	x13, [x11]
  406834:	strb	w10, [x12]
  406838:	b	406a88 <clear@@Base+0x2f48>
  40683c:	ldr	x8, [sp]
  406840:	cmp	x8, #0x200, lsl #12
  406844:	b.cs	4068e0 <clear@@Base+0x2da0>  // b.hs, b.nlast
  406848:	ldr	x8, [sp]
  40684c:	lsr	x8, x8, #18
  406850:	and	x8, x8, #0x7
  406854:	mov	x9, #0xf0                  	// #240
  406858:	orr	x8, x9, x8
  40685c:	ldr	x9, [sp, #8]
  406860:	ldr	x10, [x9]
  406864:	add	x11, x10, #0x1
  406868:	str	x11, [x9]
  40686c:	strb	w8, [x10]
  406870:	ldr	x9, [sp]
  406874:	lsr	x9, x9, #12
  406878:	and	x9, x9, #0x3f
  40687c:	mov	x10, #0x80                  	// #128
  406880:	orr	x9, x10, x9
  406884:	ldr	x11, [sp, #8]
  406888:	ldr	x12, [x11]
  40688c:	add	x13, x12, #0x1
  406890:	str	x13, [x11]
  406894:	strb	w9, [x12]
  406898:	ldr	x11, [sp]
  40689c:	lsr	x11, x11, #6
  4068a0:	and	x11, x11, #0x3f
  4068a4:	orr	x11, x10, x11
  4068a8:	ldr	x12, [sp, #8]
  4068ac:	ldr	x13, [x12]
  4068b0:	add	x14, x13, #0x1
  4068b4:	str	x14, [x12]
  4068b8:	strb	w11, [x13]
  4068bc:	ldr	x12, [sp]
  4068c0:	and	x12, x12, #0x3f
  4068c4:	orr	x10, x10, x12
  4068c8:	ldr	x12, [sp, #8]
  4068cc:	ldr	x13, [x12]
  4068d0:	add	x14, x13, #0x1
  4068d4:	str	x14, [x12]
  4068d8:	strb	w10, [x13]
  4068dc:	b	406a88 <clear@@Base+0x2f48>
  4068e0:	ldr	x8, [sp]
  4068e4:	mov	x9, #0x4000000             	// #67108864
  4068e8:	cmp	x8, x9
  4068ec:	b.cs	4069ac <clear@@Base+0x2e6c>  // b.hs, b.nlast
  4068f0:	ldr	x8, [sp]
  4068f4:	lsr	x8, x8, #24
  4068f8:	and	x8, x8, #0x3
  4068fc:	mov	x9, #0xf0                  	// #240
  406900:	orr	x8, x9, x8
  406904:	ldr	x9, [sp, #8]
  406908:	ldr	x10, [x9]
  40690c:	add	x11, x10, #0x1
  406910:	str	x11, [x9]
  406914:	strb	w8, [x10]
  406918:	ldr	x9, [sp]
  40691c:	lsr	x9, x9, #18
  406920:	and	x9, x9, #0x3f
  406924:	mov	x10, #0x80                  	// #128
  406928:	orr	x9, x10, x9
  40692c:	ldr	x11, [sp, #8]
  406930:	ldr	x12, [x11]
  406934:	add	x13, x12, #0x1
  406938:	str	x13, [x11]
  40693c:	strb	w9, [x12]
  406940:	ldr	x11, [sp]
  406944:	lsr	x11, x11, #12
  406948:	and	x11, x11, #0x3f
  40694c:	orr	x11, x10, x11
  406950:	ldr	x12, [sp, #8]
  406954:	ldr	x13, [x12]
  406958:	add	x14, x13, #0x1
  40695c:	str	x14, [x12]
  406960:	strb	w11, [x13]
  406964:	ldr	x12, [sp]
  406968:	lsr	x12, x12, #6
  40696c:	and	x12, x12, #0x3f
  406970:	orr	x12, x10, x12
  406974:	ldr	x13, [sp, #8]
  406978:	ldr	x14, [x13]
  40697c:	add	x15, x14, #0x1
  406980:	str	x15, [x13]
  406984:	strb	w12, [x14]
  406988:	ldr	x13, [sp]
  40698c:	and	x13, x13, #0x3f
  406990:	orr	x10, x10, x13
  406994:	ldr	x13, [sp, #8]
  406998:	ldr	x14, [x13]
  40699c:	add	x15, x14, #0x1
  4069a0:	str	x15, [x13]
  4069a4:	strb	w10, [x14]
  4069a8:	b	406a88 <clear@@Base+0x2f48>
  4069ac:	ldr	x8, [sp]
  4069b0:	lsr	x8, x8, #30
  4069b4:	and	x8, x8, #0x1
  4069b8:	mov	x9, #0xf0                  	// #240
  4069bc:	orr	x8, x9, x8
  4069c0:	ldr	x9, [sp, #8]
  4069c4:	ldr	x10, [x9]
  4069c8:	add	x11, x10, #0x1
  4069cc:	str	x11, [x9]
  4069d0:	strb	w8, [x10]
  4069d4:	ldr	x9, [sp]
  4069d8:	lsr	x9, x9, #24
  4069dc:	and	x9, x9, #0x3f
  4069e0:	mov	x10, #0x80                  	// #128
  4069e4:	orr	x9, x10, x9
  4069e8:	ldr	x11, [sp, #8]
  4069ec:	ldr	x12, [x11]
  4069f0:	add	x13, x12, #0x1
  4069f4:	str	x13, [x11]
  4069f8:	strb	w9, [x12]
  4069fc:	ldr	x11, [sp]
  406a00:	lsr	x11, x11, #18
  406a04:	and	x11, x11, #0x3f
  406a08:	orr	x11, x10, x11
  406a0c:	ldr	x12, [sp, #8]
  406a10:	ldr	x13, [x12]
  406a14:	add	x14, x13, #0x1
  406a18:	str	x14, [x12]
  406a1c:	strb	w11, [x13]
  406a20:	ldr	x12, [sp]
  406a24:	lsr	x12, x12, #12
  406a28:	and	x12, x12, #0x3f
  406a2c:	orr	x12, x10, x12
  406a30:	ldr	x13, [sp, #8]
  406a34:	ldr	x14, [x13]
  406a38:	add	x15, x14, #0x1
  406a3c:	str	x15, [x13]
  406a40:	strb	w12, [x14]
  406a44:	ldr	x13, [sp]
  406a48:	lsr	x13, x13, #6
  406a4c:	and	x13, x13, #0x3f
  406a50:	orr	x13, x10, x13
  406a54:	ldr	x14, [sp, #8]
  406a58:	ldr	x15, [x14]
  406a5c:	add	x16, x15, #0x1
  406a60:	str	x16, [x14]
  406a64:	strb	w13, [x15]
  406a68:	ldr	x14, [sp]
  406a6c:	and	x14, x14, #0x3f
  406a70:	orr	x10, x10, x14
  406a74:	ldr	x14, [sp, #8]
  406a78:	ldr	x15, [x14]
  406a7c:	add	x16, x15, #0x1
  406a80:	str	x16, [x14]
  406a84:	strb	w10, [x15]
  406a88:	add	sp, sp, #0x10
  406a8c:	ret
  406a90:	sub	sp, sp, #0x10
  406a94:	strb	w0, [sp, #11]
  406a98:	ldrb	w8, [sp, #11]
  406a9c:	and	w8, w8, #0x80
  406aa0:	cbnz	w8, 406ab0 <clear@@Base+0x2f70>
  406aa4:	mov	w8, #0x1                   	// #1
  406aa8:	str	w8, [sp, #12]
  406aac:	b	406b44 <clear@@Base+0x3004>
  406ab0:	ldrb	w8, [sp, #11]
  406ab4:	and	w8, w8, #0xe0
  406ab8:	cmp	w8, #0xc0
  406abc:	b.ne	406acc <clear@@Base+0x2f8c>  // b.any
  406ac0:	mov	w8, #0x2                   	// #2
  406ac4:	str	w8, [sp, #12]
  406ac8:	b	406b44 <clear@@Base+0x3004>
  406acc:	ldrb	w8, [sp, #11]
  406ad0:	and	w8, w8, #0xf0
  406ad4:	cmp	w8, #0xe0
  406ad8:	b.ne	406ae8 <clear@@Base+0x2fa8>  // b.any
  406adc:	mov	w8, #0x3                   	// #3
  406ae0:	str	w8, [sp, #12]
  406ae4:	b	406b44 <clear@@Base+0x3004>
  406ae8:	ldrb	w8, [sp, #11]
  406aec:	and	w8, w8, #0xf8
  406af0:	cmp	w8, #0xf0
  406af4:	b.ne	406b04 <clear@@Base+0x2fc4>  // b.any
  406af8:	mov	w8, #0x4                   	// #4
  406afc:	str	w8, [sp, #12]
  406b00:	b	406b44 <clear@@Base+0x3004>
  406b04:	ldrb	w8, [sp, #11]
  406b08:	and	w8, w8, #0xfc
  406b0c:	cmp	w8, #0xf8
  406b10:	b.ne	406b20 <clear@@Base+0x2fe0>  // b.any
  406b14:	mov	w8, #0x5                   	// #5
  406b18:	str	w8, [sp, #12]
  406b1c:	b	406b44 <clear@@Base+0x3004>
  406b20:	ldrb	w8, [sp, #11]
  406b24:	and	w8, w8, #0xfe
  406b28:	cmp	w8, #0xfc
  406b2c:	b.ne	406b3c <clear@@Base+0x2ffc>  // b.any
  406b30:	mov	w8, #0x6                   	// #6
  406b34:	str	w8, [sp, #12]
  406b38:	b	406b44 <clear@@Base+0x3004>
  406b3c:	mov	w8, #0x1                   	// #1
  406b40:	str	w8, [sp, #12]
  406b44:	ldr	w0, [sp, #12]
  406b48:	add	sp, sp, #0x10
  406b4c:	ret
  406b50:	sub	sp, sp, #0x40
  406b54:	stp	x29, x30, [sp, #48]
  406b58:	add	x29, sp, #0x30
  406b5c:	stur	x0, [x29, #-16]
  406b60:	stur	w1, [x29, #-20]
  406b64:	ldur	x8, [x29, #-16]
  406b68:	str	x8, [sp, #8]
  406b6c:	ldr	x8, [sp, #8]
  406b70:	ldrb	w9, [x8]
  406b74:	and	w9, w9, #0xfe
  406b78:	cmp	w9, #0xfe
  406b7c:	b.ne	406b88 <clear@@Base+0x3048>  // b.any
  406b80:	stur	wzr, [x29, #-4]
  406b84:	b	406c98 <clear@@Base+0x3158>
  406b88:	ldr	x8, [sp, #8]
  406b8c:	ldrb	w0, [x8]
  406b90:	bl	406a90 <clear@@Base+0x2f50>
  406b94:	str	w0, [sp, #20]
  406b98:	ldr	w9, [sp, #20]
  406b9c:	ldur	w10, [x29, #-20]
  406ba0:	cmp	w9, w10
  406ba4:	b.le	406bb0 <clear@@Base+0x3070>
  406ba8:	stur	wzr, [x29, #-4]
  406bac:	b	406c98 <clear@@Base+0x3158>
  406bb0:	ldr	w8, [sp, #20]
  406bb4:	cmp	w8, #0x1
  406bb8:	b.ne	406bc8 <clear@@Base+0x3088>  // b.any
  406bbc:	mov	w8, #0x1                   	// #1
  406bc0:	stur	w8, [x29, #-4]
  406bc4:	b	406c98 <clear@@Base+0x3158>
  406bc8:	ldr	w8, [sp, #20]
  406bcc:	cmp	w8, #0x2
  406bd0:	b.ne	406bf0 <clear@@Base+0x30b0>  // b.any
  406bd4:	ldr	x8, [sp, #8]
  406bd8:	ldrb	w9, [x8]
  406bdc:	cmp	w9, #0xc2
  406be0:	b.ge	406bec <clear@@Base+0x30ac>  // b.tcont
  406be4:	stur	wzr, [x29, #-4]
  406be8:	b	406c98 <clear@@Base+0x3158>
  406bec:	b	406c48 <clear@@Base+0x3108>
  406bf0:	ldr	w8, [sp, #20]
  406bf4:	mov	w9, #0x8                   	// #8
  406bf8:	subs	w8, w9, w8
  406bfc:	mov	w9, #0x1                   	// #1
  406c00:	lsl	w8, w9, w8
  406c04:	subs	w8, w8, #0x1
  406c08:	mvn	w8, w8
  406c0c:	and	w8, w8, #0xff
  406c10:	strb	w8, [sp, #7]
  406c14:	ldr	x10, [sp, #8]
  406c18:	ldrb	w8, [x10]
  406c1c:	ldrb	w9, [sp, #7]
  406c20:	cmp	w8, w9
  406c24:	b.ne	406c48 <clear@@Base+0x3108>  // b.any
  406c28:	ldr	x8, [sp, #8]
  406c2c:	ldrb	w9, [x8, #1]
  406c30:	ldrb	w10, [sp, #7]
  406c34:	and	w9, w9, w10
  406c38:	cmp	w9, #0x80
  406c3c:	b.ne	406c48 <clear@@Base+0x3108>  // b.any
  406c40:	stur	wzr, [x29, #-4]
  406c44:	b	406c98 <clear@@Base+0x3158>
  406c48:	mov	w8, #0x1                   	// #1
  406c4c:	str	w8, [sp, #24]
  406c50:	ldr	w8, [sp, #24]
  406c54:	ldr	w9, [sp, #20]
  406c58:	cmp	w8, w9
  406c5c:	b.ge	406c90 <clear@@Base+0x3150>  // b.tcont
  406c60:	ldr	x8, [sp, #8]
  406c64:	ldrsw	x9, [sp, #24]
  406c68:	ldrb	w10, [x8, x9]
  406c6c:	and	w10, w10, #0xc0
  406c70:	cmp	w10, #0x80
  406c74:	b.eq	406c80 <clear@@Base+0x3140>  // b.none
  406c78:	stur	wzr, [x29, #-4]
  406c7c:	b	406c98 <clear@@Base+0x3158>
  406c80:	ldr	w8, [sp, #24]
  406c84:	add	w8, w8, #0x1
  406c88:	str	w8, [sp, #24]
  406c8c:	b	406c50 <clear@@Base+0x3110>
  406c90:	mov	w8, #0x1                   	// #1
  406c94:	stur	w8, [x29, #-4]
  406c98:	ldur	w0, [x29, #-4]
  406c9c:	ldp	x29, x30, [sp, #48]
  406ca0:	add	sp, sp, #0x40
  406ca4:	ret
  406ca8:	sub	sp, sp, #0x20
  406cac:	str	x0, [sp, #24]
  406cb0:	str	x1, [sp, #16]
  406cb4:	ldr	x8, [sp, #24]
  406cb8:	ldr	x9, [x8]
  406cbc:	add	x9, x9, #0x1
  406cc0:	str	x9, [x8]
  406cc4:	ldr	x8, [sp, #24]
  406cc8:	ldr	x8, [x8]
  406ccc:	ldr	x9, [sp, #16]
  406cd0:	mov	w10, #0x0                   	// #0
  406cd4:	cmp	x8, x9
  406cd8:	str	w10, [sp, #12]
  406cdc:	b.cs	406d3c <clear@@Base+0x31fc>  // b.hs, b.nlast
  406ce0:	ldr	x8, [sp, #24]
  406ce4:	ldr	x8, [x8]
  406ce8:	ldrb	w9, [x8]
  406cec:	and	w9, w9, #0xff
  406cf0:	and	w9, w9, #0xc0
  406cf4:	cmp	w9, #0xc0
  406cf8:	b.ne	406d20 <clear@@Base+0x31e0>  // b.any
  406cfc:	ldr	x8, [sp, #24]
  406d00:	ldr	x8, [x8]
  406d04:	ldrb	w9, [x8]
  406d08:	and	w9, w9, #0xff
  406d0c:	and	w9, w9, #0xfe
  406d10:	mov	w10, #0x0                   	// #0
  406d14:	cmp	w9, #0xfe
  406d18:	str	w10, [sp, #12]
  406d1c:	b.ne	406d3c <clear@@Base+0x31fc>  // b.any
  406d20:	ldr	x8, [sp, #24]
  406d24:	ldr	x8, [x8]
  406d28:	ldrb	w9, [x8]
  406d2c:	tst	w9, #0x80
  406d30:	cset	w9, eq  // eq = none
  406d34:	eor	w9, w9, #0x1
  406d38:	str	w9, [sp, #12]
  406d3c:	ldr	w8, [sp, #12]
  406d40:	tbnz	w8, #0, 406cb4 <clear@@Base+0x3174>
  406d44:	add	sp, sp, #0x20
  406d48:	ret
  406d4c:	sub	sp, sp, #0x30
  406d50:	stp	x29, x30, [sp, #32]
  406d54:	add	x29, sp, #0x20
  406d58:	str	x0, [sp, #16]
  406d5c:	ldr	x8, [sp, #16]
  406d60:	ldrb	w0, [x8]
  406d64:	bl	406a90 <clear@@Base+0x2f50>
  406d68:	subs	w9, w0, #0x1
  406d6c:	mov	w8, w9
  406d70:	ubfx	x8, x8, #0, #32
  406d74:	cmp	x8, #0x5
  406d78:	str	x8, [sp, #8]
  406d7c:	b.hi	406d98 <clear@@Base+0x3258>  // b.pmore
  406d80:	adrp	x8, 420000 <winch@@Base+0xe04>
  406d84:	add	x8, x8, #0xffc
  406d88:	ldr	x11, [sp, #8]
  406d8c:	ldrsw	x10, [x8, x11, lsl #2]
  406d90:	add	x9, x8, x10
  406d94:	br	x9
  406d98:	ldr	x8, [sp, #16]
  406d9c:	ldrb	w9, [x8]
  406da0:	and	w9, w9, #0xff
  406da4:	mov	w0, w9
  406da8:	sxtw	x8, w0
  406dac:	stur	x8, [x29, #-8]
  406db0:	b	406f3c <clear@@Base+0x33fc>
  406db4:	ldr	x8, [sp, #16]
  406db8:	ldrb	w9, [x8]
  406dbc:	and	w9, w9, #0x1f
  406dc0:	ldr	x8, [sp, #16]
  406dc4:	ldrb	w10, [x8, #1]
  406dc8:	and	w10, w10, #0x3f
  406dcc:	orr	w9, w10, w9, lsl #6
  406dd0:	mov	w0, w9
  406dd4:	sxtw	x8, w0
  406dd8:	stur	x8, [x29, #-8]
  406ddc:	b	406f3c <clear@@Base+0x33fc>
  406de0:	ldr	x8, [sp, #16]
  406de4:	ldrb	w9, [x8]
  406de8:	and	w9, w9, #0xf
  406dec:	ldr	x8, [sp, #16]
  406df0:	ldrb	w10, [x8, #1]
  406df4:	and	w10, w10, #0x3f
  406df8:	lsl	w10, w10, #6
  406dfc:	orr	w9, w10, w9, lsl #12
  406e00:	ldr	x8, [sp, #16]
  406e04:	ldrb	w10, [x8, #2]
  406e08:	and	w10, w10, #0x3f
  406e0c:	orr	w9, w9, w10
  406e10:	mov	w0, w9
  406e14:	sxtw	x8, w0
  406e18:	stur	x8, [x29, #-8]
  406e1c:	b	406f3c <clear@@Base+0x33fc>
  406e20:	ldr	x8, [sp, #16]
  406e24:	ldrb	w9, [x8]
  406e28:	and	w9, w9, #0x7
  406e2c:	ldr	x8, [sp, #16]
  406e30:	ldrb	w10, [x8, #1]
  406e34:	and	w10, w10, #0x3f
  406e38:	lsl	w10, w10, #12
  406e3c:	orr	w9, w10, w9, lsl #18
  406e40:	ldr	x8, [sp, #16]
  406e44:	ldrb	w10, [x8, #2]
  406e48:	and	w10, w10, #0x3f
  406e4c:	orr	w9, w9, w10, lsl #6
  406e50:	ldr	x8, [sp, #16]
  406e54:	ldrb	w10, [x8, #3]
  406e58:	and	w10, w10, #0x3f
  406e5c:	orr	w9, w9, w10
  406e60:	mov	w0, w9
  406e64:	sxtw	x8, w0
  406e68:	stur	x8, [x29, #-8]
  406e6c:	b	406f3c <clear@@Base+0x33fc>
  406e70:	ldr	x8, [sp, #16]
  406e74:	ldrb	w9, [x8]
  406e78:	and	w9, w9, #0x3
  406e7c:	ldr	x8, [sp, #16]
  406e80:	ldrb	w10, [x8, #1]
  406e84:	and	w10, w10, #0x3f
  406e88:	lsl	w10, w10, #18
  406e8c:	orr	w9, w10, w9, lsl #24
  406e90:	ldr	x8, [sp, #16]
  406e94:	ldrb	w10, [x8, #2]
  406e98:	and	w10, w10, #0x3f
  406e9c:	orr	w9, w9, w10, lsl #12
  406ea0:	ldr	x8, [sp, #16]
  406ea4:	ldrb	w10, [x8, #3]
  406ea8:	and	w10, w10, #0x3f
  406eac:	orr	w9, w9, w10, lsl #6
  406eb0:	ldr	x8, [sp, #16]
  406eb4:	ldrb	w10, [x8, #4]
  406eb8:	and	w10, w10, #0x3f
  406ebc:	orr	w9, w9, w10
  406ec0:	mov	w0, w9
  406ec4:	sxtw	x8, w0
  406ec8:	stur	x8, [x29, #-8]
  406ecc:	b	406f3c <clear@@Base+0x33fc>
  406ed0:	ldr	x8, [sp, #16]
  406ed4:	ldrb	w9, [x8]
  406ed8:	and	w9, w9, #0x1
  406edc:	ldr	x8, [sp, #16]
  406ee0:	ldrb	w10, [x8, #1]
  406ee4:	and	w10, w10, #0x3f
  406ee8:	lsl	w10, w10, #24
  406eec:	orr	w9, w10, w9, lsl #30
  406ef0:	ldr	x8, [sp, #16]
  406ef4:	ldrb	w10, [x8, #2]
  406ef8:	and	w10, w10, #0x3f
  406efc:	orr	w9, w9, w10, lsl #18
  406f00:	ldr	x8, [sp, #16]
  406f04:	ldrb	w10, [x8, #3]
  406f08:	and	w10, w10, #0x3f
  406f0c:	orr	w9, w9, w10, lsl #12
  406f10:	ldr	x8, [sp, #16]
  406f14:	ldrb	w10, [x8, #4]
  406f18:	and	w10, w10, #0x3f
  406f1c:	orr	w9, w9, w10, lsl #6
  406f20:	ldr	x8, [sp, #16]
  406f24:	ldrb	w10, [x8, #5]
  406f28:	and	w10, w10, #0x3f
  406f2c:	orr	w9, w9, w10
  406f30:	mov	w0, w9
  406f34:	sxtw	x8, w0
  406f38:	stur	x8, [x29, #-8]
  406f3c:	ldur	x0, [x29, #-8]
  406f40:	ldp	x29, x30, [sp, #32]
  406f44:	add	sp, sp, #0x30
  406f48:	ret
  406f4c:	sub	sp, sp, #0x50
  406f50:	stp	x29, x30, [sp, #64]
  406f54:	add	x29, sp, #0x40
  406f58:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  406f5c:	add	x8, x8, #0xe10
  406f60:	stur	x0, [x29, #-8]
  406f64:	stur	w1, [x29, #-12]
  406f68:	stur	x2, [x29, #-24]
  406f6c:	ldur	x9, [x29, #-8]
  406f70:	ldr	x9, [x9]
  406f74:	str	x9, [sp, #16]
  406f78:	ldr	w10, [x8]
  406f7c:	cbnz	w10, 40701c <clear@@Base+0x34dc>
  406f80:	ldur	w8, [x29, #-12]
  406f84:	cmp	w8, #0x0
  406f88:	cset	w8, le
  406f8c:	tbnz	w8, #0, 406fd4 <clear@@Base+0x3494>
  406f90:	ldr	x8, [sp, #16]
  406f94:	ldur	x9, [x29, #-24]
  406f98:	cmp	x8, x9
  406f9c:	b.cs	406fb8 <clear@@Base+0x3478>  // b.hs, b.nlast
  406fa0:	ldr	x8, [sp, #16]
  406fa4:	add	x9, x8, #0x1
  406fa8:	str	x9, [sp, #16]
  406fac:	ldrb	w10, [x8]
  406fb0:	str	w10, [sp, #12]
  406fb4:	b	406fc0 <clear@@Base+0x3480>
  406fb8:	mov	w8, wzr
  406fbc:	str	w8, [sp, #12]
  406fc0:	ldr	w8, [sp, #12]
  406fc4:	mov	w0, w8
  406fc8:	and	x9, x0, #0xff
  406fcc:	str	x9, [sp, #32]
  406fd0:	b	407018 <clear@@Base+0x34d8>
  406fd4:	ldr	x8, [sp, #16]
  406fd8:	ldur	x9, [x29, #-24]
  406fdc:	cmp	x8, x9
  406fe0:	b.ls	407000 <clear@@Base+0x34c0>  // b.plast
  406fe4:	ldr	x8, [sp, #16]
  406fe8:	mov	x9, #0xffffffffffffffff    	// #-1
  406fec:	add	x9, x8, x9
  406ff0:	str	x9, [sp, #16]
  406ff4:	ldurb	w10, [x8, #-1]
  406ff8:	str	w10, [sp, #8]
  406ffc:	b	407008 <clear@@Base+0x34c8>
  407000:	mov	w8, wzr
  407004:	str	w8, [sp, #8]
  407008:	ldr	w8, [sp, #8]
  40700c:	mov	w0, w8
  407010:	and	x9, x0, #0xff
  407014:	str	x9, [sp, #32]
  407018:	b	407108 <clear@@Base+0x35c8>
  40701c:	ldur	w8, [x29, #-12]
  407020:	cmp	w8, #0x0
  407024:	cset	w8, le
  407028:	tbnz	w8, #0, 407084 <clear@@Base+0x3544>
  40702c:	ldr	x8, [sp, #16]
  407030:	ldrb	w0, [x8]
  407034:	bl	406a90 <clear@@Base+0x2f50>
  407038:	str	w0, [sp, #28]
  40703c:	ldr	x8, [sp, #16]
  407040:	ldrsw	x9, [sp, #28]
  407044:	add	x8, x8, x9
  407048:	ldur	x9, [x29, #-24]
  40704c:	cmp	x8, x9
  407050:	b.ls	407064 <clear@@Base+0x3524>  // b.plast
  407054:	str	xzr, [sp, #32]
  407058:	ldur	x8, [x29, #-24]
  40705c:	str	x8, [sp, #16]
  407060:	b	407080 <clear@@Base+0x3540>
  407064:	ldr	x0, [sp, #16]
  407068:	bl	406d4c <clear@@Base+0x320c>
  40706c:	str	x0, [sp, #32]
  407070:	ldrsw	x8, [sp, #28]
  407074:	ldr	x9, [sp, #16]
  407078:	add	x8, x9, x8
  40707c:	str	x8, [sp, #16]
  407080:	b	407108 <clear@@Base+0x35c8>
  407084:	ldr	x8, [sp, #16]
  407088:	ldur	x9, [x29, #-24]
  40708c:	mov	w10, #0x0                   	// #0
  407090:	cmp	x8, x9
  407094:	str	w10, [sp, #4]
  407098:	b.ls	4070b4 <clear@@Base+0x3574>  // b.plast
  40709c:	ldr	x8, [sp, #16]
  4070a0:	ldurb	w9, [x8, #-1]
  4070a4:	and	w9, w9, #0xc0
  4070a8:	cmp	w9, #0x80
  4070ac:	cset	w9, eq  // eq = none
  4070b0:	str	w9, [sp, #4]
  4070b4:	ldr	w8, [sp, #4]
  4070b8:	tbnz	w8, #0, 4070c0 <clear@@Base+0x3580>
  4070bc:	b	4070d4 <clear@@Base+0x3594>
  4070c0:	ldr	x8, [sp, #16]
  4070c4:	mov	x9, #0xffffffffffffffff    	// #-1
  4070c8:	add	x8, x8, x9
  4070cc:	str	x8, [sp, #16]
  4070d0:	b	407084 <clear@@Base+0x3544>
  4070d4:	ldr	x8, [sp, #16]
  4070d8:	ldur	x9, [x29, #-24]
  4070dc:	cmp	x8, x9
  4070e0:	b.ls	407104 <clear@@Base+0x35c4>  // b.plast
  4070e4:	ldr	x8, [sp, #16]
  4070e8:	mov	x9, #0xffffffffffffffff    	// #-1
  4070ec:	add	x8, x8, x9
  4070f0:	str	x8, [sp, #16]
  4070f4:	mov	x0, x8
  4070f8:	bl	406d4c <clear@@Base+0x320c>
  4070fc:	str	x0, [sp, #32]
  407100:	b	407108 <clear@@Base+0x35c8>
  407104:	str	xzr, [sp, #32]
  407108:	ldr	x8, [sp, #16]
  40710c:	ldur	x9, [x29, #-8]
  407110:	str	x8, [x9]
  407114:	ldr	x0, [sp, #32]
  407118:	ldp	x29, x30, [sp, #64]
  40711c:	add	sp, sp, #0x50
  407120:	ret
  407124:	sub	sp, sp, #0x20
  407128:	stp	x29, x30, [sp, #16]
  40712c:	add	x29, sp, #0x10
  407130:	adrp	x1, 439000 <winch@@Base+0x19e04>
  407134:	add	x1, x1, #0xb10
  407138:	str	x0, [sp, #8]
  40713c:	ldr	x0, [sp, #8]
  407140:	bl	4071a4 <clear@@Base+0x3664>
  407144:	mov	w8, #0x1                   	// #1
  407148:	str	w8, [sp, #4]
  40714c:	cbnz	w0, 407190 <clear@@Base+0x3650>
  407150:	adrp	x8, 440000 <PC+0x4798>
  407154:	add	x8, x8, #0x28c
  407158:	ldr	w9, [x8]
  40715c:	mov	w10, #0x0                   	// #0
  407160:	cmp	w9, #0x2
  407164:	str	w10, [sp]
  407168:	b.eq	407188 <clear@@Base+0x3648>  // b.none
  40716c:	ldr	x0, [sp, #8]
  407170:	adrp	x1, 43a000 <winch@@Base+0x1ae04>
  407174:	add	x1, x1, #0x440
  407178:	bl	4071a4 <clear@@Base+0x3664>
  40717c:	cmp	w0, #0x0
  407180:	cset	w8, ne  // ne = any
  407184:	str	w8, [sp]
  407188:	ldr	w8, [sp]
  40718c:	str	w8, [sp, #4]
  407190:	ldr	w8, [sp, #4]
  407194:	and	w0, w8, #0x1
  407198:	ldp	x29, x30, [sp, #16]
  40719c:	add	sp, sp, #0x20
  4071a0:	ret
  4071a4:	sub	sp, sp, #0x30
  4071a8:	str	x0, [sp, #32]
  4071ac:	str	x1, [sp, #24]
  4071b0:	ldr	x8, [sp, #32]
  4071b4:	ldr	x9, [sp, #24]
  4071b8:	ldr	x9, [x9]
  4071bc:	ldr	x9, [x9]
  4071c0:	cmp	x8, x9
  4071c4:	b.cs	4071d0 <clear@@Base+0x3690>  // b.hs, b.nlast
  4071c8:	str	wzr, [sp, #44]
  4071cc:	b	40728c <clear@@Base+0x374c>
  4071d0:	str	wzr, [sp, #16]
  4071d4:	ldr	x8, [sp, #24]
  4071d8:	ldr	w9, [x8, #8]
  4071dc:	subs	w9, w9, #0x1
  4071e0:	str	w9, [sp, #20]
  4071e4:	ldr	w8, [sp, #16]
  4071e8:	ldr	w9, [sp, #20]
  4071ec:	cmp	w8, w9
  4071f0:	b.gt	407288 <clear@@Base+0x3748>
  4071f4:	ldr	w8, [sp, #16]
  4071f8:	ldr	w9, [sp, #20]
  4071fc:	add	w8, w8, w9
  407200:	mov	w9, #0x2                   	// #2
  407204:	sdiv	w8, w8, w9
  407208:	str	w8, [sp, #12]
  40720c:	ldr	x10, [sp, #32]
  407210:	ldr	x11, [sp, #24]
  407214:	ldr	x11, [x11]
  407218:	ldrsw	x12, [sp, #12]
  40721c:	mov	x13, #0x10                  	// #16
  407220:	mul	x12, x13, x12
  407224:	add	x11, x11, x12
  407228:	ldr	x11, [x11, #8]
  40722c:	cmp	x10, x11
  407230:	b.ls	407244 <clear@@Base+0x3704>  // b.plast
  407234:	ldr	w8, [sp, #12]
  407238:	add	w8, w8, #0x1
  40723c:	str	w8, [sp, #16]
  407240:	b	407284 <clear@@Base+0x3744>
  407244:	ldr	x8, [sp, #32]
  407248:	ldr	x9, [sp, #24]
  40724c:	ldr	x9, [x9]
  407250:	ldrsw	x10, [sp, #12]
  407254:	mov	x11, #0x10                  	// #16
  407258:	mul	x10, x11, x10
  40725c:	ldr	x9, [x9, x10]
  407260:	cmp	x8, x9
  407264:	b.cs	407278 <clear@@Base+0x3738>  // b.hs, b.nlast
  407268:	ldr	w8, [sp, #12]
  40726c:	subs	w8, w8, #0x1
  407270:	str	w8, [sp, #20]
  407274:	b	407284 <clear@@Base+0x3744>
  407278:	mov	w8, #0x1                   	// #1
  40727c:	str	w8, [sp, #44]
  407280:	b	40728c <clear@@Base+0x374c>
  407284:	b	4071e4 <clear@@Base+0x36a4>
  407288:	str	wzr, [sp, #44]
  40728c:	ldr	w0, [sp, #44]
  407290:	add	sp, sp, #0x30
  407294:	ret
  407298:	sub	sp, sp, #0x20
  40729c:	stp	x29, x30, [sp, #16]
  4072a0:	add	x29, sp, #0x10
  4072a4:	adrp	x1, 43a000 <winch@@Base+0x1ae04>
  4072a8:	add	x1, x1, #0x300
  4072ac:	str	x0, [sp, #8]
  4072b0:	ldr	x0, [sp, #8]
  4072b4:	bl	4071a4 <clear@@Base+0x3664>
  4072b8:	ldp	x29, x30, [sp, #16]
  4072bc:	add	sp, sp, #0x20
  4072c0:	ret
  4072c4:	sub	sp, sp, #0x20
  4072c8:	str	x0, [sp, #16]
  4072cc:	str	x1, [sp, #8]
  4072d0:	str	wzr, [sp, #4]
  4072d4:	ldrsw	x8, [sp, #4]
  4072d8:	cmp	x8, #0x4
  4072dc:	b.cs	407348 <clear@@Base+0x3808>  // b.hs, b.nlast
  4072e0:	ldr	x8, [sp, #16]
  4072e4:	ldrsw	x9, [sp, #4]
  4072e8:	mov	x10, #0x10                  	// #16
  4072ec:	mul	x9, x10, x9
  4072f0:	adrp	x10, 43a000 <winch@@Base+0x1ae04>
  4072f4:	add	x10, x10, #0x450
  4072f8:	ldr	x9, [x10, x9]
  4072fc:	cmp	x8, x9
  407300:	b.ne	407338 <clear@@Base+0x37f8>  // b.any
  407304:	ldr	x8, [sp, #8]
  407308:	ldrsw	x9, [sp, #4]
  40730c:	mov	x10, #0x10                  	// #16
  407310:	mul	x9, x10, x9
  407314:	adrp	x10, 43a000 <winch@@Base+0x1ae04>
  407318:	add	x10, x10, #0x450
  40731c:	add	x9, x10, x9
  407320:	ldr	x9, [x9, #8]
  407324:	cmp	x8, x9
  407328:	b.ne	407338 <clear@@Base+0x37f8>  // b.any
  40732c:	mov	w8, #0x1                   	// #1
  407330:	str	w8, [sp, #28]
  407334:	b	40734c <clear@@Base+0x380c>
  407338:	ldr	w8, [sp, #4]
  40733c:	add	w8, w8, #0x1
  407340:	str	w8, [sp, #4]
  407344:	b	4072d4 <clear@@Base+0x3794>
  407348:	str	wzr, [sp, #28]
  40734c:	ldr	w0, [sp, #28]
  407350:	add	sp, sp, #0x20
  407354:	ret
  407358:	sub	sp, sp, #0x40
  40735c:	stp	x29, x30, [sp, #48]
  407360:	add	x29, sp, #0x30
  407364:	stur	x0, [x29, #-16]
  407368:	stur	w1, [x29, #-20]
  40736c:	ldur	x8, [x29, #-16]
  407370:	cbz	x8, 407380 <clear@@Base+0x3840>
  407374:	ldur	x8, [x29, #-16]
  407378:	ldrb	w9, [x8]
  40737c:	cbnz	w9, 407388 <clear@@Base+0x3848>
  407380:	stur	wzr, [x29, #-4]
  407384:	b	40746c <clear@@Base+0x392c>
  407388:	adrp	x8, 438000 <winch@@Base+0x18e04>
  40738c:	add	x8, x8, #0x478
  407390:	str	x8, [sp, #8]
  407394:	ldr	x8, [sp, #8]
  407398:	ldr	x8, [x8]
  40739c:	cbz	x8, 4073d4 <clear@@Base+0x3894>
  4073a0:	ldur	x0, [x29, #-16]
  4073a4:	ldr	x8, [sp, #8]
  4073a8:	ldr	x1, [x8]
  4073ac:	bl	401aa0 <strcmp@plt>
  4073b0:	cbnz	w0, 4073c4 <clear@@Base+0x3884>
  4073b4:	ldr	x8, [sp, #8]
  4073b8:	ldr	x8, [x8, #8]
  4073bc:	stur	x8, [x29, #-16]
  4073c0:	b	4073d4 <clear@@Base+0x3894>
  4073c4:	ldr	x8, [sp, #8]
  4073c8:	add	x8, x8, #0x10
  4073cc:	str	x8, [sp, #8]
  4073d0:	b	407394 <clear@@Base+0x3854>
  4073d4:	adrp	x8, 438000 <winch@@Base+0x18e04>
  4073d8:	add	x8, x8, #0x280
  4073dc:	str	x8, [sp, #16]
  4073e0:	ldr	x8, [sp, #16]
  4073e4:	ldr	x8, [x8]
  4073e8:	cbz	x8, 407444 <clear@@Base+0x3904>
  4073ec:	ldur	x0, [x29, #-16]
  4073f0:	ldr	x8, [sp, #16]
  4073f4:	ldr	x1, [x8]
  4073f8:	bl	401aa0 <strcmp@plt>
  4073fc:	cbnz	w0, 407434 <clear@@Base+0x38f4>
  407400:	ldr	x8, [sp, #16]
  407404:	ldr	x0, [x8, #16]
  407408:	bl	40747c <clear@@Base+0x393c>
  40740c:	ldr	x8, [sp, #16]
  407410:	ldr	x8, [x8, #8]
  407414:	cbz	x8, 407428 <clear@@Base+0x38e8>
  407418:	ldr	x8, [sp, #16]
  40741c:	ldr	x8, [x8, #8]
  407420:	mov	w9, #0x1                   	// #1
  407424:	str	w9, [x8]
  407428:	mov	w8, #0x1                   	// #1
  40742c:	stur	w8, [x29, #-4]
  407430:	b	40746c <clear@@Base+0x392c>
  407434:	ldr	x8, [sp, #16]
  407438:	add	x8, x8, #0x18
  40743c:	str	x8, [sp, #16]
  407440:	b	4073e0 <clear@@Base+0x38a0>
  407444:	ldur	w8, [x29, #-20]
  407448:	cbnz	w8, 407468 <clear@@Base+0x3928>
  40744c:	adrp	x0, 421000 <winch@@Base+0x1e04>
  407450:	add	x0, x0, #0x5f5
  407454:	mov	x8, xzr
  407458:	mov	x1, x8
  40745c:	bl	41aa84 <error@@Base>
  407460:	mov	w0, #0x1                   	// #1
  407464:	bl	4022b4 <setlocale@plt+0x654>
  407468:	stur	wzr, [x29, #-4]
  40746c:	ldur	w0, [x29, #-4]
  407470:	ldp	x29, x30, [sp, #48]
  407474:	add	sp, sp, #0x40
  407478:	ret
  40747c:	sub	sp, sp, #0x40
  407480:	stp	x29, x30, [sp, #48]
  407484:	add	x29, sp, #0x30
  407488:	mov	w8, #0x0                   	// #0
  40748c:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  407490:	add	x9, x9, #0xe28
  407494:	add	x10, x9, #0x100
  407498:	stur	x0, [x29, #-8]
  40749c:	stur	wzr, [x29, #-20]
  4074a0:	sturb	w8, [x29, #-21]
  4074a4:	stur	x9, [x29, #-16]
  4074a8:	str	x10, [sp, #16]
  4074ac:	ldur	x8, [x29, #-8]
  4074b0:	ldrb	w9, [x8]
  4074b4:	cbz	w9, 4075bc <clear@@Base+0x3a7c>
  4074b8:	ldur	x8, [x29, #-8]
  4074bc:	add	x9, x8, #0x1
  4074c0:	stur	x9, [x29, #-8]
  4074c4:	ldrb	w10, [x8]
  4074c8:	subs	w10, w10, #0x2e
  4074cc:	mov	w8, w10
  4074d0:	ubfx	x8, x8, #0, #32
  4074d4:	cmp	x8, #0x35
  4074d8:	str	x8, [sp, #8]
  4074dc:	b.hi	407540 <clear@@Base+0x3a00>  // b.pmore
  4074e0:	adrp	x8, 421000 <winch@@Base+0x1e04>
  4074e4:	add	x8, x8, #0x14
  4074e8:	ldr	x11, [sp, #8]
  4074ec:	ldrsw	x10, [x8, x11, lsl #2]
  4074f0:	add	x9, x8, x10
  4074f4:	br	x9
  4074f8:	mov	w8, #0x0                   	// #0
  4074fc:	sturb	w8, [x29, #-21]
  407500:	b	40755c <clear@@Base+0x3a1c>
  407504:	mov	w8, #0x2                   	// #2
  407508:	sturb	w8, [x29, #-21]
  40750c:	b	40755c <clear@@Base+0x3a1c>
  407510:	mov	w8, #0x3                   	// #3
  407514:	sturb	w8, [x29, #-21]
  407518:	b	40755c <clear@@Base+0x3a1c>
  40751c:	ldur	w8, [x29, #-20]
  407520:	mov	w9, #0xa                   	// #10
  407524:	mul	w8, w9, w8
  407528:	ldur	x10, [x29, #-8]
  40752c:	ldurb	w9, [x10, #-1]
  407530:	subs	w9, w9, #0x30
  407534:	add	w8, w8, w9
  407538:	stur	w8, [x29, #-20]
  40753c:	b	4074ac <clear@@Base+0x396c>
  407540:	adrp	x0, 421000 <winch@@Base+0x1e04>
  407544:	add	x0, x0, #0x60a
  407548:	mov	x8, xzr
  40754c:	mov	x1, x8
  407550:	bl	41aa84 <error@@Base>
  407554:	mov	w0, #0x1                   	// #1
  407558:	bl	4022b4 <setlocale@plt+0x654>
  40755c:	ldur	x8, [x29, #-16]
  407560:	ldr	x9, [sp, #16]
  407564:	cmp	x8, x9
  407568:	b.cc	407588 <clear@@Base+0x3a48>  // b.lo, b.ul, b.last
  40756c:	adrp	x0, 421000 <winch@@Base+0x1e04>
  407570:	add	x0, x0, #0x61a
  407574:	mov	x8, xzr
  407578:	mov	x1, x8
  40757c:	bl	41aa84 <error@@Base>
  407580:	mov	w0, #0x1                   	// #1
  407584:	bl	4022b4 <setlocale@plt+0x654>
  407588:	ldurb	w8, [x29, #-21]
  40758c:	ldur	x9, [x29, #-16]
  407590:	add	x10, x9, #0x1
  407594:	stur	x10, [x29, #-16]
  407598:	strb	w8, [x9]
  40759c:	ldur	w8, [x29, #-20]
  4075a0:	subs	w8, w8, #0x1
  4075a4:	stur	w8, [x29, #-20]
  4075a8:	cmp	w8, #0x0
  4075ac:	cset	w8, gt
  4075b0:	tbnz	w8, #0, 40755c <clear@@Base+0x3a1c>
  4075b4:	stur	wzr, [x29, #-20]
  4075b8:	b	4074ac <clear@@Base+0x396c>
  4075bc:	ldur	x8, [x29, #-16]
  4075c0:	ldr	x9, [sp, #16]
  4075c4:	cmp	x8, x9
  4075c8:	b.cs	4075e4 <clear@@Base+0x3aa4>  // b.hs, b.nlast
  4075cc:	ldurb	w8, [x29, #-21]
  4075d0:	ldur	x9, [x29, #-16]
  4075d4:	add	x10, x9, #0x1
  4075d8:	stur	x10, [x29, #-16]
  4075dc:	strb	w8, [x9]
  4075e0:	b	4075bc <clear@@Base+0x3a7c>
  4075e4:	ldp	x29, x30, [sp, #48]
  4075e8:	add	sp, sp, #0x40
  4075ec:	ret
  4075f0:	sub	sp, sp, #0x20
  4075f4:	stp	x29, x30, [sp, #16]
  4075f8:	add	x29, sp, #0x10
  4075fc:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  407600:	add	x8, x8, #0xe28
  407604:	stur	wzr, [x29, #-4]
  407608:	str	x8, [sp]
  40760c:	ldur	w8, [x29, #-4]
  407610:	cmp	w8, #0x100
  407614:	b.ge	40769c <clear@@Base+0x3b5c>  // b.tcont
  407618:	bl	401ab0 <__ctype_b_loc@plt>
  40761c:	ldr	x8, [x0]
  407620:	ldursw	x9, [x29, #-4]
  407624:	ldrh	w10, [x8, x9, lsl #1]
  407628:	and	w10, w10, #0x4000
  40762c:	cbz	w10, 407648 <clear@@Base+0x3b08>
  407630:	ldursw	x8, [x29, #-4]
  407634:	ldr	x9, [sp]
  407638:	add	x8, x9, x8
  40763c:	mov	w10, #0x0                   	// #0
  407640:	strb	w10, [x8]
  407644:	b	40768c <clear@@Base+0x3b4c>
  407648:	bl	401ab0 <__ctype_b_loc@plt>
  40764c:	ldr	x8, [x0]
  407650:	ldursw	x9, [x29, #-4]
  407654:	ldrh	w10, [x8, x9, lsl #1]
  407658:	and	w10, w10, #0x2
  40765c:	cbz	w10, 407678 <clear@@Base+0x3b38>
  407660:	ldursw	x8, [x29, #-4]
  407664:	ldr	x9, [sp]
  407668:	add	x8, x9, x8
  40766c:	mov	w10, #0x2                   	// #2
  407670:	strb	w10, [x8]
  407674:	b	40768c <clear@@Base+0x3b4c>
  407678:	ldursw	x8, [x29, #-4]
  40767c:	ldr	x9, [sp]
  407680:	add	x8, x9, x8
  407684:	mov	w10, #0x3                   	// #3
  407688:	strb	w10, [x8]
  40768c:	ldur	w8, [x29, #-4]
  407690:	add	w8, w8, #0x1
  407694:	stur	w8, [x29, #-4]
  407698:	b	40760c <clear@@Base+0x3acc>
  40769c:	ldp	x29, x30, [sp, #16]
  4076a0:	add	sp, sp, #0x20
  4076a4:	ret
  4076a8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4076ac:	add	x8, x8, #0xf68
  4076b0:	adrp	x9, 43c000 <PC+0x798>
  4076b4:	add	x9, x9, #0x768
  4076b8:	mov	w10, #0x0                   	// #0
  4076bc:	adrp	x11, 43c000 <PC+0x798>
  4076c0:	add	x11, x11, #0x770
  4076c4:	adrp	x12, 43c000 <PC+0x798>
  4076c8:	add	x12, x12, #0x774
  4076cc:	adrp	x13, 43c000 <PC+0x798>
  4076d0:	add	x13, x13, #0x778
  4076d4:	adrp	x14, 43c000 <PC+0x798>
  4076d8:	add	x14, x14, #0x77c
  4076dc:	mov	w15, #0xffffffff            	// #-1
  4076e0:	adrp	x16, 43a000 <winch@@Base+0x1ae04>
  4076e4:	add	x16, x16, #0x528
  4076e8:	str	x8, [x9]
  4076ec:	ldr	x8, [x9]
  4076f0:	strb	w10, [x8]
  4076f4:	str	wzr, [x11]
  4076f8:	str	wzr, [x12]
  4076fc:	str	wzr, [x13]
  407700:	str	wzr, [x14]
  407704:	str	w15, [x16]
  407708:	ret
  40770c:	adrp	x8, 43c000 <PC+0x798>
  407710:	add	x8, x8, #0x780
  407714:	adrp	x9, 43c000 <PC+0x798>
  407718:	add	x9, x9, #0x770
  40771c:	adrp	x10, 43c000 <PC+0x798>
  407720:	add	x10, x10, #0x77c
  407724:	mov	w11, #0xffffffff            	// #-1
  407728:	adrp	x12, 43a000 <winch@@Base+0x1ae04>
  40772c:	add	x12, x12, #0x528
  407730:	str	wzr, [x8]
  407734:	str	wzr, [x9]
  407738:	str	wzr, [x10]
  40773c:	str	w11, [x12]
  407740:	ret
  407744:	sub	sp, sp, #0x50
  407748:	stp	x29, x30, [sp, #64]
  40774c:	add	x29, sp, #0x40
  407750:	stur	x0, [x29, #-8]
  407754:	stur	xzr, [x29, #-16]
  407758:	ldur	x8, [x29, #-8]
  40775c:	ldur	x0, [x29, #-8]
  407760:	str	x8, [sp, #8]
  407764:	bl	4017e0 <strlen@plt>
  407768:	ldr	x8, [sp, #8]
  40776c:	add	x9, x8, x0
  407770:	str	x9, [sp, #32]
  407774:	ldur	x8, [x29, #-8]
  407778:	ldrb	w9, [x8]
  40777c:	cbz	w9, 40785c <clear@@Base+0x3d1c>
  407780:	ldur	x8, [x29, #-8]
  407784:	add	x0, sp, #0x18
  407788:	str	x8, [sp, #24]
  40778c:	ldr	x2, [sp, #32]
  407790:	mov	w1, #0x1                   	// #1
  407794:	bl	406f4c <clear@@Base+0x340c>
  407798:	stur	x0, [x29, #-24]
  40779c:	ldur	x8, [x29, #-8]
  4077a0:	ldr	x9, [sp, #24]
  4077a4:	cmp	x8, x9
  4077a8:	b.cs	4077c4 <clear@@Base+0x3c84>  // b.hs, b.nlast
  4077ac:	ldur	x8, [x29, #-8]
  4077b0:	add	x9, x8, #0x1
  4077b4:	stur	x9, [x29, #-8]
  4077b8:	ldrb	w0, [x8]
  4077bc:	bl	41a518 <clear@@Base+0x169d8>
  4077c0:	b	40779c <clear@@Base+0x3c5c>
  4077c4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4077c8:	add	x8, x8, #0xe10
  4077cc:	ldr	w9, [x8]
  4077d0:	cbnz	w9, 4077e0 <clear@@Base+0x3ca0>
  4077d4:	mov	w8, #0x1                   	// #1
  4077d8:	str	w8, [sp, #20]
  4077dc:	b	407820 <clear@@Base+0x3ce0>
  4077e0:	ldur	x0, [x29, #-24]
  4077e4:	bl	407124 <clear@@Base+0x35e4>
  4077e8:	cbnz	w0, 4077fc <clear@@Base+0x3cbc>
  4077ec:	ldur	x0, [x29, #-16]
  4077f0:	ldur	x1, [x29, #-24]
  4077f4:	bl	4072c4 <clear@@Base+0x3784>
  4077f8:	cbz	w0, 407804 <clear@@Base+0x3cc4>
  4077fc:	str	wzr, [sp, #20]
  407800:	b	407820 <clear@@Base+0x3ce0>
  407804:	ldur	x0, [x29, #-24]
  407808:	bl	407298 <clear@@Base+0x3758>
  40780c:	mov	w8, #0x2                   	// #2
  407810:	mov	w9, #0x1                   	// #1
  407814:	cmp	w0, #0x0
  407818:	csel	w8, w8, w9, ne  // ne = any
  40781c:	str	w8, [sp, #20]
  407820:	ldr	w8, [sp, #20]
  407824:	adrp	x9, 43c000 <PC+0x798>
  407828:	add	x9, x9, #0x770
  40782c:	ldr	w10, [x9]
  407830:	add	w8, w10, w8
  407834:	str	w8, [x9]
  407838:	ldr	w8, [sp, #20]
  40783c:	adrp	x9, 43c000 <PC+0x798>
  407840:	add	x9, x9, #0x780
  407844:	ldr	w10, [x9]
  407848:	add	w8, w10, w8
  40784c:	str	w8, [x9]
  407850:	ldur	x9, [x29, #-24]
  407854:	stur	x9, [x29, #-16]
  407858:	b	407774 <clear@@Base+0x3c34>
  40785c:	ldp	x29, x30, [sp, #64]
  407860:	add	sp, sp, #0x50
  407864:	ret
  407868:	sub	sp, sp, #0x30
  40786c:	stp	x29, x30, [sp, #32]
  407870:	add	x29, sp, #0x20
  407874:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  407878:	add	x8, x8, #0xf68
  40787c:	stur	x8, [x29, #-8]
  407880:	ldur	x8, [x29, #-8]
  407884:	ldur	x0, [x29, #-8]
  407888:	str	x8, [sp]
  40788c:	bl	4017e0 <strlen@plt>
  407890:	ldr	x8, [sp]
  407894:	add	x9, x8, x0
  407898:	str	x9, [sp, #16]
  40789c:	str	wzr, [sp, #12]
  4078a0:	ldur	x8, [x29, #-8]
  4078a4:	ldrb	w9, [x8]
  4078a8:	cbz	w9, 4078cc <clear@@Base+0x3d8c>
  4078ac:	ldr	x2, [sp, #16]
  4078b0:	sub	x0, x29, #0x8
  4078b4:	mov	w1, #0x1                   	// #1
  4078b8:	bl	406f4c <clear@@Base+0x340c>
  4078bc:	ldr	w8, [sp, #12]
  4078c0:	add	w8, w8, #0x1
  4078c4:	str	w8, [sp, #12]
  4078c8:	b	4078a0 <clear@@Base+0x3d60>
  4078cc:	ldr	w0, [sp, #12]
  4078d0:	ldp	x29, x30, [sp, #32]
  4078d4:	add	sp, sp, #0x30
  4078d8:	ret
  4078dc:	sub	sp, sp, #0x20
  4078e0:	adrp	x8, 43c000 <PC+0x798>
  4078e4:	add	x8, x8, #0x788
  4078e8:	adrp	x9, 43c000 <PC+0x798>
  4078ec:	add	x9, x9, #0x790
  4078f0:	str	x0, [sp, #24]
  4078f4:	str	w1, [sp, #20]
  4078f8:	ldr	x10, [sp, #24]
  4078fc:	str	x10, [x8]
  407900:	ldr	w11, [sp, #20]
  407904:	str	w11, [x9]
  407908:	ldr	x9, [x8]
  40790c:	str	x8, [sp, #8]
  407910:	cbz	x9, 407924 <clear@@Base+0x3de4>
  407914:	ldr	x8, [sp, #8]
  407918:	ldr	x9, [x8]
  40791c:	ldr	x10, [x8]
  407920:	str	x9, [x10, #16]
  407924:	add	sp, sp, #0x20
  407928:	ret
  40792c:	sub	sp, sp, #0x40
  407930:	stp	x29, x30, [sp, #48]
  407934:	add	x29, sp, #0x30
  407938:	stur	x0, [x29, #-8]
  40793c:	stur	x1, [x29, #-16]
  407940:	stur	w2, [x29, #-20]
  407944:	ldur	x0, [x29, #-16]
  407948:	bl	4017e0 <strlen@plt>
  40794c:	cbnz	x0, 407954 <clear@@Base+0x3e14>
  407950:	b	407a44 <clear@@Base+0x3f04>
  407954:	adrp	x8, 440000 <PC+0x4798>
  407958:	add	x8, x8, #0x280
  40795c:	ldr	w9, [x8]
  407960:	cbz	w9, 4079cc <clear@@Base+0x3e8c>
  407964:	mov	x8, xzr
  407968:	str	x8, [sp, #8]
  40796c:	ldur	x8, [x29, #-8]
  407970:	ldr	x8, [x8]
  407974:	str	x8, [sp, #16]
  407978:	ldr	x8, [sp, #16]
  40797c:	ldr	x8, [x8, #24]
  407980:	cbz	x8, 4079cc <clear@@Base+0x3e8c>
  407984:	ldr	x8, [sp, #16]
  407988:	ldr	x8, [x8]
  40798c:	str	x8, [sp, #8]
  407990:	ldr	x8, [sp, #16]
  407994:	ldr	x0, [x8, #24]
  407998:	ldur	x1, [x29, #-16]
  40799c:	bl	401aa0 <strcmp@plt>
  4079a0:	cbnz	w0, 4079c0 <clear@@Base+0x3e80>
  4079a4:	ldr	x0, [sp, #16]
  4079a8:	bl	407a50 <clear@@Base+0x3f10>
  4079ac:	ldr	x8, [sp, #16]
  4079b0:	ldr	x0, [x8, #24]
  4079b4:	bl	401ac0 <free@plt>
  4079b8:	ldr	x0, [sp, #16]
  4079bc:	bl	401ac0 <free@plt>
  4079c0:	ldr	x8, [sp, #8]
  4079c4:	str	x8, [sp, #16]
  4079c8:	b	407978 <clear@@Base+0x3e38>
  4079cc:	ldur	x8, [x29, #-8]
  4079d0:	ldr	x8, [x8, #8]
  4079d4:	str	x8, [sp, #16]
  4079d8:	ldr	x8, [sp, #16]
  4079dc:	ldur	x9, [x29, #-8]
  4079e0:	cmp	x8, x9
  4079e4:	b.eq	4079fc <clear@@Base+0x3ebc>  // b.none
  4079e8:	ldr	x8, [sp, #16]
  4079ec:	ldr	x0, [x8, #24]
  4079f0:	ldur	x1, [x29, #-16]
  4079f4:	bl	401aa0 <strcmp@plt>
  4079f8:	cbz	w0, 407a34 <clear@@Base+0x3ef4>
  4079fc:	mov	w0, #0x1                   	// #1
  407a00:	mov	w1, #0x28                  	// #40
  407a04:	bl	40235c <setlocale@plt+0x6fc>
  407a08:	str	x0, [sp, #16]
  407a0c:	ldur	x0, [x29, #-16]
  407a10:	bl	402260 <setlocale@plt+0x600>
  407a14:	ldr	x8, [sp, #16]
  407a18:	str	x0, [x8, #24]
  407a1c:	ldur	w9, [x29, #-20]
  407a20:	ldr	x8, [sp, #16]
  407a24:	str	w9, [x8, #32]
  407a28:	ldur	x0, [x29, #-8]
  407a2c:	ldr	x1, [sp, #16]
  407a30:	bl	407a88 <clear@@Base+0x3f48>
  407a34:	ldr	x8, [sp, #16]
  407a38:	ldr	x8, [x8]
  407a3c:	ldur	x9, [x29, #-8]
  407a40:	str	x8, [x9, #16]
  407a44:	ldp	x29, x30, [sp, #48]
  407a48:	add	sp, sp, #0x40
  407a4c:	ret
  407a50:	sub	sp, sp, #0x10
  407a54:	str	x0, [sp, #8]
  407a58:	ldr	x8, [sp, #8]
  407a5c:	ldr	x8, [x8]
  407a60:	ldr	x9, [sp, #8]
  407a64:	ldr	x9, [x9, #8]
  407a68:	str	x8, [x9]
  407a6c:	ldr	x8, [sp, #8]
  407a70:	ldr	x8, [x8, #8]
  407a74:	ldr	x9, [sp, #8]
  407a78:	ldr	x9, [x9]
  407a7c:	str	x8, [x9, #8]
  407a80:	add	sp, sp, #0x10
  407a84:	ret
  407a88:	sub	sp, sp, #0x10
  407a8c:	str	x0, [sp, #8]
  407a90:	str	x1, [sp]
  407a94:	ldr	x8, [sp, #8]
  407a98:	ldr	x9, [sp]
  407a9c:	str	x8, [x9]
  407aa0:	ldr	x8, [sp, #8]
  407aa4:	ldr	x8, [x8, #8]
  407aa8:	ldr	x9, [sp]
  407aac:	str	x8, [x9, #8]
  407ab0:	ldr	x8, [sp]
  407ab4:	ldr	x9, [sp, #8]
  407ab8:	ldr	x9, [x9, #8]
  407abc:	str	x8, [x9]
  407ac0:	ldr	x8, [sp]
  407ac4:	ldr	x9, [sp, #8]
  407ac8:	str	x8, [x9, #8]
  407acc:	add	sp, sp, #0x10
  407ad0:	ret
  407ad4:	sub	sp, sp, #0x20
  407ad8:	stp	x29, x30, [sp, #16]
  407adc:	add	x29, sp, #0x10
  407ae0:	adrp	x8, 43c000 <PC+0x798>
  407ae4:	add	x8, x8, #0x788
  407ae8:	ldr	x9, [x8]
  407aec:	str	x8, [sp, #8]
  407af0:	cbz	x9, 407b10 <clear@@Base+0x3fd0>
  407af4:	ldr	x8, [sp, #8]
  407af8:	ldr	x9, [x8]
  407afc:	adrp	x10, 43a000 <winch@@Base+0x1ae04>
  407b00:	add	x10, x10, #0x4f0
  407b04:	ldr	x10, [x10]
  407b08:	cmp	x9, x10
  407b0c:	b.ne	407b14 <clear@@Base+0x3fd4>  // b.any
  407b10:	b	407b44 <clear@@Base+0x4004>
  407b14:	ldr	x8, [sp, #8]
  407b18:	ldr	x0, [x8]
  407b1c:	adrp	x1, 43b000 <winch@@Base+0x1be04>
  407b20:	add	x1, x1, #0xf68
  407b24:	mov	w9, #0x1                   	// #1
  407b28:	mov	w2, w9
  407b2c:	str	w9, [sp, #4]
  407b30:	bl	40792c <clear@@Base+0x3dec>
  407b34:	ldr	x8, [sp, #8]
  407b38:	ldr	x10, [x8]
  407b3c:	ldr	w9, [sp, #4]
  407b40:	str	w9, [x10, #32]
  407b44:	ldp	x29, x30, [sp, #16]
  407b48:	add	sp, sp, #0x20
  407b4c:	ret
  407b50:	sub	sp, sp, #0x40
  407b54:	stp	x29, x30, [sp, #48]
  407b58:	add	x29, sp, #0x30
  407b5c:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  407b60:	add	x8, x8, #0xe10
  407b64:	adrp	x9, 43c000 <PC+0x798>
  407b68:	add	x9, x9, #0x794
  407b6c:	adrp	x10, 43c000 <PC+0x798>
  407b70:	add	x10, x10, #0x77c
  407b74:	adrp	x11, 43c000 <PC+0x798>
  407b78:	add	x11, x11, #0x79c
  407b7c:	stur	w0, [x29, #-8]
  407b80:	ldr	w12, [x8]
  407b84:	str	x9, [sp, #24]
  407b88:	str	x10, [sp, #16]
  407b8c:	str	x11, [sp, #8]
  407b90:	cbnz	w12, 407bac <clear@@Base+0x406c>
  407b94:	ldur	w8, [x29, #-8]
  407b98:	ldr	x9, [sp, #24]
  407b9c:	strb	w8, [x9]
  407ba0:	mov	w8, #0x1                   	// #1
  407ba4:	stur	w8, [x29, #-16]
  407ba8:	b	407cdc <clear@@Base+0x419c>
  407bac:	ldr	x8, [sp, #16]
  407bb0:	ldr	w9, [x8]
  407bb4:	cbnz	w9, 407c3c <clear@@Base+0x40fc>
  407bb8:	mov	w8, #0x1                   	// #1
  407bbc:	ldr	x9, [sp, #8]
  407bc0:	str	w8, [x9]
  407bc4:	ldur	w8, [x29, #-8]
  407bc8:	ldr	x10, [sp, #24]
  407bcc:	strb	w8, [x10]
  407bd0:	ldur	w8, [x29, #-8]
  407bd4:	and	w8, w8, #0x80
  407bd8:	cbnz	w8, 407bec <clear@@Base+0x40ac>
  407bdc:	mov	w8, #0x1                   	// #1
  407be0:	ldr	x9, [sp, #16]
  407be4:	str	w8, [x9]
  407be8:	b	407c38 <clear@@Base+0x40f8>
  407bec:	ldur	w8, [x29, #-8]
  407bf0:	and	w8, w8, #0xc0
  407bf4:	cmp	w8, #0xc0
  407bf8:	b.ne	407c28 <clear@@Base+0x40e8>  // b.any
  407bfc:	ldur	w8, [x29, #-8]
  407c00:	and	w8, w8, #0xfe
  407c04:	cmp	w8, #0xfe
  407c08:	b.eq	407c28 <clear@@Base+0x40e8>  // b.none
  407c0c:	ldur	w8, [x29, #-8]
  407c10:	mov	w0, w8
  407c14:	bl	406a90 <clear@@Base+0x2f50>
  407c18:	ldr	x9, [sp, #16]
  407c1c:	str	w0, [x9]
  407c20:	stur	wzr, [x29, #-4]
  407c24:	b	407d70 <clear@@Base+0x4230>
  407c28:	bl	403af8 <setlocale@plt+0x1e98>
  407c2c:	mov	w8, #0x2                   	// #2
  407c30:	stur	w8, [x29, #-4]
  407c34:	b	407d70 <clear@@Base+0x4230>
  407c38:	b	407ccc <clear@@Base+0x418c>
  407c3c:	ldur	w8, [x29, #-8]
  407c40:	and	w8, w8, #0xc0
  407c44:	cmp	w8, #0x80
  407c48:	b.ne	407cbc <clear@@Base+0x417c>  // b.any
  407c4c:	ldur	w8, [x29, #-8]
  407c50:	ldr	x9, [sp, #8]
  407c54:	ldrsw	x10, [x9]
  407c58:	mov	w11, w10
  407c5c:	add	w11, w11, #0x1
  407c60:	str	w11, [x9]
  407c64:	ldr	x12, [sp, #24]
  407c68:	add	x10, x12, x10
  407c6c:	strb	w8, [x10]
  407c70:	ldr	w8, [x9]
  407c74:	ldr	x10, [sp, #16]
  407c78:	ldr	w11, [x10]
  407c7c:	cmp	w8, w11
  407c80:	b.ge	407c8c <clear@@Base+0x414c>  // b.tcont
  407c84:	stur	wzr, [x29, #-4]
  407c88:	b	407d70 <clear@@Base+0x4230>
  407c8c:	ldr	x8, [sp, #8]
  407c90:	ldr	w1, [x8]
  407c94:	ldr	x0, [sp, #24]
  407c98:	bl	406b50 <clear@@Base+0x3010>
  407c9c:	cbnz	w0, 407cb8 <clear@@Base+0x4178>
  407ca0:	ldr	x8, [sp, #16]
  407ca4:	str	wzr, [x8]
  407ca8:	bl	403af8 <setlocale@plt+0x1e98>
  407cac:	mov	w9, #0x2                   	// #2
  407cb0:	stur	w9, [x29, #-4]
  407cb4:	b	407d70 <clear@@Base+0x4230>
  407cb8:	b	407ccc <clear@@Base+0x418c>
  407cbc:	ldr	x8, [sp, #16]
  407cc0:	str	wzr, [x8]
  407cc4:	bl	403af8 <setlocale@plt+0x1e98>
  407cc8:	b	407bb8 <clear@@Base+0x4078>
  407ccc:	ldr	x8, [sp, #16]
  407cd0:	ldr	w9, [x8]
  407cd4:	stur	w9, [x29, #-16]
  407cd8:	str	wzr, [x8]
  407cdc:	adrp	x8, 43c000 <PC+0x798>
  407ce0:	add	x8, x8, #0x778
  407ce4:	ldr	w9, [x8]
  407ce8:	cbz	w9, 407d0c <clear@@Base+0x41cc>
  407cec:	adrp	x8, 43c000 <PC+0x798>
  407cf0:	add	x8, x8, #0x778
  407cf4:	str	wzr, [x8]
  407cf8:	ldur	w1, [x29, #-16]
  407cfc:	ldr	x0, [sp, #24]
  407d00:	bl	407d80 <clear@@Base+0x4240>
  407d04:	stur	w0, [x29, #-4]
  407d08:	b	407d70 <clear@@Base+0x4230>
  407d0c:	bl	40a158 <clear@@Base+0x6618>
  407d10:	cbz	w0, 407d60 <clear@@Base+0x4220>
  407d14:	ldur	w8, [x29, #-16]
  407d18:	cmp	w8, #0x1
  407d1c:	b.ne	407d60 <clear@@Base+0x4220>  // b.any
  407d20:	ldur	w0, [x29, #-8]
  407d24:	bl	407eac <clear@@Base+0x436c>
  407d28:	stur	w0, [x29, #-12]
  407d2c:	ldur	w8, [x29, #-12]
  407d30:	subs	w9, w8, #0x0
  407d34:	cmp	w9, #0x1
  407d38:	str	w8, [sp, #4]
  407d3c:	b.ls	407d54 <clear@@Base+0x4214>  // b.plast
  407d40:	b	407d44 <clear@@Base+0x4204>
  407d44:	ldr	w8, [sp, #4]
  407d48:	cmp	w8, #0x3
  407d4c:	b.eq	407d60 <clear@@Base+0x4220>  // b.none
  407d50:	b	407d60 <clear@@Base+0x4220>
  407d54:	ldur	w8, [x29, #-12]
  407d58:	stur	w8, [x29, #-4]
  407d5c:	b	407d70 <clear@@Base+0x4230>
  407d60:	ldur	w1, [x29, #-16]
  407d64:	ldr	x0, [sp, #24]
  407d68:	bl	407d80 <clear@@Base+0x4240>
  407d6c:	stur	w0, [x29, #-4]
  407d70:	ldur	w0, [x29, #-4]
  407d74:	ldp	x29, x30, [sp, #48]
  407d78:	add	sp, sp, #0x40
  407d7c:	ret
  407d80:	sub	sp, sp, #0x40
  407d84:	stp	x29, x30, [sp, #48]
  407d88:	add	x29, sp, #0x30
  407d8c:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  407d90:	add	x8, x8, #0xf68
  407d94:	adrp	x9, 43c000 <PC+0x798>
  407d98:	add	x9, x9, #0x768
  407d9c:	stur	x0, [x29, #-16]
  407da0:	stur	w1, [x29, #-20]
  407da4:	mov	x0, x8
  407da8:	str	x8, [sp, #8]
  407dac:	str	x9, [sp]
  407db0:	bl	4017e0 <strlen@plt>
  407db4:	ldursw	x8, [x29, #-20]
  407db8:	add	x8, x0, x8
  407dbc:	cmp	x8, #0x7ff
  407dc0:	b.cc	407dd4 <clear@@Base+0x4294>  // b.lo, b.ul, b.last
  407dc4:	bl	403af8 <setlocale@plt+0x1e98>
  407dc8:	mov	w8, #0x2                   	// #2
  407dcc:	stur	w8, [x29, #-4]
  407dd0:	b	407e9c <clear@@Base+0x435c>
  407dd4:	ldr	x0, [sp, #8]
  407dd8:	bl	4017e0 <strlen@plt>
  407ddc:	ldr	x8, [sp, #8]
  407de0:	add	x9, x8, x0
  407de4:	str	x9, [sp, #16]
  407de8:	ldr	x8, [sp, #16]
  407dec:	ldr	x9, [sp]
  407df0:	ldr	x10, [x9]
  407df4:	cmp	x8, x10
  407df8:	b.cc	407e28 <clear@@Base+0x42e8>  // b.lo, b.ul, b.last
  407dfc:	ldr	x8, [sp, #16]
  407e00:	ldrb	w9, [x8]
  407e04:	ldr	x8, [sp, #16]
  407e08:	ldursw	x10, [x29, #-20]
  407e0c:	add	x8, x8, x10
  407e10:	strb	w9, [x8]
  407e14:	ldr	x8, [sp, #16]
  407e18:	mov	x9, #0xffffffffffffffff    	// #-1
  407e1c:	add	x8, x8, x9
  407e20:	str	x8, [sp, #16]
  407e24:	b	407de8 <clear@@Base+0x42a8>
  407e28:	ldr	x8, [sp]
  407e2c:	ldr	x9, [x8]
  407e30:	str	x9, [sp, #16]
  407e34:	ldr	x8, [sp, #16]
  407e38:	ldr	x9, [sp]
  407e3c:	ldr	x10, [x9]
  407e40:	ldursw	x11, [x29, #-20]
  407e44:	add	x10, x10, x11
  407e48:	cmp	x8, x10
  407e4c:	b.cs	407e78 <clear@@Base+0x4338>  // b.hs, b.nlast
  407e50:	ldur	x8, [x29, #-16]
  407e54:	add	x9, x8, #0x1
  407e58:	stur	x9, [x29, #-16]
  407e5c:	ldrb	w10, [x8]
  407e60:	ldr	x8, [sp, #16]
  407e64:	strb	w10, [x8]
  407e68:	ldr	x8, [sp, #16]
  407e6c:	add	x8, x8, #0x1
  407e70:	str	x8, [sp, #16]
  407e74:	b	407e34 <clear@@Base+0x42f4>
  407e78:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  407e7c:	add	x8, x8, #0x528
  407e80:	mov	w9, #0xffffffff            	// #-1
  407e84:	str	w9, [x8]
  407e88:	ldr	x8, [sp]
  407e8c:	ldr	x0, [x8]
  407e90:	bl	408974 <clear@@Base+0x4e34>
  407e94:	bl	408ab0 <clear@@Base+0x4f70>
  407e98:	stur	wzr, [x29, #-4]
  407e9c:	ldur	w0, [x29, #-4]
  407ea0:	ldp	x29, x30, [sp, #48]
  407ea4:	add	sp, sp, #0x40
  407ea8:	ret
  407eac:	sub	sp, sp, #0x50
  407eb0:	stp	x29, x30, [sp, #64]
  407eb4:	add	x29, sp, #0x40
  407eb8:	adrp	x8, 43c000 <PC+0x798>
  407ebc:	add	x8, x8, #0x788
  407ec0:	adrp	x9, 43c000 <PC+0x798>
  407ec4:	add	x9, x9, #0x7a0
  407ec8:	adrp	x10, 43c000 <PC+0x798>
  407ecc:	add	x10, x10, #0x768
  407ed0:	stur	w0, [x29, #-8]
  407ed4:	stur	wzr, [x29, #-16]
  407ed8:	ldr	x8, [x8]
  407edc:	stur	x9, [x29, #-24]
  407ee0:	str	x10, [sp, #32]
  407ee4:	cbnz	x8, 407ef4 <clear@@Base+0x43b4>
  407ee8:	ldur	w8, [x29, #-16]
  407eec:	orr	w8, w8, #0x2
  407ef0:	stur	w8, [x29, #-16]
  407ef4:	adrp	x8, 43c000 <PC+0x798>
  407ef8:	add	x8, x8, #0x788
  407efc:	ldr	x8, [x8]
  407f00:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  407f04:	add	x9, x9, #0x4c0
  407f08:	ldr	x9, [x9]
  407f0c:	cmp	x8, x9
  407f10:	b.ne	407f20 <clear@@Base+0x43e0>  // b.any
  407f14:	ldur	w8, [x29, #-16]
  407f18:	orr	w8, w8, #0x4
  407f1c:	stur	w8, [x29, #-16]
  407f20:	ldur	w0, [x29, #-8]
  407f24:	ldur	w1, [x29, #-16]
  407f28:	bl	40dac4 <clear@@Base+0x9f84>
  407f2c:	stur	w0, [x29, #-12]
  407f30:	ldur	w8, [x29, #-12]
  407f34:	subs	w8, w8, #0x1
  407f38:	mov	w9, w8
  407f3c:	ubfx	x9, x9, #0, #32
  407f40:	cmp	x9, #0x64
  407f44:	str	x9, [sp, #24]
  407f48:	b.hi	4081cc <clear@@Base+0x468c>  // b.pmore
  407f4c:	adrp	x8, 421000 <winch@@Base+0x1e04>
  407f50:	add	x8, x8, #0x634
  407f54:	ldr	x11, [sp, #24]
  407f58:	ldrsw	x10, [x8, x11, lsl #2]
  407f5c:	add	x9, x8, x10
  407f60:	br	x9
  407f64:	ldur	x8, [x29, #-24]
  407f68:	str	wzr, [x8]
  407f6c:	bl	408ab0 <clear@@Base+0x4f70>
  407f70:	stur	w0, [x29, #-4]
  407f74:	b	4081dc <clear@@Base+0x469c>
  407f78:	ldur	x8, [x29, #-24]
  407f7c:	str	wzr, [x8]
  407f80:	bl	408da8 <clear@@Base+0x5268>
  407f84:	stur	w0, [x29, #-4]
  407f88:	b	4081dc <clear@@Base+0x469c>
  407f8c:	ldur	x8, [x29, #-24]
  407f90:	str	wzr, [x8]
  407f94:	ldr	x8, [sp, #32]
  407f98:	ldr	x9, [x8]
  407f9c:	ldrb	w10, [x9]
  407fa0:	mov	w11, #0x0                   	// #0
  407fa4:	str	w11, [sp, #20]
  407fa8:	cbz	w10, 407fc4 <clear@@Base+0x4484>
  407fac:	ldr	x8, [sp, #32]
  407fb0:	ldr	x9, [x8]
  407fb4:	ldrb	w10, [x9]
  407fb8:	cmp	w10, #0x20
  407fbc:	cset	w10, ne  // ne = any
  407fc0:	str	w10, [sp, #20]
  407fc4:	ldr	w8, [sp, #20]
  407fc8:	tbnz	w8, #0, 407fd0 <clear@@Base+0x4490>
  407fcc:	b	407fd8 <clear@@Base+0x4498>
  407fd0:	bl	408ab0 <clear@@Base+0x4f70>
  407fd4:	b	407f94 <clear@@Base+0x4454>
  407fd8:	ldr	x8, [sp, #32]
  407fdc:	ldr	x9, [x8]
  407fe0:	ldrb	w10, [x9]
  407fe4:	cmp	w10, #0x20
  407fe8:	b.ne	407ff4 <clear@@Base+0x44b4>  // b.any
  407fec:	bl	408ab0 <clear@@Base+0x4f70>
  407ff0:	b	407fd8 <clear@@Base+0x4498>
  407ff4:	stur	wzr, [x29, #-4]
  407ff8:	b	4081dc <clear@@Base+0x469c>
  407ffc:	ldur	x8, [x29, #-24]
  408000:	str	wzr, [x8]
  408004:	ldr	x8, [sp, #32]
  408008:	ldr	x9, [x8]
  40800c:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  408010:	add	x10, x10, #0xf68
  408014:	mov	w11, #0x0                   	// #0
  408018:	cmp	x9, x10
  40801c:	str	w11, [sp, #16]
  408020:	b.ls	40803c <clear@@Base+0x44fc>  // b.plast
  408024:	ldr	x8, [sp, #32]
  408028:	ldr	x9, [x8]
  40802c:	ldurb	w10, [x9, #-1]
  408030:	cmp	w10, #0x20
  408034:	cset	w10, eq  // eq = none
  408038:	str	w10, [sp, #16]
  40803c:	ldr	w8, [sp, #16]
  408040:	tbnz	w8, #0, 408048 <clear@@Base+0x4508>
  408044:	b	408050 <clear@@Base+0x4510>
  408048:	bl	408da8 <clear@@Base+0x5268>
  40804c:	b	408004 <clear@@Base+0x44c4>
  408050:	ldr	x8, [sp, #32]
  408054:	ldr	x9, [x8]
  408058:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  40805c:	add	x10, x10, #0xf68
  408060:	mov	w11, #0x0                   	// #0
  408064:	cmp	x9, x10
  408068:	str	w11, [sp, #12]
  40806c:	b.ls	408088 <clear@@Base+0x4548>  // b.plast
  408070:	ldr	x8, [sp, #32]
  408074:	ldr	x9, [x8]
  408078:	ldurb	w10, [x9, #-1]
  40807c:	cmp	w10, #0x20
  408080:	cset	w10, ne  // ne = any
  408084:	str	w10, [sp, #12]
  408088:	ldr	w8, [sp, #12]
  40808c:	tbnz	w8, #0, 408094 <clear@@Base+0x4554>
  408090:	b	40809c <clear@@Base+0x455c>
  408094:	bl	408da8 <clear@@Base+0x5268>
  408098:	b	408050 <clear@@Base+0x4510>
  40809c:	stur	wzr, [x29, #-4]
  4080a0:	b	4081dc <clear@@Base+0x469c>
  4080a4:	ldur	x8, [x29, #-24]
  4080a8:	str	wzr, [x8]
  4080ac:	adrp	x9, 43c000 <PC+0x798>
  4080b0:	add	x9, x9, #0x774
  4080b4:	str	wzr, [x9]
  4080b8:	bl	409020 <clear@@Base+0x54e0>
  4080bc:	ldr	x8, [sp, #32]
  4080c0:	ldr	x0, [x8]
  4080c4:	bl	408974 <clear@@Base+0x4e34>
  4080c8:	stur	wzr, [x29, #-4]
  4080cc:	b	4081dc <clear@@Base+0x469c>
  4080d0:	ldur	x8, [x29, #-24]
  4080d4:	str	wzr, [x8]
  4080d8:	ldr	x8, [sp, #32]
  4080dc:	ldr	x9, [x8]
  4080e0:	ldrb	w10, [x9]
  4080e4:	cbz	w10, 4080f0 <clear@@Base+0x45b0>
  4080e8:	bl	408ab0 <clear@@Base+0x4f70>
  4080ec:	b	4080d8 <clear@@Base+0x4598>
  4080f0:	stur	wzr, [x29, #-4]
  4080f4:	b	4081dc <clear@@Base+0x469c>
  4080f8:	ldur	x8, [x29, #-24]
  4080fc:	str	wzr, [x8]
  408100:	stur	wzr, [x29, #-4]
  408104:	b	4081dc <clear@@Base+0x469c>
  408108:	ldur	x8, [x29, #-24]
  40810c:	str	wzr, [x8]
  408110:	bl	409208 <clear@@Base+0x56c8>
  408114:	stur	w0, [x29, #-4]
  408118:	b	4081dc <clear@@Base+0x469c>
  40811c:	ldur	x8, [x29, #-24]
  408120:	str	wzr, [x8]
  408124:	bl	40931c <clear@@Base+0x57dc>
  408128:	stur	w0, [x29, #-4]
  40812c:	b	4081dc <clear@@Base+0x469c>
  408130:	ldur	x8, [x29, #-24]
  408134:	str	wzr, [x8]
  408138:	bl	40931c <clear@@Base+0x57dc>
  40813c:	mov	w9, #0x1                   	// #1
  408140:	stur	w9, [x29, #-4]
  408144:	b	4081dc <clear@@Base+0x469c>
  408148:	ldur	x8, [x29, #-24]
  40814c:	str	wzr, [x8]
  408150:	bl	4093b4 <clear@@Base+0x5874>
  408154:	stur	w0, [x29, #-4]
  408158:	b	4081dc <clear@@Base+0x469c>
  40815c:	ldur	x8, [x29, #-24]
  408160:	str	wzr, [x8]
  408164:	bl	4094a0 <clear@@Base+0x5960>
  408168:	stur	w0, [x29, #-4]
  40816c:	b	4081dc <clear@@Base+0x469c>
  408170:	ldur	x8, [x29, #-24]
  408174:	str	wzr, [x8]
  408178:	bl	4094e4 <clear@@Base+0x59a4>
  40817c:	stur	w0, [x29, #-4]
  408180:	b	4081dc <clear@@Base+0x469c>
  408184:	adrp	x8, 43c000 <PC+0x798>
  408188:	add	x8, x8, #0x778
  40818c:	mov	w9, #0x1                   	// #1
  408190:	str	w9, [x8]
  408194:	stur	wzr, [x29, #-4]
  408198:	b	4081dc <clear@@Base+0x469c>
  40819c:	ldur	x8, [x29, #-24]
  4081a0:	str	wzr, [x8]
  4081a4:	ldur	w0, [x29, #-12]
  4081a8:	bl	409588 <clear@@Base+0x5a48>
  4081ac:	stur	w0, [x29, #-4]
  4081b0:	b	4081dc <clear@@Base+0x469c>
  4081b4:	ldur	w0, [x29, #-12]
  4081b8:	bl	409714 <clear@@Base+0x5bd4>
  4081bc:	stur	w0, [x29, #-4]
  4081c0:	b	4081dc <clear@@Base+0x469c>
  4081c4:	stur	wzr, [x29, #-4]
  4081c8:	b	4081dc <clear@@Base+0x469c>
  4081cc:	ldur	x8, [x29, #-24]
  4081d0:	str	wzr, [x8]
  4081d4:	mov	w9, #0x3                   	// #3
  4081d8:	stur	w9, [x29, #-4]
  4081dc:	ldur	w0, [x29, #-4]
  4081e0:	ldp	x29, x30, [sp, #64]
  4081e4:	add	sp, sp, #0x50
  4081e8:	ret
  4081ec:	sub	sp, sp, #0x30
  4081f0:	stp	x29, x30, [sp, #32]
  4081f4:	add	x29, sp, #0x20
  4081f8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4081fc:	add	x8, x8, #0xf68
  408200:	stur	x0, [x29, #-8]
  408204:	str	xzr, [sp, #8]
  408208:	str	x8, [sp, #16]
  40820c:	ldr	x8, [sp, #16]
  408210:	ldrb	w9, [x8]
  408214:	mov	w10, #0x0                   	// #0
  408218:	cmp	w9, #0x30
  40821c:	str	w10, [sp]
  408220:	b.lt	408238 <clear@@Base+0x46f8>  // b.tstop
  408224:	ldr	x8, [sp, #16]
  408228:	ldrb	w9, [x8]
  40822c:	cmp	w9, #0x39
  408230:	cset	w9, le
  408234:	str	w9, [sp]
  408238:	ldr	w8, [sp]
  40823c:	tbnz	w8, #0, 408244 <clear@@Base+0x4704>
  408240:	b	408274 <clear@@Base+0x4734>
  408244:	ldr	x8, [sp, #8]
  408248:	mov	x9, #0xa                   	// #10
  40824c:	mul	x8, x8, x9
  408250:	ldr	x9, [sp, #16]
  408254:	ldrb	w10, [x9]
  408258:	subs	w10, w10, #0x30
  40825c:	add	x8, x8, w10, sxtw
  408260:	str	x8, [sp, #8]
  408264:	ldr	x8, [sp, #16]
  408268:	add	x8, x8, #0x1
  40826c:	str	x8, [sp, #16]
  408270:	b	40820c <clear@@Base+0x46cc>
  408274:	ldur	x8, [x29, #-8]
  408278:	str	xzr, [x8]
  40827c:	ldr	x8, [sp, #16]
  408280:	add	x9, x8, #0x1
  408284:	str	x9, [sp, #16]
  408288:	ldrb	w10, [x8]
  40828c:	cmp	w10, #0x2e
  408290:	b.ne	4082b0 <clear@@Base+0x4770>  // b.any
  408294:	add	x0, sp, #0x10
  408298:	mov	x8, xzr
  40829c:	mov	x1, x8
  4082a0:	add	x2, sp, #0x4
  4082a4:	bl	419a38 <clear@@Base+0x15ef8>
  4082a8:	ldur	x8, [x29, #-8]
  4082ac:	str	x0, [x8]
  4082b0:	ldr	x0, [sp, #8]
  4082b4:	ldp	x29, x30, [sp, #32]
  4082b8:	add	sp, sp, #0x30
  4082bc:	ret
  4082c0:	adrp	x0, 43b000 <winch@@Base+0x1be04>
  4082c4:	add	x0, x0, #0xf68
  4082c8:	ret
  4082cc:	sub	sp, sp, #0x10
  4082d0:	adrp	x8, 43c000 <PC+0x798>
  4082d4:	add	x8, x8, #0x788
  4082d8:	ldr	x8, [x8]
  4082dc:	cbnz	x8, 4082ec <clear@@Base+0x47ac>
  4082e0:	mov	x8, xzr
  4082e4:	str	x8, [sp, #8]
  4082e8:	b	408308 <clear@@Base+0x47c8>
  4082ec:	adrp	x8, 43c000 <PC+0x798>
  4082f0:	add	x8, x8, #0x788
  4082f4:	ldr	x8, [x8]
  4082f8:	ldr	x8, [x8, #16]
  4082fc:	ldr	x8, [x8, #8]
  408300:	ldr	x8, [x8, #24]
  408304:	str	x8, [sp, #8]
  408308:	ldr	x0, [sp, #8]
  40830c:	add	sp, sp, #0x10
  408310:	ret
  408314:	stp	x29, x30, [sp, #-16]!
  408318:	mov	x29, sp
  40831c:	adrp	x0, 408000 <clear@@Base+0x44c0>
  408320:	add	x0, x0, #0x3a4
  408324:	mov	x8, xzr
  408328:	mov	w9, wzr
  40832c:	mov	x1, x8
  408330:	mov	w2, w9
  408334:	mov	w3, w9
  408338:	bl	408344 <clear@@Base+0x4804>
  40833c:	ldp	x29, x30, [sp], #16
  408340:	ret
  408344:	sub	sp, sp, #0x40
  408348:	stp	x29, x30, [sp, #48]
  40834c:	add	x29, sp, #0x30
  408350:	mov	x8, xzr
  408354:	mov	x4, x8
  408358:	stur	x0, [x29, #-8]
  40835c:	stur	x1, [x29, #-16]
  408360:	stur	w2, [x29, #-20]
  408364:	str	w3, [sp, #24]
  408368:	ldur	x0, [x29, #-8]
  40836c:	ldur	x1, [x29, #-16]
  408370:	ldur	w2, [x29, #-20]
  408374:	ldr	w3, [sp, #24]
  408378:	str	x4, [sp, #16]
  40837c:	str	x8, [sp, #8]
  408380:	bl	409e3c <clear@@Base+0x62fc>
  408384:	ldur	x8, [x29, #-8]
  408388:	ldur	x0, [x29, #-16]
  40838c:	ldr	x1, [sp, #16]
  408390:	ldr	x2, [sp, #8]
  408394:	blr	x8
  408398:	ldp	x29, x30, [sp, #48]
  40839c:	add	sp, sp, #0x40
  4083a0:	ret
  4083a4:	sub	sp, sp, #0x30
  4083a8:	stp	x29, x30, [sp, #32]
  4083ac:	add	x29, sp, #0x20
  4083b0:	stur	x0, [x29, #-8]
  4083b4:	str	x1, [sp, #16]
  4083b8:	str	x2, [sp, #8]
  4083bc:	ldr	x8, [sp, #16]
  4083c0:	cbz	x8, 4083dc <clear@@Base+0x489c>
  4083c4:	ldr	x0, [sp, #16]
  4083c8:	ldr	x1, [sp, #8]
  4083cc:	mov	w8, wzr
  4083d0:	mov	w2, w8
  4083d4:	bl	40792c <clear@@Base+0x3dec>
  4083d8:	b	4083ec <clear@@Base+0x48ac>
  4083dc:	ldr	x8, [sp, #8]
  4083e0:	cbz	x8, 4083ec <clear@@Base+0x48ac>
  4083e4:	ldr	x0, [sp, #8]
  4083e8:	bl	417758 <clear@@Base+0x13c18>
  4083ec:	ldp	x29, x30, [sp, #32]
  4083f0:	add	sp, sp, #0x30
  4083f4:	ret
  4083f8:	sub	sp, sp, #0x50
  4083fc:	stp	x29, x30, [sp, #64]
  408400:	add	x29, sp, #0x40
  408404:	mov	x8, xzr
  408408:	str	x8, [sp, #8]
  40840c:	str	wzr, [sp, #4]
  408410:	bl	408558 <clear@@Base+0x4a18>
  408414:	cbnz	w0, 40841c <clear@@Base+0x48dc>
  408418:	b	40854c <clear@@Base+0x4a0c>
  40841c:	bl	4085c8 <clear@@Base+0x4a88>
  408420:	stur	x0, [x29, #-8]
  408424:	ldur	x8, [x29, #-8]
  408428:	cbnz	x8, 408430 <clear@@Base+0x48f0>
  40842c:	b	40854c <clear@@Base+0x4a0c>
  408430:	ldur	x0, [x29, #-8]
  408434:	bl	4086b8 <clear@@Base+0x4b78>
  408438:	stur	x0, [x29, #-16]
  40843c:	ldur	x0, [x29, #-16]
  408440:	adrp	x1, 421000 <winch@@Base+0x1e04>
  408444:	add	x1, x1, #0x1f5
  408448:	bl	401940 <fopen@plt>
  40844c:	str	x0, [sp, #8]
  408450:	ldr	x8, [sp, #8]
  408454:	cbz	x8, 40853c <clear@@Base+0x49fc>
  408458:	ldr	x0, [sp, #8]
  40845c:	bl	40877c <clear@@Base+0x4c3c>
  408460:	adrp	x0, 421000 <winch@@Base+0x1e04>
  408464:	add	x0, x0, #0x7c8
  408468:	bl	40d610 <clear@@Base+0x9ad0>
  40846c:	str	x0, [sp, #16]
  408470:	ldr	x8, [sp, #16]
  408474:	cbz	x8, 408484 <clear@@Base+0x4944>
  408478:	ldr	x0, [sp, #16]
  40847c:	bl	401910 <atoi@plt>
  408480:	str	w0, [sp, #4]
  408484:	ldr	w8, [sp, #4]
  408488:	cmp	w8, #0x0
  40848c:	cset	w8, gt
  408490:	tbnz	w8, #0, 40849c <clear@@Base+0x495c>
  408494:	mov	w8, #0x64                  	// #100
  408498:	str	w8, [sp, #4]
  40849c:	adrp	x0, 43a000 <winch@@Base+0x1ae04>
  4084a0:	add	x0, x0, #0x498
  4084a4:	bl	408804 <clear@@Base+0x4cc4>
  4084a8:	ldr	w8, [sp, #4]
  4084ac:	subs	w8, w0, w8
  4084b0:	stur	w8, [x29, #-20]
  4084b4:	adrp	x0, 43a000 <winch@@Base+0x1ae04>
  4084b8:	add	x0, x0, #0x4f8
  4084bc:	bl	408804 <clear@@Base+0x4cc4>
  4084c0:	ldr	w8, [sp, #4]
  4084c4:	subs	w8, w0, w8
  4084c8:	stur	w8, [x29, #-24]
  4084cc:	ldr	x0, [sp, #8]
  4084d0:	adrp	x1, 425000 <winch@@Base+0x5e04>
  4084d4:	add	x1, x1, #0x512
  4084d8:	adrp	x2, 421000 <winch@@Base+0x1e04>
  4084dc:	add	x2, x2, #0x7d5
  4084e0:	bl	401c20 <fprintf@plt>
  4084e4:	ldr	x9, [sp, #8]
  4084e8:	add	x10, sp, #0x18
  4084ec:	str	x9, [x10, #8]
  4084f0:	mov	x9, xzr
  4084f4:	str	x9, [sp, #24]
  4084f8:	ldur	w2, [x29, #-20]
  4084fc:	ldur	w3, [x29, #-24]
  408500:	adrp	x9, 408000 <clear@@Base+0x44c0>
  408504:	add	x9, x9, #0x850
  408508:	mov	x0, x9
  40850c:	mov	x1, x10
  408510:	bl	408344 <clear@@Base+0x4804>
  408514:	ldr	x0, [sp, #8]
  408518:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40851c:	add	x1, x1, #0x7e9
  408520:	bl	417638 <clear@@Base+0x13af8>
  408524:	ldr	x0, [sp, #8]
  408528:	bl	4018f0 <fclose@plt>
  40852c:	ldur	x9, [x29, #-16]
  408530:	ldur	x1, [x29, #-8]
  408534:	mov	x0, x9
  408538:	bl	401ae0 <rename@plt>
  40853c:	ldur	x0, [x29, #-16]
  408540:	bl	401ac0 <free@plt>
  408544:	ldur	x0, [x29, #-8]
  408548:	bl	401ac0 <free@plt>
  40854c:	ldp	x29, x30, [sp, #64]
  408550:	add	sp, sp, #0x50
  408554:	ret
  408558:	sub	sp, sp, #0x10
  40855c:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  408560:	add	x8, x8, #0x498
  408564:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  408568:	add	x9, x9, #0x4f8
  40856c:	ldr	w10, [x8, #32]
  408570:	str	x9, [sp]
  408574:	cbz	w10, 408584 <clear@@Base+0x4a44>
  408578:	mov	w8, #0x1                   	// #1
  40857c:	str	w8, [sp, #12]
  408580:	b	4085bc <clear@@Base+0x4a7c>
  408584:	ldr	x8, [sp]
  408588:	ldr	w9, [x8, #32]
  40858c:	cbz	w9, 40859c <clear@@Base+0x4a5c>
  408590:	mov	w8, #0x1                   	// #1
  408594:	str	w8, [sp, #12]
  408598:	b	4085bc <clear@@Base+0x4a7c>
  40859c:	adrp	x8, 43e000 <PC+0x2798>
  4085a0:	add	x8, x8, #0xa70
  4085a4:	ldr	w9, [x8]
  4085a8:	cbz	w9, 4085b8 <clear@@Base+0x4a78>
  4085ac:	mov	w8, #0x1                   	// #1
  4085b0:	str	w8, [sp, #12]
  4085b4:	b	4085bc <clear@@Base+0x4a7c>
  4085b8:	str	wzr, [sp, #12]
  4085bc:	ldr	w0, [sp, #12]
  4085c0:	add	sp, sp, #0x10
  4085c4:	ret
  4085c8:	sub	sp, sp, #0x30
  4085cc:	stp	x29, x30, [sp, #32]
  4085d0:	add	x29, sp, #0x20
  4085d4:	adrp	x0, 421000 <winch@@Base+0x1e04>
  4085d8:	add	x0, x0, #0x80e
  4085dc:	bl	40d610 <clear@@Base+0x9ad0>
  4085e0:	str	x0, [sp, #8]
  4085e4:	ldr	x0, [sp, #8]
  4085e8:	bl	40d6cc <clear@@Base+0x9b8c>
  4085ec:	cbnz	w0, 408634 <clear@@Base+0x4af4>
  4085f0:	ldr	x0, [sp, #8]
  4085f4:	adrp	x1, 420000 <winch@@Base+0xe04>
  4085f8:	add	x1, x1, #0xca6
  4085fc:	bl	401aa0 <strcmp@plt>
  408600:	cbz	w0, 408618 <clear@@Base+0x4ad8>
  408604:	ldr	x0, [sp, #8]
  408608:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40860c:	add	x1, x1, #0x81b
  408610:	bl	401aa0 <strcmp@plt>
  408614:	cbnz	w0, 408624 <clear@@Base+0x4ae4>
  408618:	mov	x8, xzr
  40861c:	stur	x8, [x29, #-8]
  408620:	b	4086a8 <clear@@Base+0x4b68>
  408624:	ldr	x0, [sp, #8]
  408628:	bl	402260 <setlocale@plt+0x600>
  40862c:	stur	x0, [x29, #-8]
  408630:	b	4086a8 <clear@@Base+0x4b68>
  408634:	adrp	x0, 421000 <winch@@Base+0x1e04>
  408638:	add	x0, x0, #0x825
  40863c:	bl	40d610 <clear@@Base+0x9ad0>
  408640:	str	x0, [sp, #16]
  408644:	ldr	x0, [sp, #16]
  408648:	bl	40d6cc <clear@@Base+0x9b8c>
  40864c:	cbz	w0, 40865c <clear@@Base+0x4b1c>
  408650:	mov	x8, xzr
  408654:	stur	x8, [x29, #-8]
  408658:	b	4086a8 <clear@@Base+0x4b68>
  40865c:	ldr	x0, [sp, #16]
  408660:	bl	4017e0 <strlen@plt>
  408664:	add	x8, x0, #0x8
  408668:	add	x8, x8, #0x2
  40866c:	str	w8, [sp, #4]
  408670:	ldr	w0, [sp, #4]
  408674:	mov	w1, #0x1                   	// #1
  408678:	bl	40235c <setlocale@plt+0x6fc>
  40867c:	str	x0, [sp, #8]
  408680:	ldr	x0, [sp, #8]
  408684:	ldrsw	x1, [sp, #4]
  408688:	ldr	x3, [sp, #16]
  40868c:	adrp	x2, 421000 <winch@@Base+0x1e04>
  408690:	add	x2, x2, #0x82a
  408694:	adrp	x4, 421000 <winch@@Base+0x1e04>
  408698:	add	x4, x4, #0x830
  40869c:	bl	4018a0 <snprintf@plt>
  4086a0:	ldr	x9, [sp, #8]
  4086a4:	stur	x9, [x29, #-8]
  4086a8:	ldur	x0, [x29, #-8]
  4086ac:	ldp	x29, x30, [sp, #32]
  4086b0:	add	sp, sp, #0x30
  4086b4:	ret
  4086b8:	sub	sp, sp, #0x50
  4086bc:	stp	x29, x30, [sp, #64]
  4086c0:	add	x29, sp, #0x40
  4086c4:	mov	w8, #0x1                   	// #1
  4086c8:	mov	w9, #0x51                  	// #81
  4086cc:	mov	w10, #0x5a                  	// #90
  4086d0:	stur	x0, [x29, #-8]
  4086d4:	ldur	x0, [x29, #-8]
  4086d8:	stur	w8, [x29, #-28]
  4086dc:	str	w9, [sp, #32]
  4086e0:	str	w10, [sp, #28]
  4086e4:	bl	4017e0 <strlen@plt>
  4086e8:	add	x11, x0, #0x1
  4086ec:	ldur	w0, [x29, #-28]
  4086f0:	mov	w1, w11
  4086f4:	bl	40235c <setlocale@plt+0x6fc>
  4086f8:	stur	x0, [x29, #-24]
  4086fc:	ldur	x0, [x29, #-24]
  408700:	ldur	x1, [x29, #-8]
  408704:	bl	401af0 <strcpy@plt>
  408708:	ldur	x12, [x29, #-24]
  40870c:	ldur	x13, [x29, #-24]
  408710:	mov	x0, x13
  408714:	str	x12, [sp, #16]
  408718:	bl	4017e0 <strlen@plt>
  40871c:	subs	x12, x0, #0x1
  408720:	ldr	x13, [sp, #16]
  408724:	add	x12, x13, x12
  408728:	ldrb	w8, [x12]
  40872c:	sturb	w8, [x29, #-9]
  408730:	ldurb	w8, [x29, #-9]
  408734:	cmp	w8, #0x51
  408738:	ldr	w8, [sp, #28]
  40873c:	ldr	w9, [sp, #32]
  408740:	csel	w10, w8, w9, eq  // eq = none
  408744:	ldur	x12, [x29, #-24]
  408748:	ldur	x0, [x29, #-24]
  40874c:	str	w10, [sp, #12]
  408750:	str	x12, [sp]
  408754:	bl	4017e0 <strlen@plt>
  408758:	subs	x12, x0, #0x1
  40875c:	ldr	x13, [sp]
  408760:	add	x12, x13, x12
  408764:	ldr	w8, [sp, #12]
  408768:	strb	w8, [x12]
  40876c:	ldur	x0, [x29, #-24]
  408770:	ldp	x29, x30, [sp, #64]
  408774:	add	sp, sp, #0x50
  408778:	ret
  40877c:	sub	sp, sp, #0xc0
  408780:	stp	x29, x30, [sp, #176]
  408784:	add	x29, sp, #0xb0
  408788:	sub	x8, x29, #0x8
  40878c:	mov	w9, #0x1                   	// #1
  408790:	add	x1, sp, #0x20
  408794:	str	x0, [x8]
  408798:	stur	w9, [x29, #-12]
  40879c:	ldr	x0, [x8]
  4087a0:	str	x8, [sp, #16]
  4087a4:	str	x1, [sp, #8]
  4087a8:	bl	4018d0 <fileno@plt>
  4087ac:	ldr	x1, [sp, #8]
  4087b0:	bl	420c58 <winch@@Base+0x1a5c>
  4087b4:	str	w0, [sp, #28]
  4087b8:	ldr	w9, [sp, #28]
  4087bc:	cmp	w9, #0x0
  4087c0:	cset	w9, lt  // lt = tstop
  4087c4:	tbnz	w9, #0, 4087d8 <clear@@Base+0x4c98>
  4087c8:	ldr	w8, [sp, #48]
  4087cc:	and	w8, w8, #0xf000
  4087d0:	cmp	w8, #0x8, lsl #12
  4087d4:	b.eq	4087dc <clear@@Base+0x4c9c>  // b.none
  4087d8:	stur	wzr, [x29, #-12]
  4087dc:	ldur	w8, [x29, #-12]
  4087e0:	cbz	w8, 4087f8 <clear@@Base+0x4cb8>
  4087e4:	ldr	x8, [sp, #16]
  4087e8:	ldr	x0, [x8]
  4087ec:	bl	4018d0 <fileno@plt>
  4087f0:	mov	w1, #0x180                 	// #384
  4087f4:	bl	4019f0 <fchmod@plt>
  4087f8:	ldp	x29, x30, [sp, #176]
  4087fc:	add	sp, sp, #0xc0
  408800:	ret
  408804:	sub	sp, sp, #0x10
  408808:	str	x0, [sp, #8]
  40880c:	str	wzr, [sp, #4]
  408810:	ldr	x8, [sp, #8]
  408814:	ldr	x8, [x8]
  408818:	str	x8, [sp, #8]
  40881c:	ldr	x8, [sp, #8]
  408820:	ldr	x8, [x8, #24]
  408824:	cbz	x8, 408844 <clear@@Base+0x4d04>
  408828:	ldr	w8, [sp, #4]
  40882c:	add	w8, w8, #0x1
  408830:	str	w8, [sp, #4]
  408834:	ldr	x8, [sp, #8]
  408838:	ldr	x8, [x8]
  40883c:	str	x8, [sp, #8]
  408840:	b	40881c <clear@@Base+0x4cdc>
  408844:	ldr	w0, [sp, #4]
  408848:	add	sp, sp, #0x10
  40884c:	ret
  408850:	sub	sp, sp, #0x40
  408854:	stp	x29, x30, [sp, #48]
  408858:	add	x29, sp, #0x30
  40885c:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  408860:	add	x8, x8, #0x498
  408864:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  408868:	add	x9, x9, #0x4f8
  40886c:	stur	x0, [x29, #-8]
  408870:	stur	x1, [x29, #-16]
  408874:	str	x2, [sp, #24]
  408878:	ldur	x10, [x29, #-8]
  40887c:	str	x10, [sp, #16]
  408880:	ldur	x10, [x29, #-16]
  408884:	str	x8, [sp, #8]
  408888:	str	x9, [sp]
  40888c:	cbz	x10, 4088e4 <clear@@Base+0x4da4>
  408890:	ldur	x8, [x29, #-16]
  408894:	ldr	x9, [sp, #16]
  408898:	ldr	x9, [x9]
  40889c:	cmp	x8, x9
  4088a0:	b.eq	4088e4 <clear@@Base+0x4da4>  // b.none
  4088a4:	ldr	x8, [sp, #16]
  4088a8:	ldr	x8, [x8]
  4088ac:	cbz	x8, 4088c4 <clear@@Base+0x4d84>
  4088b0:	ldr	x8, [sp, #16]
  4088b4:	ldr	x0, [x8]
  4088b8:	ldr	x8, [sp, #16]
  4088bc:	ldr	x1, [x8, #8]
  4088c0:	bl	40a05c <clear@@Base+0x651c>
  4088c4:	ldur	x8, [x29, #-16]
  4088c8:	ldr	x9, [sp, #16]
  4088cc:	str	x8, [x9]
  4088d0:	ldr	x8, [sp, #16]
  4088d4:	ldr	x0, [x8]
  4088d8:	ldr	x8, [sp, #16]
  4088dc:	ldr	x1, [x8, #8]
  4088e0:	bl	40a0dc <clear@@Base+0x659c>
  4088e4:	ldr	x8, [sp, #24]
  4088e8:	cbnz	x8, 408948 <clear@@Base+0x4e08>
  4088ec:	ldr	x8, [sp, #8]
  4088f0:	ldr	w9, [x8, #32]
  4088f4:	cbz	w9, 408918 <clear@@Base+0x4dd8>
  4088f8:	ldr	x8, [sp, #16]
  4088fc:	ldr	x1, [x8, #8]
  408900:	ldr	x0, [sp, #8]
  408904:	bl	40a0dc <clear@@Base+0x659c>
  408908:	ldr	x8, [sp, #16]
  40890c:	ldr	x1, [x8, #8]
  408910:	ldr	x0, [sp, #8]
  408914:	bl	40a05c <clear@@Base+0x651c>
  408918:	ldr	x8, [sp]
  40891c:	ldr	w9, [x8, #32]
  408920:	cbz	w9, 408944 <clear@@Base+0x4e04>
  408924:	ldr	x8, [sp, #16]
  408928:	ldr	x1, [x8, #8]
  40892c:	ldr	x0, [sp]
  408930:	bl	40a0dc <clear@@Base+0x659c>
  408934:	ldr	x8, [sp, #16]
  408938:	ldr	x1, [x8, #8]
  40893c:	ldr	x0, [sp]
  408940:	bl	40a05c <clear@@Base+0x651c>
  408944:	b	408968 <clear@@Base+0x4e28>
  408948:	ldur	x8, [x29, #-16]
  40894c:	cbz	x8, 408968 <clear@@Base+0x4e28>
  408950:	ldr	x8, [sp, #16]
  408954:	ldr	x0, [x8, #8]
  408958:	ldr	x2, [sp, #24]
  40895c:	adrp	x1, 421000 <winch@@Base+0x1e04>
  408960:	add	x1, x1, #0x839
  408964:	bl	401c20 <fprintf@plt>
  408968:	ldp	x29, x30, [sp, #48]
  40896c:	add	sp, sp, #0x40
  408970:	ret
  408974:	sub	sp, sp, #0x60
  408978:	stp	x29, x30, [sp, #80]
  40897c:	add	x29, sp, #0x50
  408980:	adrp	x8, 43c000 <PC+0x798>
  408984:	add	x8, x8, #0x768
  408988:	adrp	x9, 43c000 <PC+0x798>
  40898c:	add	x9, x9, #0x770
  408990:	stur	x0, [x29, #-8]
  408994:	str	x8, [sp, #16]
  408998:	str	x9, [sp, #8]
  40899c:	bl	403b74 <clear@@Base+0x34>
  4089a0:	ldr	x8, [sp, #16]
  4089a4:	ldr	x9, [x8]
  4089a8:	ldrb	w10, [x9]
  4089ac:	cbz	w10, 408a28 <clear@@Base+0x4ee8>
  4089b0:	ldr	x8, [sp, #16]
  4089b4:	ldr	x9, [x8]
  4089b8:	sub	x0, x29, #0x10
  4089bc:	stur	x9, [x29, #-16]
  4089c0:	sub	x1, x29, #0x14
  4089c4:	mov	x9, xzr
  4089c8:	mov	x2, x9
  4089cc:	bl	408c04 <clear@@Base+0x50c4>
  4089d0:	stur	x0, [x29, #-32]
  4089d4:	ldr	x8, [sp, #8]
  4089d8:	ldr	w10, [x8]
  4089dc:	ldur	w11, [x29, #-20]
  4089e0:	add	w10, w10, w11
  4089e4:	adrp	x9, 440000 <PC+0x4798>
  4089e8:	add	x9, x9, #0x1c4
  4089ec:	ldr	w11, [x9]
  4089f0:	cmp	w10, w11
  4089f4:	b.lt	4089fc <clear@@Base+0x4ebc>  // b.tstop
  4089f8:	b	408a28 <clear@@Base+0x4ee8>
  4089fc:	ldur	x8, [x29, #-16]
  408a00:	ldr	x9, [sp, #16]
  408a04:	str	x8, [x9]
  408a08:	ldur	x0, [x29, #-32]
  408a0c:	bl	41a650 <clear@@Base+0x16b10>
  408a10:	ldur	w10, [x29, #-20]
  408a14:	ldr	x8, [sp, #8]
  408a18:	ldr	w11, [x8]
  408a1c:	add	w10, w11, w10
  408a20:	str	w10, [x8]
  408a24:	b	4089a0 <clear@@Base+0x4e60>
  408a28:	ldr	x8, [sp, #16]
  408a2c:	ldr	x9, [x8]
  408a30:	ldrb	w10, [x9]
  408a34:	cbz	w10, 408a88 <clear@@Base+0x4f48>
  408a38:	ldr	x8, [sp, #16]
  408a3c:	ldr	x9, [x8]
  408a40:	add	x0, sp, #0x28
  408a44:	str	x9, [sp, #40]
  408a48:	add	x1, sp, #0x24
  408a4c:	mov	x9, xzr
  408a50:	mov	x2, x9
  408a54:	bl	408c04 <clear@@Base+0x50c4>
  408a58:	str	x0, [sp, #24]
  408a5c:	ldr	w10, [sp, #36]
  408a60:	cmp	w10, #0x0
  408a64:	cset	w10, le
  408a68:	tbnz	w10, #0, 408a70 <clear@@Base+0x4f30>
  408a6c:	b	408a88 <clear@@Base+0x4f48>
  408a70:	ldr	x8, [sp, #40]
  408a74:	ldr	x9, [sp, #16]
  408a78:	str	x8, [x9]
  408a7c:	ldr	x0, [sp, #24]
  408a80:	bl	41a650 <clear@@Base+0x16b10>
  408a84:	b	408a28 <clear@@Base+0x4ee8>
  408a88:	ldr	x8, [sp, #16]
  408a8c:	ldr	x9, [x8]
  408a90:	ldur	x10, [x29, #-8]
  408a94:	cmp	x9, x10
  408a98:	b.ls	408aa4 <clear@@Base+0x4f64>  // b.plast
  408a9c:	bl	408da8 <clear@@Base+0x5268>
  408aa0:	b	408a88 <clear@@Base+0x4f48>
  408aa4:	ldp	x29, x30, [sp, #80]
  408aa8:	add	sp, sp, #0x60
  408aac:	ret
  408ab0:	sub	sp, sp, #0x40
  408ab4:	stp	x29, x30, [sp, #48]
  408ab8:	add	x29, sp, #0x30
  408abc:	adrp	x8, 43c000 <PC+0x798>
  408ac0:	add	x8, x8, #0x768
  408ac4:	adrp	x9, 43c000 <PC+0x798>
  408ac8:	add	x9, x9, #0x770
  408acc:	ldr	x10, [x8]
  408ad0:	ldrb	w11, [x10]
  408ad4:	str	x8, [sp, #8]
  408ad8:	str	x9, [sp]
  408adc:	cbnz	w11, 408ae8 <clear@@Base+0x4fa8>
  408ae0:	stur	wzr, [x29, #-4]
  408ae4:	b	408bf4 <clear@@Base+0x50b4>
  408ae8:	ldr	x8, [sp, #8]
  408aec:	ldr	x9, [x8]
  408af0:	add	x0, sp, #0x18
  408af4:	str	x9, [sp, #24]
  408af8:	add	x1, sp, #0x14
  408afc:	mov	x9, xzr
  408b00:	mov	x2, x9
  408b04:	bl	408c04 <clear@@Base+0x50c4>
  408b08:	stur	x0, [x29, #-16]
  408b0c:	ldr	x8, [sp]
  408b10:	ldr	w10, [x8]
  408b14:	ldr	w11, [sp, #20]
  408b18:	add	w10, w10, w11
  408b1c:	adrp	x9, 440000 <PC+0x4798>
  408b20:	add	x9, x9, #0x1c4
  408b24:	ldr	w11, [x9]
  408b28:	cmp	w10, w11
  408b2c:	b.lt	408b38 <clear@@Base+0x4ff8>  // b.tstop
  408b30:	bl	4090d0 <clear@@Base+0x5590>
  408b34:	b	408b74 <clear@@Base+0x5034>
  408b38:	ldr	x8, [sp]
  408b3c:	ldr	w9, [x8]
  408b40:	ldr	w10, [sp, #20]
  408b44:	add	w9, w9, w10
  408b48:	adrp	x11, 440000 <PC+0x4798>
  408b4c:	add	x11, x11, #0x1c4
  408b50:	ldr	w10, [x11]
  408b54:	subs	w10, w10, #0x1
  408b58:	cmp	w9, w10
  408b5c:	b.ne	408b74 <clear@@Base+0x5034>  // b.any
  408b60:	ldr	x8, [sp, #8]
  408b64:	ldr	x9, [x8]
  408b68:	ldrb	w10, [x9, #1]
  408b6c:	cbz	w10, 408b74 <clear@@Base+0x5034>
  408b70:	bl	4090d0 <clear@@Base+0x5590>
  408b74:	ldr	x8, [sp, #24]
  408b78:	ldr	x9, [sp, #8]
  408b7c:	str	x8, [x9]
  408b80:	ldr	w10, [sp, #20]
  408b84:	ldr	x8, [sp]
  408b88:	ldr	w11, [x8]
  408b8c:	add	w10, w11, w10
  408b90:	str	w10, [x8]
  408b94:	ldur	x0, [x29, #-16]
  408b98:	bl	41a650 <clear@@Base+0x16b10>
  408b9c:	ldr	x8, [sp, #8]
  408ba0:	ldr	x9, [x8]
  408ba4:	ldrb	w10, [x9]
  408ba8:	cbz	w10, 408bf0 <clear@@Base+0x50b0>
  408bac:	add	x0, sp, #0x18
  408bb0:	add	x1, sp, #0x14
  408bb4:	mov	x8, xzr
  408bb8:	mov	x2, x8
  408bbc:	bl	408c04 <clear@@Base+0x50c4>
  408bc0:	stur	x0, [x29, #-16]
  408bc4:	ldr	w9, [sp, #20]
  408bc8:	cmp	w9, #0x0
  408bcc:	cset	w9, le
  408bd0:	tbnz	w9, #0, 408bd8 <clear@@Base+0x5098>
  408bd4:	b	408bf0 <clear@@Base+0x50b0>
  408bd8:	ldur	x0, [x29, #-16]
  408bdc:	bl	41a650 <clear@@Base+0x16b10>
  408be0:	ldr	x8, [sp, #24]
  408be4:	ldr	x9, [sp, #8]
  408be8:	str	x8, [x9]
  408bec:	b	408b9c <clear@@Base+0x505c>
  408bf0:	stur	wzr, [x29, #-4]
  408bf4:	ldur	w0, [x29, #-4]
  408bf8:	ldp	x29, x30, [sp, #48]
  408bfc:	add	sp, sp, #0x40
  408c00:	ret
  408c04:	sub	sp, sp, #0x50
  408c08:	stp	x29, x30, [sp, #64]
  408c0c:	add	x29, sp, #0x40
  408c10:	mov	w8, #0x1                   	// #1
  408c14:	stur	x0, [x29, #-8]
  408c18:	stur	x1, [x29, #-16]
  408c1c:	stur	x2, [x29, #-24]
  408c20:	ldur	x9, [x29, #-8]
  408c24:	ldr	x9, [x9]
  408c28:	str	x9, [sp, #32]
  408c2c:	ldur	x0, [x29, #-8]
  408c30:	ldr	x9, [sp, #32]
  408c34:	ldr	x10, [sp, #32]
  408c38:	str	x0, [sp, #16]
  408c3c:	mov	x0, x10
  408c40:	str	w8, [sp, #12]
  408c44:	str	x9, [sp]
  408c48:	bl	4017e0 <strlen@plt>
  408c4c:	ldr	x9, [sp]
  408c50:	add	x2, x9, x0
  408c54:	ldr	x0, [sp, #16]
  408c58:	ldr	w1, [sp, #12]
  408c5c:	bl	406f4c <clear@@Base+0x340c>
  408c60:	str	x0, [sp, #24]
  408c64:	ldr	x0, [sp, #32]
  408c68:	ldr	x1, [sp, #24]
  408c6c:	ldur	x9, [x29, #-8]
  408c70:	ldr	x9, [x9]
  408c74:	ldr	x10, [sp, #32]
  408c78:	subs	x9, x9, x10
  408c7c:	ldur	x3, [x29, #-16]
  408c80:	ldur	x4, [x29, #-24]
  408c84:	mov	w2, w9
  408c88:	bl	408c98 <clear@@Base+0x5158>
  408c8c:	ldp	x29, x30, [sp, #64]
  408c90:	add	sp, sp, #0x50
  408c94:	ret
  408c98:	sub	sp, sp, #0x50
  408c9c:	stp	x29, x30, [sp, #64]
  408ca0:	add	x29, sp, #0x40
  408ca4:	stur	x0, [x29, #-8]
  408ca8:	stur	x1, [x29, #-16]
  408cac:	stur	w2, [x29, #-20]
  408cb0:	str	x3, [sp, #32]
  408cb4:	str	x4, [sp, #24]
  408cb8:	ldur	w8, [x29, #-20]
  408cbc:	cmp	w8, #0x1
  408cc0:	b.ne	408ce8 <clear@@Base+0x51a8>  // b.any
  408cc4:	ldur	x8, [x29, #-16]
  408cc8:	lsl	x8, x8, #32
  408ccc:	asr	x0, x8, #32
  408cd0:	bl	406500 <clear@@Base+0x29c0>
  408cd4:	str	x0, [sp, #16]
  408cd8:	ldr	x0, [sp, #16]
  408cdc:	bl	4017e0 <strlen@plt>
  408ce0:	str	w0, [sp, #12]
  408ce4:	b	408d70 <clear@@Base+0x5230>
  408ce8:	ldur	x0, [x29, #-16]
  408cec:	bl	4065fc <clear@@Base+0x2abc>
  408cf0:	str	x0, [sp, #16]
  408cf4:	ldur	x0, [x29, #-16]
  408cf8:	bl	407124 <clear@@Base+0x35e4>
  408cfc:	cbz	w0, 408d08 <clear@@Base+0x51c8>
  408d00:	str	wzr, [sp, #12]
  408d04:	b	408d70 <clear@@Base+0x5230>
  408d08:	ldur	x0, [x29, #-16]
  408d0c:	bl	406448 <clear@@Base+0x2908>
  408d10:	cbz	w0, 408d24 <clear@@Base+0x51e4>
  408d14:	ldr	x0, [sp, #16]
  408d18:	bl	4017e0 <strlen@plt>
  408d1c:	str	w0, [sp, #12]
  408d20:	b	408d70 <clear@@Base+0x5230>
  408d24:	sub	x0, x29, #0x8
  408d28:	mov	w1, #0xffffffff            	// #-1
  408d2c:	adrp	x2, 43b000 <winch@@Base+0x1be04>
  408d30:	add	x2, x2, #0xf68
  408d34:	bl	406f4c <clear@@Base+0x340c>
  408d38:	str	x0, [sp]
  408d3c:	ldr	x0, [sp]
  408d40:	ldur	x1, [x29, #-16]
  408d44:	bl	4072c4 <clear@@Base+0x3784>
  408d48:	cbz	w0, 408d54 <clear@@Base+0x5214>
  408d4c:	str	wzr, [sp, #12]
  408d50:	b	408d70 <clear@@Base+0x5230>
  408d54:	ldur	x0, [x29, #-16]
  408d58:	bl	407298 <clear@@Base+0x3758>
  408d5c:	mov	w8, #0x2                   	// #2
  408d60:	mov	w9, #0x1                   	// #1
  408d64:	cmp	w0, #0x0
  408d68:	csel	w8, w8, w9, ne  // ne = any
  408d6c:	str	w8, [sp, #12]
  408d70:	ldr	x8, [sp, #32]
  408d74:	cbz	x8, 408d84 <clear@@Base+0x5244>
  408d78:	ldr	w8, [sp, #12]
  408d7c:	ldr	x9, [sp, #32]
  408d80:	str	w8, [x9]
  408d84:	ldr	x8, [sp, #24]
  408d88:	cbz	x8, 408d98 <clear@@Base+0x5258>
  408d8c:	ldr	w8, [sp, #12]
  408d90:	ldr	x9, [sp, #24]
  408d94:	str	w8, [x9]
  408d98:	ldr	x0, [sp, #16]
  408d9c:	ldp	x29, x30, [sp, #64]
  408da0:	add	sp, sp, #0x50
  408da4:	ret
  408da8:	sub	sp, sp, #0x40
  408dac:	stp	x29, x30, [sp, #48]
  408db0:	add	x29, sp, #0x30
  408db4:	adrp	x8, 43c000 <PC+0x798>
  408db8:	add	x8, x8, #0x768
  408dbc:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  408dc0:	add	x9, x9, #0xf68
  408dc4:	adrp	x10, 43c000 <PC+0x798>
  408dc8:	add	x10, x10, #0x770
  408dcc:	stur	wzr, [x29, #-20]
  408dd0:	str	wzr, [sp, #24]
  408dd4:	ldr	x11, [x8]
  408dd8:	cmp	x11, x9
  408ddc:	str	x8, [sp, #16]
  408de0:	str	x10, [sp, #8]
  408de4:	b.hi	408df0 <clear@@Base+0x52b0>  // b.pmore
  408de8:	stur	wzr, [x29, #-4]
  408dec:	b	408ea4 <clear@@Base+0x5364>
  408df0:	ldr	x8, [sp, #16]
  408df4:	ldr	x9, [x8]
  408df8:	stur	x9, [x29, #-16]
  408dfc:	ldur	x8, [x29, #-16]
  408e00:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  408e04:	add	x9, x9, #0xf68
  408e08:	cmp	x8, x9
  408e0c:	b.ls	408e38 <clear@@Base+0x52f8>  // b.plast
  408e10:	sub	x0, x29, #0x10
  408e14:	sub	x1, x29, #0x14
  408e18:	add	x2, sp, #0x18
  408e1c:	bl	408eb4 <clear@@Base+0x5374>
  408e20:	ldur	w8, [x29, #-20]
  408e24:	cmp	w8, #0x0
  408e28:	cset	w8, le
  408e2c:	tbnz	w8, #0, 408e34 <clear@@Base+0x52f4>
  408e30:	b	408e38 <clear@@Base+0x52f8>
  408e34:	b	408dfc <clear@@Base+0x52bc>
  408e38:	ldr	x8, [sp, #8]
  408e3c:	ldr	w9, [x8]
  408e40:	adrp	x10, 43c000 <PC+0x798>
  408e44:	add	x10, x10, #0x780
  408e48:	ldr	w11, [x10]
  408e4c:	ldur	w12, [x29, #-20]
  408e50:	add	w11, w11, w12
  408e54:	cmp	w9, w11
  408e58:	b.ge	408e60 <clear@@Base+0x5320>  // b.tcont
  408e5c:	bl	408f30 <clear@@Base+0x53f0>
  408e60:	ldur	x8, [x29, #-16]
  408e64:	ldr	x9, [sp, #16]
  408e68:	str	x8, [x9]
  408e6c:	ldur	w10, [x29, #-20]
  408e70:	ldr	x8, [sp, #8]
  408e74:	ldr	w11, [x8]
  408e78:	subs	w10, w11, w10
  408e7c:	str	w10, [x8]
  408e80:	ldr	w8, [sp, #24]
  408e84:	subs	w9, w8, #0x1
  408e88:	str	w9, [sp, #24]
  408e8c:	cmp	w8, #0x0
  408e90:	cset	w8, le
  408e94:	tbnz	w8, #0, 408ea0 <clear@@Base+0x5360>
  408e98:	bl	403f2c <clear@@Base+0x3ec>
  408e9c:	b	408e80 <clear@@Base+0x5340>
  408ea0:	stur	wzr, [x29, #-4]
  408ea4:	ldur	w0, [x29, #-4]
  408ea8:	ldp	x29, x30, [sp, #48]
  408eac:	add	sp, sp, #0x40
  408eb0:	ret
  408eb4:	sub	sp, sp, #0x40
  408eb8:	stp	x29, x30, [sp, #48]
  408ebc:	add	x29, sp, #0x30
  408ec0:	mov	w8, #0xffffffff            	// #-1
  408ec4:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  408ec8:	add	x9, x9, #0xf68
  408ecc:	stur	x0, [x29, #-8]
  408ed0:	stur	x1, [x29, #-16]
  408ed4:	str	x2, [sp, #24]
  408ed8:	ldur	x10, [x29, #-8]
  408edc:	ldr	x10, [x10]
  408ee0:	str	x10, [sp, #16]
  408ee4:	ldur	x0, [x29, #-8]
  408ee8:	mov	w1, w8
  408eec:	mov	x2, x9
  408ef0:	bl	406f4c <clear@@Base+0x340c>
  408ef4:	str	x0, [sp, #8]
  408ef8:	ldur	x9, [x29, #-8]
  408efc:	ldr	x0, [x9]
  408f00:	ldr	x1, [sp, #8]
  408f04:	ldr	x9, [sp, #16]
  408f08:	ldur	x10, [x29, #-8]
  408f0c:	ldr	x10, [x10]
  408f10:	subs	x9, x9, x10
  408f14:	ldur	x3, [x29, #-16]
  408f18:	ldr	x4, [sp, #24]
  408f1c:	mov	w2, w9
  408f20:	bl	408c98 <clear@@Base+0x5158>
  408f24:	ldp	x29, x30, [sp, #48]
  408f28:	add	sp, sp, #0x40
  408f2c:	ret
  408f30:	sub	sp, sp, #0x40
  408f34:	stp	x29, x30, [sp, #48]
  408f38:	add	x29, sp, #0x30
  408f3c:	adrp	x8, 43c000 <PC+0x798>
  408f40:	add	x8, x8, #0x774
  408f44:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  408f48:	add	x9, x9, #0xf68
  408f4c:	ldrsw	x8, [x8]
  408f50:	add	x8, x9, x8
  408f54:	stur	x8, [x29, #-8]
  408f58:	stur	wzr, [x29, #-20]
  408f5c:	str	x9, [sp, #16]
  408f60:	ldur	w8, [x29, #-20]
  408f64:	adrp	x9, 440000 <PC+0x4798>
  408f68:	add	x9, x9, #0x1c4
  408f6c:	ldr	w10, [x9]
  408f70:	adrp	x9, 43c000 <PC+0x798>
  408f74:	add	x9, x9, #0x780
  408f78:	ldr	w11, [x9]
  408f7c:	subs	w10, w10, w11
  408f80:	mov	w11, #0x2                   	// #2
  408f84:	sdiv	w10, w10, w11
  408f88:	mov	w11, #0x0                   	// #0
  408f8c:	cmp	w8, w10
  408f90:	str	w11, [sp, #12]
  408f94:	b.ge	408fac <clear@@Base+0x546c>  // b.tcont
  408f98:	ldur	x8, [x29, #-8]
  408f9c:	ldr	x9, [sp, #16]
  408fa0:	cmp	x8, x9
  408fa4:	cset	w10, hi  // hi = pmore
  408fa8:	str	w10, [sp, #12]
  408fac:	ldr	w8, [sp, #12]
  408fb0:	tbnz	w8, #0, 408fb8 <clear@@Base+0x5478>
  408fb4:	b	408fe0 <clear@@Base+0x54a0>
  408fb8:	sub	x0, x29, #0x8
  408fbc:	add	x1, sp, #0x18
  408fc0:	mov	x8, xzr
  408fc4:	mov	x2, x8
  408fc8:	bl	408eb4 <clear@@Base+0x5374>
  408fcc:	ldr	w9, [sp, #24]
  408fd0:	ldur	w10, [x29, #-20]
  408fd4:	add	w9, w10, w9
  408fd8:	stur	w9, [x29, #-20]
  408fdc:	b	408f60 <clear@@Base+0x5420>
  408fe0:	ldur	x8, [x29, #-8]
  408fe4:	ldr	x9, [sp, #16]
  408fe8:	subs	x8, x8, x9
  408fec:	adrp	x10, 43c000 <PC+0x798>
  408ff0:	add	x10, x10, #0x774
  408ff4:	str	w8, [x10]
  408ff8:	adrp	x10, 43c000 <PC+0x798>
  408ffc:	add	x10, x10, #0x768
  409000:	ldr	x10, [x10]
  409004:	stur	x10, [x29, #-16]
  409008:	bl	409020 <clear@@Base+0x54e0>
  40900c:	ldur	x0, [x29, #-16]
  409010:	bl	408974 <clear@@Base+0x4e34>
  409014:	ldp	x29, x30, [sp, #48]
  409018:	add	sp, sp, #0x40
  40901c:	ret
  409020:	sub	sp, sp, #0x20
  409024:	stp	x29, x30, [sp, #16]
  409028:	add	x29, sp, #0x10
  40902c:	adrp	x8, 43c000 <PC+0x798>
  409030:	add	x8, x8, #0x770
  409034:	str	x8, [sp]
  409038:	ldr	x8, [sp]
  40903c:	ldr	w9, [x8]
  409040:	adrp	x10, 43c000 <PC+0x798>
  409044:	add	x10, x10, #0x780
  409048:	ldr	w11, [x10]
  40904c:	cmp	w9, w11
  409050:	b.le	4090a0 <clear@@Base+0x5560>
  409054:	adrp	x0, 43c000 <PC+0x798>
  409058:	add	x0, x0, #0x768
  40905c:	sub	x1, x29, #0x4
  409060:	add	x2, sp, #0x8
  409064:	bl	408eb4 <clear@@Base+0x5374>
  409068:	ldr	w8, [sp, #8]
  40906c:	subs	w9, w8, #0x1
  409070:	str	w9, [sp, #8]
  409074:	cmp	w8, #0x0
  409078:	cset	w8, le
  40907c:	tbnz	w8, #0, 409088 <clear@@Base+0x5548>
  409080:	bl	403f2c <clear@@Base+0x3ec>
  409084:	b	409068 <clear@@Base+0x5528>
  409088:	ldur	w8, [x29, #-4]
  40908c:	ldr	x9, [sp]
  409090:	ldr	w10, [x9]
  409094:	subs	w8, w10, w8
  409098:	str	w8, [x9]
  40909c:	b	409038 <clear@@Base+0x54f8>
  4090a0:	adrp	x8, 43c000 <PC+0x798>
  4090a4:	add	x8, x8, #0x774
  4090a8:	ldrsw	x8, [x8]
  4090ac:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  4090b0:	add	x9, x9, #0xf68
  4090b4:	add	x8, x9, x8
  4090b8:	adrp	x9, 43c000 <PC+0x798>
  4090bc:	add	x9, x9, #0x768
  4090c0:	str	x8, [x9]
  4090c4:	ldp	x29, x30, [sp, #16]
  4090c8:	add	sp, sp, #0x20
  4090cc:	ret
  4090d0:	sub	sp, sp, #0x50
  4090d4:	stp	x29, x30, [sp, #64]
  4090d8:	add	x29, sp, #0x40
  4090dc:	adrp	x8, 43c000 <PC+0x798>
  4090e0:	add	x8, x8, #0x774
  4090e4:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  4090e8:	add	x9, x9, #0xf68
  4090ec:	ldrsw	x8, [x8]
  4090f0:	add	x8, x9, x8
  4090f4:	stur	x8, [x29, #-8]
  4090f8:	stur	wzr, [x29, #-20]
  4090fc:	str	x9, [sp, #16]
  409100:	ldur	w8, [x29, #-20]
  409104:	adrp	x9, 440000 <PC+0x4798>
  409108:	add	x9, x9, #0x1c4
  40910c:	ldr	w10, [x9]
  409110:	adrp	x9, 43c000 <PC+0x798>
  409114:	add	x9, x9, #0x780
  409118:	ldr	w11, [x9]
  40911c:	subs	w10, w10, w11
  409120:	mov	w11, #0x2                   	// #2
  409124:	sdiv	w10, w10, w11
  409128:	mov	w11, #0x0                   	// #0
  40912c:	cmp	w8, w10
  409130:	str	w11, [sp, #12]
  409134:	b.ge	40914c <clear@@Base+0x560c>  // b.tcont
  409138:	ldur	x8, [x29, #-8]
  40913c:	ldrb	w9, [x8]
  409140:	cmp	w9, #0x0
  409144:	cset	w9, ne  // ne = any
  409148:	str	w9, [sp, #12]
  40914c:	ldr	w8, [sp, #12]
  409150:	tbnz	w8, #0, 409158 <clear@@Base+0x5618>
  409154:	b	409180 <clear@@Base+0x5640>
  409158:	sub	x0, x29, #0x8
  40915c:	sub	x1, x29, #0x18
  409160:	mov	x8, xzr
  409164:	mov	x2, x8
  409168:	bl	408c04 <clear@@Base+0x50c4>
  40916c:	ldur	w9, [x29, #-24]
  409170:	ldur	w10, [x29, #-20]
  409174:	add	w9, w10, w9
  409178:	stur	w9, [x29, #-20]
  40917c:	b	409100 <clear@@Base+0x55c0>
  409180:	ldur	x8, [x29, #-8]
  409184:	ldrb	w9, [x8]
  409188:	cbz	w9, 4091c8 <clear@@Base+0x5688>
  40918c:	ldur	x8, [x29, #-8]
  409190:	add	x0, sp, #0x18
  409194:	str	x8, [sp, #24]
  409198:	sub	x1, x29, #0x1c
  40919c:	mov	x8, xzr
  4091a0:	mov	x2, x8
  4091a4:	bl	408c04 <clear@@Base+0x50c4>
  4091a8:	ldur	w9, [x29, #-28]
  4091ac:	cmp	w9, #0x0
  4091b0:	cset	w9, le
  4091b4:	tbnz	w9, #0, 4091bc <clear@@Base+0x567c>
  4091b8:	b	4091c8 <clear@@Base+0x5688>
  4091bc:	ldr	x8, [sp, #24]
  4091c0:	stur	x8, [x29, #-8]
  4091c4:	b	409180 <clear@@Base+0x5640>
  4091c8:	ldur	x8, [x29, #-8]
  4091cc:	ldr	x9, [sp, #16]
  4091d0:	subs	x8, x8, x9
  4091d4:	adrp	x10, 43c000 <PC+0x798>
  4091d8:	add	x10, x10, #0x774
  4091dc:	str	w8, [x10]
  4091e0:	adrp	x10, 43c000 <PC+0x798>
  4091e4:	add	x10, x10, #0x768
  4091e8:	ldr	x10, [x10]
  4091ec:	stur	x10, [x29, #-16]
  4091f0:	bl	409020 <clear@@Base+0x54e0>
  4091f4:	ldur	x0, [x29, #-16]
  4091f8:	bl	408974 <clear@@Base+0x4e34>
  4091fc:	ldp	x29, x30, [sp, #64]
  409200:	add	sp, sp, #0x50
  409204:	ret
  409208:	sub	sp, sp, #0x30
  40920c:	stp	x29, x30, [sp, #32]
  409210:	add	x29, sp, #0x20
  409214:	adrp	x8, 43c000 <PC+0x798>
  409218:	add	x8, x8, #0x768
  40921c:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  409220:	add	x9, x9, #0xf68
  409224:	ldr	x10, [x8]
  409228:	cmp	x10, x9
  40922c:	str	x8, [sp]
  409230:	b.ne	409240 <clear@@Base+0x5700>  // b.any
  409234:	mov	w8, #0x1                   	// #1
  409238:	stur	w8, [x29, #-4]
  40923c:	b	40930c <clear@@Base+0x57cc>
  409240:	ldr	x8, [sp]
  409244:	ldr	x9, [x8]
  409248:	str	x9, [sp, #16]
  40924c:	bl	408da8 <clear@@Base+0x5268>
  409250:	ldr	x8, [sp, #16]
  409254:	ldr	x9, [sp]
  409258:	ldr	x10, [x9]
  40925c:	subs	x8, x8, x10
  409260:	str	w8, [sp, #12]
  409264:	ldr	x10, [x9]
  409268:	str	x10, [sp, #16]
  40926c:	ldr	x8, [sp, #16]
  409270:	ldrsw	x9, [sp, #12]
  409274:	add	x8, x8, x9
  409278:	ldrb	w10, [x8]
  40927c:	ldr	x8, [sp, #16]
  409280:	strb	w10, [x8]
  409284:	ldr	x8, [sp, #16]
  409288:	ldrb	w10, [x8]
  40928c:	cbnz	w10, 409294 <clear@@Base+0x5754>
  409290:	b	4092a4 <clear@@Base+0x5764>
  409294:	ldr	x8, [sp, #16]
  409298:	add	x8, x8, #0x1
  40929c:	str	x8, [sp, #16]
  4092a0:	b	40926c <clear@@Base+0x572c>
  4092a4:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  4092a8:	add	x8, x8, #0x528
  4092ac:	mov	w9, #0xffffffff            	// #-1
  4092b0:	str	w9, [x8]
  4092b4:	ldr	x8, [sp]
  4092b8:	ldr	x0, [x8]
  4092bc:	bl	408974 <clear@@Base+0x4e34>
  4092c0:	adrp	x8, 43c000 <PC+0x798>
  4092c4:	add	x8, x8, #0x790
  4092c8:	ldr	w9, [x8]
  4092cc:	and	w9, w9, #0x1
  4092d0:	cbz	w9, 409308 <clear@@Base+0x57c8>
  4092d4:	ldr	x8, [sp]
  4092d8:	ldr	x9, [x8]
  4092dc:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  4092e0:	add	x10, x10, #0xf68
  4092e4:	cmp	x9, x10
  4092e8:	b.ne	409308 <clear@@Base+0x57c8>  // b.any
  4092ec:	ldr	x8, [sp]
  4092f0:	ldr	x9, [x8]
  4092f4:	ldrb	w10, [x9]
  4092f8:	cbnz	w10, 409308 <clear@@Base+0x57c8>
  4092fc:	mov	w8, #0x1                   	// #1
  409300:	stur	w8, [x29, #-4]
  409304:	b	40930c <clear@@Base+0x57cc>
  409308:	stur	wzr, [x29, #-4]
  40930c:	ldur	w0, [x29, #-4]
  409310:	ldp	x29, x30, [sp, #32]
  409314:	add	sp, sp, #0x30
  409318:	ret
  40931c:	sub	sp, sp, #0x20
  409320:	stp	x29, x30, [sp, #16]
  409324:	add	x29, sp, #0x10
  409328:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40932c:	add	x8, x8, #0xf68
  409330:	ldrb	w9, [x8]
  409334:	cbnz	w9, 409344 <clear@@Base+0x5804>
  409338:	mov	w8, #0x1                   	// #1
  40933c:	stur	w8, [x29, #-4]
  409340:	b	4093a4 <clear@@Base+0x5864>
  409344:	adrp	x8, 43c000 <PC+0x798>
  409348:	add	x8, x8, #0x774
  40934c:	str	wzr, [x8]
  409350:	bl	409020 <clear@@Base+0x54e0>
  409354:	adrp	x8, 43c000 <PC+0x798>
  409358:	add	x8, x8, #0x768
  40935c:	ldr	x9, [x8]
  409360:	mov	w10, #0x0                   	// #0
  409364:	strb	w10, [x9]
  409368:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  40936c:	add	x9, x9, #0x528
  409370:	mov	w10, #0xffffffff            	// #-1
  409374:	str	w10, [x9]
  409378:	ldr	x0, [x8]
  40937c:	bl	408974 <clear@@Base+0x4e34>
  409380:	adrp	x8, 43c000 <PC+0x798>
  409384:	add	x8, x8, #0x790
  409388:	ldr	w10, [x8]
  40938c:	and	w10, w10, #0x1
  409390:	cbz	w10, 4093a0 <clear@@Base+0x5860>
  409394:	mov	w8, #0x1                   	// #1
  409398:	stur	w8, [x29, #-4]
  40939c:	b	4093a4 <clear@@Base+0x5864>
  4093a0:	stur	wzr, [x29, #-4]
  4093a4:	ldur	w0, [x29, #-4]
  4093a8:	ldp	x29, x30, [sp, #16]
  4093ac:	add	sp, sp, #0x20
  4093b0:	ret
  4093b4:	sub	sp, sp, #0x30
  4093b8:	stp	x29, x30, [sp, #32]
  4093bc:	add	x29, sp, #0x20
  4093c0:	adrp	x8, 43c000 <PC+0x798>
  4093c4:	add	x8, x8, #0x768
  4093c8:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  4093cc:	add	x9, x9, #0xf68
  4093d0:	ldr	x10, [x8]
  4093d4:	cmp	x10, x9
  4093d8:	stur	x8, [x29, #-8]
  4093dc:	str	x9, [sp, #16]
  4093e0:	b.ls	409444 <clear@@Base+0x5904>  // b.plast
  4093e4:	ldur	x8, [x29, #-8]
  4093e8:	ldr	x9, [x8]
  4093ec:	ldurb	w10, [x9, #-1]
  4093f0:	cmp	w10, #0x20
  4093f4:	b.ne	409444 <clear@@Base+0x5904>  // b.any
  4093f8:	ldur	x8, [x29, #-8]
  4093fc:	ldr	x9, [x8]
  409400:	mov	w10, #0x0                   	// #0
  409404:	ldr	x11, [sp, #16]
  409408:	cmp	x9, x11
  40940c:	str	w10, [sp, #12]
  409410:	b.ls	40942c <clear@@Base+0x58ec>  // b.plast
  409414:	ldur	x8, [x29, #-8]
  409418:	ldr	x9, [x8]
  40941c:	ldurb	w10, [x9, #-1]
  409420:	cmp	w10, #0x20
  409424:	cset	w10, eq  // eq = none
  409428:	str	w10, [sp, #12]
  40942c:	ldr	w8, [sp, #12]
  409430:	tbnz	w8, #0, 409438 <clear@@Base+0x58f8>
  409434:	b	409440 <clear@@Base+0x5900>
  409438:	bl	409208 <clear@@Base+0x56c8>
  40943c:	b	4093f8 <clear@@Base+0x58b8>
  409440:	b	40948c <clear@@Base+0x594c>
  409444:	ldur	x8, [x29, #-8]
  409448:	ldr	x9, [x8]
  40944c:	mov	w10, #0x0                   	// #0
  409450:	ldr	x11, [sp, #16]
  409454:	cmp	x9, x11
  409458:	str	w10, [sp, #8]
  40945c:	b.ls	409478 <clear@@Base+0x5938>  // b.plast
  409460:	ldur	x8, [x29, #-8]
  409464:	ldr	x9, [x8]
  409468:	ldurb	w10, [x9, #-1]
  40946c:	cmp	w10, #0x20
  409470:	cset	w10, ne  // ne = any
  409474:	str	w10, [sp, #8]
  409478:	ldr	w8, [sp, #8]
  40947c:	tbnz	w8, #0, 409484 <clear@@Base+0x5944>
  409480:	b	40948c <clear@@Base+0x594c>
  409484:	bl	409208 <clear@@Base+0x56c8>
  409488:	b	409444 <clear@@Base+0x5904>
  40948c:	mov	w8, wzr
  409490:	mov	w0, w8
  409494:	ldp	x29, x30, [sp, #32]
  409498:	add	sp, sp, #0x30
  40949c:	ret
  4094a0:	sub	sp, sp, #0x20
  4094a4:	stp	x29, x30, [sp, #16]
  4094a8:	add	x29, sp, #0x10
  4094ac:	adrp	x8, 43c000 <PC+0x798>
  4094b0:	add	x8, x8, #0x768
  4094b4:	ldr	x8, [x8]
  4094b8:	ldrb	w9, [x8]
  4094bc:	cbnz	w9, 4094c8 <clear@@Base+0x5988>
  4094c0:	stur	wzr, [x29, #-4]
  4094c4:	b	4094d4 <clear@@Base+0x5994>
  4094c8:	bl	408ab0 <clear@@Base+0x4f70>
  4094cc:	bl	409208 <clear@@Base+0x56c8>
  4094d0:	stur	wzr, [x29, #-4]
  4094d4:	ldur	w0, [x29, #-4]
  4094d8:	ldp	x29, x30, [sp, #16]
  4094dc:	add	sp, sp, #0x20
  4094e0:	ret
  4094e4:	sub	sp, sp, #0x20
  4094e8:	stp	x29, x30, [sp, #16]
  4094ec:	add	x29, sp, #0x10
  4094f0:	adrp	x8, 43c000 <PC+0x798>
  4094f4:	add	x8, x8, #0x768
  4094f8:	ldr	x9, [x8]
  4094fc:	ldrb	w10, [x9]
  409500:	cmp	w10, #0x20
  409504:	str	x8, [sp, #8]
  409508:	b.ne	40952c <clear@@Base+0x59ec>  // b.any
  40950c:	ldr	x8, [sp, #8]
  409510:	ldr	x9, [x8]
  409514:	ldrb	w10, [x9]
  409518:	cmp	w10, #0x20
  40951c:	b.ne	409528 <clear@@Base+0x59e8>  // b.any
  409520:	bl	4094a0 <clear@@Base+0x5960>
  409524:	b	40950c <clear@@Base+0x59cc>
  409528:	b	409574 <clear@@Base+0x5a34>
  40952c:	ldr	x8, [sp, #8]
  409530:	ldr	x9, [x8]
  409534:	ldrb	w10, [x9]
  409538:	mov	w11, #0x0                   	// #0
  40953c:	cmp	w10, #0x20
  409540:	str	w11, [sp, #4]
  409544:	b.eq	409560 <clear@@Base+0x5a20>  // b.none
  409548:	ldr	x8, [sp, #8]
  40954c:	ldr	x9, [x8]
  409550:	ldrb	w10, [x9]
  409554:	cmp	w10, #0x0
  409558:	cset	w10, ne  // ne = any
  40955c:	str	w10, [sp, #4]
  409560:	ldr	w8, [sp, #4]
  409564:	tbnz	w8, #0, 40956c <clear@@Base+0x5a2c>
  409568:	b	409574 <clear@@Base+0x5a34>
  40956c:	bl	4094a0 <clear@@Base+0x5960>
  409570:	b	40952c <clear@@Base+0x59ec>
  409574:	mov	w8, wzr
  409578:	mov	w0, w8
  40957c:	ldp	x29, x30, [sp, #16]
  409580:	add	sp, sp, #0x20
  409584:	ret
  409588:	sub	sp, sp, #0x50
  40958c:	stp	x29, x30, [sp, #64]
  409590:	add	x29, sp, #0x40
  409594:	adrp	x8, 43c000 <PC+0x798>
  409598:	add	x8, x8, #0x788
  40959c:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  4095a0:	add	x9, x9, #0x528
  4095a4:	adrp	x10, 43c000 <PC+0x798>
  4095a8:	add	x10, x10, #0x768
  4095ac:	adrp	x11, 43b000 <winch@@Base+0x1be04>
  4095b0:	add	x11, x11, #0xf68
  4095b4:	stur	w0, [x29, #-8]
  4095b8:	ldr	x12, [x8]
  4095bc:	str	x8, [sp, #32]
  4095c0:	str	x9, [sp, #24]
  4095c4:	str	x10, [sp, #16]
  4095c8:	str	x11, [sp, #8]
  4095cc:	cbnz	x12, 4095dc <clear@@Base+0x5a9c>
  4095d0:	bl	403af8 <setlocale@plt+0x1e98>
  4095d4:	stur	wzr, [x29, #-4]
  4095d8:	b	409704 <clear@@Base+0x5bc4>
  4095dc:	ldr	x8, [sp, #24]
  4095e0:	ldr	w9, [x8]
  4095e4:	cmp	w9, #0x0
  4095e8:	cset	w9, ge  // ge = tcont
  4095ec:	tbnz	w9, #0, 409608 <clear@@Base+0x5ac8>
  4095f0:	ldr	x8, [sp, #16]
  4095f4:	ldr	x9, [x8]
  4095f8:	ldr	x10, [sp, #8]
  4095fc:	subs	x9, x9, x10
  409600:	ldr	x11, [sp, #24]
  409604:	str	w9, [x11]
  409608:	ldr	x8, [sp, #32]
  40960c:	ldr	x9, [x8]
  409610:	ldr	x9, [x9, #16]
  409614:	stur	x9, [x29, #-24]
  409618:	ldur	w8, [x29, #-8]
  40961c:	cmp	w8, #0xd
  409620:	b.ne	409634 <clear@@Base+0x5af4>  // b.any
  409624:	ldur	x8, [x29, #-24]
  409628:	ldr	x8, [x8, #8]
  40962c:	str	x8, [sp]
  409630:	b	409640 <clear@@Base+0x5b00>
  409634:	ldur	x8, [x29, #-24]
  409638:	ldr	x8, [x8]
  40963c:	str	x8, [sp]
  409640:	ldr	x8, [sp]
  409644:	stur	x8, [x29, #-24]
  409648:	ldur	x8, [x29, #-24]
  40964c:	ldr	x9, [sp, #32]
  409650:	ldr	x10, [x9]
  409654:	cmp	x8, x10
  409658:	b.ne	409660 <clear@@Base+0x5b20>  // b.any
  40965c:	b	4096fc <clear@@Base+0x5bbc>
  409660:	ldur	x8, [x29, #-24]
  409664:	ldr	x1, [x8, #24]
  409668:	ldr	x8, [sp, #24]
  40966c:	ldrsw	x2, [x8]
  409670:	ldr	x0, [sp, #8]
  409674:	bl	401990 <strncmp@plt>
  409678:	cbnz	w0, 4096f8 <clear@@Base+0x5bb8>
  40967c:	ldur	x8, [x29, #-24]
  409680:	ldr	x9, [sp, #32]
  409684:	ldr	x10, [x9]
  409688:	str	x8, [x10, #16]
  40968c:	ldur	x8, [x29, #-24]
  409690:	ldr	x8, [x8, #24]
  409694:	stur	x8, [x29, #-16]
  409698:	ldur	x8, [x29, #-16]
  40969c:	cbnz	x8, 4096ac <clear@@Base+0x5b6c>
  4096a0:	adrp	x8, 420000 <winch@@Base+0xe04>
  4096a4:	add	x8, x8, #0xeab
  4096a8:	stur	x8, [x29, #-16]
  4096ac:	adrp	x8, 43c000 <PC+0x798>
  4096b0:	add	x8, x8, #0x774
  4096b4:	str	wzr, [x8]
  4096b8:	bl	409020 <clear@@Base+0x54e0>
  4096bc:	bl	403b74 <clear@@Base+0x34>
  4096c0:	ldur	x1, [x29, #-16]
  4096c4:	ldr	x0, [sp, #8]
  4096c8:	bl	401af0 <strcpy@plt>
  4096cc:	ldr	x8, [sp, #8]
  4096d0:	ldr	x9, [sp, #16]
  4096d4:	str	x8, [x9]
  4096d8:	ldr	x8, [sp, #16]
  4096dc:	ldr	x9, [x8]
  4096e0:	ldrb	w10, [x9]
  4096e4:	cbz	w10, 4096f0 <clear@@Base+0x5bb0>
  4096e8:	bl	408ab0 <clear@@Base+0x4f70>
  4096ec:	b	4096d8 <clear@@Base+0x5b98>
  4096f0:	stur	wzr, [x29, #-4]
  4096f4:	b	409704 <clear@@Base+0x5bc4>
  4096f8:	b	409618 <clear@@Base+0x5ad8>
  4096fc:	bl	403af8 <setlocale@plt+0x1e98>
  409700:	stur	wzr, [x29, #-4]
  409704:	ldur	w0, [x29, #-4]
  409708:	ldp	x29, x30, [sp, #64]
  40970c:	add	sp, sp, #0x50
  409710:	ret
  409714:	sub	sp, sp, #0x40
  409718:	stp	x29, x30, [sp, #48]
  40971c:	add	x29, sp, #0x30
  409720:	adrp	x8, 43c000 <PC+0x798>
  409724:	add	x8, x8, #0x7a0
  409728:	adrp	x9, 43c000 <PC+0x798>
  40972c:	add	x9, x9, #0x7b0
  409730:	adrp	x10, 43c000 <PC+0x798>
  409734:	add	x10, x10, #0x7a8
  409738:	adrp	x11, 43c000 <PC+0x798>
  40973c:	add	x11, x11, #0x768
  409740:	stur	w0, [x29, #-8]
  409744:	ldr	w12, [x8]
  409748:	str	x8, [sp, #24]
  40974c:	str	x9, [sp, #16]
  409750:	str	x10, [sp, #8]
  409754:	str	x11, [sp]
  409758:	cbz	w12, 409768 <clear@@Base+0x5c28>
  40975c:	ldur	w8, [x29, #-8]
  409760:	cmp	w8, #0xf
  409764:	b.ne	4097e0 <clear@@Base+0x5ca0>  // b.any
  409768:	bl	409908 <clear@@Base+0x5dc8>
  40976c:	ldr	x8, [sp, #8]
  409770:	ldr	x9, [x8]
  409774:	cbnz	x9, 409784 <clear@@Base+0x5c44>
  409778:	bl	403af8 <setlocale@plt+0x1e98>
  40977c:	stur	wzr, [x29, #-4]
  409780:	b	4098f8 <clear@@Base+0x5db8>
  409784:	ldur	w8, [x29, #-8]
  409788:	cmp	w8, #0xf
  40978c:	b.ne	4097a4 <clear@@Base+0x5c64>  // b.any
  409790:	ldr	x8, [sp, #8]
  409794:	ldr	x9, [x8]
  409798:	ldr	x10, [sp, #16]
  40979c:	str	x9, [x10]
  4097a0:	b	4097dc <clear@@Base+0x5c9c>
  4097a4:	mov	w8, #0x1                   	// #1
  4097a8:	ldr	x9, [sp, #24]
  4097ac:	str	w8, [x9]
  4097b0:	ldr	x10, [sp, #8]
  4097b4:	ldr	x1, [x10]
  4097b8:	adrp	x0, 43c000 <PC+0x798>
  4097bc:	add	x0, x0, #0x7b8
  4097c0:	bl	40e434 <clear@@Base+0xa8f4>
  4097c4:	ldur	w0, [x29, #-8]
  4097c8:	mov	x9, xzr
  4097cc:	mov	x1, x9
  4097d0:	bl	409a88 <clear@@Base+0x5f48>
  4097d4:	ldr	x9, [sp, #16]
  4097d8:	str	x0, [x9]
  4097dc:	b	4097f8 <clear@@Base+0x5cb8>
  4097e0:	ldur	w0, [x29, #-8]
  4097e4:	ldr	x8, [sp, #16]
  4097e8:	ldr	x1, [x8]
  4097ec:	bl	409a88 <clear@@Base+0x5f48>
  4097f0:	ldr	x8, [sp, #16]
  4097f4:	str	x0, [x8]
  4097f8:	ldr	x8, [sp]
  4097fc:	ldr	x9, [x8]
  409800:	adrp	x10, 43c000 <PC+0x798>
  409804:	add	x10, x10, #0x7c8
  409808:	ldr	x10, [x10]
  40980c:	cmp	x9, x10
  409810:	b.ls	40981c <clear@@Base+0x5cdc>  // b.plast
  409814:	bl	409208 <clear@@Base+0x56c8>
  409818:	b	4097f8 <clear@@Base+0x5cb8>
  40981c:	ldr	x8, [sp, #16]
  409820:	ldr	x9, [x8]
  409824:	cbnz	x9, 40984c <clear@@Base+0x5d0c>
  409828:	ldr	x8, [sp, #24]
  40982c:	str	wzr, [x8]
  409830:	adrp	x9, 43c000 <PC+0x798>
  409834:	add	x9, x9, #0x7d0
  409838:	ldr	x0, [x9]
  40983c:	bl	409b0c <clear@@Base+0x5fcc>
  409840:	cbz	w0, 409848 <clear@@Base+0x5d08>
  409844:	b	4098e8 <clear@@Base+0x5da8>
  409848:	b	4098e0 <clear@@Base+0x5da0>
  40984c:	ldr	x8, [sp, #16]
  409850:	ldr	x0, [x8]
  409854:	bl	409b0c <clear@@Base+0x5fcc>
  409858:	cbz	w0, 409860 <clear@@Base+0x5d20>
  40985c:	b	4098e8 <clear@@Base+0x5da8>
  409860:	ldr	x8, [sp, #16]
  409864:	ldr	x0, [x8]
  409868:	bl	4109f8 <clear@@Base+0xceb8>
  40986c:	cbz	w0, 4098e0 <clear@@Base+0x5da0>
  409870:	ldr	x8, [sp]
  409874:	ldr	x9, [x8]
  409878:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  40987c:	add	x10, x10, #0xf68
  409880:	cmp	x9, x10
  409884:	b.ls	4098ac <clear@@Base+0x5d6c>  // b.plast
  409888:	ldr	x8, [sp]
  40988c:	ldr	x9, [x8]
  409890:	ldurb	w10, [x9, #-1]
  409894:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  409898:	add	x9, x9, #0x491
  40989c:	ldrb	w11, [x9]
  4098a0:	cmp	w10, w11
  4098a4:	b.ne	4098ac <clear@@Base+0x5d6c>  // b.any
  4098a8:	bl	409208 <clear@@Base+0x56c8>
  4098ac:	adrp	x0, 421000 <winch@@Base+0x1e04>
  4098b0:	add	x0, x0, #0x7ef
  4098b4:	bl	40d610 <clear@@Base+0x9ad0>
  4098b8:	stur	x0, [x29, #-16]
  4098bc:	ldur	x8, [x29, #-16]
  4098c0:	cbnz	x8, 4098d0 <clear@@Base+0x5d90>
  4098c4:	adrp	x8, 421000 <winch@@Base+0x1e04>
  4098c8:	add	x8, x8, #0xe74
  4098cc:	stur	x8, [x29, #-16]
  4098d0:	ldur	x0, [x29, #-16]
  4098d4:	bl	409b0c <clear@@Base+0x5fcc>
  4098d8:	cbz	w0, 4098e0 <clear@@Base+0x5da0>
  4098dc:	b	4098e8 <clear@@Base+0x5da8>
  4098e0:	stur	wzr, [x29, #-4]
  4098e4:	b	4098f8 <clear@@Base+0x5db8>
  4098e8:	ldr	x8, [sp, #24]
  4098ec:	str	wzr, [x8]
  4098f0:	bl	403af8 <setlocale@plt+0x1e98>
  4098f4:	stur	wzr, [x29, #-4]
  4098f8:	ldur	w0, [x29, #-4]
  4098fc:	ldp	x29, x30, [sp, #48]
  409900:	add	sp, sp, #0x40
  409904:	ret
  409908:	sub	sp, sp, #0x40
  40990c:	stp	x29, x30, [sp, #48]
  409910:	add	x29, sp, #0x30
  409914:	adrp	x8, 43c000 <PC+0x798>
  409918:	add	x8, x8, #0x7a8
  40991c:	adrp	x9, 43c000 <PC+0x798>
  409920:	add	x9, x9, #0x7d0
  409924:	adrp	x10, 43c000 <PC+0x798>
  409928:	add	x10, x10, #0x768
  40992c:	ldr	x11, [x8]
  409930:	str	x8, [sp, #16]
  409934:	str	x9, [sp, #8]
  409938:	str	x10, [sp]
  40993c:	cbz	x11, 409958 <clear@@Base+0x5e18>
  409940:	ldr	x8, [sp, #16]
  409944:	ldr	x0, [x8]
  409948:	bl	401ac0 <free@plt>
  40994c:	mov	x8, xzr
  409950:	ldr	x9, [sp, #16]
  409954:	str	x8, [x9]
  409958:	bl	409bb4 <clear@@Base+0x6074>
  40995c:	stur	x0, [x29, #-8]
  409960:	ldur	x8, [x29, #-8]
  409964:	cbnz	x8, 40996c <clear@@Base+0x5e2c>
  409968:	b	409a7c <clear@@Base+0x5f3c>
  40996c:	ldur	x8, [x29, #-8]
  409970:	adrp	x9, 43c000 <PC+0x798>
  409974:	add	x9, x9, #0x7c8
  409978:	str	x8, [x9]
  40997c:	ldr	x8, [sp, #8]
  409980:	ldr	x9, [x8]
  409984:	cbz	x9, 409994 <clear@@Base+0x5e54>
  409988:	ldr	x8, [sp, #8]
  40998c:	ldr	x0, [x8]
  409990:	bl	401ac0 <free@plt>
  409994:	ldr	x8, [sp]
  409998:	ldr	x9, [x8]
  40999c:	ldur	x10, [x29, #-8]
  4099a0:	subs	x9, x9, x10
  4099a4:	add	x9, x9, #0x1
  4099a8:	mov	w0, w9
  4099ac:	mov	w1, #0x1                   	// #1
  4099b0:	bl	40235c <setlocale@plt+0x6fc>
  4099b4:	ldr	x8, [sp, #8]
  4099b8:	str	x0, [x8]
  4099bc:	ldr	x0, [x8]
  4099c0:	ldur	x1, [x29, #-8]
  4099c4:	ldr	x10, [sp]
  4099c8:	ldr	x11, [x10]
  4099cc:	ldur	x12, [x29, #-8]
  4099d0:	subs	x2, x11, x12
  4099d4:	bl	401bc0 <strncpy@plt>
  4099d8:	ldr	x8, [sp]
  4099dc:	ldr	x10, [x8]
  4099e0:	ldrb	w9, [x10]
  4099e4:	sturb	w9, [x29, #-9]
  4099e8:	ldr	x10, [x8]
  4099ec:	mov	w9, #0x0                   	// #0
  4099f0:	strb	w9, [x10]
  4099f4:	ldur	x10, [x29, #-8]
  4099f8:	ldrb	w9, [x10]
  4099fc:	adrp	x10, 43a000 <winch@@Base+0x1ae04>
  409a00:	add	x10, x10, #0x490
  409a04:	ldrb	w13, [x10]
  409a08:	cmp	w9, w13
  409a0c:	b.eq	409a24 <clear@@Base+0x5ee4>  // b.none
  409a10:	ldur	x0, [x29, #-8]
  409a14:	bl	40fe40 <clear@@Base+0xc300>
  409a18:	ldr	x8, [sp, #16]
  409a1c:	str	x0, [x8]
  409a20:	b	409a6c <clear@@Base+0x5f2c>
  409a24:	ldur	x8, [x29, #-8]
  409a28:	add	x0, x8, #0x1
  409a2c:	bl	40f7b8 <clear@@Base+0xbc78>
  409a30:	str	x0, [sp, #24]
  409a34:	ldr	x8, [sp, #24]
  409a38:	cbnz	x8, 409a54 <clear@@Base+0x5f14>
  409a3c:	ldur	x8, [x29, #-8]
  409a40:	add	x0, x8, #0x1
  409a44:	bl	40fe40 <clear@@Base+0xc300>
  409a48:	ldr	x8, [sp, #16]
  409a4c:	str	x0, [x8]
  409a50:	b	409a6c <clear@@Base+0x5f2c>
  409a54:	ldr	x0, [sp, #24]
  409a58:	bl	40fe40 <clear@@Base+0xc300>
  409a5c:	ldr	x8, [sp, #16]
  409a60:	str	x0, [x8]
  409a64:	ldr	x0, [sp, #24]
  409a68:	bl	401ac0 <free@plt>
  409a6c:	ldurb	w8, [x29, #-9]
  409a70:	ldr	x9, [sp]
  409a74:	ldr	x10, [x9]
  409a78:	strb	w8, [x10]
  409a7c:	ldp	x29, x30, [sp, #48]
  409a80:	add	sp, sp, #0x40
  409a84:	ret
  409a88:	sub	sp, sp, #0x30
  409a8c:	stp	x29, x30, [sp, #32]
  409a90:	add	x29, sp, #0x20
  409a94:	stur	w0, [x29, #-12]
  409a98:	str	x1, [sp, #8]
  409a9c:	ldur	w8, [x29, #-12]
  409aa0:	cmp	w8, #0x11
  409aa4:	str	w8, [sp, #4]
  409aa8:	b.eq	409ac0 <clear@@Base+0x5f80>  // b.none
  409aac:	b	409ab0 <clear@@Base+0x5f70>
  409ab0:	ldr	w8, [sp, #4]
  409ab4:	cmp	w8, #0x12
  409ab8:	b.eq	409ad8 <clear@@Base+0x5f98>  // b.none
  409abc:	b	409af0 <clear@@Base+0x5fb0>
  409ac0:	ldr	x1, [sp, #8]
  409ac4:	adrp	x0, 43c000 <PC+0x798>
  409ac8:	add	x0, x0, #0x7b8
  409acc:	bl	40e5bc <clear@@Base+0xaa7c>
  409ad0:	stur	x0, [x29, #-8]
  409ad4:	b	409afc <clear@@Base+0x5fbc>
  409ad8:	ldr	x1, [sp, #8]
  409adc:	adrp	x0, 43c000 <PC+0x798>
  409ae0:	add	x0, x0, #0x7b8
  409ae4:	bl	40e678 <clear@@Base+0xab38>
  409ae8:	stur	x0, [x29, #-8]
  409aec:	b	409afc <clear@@Base+0x5fbc>
  409af0:	adrp	x8, 421000 <winch@@Base+0x1e04>
  409af4:	add	x8, x8, #0x7fd
  409af8:	stur	x8, [x29, #-8]
  409afc:	ldur	x0, [x29, #-8]
  409b00:	ldp	x29, x30, [sp, #32]
  409b04:	add	sp, sp, #0x30
  409b08:	ret
  409b0c:	sub	sp, sp, #0x50
  409b10:	stp	x29, x30, [sp, #64]
  409b14:	add	x29, sp, #0x40
  409b18:	stur	x0, [x29, #-16]
  409b1c:	ldur	x8, [x29, #-16]
  409b20:	ldur	x0, [x29, #-16]
  409b24:	str	x8, [sp, #8]
  409b28:	bl	4017e0 <strlen@plt>
  409b2c:	ldr	x8, [sp, #8]
  409b30:	add	x9, x8, x0
  409b34:	str	x9, [sp, #24]
  409b38:	ldur	x9, [x29, #-16]
  409b3c:	stur	x9, [x29, #-24]
  409b40:	ldur	x8, [x29, #-24]
  409b44:	ldrb	w9, [x8]
  409b48:	cbz	w9, 409ba0 <clear@@Base+0x6060>
  409b4c:	sub	x0, x29, #0x18
  409b50:	ldur	x8, [x29, #-24]
  409b54:	str	x8, [sp, #16]
  409b58:	ldr	x2, [sp, #24]
  409b5c:	mov	w1, #0x1                   	// #1
  409b60:	bl	406f4c <clear@@Base+0x340c>
  409b64:	ldr	x8, [sp, #16]
  409b68:	ldur	x9, [x29, #-24]
  409b6c:	ldr	x10, [sp, #16]
  409b70:	subs	x9, x9, x10
  409b74:	mov	x0, x8
  409b78:	mov	w1, w9
  409b7c:	bl	407d80 <clear@@Base+0x4240>
  409b80:	stur	w0, [x29, #-28]
  409b84:	ldur	w9, [x29, #-28]
  409b88:	cbz	w9, 409b9c <clear@@Base+0x605c>
  409b8c:	bl	403af8 <setlocale@plt+0x1e98>
  409b90:	ldur	w8, [x29, #-28]
  409b94:	stur	w8, [x29, #-4]
  409b98:	b	409ba4 <clear@@Base+0x6064>
  409b9c:	b	409b40 <clear@@Base+0x6000>
  409ba0:	stur	wzr, [x29, #-4]
  409ba4:	ldur	w0, [x29, #-4]
  409ba8:	ldp	x29, x30, [sp, #64]
  409bac:	add	sp, sp, #0x50
  409bb0:	ret
  409bb4:	sub	sp, sp, #0x60
  409bb8:	stp	x29, x30, [sp, #80]
  409bbc:	add	x29, sp, #0x50
  409bc0:	adrp	x8, 43c000 <PC+0x798>
  409bc4:	add	x8, x8, #0x768
  409bc8:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  409bcc:	add	x9, x9, #0xf68
  409bd0:	stur	wzr, [x29, #-28]
  409bd4:	stur	wzr, [x29, #-32]
  409bd8:	str	x8, [sp, #24]
  409bdc:	str	x9, [sp, #16]
  409be0:	bl	40f778 <clear@@Base+0xbc38>
  409be4:	str	x0, [sp, #40]
  409be8:	ldr	x0, [sp, #40]
  409bec:	bl	4017e0 <strlen@plt>
  409bf0:	str	w0, [sp, #36]
  409bf4:	ldr	x8, [sp, #24]
  409bf8:	ldr	x9, [x8]
  409bfc:	ldrb	w10, [x9]
  409c00:	cmp	w10, #0x20
  409c04:	b.eq	409c64 <clear@@Base+0x6124>  // b.none
  409c08:	ldr	x8, [sp, #24]
  409c0c:	ldr	x9, [x8]
  409c10:	ldrb	w10, [x9]
  409c14:	cbz	w10, 409c64 <clear@@Base+0x6124>
  409c18:	ldr	x8, [sp, #24]
  409c1c:	ldr	x9, [x8]
  409c20:	ldrb	w10, [x9]
  409c24:	mov	w11, #0x0                   	// #0
  409c28:	cmp	w10, #0x20
  409c2c:	str	w11, [sp, #12]
  409c30:	b.eq	409c4c <clear@@Base+0x610c>  // b.none
  409c34:	ldr	x8, [sp, #24]
  409c38:	ldr	x9, [x8]
  409c3c:	ldrb	w10, [x9]
  409c40:	cmp	w10, #0x0
  409c44:	cset	w10, ne  // ne = any
  409c48:	str	w10, [sp, #12]
  409c4c:	ldr	w8, [sp, #12]
  409c50:	tbnz	w8, #0, 409c58 <clear@@Base+0x6118>
  409c54:	b	409c60 <clear@@Base+0x6120>
  409c58:	bl	408ab0 <clear@@Base+0x4f70>
  409c5c:	b	409c18 <clear@@Base+0x60d8>
  409c60:	b	409c8c <clear@@Base+0x614c>
  409c64:	ldr	x8, [sp, #24]
  409c68:	ldr	x9, [x8]
  409c6c:	ldr	x10, [sp, #16]
  409c70:	cmp	x9, x10
  409c74:	b.ls	409c8c <clear@@Base+0x614c>  // b.plast
  409c78:	ldr	x8, [sp, #24]
  409c7c:	ldr	x9, [x8]
  409c80:	ldurb	w10, [x9, #-1]
  409c84:	cmp	w10, #0x20
  409c88:	b.eq	409c8c <clear@@Base+0x614c>  // b.none
  409c8c:	ldr	x8, [sp, #24]
  409c90:	ldr	x9, [x8]
  409c94:	ldr	x10, [sp, #16]
  409c98:	cmp	x9, x10
  409c9c:	b.ne	409cac <clear@@Base+0x616c>  // b.any
  409ca0:	mov	x8, xzr
  409ca4:	stur	x8, [x29, #-8]
  409ca8:	b	409e2c <clear@@Base+0x62ec>
  409cac:	ldr	x8, [sp, #16]
  409cb0:	stur	x8, [x29, #-16]
  409cb4:	ldur	x8, [x29, #-16]
  409cb8:	ldr	x9, [sp, #24]
  409cbc:	ldr	x10, [x9]
  409cc0:	cmp	x8, x10
  409cc4:	b.cs	409cec <clear@@Base+0x61ac>  // b.hs, b.nlast
  409cc8:	ldur	x8, [x29, #-16]
  409ccc:	ldrb	w9, [x8]
  409cd0:	cmp	w9, #0x20
  409cd4:	b.eq	409cdc <clear@@Base+0x619c>  // b.none
  409cd8:	b	409cec <clear@@Base+0x61ac>
  409cdc:	ldur	x8, [x29, #-16]
  409ce0:	add	x8, x8, #0x1
  409ce4:	stur	x8, [x29, #-16]
  409ce8:	b	409cb4 <clear@@Base+0x6174>
  409cec:	ldur	x8, [x29, #-16]
  409cf0:	ldr	x9, [sp, #24]
  409cf4:	ldr	x10, [x9]
  409cf8:	cmp	x8, x10
  409cfc:	b.cc	409d10 <clear@@Base+0x61d0>  // b.lo, b.ul, b.last
  409d00:	ldr	x8, [sp, #24]
  409d04:	ldr	x9, [x8]
  409d08:	stur	x9, [x29, #-8]
  409d0c:	b	409e2c <clear@@Base+0x62ec>
  409d10:	ldr	x8, [sp, #16]
  409d14:	stur	x8, [x29, #-24]
  409d18:	ldur	x8, [x29, #-24]
  409d1c:	ldr	x9, [sp, #24]
  409d20:	ldr	x10, [x9]
  409d24:	cmp	x8, x10
  409d28:	b.cs	409e24 <clear@@Base+0x62e4>  // b.hs, b.nlast
  409d2c:	ldur	w8, [x29, #-32]
  409d30:	cbz	w8, 409d3c <clear@@Base+0x61fc>
  409d34:	stur	wzr, [x29, #-32]
  409d38:	b	409e14 <clear@@Base+0x62d4>
  409d3c:	ldr	w8, [sp, #36]
  409d40:	cmp	w8, #0x0
  409d44:	cset	w8, le
  409d48:	tbnz	w8, #0, 409da4 <clear@@Base+0x6264>
  409d4c:	ldur	x8, [x29, #-24]
  409d50:	ldrsw	x9, [sp, #36]
  409d54:	add	x8, x8, x9
  409d58:	ldr	x9, [sp, #24]
  409d5c:	ldr	x10, [x9]
  409d60:	cmp	x8, x10
  409d64:	b.cs	409da4 <clear@@Base+0x6264>  // b.hs, b.nlast
  409d68:	ldur	x0, [x29, #-24]
  409d6c:	ldr	x1, [sp, #40]
  409d70:	ldrsw	x2, [sp, #36]
  409d74:	bl	401990 <strncmp@plt>
  409d78:	cbnz	w0, 409da4 <clear@@Base+0x6264>
  409d7c:	mov	w8, #0x1                   	// #1
  409d80:	stur	w8, [x29, #-32]
  409d84:	ldr	w8, [sp, #36]
  409d88:	subs	w8, w8, #0x1
  409d8c:	ldur	x9, [x29, #-24]
  409d90:	mov	w0, w8
  409d94:	sxtw	x10, w0
  409d98:	add	x9, x9, x10
  409d9c:	stur	x9, [x29, #-24]
  409da0:	b	409e14 <clear@@Base+0x62d4>
  409da4:	ldur	w8, [x29, #-28]
  409da8:	cbz	w8, 409dd0 <clear@@Base+0x6290>
  409dac:	ldur	x8, [x29, #-24]
  409db0:	ldrb	w9, [x8]
  409db4:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  409db8:	add	x8, x8, #0x491
  409dbc:	ldrb	w10, [x8]
  409dc0:	cmp	w9, w10
  409dc4:	b.ne	409dcc <clear@@Base+0x628c>  // b.any
  409dc8:	stur	wzr, [x29, #-28]
  409dcc:	b	409e14 <clear@@Base+0x62d4>
  409dd0:	ldur	x8, [x29, #-24]
  409dd4:	ldrb	w9, [x8]
  409dd8:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  409ddc:	add	x8, x8, #0x490
  409de0:	ldrb	w10, [x8]
  409de4:	cmp	w9, w10
  409de8:	b.ne	409df8 <clear@@Base+0x62b8>  // b.any
  409dec:	mov	w8, #0x1                   	// #1
  409df0:	stur	w8, [x29, #-28]
  409df4:	b	409e14 <clear@@Base+0x62d4>
  409df8:	ldur	x8, [x29, #-24]
  409dfc:	ldrb	w9, [x8]
  409e00:	cmp	w9, #0x20
  409e04:	b.ne	409e14 <clear@@Base+0x62d4>  // b.any
  409e08:	ldur	x8, [x29, #-24]
  409e0c:	add	x8, x8, #0x1
  409e10:	stur	x8, [x29, #-16]
  409e14:	ldur	x8, [x29, #-24]
  409e18:	add	x8, x8, #0x1
  409e1c:	stur	x8, [x29, #-24]
  409e20:	b	409d18 <clear@@Base+0x61d8>
  409e24:	ldur	x8, [x29, #-16]
  409e28:	stur	x8, [x29, #-8]
  409e2c:	ldur	x0, [x29, #-8]
  409e30:	ldp	x29, x30, [sp, #80]
  409e34:	add	sp, sp, #0x60
  409e38:	ret
  409e3c:	stp	x29, x30, [sp, #-32]!
  409e40:	str	x28, [sp, #16]
  409e44:	mov	x29, sp
  409e48:	sub	sp, sp, #0x840
  409e4c:	mov	x8, xzr
  409e50:	stur	x0, [x29, #-8]
  409e54:	stur	x1, [x29, #-16]
  409e58:	stur	w2, [x29, #-20]
  409e5c:	stur	w3, [x29, #-24]
  409e60:	stur	x8, [x29, #-32]
  409e64:	str	x8, [sp]
  409e68:	bl	4085c8 <clear@@Base+0x4a88>
  409e6c:	str	x0, [sp, #24]
  409e70:	ldr	x8, [sp, #24]
  409e74:	cbnz	x8, 409e7c <clear@@Base+0x633c>
  409e78:	b	40a04c <clear@@Base+0x650c>
  409e7c:	ldr	x0, [sp, #24]
  409e80:	adrp	x1, 421000 <winch@@Base+0x1e04>
  409e84:	add	x1, x1, #0x21e
  409e88:	bl	401940 <fopen@plt>
  409e8c:	str	x0, [sp, #16]
  409e90:	ldr	x0, [sp, #24]
  409e94:	bl	401ac0 <free@plt>
  409e98:	ldr	x8, [sp, #16]
  409e9c:	cbnz	x8, 409ea4 <clear@@Base+0x6364>
  409ea0:	b	40a04c <clear@@Base+0x650c>
  409ea4:	ldr	x2, [sp, #16]
  409ea8:	add	x0, sp, #0x20
  409eac:	mov	w1, #0x800                 	// #2048
  409eb0:	bl	401c30 <fgets@plt>
  409eb4:	cbz	x0, 409ed0 <clear@@Base+0x6390>
  409eb8:	add	x0, sp, #0x20
  409ebc:	adrp	x1, 421000 <winch@@Base+0x1e04>
  409ec0:	add	x1, x1, #0x7d5
  409ec4:	mov	x2, #0x13                  	// #19
  409ec8:	bl	401990 <strncmp@plt>
  409ecc:	cbz	w0, 409edc <clear@@Base+0x639c>
  409ed0:	ldr	x0, [sp, #16]
  409ed4:	bl	4018f0 <fclose@plt>
  409ed8:	b	40a04c <clear@@Base+0x650c>
  409edc:	ldr	x2, [sp, #16]
  409ee0:	add	x0, sp, #0x20
  409ee4:	mov	w1, #0x800                 	// #2048
  409ee8:	bl	401c30 <fgets@plt>
  409eec:	cbz	x0, 40a044 <clear@@Base+0x6504>
  409ef0:	add	x8, sp, #0x20
  409ef4:	str	x8, [sp, #8]
  409ef8:	ldr	x8, [sp, #8]
  409efc:	ldrb	w9, [x8]
  409f00:	cbz	w9, 409f44 <clear@@Base+0x6404>
  409f04:	ldr	x8, [sp, #8]
  409f08:	ldrb	w9, [x8]
  409f0c:	cmp	w9, #0xa
  409f10:	b.eq	409f24 <clear@@Base+0x63e4>  // b.none
  409f14:	ldr	x8, [sp, #8]
  409f18:	ldrb	w9, [x8]
  409f1c:	cmp	w9, #0xd
  409f20:	b.ne	409f34 <clear@@Base+0x63f4>  // b.any
  409f24:	ldr	x8, [sp, #8]
  409f28:	mov	w9, #0x0                   	// #0
  409f2c:	strb	w9, [x8]
  409f30:	b	409f44 <clear@@Base+0x6404>
  409f34:	ldr	x8, [sp, #8]
  409f38:	add	x8, x8, #0x1
  409f3c:	str	x8, [sp, #8]
  409f40:	b	409ef8 <clear@@Base+0x63b8>
  409f44:	add	x0, sp, #0x20
  409f48:	adrp	x1, 421000 <winch@@Base+0x1e04>
  409f4c:	add	x1, x1, #0x7ff
  409f50:	bl	401aa0 <strcmp@plt>
  409f54:	cbnz	w0, 409f70 <clear@@Base+0x6430>
  409f58:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  409f5c:	add	x8, x8, #0x498
  409f60:	stur	x8, [x29, #-32]
  409f64:	sub	x8, x29, #0x14
  409f68:	str	x8, [sp]
  409f6c:	b	40a040 <clear@@Base+0x6500>
  409f70:	add	x0, sp, #0x20
  409f74:	adrp	x1, 421000 <winch@@Base+0x1e04>
  409f78:	add	x1, x1, #0x807
  409f7c:	bl	401aa0 <strcmp@plt>
  409f80:	cbnz	w0, 409f9c <clear@@Base+0x645c>
  409f84:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  409f88:	add	x8, x8, #0x4f8
  409f8c:	stur	x8, [x29, #-32]
  409f90:	sub	x8, x29, #0x18
  409f94:	str	x8, [sp]
  409f98:	b	40a040 <clear@@Base+0x6500>
  409f9c:	add	x0, sp, #0x20
  409fa0:	adrp	x1, 421000 <winch@@Base+0x1e04>
  409fa4:	add	x1, x1, #0x7e9
  409fa8:	bl	401aa0 <strcmp@plt>
  409fac:	cbnz	w0, 409fbc <clear@@Base+0x647c>
  409fb0:	mov	x8, xzr
  409fb4:	stur	x8, [x29, #-32]
  409fb8:	b	40a040 <clear@@Base+0x6500>
  409fbc:	ldrb	w8, [sp, #32]
  409fc0:	cmp	w8, #0x22
  409fc4:	b.ne	40a01c <clear@@Base+0x64dc>  // b.any
  409fc8:	ldur	x8, [x29, #-32]
  409fcc:	cbz	x8, 40a018 <clear@@Base+0x64d8>
  409fd0:	ldr	x8, [sp]
  409fd4:	cbz	x8, 40a000 <clear@@Base+0x64c0>
  409fd8:	ldr	x8, [sp]
  409fdc:	ldr	w9, [x8]
  409fe0:	cmp	w9, #0x0
  409fe4:	cset	w9, le
  409fe8:	tbnz	w9, #0, 40a000 <clear@@Base+0x64c0>
  409fec:	ldr	x8, [sp]
  409ff0:	ldr	w9, [x8]
  409ff4:	subs	w9, w9, #0x1
  409ff8:	str	w9, [x8]
  409ffc:	b	40a018 <clear@@Base+0x64d8>
  40a000:	ldur	x8, [x29, #-8]
  40a004:	ldur	x0, [x29, #-16]
  40a008:	ldur	x1, [x29, #-32]
  40a00c:	add	x9, sp, #0x20
  40a010:	add	x2, x9, #0x1
  40a014:	blr	x8
  40a018:	b	40a040 <clear@@Base+0x6500>
  40a01c:	ldrb	w8, [sp, #32]
  40a020:	cmp	w8, #0x6d
  40a024:	b.ne	40a040 <clear@@Base+0x6500>  // b.any
  40a028:	ldur	x8, [x29, #-8]
  40a02c:	ldur	x0, [x29, #-16]
  40a030:	mov	x9, xzr
  40a034:	mov	x1, x9
  40a038:	add	x2, sp, #0x20
  40a03c:	blr	x8
  40a040:	b	409edc <clear@@Base+0x639c>
  40a044:	ldr	x0, [sp, #16]
  40a048:	bl	4018f0 <fclose@plt>
  40a04c:	add	sp, sp, #0x840
  40a050:	ldr	x28, [sp, #16]
  40a054:	ldp	x29, x30, [sp], #32
  40a058:	ret
  40a05c:	sub	sp, sp, #0x20
  40a060:	stp	x29, x30, [sp, #16]
  40a064:	add	x29, sp, #0x10
  40a068:	str	x0, [sp, #8]
  40a06c:	str	x1, [sp]
  40a070:	ldr	x8, [sp, #8]
  40a074:	ldr	x8, [x8]
  40a078:	str	x8, [sp, #8]
  40a07c:	ldr	x8, [sp, #8]
  40a080:	ldr	x8, [x8, #24]
  40a084:	cbz	x8, 40a0c8 <clear@@Base+0x6588>
  40a088:	ldr	x8, [sp, #8]
  40a08c:	ldr	w9, [x8, #32]
  40a090:	cbnz	w9, 40a098 <clear@@Base+0x6558>
  40a094:	b	40a0b8 <clear@@Base+0x6578>
  40a098:	ldr	x0, [sp]
  40a09c:	ldr	x8, [sp, #8]
  40a0a0:	ldr	x2, [x8, #24]
  40a0a4:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40a0a8:	add	x1, x1, #0x839
  40a0ac:	bl	401c20 <fprintf@plt>
  40a0b0:	ldr	x8, [sp, #8]
  40a0b4:	str	wzr, [x8, #32]
  40a0b8:	ldr	x8, [sp, #8]
  40a0bc:	ldr	x8, [x8]
  40a0c0:	str	x8, [sp, #8]
  40a0c4:	b	40a07c <clear@@Base+0x653c>
  40a0c8:	ldr	x8, [sp, #8]
  40a0cc:	str	wzr, [x8, #32]
  40a0d0:	ldp	x29, x30, [sp, #16]
  40a0d4:	add	sp, sp, #0x20
  40a0d8:	ret
  40a0dc:	sub	sp, sp, #0x20
  40a0e0:	stp	x29, x30, [sp, #16]
  40a0e4:	add	x29, sp, #0x10
  40a0e8:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  40a0ec:	add	x8, x8, #0x498
  40a0f0:	str	x0, [sp, #8]
  40a0f4:	str	x1, [sp]
  40a0f8:	ldr	x9, [sp, #8]
  40a0fc:	cmp	x9, x8
  40a100:	b.ne	40a120 <clear@@Base+0x65e0>  // b.any
  40a104:	ldr	x0, [sp]
  40a108:	adrp	x1, 425000 <winch@@Base+0x5e04>
  40a10c:	add	x1, x1, #0x512
  40a110:	adrp	x2, 421000 <winch@@Base+0x1e04>
  40a114:	add	x2, x2, #0x7ff
  40a118:	bl	401c20 <fprintf@plt>
  40a11c:	b	40a14c <clear@@Base+0x660c>
  40a120:	ldr	x8, [sp, #8]
  40a124:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  40a128:	add	x9, x9, #0x4f8
  40a12c:	cmp	x8, x9
  40a130:	b.ne	40a14c <clear@@Base+0x660c>  // b.any
  40a134:	ldr	x0, [sp]
  40a138:	adrp	x1, 425000 <winch@@Base+0x5e04>
  40a13c:	add	x1, x1, #0x512
  40a140:	adrp	x2, 421000 <winch@@Base+0x1e04>
  40a144:	add	x2, x2, #0x807
  40a148:	bl	401c20 <fprintf@plt>
  40a14c:	ldp	x29, x30, [sp, #16]
  40a150:	add	sp, sp, #0x20
  40a154:	ret
  40a158:	sub	sp, sp, #0x10
  40a15c:	adrp	x8, 43c000 <PC+0x798>
  40a160:	add	x8, x8, #0x7d8
  40a164:	ldr	w9, [x8]
  40a168:	mov	w10, #0x0                   	// #0
  40a16c:	str	w10, [sp, #12]
  40a170:	cbz	w9, 40a18c <clear@@Base+0x664c>
  40a174:	adrp	x8, 43c000 <PC+0x798>
  40a178:	add	x8, x8, #0x7d8
  40a17c:	ldr	w9, [x8]
  40a180:	cmp	w9, #0x16
  40a184:	cset	w9, ne  // ne = any
  40a188:	str	w9, [sp, #12]
  40a18c:	ldr	w8, [sp, #12]
  40a190:	and	w0, w8, #0x1
  40a194:	add	sp, sp, #0x10
  40a198:	ret
  40a19c:	sub	sp, sp, #0x20
  40a1a0:	stp	x29, x30, [sp, #16]
  40a1a4:	add	x29, sp, #0x10
  40a1a8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40a1ac:	add	x8, x8, #0x850
  40a1b0:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40a1b4:	add	x0, x0, #0xce4
  40a1b8:	add	x1, sp, #0x8
  40a1bc:	str	x8, [sp, #8]
  40a1c0:	bl	41aa84 <error@@Base>
  40a1c4:	ldp	x29, x30, [sp, #16]
  40a1c8:	add	sp, sp, #0x20
  40a1cc:	ret
  40a1d0:	stp	x29, x30, [sp, #-16]!
  40a1d4:	mov	x29, sp
  40a1d8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40a1dc:	add	x8, x8, #0x8a8
  40a1e0:	adrp	x1, 425000 <winch@@Base+0x5e04>
  40a1e4:	add	x1, x1, #0x7ee
  40a1e8:	adrp	x2, 40a000 <clear@@Base+0x64c0>
  40a1ec:	add	x2, x2, #0x39c
  40a1f0:	adrp	x3, 40a000 <clear@@Base+0x64c0>
  40a1f4:	add	x3, x3, #0x424
  40a1f8:	ldr	x0, [x8]
  40a1fc:	bl	40a208 <clear@@Base+0x66c8>
  40a200:	ldp	x29, x30, [sp], #16
  40a204:	ret
  40a208:	sub	sp, sp, #0xd0
  40a20c:	stp	x29, x30, [sp, #192]
  40a210:	add	x29, sp, #0xc0
  40a214:	sub	x8, x29, #0x30
  40a218:	str	x0, [x8, #32]
  40a21c:	str	x1, [x8, #24]
  40a220:	str	x2, [x8, #16]
  40a224:	str	x3, [x8, #8]
  40a228:	str	wzr, [sp, #12]
  40a22c:	ldr	x9, [x8, #16]
  40a230:	str	x8, [sp]
  40a234:	blr	x9
  40a238:	ldr	x8, [sp]
  40a23c:	str	x0, [x8]
  40a240:	ldr	x9, [x8, #32]
  40a244:	cbz	x9, 40a258 <clear@@Base+0x6718>
  40a248:	ldr	x8, [sp]
  40a24c:	ldr	x9, [x8, #32]
  40a250:	ldrb	w10, [x9]
  40a254:	cbnz	w10, 40a268 <clear@@Base+0x6728>
  40a258:	ldr	x8, [sp]
  40a25c:	ldr	x9, [x8]
  40a260:	str	x9, [x8, #40]
  40a264:	b	40a388 <clear@@Base+0x6848>
  40a268:	ldr	x8, [sp]
  40a26c:	ldr	x9, [x8]
  40a270:	ldrsw	x10, [sp, #12]
  40a274:	add	x11, sp, #0x10
  40a278:	str	x9, [x11, x10, lsl #3]
  40a27c:	ldr	x9, [x8]
  40a280:	ldr	x10, [x8, #32]
  40a284:	ldrsw	x11, [sp, #12]
  40a288:	ldrb	w12, [x10, x11]
  40a28c:	mov	w10, w12
  40a290:	cmp	x9, x10
  40a294:	b.ne	40a2a4 <clear@@Base+0x6764>  // b.any
  40a298:	ldrsw	x8, [sp, #12]
  40a29c:	cmp	x8, #0x7f
  40a2a0:	b.cc	40a2ec <clear@@Base+0x67ac>  // b.lo, b.ul, b.last
  40a2a4:	ldr	w8, [sp, #12]
  40a2a8:	cmp	w8, #0x0
  40a2ac:	cset	w8, le
  40a2b0:	tbnz	w8, #0, 40a2dc <clear@@Base+0x679c>
  40a2b4:	ldr	x8, [sp]
  40a2b8:	ldr	x9, [x8, #8]
  40a2bc:	ldrsw	x10, [sp, #12]
  40a2c0:	mov	w11, w10
  40a2c4:	subs	w11, w11, #0x1
  40a2c8:	str	w11, [sp, #12]
  40a2cc:	add	x12, sp, #0x10
  40a2d0:	ldr	x0, [x12, x10, lsl #3]
  40a2d4:	blr	x9
  40a2d8:	b	40a2a4 <clear@@Base+0x6764>
  40a2dc:	ldr	x8, [sp, #16]
  40a2e0:	ldr	x9, [sp]
  40a2e4:	str	x8, [x9, #40]
  40a2e8:	b	40a388 <clear@@Base+0x6848>
  40a2ec:	ldr	x8, [sp]
  40a2f0:	ldr	x9, [x8, #32]
  40a2f4:	ldr	w10, [sp, #12]
  40a2f8:	add	w10, w10, #0x1
  40a2fc:	str	w10, [sp, #12]
  40a300:	ldrb	w10, [x9, w10, sxtw]
  40a304:	cbnz	w10, 40a370 <clear@@Base+0x6830>
  40a308:	ldr	x8, [sp]
  40a30c:	ldr	x0, [x8, #24]
  40a310:	bl	4017e0 <strlen@plt>
  40a314:	subs	x8, x0, #0x1
  40a318:	str	w8, [sp, #12]
  40a31c:	ldr	w8, [sp, #12]
  40a320:	cmp	w8, #0x0
  40a324:	cset	w8, le
  40a328:	tbnz	w8, #0, 40a358 <clear@@Base+0x6818>
  40a32c:	ldr	x8, [sp]
  40a330:	ldr	x9, [x8, #8]
  40a334:	ldr	x10, [x8, #24]
  40a338:	ldrsw	x11, [sp, #12]
  40a33c:	mov	w12, w11
  40a340:	subs	w12, w12, #0x1
  40a344:	str	w12, [sp, #12]
  40a348:	ldrb	w12, [x10, x11]
  40a34c:	mov	w0, w12
  40a350:	blr	x9
  40a354:	b	40a31c <clear@@Base+0x67dc>
  40a358:	ldr	x8, [sp]
  40a35c:	ldr	x9, [x8, #24]
  40a360:	ldrb	w10, [x9]
  40a364:	mov	w9, w10
  40a368:	str	x9, [x8, #40]
  40a36c:	b	40a388 <clear@@Base+0x6848>
  40a370:	ldr	x8, [sp]
  40a374:	ldr	x9, [x8, #16]
  40a378:	blr	x9
  40a37c:	ldr	x8, [sp]
  40a380:	str	x0, [x8]
  40a384:	b	40a268 <clear@@Base+0x6728>
  40a388:	ldr	x8, [sp]
  40a38c:	ldr	x0, [x8, #40]
  40a390:	ldp	x29, x30, [sp, #192]
  40a394:	add	sp, sp, #0xd0
  40a398:	ret
  40a39c:	sub	sp, sp, #0x30
  40a3a0:	stp	x29, x30, [sp, #32]
  40a3a4:	add	x29, sp, #0x20
  40a3a8:	adrp	x8, 43c000 <PC+0x798>
  40a3ac:	add	x8, x8, #0x7e0
  40a3b0:	ldr	x9, [x8]
  40a3b4:	str	x8, [sp, #8]
  40a3b8:	cbnz	x9, 40a3d0 <clear@@Base+0x6890>
  40a3bc:	bl	420b20 <winch@@Base+0x1924>
  40a3c0:	mov	w1, w0
  40a3c4:	sxtw	x8, w1
  40a3c8:	stur	x8, [x29, #-8]
  40a3cc:	b	40a414 <clear@@Base+0x68d4>
  40a3d0:	ldr	x8, [sp, #8]
  40a3d4:	ldr	x9, [x8]
  40a3d8:	str	x9, [sp, #16]
  40a3dc:	ldr	x9, [sp, #16]
  40a3e0:	ldr	x9, [x9, #8]
  40a3e4:	stur	x9, [x29, #-8]
  40a3e8:	ldr	x9, [sp, #16]
  40a3ec:	ldr	x9, [x9]
  40a3f0:	str	x9, [x8]
  40a3f4:	ldr	x0, [sp, #16]
  40a3f8:	bl	401ac0 <free@plt>
  40a3fc:	ldur	x8, [x29, #-8]
  40a400:	mov	x9, #0x40000000            	// #1073741824
  40a404:	cmp	x8, x9
  40a408:	b.ne	40a414 <clear@@Base+0x68d4>  // b.any
  40a40c:	bl	40c46c <clear@@Base+0x892c>
  40a410:	stur	x0, [x29, #-8]
  40a414:	ldur	x0, [x29, #-8]
  40a418:	ldp	x29, x30, [sp, #32]
  40a41c:	add	sp, sp, #0x30
  40a420:	ret
  40a424:	sub	sp, sp, #0x30
  40a428:	stp	x29, x30, [sp, #32]
  40a42c:	add	x29, sp, #0x20
  40a430:	mov	w8, #0x1                   	// #1
  40a434:	mov	w1, #0x10                  	// #16
  40a438:	adrp	x9, 43c000 <PC+0x798>
  40a43c:	add	x9, x9, #0x7e0
  40a440:	stur	x0, [x29, #-8]
  40a444:	mov	w0, w8
  40a448:	str	x9, [sp, #8]
  40a44c:	bl	40235c <setlocale@plt+0x6fc>
  40a450:	str	x0, [sp, #16]
  40a454:	ldur	x9, [x29, #-8]
  40a458:	ldr	x10, [sp, #16]
  40a45c:	str	x9, [x10, #8]
  40a460:	ldr	x9, [sp, #8]
  40a464:	ldr	x10, [x9]
  40a468:	ldr	x11, [sp, #16]
  40a46c:	str	x10, [x11]
  40a470:	ldr	x10, [sp, #16]
  40a474:	str	x10, [x9]
  40a478:	ldp	x29, x30, [sp, #32]
  40a47c:	add	sp, sp, #0x30
  40a480:	ret
  40a484:	sub	sp, sp, #0x30
  40a488:	stp	x29, x30, [sp, #32]
  40a48c:	add	x29, sp, #0x20
  40a490:	stur	x0, [x29, #-8]
  40a494:	ldur	x8, [x29, #-8]
  40a498:	ldur	x0, [x29, #-8]
  40a49c:	str	x8, [sp, #8]
  40a4a0:	bl	4017e0 <strlen@plt>
  40a4a4:	ldr	x8, [sp, #8]
  40a4a8:	add	x9, x8, x0
  40a4ac:	mov	x10, #0xffffffffffffffff    	// #-1
  40a4b0:	add	x9, x9, x10
  40a4b4:	str	x9, [sp, #16]
  40a4b8:	ldr	x8, [sp, #16]
  40a4bc:	ldur	x9, [x29, #-8]
  40a4c0:	cmp	x8, x9
  40a4c4:	b.cc	40a4ec <clear@@Base+0x69ac>  // b.lo, b.ul, b.last
  40a4c8:	ldr	x8, [sp, #16]
  40a4cc:	ldrb	w9, [x8]
  40a4d0:	mov	w0, w9
  40a4d4:	bl	40a424 <clear@@Base+0x68e4>
  40a4d8:	ldr	x8, [sp, #16]
  40a4dc:	mov	x9, #0xffffffffffffffff    	// #-1
  40a4e0:	add	x8, x8, x9
  40a4e4:	str	x8, [sp, #16]
  40a4e8:	b	40a4b8 <clear@@Base+0x6978>
  40a4ec:	ldp	x29, x30, [sp, #32]
  40a4f0:	add	sp, sp, #0x30
  40a4f4:	ret
  40a4f8:	sub	sp, sp, #0x20
  40a4fc:	stp	x29, x30, [sp, #16]
  40a500:	add	x29, sp, #0x10
  40a504:	bl	40a1d0 <clear@@Base+0x6690>
  40a508:	mov	w1, w0
  40a50c:	sxtw	x8, w1
  40a510:	str	x8, [sp, #8]
  40a514:	ldr	x0, [sp, #8]
  40a518:	bl	40a424 <clear@@Base+0x68e4>
  40a51c:	ldr	x0, [sp, #8]
  40a520:	ldp	x29, x30, [sp, #16]
  40a524:	add	sp, sp, #0x20
  40a528:	ret
  40a52c:	sub	sp, sp, #0x140
  40a530:	stp	x29, x30, [sp, #272]
  40a534:	stp	x28, x21, [sp, #288]
  40a538:	stp	x20, x19, [sp, #304]
  40a53c:	add	x29, sp, #0x110
  40a540:	mov	w8, #0x1                   	// #1
  40a544:	adrp	x9, 43c000 <PC+0x798>
  40a548:	add	x9, x9, #0x7e8
  40a54c:	adrp	x10, 440000 <PC+0x4798>
  40a550:	add	x10, x10, #0x1b8
  40a554:	mov	w11, #0x2                   	// #2
  40a558:	adrp	x12, 440000 <PC+0x4798>
  40a55c:	add	x12, x12, #0x1a0
  40a560:	mov	w13, #0x65                  	// #101
  40a564:	adrp	x14, 43c000 <PC+0x798>
  40a568:	add	x14, x14, #0x7f0
  40a56c:	adrp	x15, 440000 <PC+0x4798>
  40a570:	add	x15, x15, #0x2f0
  40a574:	adrp	x16, 43c000 <PC+0x798>
  40a578:	add	x16, x16, #0x7d8
  40a57c:	adrp	x17, 440000 <PC+0x4798>
  40a580:	add	x17, x17, #0x220
  40a584:	adrp	x18, 440000 <PC+0x4798>
  40a588:	add	x18, x18, #0x20c
  40a58c:	adrp	x0, 440000 <PC+0x4798>
  40a590:	add	x0, x0, #0x254
  40a594:	adrp	x1, 440000 <PC+0x4798>
  40a598:	add	x1, x1, #0x18c
  40a59c:	adrp	x2, 43a000 <winch@@Base+0x1ae04>
  40a5a0:	add	x2, x2, #0x520
  40a5a4:	adrp	x3, 421000 <winch@@Base+0x1e04>
  40a5a8:	add	x3, x3, #0xd52
  40a5ac:	adrp	x4, 421000 <winch@@Base+0x1e04>
  40a5b0:	add	x4, x4, #0xcf6
  40a5b4:	adrp	x5, 43b000 <winch@@Base+0x1be04>
  40a5b8:	add	x5, x5, #0x878
  40a5bc:	adrp	x6, 440000 <PC+0x4798>
  40a5c0:	add	x6, x6, #0x26c
  40a5c4:	adrp	x7, 440000 <PC+0x4798>
  40a5c8:	add	x7, x7, #0x28c
  40a5cc:	adrp	x19, 43c000 <PC+0x798>
  40a5d0:	add	x19, x19, #0x808
  40a5d4:	adrp	x20, 440000 <PC+0x4798>
  40a5d8:	add	x20, x20, #0x27c
  40a5dc:	adrp	x21, 43c000 <PC+0x798>
  40a5e0:	add	x21, x21, #0x800
  40a5e4:	str	w8, [x9]
  40a5e8:	ldr	w8, [x10]
  40a5ec:	add	w8, w8, #0x1
  40a5f0:	sdiv	w8, w8, w11
  40a5f4:	str	w8, [x12]
  40a5f8:	stur	w13, [x29, #-20]
  40a5fc:	stur	x9, [x29, #-96]
  40a600:	stur	x12, [x29, #-104]
  40a604:	stur	x14, [x29, #-112]
  40a608:	stur	x15, [x29, #-120]
  40a60c:	stur	x16, [x29, #-128]
  40a610:	str	x17, [sp, #136]
  40a614:	str	x18, [sp, #128]
  40a618:	str	x0, [sp, #120]
  40a61c:	str	x1, [sp, #112]
  40a620:	str	x2, [sp, #104]
  40a624:	str	x3, [sp, #96]
  40a628:	str	x4, [sp, #88]
  40a62c:	str	x5, [sp, #80]
  40a630:	str	x6, [sp, #72]
  40a634:	str	x7, [sp, #64]
  40a638:	str	x19, [sp, #56]
  40a63c:	str	x20, [sp, #48]
  40a640:	str	x21, [sp, #40]
  40a644:	bl	40b9f8 <clear@@Base+0x7eb8>
  40a648:	bl	407ad4 <clear@@Base+0x3f94>
  40a64c:	mov	x8, xzr
  40a650:	ldur	x9, [x29, #-112]
  40a654:	str	xzr, [x9]
  40a658:	adrp	x10, 43c000 <PC+0x798>
  40a65c:	add	x10, x10, #0x7f8
  40a660:	str	x8, [x10]
  40a664:	ldur	x8, [x29, #-120]
  40a668:	ldr	w11, [x8]
  40a66c:	cbz	w11, 40a68c <clear@@Base+0x6b4c>
  40a670:	bl	41f44c <winch@@Base+0x250>
  40a674:	adrp	x8, 440000 <PC+0x4798>
  40a678:	add	x8, x8, #0x188
  40a67c:	ldr	w9, [x8]
  40a680:	cbz	w9, 40a68c <clear@@Base+0x6b4c>
  40a684:	mov	w0, #0xffffffff            	// #-1
  40a688:	bl	4022b4 <setlocale@plt+0x654>
  40a68c:	bl	403a4c <setlocale@plt+0x1dec>
  40a690:	bl	4076a8 <clear@@Base+0x3b68>
  40a694:	bl	40ba2c <clear@@Base+0x7eec>
  40a698:	ldur	x8, [x29, #-120]
  40a69c:	ldr	w9, [x8]
  40a6a0:	cbz	w9, 40a6a8 <clear@@Base+0x6b68>
  40a6a4:	b	40a644 <clear@@Base+0x6b04>
  40a6a8:	ldur	w8, [x29, #-20]
  40a6ac:	cmp	w8, #0x65
  40a6b0:	b.ne	40a6bc <clear@@Base+0x6b7c>  // b.any
  40a6b4:	bl	40a1d0 <clear@@Base+0x6690>
  40a6b8:	stur	w0, [x29, #-4]
  40a6bc:	ldur	x8, [x29, #-120]
  40a6c0:	ldr	w9, [x8]
  40a6c4:	cbz	w9, 40a6cc <clear@@Base+0x6b8c>
  40a6c8:	b	40a644 <clear@@Base+0x6b04>
  40a6cc:	ldur	w8, [x29, #-20]
  40a6d0:	cmp	w8, #0x65
  40a6d4:	b.eq	40a6ec <clear@@Base+0x6bac>  // b.none
  40a6d8:	ldur	w8, [x29, #-20]
  40a6dc:	stur	w8, [x29, #-8]
  40a6e0:	mov	w8, #0x65                  	// #101
  40a6e4:	stur	w8, [x29, #-20]
  40a6e8:	b	40a7b8 <clear@@Base+0x6c78>
  40a6ec:	ldur	x8, [x29, #-128]
  40a6f0:	ldr	w9, [x8]
  40a6f4:	cbz	w9, 40a744 <clear@@Base+0x6c04>
  40a6f8:	ldur	w0, [x29, #-4]
  40a6fc:	bl	40bb88 <clear@@Base+0x8048>
  40a700:	str	w0, [sp, #36]
  40a704:	cbz	w0, 40a744 <clear@@Base+0x6c04>
  40a708:	b	40a70c <clear@@Base+0x6bcc>
  40a70c:	ldr	w8, [sp, #36]
  40a710:	cmp	w8, #0x1
  40a714:	b.eq	40a740 <clear@@Base+0x6c00>  // b.none
  40a718:	b	40a71c <clear@@Base+0x6bdc>
  40a71c:	ldr	w8, [sp, #36]
  40a720:	cmp	w8, #0x2
  40a724:	cset	w9, eq  // eq = none
  40a728:	eor	w9, w9, #0x1
  40a72c:	tbnz	w9, #0, 40a744 <clear@@Base+0x6c04>
  40a730:	b	40a734 <clear@@Base+0x6bf4>
  40a734:	bl	40a1d0 <clear@@Base+0x6690>
  40a738:	stur	w0, [x29, #-4]
  40a73c:	b	40a6bc <clear@@Base+0x6b7c>
  40a740:	b	40a644 <clear@@Base+0x6b04>
  40a744:	ldur	x8, [x29, #-128]
  40a748:	ldr	w9, [x8]
  40a74c:	cbz	w9, 40a778 <clear@@Base+0x6c38>
  40a750:	ldur	w0, [x29, #-4]
  40a754:	bl	407b50 <clear@@Base+0x4010>
  40a758:	cmp	w0, #0x1
  40a75c:	b.eq	40a768 <clear@@Base+0x6c28>  // b.none
  40a760:	bl	407868 <clear@@Base+0x3d28>
  40a764:	cbnz	w0, 40a76c <clear@@Base+0x6c2c>
  40a768:	b	40a644 <clear@@Base+0x6b04>
  40a76c:	bl	4082c0 <clear@@Base+0x4780>
  40a770:	stur	x0, [x29, #-16]
  40a774:	b	40a790 <clear@@Base+0x6c50>
  40a778:	ldur	w8, [x29, #-4]
  40a77c:	sub	x9, x29, #0x22
  40a780:	sturb	w8, [x29, #-34]
  40a784:	mov	w8, #0x0                   	// #0
  40a788:	strb	w8, [x9, #1]
  40a78c:	stur	x9, [x29, #-16]
  40a790:	sub	x1, x29, #0x20
  40a794:	mov	x8, xzr
  40a798:	stur	x8, [x29, #-32]
  40a79c:	ldur	x0, [x29, #-16]
  40a7a0:	bl	40d50c <clear@@Base+0x99cc>
  40a7a4:	stur	w0, [x29, #-8]
  40a7a8:	ldur	x8, [x29, #-32]
  40a7ac:	cbz	x8, 40a7b8 <clear@@Base+0x6c78>
  40a7b0:	ldur	x0, [x29, #-32]
  40a7b4:	bl	40a484 <clear@@Base+0x6944>
  40a7b8:	ldur	w8, [x29, #-8]
  40a7bc:	cmp	w8, #0x16
  40a7c0:	b.eq	40a7c8 <clear@@Base+0x6c88>  // b.none
  40a7c4:	bl	4076a8 <clear@@Base+0x3b68>
  40a7c8:	ldur	w8, [x29, #-8]
  40a7cc:	subs	w8, w8, #0x2
  40a7d0:	mov	w9, w8
  40a7d4:	ubfx	x9, x9, #0, #32
  40a7d8:	cmp	x9, #0x63
  40a7dc:	str	x9, [sp, #24]
  40a7e0:	b.hi	40b9f0 <clear@@Base+0x7eb0>  // b.pmore
  40a7e4:	adrp	x8, 421000 <winch@@Base+0x1e04>
  40a7e8:	add	x8, x8, #0x840
  40a7ec:	ldr	x11, [sp, #24]
  40a7f0:	ldrsw	x10, [x8, x11, lsl #2]
  40a7f4:	add	x9, x8, x10
  40a7f8:	br	x9
  40a7fc:	mov	w0, #0x6                   	// #6
  40a800:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40a804:	add	x1, x1, #0x7e7
  40a808:	mov	x8, xzr
  40a80c:	mov	x2, x8
  40a810:	mov	w3, #0x1                   	// #1
  40a814:	bl	40bd20 <clear@@Base+0x81e0>
  40a818:	b	40a6bc <clear@@Base+0x6b7c>
  40a81c:	ldur	x8, [x29, #-112]
  40a820:	ldr	x9, [x8]
  40a824:	cmp	x9, #0x0
  40a828:	cset	w10, le
  40a82c:	tbnz	w10, #0, 40a844 <clear@@Base+0x6d04>
  40a830:	ldur	x8, [x29, #-112]
  40a834:	ldr	x9, [x8]
  40a838:	adrp	x10, 440000 <PC+0x4798>
  40a83c:	add	x10, x10, #0x22c
  40a840:	str	w9, [x10]
  40a844:	ldur	x8, [x29, #-112]
  40a848:	ldr	x9, [x8]
  40a84c:	cmp	x9, #0x0
  40a850:	cset	w10, gt
  40a854:	tbnz	w10, #0, 40a86c <clear@@Base+0x6d2c>
  40a858:	bl	418be8 <clear@@Base+0x150a8>
  40a85c:	mov	w1, w0
  40a860:	sxtw	x8, w1
  40a864:	ldur	x9, [x29, #-112]
  40a868:	str	x8, [x9]
  40a86c:	bl	40bd64 <clear@@Base+0x8224>
  40a870:	ldr	x8, [sp, #48]
  40a874:	ldr	w9, [x8]
  40a878:	cbz	w9, 40a888 <clear@@Base+0x6d48>
  40a87c:	ldr	x8, [sp, #40]
  40a880:	ldr	x0, [x8]
  40a884:	bl	412700 <clear@@Base+0xebc0>
  40a888:	ldur	x8, [x29, #-112]
  40a88c:	ldr	x9, [x8]
  40a890:	mov	w0, w9
  40a894:	mov	w9, wzr
  40a898:	mov	w1, w9
  40a89c:	mov	w2, #0x1                   	// #1
  40a8a0:	bl	41149c <clear@@Base+0xd95c>
  40a8a4:	b	40b9f4 <clear@@Base+0x7eb4>
  40a8a8:	ldur	x8, [x29, #-112]
  40a8ac:	ldr	x9, [x8]
  40a8b0:	cmp	x9, #0x0
  40a8b4:	cset	w10, le
  40a8b8:	tbnz	w10, #0, 40a8d0 <clear@@Base+0x6d90>
  40a8bc:	ldur	x8, [x29, #-112]
  40a8c0:	ldr	x9, [x8]
  40a8c4:	adrp	x10, 440000 <PC+0x4798>
  40a8c8:	add	x10, x10, #0x22c
  40a8cc:	str	w9, [x10]
  40a8d0:	ldur	x8, [x29, #-112]
  40a8d4:	ldr	x9, [x8]
  40a8d8:	cmp	x9, #0x0
  40a8dc:	cset	w10, gt
  40a8e0:	tbnz	w10, #0, 40a8f8 <clear@@Base+0x6db8>
  40a8e4:	bl	418be8 <clear@@Base+0x150a8>
  40a8e8:	mov	w1, w0
  40a8ec:	sxtw	x8, w1
  40a8f0:	ldur	x9, [x29, #-112]
  40a8f4:	str	x8, [x9]
  40a8f8:	bl	40bd64 <clear@@Base+0x8224>
  40a8fc:	ldur	x8, [x29, #-112]
  40a900:	ldr	x9, [x8]
  40a904:	mov	w0, w9
  40a908:	mov	w9, wzr
  40a90c:	mov	w1, w9
  40a910:	mov	w2, #0x1                   	// #1
  40a914:	bl	4115c8 <clear@@Base+0xda88>
  40a918:	b	40b9f4 <clear@@Base+0x7eb4>
  40a91c:	ldur	x8, [x29, #-112]
  40a920:	ldr	x9, [x8]
  40a924:	cmp	x9, #0x0
  40a928:	cset	w10, gt
  40a92c:	tbnz	w10, #0, 40a93c <clear@@Base+0x6dfc>
  40a930:	mov	x8, #0x1                   	// #1
  40a934:	ldur	x9, [x29, #-112]
  40a938:	str	x8, [x9]
  40a93c:	bl	40bd64 <clear@@Base+0x8224>
  40a940:	ldr	x8, [sp, #48]
  40a944:	ldr	w9, [x8]
  40a948:	cmp	w9, #0x2
  40a94c:	b.ne	40a96c <clear@@Base+0x6e2c>  // b.any
  40a950:	ldur	x8, [x29, #-112]
  40a954:	ldr	x9, [x8]
  40a958:	cmp	x9, #0x1
  40a95c:	b.le	40a96c <clear@@Base+0x6e2c>
  40a960:	ldr	x8, [sp, #40]
  40a964:	ldr	x0, [x8]
  40a968:	bl	412700 <clear@@Base+0xebc0>
  40a96c:	ldur	x8, [x29, #-112]
  40a970:	ldr	x9, [x8]
  40a974:	mov	w0, w9
  40a978:	mov	w9, wzr
  40a97c:	mov	w1, w9
  40a980:	mov	w2, w9
  40a984:	bl	41149c <clear@@Base+0xd95c>
  40a988:	b	40b9f4 <clear@@Base+0x7eb4>
  40a98c:	ldur	x8, [x29, #-112]
  40a990:	ldr	x9, [x8]
  40a994:	cmp	x9, #0x0
  40a998:	cset	w10, gt
  40a99c:	tbnz	w10, #0, 40a9ac <clear@@Base+0x6e6c>
  40a9a0:	mov	x8, #0x1                   	// #1
  40a9a4:	ldur	x9, [x29, #-112]
  40a9a8:	str	x8, [x9]
  40a9ac:	bl	40bd64 <clear@@Base+0x8224>
  40a9b0:	ldur	x8, [x29, #-112]
  40a9b4:	ldr	x9, [x8]
  40a9b8:	mov	w0, w9
  40a9bc:	mov	w9, wzr
  40a9c0:	mov	w1, w9
  40a9c4:	mov	w2, w9
  40a9c8:	bl	4115c8 <clear@@Base+0xda88>
  40a9cc:	b	40b9f4 <clear@@Base+0x7eb4>
  40a9d0:	bl	40bd64 <clear@@Base+0x8224>
  40a9d4:	adrp	x8, 440000 <PC+0x4798>
  40a9d8:	add	x8, x8, #0x260
  40a9dc:	ldr	w0, [x8]
  40a9e0:	mov	w9, wzr
  40a9e4:	mov	w1, w9
  40a9e8:	mov	w2, w9
  40a9ec:	bl	41149c <clear@@Base+0xd95c>
  40a9f0:	b	40b9f4 <clear@@Base+0x7eb4>
  40a9f4:	bl	40bd64 <clear@@Base+0x8224>
  40a9f8:	adrp	x8, 440000 <PC+0x4798>
  40a9fc:	add	x8, x8, #0x260
  40aa00:	ldr	w0, [x8]
  40aa04:	mov	w9, wzr
  40aa08:	mov	w1, w9
  40aa0c:	mov	w2, w9
  40aa10:	bl	4115c8 <clear@@Base+0xda88>
  40aa14:	b	40b9f4 <clear@@Base+0x7eb4>
  40aa18:	ldur	x8, [x29, #-112]
  40aa1c:	ldr	x9, [x8]
  40aa20:	cmp	x9, #0x0
  40aa24:	cset	w10, gt
  40aa28:	tbnz	w10, #0, 40aa38 <clear@@Base+0x6ef8>
  40aa2c:	mov	x8, #0x1                   	// #1
  40aa30:	ldur	x9, [x29, #-112]
  40aa34:	str	x8, [x9]
  40aa38:	bl	40bd64 <clear@@Base+0x8224>
  40aa3c:	ldr	x8, [sp, #48]
  40aa40:	ldr	w9, [x8]
  40aa44:	cmp	w9, #0x2
  40aa48:	b.ne	40aa68 <clear@@Base+0x6f28>  // b.any
  40aa4c:	ldur	x8, [x29, #-112]
  40aa50:	ldr	x9, [x8]
  40aa54:	cmp	x9, #0x1
  40aa58:	b.le	40aa68 <clear@@Base+0x6f28>
  40aa5c:	ldr	x8, [sp, #40]
  40aa60:	ldr	x0, [x8]
  40aa64:	bl	412700 <clear@@Base+0xebc0>
  40aa68:	ldur	x8, [x29, #-112]
  40aa6c:	ldr	x9, [x8]
  40aa70:	mov	w0, w9
  40aa74:	mov	w1, #0x1                   	// #1
  40aa78:	mov	w9, wzr
  40aa7c:	mov	w2, w9
  40aa80:	bl	41149c <clear@@Base+0xd95c>
  40aa84:	b	40b9f4 <clear@@Base+0x7eb4>
  40aa88:	ldur	x8, [x29, #-112]
  40aa8c:	ldr	x9, [x8]
  40aa90:	cmp	x9, #0x0
  40aa94:	cset	w10, gt
  40aa98:	tbnz	w10, #0, 40aaa8 <clear@@Base+0x6f68>
  40aa9c:	mov	x8, #0x1                   	// #1
  40aaa0:	ldur	x9, [x29, #-112]
  40aaa4:	str	x8, [x9]
  40aaa8:	bl	40bd64 <clear@@Base+0x8224>
  40aaac:	ldur	x8, [x29, #-112]
  40aab0:	ldr	x9, [x8]
  40aab4:	mov	w0, w9
  40aab8:	mov	w1, #0x1                   	// #1
  40aabc:	mov	w9, wzr
  40aac0:	mov	w2, w9
  40aac4:	bl	4115c8 <clear@@Base+0xda88>
  40aac8:	b	40b9f4 <clear@@Base+0x7eb4>
  40aacc:	ldur	x8, [x29, #-112]
  40aad0:	ldr	x9, [x8]
  40aad4:	cmp	x9, #0x0
  40aad8:	cset	w10, gt
  40aadc:	tbnz	w10, #0, 40aaf4 <clear@@Base+0x6fb4>
  40aae0:	bl	418be8 <clear@@Base+0x150a8>
  40aae4:	mov	w1, w0
  40aae8:	sxtw	x8, w1
  40aaec:	ldur	x9, [x29, #-112]
  40aaf0:	str	x8, [x9]
  40aaf4:	bl	40bd64 <clear@@Base+0x8224>
  40aaf8:	ldr	x8, [sp, #48]
  40aafc:	ldr	w9, [x8]
  40ab00:	cmp	w9, #0x2
  40ab04:	b.ne	40ab14 <clear@@Base+0x6fd4>  // b.any
  40ab08:	ldr	x8, [sp, #40]
  40ab0c:	ldr	x0, [x8]
  40ab10:	bl	412700 <clear@@Base+0xebc0>
  40ab14:	ldur	x8, [x29, #-112]
  40ab18:	ldr	x9, [x8]
  40ab1c:	mov	w0, w9
  40ab20:	mov	w1, #0x1                   	// #1
  40ab24:	mov	w9, wzr
  40ab28:	mov	w2, w9
  40ab2c:	bl	41149c <clear@@Base+0xd95c>
  40ab30:	b	40b9f4 <clear@@Base+0x7eb4>
  40ab34:	ldr	x8, [sp, #48]
  40ab38:	ldr	w9, [x8]
  40ab3c:	cbz	w9, 40ab4c <clear@@Base+0x700c>
  40ab40:	ldr	x8, [sp, #40]
  40ab44:	ldr	x0, [x8]
  40ab48:	bl	412700 <clear@@Base+0xebc0>
  40ab4c:	mov	w8, wzr
  40ab50:	mov	w0, w8
  40ab54:	bl	40bd80 <clear@@Base+0x8240>
  40ab58:	stur	w0, [x29, #-20]
  40ab5c:	b	40b9f4 <clear@@Base+0x7eb4>
  40ab60:	mov	w0, #0x1                   	// #1
  40ab64:	bl	40bd80 <clear@@Base+0x8240>
  40ab68:	stur	w0, [x29, #-20]
  40ab6c:	b	40b9f4 <clear@@Base+0x7eb4>
  40ab70:	ldur	x8, [x29, #-112]
  40ab74:	ldr	x9, [x8]
  40ab78:	cmp	x9, #0x0
  40ab7c:	cset	w10, le
  40ab80:	tbnz	w10, #0, 40ab94 <clear@@Base+0x7054>
  40ab84:	ldur	x8, [x29, #-112]
  40ab88:	ldr	x9, [x8]
  40ab8c:	ldur	x10, [x29, #-104]
  40ab90:	str	w9, [x10]
  40ab94:	bl	40bd64 <clear@@Base+0x8224>
  40ab98:	ldr	x8, [sp, #48]
  40ab9c:	ldr	w9, [x8]
  40aba0:	cmp	w9, #0x2
  40aba4:	b.ne	40abb4 <clear@@Base+0x7074>  // b.any
  40aba8:	ldr	x8, [sp, #40]
  40abac:	ldr	x0, [x8]
  40abb0:	bl	412700 <clear@@Base+0xebc0>
  40abb4:	ldur	x8, [x29, #-104]
  40abb8:	ldr	w0, [x8]
  40abbc:	mov	w9, wzr
  40abc0:	mov	w1, w9
  40abc4:	mov	w2, w9
  40abc8:	bl	41149c <clear@@Base+0xd95c>
  40abcc:	b	40b9f4 <clear@@Base+0x7eb4>
  40abd0:	ldur	x8, [x29, #-112]
  40abd4:	ldr	x9, [x8]
  40abd8:	cmp	x9, #0x0
  40abdc:	cset	w10, le
  40abe0:	tbnz	w10, #0, 40abf4 <clear@@Base+0x70b4>
  40abe4:	ldur	x8, [x29, #-112]
  40abe8:	ldr	x9, [x8]
  40abec:	ldur	x10, [x29, #-104]
  40abf0:	str	w9, [x10]
  40abf4:	bl	40bd64 <clear@@Base+0x8224>
  40abf8:	ldur	x8, [x29, #-104]
  40abfc:	ldr	w0, [x8]
  40ac00:	mov	w9, wzr
  40ac04:	mov	w1, w9
  40ac08:	mov	w2, w9
  40ac0c:	bl	4115c8 <clear@@Base+0xda88>
  40ac10:	b	40b9f4 <clear@@Base+0x7eb4>
  40ac14:	bl	40bec0 <clear@@Base+0x8380>
  40ac18:	bl	40bd64 <clear@@Base+0x8224>
  40ac1c:	bl	412c18 <clear@@Base+0xf0d8>
  40ac20:	b	40b9f4 <clear@@Base+0x7eb4>
  40ac24:	ldur	x8, [x29, #-112]
  40ac28:	ldr	x9, [x8]
  40ac2c:	cmp	x9, #0x0
  40ac30:	cset	w10, gt
  40ac34:	tbnz	w10, #0, 40ac44 <clear@@Base+0x7104>
  40ac38:	mov	x8, #0x1                   	// #1
  40ac3c:	ldur	x9, [x29, #-112]
  40ac40:	str	x8, [x9]
  40ac44:	bl	40bd64 <clear@@Base+0x8224>
  40ac48:	ldur	x8, [x29, #-112]
  40ac4c:	ldr	x0, [x8]
  40ac50:	bl	412d9c <clear@@Base+0xf25c>
  40ac54:	b	40b9f4 <clear@@Base+0x7eb4>
  40ac58:	ldur	x8, [x29, #-112]
  40ac5c:	ldr	x9, [x8]
  40ac60:	cmp	x9, #0x0
  40ac64:	cset	w10, ge  // ge = tcont
  40ac68:	tbnz	w10, #0, 40ac7c <clear@@Base+0x713c>
  40ac6c:	ldur	x8, [x29, #-112]
  40ac70:	str	xzr, [x8]
  40ac74:	ldr	x9, [sp, #56]
  40ac78:	str	xzr, [x9]
  40ac7c:	ldur	x8, [x29, #-112]
  40ac80:	ldr	x9, [x8]
  40ac84:	cmp	x9, #0x64
  40ac88:	b.gt	40aca8 <clear@@Base+0x7168>
  40ac8c:	ldur	x8, [x29, #-112]
  40ac90:	ldr	x9, [x8]
  40ac94:	cmp	x9, #0x64
  40ac98:	b.ne	40acbc <clear@@Base+0x717c>  // b.any
  40ac9c:	ldr	x8, [sp, #56]
  40aca0:	ldr	x9, [x8]
  40aca4:	cbz	x9, 40acbc <clear@@Base+0x717c>
  40aca8:	mov	x8, #0x64                  	// #100
  40acac:	ldur	x9, [x29, #-112]
  40acb0:	str	x8, [x9]
  40acb4:	ldr	x8, [sp, #56]
  40acb8:	str	xzr, [x8]
  40acbc:	bl	40bd64 <clear@@Base+0x8224>
  40acc0:	ldur	x8, [x29, #-112]
  40acc4:	ldr	x9, [x8]
  40acc8:	ldr	x10, [sp, #56]
  40accc:	ldr	x1, [x10]
  40acd0:	mov	w0, w9
  40acd4:	bl	412e70 <clear@@Base+0xf330>
  40acd8:	b	40b9f4 <clear@@Base+0x7eb4>
  40acdc:	bl	40bd64 <clear@@Base+0x8224>
  40ace0:	ldur	x8, [x29, #-112]
  40ace4:	ldr	x9, [x8]
  40ace8:	cmp	x9, #0x0
  40acec:	cset	w10, gt
  40acf0:	tbnz	w10, #0, 40acfc <clear@@Base+0x71bc>
  40acf4:	bl	4127ec <clear@@Base+0xecac>
  40acf8:	b	40ad08 <clear@@Base+0x71c8>
  40acfc:	ldur	x8, [x29, #-112]
  40ad00:	ldr	x0, [x8]
  40ad04:	bl	412d9c <clear@@Base+0xf25c>
  40ad08:	b	40b9f4 <clear@@Base+0x7eb4>
  40ad0c:	bl	40bd64 <clear@@Base+0x8224>
  40ad10:	ldur	x8, [x29, #-112]
  40ad14:	ldr	x9, [x8]
  40ad18:	cmp	x9, #0x0
  40ad1c:	cset	w10, gt
  40ad20:	tbnz	w10, #0, 40ad2c <clear@@Base+0x71ec>
  40ad24:	bl	412c7c <clear@@Base+0xf13c>
  40ad28:	b	40ad38 <clear@@Base+0x71f8>
  40ad2c:	ldur	x8, [x29, #-112]
  40ad30:	ldr	x0, [x8]
  40ad34:	bl	412d9c <clear@@Base+0xf25c>
  40ad38:	b	40b9f4 <clear@@Base+0x7eb4>
  40ad3c:	bl	40bd64 <clear@@Base+0x8224>
  40ad40:	ldur	x8, [x29, #-112]
  40ad44:	ldr	x9, [x8]
  40ad48:	cmp	x9, #0x0
  40ad4c:	cset	w10, ge  // ge = tcont
  40ad50:	tbnz	w10, #0, 40ad5c <clear@@Base+0x721c>
  40ad54:	ldur	x8, [x29, #-112]
  40ad58:	str	xzr, [x8]
  40ad5c:	ldur	x8, [x29, #-112]
  40ad60:	ldr	x0, [x8]
  40ad64:	ldr	x9, [sp, #72]
  40ad68:	ldr	w1, [x9]
  40ad6c:	bl	412cf8 <clear@@Base+0xf1b8>
  40ad70:	b	40b9f4 <clear@@Base+0x7eb4>
  40ad74:	bl	405ef8 <clear@@Base+0x23b8>
  40ad78:	and	w8, w0, #0x8
  40ad7c:	cbz	w8, 40ad84 <clear@@Base+0x7244>
  40ad80:	b	40b9f4 <clear@@Base+0x7eb4>
  40ad84:	bl	40bd64 <clear@@Base+0x8224>
  40ad88:	bl	41c794 <error@@Base+0x1d10>
  40ad8c:	sub	x1, x29, #0x30
  40ad90:	stur	x0, [x29, #-48]
  40ad94:	adrp	x0, 422000 <winch@@Base+0x2e04>
  40ad98:	add	x0, x0, #0x1d4
  40ad9c:	bl	41aa84 <error@@Base>
  40ada0:	b	40b9f4 <clear@@Base+0x7eb4>
  40ada4:	bl	40bd64 <clear@@Base+0x8224>
  40ada8:	bl	40a19c <clear@@Base+0x665c>
  40adac:	b	40b9f4 <clear@@Base+0x7eb4>
  40adb0:	ldr	x8, [sp, #80]
  40adb4:	ldr	x9, [x8]
  40adb8:	cbz	x9, 40ae00 <clear@@Base+0x72c0>
  40adbc:	bl	405ef8 <clear@@Base+0x23b8>
  40adc0:	and	w8, w0, #0x8
  40adc4:	cbz	w8, 40ae00 <clear@@Base+0x72c0>
  40adc8:	adrp	x8, 43c000 <PC+0x798>
  40adcc:	add	x8, x8, #0x810
  40add0:	ldr	w9, [x8]
  40add4:	ldr	x8, [sp, #136]
  40add8:	str	w9, [x8]
  40addc:	adrp	x10, 43c000 <PC+0x798>
  40ade0:	add	x10, x10, #0x814
  40ade4:	ldr	w9, [x10]
  40ade8:	ldr	x10, [sp, #64]
  40adec:	str	w9, [x10]
  40adf0:	mov	w0, #0x1                   	// #1
  40adf4:	bl	40f3d8 <clear@@Base+0xb898>
  40adf8:	cbnz	w0, 40ae00 <clear@@Base+0x72c0>
  40adfc:	b	40b9f4 <clear@@Base+0x7eb4>
  40ae00:	ldur	x8, [x29, #-32]
  40ae04:	cbz	x8, 40ae14 <clear@@Base+0x72d4>
  40ae08:	ldur	x8, [x29, #-32]
  40ae0c:	ldrb	w0, [x8]
  40ae10:	bl	4022b4 <setlocale@plt+0x654>
  40ae14:	mov	w8, wzr
  40ae18:	mov	w0, w8
  40ae1c:	bl	4022b4 <setlocale@plt+0x654>
  40ae20:	b	40b9f4 <clear@@Base+0x7eb4>
  40ae24:	mov	w8, #0x1                   	// #1
  40ae28:	ldur	x9, [x29, #-96]
  40ae2c:	str	w8, [x9]
  40ae30:	ldur	x10, [x29, #-112]
  40ae34:	ldr	x11, [x10]
  40ae38:	cmp	x11, #0x0
  40ae3c:	cset	w8, gt
  40ae40:	tbnz	w8, #0, 40ae50 <clear@@Base+0x7310>
  40ae44:	mov	x8, #0x1                   	// #1
  40ae48:	ldur	x9, [x29, #-112]
  40ae4c:	str	x8, [x9]
  40ae50:	bl	40beec <clear@@Base+0x83ac>
  40ae54:	bl	40a1d0 <clear@@Base+0x6690>
  40ae58:	stur	w0, [x29, #-4]
  40ae5c:	b	40a6bc <clear@@Base+0x6b7c>
  40ae60:	mov	w8, #0x2                   	// #2
  40ae64:	ldur	x9, [x29, #-96]
  40ae68:	str	w8, [x9]
  40ae6c:	ldur	x10, [x29, #-112]
  40ae70:	ldr	x11, [x10]
  40ae74:	cmp	x11, #0x0
  40ae78:	cset	w8, gt
  40ae7c:	tbnz	w8, #0, 40ae8c <clear@@Base+0x734c>
  40ae80:	mov	x8, #0x1                   	// #1
  40ae84:	ldur	x9, [x29, #-112]
  40ae88:	str	x8, [x9]
  40ae8c:	bl	40beec <clear@@Base+0x83ac>
  40ae90:	bl	40a1d0 <clear@@Base+0x6690>
  40ae94:	stur	w0, [x29, #-4]
  40ae98:	b	40a6bc <clear@@Base+0x6b7c>
  40ae9c:	mov	w8, #0x2001                	// #8193
  40aea0:	ldur	x9, [x29, #-96]
  40aea4:	str	w8, [x9]
  40aea8:	bl	40beec <clear@@Base+0x83ac>
  40aeac:	bl	40a1d0 <clear@@Base+0x6690>
  40aeb0:	stur	w0, [x29, #-4]
  40aeb4:	b	40a6bc <clear@@Base+0x6b7c>
  40aeb8:	ldur	x8, [x29, #-112]
  40aebc:	ldr	x9, [x8]
  40aec0:	cmp	x9, #0x0
  40aec4:	cset	w10, gt
  40aec8:	tbnz	w10, #0, 40aed8 <clear@@Base+0x7398>
  40aecc:	mov	x8, #0x1                   	// #1
  40aed0:	ldur	x9, [x29, #-112]
  40aed4:	str	x8, [x9]
  40aed8:	bl	40beec <clear@@Base+0x83ac>
  40aedc:	bl	40bd64 <clear@@Base+0x8224>
  40aee0:	ldur	x8, [x29, #-112]
  40aee4:	ldr	x9, [x8]
  40aee8:	mov	x10, xzr
  40aeec:	mov	x0, x10
  40aef0:	mov	w1, w9
  40aef4:	mov	w9, wzr
  40aef8:	mov	w2, w9
  40aefc:	bl	40c048 <clear@@Base+0x8508>
  40af00:	b	40b9f4 <clear@@Base+0x7eb4>
  40af04:	ldur	x8, [x29, #-96]
  40af08:	ldr	w9, [x8]
  40af0c:	orr	w9, w9, #0x200
  40af10:	str	w9, [x8]
  40af14:	ldur	x10, [x29, #-112]
  40af18:	ldr	x11, [x10]
  40af1c:	cmp	x11, #0x0
  40af20:	cset	w9, gt
  40af24:	tbnz	w9, #0, 40af34 <clear@@Base+0x73f4>
  40af28:	mov	x8, #0x1                   	// #1
  40af2c:	ldur	x9, [x29, #-112]
  40af30:	str	x8, [x9]
  40af34:	bl	40beec <clear@@Base+0x83ac>
  40af38:	bl	40bd64 <clear@@Base+0x8224>
  40af3c:	ldur	x8, [x29, #-112]
  40af40:	ldr	x9, [x8]
  40af44:	mov	x10, xzr
  40af48:	mov	x0, x10
  40af4c:	mov	w1, w9
  40af50:	mov	w9, wzr
  40af54:	mov	w2, w9
  40af58:	bl	40c048 <clear@@Base+0x8508>
  40af5c:	b	40b9f4 <clear@@Base+0x7eb4>
  40af60:	ldur	x8, [x29, #-96]
  40af64:	ldr	w9, [x8]
  40af68:	stur	w9, [x29, #-24]
  40af6c:	ldr	w9, [x8]
  40af70:	and	w9, w9, #0x1
  40af74:	cbz	w9, 40af90 <clear@@Base+0x7450>
  40af78:	ldur	x8, [x29, #-96]
  40af7c:	ldr	w9, [x8]
  40af80:	and	w9, w9, #0xfffffffe
  40af84:	orr	w9, w9, #0x2
  40af88:	str	w9, [sp, #20]
  40af8c:	b	40afa4 <clear@@Base+0x7464>
  40af90:	ldur	x8, [x29, #-96]
  40af94:	ldr	w9, [x8]
  40af98:	and	w9, w9, #0xfffffffd
  40af9c:	orr	w9, w9, #0x1
  40afa0:	str	w9, [sp, #20]
  40afa4:	ldr	w8, [sp, #20]
  40afa8:	ldur	x9, [x29, #-96]
  40afac:	str	w8, [x9]
  40afb0:	ldur	x10, [x29, #-112]
  40afb4:	ldr	x11, [x10]
  40afb8:	cmp	x11, #0x0
  40afbc:	cset	w8, gt
  40afc0:	tbnz	w8, #0, 40afd0 <clear@@Base+0x7490>
  40afc4:	mov	x8, #0x1                   	// #1
  40afc8:	ldur	x9, [x29, #-112]
  40afcc:	str	x8, [x9]
  40afd0:	bl	40beec <clear@@Base+0x83ac>
  40afd4:	bl	40bd64 <clear@@Base+0x8224>
  40afd8:	ldur	x8, [x29, #-112]
  40afdc:	ldr	x9, [x8]
  40afe0:	mov	x10, xzr
  40afe4:	mov	x0, x10
  40afe8:	mov	w1, w9
  40afec:	mov	w9, wzr
  40aff0:	mov	w2, w9
  40aff4:	bl	40c048 <clear@@Base+0x8508>
  40aff8:	ldur	w9, [x29, #-24]
  40affc:	ldur	x8, [x29, #-96]
  40b000:	str	w9, [x8]
  40b004:	b	40b9f4 <clear@@Base+0x7eb4>
  40b008:	ldur	x8, [x29, #-96]
  40b00c:	ldr	w9, [x8]
  40b010:	stur	w9, [x29, #-24]
  40b014:	ldr	w9, [x8]
  40b018:	and	w9, w9, #0x1
  40b01c:	cbz	w9, 40b038 <clear@@Base+0x74f8>
  40b020:	ldur	x8, [x29, #-96]
  40b024:	ldr	w9, [x8]
  40b028:	and	w9, w9, #0xfffffffe
  40b02c:	orr	w9, w9, #0x2
  40b030:	str	w9, [sp, #16]
  40b034:	b	40b04c <clear@@Base+0x750c>
  40b038:	ldur	x8, [x29, #-96]
  40b03c:	ldr	w9, [x8]
  40b040:	and	w9, w9, #0xfffffffd
  40b044:	orr	w9, w9, #0x1
  40b048:	str	w9, [sp, #16]
  40b04c:	ldr	w8, [sp, #16]
  40b050:	ldur	x9, [x29, #-96]
  40b054:	str	w8, [x9]
  40b058:	ldr	w8, [x9]
  40b05c:	orr	w8, w8, #0x200
  40b060:	str	w8, [x9]
  40b064:	ldur	x10, [x29, #-112]
  40b068:	ldr	x11, [x10]
  40b06c:	cmp	x11, #0x0
  40b070:	cset	w8, gt
  40b074:	tbnz	w8, #0, 40b084 <clear@@Base+0x7544>
  40b078:	mov	x8, #0x1                   	// #1
  40b07c:	ldur	x9, [x29, #-112]
  40b080:	str	x8, [x9]
  40b084:	bl	40beec <clear@@Base+0x83ac>
  40b088:	bl	40bd64 <clear@@Base+0x8224>
  40b08c:	ldur	x8, [x29, #-112]
  40b090:	ldr	x9, [x8]
  40b094:	mov	x10, xzr
  40b098:	mov	x0, x10
  40b09c:	mov	w1, w9
  40b0a0:	mov	w9, wzr
  40b0a4:	mov	w2, w9
  40b0a8:	bl	40c048 <clear@@Base+0x8508>
  40b0ac:	ldur	w9, [x29, #-24]
  40b0b0:	ldur	x8, [x29, #-96]
  40b0b4:	str	w9, [x8]
  40b0b8:	b	40b9f4 <clear@@Base+0x7eb4>
  40b0bc:	bl	41cdf4 <error@@Base+0x2370>
  40b0c0:	b	40b9f4 <clear@@Base+0x7eb4>
  40b0c4:	bl	405ef8 <clear@@Base+0x23b8>
  40b0c8:	and	w8, w0, #0x8
  40b0cc:	cbz	w8, 40b0d4 <clear@@Base+0x7594>
  40b0d0:	b	40b9f4 <clear@@Base+0x7eb4>
  40b0d4:	bl	40bd64 <clear@@Base+0x8224>
  40b0d8:	ldr	x8, [sp, #136]
  40b0dc:	ldr	w9, [x8]
  40b0e0:	adrp	x10, 43c000 <PC+0x798>
  40b0e4:	add	x10, x10, #0x810
  40b0e8:	str	w9, [x10]
  40b0ec:	str	wzr, [x8]
  40b0f0:	ldr	x10, [sp, #64]
  40b0f4:	ldr	w9, [x10]
  40b0f8:	adrp	x11, 43c000 <PC+0x798>
  40b0fc:	add	x11, x11, #0x814
  40b100:	str	w9, [x11]
  40b104:	str	wzr, [x10]
  40b108:	adrp	x0, 420000 <winch@@Base+0xe04>
  40b10c:	add	x0, x0, #0xcd1
  40b110:	bl	40e76c <clear@@Base+0xac2c>
  40b114:	b	40b9f4 <clear@@Base+0x7eb4>
  40b118:	ldr	x8, [sp, #112]
  40b11c:	ldr	w9, [x8]
  40b120:	cbnz	w9, 40b154 <clear@@Base+0x7614>
  40b124:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  40b128:	add	x8, x8, #0x4f0
  40b12c:	ldr	x2, [x8]
  40b130:	mov	w0, #0x9                   	// #9
  40b134:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40b138:	add	x1, x1, #0xcec
  40b13c:	mov	w9, wzr
  40b140:	mov	w3, w9
  40b144:	bl	40bd20 <clear@@Base+0x81e0>
  40b148:	bl	40a1d0 <clear@@Base+0x6690>
  40b14c:	stur	w0, [x29, #-4]
  40b150:	b	40a6bc <clear@@Base+0x6b7c>
  40b154:	ldr	x0, [sp, #88]
  40b158:	mov	x8, xzr
  40b15c:	mov	x1, x8
  40b160:	bl	41aa84 <error@@Base>
  40b164:	b	40b9f4 <clear@@Base+0x7eb4>
  40b168:	ldr	x8, [sp, #112]
  40b16c:	ldr	w9, [x8]
  40b170:	cbnz	w9, 40b228 <clear@@Base+0x76e8>
  40b174:	bl	405ef8 <clear@@Base+0x23b8>
  40b178:	and	w8, w0, #0x8
  40b17c:	cbz	w8, 40b184 <clear@@Base+0x7644>
  40b180:	b	40b9f4 <clear@@Base+0x7eb4>
  40b184:	ldr	x8, [sp, #80]
  40b188:	ldr	x0, [x8]
  40b18c:	bl	411ad8 <clear@@Base+0xdf98>
  40b190:	adrp	x1, 420000 <winch@@Base+0xe04>
  40b194:	add	x1, x1, #0xca6
  40b198:	bl	401aa0 <strcmp@plt>
  40b19c:	cbnz	w0, 40b1b8 <clear@@Base+0x7678>
  40b1a0:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40b1a4:	add	x0, x0, #0xd0c
  40b1a8:	mov	x8, xzr
  40b1ac:	mov	x1, x8
  40b1b0:	bl	41aa84 <error@@Base>
  40b1b4:	b	40b9f4 <clear@@Base+0x7eb4>
  40b1b8:	ldr	x8, [sp, #80]
  40b1bc:	ldr	x0, [x8]
  40b1c0:	bl	411c9c <clear@@Base+0xe15c>
  40b1c4:	cbz	x0, 40b1dc <clear@@Base+0x769c>
  40b1c8:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40b1cc:	add	x0, x0, #0xd27
  40b1d0:	mov	x8, xzr
  40b1d4:	mov	x1, x8
  40b1d8:	bl	41aa84 <error@@Base>
  40b1dc:	ldr	x8, [sp, #104]
  40b1e0:	ldr	x2, [x8]
  40b1e4:	mov	w0, #0x1b                  	// #27
  40b1e8:	ldr	x1, [sp, #96]
  40b1ec:	mov	w9, wzr
  40b1f0:	mov	w3, w9
  40b1f4:	str	w9, [sp, #12]
  40b1f8:	bl	40bd20 <clear@@Base+0x81e0>
  40b1fc:	bl	40c1d4 <clear@@Base+0x8694>
  40b200:	bl	40bd64 <clear@@Base+0x8224>
  40b204:	adrp	x8, 440000 <PC+0x4798>
  40b208:	add	x8, x8, #0x180
  40b20c:	ldr	x0, [x8]
  40b210:	ldr	w1, [sp, #12]
  40b214:	bl	41bb7c <error@@Base+0x10f8>
  40b218:	mov	x8, xzr
  40b21c:	mov	x1, x8
  40b220:	bl	4166ac <clear@@Base+0x12b6c>
  40b224:	b	40b9f4 <clear@@Base+0x7eb4>
  40b228:	ldr	x0, [sp, #88]
  40b22c:	mov	x8, xzr
  40b230:	mov	x1, x8
  40b234:	bl	41aa84 <error@@Base>
  40b238:	b	40b9f4 <clear@@Base+0x7eb4>
  40b23c:	bl	41f978 <winch@@Base+0x77c>
  40b240:	cbz	w0, 40b25c <clear@@Base+0x771c>
  40b244:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40b248:	add	x0, x0, #0xd54
  40b24c:	mov	x8, xzr
  40b250:	mov	x1, x8
  40b254:	bl	41aa84 <error@@Base>
  40b258:	b	40b9f4 <clear@@Base+0x7eb4>
  40b25c:	ldur	x8, [x29, #-112]
  40b260:	ldr	x9, [x8]
  40b264:	cmp	x9, #0x0
  40b268:	cset	w10, gt
  40b26c:	tbnz	w10, #0, 40b27c <clear@@Base+0x773c>
  40b270:	mov	x8, #0x1                   	// #1
  40b274:	ldur	x9, [x29, #-112]
  40b278:	str	x8, [x9]
  40b27c:	ldur	x8, [x29, #-112]
  40b280:	ldr	x9, [x8]
  40b284:	mov	w0, w9
  40b288:	bl	40f37c <clear@@Base+0xb83c>
  40b28c:	cbz	w0, 40b2ec <clear@@Base+0x77ac>
  40b290:	bl	419bac <clear@@Base+0x1606c>
  40b294:	cbz	w0, 40b2b8 <clear@@Base+0x7778>
  40b298:	bl	410ce4 <clear@@Base+0xd1a4>
  40b29c:	cbz	w0, 40b2b8 <clear@@Base+0x7778>
  40b2a0:	bl	405ef8 <clear@@Base+0x23b8>
  40b2a4:	and	w8, w0, #0x8
  40b2a8:	cbnz	w8, 40b2b8 <clear@@Base+0x7778>
  40b2ac:	mov	w8, wzr
  40b2b0:	mov	w0, w8
  40b2b4:	bl	4022b4 <setlocale@plt+0x654>
  40b2b8:	ldur	x8, [x29, #-112]
  40b2bc:	ldr	x9, [x8]
  40b2c0:	adrp	x10, 420000 <winch@@Base+0xe04>
  40b2c4:	add	x10, x10, #0xeab
  40b2c8:	adrp	x11, 421000 <winch@@Base+0x1e04>
  40b2cc:	add	x11, x11, #0xd61
  40b2d0:	cmp	x9, #0x1
  40b2d4:	csel	x9, x11, x10, gt
  40b2d8:	sub	x1, x29, #0x30
  40b2dc:	stur	x9, [x29, #-48]
  40b2e0:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40b2e4:	add	x0, x0, #0xd69
  40b2e8:	bl	41aa84 <error@@Base>
  40b2ec:	b	40b9f4 <clear@@Base+0x7eb4>
  40b2f0:	bl	41f978 <winch@@Base+0x77c>
  40b2f4:	cbz	w0, 40b310 <clear@@Base+0x77d0>
  40b2f8:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40b2fc:	add	x0, x0, #0xd78
  40b300:	mov	x8, xzr
  40b304:	mov	x1, x8
  40b308:	bl	41aa84 <error@@Base>
  40b30c:	b	40b9f4 <clear@@Base+0x7eb4>
  40b310:	ldur	x8, [x29, #-112]
  40b314:	ldr	x9, [x8]
  40b318:	cmp	x9, #0x0
  40b31c:	cset	w10, gt
  40b320:	tbnz	w10, #0, 40b330 <clear@@Base+0x77f0>
  40b324:	mov	x8, #0x1                   	// #1
  40b328:	ldur	x9, [x29, #-112]
  40b32c:	str	x8, [x9]
  40b330:	ldur	x8, [x29, #-112]
  40b334:	ldr	x9, [x8]
  40b338:	mov	w0, w9
  40b33c:	bl	40f3d8 <clear@@Base+0xb898>
  40b340:	cbz	w0, 40b378 <clear@@Base+0x7838>
  40b344:	ldur	x8, [x29, #-112]
  40b348:	ldr	x9, [x8]
  40b34c:	adrp	x10, 420000 <winch@@Base+0xe04>
  40b350:	add	x10, x10, #0xeab
  40b354:	adrp	x11, 421000 <winch@@Base+0x1e04>
  40b358:	add	x11, x11, #0xd61
  40b35c:	cmp	x9, #0x1
  40b360:	csel	x9, x11, x10, gt
  40b364:	sub	x1, x29, #0x30
  40b368:	stur	x9, [x29, #-48]
  40b36c:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40b370:	add	x0, x0, #0xd89
  40b374:	bl	41aa84 <error@@Base>
  40b378:	b	40b9f4 <clear@@Base+0x7eb4>
  40b37c:	ldur	x8, [x29, #-112]
  40b380:	ldr	x9, [x8]
  40b384:	cmp	x9, #0x0
  40b388:	cset	w10, gt
  40b38c:	tbnz	w10, #0, 40b39c <clear@@Base+0x785c>
  40b390:	mov	x8, #0x1                   	// #1
  40b394:	ldur	x9, [x29, #-112]
  40b398:	str	x8, [x9]
  40b39c:	ldur	x8, [x29, #-112]
  40b3a0:	ldr	x9, [x8]
  40b3a4:	mov	w0, w9
  40b3a8:	bl	41f8e0 <winch@@Base+0x6e4>
  40b3ac:	stur	x0, [x29, #-72]
  40b3b0:	ldur	x8, [x29, #-72]
  40b3b4:	cbnz	x8, 40b3d0 <clear@@Base+0x7890>
  40b3b8:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40b3bc:	add	x0, x0, #0xd9c
  40b3c0:	mov	x8, xzr
  40b3c4:	mov	x1, x8
  40b3c8:	bl	41aa84 <error@@Base>
  40b3cc:	b	40b9f4 <clear@@Base+0x7eb4>
  40b3d0:	bl	40bd64 <clear@@Base+0x8224>
  40b3d4:	ldur	x0, [x29, #-72]
  40b3d8:	bl	40e76c <clear@@Base+0xac2c>
  40b3dc:	cbnz	w0, 40b408 <clear@@Base+0x78c8>
  40b3e0:	bl	41f880 <winch@@Base+0x684>
  40b3e4:	stur	x0, [x29, #-80]
  40b3e8:	ldur	x8, [x29, #-80]
  40b3ec:	mov	x9, #0xffffffffffffffff    	// #-1
  40b3f0:	cmp	x8, x9
  40b3f4:	b.eq	40b408 <clear@@Base+0x78c8>  // b.none
  40b3f8:	ldur	x0, [x29, #-80]
  40b3fc:	ldr	x8, [sp, #72]
  40b400:	ldr	w1, [x8]
  40b404:	bl	4128ac <clear@@Base+0xed6c>
  40b408:	b	40b9f4 <clear@@Base+0x7eb4>
  40b40c:	ldur	x8, [x29, #-112]
  40b410:	ldr	x9, [x8]
  40b414:	cmp	x9, #0x0
  40b418:	cset	w10, gt
  40b41c:	tbnz	w10, #0, 40b42c <clear@@Base+0x78ec>
  40b420:	mov	x8, #0x1                   	// #1
  40b424:	ldur	x9, [x29, #-112]
  40b428:	str	x8, [x9]
  40b42c:	ldur	x8, [x29, #-112]
  40b430:	ldr	x9, [x8]
  40b434:	mov	w0, w9
  40b438:	bl	41f92c <winch@@Base+0x730>
  40b43c:	stur	x0, [x29, #-72]
  40b440:	ldur	x8, [x29, #-72]
  40b444:	cbnz	x8, 40b460 <clear@@Base+0x7920>
  40b448:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40b44c:	add	x0, x0, #0xda8
  40b450:	mov	x8, xzr
  40b454:	mov	x1, x8
  40b458:	bl	41aa84 <error@@Base>
  40b45c:	b	40b9f4 <clear@@Base+0x7eb4>
  40b460:	bl	40bd64 <clear@@Base+0x8224>
  40b464:	ldur	x0, [x29, #-72]
  40b468:	bl	40e76c <clear@@Base+0xac2c>
  40b46c:	cbnz	w0, 40b498 <clear@@Base+0x7958>
  40b470:	bl	41f880 <winch@@Base+0x684>
  40b474:	stur	x0, [x29, #-88]
  40b478:	ldur	x8, [x29, #-88]
  40b47c:	mov	x9, #0xffffffffffffffff    	// #-1
  40b480:	cmp	x8, x9
  40b484:	b.eq	40b498 <clear@@Base+0x7958>  // b.none
  40b488:	ldur	x0, [x29, #-88]
  40b48c:	ldr	x8, [sp, #72]
  40b490:	ldr	w1, [x8]
  40b494:	bl	4128ac <clear@@Base+0xed6c>
  40b498:	b	40b9f4 <clear@@Base+0x7eb4>
  40b49c:	ldur	x8, [x29, #-112]
  40b4a0:	ldr	x9, [x8]
  40b4a4:	cmp	x9, #0x0
  40b4a8:	cset	w10, gt
  40b4ac:	tbnz	w10, #0, 40b4bc <clear@@Base+0x797c>
  40b4b0:	mov	x8, #0x1                   	// #1
  40b4b4:	ldur	x9, [x29, #-112]
  40b4b8:	str	x8, [x9]
  40b4bc:	ldur	x8, [x29, #-112]
  40b4c0:	ldr	x9, [x8]
  40b4c4:	mov	w0, w9
  40b4c8:	bl	40f4d4 <clear@@Base+0xb994>
  40b4cc:	cbz	w0, 40b4e4 <clear@@Base+0x79a4>
  40b4d0:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40b4d4:	add	x0, x0, #0xdb8
  40b4d8:	mov	x8, xzr
  40b4dc:	mov	x1, x8
  40b4e0:	bl	41aa84 <error@@Base>
  40b4e4:	b	40b9f4 <clear@@Base+0x7eb4>
  40b4e8:	bl	405ef8 <clear@@Base+0x23b8>
  40b4ec:	and	w8, w0, #0x8
  40b4f0:	cbz	w8, 40b4f8 <clear@@Base+0x79b8>
  40b4f4:	b	40b9f4 <clear@@Base+0x7eb4>
  40b4f8:	ldr	x8, [sp, #80]
  40b4fc:	ldr	x9, [x8]
  40b500:	stur	x9, [x29, #-56]
  40b504:	ldr	x0, [x8]
  40b508:	bl	411750 <clear@@Base+0xdc10>
  40b50c:	stur	x0, [x29, #-64]
  40b510:	ldur	x8, [x29, #-64]
  40b514:	cbnz	x8, 40b520 <clear@@Base+0x79e0>
  40b518:	bl	403af8 <setlocale@plt+0x1e98>
  40b51c:	b	40b9f4 <clear@@Base+0x7eb4>
  40b520:	ldur	x0, [x29, #-64]
  40b524:	bl	40e7c4 <clear@@Base+0xac84>
  40b528:	cbz	w0, 40b538 <clear@@Base+0x79f8>
  40b52c:	ldur	x0, [x29, #-56]
  40b530:	bl	40ef48 <clear@@Base+0xb408>
  40b534:	b	40b9f4 <clear@@Base+0x7eb4>
  40b538:	ldur	x0, [x29, #-56]
  40b53c:	bl	4116c8 <clear@@Base+0xdb88>
  40b540:	b	40b9f4 <clear@@Base+0x7eb4>
  40b544:	adrp	x8, 43c000 <PC+0x798>
  40b548:	add	x8, x8, #0x818
  40b54c:	mov	w9, #0x1                   	// #1
  40b550:	str	w9, [x8]
  40b554:	adrp	x8, 43c000 <PC+0x798>
  40b558:	add	x8, x8, #0x81c
  40b55c:	str	wzr, [x8]
  40b560:	bl	40c2c0 <clear@@Base+0x8780>
  40b564:	bl	40a1d0 <clear@@Base+0x6690>
  40b568:	stur	w0, [x29, #-4]
  40b56c:	b	40a6bc <clear@@Base+0x6b7c>
  40b570:	adrp	x8, 43c000 <PC+0x798>
  40b574:	add	x8, x8, #0x818
  40b578:	str	wzr, [x8]
  40b57c:	adrp	x8, 43c000 <PC+0x798>
  40b580:	add	x8, x8, #0x81c
  40b584:	str	wzr, [x8]
  40b588:	bl	40c2c0 <clear@@Base+0x8780>
  40b58c:	bl	40a1d0 <clear@@Base+0x6690>
  40b590:	stur	w0, [x29, #-4]
  40b594:	b	40a6bc <clear@@Base+0x6b7c>
  40b598:	mov	w0, #0xa                   	// #10
  40b59c:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40b5a0:	add	x1, x1, #0xdc5
  40b5a4:	mov	x8, xzr
  40b5a8:	mov	x2, x8
  40b5ac:	mov	w9, wzr
  40b5b0:	mov	w3, w9
  40b5b4:	bl	40bd20 <clear@@Base+0x81e0>
  40b5b8:	bl	40a1d0 <clear@@Base+0x6690>
  40b5bc:	stur	w0, [x29, #-4]
  40b5c0:	b	40a6bc <clear@@Base+0x6b7c>
  40b5c4:	ldr	x8, [sp, #112]
  40b5c8:	ldr	w9, [x8]
  40b5cc:	cbnz	w9, 40b5f8 <clear@@Base+0x7ab8>
  40b5d0:	ldr	x8, [sp, #104]
  40b5d4:	ldr	x2, [x8]
  40b5d8:	mov	w0, #0x1b                  	// #27
  40b5dc:	ldr	x1, [sp, #96]
  40b5e0:	mov	w9, wzr
  40b5e4:	mov	w3, w9
  40b5e8:	bl	40bd20 <clear@@Base+0x81e0>
  40b5ec:	bl	40a1d0 <clear@@Base+0x6690>
  40b5f0:	stur	w0, [x29, #-4]
  40b5f4:	b	40a6bc <clear@@Base+0x6b7c>
  40b5f8:	ldr	x0, [sp, #88]
  40b5fc:	mov	x8, xzr
  40b600:	mov	x1, x8
  40b604:	bl	41aa84 <error@@Base>
  40b608:	b	40b9f4 <clear@@Base+0x7eb4>
  40b60c:	bl	405ef8 <clear@@Base+0x23b8>
  40b610:	and	w8, w0, #0x8
  40b614:	cbz	w8, 40b61c <clear@@Base+0x7adc>
  40b618:	b	40b9f4 <clear@@Base+0x7eb4>
  40b61c:	mov	w0, #0x1a                  	// #26
  40b620:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40b624:	add	x1, x1, #0xdc7
  40b628:	mov	x8, xzr
  40b62c:	mov	x2, x8
  40b630:	mov	w9, wzr
  40b634:	mov	w3, w9
  40b638:	bl	40bd20 <clear@@Base+0x81e0>
  40b63c:	bl	40a1d0 <clear@@Base+0x6690>
  40b640:	stur	w0, [x29, #-4]
  40b644:	ldur	w0, [x29, #-4]
  40b648:	bl	40c3bc <clear@@Base+0x887c>
  40b64c:	cbnz	w0, 40b65c <clear@@Base+0x7b1c>
  40b650:	ldur	w0, [x29, #-4]
  40b654:	bl	40c430 <clear@@Base+0x88f0>
  40b658:	cbz	w0, 40b660 <clear@@Base+0x7b20>
  40b65c:	b	40b9f4 <clear@@Base+0x7eb4>
  40b660:	ldur	w0, [x29, #-4]
  40b664:	ldur	w8, [x29, #-8]
  40b668:	mov	w9, #0xffffffff            	// #-1
  40b66c:	mov	w10, wzr
  40b670:	cmp	w8, #0x3f
  40b674:	csel	w1, w9, w10, eq  // eq = none
  40b678:	bl	416fac <clear@@Base+0x1346c>
  40b67c:	bl	412c18 <clear@@Base+0xf0d8>
  40b680:	b	40b9f4 <clear@@Base+0x7eb4>
  40b684:	mov	w0, #0x3e                  	// #62
  40b688:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40b68c:	add	x1, x1, #0xdd2
  40b690:	mov	x8, xzr
  40b694:	mov	x2, x8
  40b698:	mov	w9, wzr
  40b69c:	mov	w3, w9
  40b6a0:	bl	40bd20 <clear@@Base+0x81e0>
  40b6a4:	bl	40a1d0 <clear@@Base+0x6690>
  40b6a8:	stur	w0, [x29, #-4]
  40b6ac:	ldur	w0, [x29, #-4]
  40b6b0:	bl	40c3bc <clear@@Base+0x887c>
  40b6b4:	cbnz	w0, 40b6c4 <clear@@Base+0x7b84>
  40b6b8:	ldur	w0, [x29, #-4]
  40b6bc:	bl	40c430 <clear@@Base+0x88f0>
  40b6c0:	cbz	w0, 40b6c8 <clear@@Base+0x7b88>
  40b6c4:	b	40b9f4 <clear@@Base+0x7eb4>
  40b6c8:	ldur	w0, [x29, #-4]
  40b6cc:	bl	417124 <clear@@Base+0x135e4>
  40b6d0:	bl	412c18 <clear@@Base+0xf0d8>
  40b6d4:	b	40b9f4 <clear@@Base+0x7eb4>
  40b6d8:	mov	w0, #0x12                  	// #18
  40b6dc:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40b6e0:	add	x1, x1, #0xddf
  40b6e4:	mov	x8, xzr
  40b6e8:	mov	x2, x8
  40b6ec:	mov	w9, wzr
  40b6f0:	mov	w3, w9
  40b6f4:	bl	40bd20 <clear@@Base+0x81e0>
  40b6f8:	bl	40a1d0 <clear@@Base+0x6690>
  40b6fc:	stur	w0, [x29, #-4]
  40b700:	ldur	w0, [x29, #-4]
  40b704:	bl	40c3bc <clear@@Base+0x887c>
  40b708:	cbnz	w0, 40b718 <clear@@Base+0x7bd8>
  40b70c:	ldur	w0, [x29, #-4]
  40b710:	bl	40c430 <clear@@Base+0x88f0>
  40b714:	cbz	w0, 40b71c <clear@@Base+0x7bdc>
  40b718:	b	40b9f4 <clear@@Base+0x7eb4>
  40b71c:	bl	40bd64 <clear@@Base+0x8224>
  40b720:	ldur	w0, [x29, #-4]
  40b724:	bl	417208 <clear@@Base+0x136c8>
  40b728:	b	40b9f4 <clear@@Base+0x7eb4>
  40b72c:	ldr	x8, [sp, #112]
  40b730:	ldr	w9, [x8]
  40b734:	cbnz	w9, 40b7cc <clear@@Base+0x7c8c>
  40b738:	mov	w0, #0x25                  	// #37
  40b73c:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40b740:	add	x1, x1, #0xdeb
  40b744:	mov	x8, xzr
  40b748:	mov	x2, x8
  40b74c:	mov	w9, wzr
  40b750:	mov	w3, w9
  40b754:	bl	40bd20 <clear@@Base+0x81e0>
  40b758:	bl	40a1d0 <clear@@Base+0x6690>
  40b75c:	stur	w0, [x29, #-4]
  40b760:	ldur	w0, [x29, #-4]
  40b764:	bl	40c3bc <clear@@Base+0x887c>
  40b768:	cbz	w0, 40b770 <clear@@Base+0x7c30>
  40b76c:	b	40b9f4 <clear@@Base+0x7eb4>
  40b770:	ldur	w0, [x29, #-4]
  40b774:	bl	40c430 <clear@@Base+0x88f0>
  40b778:	cbz	w0, 40b784 <clear@@Base+0x7c44>
  40b77c:	mov	w8, #0x2e                  	// #46
  40b780:	stur	w8, [x29, #-4]
  40b784:	ldur	w0, [x29, #-4]
  40b788:	bl	416da4 <clear@@Base+0x13264>
  40b78c:	cbz	w0, 40b794 <clear@@Base+0x7c54>
  40b790:	b	40b9f4 <clear@@Base+0x7eb4>
  40b794:	ldur	w8, [x29, #-4]
  40b798:	adrp	x9, 43c000 <PC+0x798>
  40b79c:	add	x9, x9, #0x820
  40b7a0:	strb	w8, [x9]
  40b7a4:	ldr	x9, [sp, #104]
  40b7a8:	ldr	x2, [x9]
  40b7ac:	mov	w0, #0x25                  	// #37
  40b7b0:	ldr	x1, [sp, #96]
  40b7b4:	mov	w8, wzr
  40b7b8:	mov	w3, w8
  40b7bc:	bl	40bd20 <clear@@Base+0x81e0>
  40b7c0:	bl	40a1d0 <clear@@Base+0x6690>
  40b7c4:	stur	w0, [x29, #-4]
  40b7c8:	b	40a6bc <clear@@Base+0x6b7c>
  40b7cc:	ldr	x0, [sp, #88]
  40b7d0:	mov	x8, xzr
  40b7d4:	mov	x1, x8
  40b7d8:	bl	41aa84 <error@@Base>
  40b7dc:	b	40b9f4 <clear@@Base+0x7eb4>
  40b7e0:	ldur	w0, [x29, #-8]
  40b7e4:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40b7e8:	add	x1, x1, #0xdf3
  40b7ec:	mov	x8, xzr
  40b7f0:	mov	x2, x8
  40b7f4:	mov	w9, wzr
  40b7f8:	mov	w3, w9
  40b7fc:	bl	40bd20 <clear@@Base+0x81e0>
  40b800:	bl	40a1d0 <clear@@Base+0x6690>
  40b804:	stur	w0, [x29, #-4]
  40b808:	b	40a6bc <clear@@Base+0x6b7c>
  40b80c:	ldur	x8, [x29, #-112]
  40b810:	ldr	x9, [x8]
  40b814:	cmp	x9, #0x0
  40b818:	cset	w10, le
  40b81c:	tbnz	w10, #0, 40b834 <clear@@Base+0x7cf4>
  40b820:	ldur	x8, [x29, #-112]
  40b824:	ldr	x9, [x8]
  40b828:	ldr	x10, [sp, #120]
  40b82c:	str	w9, [x10]
  40b830:	b	40b884 <clear@@Base+0x7d44>
  40b834:	ldr	x8, [sp, #120]
  40b838:	ldr	w9, [x8]
  40b83c:	cmp	w9, #0x0
  40b840:	cset	w9, le
  40b844:	tbnz	w9, #0, 40b858 <clear@@Base+0x7d18>
  40b848:	ldr	x8, [sp, #120]
  40b84c:	ldr	w9, [x8]
  40b850:	str	w9, [sp, #8]
  40b854:	b	40b870 <clear@@Base+0x7d30>
  40b858:	adrp	x8, 440000 <PC+0x4798>
  40b85c:	add	x8, x8, #0x1c4
  40b860:	ldr	w9, [x8]
  40b864:	mov	w10, #0x2                   	// #2
  40b868:	sdiv	w9, w9, w10
  40b86c:	str	w9, [sp, #8]
  40b870:	ldr	w8, [sp, #8]
  40b874:	mov	w0, w8
  40b878:	sxtw	x9, w0
  40b87c:	ldur	x10, [x29, #-112]
  40b880:	str	x9, [x10]
  40b884:	ldur	x8, [x29, #-112]
  40b888:	ldr	x9, [x8]
  40b88c:	ldr	x10, [sp, #136]
  40b890:	ldrsw	x11, [x10]
  40b894:	cmp	x9, x11
  40b898:	b.le	40b8ac <clear@@Base+0x7d6c>
  40b89c:	ldr	x8, [sp, #136]
  40b8a0:	ldrsw	x9, [x8]
  40b8a4:	ldur	x10, [x29, #-112]
  40b8a8:	str	x9, [x10]
  40b8ac:	ldur	x8, [x29, #-112]
  40b8b0:	ldr	x9, [x8]
  40b8b4:	ldr	x10, [sp, #136]
  40b8b8:	ldrsw	x11, [x10]
  40b8bc:	subs	x9, x11, x9
  40b8c0:	str	w9, [x10]
  40b8c4:	mov	w9, #0x1                   	// #1
  40b8c8:	ldr	x11, [sp, #128]
  40b8cc:	str	w9, [x11]
  40b8d0:	b	40b9f4 <clear@@Base+0x7eb4>
  40b8d4:	ldur	x8, [x29, #-112]
  40b8d8:	ldr	x9, [x8]
  40b8dc:	cmp	x9, #0x0
  40b8e0:	cset	w10, le
  40b8e4:	tbnz	w10, #0, 40b8fc <clear@@Base+0x7dbc>
  40b8e8:	ldur	x8, [x29, #-112]
  40b8ec:	ldr	x9, [x8]
  40b8f0:	ldr	x10, [sp, #120]
  40b8f4:	str	w9, [x10]
  40b8f8:	b	40b94c <clear@@Base+0x7e0c>
  40b8fc:	ldr	x8, [sp, #120]
  40b900:	ldr	w9, [x8]
  40b904:	cmp	w9, #0x0
  40b908:	cset	w9, le
  40b90c:	tbnz	w9, #0, 40b920 <clear@@Base+0x7de0>
  40b910:	ldr	x8, [sp, #120]
  40b914:	ldr	w9, [x8]
  40b918:	str	w9, [sp, #4]
  40b91c:	b	40b938 <clear@@Base+0x7df8>
  40b920:	adrp	x8, 440000 <PC+0x4798>
  40b924:	add	x8, x8, #0x1c4
  40b928:	ldr	w9, [x8]
  40b92c:	mov	w10, #0x2                   	// #2
  40b930:	sdiv	w9, w9, w10
  40b934:	str	w9, [sp, #4]
  40b938:	ldr	w8, [sp, #4]
  40b93c:	mov	w0, w8
  40b940:	sxtw	x9, w0
  40b944:	ldur	x10, [x29, #-112]
  40b948:	str	x9, [x10]
  40b94c:	ldur	x8, [x29, #-112]
  40b950:	ldr	x9, [x8]
  40b954:	ldr	x10, [sp, #136]
  40b958:	ldrsw	x11, [x10]
  40b95c:	add	x9, x11, x9
  40b960:	str	w9, [x10]
  40b964:	mov	w9, #0x1                   	// #1
  40b968:	ldr	x11, [sp, #128]
  40b96c:	str	w9, [x11]
  40b970:	b	40b9f4 <clear@@Base+0x7eb4>
  40b974:	ldr	x8, [sp, #136]
  40b978:	str	wzr, [x8]
  40b97c:	mov	w9, #0x1                   	// #1
  40b980:	ldr	x10, [sp, #128]
  40b984:	str	w9, [x10]
  40b988:	b	40b9f4 <clear@@Base+0x7eb4>
  40b98c:	bl	414ee4 <clear@@Base+0x113a4>
  40b990:	ldr	x8, [sp, #136]
  40b994:	str	w0, [x8]
  40b998:	mov	w9, #0x1                   	// #1
  40b99c:	ldr	x10, [sp, #128]
  40b9a0:	str	w9, [x10]
  40b9a4:	b	40b9f4 <clear@@Base+0x7eb4>
  40b9a8:	ldur	x8, [x29, #-128]
  40b9ac:	ldr	w9, [x8]
  40b9b0:	cmp	w9, #0x16
  40b9b4:	b.eq	40b9e0 <clear@@Base+0x7ea0>  // b.none
  40b9b8:	bl	4076a8 <clear@@Base+0x3b68>
  40b9bc:	mov	w0, #0x16                  	// #22
  40b9c0:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40b9c4:	add	x1, x1, #0xdff
  40b9c8:	mov	x8, xzr
  40b9cc:	mov	x2, x8
  40b9d0:	mov	w3, #0x1                   	// #1
  40b9d4:	bl	40bd20 <clear@@Base+0x81e0>
  40b9d8:	ldur	w0, [x29, #-4]
  40b9dc:	bl	407b50 <clear@@Base+0x4010>
  40b9e0:	bl	40a1d0 <clear@@Base+0x6690>
  40b9e4:	stur	w0, [x29, #-4]
  40b9e8:	b	40a6bc <clear@@Base+0x6b7c>
  40b9ec:	b	40b9f4 <clear@@Base+0x7eb4>
  40b9f0:	bl	403af8 <setlocale@plt+0x1e98>
  40b9f4:	b	40a644 <clear@@Base+0x6b04>
  40b9f8:	stp	x29, x30, [sp, #-16]!
  40b9fc:	mov	x29, sp
  40ba00:	adrp	x8, 43c000 <PC+0x798>
  40ba04:	add	x8, x8, #0x7d8
  40ba08:	ldr	w9, [x8]
  40ba0c:	cbnz	w9, 40ba14 <clear@@Base+0x7ed4>
  40ba10:	b	40ba24 <clear@@Base+0x7ee4>
  40ba14:	adrp	x8, 43c000 <PC+0x798>
  40ba18:	add	x8, x8, #0x7d8
  40ba1c:	str	wzr, [x8]
  40ba20:	bl	403730 <setlocale@plt+0x1ad0>
  40ba24:	ldp	x29, x30, [sp], #16
  40ba28:	ret
  40ba2c:	sub	sp, sp, #0x20
  40ba30:	stp	x29, x30, [sp, #16]
  40ba34:	add	x29, sp, #0x10
  40ba38:	adrp	x8, 43c000 <PC+0x798>
  40ba3c:	add	x8, x8, #0x7e0
  40ba40:	ldr	x8, [x8]
  40ba44:	cbz	x8, 40ba68 <clear@@Base+0x7f28>
  40ba48:	adrp	x8, 43c000 <PC+0x798>
  40ba4c:	add	x8, x8, #0x7e0
  40ba50:	ldr	x8, [x8]
  40ba54:	ldr	x8, [x8, #8]
  40ba58:	mov	x9, #0x40000000            	// #1073741824
  40ba5c:	cmp	x8, x9
  40ba60:	b.eq	40ba68 <clear@@Base+0x7f28>  // b.none
  40ba64:	b	40bb7c <clear@@Base+0x803c>
  40ba68:	bl	40c1d4 <clear@@Base+0x8694>
  40ba6c:	mov	w0, #0xfffffffe            	// #-2
  40ba70:	bl	41b45c <error@@Base+0x9d8>
  40ba74:	adrp	x8, 43c000 <PC+0x798>
  40ba78:	add	x8, x8, #0x800
  40ba7c:	str	x0, [x8]
  40ba80:	bl	419bac <clear@@Base+0x1606c>
  40ba84:	cmp	w0, #0x2
  40ba88:	b.ne	40bac0 <clear@@Base+0x7f80>  // b.any
  40ba8c:	bl	410ce4 <clear@@Base+0xd1a4>
  40ba90:	cbz	w0, 40bac0 <clear@@Base+0x7f80>
  40ba94:	bl	405ef8 <clear@@Base+0x23b8>
  40ba98:	and	w8, w0, #0x8
  40ba9c:	cbnz	w8, 40bac0 <clear@@Base+0x7f80>
  40baa0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40baa4:	add	x8, x8, #0x878
  40baa8:	ldr	x0, [x8]
  40baac:	bl	411820 <clear@@Base+0xdce0>
  40bab0:	cbnz	x0, 40bac0 <clear@@Base+0x7f80>
  40bab4:	mov	w8, wzr
  40bab8:	mov	w0, w8
  40babc:	bl	4022b4 <setlocale@plt+0x654>
  40bac0:	adrp	x8, 440000 <PC+0x4798>
  40bac4:	add	x8, x8, #0x24c
  40bac8:	ldr	w9, [x8]
  40bacc:	cbz	w9, 40bb04 <clear@@Base+0x7fc4>
  40bad0:	bl	410d7c <clear@@Base+0xd23c>
  40bad4:	cbz	w0, 40bb04 <clear@@Base+0x7fc4>
  40bad8:	bl	405ef8 <clear@@Base+0x23b8>
  40badc:	and	w8, w0, #0x8
  40bae0:	cbnz	w8, 40bb04 <clear@@Base+0x7fc4>
  40bae4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40bae8:	add	x8, x8, #0x878
  40baec:	ldr	x0, [x8]
  40baf0:	bl	411820 <clear@@Base+0xdce0>
  40baf4:	cbnz	x0, 40bb04 <clear@@Base+0x7fc4>
  40baf8:	mov	w8, wzr
  40bafc:	mov	w0, w8
  40bb00:	bl	4022b4 <setlocale@plt+0x654>
  40bb04:	adrp	x8, 440000 <PC+0x4798>
  40bb08:	add	x8, x8, #0x210
  40bb0c:	ldr	w9, [x8]
  40bb10:	cbnz	w9, 40bb18 <clear@@Base+0x7fd8>
  40bb14:	bl	403ba0 <clear@@Base+0x60>
  40bb18:	bl	40770c <clear@@Base+0x3bcc>
  40bb1c:	adrp	x8, 440000 <PC+0x4798>
  40bb20:	add	x8, x8, #0x210
  40bb24:	str	wzr, [x8]
  40bb28:	bl	41c7bc <error@@Base+0x1d38>
  40bb2c:	str	x0, [sp, #8]
  40bb30:	bl	41e640 <error@@Base+0x3bbc>
  40bb34:	cbz	w0, 40bb44 <clear@@Base+0x8004>
  40bb38:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40bb3c:	add	x0, x0, #0xdfe
  40bb40:	bl	41a650 <clear@@Base+0x16b10>
  40bb44:	ldr	x8, [sp, #8]
  40bb48:	cbz	x8, 40bb58 <clear@@Base+0x8018>
  40bb4c:	ldr	x8, [sp, #8]
  40bb50:	ldrb	w9, [x8]
  40bb54:	cbnz	w9, 40bb64 <clear@@Base+0x8024>
  40bb58:	mov	w0, #0x3a                  	// #58
  40bb5c:	bl	41a518 <clear@@Base+0x169d8>
  40bb60:	b	40bb78 <clear@@Base+0x8038>
  40bb64:	mov	w0, #0x8                   	// #8
  40bb68:	bl	403d3c <clear@@Base+0x1fc>
  40bb6c:	ldr	x0, [sp, #8]
  40bb70:	bl	41a650 <clear@@Base+0x16b10>
  40bb74:	bl	403c68 <clear@@Base+0x128>
  40bb78:	bl	403b74 <clear@@Base+0x34>
  40bb7c:	ldp	x29, x30, [sp, #16]
  40bb80:	add	sp, sp, #0x20
  40bb84:	ret
  40bb88:	sub	sp, sp, #0x30
  40bb8c:	stp	x29, x30, [sp, #32]
  40bb90:	add	x29, sp, #0x20
  40bb94:	adrp	x8, 43c000 <PC+0x798>
  40bb98:	add	x8, x8, #0x7d8
  40bb9c:	stur	w0, [x29, #-8]
  40bba0:	ldr	w9, [x8]
  40bba4:	subs	w9, w9, #0x0
  40bba8:	mov	w10, w9
  40bbac:	ubfx	x10, x10, #0, #32
  40bbb0:	cmp	x10, #0x37
  40bbb4:	str	x8, [sp, #8]
  40bbb8:	str	x10, [sp]
  40bbbc:	b.hi	40bc94 <clear@@Base+0x8154>  // b.pmore
  40bbc0:	adrp	x8, 421000 <winch@@Base+0x1e04>
  40bbc4:	add	x8, x8, #0x9d0
  40bbc8:	ldr	x11, [sp]
  40bbcc:	ldrsw	x10, [x8, x11, lsl #2]
  40bbd0:	add	x9, x8, x10
  40bbd4:	br	x9
  40bbd8:	stur	wzr, [x29, #-4]
  40bbdc:	b	40bd10 <clear@@Base+0x81d0>
  40bbe0:	stur	wzr, [x29, #-4]
  40bbe4:	b	40bd10 <clear@@Base+0x81d0>
  40bbe8:	ldur	w8, [x29, #-8]
  40bbec:	cmp	w8, #0x30
  40bbf0:	b.lt	40bc00 <clear@@Base+0x80c0>  // b.tstop
  40bbf4:	ldur	w8, [x29, #-8]
  40bbf8:	cmp	w8, #0x39
  40bbfc:	b.le	40bc48 <clear@@Base+0x8108>
  40bc00:	ldur	w8, [x29, #-8]
  40bc04:	cmp	w8, #0x2e
  40bc08:	b.eq	40bc48 <clear@@Base+0x8108>  // b.none
  40bc0c:	ldur	w0, [x29, #-8]
  40bc10:	mov	w1, #0xf                   	// #15
  40bc14:	bl	40dac4 <clear@@Base+0x9f84>
  40bc18:	cmp	w0, #0x64
  40bc1c:	b.ne	40bc48 <clear@@Base+0x8108>  // b.any
  40bc20:	adrp	x0, 43c000 <PC+0x798>
  40bc24:	add	x0, x0, #0x808
  40bc28:	bl	4081ec <clear@@Base+0x46ac>
  40bc2c:	adrp	x8, 43c000 <PC+0x798>
  40bc30:	add	x8, x8, #0x7f0
  40bc34:	str	x0, [x8]
  40bc38:	bl	40b9f8 <clear@@Base+0x7eb8>
  40bc3c:	bl	407ad4 <clear@@Base+0x3f94>
  40bc40:	stur	wzr, [x29, #-4]
  40bc44:	b	40bd10 <clear@@Base+0x81d0>
  40bc48:	b	40bc94 <clear@@Base+0x8154>
  40bc4c:	ldur	w0, [x29, #-8]
  40bc50:	bl	40c4ec <clear@@Base+0x89ac>
  40bc54:	stur	w0, [x29, #-12]
  40bc58:	ldur	w8, [x29, #-12]
  40bc5c:	cbz	w8, 40bc6c <clear@@Base+0x812c>
  40bc60:	ldur	w8, [x29, #-12]
  40bc64:	stur	w8, [x29, #-4]
  40bc68:	b	40bd10 <clear@@Base+0x81d0>
  40bc6c:	b	40bc94 <clear@@Base+0x8154>
  40bc70:	ldur	w0, [x29, #-8]
  40bc74:	bl	40c6f0 <clear@@Base+0x8bb0>
  40bc78:	stur	w0, [x29, #-12]
  40bc7c:	ldur	w8, [x29, #-12]
  40bc80:	cbz	w8, 40bc90 <clear@@Base+0x8150>
  40bc84:	ldur	w8, [x29, #-12]
  40bc88:	stur	w8, [x29, #-4]
  40bc8c:	b	40bd10 <clear@@Base+0x81d0>
  40bc90:	b	40bc94 <clear@@Base+0x8154>
  40bc94:	ldur	w0, [x29, #-8]
  40bc98:	bl	40c430 <clear@@Base+0x88f0>
  40bc9c:	cbz	w0, 40bcb0 <clear@@Base+0x8170>
  40bca0:	bl	40c808 <clear@@Base+0x8cc8>
  40bca4:	mov	w8, #0x1                   	// #1
  40bca8:	stur	w8, [x29, #-4]
  40bcac:	b	40bd10 <clear@@Base+0x81d0>
  40bcb0:	ldur	w0, [x29, #-8]
  40bcb4:	bl	407b50 <clear@@Base+0x4010>
  40bcb8:	cmp	w0, #0x1
  40bcbc:	b.ne	40bccc <clear@@Base+0x818c>  // b.any
  40bcc0:	mov	w8, #0x1                   	// #1
  40bcc4:	stur	w8, [x29, #-4]
  40bcc8:	b	40bd10 <clear@@Base+0x81d0>
  40bccc:	ldr	x8, [sp, #8]
  40bcd0:	ldr	w9, [x8]
  40bcd4:	cmp	w9, #0x23
  40bcd8:	b.eq	40bcec <clear@@Base+0x81ac>  // b.none
  40bcdc:	ldr	x8, [sp, #8]
  40bce0:	ldr	w9, [x8]
  40bce4:	cmp	w9, #0x24
  40bce8:	b.ne	40bd08 <clear@@Base+0x81c8>  // b.any
  40bcec:	bl	407868 <clear@@Base+0x3d28>
  40bcf0:	cmp	w0, #0x2
  40bcf4:	b.lt	40bd08 <clear@@Base+0x81c8>  // b.tstop
  40bcf8:	bl	40c808 <clear@@Base+0x8cc8>
  40bcfc:	mov	w8, #0x1                   	// #1
  40bd00:	stur	w8, [x29, #-4]
  40bd04:	b	40bd10 <clear@@Base+0x81d0>
  40bd08:	mov	w8, #0x2                   	// #2
  40bd0c:	stur	w8, [x29, #-4]
  40bd10:	ldur	w0, [x29, #-4]
  40bd14:	ldp	x29, x30, [sp, #32]
  40bd18:	add	sp, sp, #0x30
  40bd1c:	ret
  40bd20:	sub	sp, sp, #0x30
  40bd24:	stp	x29, x30, [sp, #32]
  40bd28:	add	x29, sp, #0x20
  40bd2c:	stur	w0, [x29, #-4]
  40bd30:	str	x1, [sp, #16]
  40bd34:	str	x2, [sp, #8]
  40bd38:	str	w3, [sp, #4]
  40bd3c:	ldur	w0, [x29, #-4]
  40bd40:	bl	40cdc4 <clear@@Base+0x9284>
  40bd44:	ldr	x0, [sp, #16]
  40bd48:	bl	407744 <clear@@Base+0x3c04>
  40bd4c:	ldr	x0, [sp, #8]
  40bd50:	ldr	w1, [sp, #4]
  40bd54:	bl	4078dc <clear@@Base+0x3d9c>
  40bd58:	ldp	x29, x30, [sp, #32]
  40bd5c:	add	sp, sp, #0x30
  40bd60:	ret
  40bd64:	stp	x29, x30, [sp, #-16]!
  40bd68:	mov	x29, sp
  40bd6c:	bl	41cca4 <error@@Base+0x2220>
  40bd70:	bl	403ba0 <clear@@Base+0x60>
  40bd74:	bl	41a5b0 <clear@@Base+0x16a70>
  40bd78:	ldp	x29, x30, [sp], #16
  40bd7c:	ret
  40bd80:	sub	sp, sp, #0x30
  40bd84:	stp	x29, x30, [sp, #32]
  40bd88:	add	x29, sp, #0x20
  40bd8c:	adrp	x8, 440000 <PC+0x4798>
  40bd90:	add	x8, x8, #0x2f0
  40bd94:	stur	w0, [x29, #-8]
  40bd98:	str	x8, [sp, #8]
  40bd9c:	bl	405ef8 <clear@@Base+0x23b8>
  40bda0:	and	w9, w0, #0x8
  40bda4:	cbz	w9, 40bdb4 <clear@@Base+0x8274>
  40bda8:	mov	w8, #0x65                  	// #101
  40bdac:	stur	w8, [x29, #-4]
  40bdb0:	b	40beb0 <clear@@Base+0x8370>
  40bdb4:	bl	40bd64 <clear@@Base+0x8224>
  40bdb8:	bl	412c7c <clear@@Base+0xf13c>
  40bdbc:	bl	404e18 <clear@@Base+0x12d8>
  40bdc0:	str	x0, [sp, #16]
  40bdc4:	ldur	w8, [x29, #-8]
  40bdc8:	cbz	w8, 40bdd8 <clear@@Base+0x8298>
  40bdcc:	ldr	x8, [sp, #16]
  40bdd0:	str	x8, [sp]
  40bdd4:	b	40bde0 <clear@@Base+0x82a0>
  40bdd8:	mov	x8, #0xffffffffffffffff    	// #-1
  40bddc:	str	x8, [sp]
  40bde0:	ldr	x8, [sp]
  40bde4:	adrp	x9, 440000 <PC+0x4798>
  40bde8:	add	x9, x9, #0x218
  40bdec:	str	x8, [x9]
  40bdf0:	adrp	x8, 440000 <PC+0x4798>
  40bdf4:	add	x8, x8, #0x1f4
  40bdf8:	mov	w10, #0x1                   	// #1
  40bdfc:	str	w10, [x8]
  40be00:	ldr	x8, [sp, #8]
  40be04:	ldr	w9, [x8]
  40be08:	cmp	w9, #0x0
  40be0c:	cset	w9, ne  // ne = any
  40be10:	eor	w9, w9, #0x1
  40be14:	tbnz	w9, #0, 40be1c <clear@@Base+0x82dc>
  40be18:	b	40be60 <clear@@Base+0x8320>
  40be1c:	ldur	w8, [x29, #-8]
  40be20:	cbz	w8, 40be44 <clear@@Base+0x8304>
  40be24:	adrp	x8, 440000 <PC+0x4798>
  40be28:	add	x8, x8, #0x218
  40be2c:	ldr	x8, [x8]
  40be30:	ldr	x9, [sp, #16]
  40be34:	cmp	x8, x9
  40be38:	b.le	40be44 <clear@@Base+0x8304>
  40be3c:	bl	403af8 <setlocale@plt+0x1e98>
  40be40:	b	40be60 <clear@@Base+0x8320>
  40be44:	bl	40c1d4 <clear@@Base+0x8694>
  40be48:	mov	w0, #0x1                   	// #1
  40be4c:	mov	w8, wzr
  40be50:	mov	w1, w8
  40be54:	mov	w2, w8
  40be58:	bl	41149c <clear@@Base+0xd95c>
  40be5c:	b	40be00 <clear@@Base+0x82c0>
  40be60:	adrp	x8, 440000 <PC+0x4798>
  40be64:	add	x8, x8, #0x1f4
  40be68:	str	wzr, [x8]
  40be6c:	bl	405af8 <clear@@Base+0x1fb8>
  40be70:	ldr	x8, [sp, #8]
  40be74:	ldr	w9, [x8]
  40be78:	cbz	w9, 40bea8 <clear@@Base+0x8368>
  40be7c:	ldr	x8, [sp, #8]
  40be80:	ldr	w9, [x8]
  40be84:	and	w9, w9, #0x3
  40be88:	cbnz	w9, 40bea8 <clear@@Base+0x8368>
  40be8c:	ldur	w8, [x29, #-8]
  40be90:	mov	w9, #0x32                  	// #50
  40be94:	mov	w10, #0x38                  	// #56
  40be98:	cmp	w8, #0x0
  40be9c:	csel	w8, w10, w9, ne  // ne = any
  40bea0:	stur	w8, [x29, #-4]
  40bea4:	b	40beb0 <clear@@Base+0x8370>
  40bea8:	mov	w8, #0x65                  	// #101
  40beac:	stur	w8, [x29, #-4]
  40beb0:	ldur	w0, [x29, #-4]
  40beb4:	ldp	x29, x30, [sp, #32]
  40beb8:	add	sp, sp, #0x30
  40bebc:	ret
  40bec0:	stp	x29, x30, [sp, #-16]!
  40bec4:	mov	x29, sp
  40bec8:	bl	405ef8 <clear@@Base+0x23b8>
  40becc:	and	w8, w0, #0x1
  40bed0:	cbnz	w8, 40bed8 <clear@@Base+0x8398>
  40bed4:	b	40bee4 <clear@@Base+0x83a4>
  40bed8:	bl	405924 <clear@@Base+0x1de4>
  40bedc:	bl	415c5c <clear@@Base+0x1211c>
  40bee0:	bl	41cee0 <error@@Base+0x245c>
  40bee4:	ldp	x29, x30, [sp], #16
  40bee8:	ret
  40beec:	sub	sp, sp, #0x20
  40bef0:	stp	x29, x30, [sp, #16]
  40bef4:	add	x29, sp, #0x10
  40bef8:	adrp	x8, 43c000 <PC+0x798>
  40befc:	add	x8, x8, #0x7e8
  40bf00:	ldr	w9, [x8]
  40bf04:	and	w9, w9, #0x2000
  40bf08:	str	x8, [sp, #8]
  40bf0c:	cbz	w9, 40bf1c <clear@@Base+0x83dc>
  40bf10:	mov	w0, #0x37                  	// #55
  40bf14:	bl	40cdc4 <clear@@Base+0x9284>
  40bf18:	b	40bf40 <clear@@Base+0x8400>
  40bf1c:	ldr	x8, [sp, #8]
  40bf20:	ldr	w9, [x8]
  40bf24:	and	w9, w9, #0x1
  40bf28:	cbz	w9, 40bf38 <clear@@Base+0x83f8>
  40bf2c:	mov	w0, #0xf                   	// #15
  40bf30:	bl	40cdc4 <clear@@Base+0x9284>
  40bf34:	b	40bf40 <clear@@Base+0x8400>
  40bf38:	mov	w0, #0x5                   	// #5
  40bf3c:	bl	40cdc4 <clear@@Base+0x9284>
  40bf40:	ldr	x8, [sp, #8]
  40bf44:	ldr	w9, [x8]
  40bf48:	and	w9, w9, #0x100
  40bf4c:	cbz	w9, 40bf5c <clear@@Base+0x841c>
  40bf50:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40bf54:	add	x0, x0, #0xe3b
  40bf58:	bl	407744 <clear@@Base+0x3c04>
  40bf5c:	ldr	x8, [sp, #8]
  40bf60:	ldr	w9, [x8]
  40bf64:	and	w9, w9, #0x400
  40bf68:	cbz	w9, 40bf78 <clear@@Base+0x8438>
  40bf6c:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40bf70:	add	x0, x0, #0xe46
  40bf74:	bl	407744 <clear@@Base+0x3c04>
  40bf78:	ldr	x8, [sp, #8]
  40bf7c:	ldr	w9, [x8]
  40bf80:	and	w9, w9, #0x200
  40bf84:	cbz	w9, 40bf94 <clear@@Base+0x8454>
  40bf88:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40bf8c:	add	x0, x0, #0xe52
  40bf90:	bl	407744 <clear@@Base+0x3c04>
  40bf94:	ldr	x8, [sp, #8]
  40bf98:	ldr	w9, [x8]
  40bf9c:	and	w9, w9, #0x4
  40bfa0:	cbz	w9, 40bfb0 <clear@@Base+0x8470>
  40bfa4:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40bfa8:	add	x0, x0, #0xe5e
  40bfac:	bl	407744 <clear@@Base+0x3c04>
  40bfb0:	ldr	x8, [sp, #8]
  40bfb4:	ldr	w9, [x8]
  40bfb8:	and	w9, w9, #0x1000
  40bfbc:	cbz	w9, 40bfcc <clear@@Base+0x848c>
  40bfc0:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40bfc4:	add	x0, x0, #0xe68
  40bfc8:	bl	407744 <clear@@Base+0x3c04>
  40bfcc:	ldr	x8, [sp, #8]
  40bfd0:	ldr	w9, [x8]
  40bfd4:	and	w9, w9, #0x2000
  40bfd8:	cbz	w9, 40bfec <clear@@Base+0x84ac>
  40bfdc:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40bfe0:	add	x0, x0, #0xe73
  40bfe4:	bl	407744 <clear@@Base+0x3c04>
  40bfe8:	b	40c018 <clear@@Base+0x84d8>
  40bfec:	ldr	x8, [sp, #8]
  40bff0:	ldr	w9, [x8]
  40bff4:	and	w9, w9, #0x1
  40bff8:	cbz	w9, 40c00c <clear@@Base+0x84cc>
  40bffc:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40c000:	add	x0, x0, #0xe74
  40c004:	bl	407744 <clear@@Base+0x3c04>
  40c008:	b	40c018 <clear@@Base+0x84d8>
  40c00c:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40c010:	add	x0, x0, #0x7fd
  40c014:	bl	407744 <clear@@Base+0x3c04>
  40c018:	adrp	x8, 440000 <PC+0x4798>
  40c01c:	add	x8, x8, #0x210
  40c020:	mov	w9, wzr
  40c024:	str	wzr, [x8]
  40c028:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  40c02c:	add	x8, x8, #0x4c0
  40c030:	ldr	x0, [x8]
  40c034:	mov	w1, w9
  40c038:	bl	4078dc <clear@@Base+0x3d9c>
  40c03c:	ldp	x29, x30, [sp, #16]
  40c040:	add	sp, sp, #0x20
  40c044:	ret
  40c048:	sub	sp, sp, #0x40
  40c04c:	stp	x29, x30, [sp, #48]
  40c050:	add	x29, sp, #0x30
  40c054:	adrp	x8, 43c000 <PC+0x798>
  40c058:	add	x8, x8, #0x7e8
  40c05c:	stur	x0, [x29, #-8]
  40c060:	stur	w1, [x29, #-12]
  40c064:	stur	w2, [x29, #-16]
  40c068:	str	wzr, [sp, #12]
  40c06c:	str	x8, [sp]
  40c070:	bl	40ed78 <clear@@Base+0xb238>
  40c074:	str	x0, [sp, #16]
  40c078:	ldr	x8, [sp]
  40c07c:	ldr	w9, [x8]
  40c080:	and	w9, w9, #0x400
  40c084:	cbz	w9, 40c0d8 <clear@@Base+0x8598>
  40c088:	ldr	x8, [sp]
  40c08c:	ldr	w9, [x8]
  40c090:	and	w9, w9, #0x1
  40c094:	cbz	w9, 40c0a4 <clear@@Base+0x8564>
  40c098:	bl	40f2e0 <clear@@Base+0xb7a0>
  40c09c:	stur	w0, [x29, #-20]
  40c0a0:	b	40c0ac <clear@@Base+0x856c>
  40c0a4:	bl	40f3b0 <clear@@Base+0xb870>
  40c0a8:	stur	w0, [x29, #-20]
  40c0ac:	ldur	w8, [x29, #-20]
  40c0b0:	cbz	w8, 40c0c0 <clear@@Base+0x8580>
  40c0b4:	ldr	x0, [sp, #16]
  40c0b8:	bl	40eee8 <clear@@Base+0xb3a8>
  40c0bc:	b	40c1c8 <clear@@Base+0x8688>
  40c0c0:	mov	w8, #0x1                   	// #1
  40c0c4:	str	w8, [sp, #12]
  40c0c8:	ldr	x9, [sp]
  40c0cc:	ldr	w8, [x9]
  40c0d0:	and	w8, w8, #0xfffffbff
  40c0d4:	str	w8, [x9]
  40c0d8:	ldr	x8, [sp]
  40c0dc:	ldr	w0, [x8]
  40c0e0:	ldur	x1, [x29, #-8]
  40c0e4:	ldur	w2, [x29, #-12]
  40c0e8:	bl	41d7ec <error@@Base+0x2d68>
  40c0ec:	stur	w0, [x29, #-12]
  40c0f0:	ldr	x8, [sp]
  40c0f4:	ldr	w9, [x8]
  40c0f8:	and	w9, w9, #0xfffffffb
  40c0fc:	str	w9, [x8]
  40c100:	ldur	w9, [x29, #-12]
  40c104:	cbnz	w9, 40c114 <clear@@Base+0x85d4>
  40c108:	ldr	x0, [sp, #16]
  40c10c:	bl	40eee8 <clear@@Base+0xb3a8>
  40c110:	b	40c1c8 <clear@@Base+0x8688>
  40c114:	ldur	w8, [x29, #-12]
  40c118:	cmp	w8, #0x0
  40c11c:	cset	w8, ge  // ge = tcont
  40c120:	tbnz	w8, #0, 40c128 <clear@@Base+0x85e8>
  40c124:	b	40c180 <clear@@Base+0x8640>
  40c128:	ldr	x8, [sp]
  40c12c:	ldr	w9, [x8]
  40c130:	and	w9, w9, #0x200
  40c134:	cbnz	w9, 40c13c <clear@@Base+0x85fc>
  40c138:	b	40c180 <clear@@Base+0x8640>
  40c13c:	ldr	x8, [sp]
  40c140:	ldr	w9, [x8]
  40c144:	and	w9, w9, #0x1
  40c148:	cbz	w9, 40c15c <clear@@Base+0x861c>
  40c14c:	mov	w0, #0x1                   	// #1
  40c150:	bl	40f37c <clear@@Base+0xb83c>
  40c154:	stur	w0, [x29, #-20]
  40c158:	b	40c168 <clear@@Base+0x8628>
  40c15c:	mov	w0, #0x1                   	// #1
  40c160:	bl	40f3d8 <clear@@Base+0xb898>
  40c164:	stur	w0, [x29, #-20]
  40c168:	ldur	w8, [x29, #-20]
  40c16c:	cbz	w8, 40c174 <clear@@Base+0x8634>
  40c170:	b	40c180 <clear@@Base+0x8640>
  40c174:	mov	w8, #0x1                   	// #1
  40c178:	str	w8, [sp, #12]
  40c17c:	b	40c0d8 <clear@@Base+0x8598>
  40c180:	ldur	w8, [x29, #-12]
  40c184:	cmp	w8, #0x0
  40c188:	cset	w8, le
  40c18c:	tbnz	w8, #0, 40c1ac <clear@@Base+0x866c>
  40c190:	ldur	w8, [x29, #-16]
  40c194:	cbnz	w8, 40c1ac <clear@@Base+0x866c>
  40c198:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40c19c:	add	x0, x0, #0xe76
  40c1a0:	mov	x8, xzr
  40c1a4:	mov	x1, x8
  40c1a8:	bl	41aa84 <error@@Base>
  40c1ac:	ldr	w8, [sp, #12]
  40c1b0:	cbz	w8, 40c1c0 <clear@@Base+0x8680>
  40c1b4:	ldr	x0, [sp, #16]
  40c1b8:	bl	40ef48 <clear@@Base+0xb408>
  40c1bc:	b	40c1c8 <clear@@Base+0x8688>
  40c1c0:	ldr	x0, [sp, #16]
  40c1c4:	bl	40eee8 <clear@@Base+0xb3a8>
  40c1c8:	ldp	x29, x30, [sp, #48]
  40c1cc:	add	sp, sp, #0x40
  40c1d0:	ret
  40c1d4:	sub	sp, sp, #0x30
  40c1d8:	stp	x29, x30, [sp, #32]
  40c1dc:	add	x29, sp, #0x20
  40c1e0:	adrp	x8, 440000 <PC+0x4798>
  40c1e4:	add	x8, x8, #0x244
  40c1e8:	adrp	x9, 440000 <PC+0x4798>
  40c1ec:	add	x9, x9, #0x1f4
  40c1f0:	adrp	x10, 440000 <PC+0x4798>
  40c1f4:	add	x10, x10, #0x168
  40c1f8:	str	x8, [sp, #16]
  40c1fc:	str	x9, [sp, #8]
  40c200:	str	x10, [sp]
  40c204:	bl	41b934 <error@@Base+0xeb0>
  40c208:	cbz	w0, 40c248 <clear@@Base+0x8708>
  40c20c:	ldr	x8, [sp]
  40c210:	ldr	x9, [x8]
  40c214:	mov	x10, #0xffffffffffffffff    	// #-1
  40c218:	cmp	x9, x10
  40c21c:	b.ne	40c234 <clear@@Base+0x86f4>  // b.any
  40c220:	mov	x8, xzr
  40c224:	mov	x0, x8
  40c228:	mov	w1, #0x1                   	// #1
  40c22c:	bl	4128ac <clear@@Base+0xed6c>
  40c230:	b	40c244 <clear@@Base+0x8704>
  40c234:	ldr	x8, [sp]
  40c238:	ldr	x0, [x8]
  40c23c:	ldr	w1, [x8, #8]
  40c240:	bl	4128ac <clear@@Base+0xed6c>
  40c244:	b	40c2b4 <clear@@Base+0x8774>
  40c248:	adrp	x8, 440000 <PC+0x4798>
  40c24c:	add	x8, x8, #0x20c
  40c250:	ldr	w9, [x8]
  40c254:	cbz	w9, 40c2b4 <clear@@Base+0x8774>
  40c258:	ldr	x8, [sp, #16]
  40c25c:	ldr	w9, [x8]
  40c260:	stur	w9, [x29, #-4]
  40c264:	ldr	x10, [sp, #8]
  40c268:	ldr	w9, [x10]
  40c26c:	stur	w9, [x29, #-8]
  40c270:	mov	w9, #0x1                   	// #1
  40c274:	str	w9, [x8]
  40c278:	str	wzr, [x10]
  40c27c:	adrp	x11, 440000 <PC+0x4798>
  40c280:	add	x11, x11, #0x20c
  40c284:	ldr	w9, [x11]
  40c288:	cmp	w9, #0x2
  40c28c:	b.ne	40c298 <clear@@Base+0x8758>  // b.any
  40c290:	bl	40f598 <clear@@Base+0xba58>
  40c294:	bl	4127ec <clear@@Base+0xecac>
  40c298:	bl	412c18 <clear@@Base+0xf0d8>
  40c29c:	ldur	w8, [x29, #-4]
  40c2a0:	ldr	x9, [sp, #16]
  40c2a4:	str	w8, [x9]
  40c2a8:	ldur	w8, [x29, #-8]
  40c2ac:	ldr	x10, [sp, #8]
  40c2b0:	str	w8, [x10]
  40c2b4:	ldp	x29, x30, [sp, #32]
  40c2b8:	add	sp, sp, #0x30
  40c2bc:	ret
  40c2c0:	sub	sp, sp, #0x30
  40c2c4:	stp	x29, x30, [sp, #32]
  40c2c8:	add	x29, sp, #0x20
  40c2cc:	adrp	x8, 43c000 <PC+0x798>
  40c2d0:	add	x8, x8, #0x818
  40c2d4:	adrp	x9, 421000 <winch@@Base+0x1e04>
  40c2d8:	add	x9, x9, #0xe88
  40c2dc:	adrp	x10, 420000 <winch@@Base+0xe04>
  40c2e0:	add	x10, x10, #0xca6
  40c2e4:	mov	w0, #0x2f                  	// #47
  40c2e8:	adrp	x11, 43c000 <PC+0x798>
  40c2ec:	add	x11, x11, #0x81c
  40c2f0:	ldr	w12, [x8]
  40c2f4:	and	w12, w12, #0x40
  40c2f8:	stur	w12, [x29, #-4]
  40c2fc:	ldr	w12, [x8]
  40c300:	and	w12, w12, #0xffffffbf
  40c304:	stur	w12, [x29, #-8]
  40c308:	ldur	w12, [x29, #-8]
  40c30c:	cmp	w12, #0x0
  40c310:	csel	x8, x9, x10, eq  // eq = none
  40c314:	str	x8, [sp, #16]
  40c318:	str	x11, [sp, #8]
  40c31c:	bl	40cdc4 <clear@@Base+0x9284>
  40c320:	ldr	x0, [sp, #16]
  40c324:	bl	407744 <clear@@Base+0x3c04>
  40c328:	ldr	x8, [sp, #8]
  40c32c:	ldr	w12, [x8]
  40c330:	cbz	w12, 40c33c <clear@@Base+0x87fc>
  40c334:	ldr	x0, [sp, #16]
  40c338:	bl	407744 <clear@@Base+0x3c04>
  40c33c:	ldur	w8, [x29, #-4]
  40c340:	cbz	w8, 40c350 <clear@@Base+0x8810>
  40c344:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40c348:	add	x0, x0, #0xe8a
  40c34c:	bl	407744 <clear@@Base+0x3c04>
  40c350:	ldur	w8, [x29, #-8]
  40c354:	cmp	w8, #0x2
  40c358:	str	w8, [sp, #4]
  40c35c:	b.eq	40c374 <clear@@Base+0x8834>  // b.none
  40c360:	b	40c364 <clear@@Base+0x8824>
  40c364:	ldr	w8, [sp, #4]
  40c368:	cmp	w8, #0x3
  40c36c:	b.eq	40c384 <clear@@Base+0x8844>  // b.none
  40c370:	b	40c390 <clear@@Base+0x8850>
  40c374:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40c378:	add	x0, x0, #0xdc5
  40c37c:	bl	407744 <clear@@Base+0x3c04>
  40c380:	b	40c390 <clear@@Base+0x8850>
  40c384:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40c388:	add	x0, x0, #0xd52
  40c38c:	bl	407744 <clear@@Base+0x3c04>
  40c390:	adrp	x8, 440000 <PC+0x4798>
  40c394:	add	x8, x8, #0x210
  40c398:	mov	w9, wzr
  40c39c:	str	wzr, [x8]
  40c3a0:	mov	x8, xzr
  40c3a4:	mov	x0, x8
  40c3a8:	mov	w1, w9
  40c3ac:	bl	4078dc <clear@@Base+0x3d9c>
  40c3b0:	ldp	x29, x30, [sp, #32]
  40c3b4:	add	sp, sp, #0x30
  40c3b8:	ret
  40c3bc:	sub	sp, sp, #0x10
  40c3c0:	adrp	x8, 440000 <PC+0x4798>
  40c3c4:	add	x8, x8, #0x1b4
  40c3c8:	str	w0, [sp, #12]
  40c3cc:	ldr	w9, [sp, #12]
  40c3d0:	ldr	w10, [x8]
  40c3d4:	mov	w11, #0x1                   	// #1
  40c3d8:	cmp	w9, w10
  40c3dc:	str	w11, [sp, #8]
  40c3e0:	b.eq	40c420 <clear@@Base+0x88e0>  // b.none
  40c3e4:	ldr	w8, [sp, #12]
  40c3e8:	adrp	x9, 440000 <PC+0x4798>
  40c3ec:	add	x9, x9, #0x1cc
  40c3f0:	ldr	w10, [x9]
  40c3f4:	mov	w11, #0x1                   	// #1
  40c3f8:	cmp	w8, w10
  40c3fc:	str	w11, [sp, #8]
  40c400:	b.eq	40c420 <clear@@Base+0x88e0>  // b.none
  40c404:	ldr	w8, [sp, #12]
  40c408:	adrp	x9, 440000 <PC+0x4798>
  40c40c:	add	x9, x9, #0x1b0
  40c410:	ldr	w10, [x9]
  40c414:	cmp	w8, w10
  40c418:	cset	w8, eq  // eq = none
  40c41c:	str	w8, [sp, #8]
  40c420:	ldr	w8, [sp, #8]
  40c424:	and	w0, w8, #0x1
  40c428:	add	sp, sp, #0x10
  40c42c:	ret
  40c430:	sub	sp, sp, #0x10
  40c434:	str	w0, [sp, #12]
  40c438:	ldr	w8, [sp, #12]
  40c43c:	mov	w9, #0x1                   	// #1
  40c440:	cmp	w8, #0xa
  40c444:	str	w9, [sp, #8]
  40c448:	b.eq	40c45c <clear@@Base+0x891c>  // b.none
  40c44c:	ldr	w8, [sp, #12]
  40c450:	cmp	w8, #0xd
  40c454:	cset	w8, eq  // eq = none
  40c458:	str	w8, [sp, #8]
  40c45c:	ldr	w8, [sp, #8]
  40c460:	and	w0, w8, #0x1
  40c464:	add	sp, sp, #0x10
  40c468:	ret
  40c46c:	sub	sp, sp, #0x20
  40c470:	stp	x29, x30, [sp, #16]
  40c474:	add	x29, sp, #0x10
  40c478:	adrp	x8, 43c000 <PC+0x798>
  40c47c:	add	x8, x8, #0x7d8
  40c480:	ldr	w9, [x8]
  40c484:	cmp	w9, #0x5
  40c488:	str	w9, [sp, #4]
  40c48c:	b.eq	40c4c0 <clear@@Base+0x8980>  // b.none
  40c490:	b	40c494 <clear@@Base+0x8954>
  40c494:	ldr	w8, [sp, #4]
  40c498:	cmp	w8, #0x6
  40c49c:	b.eq	40c4b4 <clear@@Base+0x8974>  // b.none
  40c4a0:	b	40c4a4 <clear@@Base+0x8964>
  40c4a4:	ldr	w8, [sp, #4]
  40c4a8:	cmp	w8, #0xf
  40c4ac:	b.eq	40c4c0 <clear@@Base+0x8980>  // b.none
  40c4b0:	b	40c4cc <clear@@Base+0x898c>
  40c4b4:	mov	x8, #0x67                  	// #103
  40c4b8:	str	x8, [sp, #8]
  40c4bc:	b	40c4dc <clear@@Base+0x899c>
  40c4c0:	mov	x8, #0xa                   	// #10
  40c4c4:	str	x8, [sp, #8]
  40c4c8:	b	40c4dc <clear@@Base+0x899c>
  40c4cc:	bl	420b20 <winch@@Base+0x1924>
  40c4d0:	mov	w1, w0
  40c4d4:	sxtw	x8, w1
  40c4d8:	str	x8, [sp, #8]
  40c4dc:	ldr	x0, [sp, #8]
  40c4e0:	ldp	x29, x30, [sp, #16]
  40c4e4:	add	sp, sp, #0x20
  40c4e8:	ret
  40c4ec:	sub	sp, sp, #0x40
  40c4f0:	stp	x29, x30, [sp, #48]
  40c4f4:	add	x29, sp, #0x30
  40c4f8:	adrp	x8, 43c000 <PC+0x798>
  40c4fc:	add	x8, x8, #0x7f8
  40c500:	stur	w0, [x29, #-8]
  40c504:	ldr	x9, [x8]
  40c508:	str	x8, [sp, #16]
  40c50c:	cbnz	x9, 40c538 <clear@@Base+0x89f8>
  40c510:	bl	407868 <clear@@Base+0x3d28>
  40c514:	cbnz	w0, 40c538 <clear@@Base+0x89f8>
  40c518:	ldur	w0, [x29, #-8]
  40c51c:	bl	40caf0 <clear@@Base+0x8fb0>
  40c520:	stur	w0, [x29, #-20]
  40c524:	ldur	w8, [x29, #-20]
  40c528:	cbz	w8, 40c538 <clear@@Base+0x89f8>
  40c52c:	ldur	w8, [x29, #-20]
  40c530:	stur	w8, [x29, #-4]
  40c534:	b	40c6e0 <clear@@Base+0x8ba0>
  40c538:	adrp	x8, 43c000 <PC+0x798>
  40c53c:	add	x8, x8, #0x81c
  40c540:	ldr	w9, [x8]
  40c544:	cbz	w9, 40c5a8 <clear@@Base+0x8a68>
  40c548:	ldur	w0, [x29, #-8]
  40c54c:	bl	40c430 <clear@@Base+0x88f0>
  40c550:	cbnz	w0, 40c564 <clear@@Base+0x8a24>
  40c554:	ldur	w0, [x29, #-8]
  40c558:	bl	40cc40 <clear@@Base+0x9100>
  40c55c:	stur	w0, [x29, #-4]
  40c560:	b	40c6e0 <clear@@Base+0x8ba0>
  40c564:	ldr	x8, [sp, #16]
  40c568:	ldr	x9, [x8]
  40c56c:	cbnz	x9, 40c594 <clear@@Base+0x8a54>
  40c570:	bl	4082c0 <clear@@Base+0x4780>
  40c574:	sub	x1, x29, #0x10
  40c578:	stur	x0, [x29, #-16]
  40c57c:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40c580:	add	x0, x0, #0xe01
  40c584:	bl	41aa84 <error@@Base>
  40c588:	mov	w8, #0x1                   	// #1
  40c58c:	stur	w8, [x29, #-4]
  40c590:	b	40c6e0 <clear@@Base+0x8ba0>
  40c594:	adrp	x8, 43c000 <PC+0x798>
  40c598:	add	x8, x8, #0x81c
  40c59c:	str	wzr, [x8]
  40c5a0:	bl	4076a8 <clear@@Base+0x3b68>
  40c5a4:	b	40c648 <clear@@Base+0x8b08>
  40c5a8:	ldur	w0, [x29, #-8]
  40c5ac:	bl	40c3bc <clear@@Base+0x887c>
  40c5b0:	cbz	w0, 40c5bc <clear@@Base+0x8a7c>
  40c5b4:	stur	wzr, [x29, #-4]
  40c5b8:	b	40c6e0 <clear@@Base+0x8ba0>
  40c5bc:	ldr	x8, [sp, #16]
  40c5c0:	ldr	x9, [x8]
  40c5c4:	cbz	x9, 40c5d0 <clear@@Base+0x8a90>
  40c5c8:	stur	wzr, [x29, #-4]
  40c5cc:	b	40c6e0 <clear@@Base+0x8ba0>
  40c5d0:	ldur	w0, [x29, #-8]
  40c5d4:	bl	419e40 <clear@@Base+0x16300>
  40c5d8:	ldr	x8, [sp, #16]
  40c5dc:	str	x0, [x8]
  40c5e0:	ldr	x9, [x8]
  40c5e4:	cbnz	x9, 40c610 <clear@@Base+0x8ad0>
  40c5e8:	ldur	w0, [x29, #-8]
  40c5ec:	bl	418c40 <clear@@Base+0x15100>
  40c5f0:	sub	x1, x29, #0x10
  40c5f4:	stur	x0, [x29, #-16]
  40c5f8:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40c5fc:	add	x0, x0, #0xe19
  40c600:	bl	41aa84 <error@@Base>
  40c604:	mov	w8, #0x1                   	// #1
  40c608:	stur	w8, [x29, #-4]
  40c60c:	b	40c6e0 <clear@@Base+0x8ba0>
  40c610:	ldur	w8, [x29, #-8]
  40c614:	mov	w9, #0x0                   	// #0
  40c618:	cmp	w8, #0x61
  40c61c:	str	w9, [sp, #12]
  40c620:	b.lt	40c634 <clear@@Base+0x8af4>  // b.tstop
  40c624:	ldur	w8, [x29, #-8]
  40c628:	cmp	w8, #0x7a
  40c62c:	cset	w8, le
  40c630:	str	w8, [sp, #12]
  40c634:	ldr	w8, [sp, #12]
  40c638:	and	w8, w8, #0x1
  40c63c:	adrp	x9, 43c000 <PC+0x798>
  40c640:	add	x9, x9, #0x824
  40c644:	str	w8, [x9]
  40c648:	adrp	x8, 43c000 <PC+0x798>
  40c64c:	add	x8, x8, #0x818
  40c650:	ldr	w9, [x8]
  40c654:	and	w9, w9, #0xffffffbf
  40c658:	cmp	w9, #0x1
  40c65c:	b.ne	40c670 <clear@@Base+0x8b30>  // b.any
  40c660:	ldr	x8, [sp, #16]
  40c664:	ldr	x0, [x8]
  40c668:	bl	4198c4 <clear@@Base+0x15d84>
  40c66c:	cbnz	w0, 40c6a8 <clear@@Base+0x8b68>
  40c670:	ldr	x8, [sp, #16]
  40c674:	ldr	x0, [x8]
  40c678:	adrp	x9, 43c000 <PC+0x798>
  40c67c:	add	x9, x9, #0x824
  40c680:	ldr	w1, [x9]
  40c684:	adrp	x9, 43c000 <PC+0x798>
  40c688:	add	x9, x9, #0x818
  40c68c:	ldr	w3, [x9]
  40c690:	adrp	x2, 420000 <winch@@Base+0xe04>
  40c694:	add	x2, x2, #0xeab
  40c698:	bl	419420 <clear@@Base+0x158e0>
  40c69c:	mov	w10, #0x1                   	// #1
  40c6a0:	stur	w10, [x29, #-4]
  40c6a4:	b	40c6e0 <clear@@Base+0x8ba0>
  40c6a8:	ldr	x8, [sp, #16]
  40c6ac:	ldr	x0, [x8]
  40c6b0:	bl	41990c <clear@@Base+0x15dcc>
  40c6b4:	mov	w9, #0x2f                  	// #47
  40c6b8:	str	x0, [sp]
  40c6bc:	mov	w0, w9
  40c6c0:	ldr	x1, [sp]
  40c6c4:	mov	x8, xzr
  40c6c8:	mov	x2, x8
  40c6cc:	mov	w9, wzr
  40c6d0:	mov	w3, w9
  40c6d4:	bl	40bd20 <clear@@Base+0x81e0>
  40c6d8:	mov	w9, #0x2                   	// #2
  40c6dc:	stur	w9, [x29, #-4]
  40c6e0:	ldur	w0, [x29, #-4]
  40c6e4:	ldp	x29, x30, [sp, #48]
  40c6e8:	add	sp, sp, #0x40
  40c6ec:	ret
  40c6f0:	sub	sp, sp, #0x30
  40c6f4:	stp	x29, x30, [sp, #32]
  40c6f8:	add	x29, sp, #0x20
  40c6fc:	adrp	x8, 43c000 <PC+0x798>
  40c700:	add	x8, x8, #0x7d8
  40c704:	stur	w0, [x29, #-8]
  40c708:	stur	wzr, [x29, #-12]
  40c70c:	str	x8, [sp, #8]
  40c710:	bl	407868 <clear@@Base+0x3d28>
  40c714:	cmp	w0, #0x0
  40c718:	cset	w9, le
  40c71c:	tbnz	w9, #0, 40c728 <clear@@Base+0x8be8>
  40c720:	stur	wzr, [x29, #-4]
  40c724:	b	40c7f8 <clear@@Base+0x8cb8>
  40c728:	ldur	w8, [x29, #-8]
  40c72c:	subs	w8, w8, #0x5
  40c730:	mov	w9, w8
  40c734:	ubfx	x9, x9, #0, #32
  40c738:	cmp	x9, #0x3b
  40c73c:	str	x9, [sp]
  40c740:	b.hi	40c7c4 <clear@@Base+0x8c84>  // b.pmore
  40c744:	adrp	x8, 421000 <winch@@Base+0x1e04>
  40c748:	add	x8, x8, #0xab0
  40c74c:	ldr	x11, [sp]
  40c750:	ldrsw	x10, [x8, x11, lsl #2]
  40c754:	add	x9, x8, x10
  40c758:	br	x9
  40c75c:	ldr	x8, [sp, #8]
  40c760:	ldr	w9, [x8]
  40c764:	cmp	w9, #0x37
  40c768:	b.eq	40c774 <clear@@Base+0x8c34>  // b.none
  40c76c:	mov	w8, #0x200                 	// #512
  40c770:	stur	w8, [x29, #-12]
  40c774:	b	40c7c4 <clear@@Base+0x8c84>
  40c778:	ldr	x8, [sp, #8]
  40c77c:	ldr	w9, [x8]
  40c780:	cmp	w9, #0x37
  40c784:	b.eq	40c790 <clear@@Base+0x8c50>  // b.none
  40c788:	mov	w8, #0x400                 	// #1024
  40c78c:	stur	w8, [x29, #-12]
  40c790:	b	40c7c4 <clear@@Base+0x8c84>
  40c794:	ldr	x8, [sp, #8]
  40c798:	ldr	w9, [x8]
  40c79c:	cmp	w9, #0x37
  40c7a0:	b.eq	40c7ac <clear@@Base+0x8c6c>  // b.none
  40c7a4:	mov	w8, #0x4                   	// #4
  40c7a8:	stur	w8, [x29, #-12]
  40c7ac:	b	40c7c4 <clear@@Base+0x8c84>
  40c7b0:	mov	w8, #0x1000                	// #4096
  40c7b4:	stur	w8, [x29, #-12]
  40c7b8:	b	40c7c4 <clear@@Base+0x8c84>
  40c7bc:	mov	w8, #0x100                 	// #256
  40c7c0:	stur	w8, [x29, #-12]
  40c7c4:	ldur	w8, [x29, #-12]
  40c7c8:	cbz	w8, 40c7f4 <clear@@Base+0x8cb4>
  40c7cc:	ldur	w8, [x29, #-12]
  40c7d0:	adrp	x9, 43c000 <PC+0x798>
  40c7d4:	add	x9, x9, #0x7e8
  40c7d8:	ldr	w10, [x9]
  40c7dc:	eor	w8, w10, w8
  40c7e0:	str	w8, [x9]
  40c7e4:	bl	40beec <clear@@Base+0x83ac>
  40c7e8:	mov	w8, #0x2                   	// #2
  40c7ec:	stur	w8, [x29, #-4]
  40c7f0:	b	40c7f8 <clear@@Base+0x8cb8>
  40c7f4:	stur	wzr, [x29, #-4]
  40c7f8:	ldur	w0, [x29, #-4]
  40c7fc:	ldp	x29, x30, [sp, #32]
  40c800:	add	sp, sp, #0x30
  40c804:	ret
  40c808:	sub	sp, sp, #0x60
  40c80c:	stp	x29, x30, [sp, #80]
  40c810:	add	x29, sp, #0x50
  40c814:	adrp	x8, 43c000 <PC+0x798>
  40c818:	add	x8, x8, #0x7d8
  40c81c:	adrp	x9, 440000 <PC+0x4798>
  40c820:	add	x9, x9, #0x18c
  40c824:	adrp	x10, 43c000 <PC+0x798>
  40c828:	add	x10, x10, #0x828
  40c82c:	adrp	x11, 43c000 <PC+0x798>
  40c830:	add	x11, x11, #0x7f0
  40c834:	adrp	x12, 43b000 <winch@@Base+0x1be04>
  40c838:	add	x12, x12, #0x870
  40c83c:	adrp	x13, 43c000 <PC+0x798>
  40c840:	add	x13, x13, #0x7e8
  40c844:	stur	x8, [x29, #-16]
  40c848:	stur	x9, [x29, #-24]
  40c84c:	stur	x10, [x29, #-32]
  40c850:	str	x11, [sp, #40]
  40c854:	str	x12, [sp, #32]
  40c858:	str	x13, [sp, #24]
  40c85c:	bl	40bd64 <clear@@Base+0x8224>
  40c860:	bl	4082c0 <clear@@Base+0x4780>
  40c864:	stur	x0, [x29, #-8]
  40c868:	ldur	x8, [x29, #-16]
  40c86c:	ldr	w14, [x8]
  40c870:	subs	w14, w14, #0x5
  40c874:	mov	w9, w14
  40c878:	ubfx	x9, x9, #0, #32
  40c87c:	cmp	x9, #0x32
  40c880:	str	x9, [sp, #16]
  40c884:	b.hi	40cae4 <clear@@Base+0x8fa4>  // b.pmore
  40c888:	adrp	x8, 421000 <winch@@Base+0x1e04>
  40c88c:	add	x8, x8, #0xba0
  40c890:	ldr	x11, [sp, #16]
  40c894:	ldrsw	x10, [x8, x11, lsl #2]
  40c898:	add	x9, x8, x10
  40c89c:	br	x9
  40c8a0:	ldur	x0, [x29, #-8]
  40c8a4:	ldr	x8, [sp, #40]
  40c8a8:	ldr	x9, [x8]
  40c8ac:	mov	w1, w9
  40c8b0:	mov	w9, wzr
  40c8b4:	mov	w2, w9
  40c8b8:	bl	40c048 <clear@@Base+0x8508>
  40c8bc:	b	40cae4 <clear@@Base+0x8fa4>
  40c8c0:	ldr	x8, [sp, #24]
  40c8c4:	ldr	w9, [x8]
  40c8c8:	eor	w9, w9, #0x100
  40c8cc:	str	w9, [x8]
  40c8d0:	ldur	x0, [x29, #-8]
  40c8d4:	ldr	w1, [x8]
  40c8d8:	bl	41e680 <error@@Base+0x3bfc>
  40c8dc:	b	40cae4 <clear@@Base+0x8fa4>
  40c8e0:	ldur	x8, [x29, #-8]
  40c8e4:	ldrb	w9, [x8]
  40c8e8:	mov	w10, #0x1                   	// #1
  40c8ec:	cmp	w9, #0x2b
  40c8f0:	str	w10, [sp, #12]
  40c8f4:	b.eq	40c90c <clear@@Base+0x8dcc>  // b.none
  40c8f8:	ldur	x8, [x29, #-8]
  40c8fc:	ldrb	w9, [x8]
  40c900:	cmp	w9, #0x20
  40c904:	cset	w9, eq  // eq = none
  40c908:	str	w9, [sp, #12]
  40c90c:	ldr	w8, [sp, #12]
  40c910:	tbnz	w8, #0, 40c918 <clear@@Base+0x8dd8>
  40c914:	b	40c928 <clear@@Base+0x8de8>
  40c918:	ldur	x8, [x29, #-8]
  40c91c:	add	x8, x8, #0x1
  40c920:	stur	x8, [x29, #-8]
  40c924:	b	40c8e0 <clear@@Base+0x8da0>
  40c928:	ldr	x8, [sp, #32]
  40c92c:	ldr	x9, [x8]
  40c930:	cbz	x9, 40c940 <clear@@Base+0x8e00>
  40c934:	ldr	x8, [sp, #32]
  40c938:	ldr	x0, [x8]
  40c93c:	bl	401ac0 <free@plt>
  40c940:	ldur	x8, [x29, #-8]
  40c944:	ldrb	w9, [x8]
  40c948:	cbnz	w9, 40c95c <clear@@Base+0x8e1c>
  40c94c:	mov	x8, xzr
  40c950:	ldr	x9, [sp, #32]
  40c954:	str	x8, [x9]
  40c958:	b	40c96c <clear@@Base+0x8e2c>
  40c95c:	ldur	x0, [x29, #-8]
  40c960:	bl	402260 <setlocale@plt+0x600>
  40c964:	ldr	x8, [sp, #32]
  40c968:	str	x0, [x8]
  40c96c:	b	40cae4 <clear@@Base+0x8fa4>
  40c970:	adrp	x8, 43c000 <PC+0x798>
  40c974:	add	x8, x8, #0x7f8
  40c978:	ldr	x0, [x8]
  40c97c:	adrp	x9, 43c000 <PC+0x798>
  40c980:	add	x9, x9, #0x824
  40c984:	ldr	w1, [x9]
  40c988:	ldur	x2, [x29, #-8]
  40c98c:	adrp	x9, 43c000 <PC+0x798>
  40c990:	add	x9, x9, #0x818
  40c994:	ldr	w3, [x9]
  40c998:	str	x8, [sp]
  40c99c:	bl	419420 <clear@@Base+0x158e0>
  40c9a0:	mov	x8, xzr
  40c9a4:	ldr	x9, [sp]
  40c9a8:	str	x8, [x9]
  40c9ac:	b	40cae4 <clear@@Base+0x8fa4>
  40c9b0:	ldur	x8, [x29, #-8]
  40c9b4:	ldrb	w0, [x8]
  40c9b8:	ldur	x8, [x29, #-8]
  40c9bc:	ldrb	w1, [x8, #1]
  40c9c0:	ldr	x8, [sp, #40]
  40c9c4:	ldr	x9, [x8]
  40c9c8:	mov	w2, #0x1                   	// #1
  40c9cc:	mov	w3, w9
  40c9d0:	bl	4042b8 <clear@@Base+0x778>
  40c9d4:	b	40cae4 <clear@@Base+0x8fa4>
  40c9d8:	ldur	x8, [x29, #-8]
  40c9dc:	ldrb	w0, [x8, #1]
  40c9e0:	ldur	x8, [x29, #-8]
  40c9e4:	ldrb	w1, [x8]
  40c9e8:	ldr	x8, [sp, #40]
  40c9ec:	ldr	x9, [x8]
  40c9f0:	mov	w10, wzr
  40c9f4:	mov	w2, w10
  40c9f8:	mov	w3, w9
  40c9fc:	bl	4042b8 <clear@@Base+0x778>
  40ca00:	b	40cae4 <clear@@Base+0x8fa4>
  40ca04:	ldur	x8, [x29, #-24]
  40ca08:	ldr	w9, [x8]
  40ca0c:	cbz	w9, 40ca14 <clear@@Base+0x8ed4>
  40ca10:	b	40cae4 <clear@@Base+0x8fa4>
  40ca14:	ldur	x0, [x29, #-8]
  40ca18:	bl	40f190 <clear@@Base+0xb650>
  40ca1c:	bl	41f5fc <winch@@Base+0x400>
  40ca20:	b	40cae4 <clear@@Base+0x8fa4>
  40ca24:	ldur	x8, [x29, #-8]
  40ca28:	ldrb	w9, [x8]
  40ca2c:	cmp	w9, #0x21
  40ca30:	b.eq	40ca5c <clear@@Base+0x8f1c>  // b.none
  40ca34:	ldur	x8, [x29, #-32]
  40ca38:	ldr	x9, [x8]
  40ca3c:	cbz	x9, 40ca4c <clear@@Base+0x8f0c>
  40ca40:	ldur	x8, [x29, #-32]
  40ca44:	ldr	x0, [x8]
  40ca48:	bl	401ac0 <free@plt>
  40ca4c:	ldur	x0, [x29, #-8]
  40ca50:	bl	40fb20 <clear@@Base+0xbfe0>
  40ca54:	ldur	x8, [x29, #-32]
  40ca58:	str	x0, [x8]
  40ca5c:	ldur	x8, [x29, #-24]
  40ca60:	ldr	w9, [x8]
  40ca64:	cbz	w9, 40ca6c <clear@@Base+0x8f2c>
  40ca68:	b	40cae4 <clear@@Base+0x8fa4>
  40ca6c:	ldur	x8, [x29, #-32]
  40ca70:	ldr	x9, [x8]
  40ca74:	cbnz	x9, 40ca90 <clear@@Base+0x8f50>
  40ca78:	adrp	x0, 420000 <winch@@Base+0xe04>
  40ca7c:	add	x0, x0, #0xeab
  40ca80:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40ca84:	add	x1, x1, #0xe2f
  40ca88:	bl	4166ac <clear@@Base+0x12b6c>
  40ca8c:	b	40caa4 <clear@@Base+0x8f64>
  40ca90:	ldur	x8, [x29, #-32]
  40ca94:	ldr	x0, [x8]
  40ca98:	adrp	x1, 421000 <winch@@Base+0x1e04>
  40ca9c:	add	x1, x1, #0xe2f
  40caa0:	bl	4166ac <clear@@Base+0x12b6c>
  40caa4:	b	40cae4 <clear@@Base+0x8fa4>
  40caa8:	ldur	x8, [x29, #-24]
  40caac:	ldr	w9, [x8]
  40cab0:	cbz	w9, 40cab8 <clear@@Base+0x8f78>
  40cab4:	b	40cae4 <clear@@Base+0x8fa4>
  40cab8:	adrp	x8, 43c000 <PC+0x798>
  40cabc:	add	x8, x8, #0x820
  40cac0:	ldrb	w0, [x8]
  40cac4:	ldur	x1, [x29, #-8]
  40cac8:	bl	416938 <clear@@Base+0x12df8>
  40cacc:	adrp	x8, 421000 <winch@@Base+0x1e04>
  40cad0:	add	x8, x8, #0xe35
  40cad4:	mov	x0, x8
  40cad8:	mov	x8, xzr
  40cadc:	mov	x1, x8
  40cae0:	bl	41aa84 <error@@Base>
  40cae4:	ldp	x29, x30, [sp, #80]
  40cae8:	add	sp, sp, #0x60
  40caec:	ret
  40caf0:	sub	sp, sp, #0x40
  40caf4:	stp	x29, x30, [sp, #48]
  40caf8:	add	x29, sp, #0x30
  40cafc:	adrp	x8, 43c000 <PC+0x798>
  40cb00:	add	x8, x8, #0x818
  40cb04:	stur	w0, [x29, #-8]
  40cb08:	ldr	w9, [x8]
  40cb0c:	and	w9, w9, #0xffffffbf
  40cb10:	stur	w9, [x29, #-12]
  40cb14:	ldur	w9, [x29, #-12]
  40cb18:	str	x8, [sp, #24]
  40cb1c:	cbnz	w9, 40cb5c <clear@@Base+0x901c>
  40cb20:	ldur	w8, [x29, #-8]
  40cb24:	cmp	w8, #0x5f
  40cb28:	cset	w8, eq  // eq = none
  40cb2c:	eor	w8, w8, #0x1
  40cb30:	tbnz	w8, #0, 40cb58 <clear@@Base+0x9018>
  40cb34:	b	40cb38 <clear@@Base+0x8ff8>
  40cb38:	adrp	x8, 43c000 <PC+0x798>
  40cb3c:	add	x8, x8, #0x81c
  40cb40:	mov	w9, #0x1                   	// #1
  40cb44:	str	w9, [x8]
  40cb48:	bl	40c2c0 <clear@@Base+0x8780>
  40cb4c:	mov	w9, #0x2                   	// #2
  40cb50:	stur	w9, [x29, #-4]
  40cb54:	b	40cc30 <clear@@Base+0x90f0>
  40cb58:	b	40cc2c <clear@@Base+0x90ec>
  40cb5c:	ldur	w8, [x29, #-8]
  40cb60:	subs	w8, w8, #0x10
  40cb64:	mov	w9, w8
  40cb68:	ubfx	x9, x9, #0, #32
  40cb6c:	cmp	x9, #0x1d
  40cb70:	str	x9, [sp, #16]
  40cb74:	b.hi	40cc2c <clear@@Base+0x90ec>  // b.pmore
  40cb78:	adrp	x8, 421000 <winch@@Base+0x1e04>
  40cb7c:	add	x8, x8, #0xc6c
  40cb80:	ldr	x11, [sp, #16]
  40cb84:	ldrsw	x10, [x8, x11, lsl #2]
  40cb88:	add	x9, x8, x10
  40cb8c:	br	x9
  40cb90:	ldur	w8, [x29, #-12]
  40cb94:	mov	w9, #0x2                   	// #2
  40cb98:	mov	w10, #0x1                   	// #1
  40cb9c:	cmp	w8, #0x2
  40cba0:	csel	w8, w10, w9, eq  // eq = none
  40cba4:	ldr	x11, [sp, #24]
  40cba8:	str	w8, [x11]
  40cbac:	str	w9, [sp, #12]
  40cbb0:	bl	40c2c0 <clear@@Base+0x8780>
  40cbb4:	ldr	w8, [sp, #12]
  40cbb8:	stur	w8, [x29, #-4]
  40cbbc:	b	40cc30 <clear@@Base+0x90f0>
  40cbc0:	ldur	w8, [x29, #-12]
  40cbc4:	mov	w9, #0x3                   	// #3
  40cbc8:	mov	w10, #0x1                   	// #1
  40cbcc:	cmp	w8, #0x3
  40cbd0:	csel	w8, w10, w9, eq  // eq = none
  40cbd4:	ldr	x11, [sp, #24]
  40cbd8:	str	w8, [x11]
  40cbdc:	bl	40c2c0 <clear@@Base+0x8780>
  40cbe0:	mov	w8, #0x2                   	// #2
  40cbe4:	stur	w8, [x29, #-4]
  40cbe8:	b	40cc30 <clear@@Base+0x90f0>
  40cbec:	ldr	x8, [sp, #24]
  40cbf0:	ldr	w9, [x8]
  40cbf4:	eor	w9, w9, #0x40
  40cbf8:	str	w9, [x8]
  40cbfc:	bl	40c2c0 <clear@@Base+0x8780>
  40cc00:	mov	w9, #0x2                   	// #2
  40cc04:	stur	w9, [x29, #-4]
  40cc08:	b	40cc30 <clear@@Base+0x90f0>
  40cc0c:	adrp	x8, 43c000 <PC+0x798>
  40cc10:	add	x8, x8, #0x81c
  40cc14:	mov	w9, #0x1                   	// #1
  40cc18:	str	w9, [x8]
  40cc1c:	bl	40c2c0 <clear@@Base+0x8780>
  40cc20:	mov	w9, #0x2                   	// #2
  40cc24:	stur	w9, [x29, #-4]
  40cc28:	b	40cc30 <clear@@Base+0x90f0>
  40cc2c:	stur	wzr, [x29, #-4]
  40cc30:	ldur	w0, [x29, #-4]
  40cc34:	ldp	x29, x30, [sp, #48]
  40cc38:	add	sp, sp, #0x40
  40cc3c:	ret
  40cc40:	sub	sp, sp, #0x40
  40cc44:	stp	x29, x30, [sp, #48]
  40cc48:	add	x29, sp, #0x30
  40cc4c:	adrp	x8, 43c000 <PC+0x798>
  40cc50:	add	x8, x8, #0x7f8
  40cc54:	stur	w0, [x29, #-8]
  40cc58:	ldr	x9, [x8]
  40cc5c:	str	x8, [sp, #8]
  40cc60:	cbz	x9, 40cc88 <clear@@Base+0x9148>
  40cc64:	ldur	w0, [x29, #-8]
  40cc68:	bl	40c3bc <clear@@Base+0x887c>
  40cc6c:	cbz	w0, 40cc7c <clear@@Base+0x913c>
  40cc70:	mov	w8, #0x1                   	// #1
  40cc74:	stur	w8, [x29, #-4]
  40cc78:	b	40cdb4 <clear@@Base+0x9274>
  40cc7c:	mov	w8, #0x2                   	// #2
  40cc80:	stur	w8, [x29, #-4]
  40cc84:	b	40cdb4 <clear@@Base+0x9274>
  40cc88:	ldur	w0, [x29, #-8]
  40cc8c:	bl	407b50 <clear@@Base+0x4010>
  40cc90:	cmp	w0, #0x1
  40cc94:	b.ne	40cca4 <clear@@Base+0x9164>  // b.any
  40cc98:	mov	w8, #0x1                   	// #1
  40cc9c:	stur	w8, [x29, #-4]
  40cca0:	b	40cdb4 <clear@@Base+0x9274>
  40cca4:	bl	4082c0 <clear@@Base+0x4780>
  40cca8:	stur	x0, [x29, #-16]
  40ccac:	ldur	x8, [x29, #-16]
  40ccb0:	ldrb	w9, [x8]
  40ccb4:	mov	w10, #0x0                   	// #0
  40ccb8:	cmp	w9, #0x61
  40ccbc:	str	w10, [sp, #4]
  40ccc0:	b.lt	40ccd8 <clear@@Base+0x9198>  // b.tstop
  40ccc4:	ldur	x8, [x29, #-16]
  40ccc8:	ldrb	w9, [x8]
  40cccc:	cmp	w9, #0x7a
  40ccd0:	cset	w9, le
  40ccd4:	str	w9, [sp, #4]
  40ccd8:	ldr	w8, [sp, #4]
  40ccdc:	and	w8, w8, #0x1
  40cce0:	adrp	x9, 43c000 <PC+0x798>
  40cce4:	add	x9, x9, #0x824
  40cce8:	str	w8, [x9]
  40ccec:	add	x2, sp, #0x14
  40ccf0:	str	wzr, [sp, #20]
  40ccf4:	sub	x0, x29, #0x10
  40ccf8:	add	x1, sp, #0x18
  40ccfc:	bl	419edc <clear@@Base+0x1639c>
  40cd00:	ldr	x9, [sp, #8]
  40cd04:	str	x0, [x9]
  40cd08:	ldr	x10, [x9]
  40cd0c:	cbz	x10, 40cd9c <clear@@Base+0x925c>
  40cd10:	bl	4076a8 <clear@@Base+0x3b68>
  40cd14:	bl	40c2c0 <clear@@Base+0x8780>
  40cd18:	ldr	x8, [sp, #24]
  40cd1c:	stur	x8, [x29, #-16]
  40cd20:	ldur	x8, [x29, #-16]
  40cd24:	ldrb	w9, [x8]
  40cd28:	cbz	w9, 40cd98 <clear@@Base+0x9258>
  40cd2c:	ldur	x8, [x29, #-16]
  40cd30:	ldrb	w9, [x8]
  40cd34:	stur	w9, [x29, #-8]
  40cd38:	adrp	x8, 43c000 <PC+0x798>
  40cd3c:	add	x8, x8, #0x824
  40cd40:	ldr	w9, [x8]
  40cd44:	cbnz	w9, 40cd70 <clear@@Base+0x9230>
  40cd48:	ldur	w8, [x29, #-8]
  40cd4c:	cmp	w8, #0x61
  40cd50:	b.lt	40cd70 <clear@@Base+0x9230>  // b.tstop
  40cd54:	ldur	w8, [x29, #-8]
  40cd58:	cmp	w8, #0x7a
  40cd5c:	b.gt	40cd70 <clear@@Base+0x9230>
  40cd60:	ldur	w8, [x29, #-8]
  40cd64:	subs	w8, w8, #0x61
  40cd68:	add	w8, w8, #0x41
  40cd6c:	stur	w8, [x29, #-8]
  40cd70:	ldur	w0, [x29, #-8]
  40cd74:	bl	407b50 <clear@@Base+0x4010>
  40cd78:	cbz	w0, 40cd88 <clear@@Base+0x9248>
  40cd7c:	mov	w8, #0x1                   	// #1
  40cd80:	stur	w8, [x29, #-4]
  40cd84:	b	40cdb4 <clear@@Base+0x9274>
  40cd88:	ldur	x8, [x29, #-16]
  40cd8c:	add	x8, x8, #0x1
  40cd90:	stur	x8, [x29, #-16]
  40cd94:	b	40cd20 <clear@@Base+0x91e0>
  40cd98:	b	40cdac <clear@@Base+0x926c>
  40cd9c:	ldr	w8, [sp, #20]
  40cda0:	cmp	w8, #0x1
  40cda4:	b.eq	40cdac <clear@@Base+0x926c>  // b.none
  40cda8:	bl	403af8 <setlocale@plt+0x1e98>
  40cdac:	mov	w8, #0x2                   	// #2
  40cdb0:	stur	w8, [x29, #-4]
  40cdb4:	ldur	w0, [x29, #-4]
  40cdb8:	ldp	x29, x30, [sp, #48]
  40cdbc:	add	sp, sp, #0x40
  40cdc0:	ret
  40cdc4:	sub	sp, sp, #0x20
  40cdc8:	stp	x29, x30, [sp, #16]
  40cdcc:	add	x29, sp, #0x10
  40cdd0:	adrp	x8, 43c000 <PC+0x798>
  40cdd4:	add	x8, x8, #0x7d8
  40cdd8:	stur	w0, [x29, #-4]
  40cddc:	ldur	w9, [x29, #-4]
  40cde0:	str	w9, [x8]
  40cde4:	bl	403778 <setlocale@plt+0x1b18>
  40cde8:	bl	403ba0 <clear@@Base+0x60>
  40cdec:	bl	40770c <clear@@Base+0x3bcc>
  40cdf0:	ldp	x29, x30, [sp, #16]
  40cdf4:	add	sp, sp, #0x20
  40cdf8:	ret
  40cdfc:	sub	sp, sp, #0x10
  40ce00:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40ce04:	add	x8, x8, #0xe10
  40ce08:	str	w0, [sp, #12]
  40ce0c:	str	w1, [sp, #8]
  40ce10:	ldr	w9, [x8]
  40ce14:	cbz	w9, 40ce28 <clear@@Base+0x92e8>
  40ce18:	ldr	w8, [sp, #12]
  40ce1c:	mov	w9, #0x4                   	// #4
  40ce20:	mul	w8, w8, w9
  40ce24:	str	w8, [sp, #12]
  40ce28:	ldr	w8, [sp, #12]
  40ce2c:	add	w0, w8, #0x1
  40ce30:	add	sp, sp, #0x10
  40ce34:	ret
  40ce38:	sub	sp, sp, #0x20
  40ce3c:	stp	x29, x30, [sp, #16]
  40ce40:	add	x29, sp, #0x10
  40ce44:	mov	w8, #0x4                   	// #4
  40ce48:	stur	w0, [x29, #-4]
  40ce4c:	ldur	w1, [x29, #-4]
  40ce50:	mov	w0, w8
  40ce54:	bl	40235c <setlocale@plt+0x6fc>
  40ce58:	str	x0, [sp]
  40ce5c:	str	wzr, [sp, #8]
  40ce60:	ldr	w8, [sp, #8]
  40ce64:	ldur	w9, [x29, #-4]
  40ce68:	cmp	w8, w9
  40ce6c:	b.ge	40ce90 <clear@@Base+0x9350>  // b.tcont
  40ce70:	ldr	x8, [sp]
  40ce74:	ldrsw	x9, [sp, #8]
  40ce78:	mov	w10, #0xffffffff            	// #-1
  40ce7c:	str	w10, [x8, x9, lsl #2]
  40ce80:	ldr	w8, [sp, #8]
  40ce84:	add	w8, w8, #0x1
  40ce88:	str	w8, [sp, #8]
  40ce8c:	b	40ce60 <clear@@Base+0x9320>
  40ce90:	ldr	x0, [sp]
  40ce94:	ldp	x29, x30, [sp, #16]
  40ce98:	add	sp, sp, #0x20
  40ce9c:	ret
  40cea0:	sub	sp, sp, #0x80
  40cea4:	stp	x29, x30, [sp, #112]
  40cea8:	add	x29, sp, #0x70
  40ceac:	stur	x0, [x29, #-8]
  40ceb0:	stur	x1, [x29, #-16]
  40ceb4:	stur	x2, [x29, #-24]
  40ceb8:	stur	x3, [x29, #-32]
  40cebc:	stur	w4, [x29, #-36]
  40cec0:	ldur	x8, [x29, #-8]
  40cec4:	str	x8, [sp, #56]
  40cec8:	ldur	x8, [x29, #-32]
  40cecc:	cbz	x8, 40cee8 <clear@@Base+0x93a8>
  40ced0:	ldur	x8, [x29, #-16]
  40ced4:	ldur	x9, [x29, #-32]
  40ced8:	ldrsw	x9, [x9]
  40cedc:	add	x8, x8, x9
  40cee0:	str	x8, [sp, #40]
  40cee4:	b	40cf04 <clear@@Base+0x93c4>
  40cee8:	ldur	x8, [x29, #-16]
  40ceec:	ldur	x0, [x29, #-16]
  40cef0:	str	x8, [sp, #16]
  40cef4:	bl	4017e0 <strlen@plt>
  40cef8:	ldr	x8, [sp, #16]
  40cefc:	add	x9, x8, x0
  40cf00:	str	x9, [sp, #40]
  40cf04:	ldur	x8, [x29, #-16]
  40cf08:	str	x8, [sp, #48]
  40cf0c:	ldur	x8, [x29, #-8]
  40cf10:	stur	x8, [x29, #-48]
  40cf14:	ldr	x8, [sp, #48]
  40cf18:	ldr	x9, [sp, #40]
  40cf1c:	cmp	x8, x9
  40cf20:	b.cs	40d104 <clear@@Base+0x95c4>  // b.hs, b.nlast
  40cf24:	add	x0, sp, #0x30
  40cf28:	ldr	x8, [sp, #48]
  40cf2c:	ldur	x9, [x29, #-16]
  40cf30:	subs	x8, x8, x9
  40cf34:	str	w8, [sp, #28]
  40cf38:	ldur	x9, [x29, #-48]
  40cf3c:	ldur	x10, [x29, #-8]
  40cf40:	subs	x9, x9, x10
  40cf44:	str	w9, [sp, #24]
  40cf48:	ldr	x2, [sp, #40]
  40cf4c:	mov	w1, #0x1                   	// #1
  40cf50:	bl	406f4c <clear@@Base+0x340c>
  40cf54:	str	x0, [sp, #32]
  40cf58:	ldur	w8, [x29, #-36]
  40cf5c:	and	w8, w8, #0x2
  40cf60:	cbz	w8, 40d028 <clear@@Base+0x94e8>
  40cf64:	ldr	x8, [sp, #32]
  40cf68:	cmp	x8, #0x8
  40cf6c:	b.ne	40d028 <clear@@Base+0x94e8>  // b.any
  40cf70:	ldur	x8, [x29, #-48]
  40cf74:	ldur	x9, [x29, #-8]
  40cf78:	cmp	x8, x9
  40cf7c:	b.ls	40d028 <clear@@Base+0x94e8>  // b.plast
  40cf80:	ldur	x8, [x29, #-48]
  40cf84:	mov	x9, #0xffffffffffffffff    	// #-1
  40cf88:	add	x8, x8, x9
  40cf8c:	stur	x8, [x29, #-48]
  40cf90:	ldur	x8, [x29, #-48]
  40cf94:	ldur	x9, [x29, #-8]
  40cf98:	mov	w10, #0x0                   	// #0
  40cf9c:	cmp	x8, x9
  40cfa0:	str	w10, [sp, #12]
  40cfa4:	b.ls	40d01c <clear@@Base+0x94dc>  // b.plast
  40cfa8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40cfac:	add	x8, x8, #0xe10
  40cfb0:	ldr	w9, [x8]
  40cfb4:	mov	w10, #0x0                   	// #0
  40cfb8:	str	w10, [sp, #12]
  40cfbc:	cbz	w9, 40d01c <clear@@Base+0x94dc>
  40cfc0:	ldur	x8, [x29, #-48]
  40cfc4:	ldrb	w9, [x8]
  40cfc8:	and	w9, w9, #0x80
  40cfcc:	mov	w10, #0x0                   	// #0
  40cfd0:	str	w10, [sp, #12]
  40cfd4:	cbz	w9, 40d01c <clear@@Base+0x94dc>
  40cfd8:	ldur	x8, [x29, #-48]
  40cfdc:	ldrb	w9, [x8]
  40cfe0:	and	w9, w9, #0xc0
  40cfe4:	mov	w10, #0x0                   	// #0
  40cfe8:	cmp	w9, #0xc0
  40cfec:	str	w10, [sp, #8]
  40cff0:	b.ne	40d010 <clear@@Base+0x94d0>  // b.any
  40cff4:	ldur	x8, [x29, #-48]
  40cff8:	ldrb	w9, [x8]
  40cffc:	and	w9, w9, #0xfe
  40d000:	cmp	w9, #0xfe
  40d004:	cset	w9, eq  // eq = none
  40d008:	eor	w9, w9, #0x1
  40d00c:	str	w9, [sp, #8]
  40d010:	ldr	w8, [sp, #8]
  40d014:	eor	w8, w8, #0x1
  40d018:	str	w8, [sp, #12]
  40d01c:	ldr	w8, [sp, #12]
  40d020:	tbnz	w8, #0, 40cf80 <clear@@Base+0x9440>
  40d024:	b	40d0e8 <clear@@Base+0x95a8>
  40d028:	ldur	w8, [x29, #-36]
  40d02c:	and	w8, w8, #0x8
  40d030:	cbz	w8, 40d090 <clear@@Base+0x9550>
  40d034:	ldr	x8, [sp, #32]
  40d038:	cmp	x8, #0x1b
  40d03c:	b.eq	40d04c <clear@@Base+0x950c>  // b.none
  40d040:	ldr	x8, [sp, #32]
  40d044:	cmp	x8, #0x9b
  40d048:	b.ne	40d090 <clear@@Base+0x9550>  // b.any
  40d04c:	ldr	x8, [sp, #48]
  40d050:	add	x8, x8, #0x1
  40d054:	str	x8, [sp, #48]
  40d058:	ldr	x8, [sp, #48]
  40d05c:	ldr	x9, [sp, #40]
  40d060:	cmp	x8, x9
  40d064:	b.cs	40d08c <clear@@Base+0x954c>  // b.hs, b.nlast
  40d068:	ldr	x8, [sp, #48]
  40d06c:	add	x9, x8, #0x1
  40d070:	str	x9, [sp, #48]
  40d074:	ldrb	w10, [x8]
  40d078:	mov	w0, w10
  40d07c:	bl	413aa8 <clear@@Base+0xff68>
  40d080:	cbnz	w0, 40d088 <clear@@Base+0x9548>
  40d084:	b	40d08c <clear@@Base+0x954c>
  40d088:	b	40d058 <clear@@Base+0x9518>
  40d08c:	b	40d0e8 <clear@@Base+0x95a8>
  40d090:	ldur	w8, [x29, #-36]
  40d094:	and	w8, w8, #0x1
  40d098:	cbz	w8, 40d0c4 <clear@@Base+0x9584>
  40d09c:	ldr	x8, [sp, #32]
  40d0a0:	mov	w0, w8
  40d0a4:	bl	401b30 <iswupper@plt>
  40d0a8:	cbz	w0, 40d0c4 <clear@@Base+0x9584>
  40d0ac:	ldr	x8, [sp, #32]
  40d0b0:	mov	w0, w8
  40d0b4:	bl	401c10 <towlower@plt>
  40d0b8:	mov	w9, w0
  40d0bc:	ubfx	x9, x9, #0, #32
  40d0c0:	str	x9, [sp, #32]
  40d0c4:	ldr	x1, [sp, #32]
  40d0c8:	sub	x0, x29, #0x30
  40d0cc:	bl	40671c <clear@@Base+0x2bdc>
  40d0d0:	ldur	x8, [x29, #-24]
  40d0d4:	cbz	x8, 40d0e8 <clear@@Base+0x95a8>
  40d0d8:	ldr	w8, [sp, #28]
  40d0dc:	ldur	x9, [x29, #-24]
  40d0e0:	ldrsw	x10, [sp, #24]
  40d0e4:	str	w8, [x9, x10, lsl #2]
  40d0e8:	ldur	x8, [x29, #-48]
  40d0ec:	ldr	x9, [sp, #56]
  40d0f0:	cmp	x8, x9
  40d0f4:	b.ls	40d100 <clear@@Base+0x95c0>  // b.plast
  40d0f8:	ldur	x8, [x29, #-48]
  40d0fc:	str	x8, [sp, #56]
  40d100:	b	40cf14 <clear@@Base+0x93d4>
  40d104:	ldur	w8, [x29, #-36]
  40d108:	and	w8, w8, #0x4
  40d10c:	cbz	w8, 40d140 <clear@@Base+0x9600>
  40d110:	ldr	x8, [sp, #56]
  40d114:	ldur	x9, [x29, #-8]
  40d118:	cmp	x8, x9
  40d11c:	b.ls	40d140 <clear@@Base+0x9600>  // b.plast
  40d120:	ldr	x8, [sp, #56]
  40d124:	ldurb	w9, [x8, #-1]
  40d128:	cmp	w9, #0xd
  40d12c:	b.ne	40d140 <clear@@Base+0x9600>  // b.any
  40d130:	ldr	x8, [sp, #56]
  40d134:	mov	x9, #0xffffffffffffffff    	// #-1
  40d138:	add	x8, x8, x9
  40d13c:	str	x8, [sp, #56]
  40d140:	ldr	x8, [sp, #56]
  40d144:	mov	w9, #0x0                   	// #0
  40d148:	strb	w9, [x8]
  40d14c:	ldur	x8, [x29, #-32]
  40d150:	cbz	x8, 40d168 <clear@@Base+0x9628>
  40d154:	ldr	x8, [sp, #56]
  40d158:	ldur	x9, [x29, #-8]
  40d15c:	subs	x8, x8, x9
  40d160:	ldur	x9, [x29, #-32]
  40d164:	str	w8, [x9]
  40d168:	ldp	x29, x30, [sp, #112]
  40d16c:	add	sp, sp, #0x80
  40d170:	ret
  40d174:	sub	sp, sp, #0x30
  40d178:	stp	x29, x30, [sp, #32]
  40d17c:	add	x29, sp, #0x20
  40d180:	adrp	x8, 43c000 <PC+0x798>
  40d184:	add	x8, x8, #0x830
  40d188:	adrp	x9, 43c000 <PC+0x798>
  40d18c:	add	x9, x9, #0x838
  40d190:	adrp	x10, 43c000 <PC+0x798>
  40d194:	add	x10, x10, #0x840
  40d198:	adrp	x11, 43c000 <PC+0x798>
  40d19c:	add	x11, x11, #0x848
  40d1a0:	ldr	x0, [x8]
  40d1a4:	stur	x9, [x29, #-8]
  40d1a8:	str	x10, [sp, #16]
  40d1ac:	str	x11, [sp, #8]
  40d1b0:	bl	40d1e4 <clear@@Base+0x96a4>
  40d1b4:	ldur	x8, [x29, #-8]
  40d1b8:	ldr	x0, [x8]
  40d1bc:	bl	40d1e4 <clear@@Base+0x96a4>
  40d1c0:	ldr	x8, [sp, #16]
  40d1c4:	ldr	x0, [x8]
  40d1c8:	bl	40d1e4 <clear@@Base+0x96a4>
  40d1cc:	ldr	x8, [sp, #8]
  40d1d0:	ldr	x0, [x8]
  40d1d4:	bl	40d1e4 <clear@@Base+0x96a4>
  40d1d8:	ldp	x29, x30, [sp, #32]
  40d1dc:	add	sp, sp, #0x30
  40d1e0:	ret
  40d1e4:	sub	sp, sp, #0x20
  40d1e8:	stp	x29, x30, [sp, #16]
  40d1ec:	add	x29, sp, #0x10
  40d1f0:	str	x0, [sp, #8]
  40d1f4:	ldr	x8, [sp, #8]
  40d1f8:	str	x8, [sp]
  40d1fc:	ldr	x8, [sp]
  40d200:	cbz	x8, 40d238 <clear@@Base+0x96f8>
  40d204:	ldr	x8, [sp]
  40d208:	ldr	x0, [x8, #8]
  40d20c:	ldr	x8, [sp]
  40d210:	ldr	x8, [x8, #16]
  40d214:	ldr	x9, [sp]
  40d218:	ldr	x9, [x9, #8]
  40d21c:	subs	x8, x8, x9
  40d220:	mov	w1, w8
  40d224:	bl	40dccc <clear@@Base+0xa18c>
  40d228:	ldr	x8, [sp]
  40d22c:	ldr	x8, [x8]
  40d230:	str	x8, [sp]
  40d234:	b	40d1fc <clear@@Base+0x96bc>
  40d238:	ldp	x29, x30, [sp, #16]
  40d23c:	add	sp, sp, #0x20
  40d240:	ret
  40d244:	sub	sp, sp, #0x60
  40d248:	stp	x29, x30, [sp, #80]
  40d24c:	add	x29, sp, #0x50
  40d250:	adrp	x0, 43a000 <winch@@Base+0x1ae04>
  40d254:	add	x0, x0, #0x52c
  40d258:	mov	w1, #0x1f1                 	// #497
  40d25c:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  40d260:	add	x8, x8, #0x71d
  40d264:	mov	w9, #0xc9                  	// #201
  40d268:	mov	x10, xzr
  40d26c:	adrp	x11, 421000 <winch@@Base+0x1e04>
  40d270:	add	x11, x11, #0xee8
  40d274:	mov	w12, #0x1                   	// #1
  40d278:	adrp	x13, 421000 <winch@@Base+0x1e04>
  40d27c:	add	x13, x13, #0xefa
  40d280:	adrp	x14, 421000 <winch@@Base+0x1e04>
  40d284:	add	x14, x14, #0xf09
  40d288:	adrp	x15, 421000 <winch@@Base+0x1e04>
  40d28c:	add	x15, x15, #0xf16
  40d290:	adrp	x16, 421000 <winch@@Base+0x1e04>
  40d294:	add	x16, x16, #0xf1e
  40d298:	mov	w17, wzr
  40d29c:	stur	x8, [x29, #-8]
  40d2a0:	stur	w9, [x29, #-12]
  40d2a4:	stur	x10, [x29, #-24]
  40d2a8:	stur	x11, [x29, #-32]
  40d2ac:	stur	w12, [x29, #-36]
  40d2b0:	str	x13, [sp, #32]
  40d2b4:	str	x14, [sp, #24]
  40d2b8:	str	x15, [sp, #16]
  40d2bc:	str	x16, [sp, #8]
  40d2c0:	str	w17, [sp, #4]
  40d2c4:	bl	40d310 <clear@@Base+0x97d0>
  40d2c8:	ldur	x0, [x29, #-8]
  40d2cc:	ldur	w1, [x29, #-12]
  40d2d0:	bl	40d368 <clear@@Base+0x9828>
  40d2d4:	ldur	x0, [x29, #-24]
  40d2d8:	ldur	x1, [x29, #-32]
  40d2dc:	ldur	w2, [x29, #-36]
  40d2e0:	bl	40d3c0 <clear@@Base+0x9880>
  40d2e4:	ldr	x0, [sp, #32]
  40d2e8:	ldr	x1, [sp, #24]
  40d2ec:	ldur	w2, [x29, #-36]
  40d2f0:	bl	40d3c0 <clear@@Base+0x9880>
  40d2f4:	ldr	x0, [sp, #16]
  40d2f8:	ldr	x1, [sp, #8]
  40d2fc:	ldr	w2, [sp, #4]
  40d300:	bl	40d3c0 <clear@@Base+0x9880>
  40d304:	ldp	x29, x30, [sp, #80]
  40d308:	add	sp, sp, #0x60
  40d30c:	ret
  40d310:	sub	sp, sp, #0x20
  40d314:	stp	x29, x30, [sp, #16]
  40d318:	add	x29, sp, #0x10
  40d31c:	adrp	x8, 43c000 <PC+0x798>
  40d320:	add	x8, x8, #0x830
  40d324:	str	x0, [sp, #8]
  40d328:	str	w1, [sp, #4]
  40d32c:	ldr	x1, [sp, #8]
  40d330:	ldr	w2, [sp, #4]
  40d334:	mov	x0, x8
  40d338:	bl	40d474 <clear@@Base+0x9934>
  40d33c:	cmp	w0, #0x0
  40d340:	cset	w9, ge  // ge = tcont
  40d344:	tbnz	w9, #0, 40d35c <clear@@Base+0x981c>
  40d348:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40d34c:	add	x0, x0, #0xf24
  40d350:	mov	x8, xzr
  40d354:	mov	x1, x8
  40d358:	bl	41aa84 <error@@Base>
  40d35c:	ldp	x29, x30, [sp, #16]
  40d360:	add	sp, sp, #0x20
  40d364:	ret
  40d368:	sub	sp, sp, #0x20
  40d36c:	stp	x29, x30, [sp, #16]
  40d370:	add	x29, sp, #0x10
  40d374:	adrp	x8, 43c000 <PC+0x798>
  40d378:	add	x8, x8, #0x838
  40d37c:	str	x0, [sp, #8]
  40d380:	str	w1, [sp, #4]
  40d384:	ldr	x1, [sp, #8]
  40d388:	ldr	w2, [sp, #4]
  40d38c:	mov	x0, x8
  40d390:	bl	40d474 <clear@@Base+0x9934>
  40d394:	cmp	w0, #0x0
  40d398:	cset	w9, ge  // ge = tcont
  40d39c:	tbnz	w9, #0, 40d3b4 <clear@@Base+0x9874>
  40d3a0:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40d3a4:	add	x0, x0, #0xf44
  40d3a8:	mov	x8, xzr
  40d3ac:	mov	x1, x8
  40d3b0:	bl	41aa84 <error@@Base>
  40d3b4:	ldp	x29, x30, [sp, #16]
  40d3b8:	add	sp, sp, #0x20
  40d3bc:	ret
  40d3c0:	sub	sp, sp, #0x40
  40d3c4:	stp	x29, x30, [sp, #48]
  40d3c8:	add	x29, sp, #0x30
  40d3cc:	stur	x0, [x29, #-8]
  40d3d0:	stur	x1, [x29, #-16]
  40d3d4:	stur	w2, [x29, #-20]
  40d3d8:	ldur	x8, [x29, #-8]
  40d3dc:	cbz	x8, 40d400 <clear@@Base+0x98c0>
  40d3e0:	ldur	x0, [x29, #-8]
  40d3e4:	bl	40d610 <clear@@Base+0x9ad0>
  40d3e8:	str	x0, [sp, #16]
  40d3ec:	cbz	x0, 40d400 <clear@@Base+0x98c0>
  40d3f0:	ldr	x0, [sp, #16]
  40d3f4:	bl	402260 <setlocale@plt+0x600>
  40d3f8:	str	x0, [sp, #16]
  40d3fc:	b	40d424 <clear@@Base+0x98e4>
  40d400:	ldur	w8, [x29, #-20]
  40d404:	cbz	w8, 40d418 <clear@@Base+0x98d8>
  40d408:	ldur	x0, [x29, #-16]
  40d40c:	bl	402260 <setlocale@plt+0x600>
  40d410:	str	x0, [sp, #16]
  40d414:	b	40d424 <clear@@Base+0x98e4>
  40d418:	ldur	x0, [x29, #-16]
  40d41c:	bl	40f9c8 <clear@@Base+0xbe88>
  40d420:	str	x0, [sp, #16]
  40d424:	ldr	x8, [sp, #16]
  40d428:	cbnz	x8, 40d430 <clear@@Base+0x98f0>
  40d42c:	b	40d468 <clear@@Base+0x9928>
  40d430:	ldr	x0, [sp, #16]
  40d434:	ldur	w1, [x29, #-20]
  40d438:	bl	40d708 <clear@@Base+0x9bc8>
  40d43c:	cmp	w0, #0x0
  40d440:	cset	w8, ge  // ge = tcont
  40d444:	tbnz	w8, #0, 40d460 <clear@@Base+0x9920>
  40d448:	ldr	x8, [sp, #16]
  40d44c:	add	x1, sp, #0x8
  40d450:	str	x8, [sp, #8]
  40d454:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40d458:	add	x0, x0, #0xf69
  40d45c:	bl	41aa84 <error@@Base>
  40d460:	ldr	x0, [sp, #16]
  40d464:	bl	401ac0 <free@plt>
  40d468:	ldp	x29, x30, [sp, #48]
  40d46c:	add	sp, sp, #0x40
  40d470:	ret
  40d474:	sub	sp, sp, #0x40
  40d478:	stp	x29, x30, [sp, #48]
  40d47c:	add	x29, sp, #0x30
  40d480:	stur	x0, [x29, #-16]
  40d484:	str	x1, [sp, #24]
  40d488:	str	w2, [sp, #20]
  40d48c:	ldr	w8, [sp, #20]
  40d490:	cbnz	w8, 40d49c <clear@@Base+0x995c>
  40d494:	stur	wzr, [x29, #-4]
  40d498:	b	40d4fc <clear@@Base+0x99bc>
  40d49c:	mov	x0, #0x1                   	// #1
  40d4a0:	mov	x1, #0x18                  	// #24
  40d4a4:	bl	401a10 <calloc@plt>
  40d4a8:	str	x0, [sp, #8]
  40d4ac:	cbnz	x0, 40d4bc <clear@@Base+0x997c>
  40d4b0:	mov	w8, #0xffffffff            	// #-1
  40d4b4:	stur	w8, [x29, #-4]
  40d4b8:	b	40d4fc <clear@@Base+0x99bc>
  40d4bc:	ldr	x8, [sp, #24]
  40d4c0:	ldr	x9, [sp, #8]
  40d4c4:	str	x8, [x9, #8]
  40d4c8:	ldr	x8, [sp, #24]
  40d4cc:	ldrsw	x9, [sp, #20]
  40d4d0:	add	x8, x8, x9
  40d4d4:	ldr	x9, [sp, #8]
  40d4d8:	str	x8, [x9, #16]
  40d4dc:	ldur	x8, [x29, #-16]
  40d4e0:	ldr	x8, [x8]
  40d4e4:	ldr	x9, [sp, #8]
  40d4e8:	str	x8, [x9]
  40d4ec:	ldr	x8, [sp, #8]
  40d4f0:	ldur	x9, [x29, #-16]
  40d4f4:	str	x8, [x9]
  40d4f8:	stur	wzr, [x29, #-4]
  40d4fc:	ldur	w0, [x29, #-4]
  40d500:	ldp	x29, x30, [sp, #48]
  40d504:	add	sp, sp, #0x40
  40d508:	ret
  40d50c:	sub	sp, sp, #0x20
  40d510:	stp	x29, x30, [sp, #16]
  40d514:	add	x29, sp, #0x10
  40d518:	adrp	x8, 43c000 <PC+0x798>
  40d51c:	add	x8, x8, #0x830
  40d520:	str	x0, [sp, #8]
  40d524:	str	x1, [sp]
  40d528:	ldr	x0, [x8]
  40d52c:	ldr	x1, [sp, #8]
  40d530:	ldr	x2, [sp]
  40d534:	bl	40d544 <clear@@Base+0x9a04>
  40d538:	ldp	x29, x30, [sp, #16]
  40d53c:	add	sp, sp, #0x20
  40d540:	ret
  40d544:	sub	sp, sp, #0x40
  40d548:	stp	x29, x30, [sp, #48]
  40d54c:	add	x29, sp, #0x30
  40d550:	mov	w8, #0x64                  	// #100
  40d554:	stur	x0, [x29, #-8]
  40d558:	stur	x1, [x29, #-16]
  40d55c:	str	x2, [sp, #24]
  40d560:	str	w8, [sp, #12]
  40d564:	ldur	x9, [x29, #-8]
  40d568:	str	x9, [sp, #16]
  40d56c:	ldr	x8, [sp, #16]
  40d570:	cbz	x8, 40d5b4 <clear@@Base+0x9a74>
  40d574:	ldur	x0, [x29, #-16]
  40d578:	ldr	x8, [sp, #16]
  40d57c:	ldr	x1, [x8, #8]
  40d580:	ldr	x8, [sp, #16]
  40d584:	ldr	x2, [x8, #16]
  40d588:	ldr	x3, [sp, #24]
  40d58c:	bl	40de68 <clear@@Base+0xa328>
  40d590:	str	w0, [sp, #12]
  40d594:	ldr	w9, [sp, #12]
  40d598:	cmp	w9, #0x64
  40d59c:	b.eq	40d5a4 <clear@@Base+0x9a64>  // b.none
  40d5a0:	b	40d5b4 <clear@@Base+0x9a74>
  40d5a4:	ldr	x8, [sp, #16]
  40d5a8:	ldr	x8, [x8]
  40d5ac:	str	x8, [sp, #16]
  40d5b0:	b	40d56c <clear@@Base+0x9a2c>
  40d5b4:	ldr	w8, [sp, #12]
  40d5b8:	cmp	w8, #0x66
  40d5bc:	b.ne	40d5c8 <clear@@Base+0x9a88>  // b.any
  40d5c0:	mov	w8, #0x64                  	// #100
  40d5c4:	str	w8, [sp, #12]
  40d5c8:	ldr	w0, [sp, #12]
  40d5cc:	ldp	x29, x30, [sp, #48]
  40d5d0:	add	sp, sp, #0x40
  40d5d4:	ret
  40d5d8:	sub	sp, sp, #0x20
  40d5dc:	stp	x29, x30, [sp, #16]
  40d5e0:	add	x29, sp, #0x10
  40d5e4:	adrp	x8, 43c000 <PC+0x798>
  40d5e8:	add	x8, x8, #0x838
  40d5ec:	str	x0, [sp, #8]
  40d5f0:	str	x1, [sp]
  40d5f4:	ldr	x0, [x8]
  40d5f8:	ldr	x1, [sp, #8]
  40d5fc:	ldr	x2, [sp]
  40d600:	bl	40d544 <clear@@Base+0x9a04>
  40d604:	ldp	x29, x30, [sp, #16]
  40d608:	add	sp, sp, #0x20
  40d60c:	ret
  40d610:	sub	sp, sp, #0x30
  40d614:	stp	x29, x30, [sp, #32]
  40d618:	add	x29, sp, #0x20
  40d61c:	adrp	x8, 43c000 <PC+0x798>
  40d620:	add	x8, x8, #0x840
  40d624:	mov	x2, sp
  40d628:	str	x0, [sp, #16]
  40d62c:	ldr	x0, [x8]
  40d630:	ldr	x1, [sp, #16]
  40d634:	bl	40d544 <clear@@Base+0x9a04>
  40d638:	str	w0, [sp, #12]
  40d63c:	ldr	w9, [sp, #12]
  40d640:	cmp	w9, #0x1
  40d644:	b.ne	40d654 <clear@@Base+0x9b14>  // b.any
  40d648:	ldr	x8, [sp]
  40d64c:	stur	x8, [x29, #-8]
  40d650:	b	40d6bc <clear@@Base+0x9b7c>
  40d654:	ldr	x0, [sp, #16]
  40d658:	bl	401bf0 <getenv@plt>
  40d65c:	str	x0, [sp]
  40d660:	ldr	x8, [sp]
  40d664:	cbz	x8, 40d680 <clear@@Base+0x9b40>
  40d668:	ldr	x8, [sp]
  40d66c:	ldrb	w9, [x8]
  40d670:	cbz	w9, 40d680 <clear@@Base+0x9b40>
  40d674:	ldr	x8, [sp]
  40d678:	stur	x8, [x29, #-8]
  40d67c:	b	40d6bc <clear@@Base+0x9b7c>
  40d680:	adrp	x8, 43c000 <PC+0x798>
  40d684:	add	x8, x8, #0x848
  40d688:	ldr	x0, [x8]
  40d68c:	ldr	x1, [sp, #16]
  40d690:	mov	x2, sp
  40d694:	bl	40d544 <clear@@Base+0x9a04>
  40d698:	str	w0, [sp, #12]
  40d69c:	ldr	w9, [sp, #12]
  40d6a0:	cmp	w9, #0x1
  40d6a4:	b.ne	40d6b4 <clear@@Base+0x9b74>  // b.any
  40d6a8:	ldr	x8, [sp]
  40d6ac:	stur	x8, [x29, #-8]
  40d6b0:	b	40d6bc <clear@@Base+0x9b7c>
  40d6b4:	mov	x8, xzr
  40d6b8:	stur	x8, [x29, #-8]
  40d6bc:	ldur	x0, [x29, #-8]
  40d6c0:	ldp	x29, x30, [sp, #32]
  40d6c4:	add	sp, sp, #0x30
  40d6c8:	ret
  40d6cc:	sub	sp, sp, #0x10
  40d6d0:	str	x0, [sp, #8]
  40d6d4:	ldr	x8, [sp, #8]
  40d6d8:	mov	w9, #0x1                   	// #1
  40d6dc:	str	w9, [sp, #4]
  40d6e0:	cbz	x8, 40d6f8 <clear@@Base+0x9bb8>
  40d6e4:	ldr	x8, [sp, #8]
  40d6e8:	ldrb	w9, [x8]
  40d6ec:	cmp	w9, #0x0
  40d6f0:	cset	w9, eq  // eq = none
  40d6f4:	str	w9, [sp, #4]
  40d6f8:	ldr	w8, [sp, #4]
  40d6fc:	and	w0, w8, #0x1
  40d700:	add	sp, sp, #0x10
  40d704:	ret
  40d708:	sub	sp, sp, #0x50
  40d70c:	stp	x29, x30, [sp, #64]
  40d710:	add	x29, sp, #0x40
  40d714:	adrp	x8, 440000 <PC+0x4798>
  40d718:	add	x8, x8, #0x18c
  40d71c:	stur	x0, [x29, #-16]
  40d720:	stur	w1, [x29, #-20]
  40d724:	ldr	w9, [x8]
  40d728:	cbz	w9, 40d738 <clear@@Base+0x9bf8>
  40d72c:	mov	w8, #0x1                   	// #1
  40d730:	stur	w8, [x29, #-4]
  40d734:	b	40d8c4 <clear@@Base+0x9d84>
  40d738:	ldur	x0, [x29, #-16]
  40d73c:	mov	w8, wzr
  40d740:	mov	w1, w8
  40d744:	bl	401960 <open@plt>
  40d748:	str	w0, [sp, #12]
  40d74c:	ldr	w8, [sp, #12]
  40d750:	cmp	w8, #0x0
  40d754:	cset	w8, ge  // ge = tcont
  40d758:	tbnz	w8, #0, 40d768 <clear@@Base+0x9c28>
  40d75c:	mov	w8, #0x1                   	// #1
  40d760:	stur	w8, [x29, #-4]
  40d764:	b	40d8c4 <clear@@Base+0x9d84>
  40d768:	ldr	w0, [sp, #12]
  40d76c:	bl	410b80 <clear@@Base+0xd040>
  40d770:	str	x0, [sp, #24]
  40d774:	ldr	x8, [sp, #24]
  40d778:	mov	x9, #0xffffffffffffffff    	// #-1
  40d77c:	cmp	x8, x9
  40d780:	b.eq	40d790 <clear@@Base+0x9c50>  // b.none
  40d784:	ldr	x8, [sp, #24]
  40d788:	cmp	x8, #0x3
  40d78c:	b.ge	40d7a4 <clear@@Base+0x9c64>  // b.tcont
  40d790:	ldr	w0, [sp, #12]
  40d794:	bl	401a60 <close@plt>
  40d798:	mov	w8, #0xffffffff            	// #-1
  40d79c:	stur	w8, [x29, #-4]
  40d7a0:	b	40d8c4 <clear@@Base+0x9d84>
  40d7a4:	ldr	x8, [sp, #24]
  40d7a8:	lsl	x8, x8, #32
  40d7ac:	asr	x0, x8, #32
  40d7b0:	mov	x1, #0x1                   	// #1
  40d7b4:	bl	401a10 <calloc@plt>
  40d7b8:	str	x0, [sp, #32]
  40d7bc:	cbnz	x0, 40d7d4 <clear@@Base+0x9c94>
  40d7c0:	ldr	w0, [sp, #12]
  40d7c4:	bl	401a60 <close@plt>
  40d7c8:	mov	w8, #0xffffffff            	// #-1
  40d7cc:	stur	w8, [x29, #-4]
  40d7d0:	b	40d8c4 <clear@@Base+0x9d84>
  40d7d4:	ldr	w0, [sp, #12]
  40d7d8:	mov	x8, xzr
  40d7dc:	mov	x1, x8
  40d7e0:	mov	w9, wzr
  40d7e4:	mov	w2, w9
  40d7e8:	bl	401880 <lseek@plt>
  40d7ec:	mov	x8, #0xffffffffffffffff    	// #-1
  40d7f0:	cmp	x0, x8
  40d7f4:	b.ne	40d814 <clear@@Base+0x9cd4>  // b.any
  40d7f8:	ldr	x0, [sp, #32]
  40d7fc:	bl	401ac0 <free@plt>
  40d800:	ldr	w0, [sp, #12]
  40d804:	bl	401a60 <close@plt>
  40d808:	mov	w8, #0xffffffff            	// #-1
  40d80c:	stur	w8, [x29, #-4]
  40d810:	b	40d8c4 <clear@@Base+0x9d84>
  40d814:	ldr	w0, [sp, #12]
  40d818:	ldr	x1, [sp, #32]
  40d81c:	ldr	x8, [sp, #24]
  40d820:	and	x2, x8, #0xffffffff
  40d824:	bl	401b00 <read@plt>
  40d828:	str	x0, [sp, #16]
  40d82c:	ldr	w0, [sp, #12]
  40d830:	bl	401a60 <close@plt>
  40d834:	ldr	x8, [sp, #16]
  40d838:	ldr	x9, [sp, #24]
  40d83c:	cmp	x8, x9
  40d840:	b.eq	40d858 <clear@@Base+0x9d18>  // b.none
  40d844:	ldr	x0, [sp, #32]
  40d848:	bl	401ac0 <free@plt>
  40d84c:	mov	w8, #0xffffffff            	// #-1
  40d850:	stur	w8, [x29, #-4]
  40d854:	b	40d8c4 <clear@@Base+0x9d84>
  40d858:	ldr	x8, [sp, #32]
  40d85c:	ldrb	w9, [x8]
  40d860:	cbnz	w9, 40d894 <clear@@Base+0x9d54>
  40d864:	ldr	x8, [sp, #32]
  40d868:	ldrb	w9, [x8, #1]
  40d86c:	cmp	w9, #0x4d
  40d870:	b.ne	40d894 <clear@@Base+0x9d54>  // b.any
  40d874:	ldr	x8, [sp, #32]
  40d878:	ldrb	w9, [x8, #2]
  40d87c:	cmp	w9, #0x2b
  40d880:	b.ne	40d894 <clear@@Base+0x9d54>  // b.any
  40d884:	ldr	x8, [sp, #32]
  40d888:	ldrb	w9, [x8, #3]
  40d88c:	cmp	w9, #0x47
  40d890:	b.eq	40d8ac <clear@@Base+0x9d6c>  // b.none
  40d894:	ldr	x0, [sp, #32]
  40d898:	ldr	x8, [sp, #24]
  40d89c:	mov	w1, w8
  40d8a0:	bl	40d8d4 <clear@@Base+0x9d94>
  40d8a4:	stur	w0, [x29, #-4]
  40d8a8:	b	40d8c4 <clear@@Base+0x9d84>
  40d8ac:	ldr	x0, [sp, #32]
  40d8b0:	ldr	x8, [sp, #24]
  40d8b4:	ldur	w2, [x29, #-20]
  40d8b8:	mov	w1, w8
  40d8bc:	bl	40d93c <clear@@Base+0x9dfc>
  40d8c0:	stur	w0, [x29, #-4]
  40d8c4:	ldur	w0, [x29, #-4]
  40d8c8:	ldp	x29, x30, [sp, #64]
  40d8cc:	add	sp, sp, #0x50
  40d8d0:	ret
  40d8d4:	sub	sp, sp, #0x30
  40d8d8:	stp	x29, x30, [sp, #32]
  40d8dc:	add	x29, sp, #0x20
  40d8e0:	str	x0, [sp, #16]
  40d8e4:	str	w1, [sp, #12]
  40d8e8:	ldr	x8, [sp, #16]
  40d8ec:	ldr	w9, [sp, #12]
  40d8f0:	subs	w9, w9, #0x1
  40d8f4:	ldrb	w9, [x8, w9, sxtw]
  40d8f8:	cbz	w9, 40d91c <clear@@Base+0x9ddc>
  40d8fc:	ldr	x8, [sp, #16]
  40d900:	ldr	w9, [sp, #12]
  40d904:	subs	w9, w9, #0x2
  40d908:	ldrb	w9, [x8, w9, sxtw]
  40d90c:	cbz	w9, 40d91c <clear@@Base+0x9ddc>
  40d910:	mov	w8, #0xffffffff            	// #-1
  40d914:	stur	w8, [x29, #-4]
  40d918:	b	40d92c <clear@@Base+0x9dec>
  40d91c:	ldr	x0, [sp, #16]
  40d920:	ldr	w1, [sp, #12]
  40d924:	bl	40d310 <clear@@Base+0x97d0>
  40d928:	stur	wzr, [x29, #-4]
  40d92c:	ldur	w0, [x29, #-4]
  40d930:	ldp	x29, x30, [sp, #32]
  40d934:	add	sp, sp, #0x30
  40d938:	ret
  40d93c:	sub	sp, sp, #0x40
  40d940:	stp	x29, x30, [sp, #48]
  40d944:	add	x29, sp, #0x30
  40d948:	stur	x0, [x29, #-16]
  40d94c:	stur	w1, [x29, #-20]
  40d950:	str	w2, [sp, #24]
  40d954:	ldur	x8, [x29, #-16]
  40d958:	ldur	w9, [x29, #-20]
  40d95c:	subs	w9, w9, #0x3
  40d960:	ldrb	w9, [x8, w9, sxtw]
  40d964:	cmp	w9, #0x45
  40d968:	b.ne	40d99c <clear@@Base+0x9e5c>  // b.any
  40d96c:	ldur	x8, [x29, #-16]
  40d970:	ldur	w9, [x29, #-20]
  40d974:	subs	w9, w9, #0x2
  40d978:	ldrb	w9, [x8, w9, sxtw]
  40d97c:	cmp	w9, #0x6e
  40d980:	b.ne	40d99c <clear@@Base+0x9e5c>  // b.any
  40d984:	ldur	x8, [x29, #-16]
  40d988:	ldur	w9, [x29, #-20]
  40d98c:	subs	w9, w9, #0x1
  40d990:	ldrb	w9, [x8, w9, sxtw]
  40d994:	cmp	w9, #0x64
  40d998:	b.eq	40d9a8 <clear@@Base+0x9e68>  // b.none
  40d99c:	mov	w8, #0xffffffff            	// #-1
  40d9a0:	stur	w8, [x29, #-4]
  40d9a4:	b	40dab4 <clear@@Base+0x9f74>
  40d9a8:	ldur	x8, [x29, #-16]
  40d9ac:	add	x8, x8, #0x4
  40d9b0:	str	x8, [sp, #16]
  40d9b4:	ldr	x8, [sp, #16]
  40d9b8:	add	x9, x8, #0x1
  40d9bc:	str	x9, [sp, #16]
  40d9c0:	ldrb	w10, [x8]
  40d9c4:	str	w10, [sp, #12]
  40d9c8:	ldr	w10, [sp, #12]
  40d9cc:	subs	w10, w10, #0x63
  40d9d0:	mov	w8, w10
  40d9d4:	ubfx	x8, x8, #0, #32
  40d9d8:	cmp	x8, #0x15
  40d9dc:	str	x8, [sp]
  40d9e0:	b.hi	40daa4 <clear@@Base+0x9f64>  // b.pmore
  40d9e4:	adrp	x8, 421000 <winch@@Base+0x1e04>
  40d9e8:	add	x8, x8, #0xe90
  40d9ec:	ldr	x11, [sp]
  40d9f0:	ldrsw	x10, [x8, x11, lsl #2]
  40d9f4:	add	x9, x8, x10
  40d9f8:	br	x9
  40d9fc:	add	x0, sp, #0x10
  40da00:	bl	40e38c <clear@@Base+0xa84c>
  40da04:	str	w0, [sp, #8]
  40da08:	ldr	x0, [sp, #16]
  40da0c:	ldr	w1, [sp, #8]
  40da10:	bl	40d310 <clear@@Base+0x97d0>
  40da14:	ldrsw	x8, [sp, #8]
  40da18:	ldr	x9, [sp, #16]
  40da1c:	add	x8, x9, x8
  40da20:	str	x8, [sp, #16]
  40da24:	b	40dab0 <clear@@Base+0x9f70>
  40da28:	add	x0, sp, #0x10
  40da2c:	bl	40e38c <clear@@Base+0xa84c>
  40da30:	str	w0, [sp, #8]
  40da34:	ldr	x0, [sp, #16]
  40da38:	ldr	w1, [sp, #8]
  40da3c:	bl	40d368 <clear@@Base+0x9828>
  40da40:	ldrsw	x8, [sp, #8]
  40da44:	ldr	x9, [sp, #16]
  40da48:	add	x8, x9, x8
  40da4c:	str	x8, [sp, #16]
  40da50:	b	40dab0 <clear@@Base+0x9f70>
  40da54:	add	x0, sp, #0x10
  40da58:	bl	40e38c <clear@@Base+0xa84c>
  40da5c:	str	w0, [sp, #8]
  40da60:	ldr	w8, [sp, #24]
  40da64:	adrp	x9, 43c000 <PC+0x798>
  40da68:	add	x9, x9, #0x840
  40da6c:	adrp	x10, 43c000 <PC+0x798>
  40da70:	add	x10, x10, #0x848
  40da74:	cmp	w8, #0x0
  40da78:	csel	x0, x10, x9, ne  // ne = any
  40da7c:	ldr	x1, [sp, #16]
  40da80:	ldr	w2, [sp, #8]
  40da84:	bl	40e3e0 <clear@@Base+0xa8a0>
  40da88:	ldrsw	x9, [sp, #8]
  40da8c:	ldr	x10, [sp, #16]
  40da90:	add	x9, x10, x9
  40da94:	str	x9, [sp, #16]
  40da98:	b	40dab0 <clear@@Base+0x9f70>
  40da9c:	stur	wzr, [x29, #-4]
  40daa0:	b	40dab4 <clear@@Base+0x9f74>
  40daa4:	mov	w8, #0xffffffff            	// #-1
  40daa8:	stur	w8, [x29, #-4]
  40daac:	b	40dab4 <clear@@Base+0x9f74>
  40dab0:	b	40d9b4 <clear@@Base+0x9e74>
  40dab4:	ldur	w0, [x29, #-4]
  40dab8:	ldp	x29, x30, [sp, #48]
  40dabc:	add	sp, sp, #0x40
  40dac0:	ret
  40dac4:	sub	sp, sp, #0x50
  40dac8:	stp	x29, x30, [sp, #64]
  40dacc:	add	x29, sp, #0x40
  40dad0:	adrp	x8, 440000 <PC+0x4798>
  40dad4:	add	x8, x8, #0x1b4
  40dad8:	stur	w0, [x29, #-8]
  40dadc:	stur	w1, [x29, #-12]
  40dae0:	ldur	w9, [x29, #-8]
  40dae4:	ldr	w10, [x8]
  40dae8:	cmp	w9, w10
  40daec:	b.eq	40db08 <clear@@Base+0x9fc8>  // b.none
  40daf0:	ldur	w8, [x29, #-8]
  40daf4:	adrp	x9, 440000 <PC+0x4798>
  40daf8:	add	x9, x9, #0x1cc
  40dafc:	ldr	w10, [x9]
  40db00:	cmp	w8, w10
  40db04:	b.ne	40db14 <clear@@Base+0x9fd4>  // b.any
  40db08:	mov	w8, #0x1                   	// #1
  40db0c:	stur	w8, [x29, #-4]
  40db10:	b	40dcbc <clear@@Base+0xa17c>
  40db14:	ldur	w8, [x29, #-8]
  40db18:	adrp	x9, 440000 <PC+0x4798>
  40db1c:	add	x9, x9, #0x1b0
  40db20:	ldr	w10, [x9]
  40db24:	cmp	w8, w10
  40db28:	b.ne	40db38 <clear@@Base+0x9ff8>  // b.any
  40db2c:	mov	w8, #0x2                   	// #2
  40db30:	stur	w8, [x29, #-4]
  40db34:	b	40dcbc <clear@@Base+0xa17c>
  40db38:	stur	wzr, [x29, #-20]
  40db3c:	ldur	w8, [x29, #-20]
  40db40:	cmp	w8, #0x0
  40db44:	cset	w8, le
  40db48:	tbnz	w8, #0, 40db54 <clear@@Base+0xa014>
  40db4c:	bl	40a1d0 <clear@@Base+0x6690>
  40db50:	stur	w0, [x29, #-8]
  40db54:	ldur	w8, [x29, #-8]
  40db58:	ldursw	x9, [x29, #-20]
  40db5c:	add	x10, sp, #0xf
  40db60:	add	x9, x10, x9
  40db64:	strb	w8, [x9]
  40db68:	ldur	w8, [x29, #-20]
  40db6c:	add	w8, w8, #0x1
  40db70:	mov	w0, w8
  40db74:	sxtw	x9, w0
  40db78:	add	x9, x10, x9
  40db7c:	mov	w8, #0x0                   	// #0
  40db80:	strb	w8, [x9]
  40db84:	ldur	w8, [x29, #-20]
  40db88:	add	w8, w8, #0x1
  40db8c:	stur	w8, [x29, #-20]
  40db90:	mov	x0, x10
  40db94:	add	x1, sp, #0x20
  40db98:	bl	40d5d8 <clear@@Base+0x9a98>
  40db9c:	stur	w0, [x29, #-16]
  40dba0:	ldur	w8, [x29, #-16]
  40dba4:	cmp	w8, #0x16
  40dba8:	b.eq	40db3c <clear@@Base+0x9ffc>  // b.none
  40dbac:	ldur	w8, [x29, #-12]
  40dbb0:	and	w8, w8, #0x8
  40dbb4:	cbz	w8, 40dbe0 <clear@@Base+0xa0a0>
  40dbb8:	ldur	w8, [x29, #-16]
  40dbbc:	subs	w8, w8, #0x3
  40dbc0:	mov	w9, #0x1                   	// #1
  40dbc4:	cmp	w8, #0x1
  40dbc8:	cset	w8, ls  // ls = plast
  40dbcc:	eor	w8, w8, w9
  40dbd0:	tbnz	w8, #0, 40dbe0 <clear@@Base+0xa0a0>
  40dbd4:	b	40dbd8 <clear@@Base+0xa098>
  40dbd8:	mov	w8, #0x64                  	// #100
  40dbdc:	stur	w8, [x29, #-16]
  40dbe0:	ldur	w8, [x29, #-12]
  40dbe4:	and	w8, w8, #0x2
  40dbe8:	cbz	w8, 40dc14 <clear@@Base+0xa0d4>
  40dbec:	ldur	w8, [x29, #-16]
  40dbf0:	subs	w8, w8, #0xd
  40dbf4:	mov	w9, #0x1                   	// #1
  40dbf8:	cmp	w8, #0x1
  40dbfc:	cset	w8, ls  // ls = plast
  40dc00:	eor	w8, w8, w9
  40dc04:	tbnz	w8, #0, 40dc14 <clear@@Base+0xa0d4>
  40dc08:	b	40dc0c <clear@@Base+0xa0cc>
  40dc0c:	mov	w8, #0x64                  	// #100
  40dc10:	stur	w8, [x29, #-16]
  40dc14:	ldur	w8, [x29, #-12]
  40dc18:	and	w8, w8, #0x4
  40dc1c:	cbz	w8, 40dc5c <clear@@Base+0xa11c>
  40dc20:	ldur	w8, [x29, #-16]
  40dc24:	cmp	w8, #0xf
  40dc28:	str	w8, [sp, #8]
  40dc2c:	b.eq	40dc54 <clear@@Base+0xa114>  // b.none
  40dc30:	b	40dc34 <clear@@Base+0xa0f4>
  40dc34:	ldr	w8, [sp, #8]
  40dc38:	subs	w9, w8, #0x11
  40dc3c:	mov	w10, #0x1                   	// #1
  40dc40:	cmp	w9, #0x1
  40dc44:	cset	w9, ls  // ls = plast
  40dc48:	eor	w9, w9, w10
  40dc4c:	tbnz	w9, #0, 40dc5c <clear@@Base+0xa11c>
  40dc50:	b	40dc54 <clear@@Base+0xa114>
  40dc54:	mov	w8, #0x64                  	// #100
  40dc58:	stur	w8, [x29, #-16]
  40dc5c:	ldur	w8, [x29, #-12]
  40dc60:	and	w8, w8, #0x1
  40dc64:	cbnz	w8, 40dc74 <clear@@Base+0xa134>
  40dc68:	ldur	w8, [x29, #-16]
  40dc6c:	cmp	w8, #0x64
  40dc70:	b.ne	40dca4 <clear@@Base+0xa164>  // b.any
  40dc74:	ldur	w8, [x29, #-20]
  40dc78:	cmp	w8, #0x1
  40dc7c:	b.le	40dca0 <clear@@Base+0xa160>
  40dc80:	ldur	w8, [x29, #-20]
  40dc84:	subs	w8, w8, #0x1
  40dc88:	stur	w8, [x29, #-20]
  40dc8c:	add	x9, sp, #0xf
  40dc90:	ldrb	w8, [x9, w8, sxtw]
  40dc94:	mov	w0, w8
  40dc98:	bl	40a424 <clear@@Base+0x68e4>
  40dc9c:	b	40dc74 <clear@@Base+0xa134>
  40dca0:	b	40dcb4 <clear@@Base+0xa174>
  40dca4:	ldr	x8, [sp, #32]
  40dca8:	cbz	x8, 40dcb4 <clear@@Base+0xa174>
  40dcac:	ldr	x0, [sp, #32]
  40dcb0:	bl	40a484 <clear@@Base+0x6944>
  40dcb4:	ldur	w8, [x29, #-16]
  40dcb8:	stur	w8, [x29, #-4]
  40dcbc:	ldur	w0, [x29, #-4]
  40dcc0:	ldp	x29, x30, [sp, #64]
  40dcc4:	add	sp, sp, #0x50
  40dcc8:	ret
  40dccc:	sub	sp, sp, #0x50
  40dcd0:	stp	x29, x30, [sp, #64]
  40dcd4:	add	x29, sp, #0x40
  40dcd8:	stur	x0, [x29, #-8]
  40dcdc:	stur	w1, [x29, #-12]
  40dce0:	ldur	x8, [x29, #-8]
  40dce4:	stur	x8, [x29, #-24]
  40dce8:	ldur	x8, [x29, #-24]
  40dcec:	ldur	x9, [x29, #-8]
  40dcf0:	ldursw	x10, [x29, #-12]
  40dcf4:	add	x9, x9, x10
  40dcf8:	cmp	x8, x9
  40dcfc:	b.cs	40de5c <clear@@Base+0xa31c>  // b.hs, b.nlast
  40dd00:	ldur	x8, [x29, #-24]
  40dd04:	str	x8, [sp, #32]
  40dd08:	ldur	x8, [x29, #-24]
  40dd0c:	ldrb	w9, [x8]
  40dd10:	cbz	w9, 40ddd4 <clear@@Base+0xa294>
  40dd14:	ldur	x8, [x29, #-24]
  40dd18:	ldrb	w9, [x8]
  40dd1c:	cmp	w9, #0xb
  40dd20:	b.eq	40dd48 <clear@@Base+0xa208>  // b.none
  40dd24:	ldur	x8, [x29, #-24]
  40dd28:	add	x9, x8, #0x1
  40dd2c:	stur	x9, [x29, #-24]
  40dd30:	ldrb	w10, [x8]
  40dd34:	ldr	x8, [sp, #32]
  40dd38:	add	x9, x8, #0x1
  40dd3c:	str	x9, [sp, #32]
  40dd40:	strb	w10, [x8]
  40dd44:	b	40dd08 <clear@@Base+0xa1c8>
  40dd48:	ldur	x8, [x29, #-24]
  40dd4c:	ldrb	w0, [x8, #1]
  40dd50:	bl	402b04 <setlocale@plt+0xea4>
  40dd54:	str	x0, [sp, #16]
  40dd58:	ldur	x8, [x29, #-24]
  40dd5c:	ldrb	w9, [x8, #2]
  40dd60:	and	w9, w9, #0xff
  40dd64:	str	w9, [sp, #12]
  40dd68:	ldrsw	x8, [sp, #12]
  40dd6c:	ldur	x10, [x29, #-24]
  40dd70:	add	x8, x10, x8
  40dd74:	stur	x8, [x29, #-24]
  40dd78:	ldr	x8, [sp, #16]
  40dd7c:	cbz	x8, 40dd94 <clear@@Base+0xa254>
  40dd80:	ldr	x0, [sp, #16]
  40dd84:	bl	4017e0 <strlen@plt>
  40dd88:	ldr	w8, [sp, #12]
  40dd8c:	cmp	w0, w8
  40dd90:	b.le	40dda0 <clear@@Base+0xa260>
  40dd94:	adrp	x8, 421000 <winch@@Base+0x1e04>
  40dd98:	add	x8, x8, #0xf86
  40dd9c:	str	x8, [sp, #16]
  40dda0:	ldr	x8, [sp, #16]
  40dda4:	ldrb	w9, [x8]
  40dda8:	cbz	w9, 40ddd0 <clear@@Base+0xa290>
  40ddac:	ldr	x8, [sp, #16]
  40ddb0:	add	x9, x8, #0x1
  40ddb4:	str	x9, [sp, #16]
  40ddb8:	ldrb	w10, [x8]
  40ddbc:	ldr	x8, [sp, #32]
  40ddc0:	add	x9, x8, #0x1
  40ddc4:	str	x9, [sp, #32]
  40ddc8:	strb	w10, [x8]
  40ddcc:	b	40dda0 <clear@@Base+0xa260>
  40ddd0:	b	40dd08 <clear@@Base+0xa1c8>
  40ddd4:	ldr	x8, [sp, #32]
  40ddd8:	add	x9, x8, #0x1
  40dddc:	str	x9, [sp, #32]
  40dde0:	mov	w10, #0x0                   	// #0
  40dde4:	strb	w10, [x8]
  40dde8:	ldr	x8, [sp, #32]
  40ddec:	ldur	x9, [x29, #-24]
  40ddf0:	cmp	x8, x9
  40ddf4:	b.hi	40de10 <clear@@Base+0xa2d0>  // b.pmore
  40ddf8:	ldr	x8, [sp, #32]
  40ddfc:	add	x9, x8, #0x1
  40de00:	str	x9, [sp, #32]
  40de04:	mov	w10, #0x7f                  	// #127
  40de08:	strb	w10, [x8]
  40de0c:	b	40dde8 <clear@@Base+0xa2a8>
  40de10:	ldur	x8, [x29, #-24]
  40de14:	add	x8, x8, #0x1
  40de18:	stur	x8, [x29, #-24]
  40de1c:	ldur	x8, [x29, #-24]
  40de20:	add	x9, x8, #0x1
  40de24:	stur	x9, [x29, #-24]
  40de28:	ldrb	w10, [x8]
  40de2c:	and	w10, w10, #0xff
  40de30:	str	w10, [sp, #28]
  40de34:	ldr	w10, [sp, #28]
  40de38:	and	w10, w10, #0x80
  40de3c:	cbz	w10, 40de58 <clear@@Base+0xa318>
  40de40:	ldur	x8, [x29, #-24]
  40de44:	add	x9, x8, #0x1
  40de48:	stur	x9, [x29, #-24]
  40de4c:	ldrb	w10, [x8]
  40de50:	cbz	w10, 40de58 <clear@@Base+0xa318>
  40de54:	b	40de40 <clear@@Base+0xa300>
  40de58:	b	40dce8 <clear@@Base+0xa1a8>
  40de5c:	ldp	x29, x30, [sp, #64]
  40de60:	add	sp, sp, #0x50
  40de64:	ret
  40de68:	sub	sp, sp, #0x50
  40de6c:	stp	x29, x30, [sp, #64]
  40de70:	add	x29, sp, #0x40
  40de74:	mov	x8, xzr
  40de78:	stur	x0, [x29, #-16]
  40de7c:	stur	x1, [x29, #-24]
  40de80:	str	x2, [sp, #32]
  40de84:	str	x3, [sp, #24]
  40de88:	ldr	x9, [sp, #24]
  40de8c:	str	x8, [x9]
  40de90:	ldur	x8, [x29, #-24]
  40de94:	str	x8, [sp, #16]
  40de98:	ldur	x8, [x29, #-16]
  40de9c:	str	x8, [sp, #8]
  40dea0:	ldr	x8, [sp, #16]
  40dea4:	ldr	x9, [sp, #32]
  40dea8:	cmp	x8, x9
  40deac:	b.cs	40e060 <clear@@Base+0xa520>  // b.hs, b.nlast
  40deb0:	ldr	x8, [sp, #16]
  40deb4:	ldrb	w9, [x8]
  40deb8:	ldr	x8, [sp, #8]
  40debc:	ldrb	w10, [x8]
  40dec0:	cmp	w9, w10
  40dec4:	b.ne	40df94 <clear@@Base+0xa454>  // b.any
  40dec8:	ldr	x8, [sp, #16]
  40decc:	ldrb	w9, [x8]
  40ded0:	cbnz	w9, 40df90 <clear@@Base+0xa450>
  40ded4:	ldr	x8, [sp, #16]
  40ded8:	add	x9, x8, #0x1
  40dedc:	str	x9, [sp, #16]
  40dee0:	ldrb	w10, [x8, #1]
  40dee4:	and	w10, w10, #0xff
  40dee8:	str	w10, [sp, #4]
  40deec:	ldr	w8, [sp, #4]
  40def0:	cmp	w8, #0x7f
  40def4:	b.ne	40df14 <clear@@Base+0xa3d4>  // b.any
  40def8:	ldr	x8, [sp, #16]
  40defc:	add	x9, x8, #0x1
  40df00:	str	x9, [sp, #16]
  40df04:	ldrb	w10, [x8, #1]
  40df08:	and	w10, w10, #0xff
  40df0c:	str	w10, [sp, #4]
  40df10:	b	40deec <clear@@Base+0xa3ac>
  40df14:	ldr	w8, [sp, #4]
  40df18:	cmp	w8, #0x67
  40df1c:	b.ne	40df2c <clear@@Base+0xa3ec>  // b.any
  40df20:	mov	w8, #0x66                  	// #102
  40df24:	stur	w8, [x29, #-4]
  40df28:	b	40e068 <clear@@Base+0xa528>
  40df2c:	ldr	w8, [sp, #4]
  40df30:	and	w8, w8, #0x80
  40df34:	cbz	w8, 40df58 <clear@@Base+0xa418>
  40df38:	ldr	x8, [sp, #16]
  40df3c:	add	x8, x8, #0x1
  40df40:	str	x8, [sp, #16]
  40df44:	ldr	x9, [sp, #24]
  40df48:	str	x8, [x9]
  40df4c:	ldr	w10, [sp, #4]
  40df50:	and	w10, w10, #0xffffff7f
  40df54:	str	w10, [sp, #4]
  40df58:	ldr	w8, [sp, #4]
  40df5c:	cmp	w8, #0x40
  40df60:	b.ne	40df70 <clear@@Base+0xa430>  // b.any
  40df64:	bl	40e078 <clear@@Base+0xa538>
  40df68:	str	w0, [sp, #4]
  40df6c:	b	40df84 <clear@@Base+0xa444>
  40df70:	ldr	w8, [sp, #4]
  40df74:	cmp	w8, #0x44
  40df78:	b.ne	40df84 <clear@@Base+0xa444>  // b.any
  40df7c:	bl	40e128 <clear@@Base+0xa5e8>
  40df80:	str	w0, [sp, #4]
  40df84:	ldr	w8, [sp, #4]
  40df88:	stur	w8, [x29, #-4]
  40df8c:	b	40e068 <clear@@Base+0xa528>
  40df90:	b	40e044 <clear@@Base+0xa504>
  40df94:	ldr	x8, [sp, #8]
  40df98:	ldrb	w9, [x8]
  40df9c:	cbnz	w9, 40dfac <clear@@Base+0xa46c>
  40dfa0:	mov	w8, #0x16                  	// #22
  40dfa4:	stur	w8, [x29, #-4]
  40dfa8:	b	40e068 <clear@@Base+0xa528>
  40dfac:	ldr	x8, [sp, #16]
  40dfb0:	ldrb	w9, [x8]
  40dfb4:	cbnz	w9, 40dfd4 <clear@@Base+0xa494>
  40dfb8:	ldr	x8, [sp, #16]
  40dfbc:	ldrb	w9, [x8, #1]
  40dfc0:	cmp	w9, #0x67
  40dfc4:	b.ne	40dfd4 <clear@@Base+0xa494>  // b.any
  40dfc8:	mov	w8, #0x66                  	// #102
  40dfcc:	stur	w8, [x29, #-4]
  40dfd0:	b	40e068 <clear@@Base+0xa528>
  40dfd4:	ldr	x8, [sp, #16]
  40dfd8:	add	x9, x8, #0x1
  40dfdc:	str	x9, [sp, #16]
  40dfe0:	ldrb	w10, [x8]
  40dfe4:	cbz	w10, 40dfec <clear@@Base+0xa4ac>
  40dfe8:	b	40dfd4 <clear@@Base+0xa494>
  40dfec:	ldr	x8, [sp, #16]
  40dff0:	ldrb	w9, [x8]
  40dff4:	cmp	w9, #0x7f
  40dff8:	b.ne	40e00c <clear@@Base+0xa4cc>  // b.any
  40dffc:	ldr	x8, [sp, #16]
  40e000:	add	x8, x8, #0x1
  40e004:	str	x8, [sp, #16]
  40e008:	b	40dfec <clear@@Base+0xa4ac>
  40e00c:	ldr	x8, [sp, #16]
  40e010:	ldrb	w9, [x8]
  40e014:	and	w9, w9, #0x80
  40e018:	cbz	w9, 40e034 <clear@@Base+0xa4f4>
  40e01c:	ldr	x8, [sp, #16]
  40e020:	add	x9, x8, #0x1
  40e024:	str	x9, [sp, #16]
  40e028:	ldrb	w10, [x8, #1]
  40e02c:	cbz	w10, 40e034 <clear@@Base+0xa4f4>
  40e030:	b	40e01c <clear@@Base+0xa4dc>
  40e034:	ldur	x8, [x29, #-16]
  40e038:	mov	x9, #0xffffffffffffffff    	// #-1
  40e03c:	add	x8, x8, x9
  40e040:	str	x8, [sp, #8]
  40e044:	ldr	x8, [sp, #16]
  40e048:	add	x8, x8, #0x1
  40e04c:	str	x8, [sp, #16]
  40e050:	ldr	x8, [sp, #8]
  40e054:	add	x8, x8, #0x1
  40e058:	str	x8, [sp, #8]
  40e05c:	b	40dea0 <clear@@Base+0xa360>
  40e060:	mov	w8, #0x64                  	// #100
  40e064:	stur	w8, [x29, #-4]
  40e068:	ldur	w0, [x29, #-4]
  40e06c:	ldp	x29, x30, [sp, #64]
  40e070:	add	sp, sp, #0x50
  40e074:	ret
  40e078:	sub	sp, sp, #0x30
  40e07c:	stp	x29, x30, [sp, #32]
  40e080:	add	x29, sp, #0x20
  40e084:	bl	40a1d0 <clear@@Base+0x6690>
  40e088:	subs	w8, w0, #0x20
  40e08c:	stur	w8, [x29, #-8]
  40e090:	bl	40a1d0 <clear@@Base+0x6690>
  40e094:	subs	w8, w0, #0x20
  40e098:	subs	w8, w8, #0x1
  40e09c:	stur	w8, [x29, #-12]
  40e0a0:	bl	40a1d0 <clear@@Base+0x6690>
  40e0a4:	subs	w8, w0, #0x20
  40e0a8:	subs	w8, w8, #0x1
  40e0ac:	str	w8, [sp, #16]
  40e0b0:	ldur	w8, [x29, #-8]
  40e0b4:	cmp	w8, #0x3
  40e0b8:	str	w8, [sp, #12]
  40e0bc:	b.eq	40e108 <clear@@Base+0xa5c8>  // b.none
  40e0c0:	b	40e0c4 <clear@@Base+0xa584>
  40e0c4:	ldr	w8, [sp, #12]
  40e0c8:	cmp	w8, #0x40
  40e0cc:	b.eq	40e0fc <clear@@Base+0xa5bc>  // b.none
  40e0d0:	b	40e0d4 <clear@@Base+0xa594>
  40e0d4:	ldr	w8, [sp, #12]
  40e0d8:	cmp	w8, #0x41
  40e0dc:	b.eq	40e0f0 <clear@@Base+0xa5b0>  // b.none
  40e0e0:	b	40e0e4 <clear@@Base+0xa5a4>
  40e0e4:	mov	w8, #0x65                  	// #101
  40e0e8:	stur	w8, [x29, #-4]
  40e0ec:	b	40e118 <clear@@Base+0xa5d8>
  40e0f0:	bl	40e248 <clear@@Base+0xa708>
  40e0f4:	stur	w0, [x29, #-4]
  40e0f8:	b	40e118 <clear@@Base+0xa5d8>
  40e0fc:	bl	40e268 <clear@@Base+0xa728>
  40e100:	stur	w0, [x29, #-4]
  40e104:	b	40e118 <clear@@Base+0xa5d8>
  40e108:	ldur	w0, [x29, #-12]
  40e10c:	ldr	w1, [sp, #16]
  40e110:	bl	40e288 <clear@@Base+0xa748>
  40e114:	stur	w0, [x29, #-4]
  40e118:	ldur	w0, [x29, #-4]
  40e11c:	ldp	x29, x30, [sp, #32]
  40e120:	add	sp, sp, #0x30
  40e124:	ret
  40e128:	sub	sp, sp, #0x30
  40e12c:	stp	x29, x30, [sp, #32]
  40e130:	add	x29, sp, #0x20
  40e134:	sub	x0, x29, #0x5
  40e138:	bl	40e2e4 <clear@@Base+0xa7a4>
  40e13c:	str	w0, [sp, #12]
  40e140:	ldr	w8, [sp, #12]
  40e144:	cmp	w8, #0x0
  40e148:	cset	w8, lt  // lt = tstop
  40e14c:	tbnz	w8, #0, 40e15c <clear@@Base+0xa61c>
  40e150:	ldurb	w8, [x29, #-5]
  40e154:	cmp	w8, #0x3b
  40e158:	b.eq	40e168 <clear@@Base+0xa628>  // b.none
  40e15c:	mov	w8, #0x65                  	// #101
  40e160:	stur	w8, [x29, #-4]
  40e164:	b	40e238 <clear@@Base+0xa6f8>
  40e168:	sub	x0, x29, #0x5
  40e16c:	bl	40e2e4 <clear@@Base+0xa7a4>
  40e170:	subs	w8, w0, #0x1
  40e174:	stur	w8, [x29, #-12]
  40e178:	ldur	w8, [x29, #-12]
  40e17c:	cmp	w8, #0x0
  40e180:	cset	w8, lt  // lt = tstop
  40e184:	tbnz	w8, #0, 40e194 <clear@@Base+0xa654>
  40e188:	ldurb	w8, [x29, #-5]
  40e18c:	cmp	w8, #0x3b
  40e190:	b.eq	40e1a0 <clear@@Base+0xa660>  // b.none
  40e194:	mov	w8, #0x65                  	// #101
  40e198:	stur	w8, [x29, #-4]
  40e19c:	b	40e238 <clear@@Base+0xa6f8>
  40e1a0:	sub	x0, x29, #0x5
  40e1a4:	bl	40e2e4 <clear@@Base+0xa7a4>
  40e1a8:	subs	w8, w0, #0x1
  40e1ac:	str	w8, [sp, #16]
  40e1b0:	ldr	w8, [sp, #16]
  40e1b4:	cmp	w8, #0x0
  40e1b8:	cset	w8, ge  // ge = tcont
  40e1bc:	tbnz	w8, #0, 40e1cc <clear@@Base+0xa68c>
  40e1c0:	mov	w8, #0x65                  	// #101
  40e1c4:	stur	w8, [x29, #-4]
  40e1c8:	b	40e238 <clear@@Base+0xa6f8>
  40e1cc:	ldr	w8, [sp, #12]
  40e1d0:	cmp	w8, #0x40
  40e1d4:	str	w8, [sp, #8]
  40e1d8:	b.eq	40e204 <clear@@Base+0xa6c4>  // b.none
  40e1dc:	b	40e1e0 <clear@@Base+0xa6a0>
  40e1e0:	ldr	w8, [sp, #8]
  40e1e4:	cmp	w8, #0x41
  40e1e8:	cset	w9, eq  // eq = none
  40e1ec:	eor	w9, w9, #0x1
  40e1f0:	tbnz	w9, #0, 40e210 <clear@@Base+0xa6d0>
  40e1f4:	b	40e1f8 <clear@@Base+0xa6b8>
  40e1f8:	bl	40e248 <clear@@Base+0xa708>
  40e1fc:	stur	w0, [x29, #-4]
  40e200:	b	40e238 <clear@@Base+0xa6f8>
  40e204:	bl	40e268 <clear@@Base+0xa728>
  40e208:	stur	w0, [x29, #-4]
  40e20c:	b	40e238 <clear@@Base+0xa6f8>
  40e210:	ldurb	w8, [x29, #-5]
  40e214:	cmp	w8, #0x6d
  40e218:	b.eq	40e228 <clear@@Base+0xa6e8>  // b.none
  40e21c:	mov	w8, #0x65                  	// #101
  40e220:	stur	w8, [x29, #-4]
  40e224:	b	40e238 <clear@@Base+0xa6f8>
  40e228:	ldur	w0, [x29, #-12]
  40e22c:	ldr	w1, [sp, #16]
  40e230:	bl	40e288 <clear@@Base+0xa748>
  40e234:	stur	w0, [x29, #-4]
  40e238:	ldur	w0, [x29, #-4]
  40e23c:	ldp	x29, x30, [sp, #32]
  40e240:	add	sp, sp, #0x30
  40e244:	ret
  40e248:	adrp	x8, 440000 <PC+0x4798>
  40e24c:	add	x8, x8, #0x238
  40e250:	mov	w9, #0x43                  	// #67
  40e254:	mov	w10, #0x42                  	// #66
  40e258:	ldr	w11, [x8]
  40e25c:	cmp	w11, #0x2
  40e260:	csel	w0, w9, w10, eq  // eq = none
  40e264:	ret
  40e268:	adrp	x8, 440000 <PC+0x4798>
  40e26c:	add	x8, x8, #0x238
  40e270:	mov	w9, #0x42                  	// #66
  40e274:	mov	w10, #0x43                  	// #67
  40e278:	ldr	w11, [x8]
  40e27c:	cmp	w11, #0x2
  40e280:	csel	w0, w9, w10, eq  // eq = none
  40e284:	ret
  40e288:	sub	sp, sp, #0x20
  40e28c:	stp	x29, x30, [sp, #16]
  40e290:	add	x29, sp, #0x10
  40e294:	adrp	x8, 440000 <PC+0x4798>
  40e298:	add	x8, x8, #0x1b8
  40e29c:	stur	w0, [x29, #-4]
  40e2a0:	str	w1, [sp, #8]
  40e2a4:	ldr	w9, [sp, #8]
  40e2a8:	ldr	w10, [x8]
  40e2ac:	subs	w10, w10, #0x1
  40e2b0:	cmp	w9, w10
  40e2b4:	b.ge	40e2d4 <clear@@Base+0xa794>  // b.tcont
  40e2b8:	ldr	w1, [sp, #8]
  40e2bc:	mov	w0, #0x23                  	// #35
  40e2c0:	bl	416fac <clear@@Base+0x1346c>
  40e2c4:	adrp	x8, 440000 <PC+0x4798>
  40e2c8:	add	x8, x8, #0x20c
  40e2cc:	mov	w9, #0x1                   	// #1
  40e2d0:	str	w9, [x8]
  40e2d4:	mov	w0, #0x65                  	// #101
  40e2d8:	ldp	x29, x30, [sp, #16]
  40e2dc:	add	sp, sp, #0x20
  40e2e0:	ret
  40e2e4:	sub	sp, sp, #0x30
  40e2e8:	stp	x29, x30, [sp, #32]
  40e2ec:	add	x29, sp, #0x20
  40e2f0:	str	x0, [sp, #16]
  40e2f4:	str	wzr, [sp, #12]
  40e2f8:	str	wzr, [sp, #8]
  40e2fc:	bl	40a1d0 <clear@@Base+0x6690>
  40e300:	strb	w0, [sp, #7]
  40e304:	ldrb	w8, [sp, #7]
  40e308:	cmp	w8, #0x30
  40e30c:	b.lt	40e31c <clear@@Base+0xa7dc>  // b.tstop
  40e310:	ldrb	w8, [sp, #7]
  40e314:	cmp	w8, #0x39
  40e318:	b.le	40e350 <clear@@Base+0xa810>
  40e31c:	ldr	x8, [sp, #16]
  40e320:	cbz	x8, 40e330 <clear@@Base+0xa7f0>
  40e324:	ldrb	w8, [sp, #7]
  40e328:	ldr	x9, [sp, #16]
  40e32c:	strb	w8, [x9]
  40e330:	ldr	w8, [sp, #8]
  40e334:	cbnz	w8, 40e344 <clear@@Base+0xa804>
  40e338:	mov	w8, #0xffffffff            	// #-1
  40e33c:	stur	w8, [x29, #-4]
  40e340:	b	40e37c <clear@@Base+0xa83c>
  40e344:	ldr	w8, [sp, #12]
  40e348:	stur	w8, [x29, #-4]
  40e34c:	b	40e37c <clear@@Base+0xa83c>
  40e350:	ldr	w8, [sp, #12]
  40e354:	mov	w9, #0xa                   	// #10
  40e358:	mul	w8, w9, w8
  40e35c:	ldrb	w9, [sp, #7]
  40e360:	subs	w9, w9, #0x30
  40e364:	add	w8, w8, w9
  40e368:	str	w8, [sp, #12]
  40e36c:	ldr	w8, [sp, #8]
  40e370:	add	w8, w8, #0x1
  40e374:	str	w8, [sp, #8]
  40e378:	b	40e2fc <clear@@Base+0xa7bc>
  40e37c:	ldur	w0, [x29, #-4]
  40e380:	ldp	x29, x30, [sp, #32]
  40e384:	add	sp, sp, #0x30
  40e388:	ret
  40e38c:	sub	sp, sp, #0x10
  40e390:	mov	w8, #0x40                  	// #64
  40e394:	str	x0, [sp, #8]
  40e398:	ldr	x9, [sp, #8]
  40e39c:	ldr	x10, [x9]
  40e3a0:	add	x11, x10, #0x1
  40e3a4:	str	x11, [x9]
  40e3a8:	ldrb	w12, [x10]
  40e3ac:	str	w12, [sp, #4]
  40e3b0:	ldr	x9, [sp, #8]
  40e3b4:	ldr	x10, [x9]
  40e3b8:	add	x11, x10, #0x1
  40e3bc:	str	x11, [x9]
  40e3c0:	ldrb	w12, [x10]
  40e3c4:	mul	w8, w12, w8
  40e3c8:	ldr	w12, [sp, #4]
  40e3cc:	add	w8, w12, w8
  40e3d0:	str	w8, [sp, #4]
  40e3d4:	ldr	w0, [sp, #4]
  40e3d8:	add	sp, sp, #0x10
  40e3dc:	ret
  40e3e0:	sub	sp, sp, #0x30
  40e3e4:	stp	x29, x30, [sp, #32]
  40e3e8:	add	x29, sp, #0x20
  40e3ec:	stur	x0, [x29, #-8]
  40e3f0:	str	x1, [sp, #16]
  40e3f4:	str	w2, [sp, #12]
  40e3f8:	ldur	x0, [x29, #-8]
  40e3fc:	ldr	x1, [sp, #16]
  40e400:	ldr	w2, [sp, #12]
  40e404:	bl	40d474 <clear@@Base+0x9934>
  40e408:	cmp	w0, #0x0
  40e40c:	cset	w8, ge  // ge = tcont
  40e410:	tbnz	w8, #0, 40e428 <clear@@Base+0xa8e8>
  40e414:	adrp	x0, 421000 <winch@@Base+0x1e04>
  40e418:	add	x0, x0, #0xf88
  40e41c:	mov	x8, xzr
  40e420:	mov	x1, x8
  40e424:	bl	41aa84 <error@@Base>
  40e428:	ldp	x29, x30, [sp, #32]
  40e42c:	add	sp, sp, #0x30
  40e430:	ret
  40e434:	sub	sp, sp, #0x50
  40e438:	stp	x29, x30, [sp, #64]
  40e43c:	add	x29, sp, #0x40
  40e440:	stur	x0, [x29, #-8]
  40e444:	stur	x1, [x29, #-16]
  40e448:	stur	wzr, [x29, #-28]
  40e44c:	str	wzr, [sp, #32]
  40e450:	bl	40f778 <clear@@Base+0xbc38>
  40e454:	str	x0, [sp, #24]
  40e458:	ldr	x0, [sp, #24]
  40e45c:	bl	4017e0 <strlen@plt>
  40e460:	str	w0, [sp, #20]
  40e464:	ldur	x0, [x29, #-16]
  40e468:	bl	4023d0 <setlocale@plt+0x770>
  40e46c:	ldur	x8, [x29, #-8]
  40e470:	str	x0, [x8]
  40e474:	ldur	x8, [x29, #-8]
  40e478:	ldr	x8, [x8]
  40e47c:	ldur	x9, [x29, #-8]
  40e480:	ldr	x0, [x9]
  40e484:	str	x8, [sp, #8]
  40e488:	bl	4017e0 <strlen@plt>
  40e48c:	ldr	x8, [sp, #8]
  40e490:	add	x9, x8, x0
  40e494:	ldur	x10, [x29, #-8]
  40e498:	str	x9, [x10, #8]
  40e49c:	ldur	x9, [x29, #-16]
  40e4a0:	stur	x9, [x29, #-24]
  40e4a4:	ldur	x8, [x29, #-24]
  40e4a8:	ldur	x9, [x29, #-8]
  40e4ac:	ldr	x9, [x9, #8]
  40e4b0:	cmp	x8, x9
  40e4b4:	b.cs	40e5b0 <clear@@Base+0xaa70>  // b.hs, b.nlast
  40e4b8:	ldur	w8, [x29, #-28]
  40e4bc:	cbz	w8, 40e4c8 <clear@@Base+0xa988>
  40e4c0:	stur	wzr, [x29, #-28]
  40e4c4:	b	40e5a0 <clear@@Base+0xaa60>
  40e4c8:	ldr	w8, [sp, #20]
  40e4cc:	cmp	w8, #0x0
  40e4d0:	cset	w8, le
  40e4d4:	tbnz	w8, #0, 40e530 <clear@@Base+0xa9f0>
  40e4d8:	ldur	x8, [x29, #-24]
  40e4dc:	ldrsw	x9, [sp, #20]
  40e4e0:	add	x8, x8, x9
  40e4e4:	ldur	x9, [x29, #-8]
  40e4e8:	ldr	x9, [x9, #8]
  40e4ec:	cmp	x8, x9
  40e4f0:	b.cs	40e530 <clear@@Base+0xa9f0>  // b.hs, b.nlast
  40e4f4:	ldur	x0, [x29, #-24]
  40e4f8:	ldr	x1, [sp, #24]
  40e4fc:	ldrsw	x2, [sp, #20]
  40e500:	bl	401990 <strncmp@plt>
  40e504:	cbnz	w0, 40e530 <clear@@Base+0xa9f0>
  40e508:	mov	w8, #0x1                   	// #1
  40e50c:	stur	w8, [x29, #-28]
  40e510:	ldr	w8, [sp, #20]
  40e514:	subs	w8, w8, #0x1
  40e518:	ldur	x9, [x29, #-24]
  40e51c:	mov	w0, w8
  40e520:	sxtw	x10, w0
  40e524:	add	x9, x9, x10
  40e528:	stur	x9, [x29, #-24]
  40e52c:	b	40e5a0 <clear@@Base+0xaa60>
  40e530:	ldr	w8, [sp, #32]
  40e534:	cbz	w8, 40e55c <clear@@Base+0xaa1c>
  40e538:	ldur	x8, [x29, #-24]
  40e53c:	ldrb	w9, [x8]
  40e540:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  40e544:	add	x8, x8, #0x491
  40e548:	ldrb	w10, [x8]
  40e54c:	cmp	w9, w10
  40e550:	b.ne	40e558 <clear@@Base+0xaa18>  // b.any
  40e554:	str	wzr, [sp, #32]
  40e558:	b	40e5a0 <clear@@Base+0xaa60>
  40e55c:	ldur	x8, [x29, #-24]
  40e560:	ldrb	w9, [x8]
  40e564:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  40e568:	add	x8, x8, #0x490
  40e56c:	ldrb	w10, [x8]
  40e570:	cmp	w9, w10
  40e574:	b.ne	40e584 <clear@@Base+0xaa44>  // b.any
  40e578:	mov	w8, #0x1                   	// #1
  40e57c:	str	w8, [sp, #32]
  40e580:	b	40e5a0 <clear@@Base+0xaa60>
  40e584:	ldur	x8, [x29, #-24]
  40e588:	ldrb	w9, [x8]
  40e58c:	cmp	w9, #0x20
  40e590:	b.ne	40e5a0 <clear@@Base+0xaa60>  // b.any
  40e594:	ldur	x8, [x29, #-24]
  40e598:	mov	w9, #0x0                   	// #0
  40e59c:	strb	w9, [x8]
  40e5a0:	ldur	x8, [x29, #-24]
  40e5a4:	add	x8, x8, #0x1
  40e5a8:	stur	x8, [x29, #-24]
  40e5ac:	b	40e4a4 <clear@@Base+0xa964>
  40e5b0:	ldp	x29, x30, [sp, #64]
  40e5b4:	add	sp, sp, #0x50
  40e5b8:	ret
  40e5bc:	sub	sp, sp, #0x40
  40e5c0:	stp	x29, x30, [sp, #48]
  40e5c4:	add	x29, sp, #0x30
  40e5c8:	stur	x0, [x29, #-16]
  40e5cc:	str	x1, [sp, #24]
  40e5d0:	ldr	x8, [sp, #24]
  40e5d4:	cbnz	x8, 40e5e8 <clear@@Base+0xaaa8>
  40e5d8:	ldur	x8, [x29, #-16]
  40e5dc:	ldr	x8, [x8]
  40e5e0:	str	x8, [sp, #16]
  40e5e4:	b	40e604 <clear@@Base+0xaac4>
  40e5e8:	ldr	x8, [sp, #24]
  40e5ec:	ldr	x0, [sp, #24]
  40e5f0:	str	x8, [sp, #8]
  40e5f4:	bl	4017e0 <strlen@plt>
  40e5f8:	ldr	x8, [sp, #8]
  40e5fc:	add	x9, x8, x0
  40e600:	str	x9, [sp, #16]
  40e604:	ldr	x8, [sp, #16]
  40e608:	ldur	x9, [x29, #-16]
  40e60c:	ldr	x9, [x9, #8]
  40e610:	cmp	x8, x9
  40e614:	b.cc	40e624 <clear@@Base+0xaae4>  // b.lo, b.ul, b.last
  40e618:	mov	x8, xzr
  40e61c:	stur	x8, [x29, #-8]
  40e620:	b	40e668 <clear@@Base+0xab28>
  40e624:	ldr	x8, [sp, #16]
  40e628:	ldrb	w9, [x8]
  40e62c:	cbnz	w9, 40e640 <clear@@Base+0xab00>
  40e630:	ldr	x8, [sp, #16]
  40e634:	add	x8, x8, #0x1
  40e638:	str	x8, [sp, #16]
  40e63c:	b	40e624 <clear@@Base+0xaae4>
  40e640:	ldr	x8, [sp, #16]
  40e644:	ldur	x9, [x29, #-16]
  40e648:	ldr	x9, [x9, #8]
  40e64c:	cmp	x8, x9
  40e650:	b.cc	40e660 <clear@@Base+0xab20>  // b.lo, b.ul, b.last
  40e654:	mov	x8, xzr
  40e658:	stur	x8, [x29, #-8]
  40e65c:	b	40e668 <clear@@Base+0xab28>
  40e660:	ldr	x8, [sp, #16]
  40e664:	stur	x8, [x29, #-8]
  40e668:	ldur	x0, [x29, #-8]
  40e66c:	ldp	x29, x30, [sp, #48]
  40e670:	add	sp, sp, #0x40
  40e674:	ret
  40e678:	sub	sp, sp, #0x30
  40e67c:	str	x0, [sp, #32]
  40e680:	str	x1, [sp, #24]
  40e684:	ldr	x8, [sp, #24]
  40e688:	cbnz	x8, 40e69c <clear@@Base+0xab5c>
  40e68c:	ldr	x8, [sp, #32]
  40e690:	ldr	x8, [x8, #8]
  40e694:	str	x8, [sp, #16]
  40e698:	b	40e6cc <clear@@Base+0xab8c>
  40e69c:	ldr	x8, [sp, #24]
  40e6a0:	ldr	x9, [sp, #32]
  40e6a4:	ldr	x9, [x9]
  40e6a8:	cmp	x8, x9
  40e6ac:	b.hi	40e6bc <clear@@Base+0xab7c>  // b.pmore
  40e6b0:	mov	x8, xzr
  40e6b4:	str	x8, [sp, #40]
  40e6b8:	b	40e760 <clear@@Base+0xac20>
  40e6bc:	ldr	x8, [sp, #24]
  40e6c0:	mov	x9, #0xffffffffffffffff    	// #-1
  40e6c4:	add	x8, x8, x9
  40e6c8:	str	x8, [sp, #16]
  40e6cc:	ldr	x8, [sp, #16]
  40e6d0:	ldrb	w9, [x8]
  40e6d4:	cbnz	w9, 40e6ec <clear@@Base+0xabac>
  40e6d8:	ldr	x8, [sp, #16]
  40e6dc:	mov	x9, #0xffffffffffffffff    	// #-1
  40e6e0:	add	x8, x8, x9
  40e6e4:	str	x8, [sp, #16]
  40e6e8:	b	40e6cc <clear@@Base+0xab8c>
  40e6ec:	ldr	x8, [sp, #16]
  40e6f0:	ldr	x9, [sp, #32]
  40e6f4:	ldr	x9, [x9]
  40e6f8:	cmp	x8, x9
  40e6fc:	b.hi	40e70c <clear@@Base+0xabcc>  // b.pmore
  40e700:	mov	x8, xzr
  40e704:	str	x8, [sp, #40]
  40e708:	b	40e760 <clear@@Base+0xac20>
  40e70c:	ldr	x8, [sp, #16]
  40e710:	ldurb	w9, [x8, #-1]
  40e714:	mov	w10, #0x0                   	// #0
  40e718:	str	w10, [sp, #12]
  40e71c:	cbz	w9, 40e738 <clear@@Base+0xabf8>
  40e720:	ldr	x8, [sp, #16]
  40e724:	ldr	x9, [sp, #32]
  40e728:	ldr	x9, [x9]
  40e72c:	cmp	x8, x9
  40e730:	cset	w10, hi  // hi = pmore
  40e734:	str	w10, [sp, #12]
  40e738:	ldr	w8, [sp, #12]
  40e73c:	tbnz	w8, #0, 40e744 <clear@@Base+0xac04>
  40e740:	b	40e758 <clear@@Base+0xac18>
  40e744:	ldr	x8, [sp, #16]
  40e748:	mov	x9, #0xffffffffffffffff    	// #-1
  40e74c:	add	x8, x8, x9
  40e750:	str	x8, [sp, #16]
  40e754:	b	40e70c <clear@@Base+0xabcc>
  40e758:	ldr	x8, [sp, #16]
  40e75c:	str	x8, [sp, #40]
  40e760:	ldr	x0, [sp, #40]
  40e764:	add	sp, sp, #0x30
  40e768:	ret
  40e76c:	sub	sp, sp, #0x20
  40e770:	stp	x29, x30, [sp, #16]
  40e774:	add	x29, sp, #0x10
  40e778:	str	x0, [sp]
  40e77c:	ldr	x8, [sp]
  40e780:	cbnz	x8, 40e798 <clear@@Base+0xac58>
  40e784:	mov	x8, xzr
  40e788:	mov	x0, x8
  40e78c:	bl	40e7c4 <clear@@Base+0xac84>
  40e790:	stur	w0, [x29, #-4]
  40e794:	b	40e7b4 <clear@@Base+0xac74>
  40e798:	ldr	x0, [sp]
  40e79c:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40e7a0:	add	x8, x8, #0x878
  40e7a4:	ldr	x1, [x8]
  40e7a8:	bl	411908 <clear@@Base+0xddc8>
  40e7ac:	bl	40e7c4 <clear@@Base+0xac84>
  40e7b0:	stur	w0, [x29, #-4]
  40e7b4:	ldur	w0, [x29, #-4]
  40e7b8:	ldp	x29, x30, [sp, #16]
  40e7bc:	add	sp, sp, #0x20
  40e7c0:	ret
  40e7c4:	sub	sp, sp, #0x140
  40e7c8:	stp	x29, x30, [sp, #288]
  40e7cc:	str	x28, [sp, #304]
  40e7d0:	add	x29, sp, #0x120
  40e7d4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40e7d8:	add	x8, x8, #0x878
  40e7dc:	adrp	x9, 420000 <winch@@Base+0xe04>
  40e7e0:	add	x9, x9, #0xcd1
  40e7e4:	adrp	x10, 422000 <winch@@Base+0x2e04>
  40e7e8:	add	x10, x10, #0x8c
  40e7ec:	adrp	x11, 420000 <winch@@Base+0xe04>
  40e7f0:	add	x11, x11, #0xca6
  40e7f4:	adrp	x12, 422000 <winch@@Base+0x2e04>
  40e7f8:	add	x12, x12, #0x1d4
  40e7fc:	stur	x0, [x29, #-16]
  40e800:	ldur	x13, [x29, #-16]
  40e804:	ldr	x14, [x8]
  40e808:	cmp	x13, x14
  40e80c:	str	x8, [sp, #56]
  40e810:	str	x9, [sp, #48]
  40e814:	str	x10, [sp, #40]
  40e818:	str	x11, [sp, #32]
  40e81c:	str	x12, [sp, #24]
  40e820:	b.ne	40e82c <clear@@Base+0xacec>  // b.any
  40e824:	stur	wzr, [x29, #-4]
  40e828:	b	40ed64 <clear@@Base+0xb224>
  40e82c:	bl	404fa0 <clear@@Base+0x1460>
  40e830:	bl	40ed78 <clear@@Base+0xb238>
  40e834:	stur	x0, [x29, #-72]
  40e838:	ldr	x8, [sp, #56]
  40e83c:	ldr	x9, [x8]
  40e840:	cbz	x9, 40e884 <clear@@Base+0xad44>
  40e844:	bl	405ef8 <clear@@Base+0x23b8>
  40e848:	stur	w0, [x29, #-32]
  40e84c:	bl	40edbc <clear@@Base+0xb27c>
  40e850:	ldur	w8, [x29, #-32]
  40e854:	and	w8, w8, #0x8
  40e858:	cbz	w8, 40e884 <clear@@Base+0xad44>
  40e85c:	ldur	x0, [x29, #-72]
  40e860:	bl	411bc8 <clear@@Base+0xe088>
  40e864:	cmp	w0, #0x1
  40e868:	b.gt	40e884 <clear@@Base+0xad44>
  40e86c:	ldur	x0, [x29, #-72]
  40e870:	bl	4116c8 <clear@@Base+0xdb88>
  40e874:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40e878:	add	x8, x8, #0x880
  40e87c:	ldr	x8, [x8]
  40e880:	stur	x8, [x29, #-72]
  40e884:	ldur	x8, [x29, #-16]
  40e888:	cbnz	x8, 40e89c <clear@@Base+0xad5c>
  40e88c:	ldur	x0, [x29, #-72]
  40e890:	bl	40eee8 <clear@@Base+0xb3a8>
  40e894:	stur	wzr, [x29, #-4]
  40e898:	b	40ed64 <clear@@Base+0xb224>
  40e89c:	ldur	x0, [x29, #-16]
  40e8a0:	bl	411ad8 <clear@@Base+0xdf98>
  40e8a4:	bl	402260 <setlocale@plt+0x600>
  40e8a8:	stur	x0, [x29, #-40]
  40e8ac:	ldur	x0, [x29, #-16]
  40e8b0:	bl	411c38 <clear@@Base+0xe0f8>
  40e8b4:	stur	x0, [x29, #-64]
  40e8b8:	ldur	x8, [x29, #-64]
  40e8bc:	cbz	x8, 40e900 <clear@@Base+0xadc0>
  40e8c0:	stur	wzr, [x29, #-32]
  40e8c4:	mov	w8, #0xffffffff            	// #-1
  40e8c8:	stur	w8, [x29, #-20]
  40e8cc:	ldur	x0, [x29, #-16]
  40e8d0:	bl	411c9c <clear@@Base+0xe15c>
  40e8d4:	stur	x0, [x29, #-56]
  40e8d8:	ldur	x9, [x29, #-56]
  40e8dc:	cbz	x9, 40e8ec <clear@@Base+0xadac>
  40e8e0:	ldur	x8, [x29, #-56]
  40e8e4:	str	x8, [sp, #16]
  40e8e8:	b	40e8f4 <clear@@Base+0xadb4>
  40e8ec:	ldur	x8, [x29, #-40]
  40e8f0:	str	x8, [sp, #16]
  40e8f4:	ldr	x8, [sp, #16]
  40e8f8:	stur	x8, [x29, #-48]
  40e8fc:	b	40eb58 <clear@@Base+0xb018>
  40e900:	ldur	x0, [x29, #-40]
  40e904:	ldr	x1, [sp, #48]
  40e908:	bl	401aa0 <strcmp@plt>
  40e90c:	cbz	w0, 40e920 <clear@@Base+0xade0>
  40e910:	ldur	x0, [x29, #-40]
  40e914:	ldr	x1, [sp, #40]
  40e918:	bl	401aa0 <strcmp@plt>
  40e91c:	cbnz	w0, 40e92c <clear@@Base+0xadec>
  40e920:	mov	x8, xzr
  40e924:	stur	x8, [x29, #-56]
  40e928:	b	40e940 <clear@@Base+0xae00>
  40e92c:	ldur	x0, [x29, #-40]
  40e930:	sub	x1, x29, #0x14
  40e934:	sub	x2, x29, #0x40
  40e938:	bl	4105c0 <clear@@Base+0xca80>
  40e93c:	stur	x0, [x29, #-56]
  40e940:	ldur	x8, [x29, #-56]
  40e944:	cbz	x8, 40e954 <clear@@Base+0xae14>
  40e948:	ldur	x8, [x29, #-56]
  40e94c:	str	x8, [sp, #8]
  40e950:	b	40e95c <clear@@Base+0xae1c>
  40e954:	ldur	x8, [x29, #-40]
  40e958:	str	x8, [sp, #8]
  40e95c:	ldr	x8, [sp, #8]
  40e960:	stur	x8, [x29, #-48]
  40e964:	stur	wzr, [x29, #-32]
  40e968:	ldur	x8, [x29, #-64]
  40e96c:	cbz	x8, 40e99c <clear@@Base+0xae5c>
  40e970:	ldur	w8, [x29, #-32]
  40e974:	orr	w8, w8, #0x4
  40e978:	stur	w8, [x29, #-32]
  40e97c:	ldur	x0, [x29, #-40]
  40e980:	ldr	x1, [sp, #32]
  40e984:	bl	401aa0 <strcmp@plt>
  40e988:	cbnz	w0, 40e998 <clear@@Base+0xae58>
  40e98c:	ldur	w8, [x29, #-32]
  40e990:	orr	w8, w8, #0x2
  40e994:	stur	w8, [x29, #-32]
  40e998:	b	40eb58 <clear@@Base+0xb018>
  40e99c:	ldur	x0, [x29, #-40]
  40e9a0:	ldr	x1, [sp, #32]
  40e9a4:	bl	401aa0 <strcmp@plt>
  40e9a8:	cbnz	w0, 40e9cc <clear@@Base+0xae8c>
  40e9ac:	adrp	x8, 43c000 <PC+0x798>
  40e9b0:	add	x8, x8, #0x850
  40e9b4:	ldr	w9, [x8]
  40e9b8:	stur	w9, [x29, #-20]
  40e9bc:	ldur	w9, [x29, #-32]
  40e9c0:	orr	w9, w9, #0x2
  40e9c4:	stur	w9, [x29, #-32]
  40e9c8:	b	40eb58 <clear@@Base+0xb018>
  40e9cc:	ldur	x0, [x29, #-48]
  40e9d0:	ldr	x1, [sp, #40]
  40e9d4:	bl	401aa0 <strcmp@plt>
  40e9d8:	cbnz	w0, 40e9f4 <clear@@Base+0xaeb4>
  40e9dc:	mov	w8, #0xffffffff            	// #-1
  40e9e0:	stur	w8, [x29, #-20]
  40e9e4:	ldur	w8, [x29, #-32]
  40e9e8:	orr	w8, w8, #0x10
  40e9ec:	stur	w8, [x29, #-32]
  40e9f0:	b	40eb58 <clear@@Base+0xb018>
  40e9f4:	ldur	x0, [x29, #-48]
  40e9f8:	ldr	x1, [sp, #48]
  40e9fc:	bl	401aa0 <strcmp@plt>
  40ea00:	cbnz	w0, 40ea1c <clear@@Base+0xaedc>
  40ea04:	mov	w8, #0xffffffff            	// #-1
  40ea08:	stur	w8, [x29, #-20]
  40ea0c:	ldur	w8, [x29, #-32]
  40ea10:	orr	w8, w8, #0x8
  40ea14:	stur	w8, [x29, #-32]
  40ea18:	b	40eb58 <clear@@Base+0xb018>
  40ea1c:	ldur	x0, [x29, #-48]
  40ea20:	bl	410a64 <clear@@Base+0xcf24>
  40ea24:	stur	x0, [x29, #-80]
  40ea28:	cbz	x0, 40eaa0 <clear@@Base+0xaf60>
  40ea2c:	ldr	x0, [sp, #24]
  40ea30:	sub	x1, x29, #0x50
  40ea34:	bl	41aa84 <error@@Base>
  40ea38:	ldur	x0, [x29, #-80]
  40ea3c:	bl	401ac0 <free@plt>
  40ea40:	ldur	x8, [x29, #-56]
  40ea44:	cbz	x8, 40ea64 <clear@@Base+0xaf24>
  40ea48:	ldur	x0, [x29, #-64]
  40ea4c:	bl	40ef18 <clear@@Base+0xb3d8>
  40ea50:	ldur	x0, [x29, #-56]
  40ea54:	ldur	x1, [x29, #-40]
  40ea58:	bl	4108f0 <clear@@Base+0xcdb0>
  40ea5c:	ldur	x0, [x29, #-56]
  40ea60:	bl	401ac0 <free@plt>
  40ea64:	ldur	x0, [x29, #-16]
  40ea68:	bl	4116c8 <clear@@Base+0xdb88>
  40ea6c:	ldur	x0, [x29, #-40]
  40ea70:	bl	401ac0 <free@plt>
  40ea74:	ldur	x8, [x29, #-72]
  40ea78:	ldur	x9, [x29, #-16]
  40ea7c:	cmp	x8, x9
  40ea80:	b.ne	40ea8c <clear@@Base+0xaf4c>  // b.any
  40ea84:	mov	w0, #0x1                   	// #1
  40ea88:	bl	4022b4 <setlocale@plt+0x654>
  40ea8c:	ldur	x0, [x29, #-72]
  40ea90:	bl	40ef48 <clear@@Base+0xb408>
  40ea94:	mov	w8, #0x1                   	// #1
  40ea98:	stur	w8, [x29, #-4]
  40ea9c:	b	40ed64 <clear@@Base+0xb224>
  40eaa0:	ldur	x0, [x29, #-48]
  40eaa4:	mov	w8, wzr
  40eaa8:	mov	w1, w8
  40eaac:	bl	401960 <open@plt>
  40eab0:	stur	w0, [x29, #-20]
  40eab4:	cmp	w0, #0x0
  40eab8:	cset	w8, ge  // ge = tcont
  40eabc:	tbnz	w8, #0, 40eae4 <clear@@Base+0xafa4>
  40eac0:	ldur	x0, [x29, #-40]
  40eac4:	bl	41a2e4 <clear@@Base+0x167a4>
  40eac8:	sub	x1, x29, #0x50
  40eacc:	stur	x0, [x29, #-80]
  40ead0:	ldr	x0, [sp, #24]
  40ead4:	bl	41aa84 <error@@Base>
  40ead8:	ldur	x0, [x29, #-80]
  40eadc:	bl	401ac0 <free@plt>
  40eae0:	b	40ea40 <clear@@Base+0xaf00>
  40eae4:	ldur	w8, [x29, #-32]
  40eae8:	orr	w8, w8, #0x1
  40eaec:	stur	w8, [x29, #-32]
  40eaf0:	adrp	x9, 440000 <PC+0x4798>
  40eaf4:	add	x9, x9, #0x274
  40eaf8:	ldr	w8, [x9]
  40eafc:	cbnz	w8, 40eb58 <clear@@Base+0xb018>
  40eb00:	ldur	x0, [x29, #-16]
  40eb04:	bl	411b88 <clear@@Base+0xe048>
  40eb08:	cbnz	w0, 40eb58 <clear@@Base+0xb018>
  40eb0c:	ldur	w0, [x29, #-20]
  40eb10:	bl	41013c <clear@@Base+0xc5fc>
  40eb14:	cbz	w0, 40eb58 <clear@@Base+0xb018>
  40eb18:	ldur	x8, [x29, #-40]
  40eb1c:	sub	x1, x29, #0x50
  40eb20:	stur	x8, [x29, #-80]
  40eb24:	adrp	x0, 422000 <winch@@Base+0x2e04>
  40eb28:	add	x0, x0, #0xa4
  40eb2c:	bl	41adb8 <error@@Base+0x334>
  40eb30:	stur	w0, [x29, #-24]
  40eb34:	ldur	w9, [x29, #-24]
  40eb38:	cmp	w9, #0x79
  40eb3c:	b.eq	40eb58 <clear@@Base+0xb018>  // b.none
  40eb40:	ldur	w8, [x29, #-24]
  40eb44:	cmp	w8, #0x59
  40eb48:	b.eq	40eb58 <clear@@Base+0xb018>  // b.none
  40eb4c:	ldur	w0, [x29, #-20]
  40eb50:	bl	401a60 <close@plt>
  40eb54:	b	40ea40 <clear@@Base+0xaf00>
  40eb58:	ldur	x8, [x29, #-72]
  40eb5c:	cbz	x8, 40eb78 <clear@@Base+0xb038>
  40eb60:	ldur	x8, [x29, #-72]
  40eb64:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  40eb68:	add	x9, x9, #0x880
  40eb6c:	str	x8, [x9]
  40eb70:	ldur	x0, [x29, #-72]
  40eb74:	bl	40eee8 <clear@@Base+0xb3a8>
  40eb78:	ldur	x8, [x29, #-16]
  40eb7c:	ldr	x9, [sp, #56]
  40eb80:	str	x8, [x9]
  40eb84:	ldr	x0, [x9]
  40eb88:	ldur	x1, [x29, #-56]
  40eb8c:	bl	411c50 <clear@@Base+0xe110>
  40eb90:	ldr	x8, [sp, #56]
  40eb94:	ldr	x0, [x8]
  40eb98:	ldur	x1, [x29, #-64]
  40eb9c:	bl	411c18 <clear@@Base+0xe0d8>
  40eba0:	ldr	x8, [sp, #56]
  40eba4:	ldr	x0, [x8]
  40eba8:	bl	411b6c <clear@@Base+0xe02c>
  40ebac:	ldr	x8, [sp, #56]
  40ebb0:	ldr	x0, [x8]
  40ebb4:	adrp	x1, 440000 <PC+0x4798>
  40ebb8:	add	x1, x1, #0x168
  40ebbc:	bl	411b48 <clear@@Base+0xe008>
  40ebc0:	adrp	x8, 440000 <PC+0x4798>
  40ebc4:	add	x8, x8, #0x190
  40ebc8:	mov	w10, #0x1                   	// #1
  40ebcc:	str	w10, [x8]
  40ebd0:	ldur	w0, [x29, #-20]
  40ebd4:	ldur	w1, [x29, #-32]
  40ebd8:	bl	405b24 <clear@@Base+0x1fe4>
  40ebdc:	ldur	w10, [x29, #-32]
  40ebe0:	and	w10, w10, #0x8
  40ebe4:	cbnz	w10, 40ec88 <clear@@Base+0xb148>
  40ebe8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40ebec:	add	x8, x8, #0x890
  40ebf0:	ldr	x8, [x8]
  40ebf4:	cbz	x8, 40ec18 <clear@@Base+0xb0d8>
  40ebf8:	adrp	x8, 440000 <PC+0x4798>
  40ebfc:	add	x8, x8, #0x17c
  40ec00:	ldr	w9, [x8]
  40ec04:	cbz	w9, 40ec18 <clear@@Base+0xb0d8>
  40ec08:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40ec0c:	add	x8, x8, #0x890
  40ec10:	ldr	x0, [x8]
  40ec14:	bl	40efdc <clear@@Base+0xb49c>
  40ec18:	ldur	x0, [x29, #-48]
  40ec1c:	ldr	x1, [sp, #32]
  40ec20:	bl	401aa0 <strcmp@plt>
  40ec24:	cbz	w0, 40ec60 <clear@@Base+0xb120>
  40ec28:	ldur	x0, [x29, #-48]
  40ec2c:	add	x1, sp, #0x50
  40ec30:	bl	420c48 <winch@@Base+0x1a4c>
  40ec34:	str	w0, [sp, #76]
  40ec38:	ldr	w8, [sp, #76]
  40ec3c:	cbnz	w8, 40ec60 <clear@@Base+0xb120>
  40ec40:	ldr	x8, [sp, #88]
  40ec44:	adrp	x9, 440000 <PC+0x4798>
  40ec48:	add	x9, x9, #0x1f8
  40ec4c:	str	x8, [x9]
  40ec50:	ldr	x8, [sp, #80]
  40ec54:	adrp	x9, 440000 <PC+0x4798>
  40ec58:	add	x9, x9, #0x200
  40ec5c:	str	x8, [x9]
  40ec60:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40ec64:	add	x8, x8, #0x870
  40ec68:	ldr	x8, [x8]
  40ec6c:	cbz	x8, 40ec88 <clear@@Base+0xb148>
  40ec70:	mov	x0, #0x40000000            	// #1073741824
  40ec74:	bl	40a424 <clear@@Base+0x68e4>
  40ec78:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40ec7c:	add	x8, x8, #0x870
  40ec80:	ldr	x0, [x8]
  40ec84:	bl	40a484 <clear@@Base+0x6944>
  40ec88:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40ec8c:	add	x8, x8, #0x888
  40ec90:	ldr	w9, [x8]
  40ec94:	cmp	w9, #0x0
  40ec98:	cset	w9, ne  // ne = any
  40ec9c:	eor	w9, w9, #0x1
  40eca0:	and	w9, w9, #0x1
  40eca4:	stur	w9, [x29, #-28]
  40eca8:	str	x8, [sp]
  40ecac:	bl	41a5b0 <clear@@Base+0x16a70>
  40ecb0:	mov	w9, #0x1                   	// #1
  40ecb4:	ldr	x8, [sp]
  40ecb8:	str	w9, [x8]
  40ecbc:	adrp	x10, 440000 <PC+0x4798>
  40ecc0:	add	x10, x10, #0x17c
  40ecc4:	ldr	w9, [x10]
  40ecc8:	cbz	w9, 40ed58 <clear@@Base+0xb218>
  40eccc:	bl	41b620 <error@@Base+0xb9c>
  40ecd0:	bl	415c5c <clear@@Base+0x1211c>
  40ecd4:	bl	41cee0 <error@@Base+0x245c>
  40ecd8:	ldur	x0, [x29, #-40]
  40ecdc:	ldr	x1, [sp, #48]
  40ece0:	bl	401aa0 <strcmp@plt>
  40ece4:	cbz	w0, 40ed24 <clear@@Base+0xb1e4>
  40ece8:	ldur	x0, [x29, #-40]
  40ecec:	ldr	x1, [sp, #40]
  40ecf0:	bl	401aa0 <strcmp@plt>
  40ecf4:	cbz	w0, 40ed24 <clear@@Base+0xb1e4>
  40ecf8:	ldur	x0, [x29, #-40]
  40ecfc:	bl	40f7b8 <clear@@Base+0xbc78>
  40ed00:	str	x0, [sp, #64]
  40ed04:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  40ed08:	add	x8, x8, #0x4f0
  40ed0c:	ldr	x0, [x8]
  40ed10:	ldr	x1, [sp, #64]
  40ed14:	mov	w2, #0x1                   	// #1
  40ed18:	bl	40792c <clear@@Base+0x3dec>
  40ed1c:	ldr	x0, [sp, #64]
  40ed20:	bl	401ac0 <free@plt>
  40ed24:	ldur	w8, [x29, #-28]
  40ed28:	cbz	w8, 40ed58 <clear@@Base+0xb218>
  40ed2c:	adrp	x8, 440000 <PC+0x4798>
  40ed30:	add	x8, x8, #0x2c4
  40ed34:	ldr	w9, [x8]
  40ed38:	cmp	w9, #0x0
  40ed3c:	cset	w9, le
  40ed40:	tbnz	w9, #0, 40ed58 <clear@@Base+0xb218>
  40ed44:	ldur	x8, [x29, #-40]
  40ed48:	sub	x1, x29, #0x50
  40ed4c:	stur	x8, [x29, #-80]
  40ed50:	ldr	x0, [sp, #24]
  40ed54:	bl	41aa84 <error@@Base>
  40ed58:	ldur	x0, [x29, #-40]
  40ed5c:	bl	401ac0 <free@plt>
  40ed60:	stur	wzr, [x29, #-4]
  40ed64:	ldur	w0, [x29, #-4]
  40ed68:	ldr	x28, [sp, #304]
  40ed6c:	ldp	x29, x30, [sp, #288]
  40ed70:	add	sp, sp, #0x140
  40ed74:	ret
  40ed78:	sub	sp, sp, #0x20
  40ed7c:	stp	x29, x30, [sp, #16]
  40ed80:	add	x29, sp, #0x10
  40ed84:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40ed88:	add	x8, x8, #0x878
  40ed8c:	ldr	x9, [x8]
  40ed90:	str	x8, [sp, #8]
  40ed94:	cbz	x9, 40eda8 <clear@@Base+0xb268>
  40ed98:	ldr	x8, [sp, #8]
  40ed9c:	ldr	x0, [x8]
  40eda0:	mov	w1, #0x1                   	// #1
  40eda4:	bl	411ba0 <clear@@Base+0xe060>
  40eda8:	ldr	x8, [sp, #8]
  40edac:	ldr	x0, [x8]
  40edb0:	ldp	x29, x30, [sp, #16]
  40edb4:	add	sp, sp, #0x20
  40edb8:	ret
  40edbc:	sub	sp, sp, #0x50
  40edc0:	stp	x29, x30, [sp, #64]
  40edc4:	add	x29, sp, #0x40
  40edc8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40edcc:	add	x8, x8, #0x878
  40edd0:	ldr	x9, [x8]
  40edd4:	str	x8, [sp, #16]
  40edd8:	cbnz	x9, 40ede0 <clear@@Base+0xb2a0>
  40eddc:	b	40eedc <clear@@Base+0xb39c>
  40ede0:	sub	x0, x29, #0x10
  40ede4:	mov	w8, wzr
  40ede8:	mov	w1, w8
  40edec:	bl	41b748 <error@@Base+0xcc4>
  40edf0:	ldur	x9, [x29, #-16]
  40edf4:	mov	x10, #0xffffffffffffffff    	// #-1
  40edf8:	cmp	x9, x10
  40edfc:	b.eq	40ee14 <clear@@Base+0xb2d4>  // b.none
  40ee00:	ldr	x8, [sp, #16]
  40ee04:	ldr	x0, [x8]
  40ee08:	sub	x1, x29, #0x10
  40ee0c:	bl	411b24 <clear@@Base+0xdfe4>
  40ee10:	bl	417190 <clear@@Base+0x13650>
  40ee14:	bl	405ef8 <clear@@Base+0x23b8>
  40ee18:	stur	w0, [x29, #-20]
  40ee1c:	bl	405d38 <clear@@Base+0x21f8>
  40ee20:	ldr	x8, [sp, #16]
  40ee24:	ldr	x0, [x8]
  40ee28:	bl	411c9c <clear@@Base+0xe15c>
  40ee2c:	str	x0, [sp, #24]
  40ee30:	ldr	x8, [sp, #24]
  40ee34:	cbz	x8, 40eeb8 <clear@@Base+0xb378>
  40ee38:	ldr	x8, [sp, #16]
  40ee3c:	ldr	x0, [x8]
  40ee40:	bl	411c38 <clear@@Base+0xe0f8>
  40ee44:	str	x0, [sp, #32]
  40ee48:	ldr	x8, [sp, #32]
  40ee4c:	cbz	x8, 40ee78 <clear@@Base+0xb338>
  40ee50:	ldur	w8, [x29, #-20]
  40ee54:	and	w8, w8, #0x2
  40ee58:	cbnz	w8, 40ee78 <clear@@Base+0xb338>
  40ee5c:	ldr	x0, [sp, #32]
  40ee60:	bl	40ef18 <clear@@Base+0xb3d8>
  40ee64:	ldr	x8, [sp, #16]
  40ee68:	ldr	x0, [x8]
  40ee6c:	mov	x9, xzr
  40ee70:	mov	x1, x9
  40ee74:	bl	411c18 <clear@@Base+0xe0d8>
  40ee78:	ldr	x0, [sp, #24]
  40ee7c:	ldr	x8, [sp, #16]
  40ee80:	ldr	x9, [x8]
  40ee84:	str	x0, [sp, #8]
  40ee88:	mov	x0, x9
  40ee8c:	bl	411ad8 <clear@@Base+0xdf98>
  40ee90:	ldr	x8, [sp, #8]
  40ee94:	str	x0, [sp]
  40ee98:	mov	x0, x8
  40ee9c:	ldr	x1, [sp]
  40eea0:	bl	4108f0 <clear@@Base+0xcdb0>
  40eea4:	ldr	x8, [sp, #16]
  40eea8:	ldr	x0, [x8]
  40eeac:	mov	x9, xzr
  40eeb0:	mov	x1, x9
  40eeb4:	bl	411c50 <clear@@Base+0xe110>
  40eeb8:	mov	x8, xzr
  40eebc:	ldr	x9, [sp, #16]
  40eec0:	str	x8, [x9]
  40eec4:	adrp	x8, 440000 <PC+0x4798>
  40eec8:	add	x8, x8, #0x200
  40eecc:	str	xzr, [x8]
  40eed0:	adrp	x8, 440000 <PC+0x4798>
  40eed4:	add	x8, x8, #0x1f8
  40eed8:	str	xzr, [x8]
  40eedc:	ldp	x29, x30, [sp, #64]
  40eee0:	add	sp, sp, #0x50
  40eee4:	ret
  40eee8:	sub	sp, sp, #0x20
  40eeec:	stp	x29, x30, [sp, #16]
  40eef0:	add	x29, sp, #0x10
  40eef4:	str	x0, [sp, #8]
  40eef8:	ldr	x8, [sp, #8]
  40eefc:	cbz	x8, 40ef0c <clear@@Base+0xb3cc>
  40ef00:	ldr	x0, [sp, #8]
  40ef04:	mov	w1, #0xffffffff            	// #-1
  40ef08:	bl	411ba0 <clear@@Base+0xe060>
  40ef0c:	ldp	x29, x30, [sp, #16]
  40ef10:	add	sp, sp, #0x20
  40ef14:	ret
  40ef18:	sub	sp, sp, #0x20
  40ef1c:	stp	x29, x30, [sp, #16]
  40ef20:	add	x29, sp, #0x10
  40ef24:	str	x0, [sp, #8]
  40ef28:	ldr	x8, [sp, #8]
  40ef2c:	cbnz	x8, 40ef34 <clear@@Base+0xb3f4>
  40ef30:	b	40ef3c <clear@@Base+0xb3fc>
  40ef34:	ldr	x0, [sp, #8]
  40ef38:	bl	401bd0 <pclose@plt>
  40ef3c:	ldp	x29, x30, [sp, #16]
  40ef40:	add	sp, sp, #0x20
  40ef44:	ret
  40ef48:	sub	sp, sp, #0x30
  40ef4c:	stp	x29, x30, [sp, #32]
  40ef50:	add	x29, sp, #0x20
  40ef54:	stur	x0, [x29, #-8]
  40ef58:	ldur	x0, [x29, #-8]
  40ef5c:	bl	40eee8 <clear@@Base+0xb3a8>
  40ef60:	ldur	x0, [x29, #-8]
  40ef64:	bl	411820 <clear@@Base+0xdce0>
  40ef68:	str	x0, [sp, #16]
  40ef6c:	ldur	x0, [x29, #-8]
  40ef70:	bl	41188c <clear@@Base+0xdd4c>
  40ef74:	str	x0, [sp, #8]
  40ef78:	ldur	x0, [x29, #-8]
  40ef7c:	bl	40e7c4 <clear@@Base+0xac84>
  40ef80:	cbnz	w0, 40ef88 <clear@@Base+0xb448>
  40ef84:	b	40efd0 <clear@@Base+0xb490>
  40ef88:	ldr	x8, [sp, #16]
  40ef8c:	cbz	x8, 40efa8 <clear@@Base+0xb468>
  40ef90:	ldr	x0, [sp, #16]
  40ef94:	mov	w8, wzr
  40ef98:	mov	w1, w8
  40ef9c:	bl	40f538 <clear@@Base+0xb9f8>
  40efa0:	cbnz	w0, 40efa8 <clear@@Base+0xb468>
  40efa4:	b	40efd0 <clear@@Base+0xb490>
  40efa8:	ldr	x8, [sp, #8]
  40efac:	cbz	x8, 40efc8 <clear@@Base+0xb488>
  40efb0:	ldr	x0, [sp, #8]
  40efb4:	mov	w8, wzr
  40efb8:	mov	w1, w8
  40efbc:	bl	40f568 <clear@@Base+0xba28>
  40efc0:	cbnz	w0, 40efc8 <clear@@Base+0xb488>
  40efc4:	b	40efd0 <clear@@Base+0xb490>
  40efc8:	mov	w0, #0x1                   	// #1
  40efcc:	bl	4022b4 <setlocale@plt+0x654>
  40efd0:	ldp	x29, x30, [sp, #32]
  40efd4:	add	sp, sp, #0x30
  40efd8:	ret
  40efdc:	sub	sp, sp, #0x40
  40efe0:	stp	x29, x30, [sp, #48]
  40efe4:	add	x29, sp, #0x30
  40efe8:	adrp	x8, 438000 <winch@@Base+0x18e04>
  40efec:	add	x8, x8, #0x270
  40eff0:	stur	x0, [x29, #-8]
  40eff4:	str	x8, [sp, #16]
  40eff8:	bl	405ef8 <clear@@Base+0x23b8>
  40effc:	and	w9, w0, #0x1
  40f000:	cbz	w9, 40f008 <clear@@Base+0xb4c8>
  40f004:	b	40f184 <clear@@Base+0xb644>
  40f008:	ldur	x0, [x29, #-8]
  40f00c:	mov	w8, wzr
  40f010:	mov	w1, w8
  40f014:	bl	401960 <open@plt>
  40f018:	stur	w0, [x29, #-12]
  40f01c:	ldur	w8, [x29, #-12]
  40f020:	cmp	w8, #0x0
  40f024:	cset	w8, lt  // lt = tstop
  40f028:	tbnz	w8, #0, 40f034 <clear@@Base+0xb4f4>
  40f02c:	ldur	w0, [x29, #-12]
  40f030:	bl	401a60 <close@plt>
  40f034:	ldur	w8, [x29, #-12]
  40f038:	cmp	w8, #0x0
  40f03c:	cset	w8, ge  // ge = tcont
  40f040:	and	w8, w8, #0x1
  40f044:	stur	w8, [x29, #-12]
  40f048:	ldur	w8, [x29, #-12]
  40f04c:	cbz	w8, 40f060 <clear@@Base+0xb520>
  40f050:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40f054:	add	x8, x8, #0x88c
  40f058:	ldr	w9, [x8]
  40f05c:	cbz	w9, 40f06c <clear@@Base+0xb52c>
  40f060:	mov	w8, #0x4f                  	// #79
  40f064:	stur	w8, [x29, #-16]
  40f068:	b	40f088 <clear@@Base+0xb548>
  40f06c:	ldur	x8, [x29, #-8]
  40f070:	add	x1, sp, #0x18
  40f074:	str	x8, [sp, #24]
  40f078:	adrp	x0, 422000 <winch@@Base+0x2e04>
  40f07c:	add	x0, x0, #0xfa
  40f080:	bl	41adb8 <error@@Base+0x334>
  40f084:	stur	w0, [x29, #-16]
  40f088:	ldur	w8, [x29, #-16]
  40f08c:	subs	w8, w8, #0x41
  40f090:	mov	w9, w8
  40f094:	ubfx	x9, x9, #0, #32
  40f098:	cmp	x9, #0x30
  40f09c:	str	x9, [sp, #8]
  40f0a0:	b.hi	40f13c <clear@@Base+0xb5fc>  // b.pmore
  40f0a4:	adrp	x8, 421000 <winch@@Base+0x1e04>
  40f0a8:	add	x8, x8, #0xfc8
  40f0ac:	ldr	x11, [sp, #8]
  40f0b0:	ldrsw	x10, [x8, x11, lsl #2]
  40f0b4:	add	x9, x8, x10
  40f0b8:	br	x9
  40f0bc:	ldur	x0, [x29, #-8]
  40f0c0:	mov	w1, #0x1a4                 	// #420
  40f0c4:	bl	401c40 <creat@plt>
  40f0c8:	ldr	x8, [sp, #16]
  40f0cc:	str	w0, [x8]
  40f0d0:	b	40f158 <clear@@Base+0xb618>
  40f0d4:	ldur	x0, [x29, #-8]
  40f0d8:	mov	w1, #0x401                 	// #1025
  40f0dc:	bl	401960 <open@plt>
  40f0e0:	ldr	x8, [sp, #16]
  40f0e4:	str	w0, [x8]
  40f0e8:	ldr	w0, [x8]
  40f0ec:	mov	x9, xzr
  40f0f0:	mov	x1, x9
  40f0f4:	mov	w2, #0x2                   	// #2
  40f0f8:	bl	401880 <lseek@plt>
  40f0fc:	mov	x8, #0xffffffffffffffff    	// #-1
  40f100:	cmp	x0, x8
  40f104:	b.ne	40f120 <clear@@Base+0xb5e0>  // b.any
  40f108:	ldr	x8, [sp, #16]
  40f10c:	ldr	w0, [x8]
  40f110:	bl	401a60 <close@plt>
  40f114:	mov	w9, #0xffffffff            	// #-1
  40f118:	ldr	x8, [sp, #16]
  40f11c:	str	w9, [x8]
  40f120:	b	40f158 <clear@@Base+0xb618>
  40f124:	ldur	x0, [x29, #-8]
  40f128:	bl	401ac0 <free@plt>
  40f12c:	b	40f184 <clear@@Base+0xb644>
  40f130:	mov	w8, wzr
  40f134:	mov	w0, w8
  40f138:	bl	4022b4 <setlocale@plt+0x654>
  40f13c:	adrp	x0, 422000 <winch@@Base+0x2e04>
  40f140:	add	x0, x0, #0x131
  40f144:	mov	x8, xzr
  40f148:	mov	x1, x8
  40f14c:	bl	41adb8 <error@@Base+0x334>
  40f150:	stur	w0, [x29, #-16]
  40f154:	b	40f088 <clear@@Base+0xb548>
  40f158:	ldr	x8, [sp, #16]
  40f15c:	ldr	w9, [x8]
  40f160:	cmp	w9, #0x0
  40f164:	cset	w9, ge  // ge = tcont
  40f168:	tbnz	w9, #0, 40f184 <clear@@Base+0xb644>
  40f16c:	ldur	x8, [x29, #-8]
  40f170:	add	x1, sp, #0x18
  40f174:	str	x8, [sp, #24]
  40f178:	adrp	x0, 422000 <winch@@Base+0x2e04>
  40f17c:	add	x0, x0, #0x16f
  40f180:	bl	41aa84 <error@@Base>
  40f184:	ldp	x29, x30, [sp, #48]
  40f188:	add	sp, sp, #0x40
  40f18c:	ret
  40f190:	sub	sp, sp, #0x90
  40f194:	stp	x29, x30, [sp, #128]
  40f198:	add	x29, sp, #0x80
  40f19c:	mov	x8, xzr
  40f1a0:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  40f1a4:	add	x9, x9, #0x878
  40f1a8:	add	x10, sp, #0x30
  40f1ac:	stur	x0, [x29, #-16]
  40f1b0:	str	x8, [sp, #24]
  40f1b4:	str	x9, [sp, #16]
  40f1b8:	str	x10, [sp, #8]
  40f1bc:	bl	40ed78 <clear@@Base+0xb238>
  40f1c0:	stur	x0, [x29, #-24]
  40f1c4:	ldr	x8, [sp, #24]
  40f1c8:	stur	x8, [x29, #-32]
  40f1cc:	ldur	x1, [x29, #-16]
  40f1d0:	ldr	x0, [sp, #8]
  40f1d4:	bl	40e434 <clear@@Base+0xa8f4>
  40f1d8:	ldr	x8, [sp, #24]
  40f1dc:	stur	x8, [x29, #-40]
  40f1e0:	ldur	x1, [x29, #-40]
  40f1e4:	add	x0, sp, #0x30
  40f1e8:	bl	40e5bc <clear@@Base+0xaa7c>
  40f1ec:	stur	x0, [x29, #-40]
  40f1f0:	cbz	x0, 40f270 <clear@@Base+0xb730>
  40f1f4:	ldur	x0, [x29, #-40]
  40f1f8:	bl	40ff08 <clear@@Base+0xc3c8>
  40f1fc:	stur	x0, [x29, #-48]
  40f200:	ldur	x1, [x29, #-48]
  40f204:	add	x0, sp, #0x20
  40f208:	bl	40e434 <clear@@Base+0xa8f4>
  40f20c:	mov	x8, xzr
  40f210:	stur	x8, [x29, #-56]
  40f214:	ldur	x1, [x29, #-56]
  40f218:	add	x0, sp, #0x20
  40f21c:	bl	40e5bc <clear@@Base+0xaa7c>
  40f220:	stur	x0, [x29, #-56]
  40f224:	cbz	x0, 40f264 <clear@@Base+0xb724>
  40f228:	ldur	x0, [x29, #-56]
  40f22c:	bl	40f600 <clear@@Base+0xbac0>
  40f230:	str	x0, [sp, #64]
  40f234:	ldr	x0, [sp, #64]
  40f238:	bl	40e76c <clear@@Base+0xac2c>
  40f23c:	cbnz	w0, 40f258 <clear@@Base+0xb718>
  40f240:	ldur	x8, [x29, #-32]
  40f244:	cbnz	x8, 40f258 <clear@@Base+0xb718>
  40f248:	ldr	x8, [sp, #16]
  40f24c:	ldr	x0, [x8]
  40f250:	bl	411ad8 <clear@@Base+0xdf98>
  40f254:	stur	x0, [x29, #-32]
  40f258:	ldr	x0, [sp, #64]
  40f25c:	bl	401ac0 <free@plt>
  40f260:	b	40f214 <clear@@Base+0xb6d4>
  40f264:	ldur	x0, [x29, #-48]
  40f268:	bl	401ac0 <free@plt>
  40f26c:	b	40f1e0 <clear@@Base+0xb6a0>
  40f270:	ldur	x8, [x29, #-32]
  40f274:	cbnz	x8, 40f28c <clear@@Base+0xb74c>
  40f278:	ldur	x0, [x29, #-24]
  40f27c:	bl	40eee8 <clear@@Base+0xb3a8>
  40f280:	mov	w8, #0x1                   	// #1
  40f284:	stur	w8, [x29, #-4]
  40f288:	b	40f2d0 <clear@@Base+0xb790>
  40f28c:	ldur	x0, [x29, #-32]
  40f290:	ldr	x8, [sp, #16]
  40f294:	ldr	x1, [x8]
  40f298:	bl	411908 <clear@@Base+0xddc8>
  40f29c:	ldr	x8, [sp, #16]
  40f2a0:	ldr	x9, [x8]
  40f2a4:	cmp	x0, x9
  40f2a8:	b.ne	40f2bc <clear@@Base+0xb77c>  // b.any
  40f2ac:	ldur	x0, [x29, #-24]
  40f2b0:	bl	40eee8 <clear@@Base+0xb3a8>
  40f2b4:	stur	wzr, [x29, #-4]
  40f2b8:	b	40f2d0 <clear@@Base+0xb790>
  40f2bc:	ldur	x0, [x29, #-24]
  40f2c0:	bl	40ef48 <clear@@Base+0xb408>
  40f2c4:	ldur	x0, [x29, #-32]
  40f2c8:	bl	40e76c <clear@@Base+0xac2c>
  40f2cc:	stur	w0, [x29, #-4]
  40f2d0:	ldur	w0, [x29, #-4]
  40f2d4:	ldp	x29, x30, [sp, #128]
  40f2d8:	add	sp, sp, #0x90
  40f2dc:	ret
  40f2e0:	sub	sp, sp, #0x20
  40f2e4:	stp	x29, x30, [sp, #16]
  40f2e8:	add	x29, sp, #0x10
  40f2ec:	bl	4118f8 <clear@@Base+0xddb8>
  40f2f0:	cbnz	w0, 40f300 <clear@@Base+0xb7c0>
  40f2f4:	bl	40f32c <clear@@Base+0xb7ec>
  40f2f8:	stur	w0, [x29, #-4]
  40f2fc:	b	40f31c <clear@@Base+0xb7dc>
  40f300:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40f304:	add	x8, x8, #0x878
  40f308:	mov	x9, xzr
  40f30c:	str	x9, [x8]
  40f310:	mov	w0, #0x1                   	// #1
  40f314:	bl	40f37c <clear@@Base+0xb83c>
  40f318:	stur	w0, [x29, #-4]
  40f31c:	ldur	w0, [x29, #-4]
  40f320:	ldp	x29, x30, [sp, #16]
  40f324:	add	sp, sp, #0x20
  40f328:	ret
  40f32c:	stp	x29, x30, [sp, #-16]!
  40f330:	mov	x29, sp
  40f334:	adrp	x8, 43c000 <PC+0x798>
  40f338:	add	x8, x8, #0x850
  40f33c:	ldr	w0, [x8]
  40f340:	bl	401b20 <isatty@plt>
  40f344:	cbz	w0, 40f368 <clear@@Base+0xb828>
  40f348:	adrp	x0, 422000 <winch@@Base+0x2e04>
  40f34c:	add	x0, x0, #0xd0
  40f350:	mov	x8, xzr
  40f354:	mov	x1, x8
  40f358:	bl	41aa84 <error@@Base>
  40f35c:	mov	w9, wzr
  40f360:	mov	w0, w9
  40f364:	bl	4022b4 <setlocale@plt+0x654>
  40f368:	adrp	x0, 420000 <winch@@Base+0xe04>
  40f36c:	add	x0, x0, #0xca6
  40f370:	bl	40e76c <clear@@Base+0xac2c>
  40f374:	ldp	x29, x30, [sp], #16
  40f378:	ret
  40f37c:	sub	sp, sp, #0x20
  40f380:	stp	x29, x30, [sp, #16]
  40f384:	add	x29, sp, #0x10
  40f388:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40f38c:	add	x8, x8, #0x878
  40f390:	mov	w2, #0x1                   	// #1
  40f394:	stur	w0, [x29, #-4]
  40f398:	ldr	x0, [x8]
  40f39c:	ldur	w1, [x29, #-4]
  40f3a0:	bl	40f40c <clear@@Base+0xb8cc>
  40f3a4:	ldp	x29, x30, [sp, #16]
  40f3a8:	add	sp, sp, #0x20
  40f3ac:	ret
  40f3b0:	stp	x29, x30, [sp, #-16]!
  40f3b4:	mov	x29, sp
  40f3b8:	mov	x8, xzr
  40f3bc:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  40f3c0:	add	x9, x9, #0x878
  40f3c4:	mov	w0, #0x1                   	// #1
  40f3c8:	str	x8, [x9]
  40f3cc:	bl	40f3d8 <clear@@Base+0xb898>
  40f3d0:	ldp	x29, x30, [sp], #16
  40f3d4:	ret
  40f3d8:	sub	sp, sp, #0x20
  40f3dc:	stp	x29, x30, [sp, #16]
  40f3e0:	add	x29, sp, #0x10
  40f3e4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40f3e8:	add	x8, x8, #0x878
  40f3ec:	mov	w2, #0xffffffff            	// #-1
  40f3f0:	stur	w0, [x29, #-4]
  40f3f4:	ldr	x0, [x8]
  40f3f8:	ldur	w1, [x29, #-4]
  40f3fc:	bl	40f40c <clear@@Base+0xb8cc>
  40f400:	ldp	x29, x30, [sp, #16]
  40f404:	add	sp, sp, #0x20
  40f408:	ret
  40f40c:	sub	sp, sp, #0x40
  40f410:	stp	x29, x30, [sp, #48]
  40f414:	add	x29, sp, #0x30
  40f418:	stur	x0, [x29, #-16]
  40f41c:	stur	w1, [x29, #-20]
  40f420:	str	w2, [sp, #24]
  40f424:	ldr	w8, [sp, #24]
  40f428:	cmp	w8, #0x0
  40f42c:	cset	w8, le
  40f430:	tbnz	w8, #0, 40f444 <clear@@Base+0xb904>
  40f434:	ldur	x0, [x29, #-16]
  40f438:	bl	411820 <clear@@Base+0xdce0>
  40f43c:	str	x0, [sp, #8]
  40f440:	b	40f450 <clear@@Base+0xb910>
  40f444:	ldur	x0, [x29, #-16]
  40f448:	bl	41188c <clear@@Base+0xdd4c>
  40f44c:	str	x0, [sp, #8]
  40f450:	ldr	x8, [sp, #8]
  40f454:	str	x8, [sp, #16]
  40f458:	ldur	w9, [x29, #-20]
  40f45c:	subs	w9, w9, #0x1
  40f460:	stur	w9, [x29, #-20]
  40f464:	cmp	w9, #0x0
  40f468:	cset	w9, ge  // ge = tcont
  40f46c:	tbnz	w9, #0, 40f480 <clear@@Base+0xb940>
  40f470:	ldur	x0, [x29, #-16]
  40f474:	bl	40e7c4 <clear@@Base+0xac84>
  40f478:	cbnz	w0, 40f480 <clear@@Base+0xb940>
  40f47c:	b	40f4c0 <clear@@Base+0xb980>
  40f480:	ldr	x8, [sp, #16]
  40f484:	cbnz	x8, 40f494 <clear@@Base+0xb954>
  40f488:	mov	w8, #0x1                   	// #1
  40f48c:	stur	w8, [x29, #-4]
  40f490:	b	40f4c4 <clear@@Base+0xb984>
  40f494:	adrp	x8, 440000 <PC+0x4798>
  40f498:	add	x8, x8, #0x2f0
  40f49c:	ldr	w9, [x8]
  40f4a0:	and	w9, w9, #0x3
  40f4a4:	cbz	w9, 40f4b4 <clear@@Base+0xb974>
  40f4a8:	mov	w8, #0x1                   	// #1
  40f4ac:	stur	w8, [x29, #-4]
  40f4b0:	b	40f4c4 <clear@@Base+0xb984>
  40f4b4:	ldr	x8, [sp, #16]
  40f4b8:	stur	x8, [x29, #-16]
  40f4bc:	b	40f424 <clear@@Base+0xb8e4>
  40f4c0:	stur	wzr, [x29, #-4]
  40f4c4:	ldur	w0, [x29, #-4]
  40f4c8:	ldp	x29, x30, [sp, #48]
  40f4cc:	add	sp, sp, #0x40
  40f4d0:	ret
  40f4d4:	sub	sp, sp, #0x20
  40f4d8:	stp	x29, x30, [sp, #16]
  40f4dc:	add	x29, sp, #0x10
  40f4e0:	mov	x8, xzr
  40f4e4:	str	w0, [sp, #8]
  40f4e8:	str	x8, [sp]
  40f4ec:	ldr	x0, [sp]
  40f4f0:	bl	411820 <clear@@Base+0xdce0>
  40f4f4:	str	x0, [sp]
  40f4f8:	cbnz	x0, 40f508 <clear@@Base+0xb9c8>
  40f4fc:	mov	w8, #0x1                   	// #1
  40f500:	stur	w8, [x29, #-4]
  40f504:	b	40f528 <clear@@Base+0xb9e8>
  40f508:	ldr	x0, [sp]
  40f50c:	bl	411b0c <clear@@Base+0xdfcc>
  40f510:	ldr	w8, [sp, #8]
  40f514:	cmp	w0, w8
  40f518:	b.ne	40f4ec <clear@@Base+0xb9ac>  // b.any
  40f51c:	ldr	x0, [sp]
  40f520:	bl	40e7c4 <clear@@Base+0xac84>
  40f524:	stur	w0, [x29, #-4]
  40f528:	ldur	w0, [x29, #-4]
  40f52c:	ldp	x29, x30, [sp, #16]
  40f530:	add	sp, sp, #0x20
  40f534:	ret
  40f538:	sub	sp, sp, #0x20
  40f53c:	stp	x29, x30, [sp, #16]
  40f540:	add	x29, sp, #0x10
  40f544:	mov	w2, #0x1                   	// #1
  40f548:	str	x0, [sp, #8]
  40f54c:	str	w1, [sp, #4]
  40f550:	ldr	x0, [sp, #8]
  40f554:	ldr	w1, [sp, #4]
  40f558:	bl	40f40c <clear@@Base+0xb8cc>
  40f55c:	ldp	x29, x30, [sp, #16]
  40f560:	add	sp, sp, #0x20
  40f564:	ret
  40f568:	sub	sp, sp, #0x20
  40f56c:	stp	x29, x30, [sp, #16]
  40f570:	add	x29, sp, #0x10
  40f574:	mov	w2, #0xffffffff            	// #-1
  40f578:	str	x0, [sp, #8]
  40f57c:	str	w1, [sp, #4]
  40f580:	ldr	x0, [sp, #8]
  40f584:	ldr	w1, [sp, #4]
  40f588:	bl	40f40c <clear@@Base+0xb8cc>
  40f58c:	ldp	x29, x30, [sp, #16]
  40f590:	add	sp, sp, #0x20
  40f594:	ret
  40f598:	sub	sp, sp, #0x20
  40f59c:	stp	x29, x30, [sp, #16]
  40f5a0:	add	x29, sp, #0x10
  40f5a4:	bl	40ed78 <clear@@Base+0xb238>
  40f5a8:	str	x0, [sp, #8]
  40f5ac:	bl	40edbc <clear@@Base+0xb27c>
  40f5b0:	ldr	x0, [sp, #8]
  40f5b4:	bl	40ef48 <clear@@Base+0xb408>
  40f5b8:	ldp	x29, x30, [sp, #16]
  40f5bc:	add	sp, sp, #0x20
  40f5c0:	ret
  40f5c4:	sub	sp, sp, #0x20
  40f5c8:	stp	x29, x30, [sp, #16]
  40f5cc:	add	x29, sp, #0x10
  40f5d0:	bl	405084 <clear@@Base+0x1544>
  40f5d4:	stur	w0, [x29, #-4]
  40f5d8:	mov	w8, #0xffffffff            	// #-1
  40f5dc:	cmp	w0, w8
  40f5e0:	b.eq	40f5f0 <clear@@Base+0xbab0>  // b.none
  40f5e4:	ldur	w0, [x29, #-4]
  40f5e8:	bl	41a518 <clear@@Base+0x169d8>
  40f5ec:	b	40f5d0 <clear@@Base+0xba90>
  40f5f0:	bl	41a5b0 <clear@@Base+0x16a70>
  40f5f4:	ldp	x29, x30, [sp, #16]
  40f5f8:	add	sp, sp, #0x20
  40f5fc:	ret
  40f600:	sub	sp, sp, #0x40
  40f604:	stp	x29, x30, [sp, #48]
  40f608:	add	x29, sp, #0x30
  40f60c:	mov	w1, #0x1                   	// #1
  40f610:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  40f614:	add	x8, x8, #0x490
  40f618:	stur	x0, [x29, #-8]
  40f61c:	ldur	x0, [x29, #-8]
  40f620:	str	w1, [sp, #8]
  40f624:	str	x8, [sp]
  40f628:	bl	4017e0 <strlen@plt>
  40f62c:	add	x8, x0, #0x1
  40f630:	mov	w0, w8
  40f634:	ldr	w1, [sp, #8]
  40f638:	bl	40235c <setlocale@plt+0x6fc>
  40f63c:	str	x0, [sp, #24]
  40f640:	stur	x0, [x29, #-16]
  40f644:	ldur	x9, [x29, #-8]
  40f648:	ldrb	w8, [x9]
  40f64c:	ldr	x9, [sp]
  40f650:	ldrb	w10, [x9]
  40f654:	cmp	w8, w10
  40f658:	b.ne	40f6e4 <clear@@Base+0xbba4>  // b.any
  40f65c:	ldur	x8, [x29, #-8]
  40f660:	add	x8, x8, #0x1
  40f664:	stur	x8, [x29, #-8]
  40f668:	ldur	x8, [x29, #-8]
  40f66c:	ldrb	w9, [x8]
  40f670:	cbz	w9, 40f6e0 <clear@@Base+0xbba0>
  40f674:	ldur	x8, [x29, #-8]
  40f678:	ldrb	w9, [x8]
  40f67c:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  40f680:	add	x8, x8, #0x491
  40f684:	ldrb	w10, [x8]
  40f688:	cmp	w9, w10
  40f68c:	b.ne	40f6bc <clear@@Base+0xbb7c>  // b.any
  40f690:	ldur	x8, [x29, #-8]
  40f694:	ldrb	w9, [x8, #1]
  40f698:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  40f69c:	add	x8, x8, #0x491
  40f6a0:	ldrb	w10, [x8]
  40f6a4:	cmp	w9, w10
  40f6a8:	b.eq	40f6b0 <clear@@Base+0xbb70>  // b.none
  40f6ac:	b	40f6e0 <clear@@Base+0xbba0>
  40f6b0:	ldur	x8, [x29, #-8]
  40f6b4:	add	x8, x8, #0x1
  40f6b8:	stur	x8, [x29, #-8]
  40f6bc:	ldur	x8, [x29, #-8]
  40f6c0:	add	x9, x8, #0x1
  40f6c4:	stur	x9, [x29, #-8]
  40f6c8:	ldrb	w10, [x8]
  40f6cc:	ldr	x8, [sp, #24]
  40f6d0:	add	x9, x8, #0x1
  40f6d4:	str	x9, [sp, #24]
  40f6d8:	strb	w10, [x8]
  40f6dc:	b	40f668 <clear@@Base+0xbb28>
  40f6e0:	b	40f75c <clear@@Base+0xbc1c>
  40f6e4:	bl	40f778 <clear@@Base+0xbc38>
  40f6e8:	str	x0, [sp, #16]
  40f6ec:	ldr	x0, [sp, #16]
  40f6f0:	bl	4017e0 <strlen@plt>
  40f6f4:	str	w0, [sp, #12]
  40f6f8:	ldur	x8, [x29, #-8]
  40f6fc:	ldrb	w9, [x8]
  40f700:	cbz	w9, 40f75c <clear@@Base+0xbc1c>
  40f704:	ldr	w8, [sp, #12]
  40f708:	cmp	w8, #0x0
  40f70c:	cset	w8, le
  40f710:	tbnz	w8, #0, 40f738 <clear@@Base+0xbbf8>
  40f714:	ldur	x0, [x29, #-8]
  40f718:	ldr	x1, [sp, #16]
  40f71c:	ldrsw	x2, [sp, #12]
  40f720:	bl	401990 <strncmp@plt>
  40f724:	cbnz	w0, 40f738 <clear@@Base+0xbbf8>
  40f728:	ldrsw	x8, [sp, #12]
  40f72c:	ldur	x9, [x29, #-8]
  40f730:	add	x8, x9, x8
  40f734:	stur	x8, [x29, #-8]
  40f738:	ldur	x8, [x29, #-8]
  40f73c:	add	x9, x8, #0x1
  40f740:	stur	x9, [x29, #-8]
  40f744:	ldrb	w10, [x8]
  40f748:	ldr	x8, [sp, #24]
  40f74c:	add	x9, x8, #0x1
  40f750:	str	x9, [sp, #24]
  40f754:	strb	w10, [x8]
  40f758:	b	40f6f8 <clear@@Base+0xbbb8>
  40f75c:	ldr	x8, [sp, #24]
  40f760:	mov	w9, #0x0                   	// #0
  40f764:	strb	w9, [x8]
  40f768:	ldur	x0, [x29, #-16]
  40f76c:	ldp	x29, x30, [sp, #48]
  40f770:	add	sp, sp, #0x40
  40f774:	ret
  40f778:	sub	sp, sp, #0x20
  40f77c:	stp	x29, x30, [sp, #16]
  40f780:	add	x29, sp, #0x10
  40f784:	adrp	x0, 422000 <winch@@Base+0x2e04>
  40f788:	add	x0, x0, #0x184
  40f78c:	bl	40d610 <clear@@Base+0x9ad0>
  40f790:	str	x0, [sp, #8]
  40f794:	ldr	x8, [sp, #8]
  40f798:	cbnz	x8, 40f7a8 <clear@@Base+0xbc68>
  40f79c:	adrp	x8, 422000 <winch@@Base+0x2e04>
  40f7a0:	add	x8, x8, #0x193
  40f7a4:	str	x8, [sp, #8]
  40f7a8:	ldr	x0, [sp, #8]
  40f7ac:	ldp	x29, x30, [sp, #16]
  40f7b0:	add	sp, sp, #0x20
  40f7b4:	ret
  40f7b8:	sub	sp, sp, #0x50
  40f7bc:	stp	x29, x30, [sp, #64]
  40f7c0:	add	x29, sp, #0x40
  40f7c4:	mov	w8, #0x1                   	// #1
  40f7c8:	stur	x0, [x29, #-16]
  40f7cc:	str	w8, [sp]
  40f7d0:	bl	40f778 <clear@@Base+0xbc38>
  40f7d4:	str	x0, [sp, #16]
  40f7d8:	ldr	x0, [sp, #16]
  40f7dc:	bl	4017e0 <strlen@plt>
  40f7e0:	str	w0, [sp, #12]
  40f7e4:	str	wzr, [sp, #8]
  40f7e8:	str	wzr, [sp, #4]
  40f7ec:	ldr	w8, [sp]
  40f7f0:	str	w8, [sp, #28]
  40f7f4:	ldur	x9, [x29, #-16]
  40f7f8:	stur	x9, [x29, #-24]
  40f7fc:	ldur	x8, [x29, #-24]
  40f800:	ldrb	w9, [x8]
  40f804:	cbz	w9, 40f898 <clear@@Base+0xbd58>
  40f808:	ldr	w8, [sp, #28]
  40f80c:	add	w8, w8, #0x1
  40f810:	str	w8, [sp, #28]
  40f814:	ldur	x9, [x29, #-24]
  40f818:	ldrb	w8, [x9]
  40f81c:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  40f820:	add	x9, x9, #0x490
  40f824:	ldrb	w10, [x9]
  40f828:	cmp	w8, w10
  40f82c:	b.eq	40f84c <clear@@Base+0xbd0c>  // b.none
  40f830:	ldur	x8, [x29, #-24]
  40f834:	ldrb	w9, [x8]
  40f838:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  40f83c:	add	x8, x8, #0x491
  40f840:	ldrb	w10, [x8]
  40f844:	cmp	w9, w10
  40f848:	b.ne	40f854 <clear@@Base+0xbd14>  // b.any
  40f84c:	mov	w8, #0x1                   	// #1
  40f850:	str	w8, [sp, #4]
  40f854:	ldur	x8, [x29, #-24]
  40f858:	ldrb	w0, [x8]
  40f85c:	bl	40f994 <clear@@Base+0xbe54>
  40f860:	cbz	w0, 40f888 <clear@@Base+0xbd48>
  40f864:	ldr	w8, [sp, #12]
  40f868:	cbnz	w8, 40f878 <clear@@Base+0xbd38>
  40f86c:	mov	w8, #0x1                   	// #1
  40f870:	str	w8, [sp, #8]
  40f874:	b	40f888 <clear@@Base+0xbd48>
  40f878:	ldr	w8, [sp, #12]
  40f87c:	ldr	w9, [sp, #28]
  40f880:	add	w8, w9, w8
  40f884:	str	w8, [sp, #28]
  40f888:	ldur	x8, [x29, #-24]
  40f88c:	add	x8, x8, #0x1
  40f890:	stur	x8, [x29, #-24]
  40f894:	b	40f7fc <clear@@Base+0xbcbc>
  40f898:	ldr	w8, [sp, #8]
  40f89c:	cbz	w8, 40f8c4 <clear@@Base+0xbd84>
  40f8a0:	ldr	w8, [sp, #4]
  40f8a4:	cbz	w8, 40f8b4 <clear@@Base+0xbd74>
  40f8a8:	mov	x8, xzr
  40f8ac:	stur	x8, [x29, #-8]
  40f8b0:	b	40f984 <clear@@Base+0xbe44>
  40f8b4:	ldur	x0, [x29, #-16]
  40f8b8:	bl	4017e0 <strlen@plt>
  40f8bc:	add	w8, w0, #0x3
  40f8c0:	str	w8, [sp, #28]
  40f8c4:	ldr	w0, [sp, #28]
  40f8c8:	mov	w1, #0x1                   	// #1
  40f8cc:	bl	40235c <setlocale@plt+0x6fc>
  40f8d0:	stur	x0, [x29, #-24]
  40f8d4:	str	x0, [sp, #32]
  40f8d8:	ldr	w8, [sp, #8]
  40f8dc:	cbz	w8, 40f914 <clear@@Base+0xbdd4>
  40f8e0:	ldr	x0, [sp, #32]
  40f8e4:	ldrsw	x1, [sp, #28]
  40f8e8:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  40f8ec:	add	x8, x8, #0x490
  40f8f0:	ldrb	w3, [x8]
  40f8f4:	ldur	x4, [x29, #-16]
  40f8f8:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  40f8fc:	add	x8, x8, #0x491
  40f900:	ldrb	w5, [x8]
  40f904:	adrp	x2, 422000 <winch@@Base+0x2e04>
  40f908:	add	x2, x2, #0x195
  40f90c:	bl	4018a0 <snprintf@plt>
  40f910:	b	40f97c <clear@@Base+0xbe3c>
  40f914:	ldur	x8, [x29, #-16]
  40f918:	ldrb	w9, [x8]
  40f91c:	cbz	w9, 40f970 <clear@@Base+0xbe30>
  40f920:	ldur	x8, [x29, #-16]
  40f924:	ldrb	w0, [x8]
  40f928:	bl	40f994 <clear@@Base+0xbe54>
  40f92c:	cbz	w0, 40f94c <clear@@Base+0xbe0c>
  40f930:	ldur	x0, [x29, #-24]
  40f934:	ldr	x1, [sp, #16]
  40f938:	bl	401af0 <strcpy@plt>
  40f93c:	ldrsw	x8, [sp, #12]
  40f940:	ldur	x9, [x29, #-24]
  40f944:	add	x8, x9, x8
  40f948:	stur	x8, [x29, #-24]
  40f94c:	ldur	x8, [x29, #-16]
  40f950:	add	x9, x8, #0x1
  40f954:	stur	x9, [x29, #-16]
  40f958:	ldrb	w10, [x8]
  40f95c:	ldur	x8, [x29, #-24]
  40f960:	add	x9, x8, #0x1
  40f964:	stur	x9, [x29, #-24]
  40f968:	strb	w10, [x8]
  40f96c:	b	40f914 <clear@@Base+0xbdd4>
  40f970:	ldur	x8, [x29, #-24]
  40f974:	mov	w9, #0x0                   	// #0
  40f978:	strb	w9, [x8]
  40f97c:	ldr	x8, [sp, #32]
  40f980:	stur	x8, [x29, #-8]
  40f984:	ldur	x0, [x29, #-8]
  40f988:	ldp	x29, x30, [sp, #64]
  40f98c:	add	sp, sp, #0x50
  40f990:	ret
  40f994:	sub	sp, sp, #0x20
  40f998:	stp	x29, x30, [sp, #16]
  40f99c:	add	x29, sp, #0x10
  40f9a0:	sturb	w0, [x29, #-1]
  40f9a4:	bl	4102c0 <clear@@Base+0xc780>
  40f9a8:	ldurb	w1, [x29, #-1]
  40f9ac:	bl	401ad0 <strchr@plt>
  40f9b0:	cmp	x0, #0x0
  40f9b4:	cset	w8, ne  // ne = any
  40f9b8:	and	w0, w8, #0x1
  40f9bc:	ldp	x29, x30, [sp, #16]
  40f9c0:	add	sp, sp, #0x20
  40f9c4:	ret
  40f9c8:	sub	sp, sp, #0x30
  40f9cc:	stp	x29, x30, [sp, #32]
  40f9d0:	add	x29, sp, #0x20
  40f9d4:	adrp	x8, 421000 <winch@@Base+0x1e04>
  40f9d8:	add	x8, x8, #0x825
  40f9dc:	str	x0, [sp, #16]
  40f9e0:	mov	x0, x8
  40f9e4:	bl	40d610 <clear@@Base+0x9ad0>
  40f9e8:	ldr	x1, [sp, #16]
  40f9ec:	bl	40fa20 <clear@@Base+0xbee0>
  40f9f0:	str	x0, [sp, #8]
  40f9f4:	ldr	x8, [sp, #8]
  40f9f8:	cbz	x8, 40fa08 <clear@@Base+0xbec8>
  40f9fc:	ldr	x8, [sp, #8]
  40fa00:	stur	x8, [x29, #-8]
  40fa04:	b	40fa10 <clear@@Base+0xbed0>
  40fa08:	mov	x8, xzr
  40fa0c:	stur	x8, [x29, #-8]
  40fa10:	ldur	x0, [x29, #-8]
  40fa14:	ldp	x29, x30, [sp, #32]
  40fa18:	add	sp, sp, #0x30
  40fa1c:	ret
  40fa20:	sub	sp, sp, #0x40
  40fa24:	stp	x29, x30, [sp, #48]
  40fa28:	add	x29, sp, #0x30
  40fa2c:	stur	x0, [x29, #-16]
  40fa30:	str	x1, [sp, #24]
  40fa34:	ldur	x8, [x29, #-16]
  40fa38:	cbz	x8, 40fa48 <clear@@Base+0xbf08>
  40fa3c:	ldur	x8, [x29, #-16]
  40fa40:	ldrb	w9, [x8]
  40fa44:	cbnz	w9, 40fa54 <clear@@Base+0xbf14>
  40fa48:	mov	x8, xzr
  40fa4c:	stur	x8, [x29, #-8]
  40fa50:	b	40fb10 <clear@@Base+0xbfd0>
  40fa54:	ldur	x0, [x29, #-16]
  40fa58:	bl	4017e0 <strlen@plt>
  40fa5c:	ldr	x8, [sp, #24]
  40fa60:	str	x0, [sp]
  40fa64:	mov	x0, x8
  40fa68:	bl	4017e0 <strlen@plt>
  40fa6c:	ldr	x8, [sp]
  40fa70:	add	x9, x8, x0
  40fa74:	add	x9, x9, #0x2
  40fa78:	str	w9, [sp, #12]
  40fa7c:	ldrsw	x0, [sp, #12]
  40fa80:	mov	x1, #0x1                   	// #1
  40fa84:	bl	401a10 <calloc@plt>
  40fa88:	str	x0, [sp, #16]
  40fa8c:	ldr	x8, [sp, #16]
  40fa90:	cbnz	x8, 40faa0 <clear@@Base+0xbf60>
  40fa94:	mov	x8, xzr
  40fa98:	stur	x8, [x29, #-8]
  40fa9c:	b	40fb10 <clear@@Base+0xbfd0>
  40faa0:	ldr	x0, [sp, #16]
  40faa4:	ldrsw	x1, [sp, #12]
  40faa8:	ldur	x3, [x29, #-16]
  40faac:	ldr	x5, [sp, #24]
  40fab0:	adrp	x2, 422000 <winch@@Base+0x2e04>
  40fab4:	add	x2, x2, #0x246
  40fab8:	adrp	x4, 421000 <winch@@Base+0x1e04>
  40fabc:	add	x4, x4, #0xe74
  40fac0:	bl	4018a0 <snprintf@plt>
  40fac4:	ldr	x8, [sp, #16]
  40fac8:	mov	x0, x8
  40facc:	mov	w9, wzr
  40fad0:	mov	w1, w9
  40fad4:	bl	401960 <open@plt>
  40fad8:	str	w0, [sp, #8]
  40fadc:	ldr	w9, [sp, #8]
  40fae0:	cmp	w9, #0x0
  40fae4:	cset	w9, ge  // ge = tcont
  40fae8:	tbnz	w9, #0, 40fb00 <clear@@Base+0xbfc0>
  40faec:	ldr	x0, [sp, #16]
  40faf0:	bl	401ac0 <free@plt>
  40faf4:	mov	x8, xzr
  40faf8:	str	x8, [sp, #16]
  40fafc:	b	40fb08 <clear@@Base+0xbfc8>
  40fb00:	ldr	w0, [sp, #8]
  40fb04:	bl	401a60 <close@plt>
  40fb08:	ldr	x8, [sp, #16]
  40fb0c:	stur	x8, [x29, #-8]
  40fb10:	ldur	x0, [x29, #-8]
  40fb14:	ldp	x29, x30, [sp, #48]
  40fb18:	add	sp, sp, #0x40
  40fb1c:	ret
  40fb20:	sub	sp, sp, #0x80
  40fb24:	stp	x29, x30, [sp, #112]
  40fb28:	add	x29, sp, #0x70
  40fb2c:	stur	x0, [x29, #-8]
  40fb30:	stur	wzr, [x29, #-28]
  40fb34:	ldur	x8, [x29, #-8]
  40fb38:	stur	x8, [x29, #-16]
  40fb3c:	ldur	x8, [x29, #-16]
  40fb40:	ldrb	w9, [x8]
  40fb44:	cbz	w9, 40fc78 <clear@@Base+0xc138>
  40fb48:	ldur	x8, [x29, #-16]
  40fb4c:	ldrb	w9, [x8]
  40fb50:	cmp	w9, #0x23
  40fb54:	stur	w9, [x29, #-52]
  40fb58:	b.eq	40fb78 <clear@@Base+0xc038>  // b.none
  40fb5c:	b	40fb60 <clear@@Base+0xc020>
  40fb60:	ldur	w8, [x29, #-52]
  40fb64:	cmp	w8, #0x25
  40fb68:	cset	w9, eq  // eq = none
  40fb6c:	eor	w9, w9, #0x1
  40fb70:	tbnz	w9, #0, 40fc5c <clear@@Base+0xc11c>
  40fb74:	b	40fb78 <clear@@Base+0xc038>
  40fb78:	ldur	x8, [x29, #-16]
  40fb7c:	ldur	x9, [x29, #-8]
  40fb80:	cmp	x8, x9
  40fb84:	b.ls	40fbb0 <clear@@Base+0xc070>  // b.plast
  40fb88:	ldur	x8, [x29, #-16]
  40fb8c:	ldurb	w9, [x8, #-1]
  40fb90:	ldur	x8, [x29, #-16]
  40fb94:	ldrb	w10, [x8]
  40fb98:	cmp	w9, w10
  40fb9c:	b.ne	40fbb0 <clear@@Base+0xc070>  // b.any
  40fba0:	ldur	w8, [x29, #-28]
  40fba4:	add	w8, w8, #0x1
  40fba8:	stur	w8, [x29, #-28]
  40fbac:	b	40fc58 <clear@@Base+0xc118>
  40fbb0:	ldur	x8, [x29, #-16]
  40fbb4:	ldrb	w9, [x8, #1]
  40fbb8:	ldur	x8, [x29, #-16]
  40fbbc:	ldrb	w10, [x8]
  40fbc0:	cmp	w9, w10
  40fbc4:	b.eq	40fc58 <clear@@Base+0xc118>  // b.none
  40fbc8:	ldur	x8, [x29, #-16]
  40fbcc:	ldrb	w9, [x8]
  40fbd0:	cmp	w9, #0x25
  40fbd4:	b.ne	40fbec <clear@@Base+0xc0ac>  // b.any
  40fbd8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40fbdc:	add	x8, x8, #0x878
  40fbe0:	ldr	x8, [x8]
  40fbe4:	str	x8, [sp, #48]
  40fbe8:	b	40fc20 <clear@@Base+0xc0e0>
  40fbec:	ldur	x8, [x29, #-16]
  40fbf0:	ldrb	w9, [x8]
  40fbf4:	cmp	w9, #0x23
  40fbf8:	b.ne	40fc10 <clear@@Base+0xc0d0>  // b.any
  40fbfc:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40fc00:	add	x8, x8, #0x880
  40fc04:	ldr	x8, [x8]
  40fc08:	str	x8, [sp, #40]
  40fc0c:	b	40fc18 <clear@@Base+0xc0d8>
  40fc10:	mov	x8, xzr
  40fc14:	str	x8, [sp, #40]
  40fc18:	ldr	x8, [sp, #40]
  40fc1c:	str	x8, [sp, #48]
  40fc20:	ldr	x8, [sp, #48]
  40fc24:	stur	x8, [x29, #-48]
  40fc28:	ldur	x8, [x29, #-48]
  40fc2c:	cbnz	x8, 40fc40 <clear@@Base+0xc100>
  40fc30:	ldur	w8, [x29, #-28]
  40fc34:	add	w8, w8, #0x1
  40fc38:	stur	w8, [x29, #-28]
  40fc3c:	b	40fc58 <clear@@Base+0xc118>
  40fc40:	ldur	x0, [x29, #-48]
  40fc44:	bl	411ad8 <clear@@Base+0xdf98>
  40fc48:	bl	4017e0 <strlen@plt>
  40fc4c:	ldur	w8, [x29, #-28]
  40fc50:	add	w8, w8, w0
  40fc54:	stur	w8, [x29, #-28]
  40fc58:	b	40fc68 <clear@@Base+0xc128>
  40fc5c:	ldur	w8, [x29, #-28]
  40fc60:	add	w8, w8, #0x1
  40fc64:	stur	w8, [x29, #-28]
  40fc68:	ldur	x8, [x29, #-16]
  40fc6c:	add	x8, x8, #0x1
  40fc70:	stur	x8, [x29, #-16]
  40fc74:	b	40fb3c <clear@@Base+0xbffc>
  40fc78:	ldur	w8, [x29, #-28]
  40fc7c:	mov	w1, #0x1                   	// #1
  40fc80:	add	w0, w8, #0x1
  40fc84:	bl	40235c <setlocale@plt+0x6fc>
  40fc88:	stur	x0, [x29, #-40]
  40fc8c:	ldur	x9, [x29, #-40]
  40fc90:	stur	x9, [x29, #-24]
  40fc94:	ldur	x9, [x29, #-8]
  40fc98:	stur	x9, [x29, #-16]
  40fc9c:	ldur	x8, [x29, #-16]
  40fca0:	ldrb	w9, [x8]
  40fca4:	cbz	w9, 40fe24 <clear@@Base+0xc2e4>
  40fca8:	ldur	x8, [x29, #-16]
  40fcac:	ldrb	w9, [x8]
  40fcb0:	cmp	w9, #0x23
  40fcb4:	str	w9, [sp, #36]
  40fcb8:	b.eq	40fcd8 <clear@@Base+0xc198>  // b.none
  40fcbc:	b	40fcc0 <clear@@Base+0xc180>
  40fcc0:	ldr	w8, [sp, #36]
  40fcc4:	cmp	w8, #0x25
  40fcc8:	cset	w9, eq  // eq = none
  40fccc:	eor	w9, w9, #0x1
  40fcd0:	tbnz	w9, #0, 40fdfc <clear@@Base+0xc2bc>
  40fcd4:	b	40fcd8 <clear@@Base+0xc198>
  40fcd8:	ldur	x8, [x29, #-16]
  40fcdc:	ldur	x9, [x29, #-8]
  40fce0:	cmp	x8, x9
  40fce4:	b.ls	40fd1c <clear@@Base+0xc1dc>  // b.plast
  40fce8:	ldur	x8, [x29, #-16]
  40fcec:	ldurb	w9, [x8, #-1]
  40fcf0:	ldur	x8, [x29, #-16]
  40fcf4:	ldrb	w10, [x8]
  40fcf8:	cmp	w9, w10
  40fcfc:	b.ne	40fd1c <clear@@Base+0xc1dc>  // b.any
  40fd00:	ldur	x8, [x29, #-16]
  40fd04:	ldrb	w9, [x8]
  40fd08:	ldur	x8, [x29, #-24]
  40fd0c:	add	x10, x8, #0x1
  40fd10:	stur	x10, [x29, #-24]
  40fd14:	strb	w9, [x8]
  40fd18:	b	40fdf8 <clear@@Base+0xc2b8>
  40fd1c:	ldur	x8, [x29, #-16]
  40fd20:	ldrb	w9, [x8, #1]
  40fd24:	ldur	x8, [x29, #-16]
  40fd28:	ldrb	w10, [x8]
  40fd2c:	cmp	w9, w10
  40fd30:	b.eq	40fdf8 <clear@@Base+0xc2b8>  // b.none
  40fd34:	ldur	x8, [x29, #-16]
  40fd38:	ldrb	w9, [x8]
  40fd3c:	cmp	w9, #0x25
  40fd40:	b.ne	40fd58 <clear@@Base+0xc218>  // b.any
  40fd44:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40fd48:	add	x8, x8, #0x878
  40fd4c:	ldr	x8, [x8]
  40fd50:	str	x8, [sp, #24]
  40fd54:	b	40fd8c <clear@@Base+0xc24c>
  40fd58:	ldur	x8, [x29, #-16]
  40fd5c:	ldrb	w9, [x8]
  40fd60:	cmp	w9, #0x23
  40fd64:	b.ne	40fd7c <clear@@Base+0xc23c>  // b.any
  40fd68:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  40fd6c:	add	x8, x8, #0x880
  40fd70:	ldr	x8, [x8]
  40fd74:	str	x8, [sp, #16]
  40fd78:	b	40fd84 <clear@@Base+0xc244>
  40fd7c:	mov	x8, xzr
  40fd80:	str	x8, [sp, #16]
  40fd84:	ldr	x8, [sp, #16]
  40fd88:	str	x8, [sp, #24]
  40fd8c:	ldr	x8, [sp, #24]
  40fd90:	stur	x8, [x29, #-48]
  40fd94:	ldur	x8, [x29, #-48]
  40fd98:	cbnz	x8, 40fdb8 <clear@@Base+0xc278>
  40fd9c:	ldur	x8, [x29, #-16]
  40fda0:	ldrb	w9, [x8]
  40fda4:	ldur	x8, [x29, #-24]
  40fda8:	add	x10, x8, #0x1
  40fdac:	stur	x10, [x29, #-24]
  40fdb0:	strb	w9, [x8]
  40fdb4:	b	40fdf8 <clear@@Base+0xc2b8>
  40fdb8:	ldur	x0, [x29, #-24]
  40fdbc:	ldur	x8, [x29, #-48]
  40fdc0:	str	x0, [sp, #8]
  40fdc4:	mov	x0, x8
  40fdc8:	bl	411ad8 <clear@@Base+0xdf98>
  40fdcc:	ldr	x8, [sp, #8]
  40fdd0:	str	x0, [sp]
  40fdd4:	mov	x0, x8
  40fdd8:	ldr	x1, [sp]
  40fddc:	bl	401af0 <strcpy@plt>
  40fde0:	ldur	x8, [x29, #-24]
  40fde4:	mov	x0, x8
  40fde8:	bl	4017e0 <strlen@plt>
  40fdec:	ldur	x8, [x29, #-24]
  40fdf0:	add	x8, x8, x0
  40fdf4:	stur	x8, [x29, #-24]
  40fdf8:	b	40fe14 <clear@@Base+0xc2d4>
  40fdfc:	ldur	x8, [x29, #-16]
  40fe00:	ldrb	w9, [x8]
  40fe04:	ldur	x8, [x29, #-24]
  40fe08:	add	x10, x8, #0x1
  40fe0c:	stur	x10, [x29, #-24]
  40fe10:	strb	w9, [x8]
  40fe14:	ldur	x8, [x29, #-16]
  40fe18:	add	x8, x8, #0x1
  40fe1c:	stur	x8, [x29, #-16]
  40fe20:	b	40fc9c <clear@@Base+0xc15c>
  40fe24:	ldur	x8, [x29, #-24]
  40fe28:	mov	w9, #0x0                   	// #0
  40fe2c:	strb	w9, [x8]
  40fe30:	ldur	x0, [x29, #-40]
  40fe34:	ldp	x29, x30, [sp, #112]
  40fe38:	add	sp, sp, #0x80
  40fe3c:	ret
  40fe40:	sub	sp, sp, #0x40
  40fe44:	stp	x29, x30, [sp, #48]
  40fe48:	add	x29, sp, #0x30
  40fe4c:	adrp	x8, 440000 <PC+0x4798>
  40fe50:	add	x8, x8, #0x18c
  40fe54:	stur	x0, [x29, #-16]
  40fe58:	ldr	w9, [x8]
  40fe5c:	cbz	w9, 40fe6c <clear@@Base+0xc32c>
  40fe60:	mov	x8, xzr
  40fe64:	stur	x8, [x29, #-8]
  40fe68:	b	40fef8 <clear@@Base+0xc3b8>
  40fe6c:	ldur	x0, [x29, #-16]
  40fe70:	bl	4017e0 <strlen@plt>
  40fe74:	add	w8, w0, #0x2
  40fe78:	str	w8, [sp, #12]
  40fe7c:	ldr	w0, [sp, #12]
  40fe80:	mov	w1, #0x1                   	// #1
  40fe84:	bl	40235c <setlocale@plt+0x6fc>
  40fe88:	str	x0, [sp, #24]
  40fe8c:	ldr	x0, [sp, #24]
  40fe90:	ldrsw	x1, [sp, #12]
  40fe94:	ldur	x3, [x29, #-16]
  40fe98:	adrp	x2, 422000 <winch@@Base+0x2e04>
  40fe9c:	add	x2, x2, #0x19c
  40fea0:	bl	4018a0 <snprintf@plt>
  40fea4:	ldr	x9, [sp, #24]
  40fea8:	mov	x0, x9
  40feac:	bl	40ff08 <clear@@Base+0xc3c8>
  40feb0:	str	x0, [sp, #16]
  40feb4:	ldr	x0, [sp, #16]
  40feb8:	bl	40f600 <clear@@Base+0xbac0>
  40febc:	stur	x0, [x29, #-16]
  40fec0:	ldur	x0, [x29, #-16]
  40fec4:	ldr	x1, [sp, #24]
  40fec8:	bl	401aa0 <strcmp@plt>
  40fecc:	cbnz	w0, 40fee0 <clear@@Base+0xc3a0>
  40fed0:	ldr	x0, [sp, #16]
  40fed4:	bl	401ac0 <free@plt>
  40fed8:	mov	x8, xzr
  40fedc:	str	x8, [sp, #16]
  40fee0:	ldur	x0, [x29, #-16]
  40fee4:	bl	401ac0 <free@plt>
  40fee8:	ldr	x0, [sp, #24]
  40feec:	bl	401ac0 <free@plt>
  40fef0:	ldr	x8, [sp, #16]
  40fef4:	stur	x8, [x29, #-8]
  40fef8:	ldur	x0, [x29, #-8]
  40fefc:	ldp	x29, x30, [sp, #48]
  40ff00:	add	sp, sp, #0x40
  40ff04:	ret
  40ff08:	sub	sp, sp, #0x80
  40ff0c:	stp	x29, x30, [sp, #112]
  40ff10:	add	x29, sp, #0x70
  40ff14:	adrp	x8, 440000 <PC+0x4798>
  40ff18:	add	x8, x8, #0x18c
  40ff1c:	stur	x0, [x29, #-16]
  40ff20:	ldur	x0, [x29, #-16]
  40ff24:	str	x8, [sp, #32]
  40ff28:	bl	40fb20 <clear@@Base+0xbfe0>
  40ff2c:	stur	x0, [x29, #-16]
  40ff30:	ldr	x8, [sp, #32]
  40ff34:	ldr	w9, [x8]
  40ff38:	cbz	w9, 40ff48 <clear@@Base+0xc408>
  40ff3c:	ldur	x8, [x29, #-16]
  40ff40:	stur	x8, [x29, #-8]
  40ff44:	b	41012c <clear@@Base+0xc5ec>
  40ff48:	bl	40f778 <clear@@Base+0xbc38>
  40ff4c:	str	x0, [sp, #48]
  40ff50:	ldr	x0, [sp, #48]
  40ff54:	bl	4017e0 <strlen@plt>
  40ff58:	cbnz	x0, 40ff68 <clear@@Base+0xc428>
  40ff5c:	adrp	x8, 420000 <winch@@Base+0xe04>
  40ff60:	add	x8, x8, #0xca6
  40ff64:	str	x8, [sp, #48]
  40ff68:	ldr	x0, [sp, #48]
  40ff6c:	bl	40f7b8 <clear@@Base+0xbc78>
  40ff70:	str	x0, [sp, #48]
  40ff74:	ldr	x8, [sp, #48]
  40ff78:	cbnz	x8, 40ff88 <clear@@Base+0xc448>
  40ff7c:	ldur	x8, [x29, #-16]
  40ff80:	stur	x8, [x29, #-8]
  40ff84:	b	41012c <clear@@Base+0xc5ec>
  40ff88:	adrp	x0, 422000 <winch@@Base+0x2e04>
  40ff8c:	add	x0, x0, #0x1a0
  40ff90:	bl	40d610 <clear@@Base+0x9ad0>
  40ff94:	stur	x0, [x29, #-48]
  40ff98:	ldur	x0, [x29, #-48]
  40ff9c:	bl	40d6cc <clear@@Base+0x9b8c>
  40ffa0:	cbz	w0, 40ffb0 <clear@@Base+0xc470>
  40ffa4:	adrp	x8, 422000 <winch@@Base+0x2e04>
  40ffa8:	add	x8, x8, #0x1a9
  40ffac:	stur	x8, [x29, #-48]
  40ffb0:	ldur	x0, [x29, #-48]
  40ffb4:	bl	4017e0 <strlen@plt>
  40ffb8:	ldur	x8, [x29, #-16]
  40ffbc:	str	x0, [sp, #24]
  40ffc0:	mov	x0, x8
  40ffc4:	bl	4017e0 <strlen@plt>
  40ffc8:	ldr	x8, [sp, #24]
  40ffcc:	add	x9, x8, x0
  40ffd0:	str	x9, [sp, #16]
  40ffd4:	bl	4102c0 <clear@@Base+0xc780>
  40ffd8:	bl	4017e0 <strlen@plt>
  40ffdc:	mov	x8, #0x7                   	// #7
  40ffe0:	mul	x8, x8, x0
  40ffe4:	ldr	x9, [sp, #16]
  40ffe8:	add	x8, x9, x8
  40ffec:	add	x8, x8, #0x18
  40fff0:	str	w8, [sp, #44]
  40fff4:	ldr	w0, [sp, #44]
  40fff8:	mov	w1, #0x1                   	// #1
  40fffc:	bl	40235c <setlocale@plt+0x6fc>
  410000:	str	x0, [sp, #56]
  410004:	ldr	x0, [sp, #56]
  410008:	ldrsw	x1, [sp, #44]
  41000c:	ldur	x3, [x29, #-48]
  410010:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  410014:	add	x9, x9, #0x490
  410018:	ldrb	w4, [x9]
  41001c:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  410020:	add	x9, x9, #0x491
  410024:	ldrb	w5, [x9]
  410028:	ldr	x6, [sp, #48]
  41002c:	adrp	x2, 422000 <winch@@Base+0x2e04>
  410030:	add	x2, x2, #0x1b2
  410034:	bl	4018a0 <snprintf@plt>
  410038:	ldr	x9, [sp, #48]
  41003c:	mov	x0, x9
  410040:	bl	401ac0 <free@plt>
  410044:	bl	4102c0 <clear@@Base+0xc780>
  410048:	stur	x0, [x29, #-40]
  41004c:	ldur	x8, [x29, #-40]
  410050:	ldrb	w9, [x8]
  410054:	cbz	w9, 410094 <clear@@Base+0xc554>
  410058:	ldr	x8, [sp, #56]
  41005c:	ldr	x0, [sp, #56]
  410060:	str	x8, [sp, #8]
  410064:	bl	4017e0 <strlen@plt>
  410068:	ldr	x8, [sp, #8]
  41006c:	add	x0, x8, x0
  410070:	ldur	x9, [x29, #-40]
  410074:	ldrb	w2, [x9]
  410078:	adrp	x1, 422000 <winch@@Base+0x2e04>
  41007c:	add	x1, x1, #0x1c9
  410080:	bl	401850 <sprintf@plt>
  410084:	ldur	x8, [x29, #-40]
  410088:	add	x8, x8, #0x1
  41008c:	stur	x8, [x29, #-40]
  410090:	b	41004c <clear@@Base+0xc50c>
  410094:	ldr	x8, [sp, #56]
  410098:	ldr	x0, [sp, #56]
  41009c:	str	x8, [sp]
  4100a0:	bl	4017e0 <strlen@plt>
  4100a4:	ldr	x8, [sp]
  4100a8:	add	x0, x8, x0
  4100ac:	ldur	x2, [x29, #-16]
  4100b0:	adrp	x1, 422000 <winch@@Base+0x2e04>
  4100b4:	add	x1, x1, #0x1d1
  4100b8:	bl	401850 <sprintf@plt>
  4100bc:	ldr	x8, [sp, #56]
  4100c0:	mov	x0, x8
  4100c4:	bl	410320 <clear@@Base+0xc7e0>
  4100c8:	stur	x0, [x29, #-32]
  4100cc:	ldr	x0, [sp, #56]
  4100d0:	bl	401ac0 <free@plt>
  4100d4:	ldur	x8, [x29, #-32]
  4100d8:	cbnz	x8, 4100e8 <clear@@Base+0xc5a8>
  4100dc:	ldur	x8, [x29, #-16]
  4100e0:	stur	x8, [x29, #-8]
  4100e4:	b	41012c <clear@@Base+0xc5ec>
  4100e8:	ldur	x0, [x29, #-32]
  4100ec:	bl	410448 <clear@@Base+0xc908>
  4100f0:	stur	x0, [x29, #-24]
  4100f4:	ldur	x0, [x29, #-32]
  4100f8:	bl	401bd0 <pclose@plt>
  4100fc:	ldur	x8, [x29, #-24]
  410100:	ldrb	w9, [x8]
  410104:	cbnz	w9, 41011c <clear@@Base+0xc5dc>
  410108:	ldur	x0, [x29, #-24]
  41010c:	bl	401ac0 <free@plt>
  410110:	ldur	x8, [x29, #-16]
  410114:	stur	x8, [x29, #-8]
  410118:	b	41012c <clear@@Base+0xc5ec>
  41011c:	ldur	x0, [x29, #-16]
  410120:	bl	401ac0 <free@plt>
  410124:	ldur	x8, [x29, #-24]
  410128:	stur	x8, [x29, #-8]
  41012c:	ldur	x0, [x29, #-8]
  410130:	ldp	x29, x30, [sp, #112]
  410134:	add	sp, sp, #0x80
  410138:	ret
  41013c:	sub	sp, sp, #0x150
  410140:	stp	x29, x30, [sp, #304]
  410144:	str	x28, [sp, #320]
  410148:	add	x29, sp, #0x130
  41014c:	stur	w0, [x29, #-8]
  410150:	stur	wzr, [x29, #-16]
  410154:	ldur	w0, [x29, #-8]
  410158:	bl	405ab0 <clear@@Base+0x1f70>
  41015c:	cbnz	w0, 410168 <clear@@Base+0xc628>
  410160:	stur	wzr, [x29, #-4]
  410164:	b	4102ac <clear@@Base+0xc76c>
  410168:	ldur	w0, [x29, #-8]
  41016c:	mov	x8, xzr
  410170:	mov	x1, x8
  410174:	mov	w9, wzr
  410178:	mov	w2, w9
  41017c:	bl	401880 <lseek@plt>
  410180:	mov	x8, #0xffffffffffffffff    	// #-1
  410184:	cmp	x0, x8
  410188:	b.ne	410194 <clear@@Base+0xc654>  // b.any
  41018c:	stur	wzr, [x29, #-4]
  410190:	b	4102ac <clear@@Base+0xc76c>
  410194:	ldur	w0, [x29, #-8]
  410198:	add	x1, sp, #0x20
  41019c:	mov	x2, #0x100                 	// #256
  4101a0:	bl	401b00 <read@plt>
  4101a4:	stur	w0, [x29, #-12]
  4101a8:	ldur	w8, [x29, #-12]
  4101ac:	cmp	w8, #0x0
  4101b0:	cset	w8, gt
  4101b4:	tbnz	w8, #0, 4101c0 <clear@@Base+0xc680>
  4101b8:	stur	wzr, [x29, #-4]
  4101bc:	b	4102ac <clear@@Base+0xc76c>
  4101c0:	ldursw	x8, [x29, #-12]
  4101c4:	add	x9, sp, #0x20
  4101c8:	add	x8, x9, x8
  4101cc:	str	x8, [sp, #16]
  4101d0:	str	x9, [sp, #24]
  4101d4:	ldr	x8, [sp, #24]
  4101d8:	ldr	x9, [sp, #16]
  4101dc:	cmp	x8, x9
  4101e0:	b.cs	410298 <clear@@Base+0xc758>  // b.hs, b.nlast
  4101e4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4101e8:	add	x8, x8, #0xe10
  4101ec:	ldr	w9, [x8]
  4101f0:	cbz	w9, 41022c <clear@@Base+0xc6ec>
  4101f4:	ldr	x0, [sp, #24]
  4101f8:	ldr	x8, [sp, #16]
  4101fc:	add	x9, sp, #0x20
  410200:	subs	x8, x8, x9
  410204:	mov	w1, w8
  410208:	bl	406b50 <clear@@Base+0x3010>
  41020c:	cbnz	w0, 41022c <clear@@Base+0xc6ec>
  410210:	ldur	w8, [x29, #-16]
  410214:	add	w8, w8, #0x1
  410218:	stur	w8, [x29, #-16]
  41021c:	ldr	x1, [sp, #16]
  410220:	add	x0, sp, #0x18
  410224:	bl	406ca8 <clear@@Base+0x3168>
  410228:	b	410294 <clear@@Base+0xc754>
  41022c:	ldr	x2, [sp, #16]
  410230:	add	x0, sp, #0x18
  410234:	mov	w1, #0x1                   	// #1
  410238:	bl	406f4c <clear@@Base+0x340c>
  41023c:	str	x0, [sp, #8]
  410240:	adrp	x8, 440000 <PC+0x4798>
  410244:	add	x8, x8, #0x290
  410248:	ldr	w9, [x8]
  41024c:	cmp	w9, #0x2
  410250:	b.ne	41027c <clear@@Base+0xc73c>  // b.any
  410254:	ldr	x8, [sp, #8]
  410258:	cmp	x8, #0x1b
  41025c:	b.eq	41026c <clear@@Base+0xc72c>  // b.none
  410260:	ldr	x8, [sp, #8]
  410264:	cmp	x8, #0x9b
  410268:	b.ne	41027c <clear@@Base+0xc73c>  // b.any
  41026c:	ldr	x1, [sp, #16]
  410270:	add	x0, sp, #0x18
  410274:	bl	413b18 <clear@@Base+0xffd8>
  410278:	b	410294 <clear@@Base+0xc754>
  41027c:	ldr	x0, [sp, #8]
  410280:	bl	4063e4 <clear@@Base+0x28a4>
  410284:	cbz	w0, 410294 <clear@@Base+0xc754>
  410288:	ldur	w8, [x29, #-16]
  41028c:	add	w8, w8, #0x1
  410290:	stur	w8, [x29, #-16]
  410294:	b	4101d4 <clear@@Base+0xc694>
  410298:	ldur	w8, [x29, #-16]
  41029c:	cmp	w8, #0x5
  4102a0:	cset	w8, gt
  4102a4:	and	w8, w8, #0x1
  4102a8:	stur	w8, [x29, #-4]
  4102ac:	ldur	w0, [x29, #-4]
  4102b0:	ldr	x28, [sp, #320]
  4102b4:	ldp	x29, x30, [sp, #304]
  4102b8:	add	sp, sp, #0x150
  4102bc:	ret
  4102c0:	sub	sp, sp, #0x20
  4102c4:	stp	x29, x30, [sp, #16]
  4102c8:	add	x29, sp, #0x10
  4102cc:	adrp	x8, 43c000 <PC+0x798>
  4102d0:	add	x8, x8, #0x858
  4102d4:	ldr	x9, [x8]
  4102d8:	str	x8, [sp, #8]
  4102dc:	cbnz	x9, 41030c <clear@@Base+0xc7cc>
  4102e0:	adrp	x0, 422000 <winch@@Base+0x2e04>
  4102e4:	add	x0, x0, #0x24d
  4102e8:	bl	40d610 <clear@@Base+0x9ad0>
  4102ec:	ldr	x8, [sp, #8]
  4102f0:	str	x0, [x8]
  4102f4:	ldr	x9, [x8]
  4102f8:	cbnz	x9, 41030c <clear@@Base+0xc7cc>
  4102fc:	adrp	x8, 422000 <winch@@Base+0x2e04>
  410300:	add	x8, x8, #0x25b
  410304:	ldr	x9, [sp, #8]
  410308:	str	x8, [x9]
  41030c:	ldr	x8, [sp, #8]
  410310:	ldr	x0, [x8]
  410314:	ldp	x29, x30, [sp, #16]
  410318:	add	sp, sp, #0x20
  41031c:	ret
  410320:	sub	sp, sp, #0x70
  410324:	stp	x29, x30, [sp, #96]
  410328:	add	x29, sp, #0x60
  41032c:	adrp	x8, 422000 <winch@@Base+0x2e04>
  410330:	add	x8, x8, #0x277
  410334:	adrp	x9, 421000 <winch@@Base+0x1e04>
  410338:	add	x9, x9, #0x21e
  41033c:	stur	x0, [x29, #-8]
  410340:	mov	x0, x8
  410344:	str	x9, [sp, #40]
  410348:	bl	40d610 <clear@@Base+0x9ad0>
  41034c:	stur	x0, [x29, #-24]
  410350:	ldur	x0, [x29, #-24]
  410354:	bl	40d6cc <clear@@Base+0x9b8c>
  410358:	cbnz	w0, 410428 <clear@@Base+0xc8e8>
  41035c:	ldur	x0, [x29, #-8]
  410360:	bl	40f7b8 <clear@@Base+0xbc78>
  410364:	stur	x0, [x29, #-40]
  410368:	ldur	x8, [x29, #-40]
  41036c:	cbnz	x8, 410384 <clear@@Base+0xc844>
  410370:	ldur	x0, [x29, #-8]
  410374:	ldr	x1, [sp, #40]
  410378:	bl	401970 <popen@plt>
  41037c:	stur	x0, [x29, #-16]
  410380:	b	410424 <clear@@Base+0xc8e4>
  410384:	ldur	x0, [x29, #-24]
  410388:	bl	4017e0 <strlen@plt>
  41038c:	ldur	x8, [x29, #-40]
  410390:	str	x0, [sp, #32]
  410394:	mov	x0, x8
  410398:	bl	4017e0 <strlen@plt>
  41039c:	ldr	x8, [sp, #32]
  4103a0:	add	x9, x8, x0
  4103a4:	add	x9, x9, #0x5
  4103a8:	stur	w9, [x29, #-44]
  4103ac:	ldur	w0, [x29, #-44]
  4103b0:	mov	w1, #0x1                   	// #1
  4103b4:	bl	40235c <setlocale@plt+0x6fc>
  4103b8:	stur	x0, [x29, #-32]
  4103bc:	ldur	x0, [x29, #-32]
  4103c0:	ldursw	x1, [x29, #-44]
  4103c4:	ldur	x3, [x29, #-24]
  4103c8:	str	x0, [sp, #24]
  4103cc:	str	x1, [sp, #16]
  4103d0:	str	x3, [sp, #8]
  4103d4:	bl	410c34 <clear@@Base+0xd0f4>
  4103d8:	ldur	x5, [x29, #-40]
  4103dc:	ldr	x8, [sp, #24]
  4103e0:	str	x0, [sp]
  4103e4:	mov	x0, x8
  4103e8:	ldr	x1, [sp, #16]
  4103ec:	adrp	x2, 422000 <winch@@Base+0x2e04>
  4103f0:	add	x2, x2, #0x27d
  4103f4:	ldr	x3, [sp, #8]
  4103f8:	ldr	x4, [sp]
  4103fc:	bl	4018a0 <snprintf@plt>
  410400:	ldur	x8, [x29, #-40]
  410404:	mov	x0, x8
  410408:	bl	401ac0 <free@plt>
  41040c:	ldur	x0, [x29, #-32]
  410410:	ldr	x1, [sp, #40]
  410414:	bl	401970 <popen@plt>
  410418:	stur	x0, [x29, #-16]
  41041c:	ldur	x0, [x29, #-32]
  410420:	bl	401ac0 <free@plt>
  410424:	b	410438 <clear@@Base+0xc8f8>
  410428:	ldur	x0, [x29, #-8]
  41042c:	ldr	x1, [sp, #40]
  410430:	bl	401970 <popen@plt>
  410434:	stur	x0, [x29, #-16]
  410438:	ldur	x0, [x29, #-16]
  41043c:	ldp	x29, x30, [sp, #96]
  410440:	add	sp, sp, #0x70
  410444:	ret
  410448:	sub	sp, sp, #0x40
  41044c:	stp	x29, x30, [sp, #48]
  410450:	add	x29, sp, #0x30
  410454:	mov	w8, #0x64                  	// #100
  410458:	mov	w1, #0x1                   	// #1
  41045c:	stur	x0, [x29, #-8]
  410460:	stur	w8, [x29, #-12]
  410464:	ldur	w0, [x29, #-12]
  410468:	bl	40235c <setlocale@plt+0x6fc>
  41046c:	str	x0, [sp, #24]
  410470:	ldr	x9, [sp, #24]
  410474:	str	x9, [sp, #16]
  410478:	ldur	x0, [x29, #-8]
  41047c:	bl	401a30 <getc@plt>
  410480:	stur	w0, [x29, #-16]
  410484:	cmp	w0, #0xa
  410488:	b.eq	41049c <clear@@Base+0xc95c>  // b.none
  41048c:	ldur	w8, [x29, #-16]
  410490:	mov	w9, #0xffffffff            	// #-1
  410494:	cmp	w8, w9
  410498:	b.ne	4104a0 <clear@@Base+0xc960>  // b.any
  41049c:	b	410548 <clear@@Base+0xca08>
  4104a0:	ldr	x8, [sp, #16]
  4104a4:	ldr	x9, [sp, #24]
  4104a8:	subs	x8, x8, x9
  4104ac:	ldur	w10, [x29, #-12]
  4104b0:	subs	w10, w10, #0x1
  4104b4:	mov	w0, w10
  4104b8:	sxtw	x9, w0
  4104bc:	cmp	x8, x9
  4104c0:	b.lt	41052c <clear@@Base+0xc9ec>  // b.tstop
  4104c4:	ldur	w8, [x29, #-12]
  4104c8:	mov	w9, #0x2                   	// #2
  4104cc:	mul	w8, w8, w9
  4104d0:	stur	w8, [x29, #-12]
  4104d4:	ldr	x10, [sp, #16]
  4104d8:	mov	w8, #0x0                   	// #0
  4104dc:	strb	w8, [x10]
  4104e0:	ldur	w0, [x29, #-12]
  4104e4:	mov	w1, #0x1                   	// #1
  4104e8:	bl	40235c <setlocale@plt+0x6fc>
  4104ec:	str	x0, [sp, #16]
  4104f0:	ldr	x0, [sp, #16]
  4104f4:	ldr	x1, [sp, #24]
  4104f8:	bl	401af0 <strcpy@plt>
  4104fc:	ldr	x10, [sp, #24]
  410500:	mov	x0, x10
  410504:	bl	401ac0 <free@plt>
  410508:	ldr	x10, [sp, #16]
  41050c:	str	x10, [sp, #24]
  410510:	ldr	x10, [sp, #24]
  410514:	ldr	x0, [sp, #24]
  410518:	str	x10, [sp, #8]
  41051c:	bl	4017e0 <strlen@plt>
  410520:	ldr	x10, [sp, #8]
  410524:	add	x11, x10, x0
  410528:	str	x11, [sp, #16]
  41052c:	ldur	w8, [x29, #-16]
  410530:	ldr	x9, [sp, #16]
  410534:	strb	w8, [x9]
  410538:	ldr	x8, [sp, #16]
  41053c:	add	x8, x8, #0x1
  410540:	str	x8, [sp, #16]
  410544:	b	410478 <clear@@Base+0xc938>
  410548:	ldr	x8, [sp, #16]
  41054c:	mov	w9, #0x0                   	// #0
  410550:	strb	w9, [x8]
  410554:	ldr	x0, [sp, #24]
  410558:	ldp	x29, x30, [sp, #48]
  41055c:	add	sp, sp, #0x40
  410560:	ret
  410564:	stp	x29, x30, [sp, #-32]!
  410568:	str	x28, [sp, #16]
  41056c:	mov	x29, sp
  410570:	sub	sp, sp, #0x1, lsl #12
  410574:	sub	sp, sp, #0x10
  410578:	mov	x1, sp
  41057c:	stur	x0, [x29, #-16]
  410580:	ldur	x0, [x29, #-16]
  410584:	bl	401b70 <realpath@plt>
  410588:	cbz	x0, 41059c <clear@@Base+0xca5c>
  41058c:	mov	x0, sp
  410590:	bl	402260 <setlocale@plt+0x600>
  410594:	stur	x0, [x29, #-8]
  410598:	b	4105a8 <clear@@Base+0xca68>
  41059c:	ldur	x0, [x29, #-16]
  4105a0:	bl	402260 <setlocale@plt+0x600>
  4105a4:	stur	x0, [x29, #-8]
  4105a8:	ldur	x0, [x29, #-8]
  4105ac:	add	sp, sp, #0x1, lsl #12
  4105b0:	add	sp, sp, #0x10
  4105b4:	ldr	x28, [sp, #16]
  4105b8:	ldp	x29, x30, [sp], #32
  4105bc:	ret
  4105c0:	sub	sp, sp, #0x80
  4105c4:	stp	x29, x30, [sp, #112]
  4105c8:	add	x29, sp, #0x70
  4105cc:	adrp	x8, 440000 <PC+0x4798>
  4105d0:	add	x8, x8, #0x2b8
  4105d4:	stur	x0, [x29, #-16]
  4105d8:	stur	x1, [x29, #-24]
  4105dc:	stur	x2, [x29, #-32]
  4105e0:	str	wzr, [sp, #36]
  4105e4:	ldr	w9, [x8]
  4105e8:	cbz	w9, 4105fc <clear@@Base+0xcabc>
  4105ec:	adrp	x8, 440000 <PC+0x4798>
  4105f0:	add	x8, x8, #0x18c
  4105f4:	ldr	w9, [x8]
  4105f8:	cbz	w9, 410608 <clear@@Base+0xcac8>
  4105fc:	mov	x8, xzr
  410600:	stur	x8, [x29, #-8]
  410604:	b	410848 <clear@@Base+0xcd08>
  410608:	mov	w0, #0xffffffff            	// #-1
  41060c:	bl	404f38 <clear@@Base+0x13f8>
  410610:	adrp	x0, 421000 <winch@@Base+0x1e04>
  410614:	add	x0, x0, #0xd49
  410618:	bl	40d610 <clear@@Base+0x9ad0>
  41061c:	stur	x0, [x29, #-40]
  410620:	cbnz	x0, 410630 <clear@@Base+0xcaf0>
  410624:	mov	x8, xzr
  410628:	stur	x8, [x29, #-8]
  41062c:	b	410848 <clear@@Base+0xcd08>
  410630:	ldur	x8, [x29, #-40]
  410634:	ldrb	w9, [x8]
  410638:	cmp	w9, #0x7c
  41063c:	b.ne	41065c <clear@@Base+0xcb1c>  // b.any
  410640:	ldur	x8, [x29, #-40]
  410644:	add	x8, x8, #0x1
  410648:	stur	x8, [x29, #-40]
  41064c:	ldr	w9, [sp, #36]
  410650:	add	w9, w9, #0x1
  410654:	str	w9, [sp, #36]
  410658:	b	410630 <clear@@Base+0xcaf0>
  41065c:	ldur	x8, [x29, #-40]
  410660:	ldrb	w9, [x8]
  410664:	cmp	w9, #0x2d
  410668:	b.ne	41067c <clear@@Base+0xcb3c>  // b.any
  41066c:	ldur	x8, [x29, #-40]
  410670:	add	x8, x8, #0x1
  410674:	stur	x8, [x29, #-40]
  410678:	b	41069c <clear@@Base+0xcb5c>
  41067c:	ldur	x0, [x29, #-16]
  410680:	adrp	x1, 420000 <winch@@Base+0xe04>
  410684:	add	x1, x1, #0xca6
  410688:	bl	401aa0 <strcmp@plt>
  41068c:	cbnz	w0, 41069c <clear@@Base+0xcb5c>
  410690:	mov	x8, xzr
  410694:	stur	x8, [x29, #-8]
  410698:	b	410848 <clear@@Base+0xcd08>
  41069c:	ldur	x0, [x29, #-40]
  4106a0:	bl	410858 <clear@@Base+0xcd18>
  4106a4:	cmp	w0, #0x1
  4106a8:	b.eq	4106d0 <clear@@Base+0xcb90>  // b.none
  4106ac:	adrp	x0, 422000 <winch@@Base+0x2e04>
  4106b0:	add	x0, x0, #0x1d7
  4106b4:	mov	x8, xzr
  4106b8:	mov	x1, x8
  4106bc:	str	x8, [sp, #16]
  4106c0:	bl	41aa84 <error@@Base>
  4106c4:	ldr	x8, [sp, #16]
  4106c8:	stur	x8, [x29, #-8]
  4106cc:	b	410848 <clear@@Base+0xcd08>
  4106d0:	ldur	x0, [x29, #-16]
  4106d4:	bl	40f7b8 <clear@@Base+0xbc78>
  4106d8:	stur	x0, [x29, #-48]
  4106dc:	ldur	x0, [x29, #-40]
  4106e0:	bl	4017e0 <strlen@plt>
  4106e4:	ldur	x8, [x29, #-48]
  4106e8:	str	x0, [sp, #8]
  4106ec:	mov	x0, x8
  4106f0:	bl	4017e0 <strlen@plt>
  4106f4:	ldr	x8, [sp, #8]
  4106f8:	add	x9, x8, x0
  4106fc:	add	x9, x9, #0x2
  410700:	str	w9, [sp, #52]
  410704:	ldr	w0, [sp, #52]
  410708:	mov	w1, #0x1                   	// #1
  41070c:	bl	40235c <setlocale@plt+0x6fc>
  410710:	str	x0, [sp, #56]
  410714:	ldr	x0, [sp, #56]
  410718:	ldrsw	x1, [sp, #52]
  41071c:	ldur	x2, [x29, #-40]
  410720:	ldur	x3, [x29, #-48]
  410724:	bl	4018a0 <snprintf@plt>
  410728:	ldur	x8, [x29, #-48]
  41072c:	mov	x0, x8
  410730:	bl	401ac0 <free@plt>
  410734:	ldr	x0, [sp, #56]
  410738:	bl	410320 <clear@@Base+0xc7e0>
  41073c:	str	x0, [sp, #40]
  410740:	ldr	x0, [sp, #56]
  410744:	bl	401ac0 <free@plt>
  410748:	ldr	x8, [sp, #40]
  41074c:	cbnz	x8, 41075c <clear@@Base+0xcc1c>
  410750:	mov	x8, xzr
  410754:	stur	x8, [x29, #-8]
  410758:	b	410848 <clear@@Base+0xcd08>
  41075c:	ldr	w8, [sp, #36]
  410760:	cbz	w8, 410814 <clear@@Base+0xccd4>
  410764:	ldr	x0, [sp, #40]
  410768:	bl	4018d0 <fileno@plt>
  41076c:	str	w0, [sp, #28]
  410770:	ldr	w0, [sp, #28]
  410774:	add	x1, sp, #0x23
  410778:	mov	x2, #0x1                   	// #1
  41077c:	bl	401b00 <read@plt>
  410780:	cmp	x0, #0x1
  410784:	b.eq	4107e0 <clear@@Base+0xcca0>  // b.none
  410788:	ldr	x0, [sp, #40]
  41078c:	bl	401bd0 <pclose@plt>
  410790:	str	w0, [sp, #24]
  410794:	ldr	w8, [sp, #36]
  410798:	cmp	w8, #0x1
  41079c:	b.le	4107d4 <clear@@Base+0xcc94>
  4107a0:	ldr	w8, [sp, #24]
  4107a4:	cbnz	w8, 4107d4 <clear@@Base+0xcc94>
  4107a8:	ldur	x8, [x29, #-32]
  4107ac:	mov	x9, xzr
  4107b0:	str	x9, [x8]
  4107b4:	ldur	x8, [x29, #-24]
  4107b8:	mov	w10, #0xffffffff            	// #-1
  4107bc:	str	w10, [x8]
  4107c0:	adrp	x0, 422000 <winch@@Base+0x2e04>
  4107c4:	add	x0, x0, #0x8c
  4107c8:	bl	402260 <setlocale@plt+0x600>
  4107cc:	stur	x0, [x29, #-8]
  4107d0:	b	410848 <clear@@Base+0xcd08>
  4107d4:	mov	x8, xzr
  4107d8:	stur	x8, [x29, #-8]
  4107dc:	b	410848 <clear@@Base+0xcd08>
  4107e0:	ldrb	w0, [sp, #35]
  4107e4:	bl	404f38 <clear@@Base+0x13f8>
  4107e8:	ldr	x8, [sp, #40]
  4107ec:	ldur	x9, [x29, #-32]
  4107f0:	str	x8, [x9]
  4107f4:	ldr	w10, [sp, #28]
  4107f8:	ldur	x8, [x29, #-24]
  4107fc:	str	w10, [x8]
  410800:	adrp	x0, 420000 <winch@@Base+0xe04>
  410804:	add	x0, x0, #0xca6
  410808:	bl	402260 <setlocale@plt+0x600>
  41080c:	stur	x0, [x29, #-8]
  410810:	b	410848 <clear@@Base+0xcd08>
  410814:	ldr	x0, [sp, #40]
  410818:	bl	410448 <clear@@Base+0xc908>
  41081c:	str	x0, [sp, #56]
  410820:	ldr	x0, [sp, #40]
  410824:	bl	401bd0 <pclose@plt>
  410828:	ldr	x8, [sp, #56]
  41082c:	ldrb	w9, [x8]
  410830:	cbnz	w9, 410840 <clear@@Base+0xcd00>
  410834:	mov	x8, xzr
  410838:	stur	x8, [x29, #-8]
  41083c:	b	410848 <clear@@Base+0xcd08>
  410840:	ldr	x8, [sp, #56]
  410844:	stur	x8, [x29, #-8]
  410848:	ldur	x0, [x29, #-8]
  41084c:	ldp	x29, x30, [sp, #112]
  410850:	add	sp, sp, #0x80
  410854:	ret
  410858:	sub	sp, sp, #0x20
  41085c:	str	x0, [sp, #16]
  410860:	str	wzr, [sp, #12]
  410864:	ldr	x8, [sp, #16]
  410868:	ldrb	w9, [x8]
  41086c:	cbz	w9, 4108dc <clear@@Base+0xcd9c>
  410870:	ldr	x8, [sp, #16]
  410874:	ldrb	w9, [x8]
  410878:	cmp	w9, #0x25
  41087c:	b.ne	4108cc <clear@@Base+0xcd8c>  // b.any
  410880:	ldr	x8, [sp, #16]
  410884:	ldrb	w9, [x8, #1]
  410888:	cmp	w9, #0x25
  41088c:	b.ne	4108a0 <clear@@Base+0xcd60>  // b.any
  410890:	ldr	x8, [sp, #16]
  410894:	add	x8, x8, #0x1
  410898:	str	x8, [sp, #16]
  41089c:	b	4108cc <clear@@Base+0xcd8c>
  4108a0:	ldr	x8, [sp, #16]
  4108a4:	ldrb	w9, [x8, #1]
  4108a8:	cmp	w9, #0x73
  4108ac:	b.ne	4108c0 <clear@@Base+0xcd80>  // b.any
  4108b0:	ldr	w8, [sp, #12]
  4108b4:	add	w8, w8, #0x1
  4108b8:	str	w8, [sp, #12]
  4108bc:	b	4108cc <clear@@Base+0xcd8c>
  4108c0:	mov	w8, #0x3e7                 	// #999
  4108c4:	str	w8, [sp, #28]
  4108c8:	b	4108e4 <clear@@Base+0xcda4>
  4108cc:	ldr	x8, [sp, #16]
  4108d0:	add	x8, x8, #0x1
  4108d4:	str	x8, [sp, #16]
  4108d8:	b	410864 <clear@@Base+0xcd24>
  4108dc:	ldr	w8, [sp, #12]
  4108e0:	str	w8, [sp, #28]
  4108e4:	ldr	w0, [sp, #28]
  4108e8:	add	sp, sp, #0x20
  4108ec:	ret
  4108f0:	sub	sp, sp, #0x50
  4108f4:	stp	x29, x30, [sp, #64]
  4108f8:	add	x29, sp, #0x40
  4108fc:	adrp	x8, 440000 <PC+0x4798>
  410900:	add	x8, x8, #0x18c
  410904:	stur	x0, [x29, #-8]
  410908:	stur	x1, [x29, #-16]
  41090c:	ldr	w9, [x8]
  410910:	cbz	w9, 410918 <clear@@Base+0xcdd8>
  410914:	b	4109ec <clear@@Base+0xceac>
  410918:	mov	w0, #0xffffffff            	// #-1
  41091c:	bl	404f38 <clear@@Base+0x13f8>
  410920:	adrp	x0, 422000 <winch@@Base+0x2e04>
  410924:	add	x0, x0, #0x206
  410928:	bl	40d610 <clear@@Base+0x9ad0>
  41092c:	stur	x0, [x29, #-24]
  410930:	cbnz	x0, 410938 <clear@@Base+0xcdf8>
  410934:	b	4109ec <clear@@Base+0xceac>
  410938:	ldur	x0, [x29, #-24]
  41093c:	bl	410858 <clear@@Base+0xcd18>
  410940:	cmp	w0, #0x2
  410944:	b.le	410960 <clear@@Base+0xce20>
  410948:	adrp	x0, 422000 <winch@@Base+0x2e04>
  41094c:	add	x0, x0, #0x210
  410950:	mov	x8, xzr
  410954:	mov	x1, x8
  410958:	bl	41aa84 <error@@Base>
  41095c:	b	4109ec <clear@@Base+0xceac>
  410960:	ldur	x0, [x29, #-24]
  410964:	bl	4017e0 <strlen@plt>
  410968:	ldur	x8, [x29, #-16]
  41096c:	str	x0, [sp, #8]
  410970:	mov	x0, x8
  410974:	bl	4017e0 <strlen@plt>
  410978:	ldr	x8, [sp, #8]
  41097c:	add	x9, x8, x0
  410980:	ldur	x0, [x29, #-8]
  410984:	str	x9, [sp]
  410988:	bl	4017e0 <strlen@plt>
  41098c:	ldr	x8, [sp]
  410990:	add	x9, x8, x0
  410994:	add	x9, x9, #0x2
  410998:	str	w9, [sp, #20]
  41099c:	ldr	w0, [sp, #20]
  4109a0:	mov	w1, #0x1                   	// #1
  4109a4:	bl	40235c <setlocale@plt+0x6fc>
  4109a8:	str	x0, [sp, #24]
  4109ac:	ldr	x0, [sp, #24]
  4109b0:	ldrsw	x1, [sp, #20]
  4109b4:	ldur	x2, [x29, #-24]
  4109b8:	ldur	x3, [x29, #-16]
  4109bc:	ldur	x4, [x29, #-8]
  4109c0:	bl	4018a0 <snprintf@plt>
  4109c4:	ldr	x8, [sp, #24]
  4109c8:	mov	x0, x8
  4109cc:	bl	410320 <clear@@Base+0xc7e0>
  4109d0:	str	x0, [sp, #32]
  4109d4:	ldr	x0, [sp, #24]
  4109d8:	bl	401ac0 <free@plt>
  4109dc:	ldr	x8, [sp, #32]
  4109e0:	cbz	x8, 4109ec <clear@@Base+0xceac>
  4109e4:	ldr	x0, [sp, #32]
  4109e8:	bl	401bd0 <pclose@plt>
  4109ec:	ldp	x29, x30, [sp, #64]
  4109f0:	add	sp, sp, #0x50
  4109f4:	ret
  4109f8:	sub	sp, sp, #0xb0
  4109fc:	stp	x29, x30, [sp, #160]
  410a00:	add	x29, sp, #0xa0
  410a04:	add	x1, sp, #0x10
  410a08:	stur	x0, [x29, #-8]
  410a0c:	stur	wzr, [x29, #-12]
  410a10:	ldur	x0, [x29, #-8]
  410a14:	bl	420c48 <winch@@Base+0x1a4c>
  410a18:	stur	w0, [x29, #-16]
  410a1c:	ldur	w8, [x29, #-16]
  410a20:	cmp	w8, #0x0
  410a24:	cset	w8, lt  // lt = tstop
  410a28:	mov	w9, #0x0                   	// #0
  410a2c:	str	w9, [sp, #12]
  410a30:	tbnz	w8, #0, 410a48 <clear@@Base+0xcf08>
  410a34:	ldr	w8, [sp, #32]
  410a38:	and	w8, w8, #0xf000
  410a3c:	cmp	w8, #0x4, lsl #12
  410a40:	cset	w8, eq  // eq = none
  410a44:	str	w8, [sp, #12]
  410a48:	ldr	w8, [sp, #12]
  410a4c:	and	w8, w8, #0x1
  410a50:	stur	w8, [x29, #-12]
  410a54:	ldur	w0, [x29, #-12]
  410a58:	ldp	x29, x30, [sp, #160]
  410a5c:	add	sp, sp, #0xb0
  410a60:	ret
  410a64:	sub	sp, sp, #0xb0
  410a68:	stp	x29, x30, [sp, #160]
  410a6c:	add	x29, sp, #0xa0
  410a70:	mov	x8, xzr
  410a74:	adrp	x9, 440000 <PC+0x4798>
  410a78:	add	x9, x9, #0x274
  410a7c:	stur	x0, [x29, #-8]
  410a80:	stur	x8, [x29, #-16]
  410a84:	ldr	w10, [x9]
  410a88:	cbnz	w10, 410ad8 <clear@@Base+0xcf98>
  410a8c:	ldur	x0, [x29, #-8]
  410a90:	bl	4109f8 <clear@@Base+0xceb8>
  410a94:	cbz	w0, 410ad8 <clear@@Base+0xcf98>
  410a98:	ldur	x0, [x29, #-8]
  410a9c:	bl	4017e0 <strlen@plt>
  410aa0:	add	x8, x0, #0x10
  410aa4:	mov	w0, w8
  410aa8:	mov	w1, #0x1                   	// #1
  410aac:	bl	40235c <setlocale@plt+0x6fc>
  410ab0:	stur	x0, [x29, #-16]
  410ab4:	ldur	x0, [x29, #-16]
  410ab8:	ldur	x1, [x29, #-8]
  410abc:	bl	401af0 <strcpy@plt>
  410ac0:	ldur	x9, [x29, #-16]
  410ac4:	mov	x0, x9
  410ac8:	adrp	x1, 43a000 <winch@@Base+0x1ae04>
  410acc:	add	x1, x1, #0x7e6
  410ad0:	bl	4019b0 <strcat@plt>
  410ad4:	b	410b70 <clear@@Base+0xd030>
  410ad8:	ldur	x0, [x29, #-8]
  410adc:	add	x1, sp, #0x8
  410ae0:	bl	420c48 <winch@@Base+0x1a4c>
  410ae4:	stur	w0, [x29, #-20]
  410ae8:	ldur	w8, [x29, #-20]
  410aec:	cmp	w8, #0x0
  410af0:	cset	w8, ge  // ge = tcont
  410af4:	tbnz	w8, #0, 410b08 <clear@@Base+0xcfc8>
  410af8:	ldur	x0, [x29, #-8]
  410afc:	bl	41a2e4 <clear@@Base+0x167a4>
  410b00:	stur	x0, [x29, #-16]
  410b04:	b	410b70 <clear@@Base+0xd030>
  410b08:	adrp	x8, 440000 <PC+0x4798>
  410b0c:	add	x8, x8, #0x274
  410b10:	ldr	w9, [x8]
  410b14:	cbz	w9, 410b24 <clear@@Base+0xcfe4>
  410b18:	mov	x8, xzr
  410b1c:	stur	x8, [x29, #-16]
  410b20:	b	410b70 <clear@@Base+0xd030>
  410b24:	ldr	w8, [sp, #24]
  410b28:	and	w8, w8, #0xf000
  410b2c:	cmp	w8, #0x8, lsl #12
  410b30:	b.eq	410b70 <clear@@Base+0xd030>  // b.none
  410b34:	ldur	x0, [x29, #-8]
  410b38:	bl	4017e0 <strlen@plt>
  410b3c:	add	x8, x0, #0x2a
  410b40:	mov	w0, w8
  410b44:	mov	w1, #0x1                   	// #1
  410b48:	bl	40235c <setlocale@plt+0x6fc>
  410b4c:	stur	x0, [x29, #-16]
  410b50:	ldur	x0, [x29, #-16]
  410b54:	ldur	x1, [x29, #-8]
  410b58:	bl	401af0 <strcpy@plt>
  410b5c:	ldur	x9, [x29, #-16]
  410b60:	mov	x0, x9
  410b64:	adrp	x1, 43a000 <winch@@Base+0x1ae04>
  410b68:	add	x1, x1, #0x7f6
  410b6c:	bl	4019b0 <strcat@plt>
  410b70:	ldur	x0, [x29, #-16]
  410b74:	ldp	x29, x30, [sp, #160]
  410b78:	add	sp, sp, #0xb0
  410b7c:	ret
  410b80:	sub	sp, sp, #0xa0
  410b84:	stp	x29, x30, [sp, #144]
  410b88:	add	x29, sp, #0x90
  410b8c:	mov	x1, sp
  410b90:	stur	w0, [x29, #-12]
  410b94:	ldur	w0, [x29, #-12]
  410b98:	bl	420c58 <winch@@Base+0x1a5c>
  410b9c:	cmp	w0, #0x0
  410ba0:	cset	w8, lt  // lt = tstop
  410ba4:	tbnz	w8, #0, 410bb4 <clear@@Base+0xd074>
  410ba8:	ldr	x8, [sp, #48]
  410bac:	stur	x8, [x29, #-8]
  410bb0:	b	410bc0 <clear@@Base+0xd080>
  410bb4:	ldur	w0, [x29, #-12]
  410bb8:	bl	410bd0 <clear@@Base+0xd090>
  410bbc:	stur	x0, [x29, #-8]
  410bc0:	ldur	x0, [x29, #-8]
  410bc4:	ldp	x29, x30, [sp, #144]
  410bc8:	add	sp, sp, #0xa0
  410bcc:	ret
  410bd0:	sub	sp, sp, #0x30
  410bd4:	stp	x29, x30, [sp, #32]
  410bd8:	add	x29, sp, #0x20
  410bdc:	mov	x8, xzr
  410be0:	mov	w2, #0x2                   	// #2
  410be4:	mov	x9, #0xffffffffffffffff    	// #-1
  410be8:	stur	w0, [x29, #-12]
  410bec:	ldur	w0, [x29, #-12]
  410bf0:	mov	x1, x8
  410bf4:	str	x9, [sp]
  410bf8:	bl	401880 <lseek@plt>
  410bfc:	str	x0, [sp, #8]
  410c00:	ldr	x8, [sp, #8]
  410c04:	ldr	x9, [sp]
  410c08:	cmp	x8, x9
  410c0c:	b.ne	410c1c <clear@@Base+0xd0dc>  // b.any
  410c10:	mov	x8, #0xffffffffffffffff    	// #-1
  410c14:	stur	x8, [x29, #-8]
  410c18:	b	410c24 <clear@@Base+0xd0e4>
  410c1c:	ldr	x8, [sp, #8]
  410c20:	stur	x8, [x29, #-8]
  410c24:	ldur	x0, [x29, #-8]
  410c28:	ldp	x29, x30, [sp, #32]
  410c2c:	add	sp, sp, #0x30
  410c30:	ret
  410c34:	adrp	x0, 422000 <winch@@Base+0x2e04>
  410c38:	add	x0, x0, #0x243
  410c3c:	ret
  410c40:	sub	sp, sp, #0x30
  410c44:	stp	x29, x30, [sp, #32]
  410c48:	add	x29, sp, #0x20
  410c4c:	str	x0, [sp, #16]
  410c50:	ldr	x8, [sp, #16]
  410c54:	ldr	x0, [sp, #16]
  410c58:	str	x8, [sp]
  410c5c:	bl	4017e0 <strlen@plt>
  410c60:	ldr	x8, [sp]
  410c64:	add	x9, x8, x0
  410c68:	str	x9, [sp, #8]
  410c6c:	ldr	x8, [sp, #8]
  410c70:	ldr	x9, [sp, #16]
  410c74:	cmp	x8, x9
  410c78:	b.ls	410ccc <clear@@Base+0xd18c>  // b.plast
  410c7c:	ldr	x8, [sp, #8]
  410c80:	mov	x9, #0xffffffffffffffff    	// #-1
  410c84:	add	x8, x8, x9
  410c88:	str	x8, [sp, #8]
  410c8c:	ldr	x8, [sp, #8]
  410c90:	ldrb	w10, [x8]
  410c94:	adrp	x8, 421000 <winch@@Base+0x1e04>
  410c98:	add	x8, x8, #0xe74
  410c9c:	ldrb	w11, [x8]
  410ca0:	cmp	w10, w11
  410ca4:	b.eq	410cb8 <clear@@Base+0xd178>  // b.none
  410ca8:	ldr	x8, [sp, #8]
  410cac:	ldrb	w9, [x8]
  410cb0:	cmp	w9, #0x2f
  410cb4:	b.ne	410cc8 <clear@@Base+0xd188>  // b.any
  410cb8:	ldr	x8, [sp, #8]
  410cbc:	add	x8, x8, #0x1
  410cc0:	stur	x8, [x29, #-8]
  410cc4:	b	410cd4 <clear@@Base+0xd194>
  410cc8:	b	410c6c <clear@@Base+0xd12c>
  410ccc:	ldr	x8, [sp, #16]
  410cd0:	stur	x8, [x29, #-8]
  410cd4:	ldur	x0, [x29, #-8]
  410cd8:	ldp	x29, x30, [sp, #32]
  410cdc:	add	sp, sp, #0x30
  410ce0:	ret
  410ce4:	sub	sp, sp, #0x30
  410ce8:	stp	x29, x30, [sp, #32]
  410cec:	add	x29, sp, #0x20
  410cf0:	adrp	x8, 440000 <PC+0x4798>
  410cf4:	add	x8, x8, #0x1f4
  410cf8:	ldr	w9, [x8]
  410cfc:	cbz	w9, 410d08 <clear@@Base+0xd1c8>
  410d00:	stur	wzr, [x29, #-4]
  410d04:	b	410d6c <clear@@Base+0xd22c>
  410d08:	bl	404e18 <clear@@Base+0x12d8>
  410d0c:	mov	x8, #0xffffffffffffffff    	// #-1
  410d10:	cmp	x0, x8
  410d14:	b.ne	410d20 <clear@@Base+0xd1e0>  // b.any
  410d18:	stur	wzr, [x29, #-4]
  410d1c:	b	410d6c <clear@@Base+0xd22c>
  410d20:	mov	w0, #0xfffffffe            	// #-2
  410d24:	bl	41b45c <error@@Base+0x9d8>
  410d28:	str	x0, [sp, #16]
  410d2c:	ldr	x8, [sp, #16]
  410d30:	mov	x9, #0xffffffffffffffff    	// #-1
  410d34:	mov	w10, #0x1                   	// #1
  410d38:	cmp	x8, x9
  410d3c:	str	w10, [sp, #12]
  410d40:	b.eq	410d60 <clear@@Base+0xd220>  // b.none
  410d44:	ldr	x8, [sp, #16]
  410d48:	str	x8, [sp]
  410d4c:	bl	404e18 <clear@@Base+0x12d8>
  410d50:	ldr	x8, [sp]
  410d54:	cmp	x8, x0
  410d58:	cset	w9, eq  // eq = none
  410d5c:	str	w9, [sp, #12]
  410d60:	ldr	w8, [sp, #12]
  410d64:	and	w8, w8, #0x1
  410d68:	stur	w8, [x29, #-4]
  410d6c:	ldur	w0, [x29, #-4]
  410d70:	ldp	x29, x30, [sp, #32]
  410d74:	add	sp, sp, #0x30
  410d78:	ret
  410d7c:	sub	sp, sp, #0x30
  410d80:	stp	x29, x30, [sp, #32]
  410d84:	add	x29, sp, #0x20
  410d88:	bl	410ce4 <clear@@Base+0xd1a4>
  410d8c:	cbnz	w0, 410d98 <clear@@Base+0xd258>
  410d90:	stur	wzr, [x29, #-4]
  410d94:	b	410ddc <clear@@Base+0xd29c>
  410d98:	mov	w8, wzr
  410d9c:	mov	w0, w8
  410da0:	bl	41b45c <error@@Base+0x9d8>
  410da4:	str	x0, [sp, #16]
  410da8:	ldr	x9, [sp, #16]
  410dac:	mov	x10, #0xffffffffffffffff    	// #-1
  410db0:	mov	w8, #0x1                   	// #1
  410db4:	cmp	x9, x10
  410db8:	str	w8, [sp, #12]
  410dbc:	b.eq	410dd0 <clear@@Base+0xd290>  // b.none
  410dc0:	ldr	x8, [sp, #16]
  410dc4:	cmp	x8, #0x0
  410dc8:	cset	w9, eq  // eq = none
  410dcc:	str	w9, [sp, #12]
  410dd0:	ldr	w8, [sp, #12]
  410dd4:	and	w8, w8, #0x1
  410dd8:	stur	w8, [x29, #-4]
  410ddc:	ldur	w0, [x29, #-4]
  410de0:	ldp	x29, x30, [sp, #32]
  410de4:	add	sp, sp, #0x30
  410de8:	ret
  410dec:	stp	x29, x30, [sp, #-16]!
  410df0:	mov	x29, sp
  410df4:	adrp	x8, 440000 <PC+0x4798>
  410df8:	add	x8, x8, #0x208
  410dfc:	ldr	w9, [x8]
  410e00:	cbnz	w9, 410e08 <clear@@Base+0xd2c8>
  410e04:	b	410e18 <clear@@Base+0xd2d8>
  410e08:	adrp	x8, 440000 <PC+0x4798>
  410e0c:	add	x8, x8, #0x208
  410e10:	str	wzr, [x8]
  410e14:	bl	412c18 <clear@@Base+0xf0d8>
  410e18:	ldp	x29, x30, [sp], #16
  410e1c:	ret
  410e20:	sub	sp, sp, #0x70
  410e24:	stp	x29, x30, [sp, #96]
  410e28:	add	x29, sp, #0x60
  410e2c:	adrp	x8, 440000 <PC+0x4798>
  410e30:	add	x8, x8, #0x1b8
  410e34:	adrp	x9, 440000 <PC+0x4798>
  410e38:	add	x9, x9, #0x244
  410e3c:	adrp	x10, 43a000 <winch@@Base+0x1ae04>
  410e40:	add	x10, x10, #0x824
  410e44:	stur	w0, [x29, #-4]
  410e48:	stur	x1, [x29, #-16]
  410e4c:	stur	w2, [x29, #-20]
  410e50:	stur	w3, [x29, #-24]
  410e54:	stur	w4, [x29, #-28]
  410e58:	stur	wzr, [x29, #-32]
  410e5c:	str	x8, [sp, #48]
  410e60:	str	x9, [sp, #40]
  410e64:	str	x10, [sp, #32]
  410e68:	bl	410dec <clear@@Base+0xd2ac>
  410e6c:	ldur	w11, [x29, #-24]
  410e70:	cbz	w11, 410e94 <clear@@Base+0xd354>
  410e74:	ldur	w8, [x29, #-4]
  410e78:	ldr	x9, [sp, #48]
  410e7c:	ldr	w10, [x9]
  410e80:	subs	w10, w10, #0x1
  410e84:	mov	w11, #0x1                   	// #1
  410e88:	cmp	w8, w10
  410e8c:	str	w11, [sp, #28]
  410e90:	b.gt	410ef8 <clear@@Base+0xd3b8>
  410e94:	adrp	x8, 440000 <PC+0x4798>
  410e98:	add	x8, x8, #0x2ac
  410e9c:	ldr	w9, [x8]
  410ea0:	cmp	w9, #0x0
  410ea4:	cset	w9, lt  // lt = tstop
  410ea8:	mov	w10, #0x0                   	// #0
  410eac:	str	w10, [sp, #24]
  410eb0:	tbnz	w9, #0, 410ef0 <clear@@Base+0xd3b0>
  410eb4:	ldur	w8, [x29, #-4]
  410eb8:	adrp	x9, 440000 <PC+0x4798>
  410ebc:	add	x9, x9, #0x2ac
  410ec0:	ldr	w10, [x9]
  410ec4:	mov	w11, #0x0                   	// #0
  410ec8:	cmp	w8, w10
  410ecc:	str	w11, [sp, #24]
  410ed0:	b.le	410ef0 <clear@@Base+0xd3b0>
  410ed4:	ldur	w8, [x29, #-4]
  410ed8:	ldr	x9, [sp, #48]
  410edc:	ldr	w10, [x9]
  410ee0:	subs	w10, w10, #0x1
  410ee4:	cmp	w8, w10
  410ee8:	cset	w8, ne  // ne = any
  410eec:	str	w8, [sp, #24]
  410ef0:	ldr	w8, [sp, #24]
  410ef4:	str	w8, [sp, #28]
  410ef8:	ldr	w8, [sp, #28]
  410efc:	and	w8, w8, #0x1
  410f00:	stur	w8, [x29, #-36]
  410f04:	adrp	x9, 440000 <PC+0x4798>
  410f08:	add	x9, x9, #0x2b4
  410f0c:	ldr	w8, [x9]
  410f10:	cmp	w8, #0x2
  410f14:	b.eq	410f30 <clear@@Base+0xd3f0>  // b.none
  410f18:	bl	41e640 <error@@Base+0x3bbc>
  410f1c:	cbnz	w0, 410f30 <clear@@Base+0xd3f0>
  410f20:	adrp	x8, 440000 <PC+0x4798>
  410f24:	add	x8, x8, #0x248
  410f28:	ldr	w9, [x8]
  410f2c:	cbz	w9, 410f7c <clear@@Base+0xd43c>
  410f30:	ldur	x0, [x29, #-16]
  410f34:	ldur	x8, [x29, #-16]
  410f38:	adrp	x9, 43c000 <PC+0x798>
  410f3c:	add	x9, x9, #0x868
  410f40:	ldr	w10, [x9]
  410f44:	mov	w11, #0x4                   	// #4
  410f48:	mul	w10, w11, w10
  410f4c:	add	x1, x8, w10, sxtw
  410f50:	adrp	x8, 440000 <PC+0x4798>
  410f54:	add	x8, x8, #0x1f4
  410f58:	ldr	w10, [x8]
  410f5c:	mov	w11, #0xffffffff            	// #-1
  410f60:	mov	w12, #0x1                   	// #1
  410f64:	cmp	w10, #0x0
  410f68:	csel	w2, w12, w11, ne  // ne = any
  410f6c:	bl	41e1e0 <error@@Base+0x375c>
  410f70:	ldur	x0, [x29, #-16]
  410f74:	bl	41d2fc <error@@Base+0x2878>
  410f78:	stur	x0, [x29, #-16]
  410f7c:	ldur	w8, [x29, #-36]
  410f80:	cbnz	w8, 411044 <clear@@Base+0xd504>
  410f84:	ldr	x8, [sp, #40]
  410f88:	ldr	w9, [x8]
  410f8c:	cbz	w9, 410fdc <clear@@Base+0xd49c>
  410f90:	ldur	w8, [x29, #-4]
  410f94:	ldr	x9, [sp, #48]
  410f98:	ldr	w10, [x9]
  410f9c:	subs	w10, w10, #0x1
  410fa0:	cmp	w8, w10
  410fa4:	b.lt	410fdc <clear@@Base+0xd49c>  // b.tstop
  410fa8:	ldur	x8, [x29, #-16]
  410fac:	str	x8, [sp, #16]
  410fb0:	bl	404e18 <clear@@Base+0x12d8>
  410fb4:	ldr	x8, [sp, #16]
  410fb8:	cmp	x8, x0
  410fbc:	b.eq	410fdc <clear@@Base+0xd49c>  // b.none
  410fc0:	bl	41b620 <error@@Base+0xb9c>
  410fc4:	ldur	x0, [x29, #-16]
  410fc8:	bl	41b514 <error@@Base+0xa90>
  410fcc:	mov	w8, #0x1                   	// #1
  410fd0:	stur	w8, [x29, #-20]
  410fd4:	bl	403b40 <clear@@Base>
  410fd8:	bl	4039ac <setlocale@plt+0x1d4c>
  410fdc:	ldur	x8, [x29, #-16]
  410fe0:	mov	w0, #0xfffffffe            	// #-2
  410fe4:	str	x8, [sp, #8]
  410fe8:	bl	41b45c <error@@Base+0x9d8>
  410fec:	ldr	x8, [sp, #8]
  410ff0:	cmp	x8, x0
  410ff4:	b.ne	411000 <clear@@Base+0xd4c0>  // b.any
  410ff8:	bl	41b934 <error@@Base+0xeb0>
  410ffc:	cbz	w0, 411044 <clear@@Base+0xd504>
  411000:	bl	41b620 <error@@Base+0xb9c>
  411004:	ldur	x0, [x29, #-16]
  411008:	bl	41b514 <error@@Base+0xa90>
  41100c:	mov	w8, #0x1                   	// #1
  411010:	stur	w8, [x29, #-20]
  411014:	ldr	x9, [sp, #40]
  411018:	ldr	w8, [x9]
  41101c:	cbz	w8, 41102c <clear@@Base+0xd4ec>
  411020:	bl	403b40 <clear@@Base>
  411024:	bl	4039ac <setlocale@plt+0x1d4c>
  411028:	b	411044 <clear@@Base+0xd504>
  41102c:	ldr	x8, [sp, #32]
  411030:	ldr	w9, [x8]
  411034:	cbnz	w9, 411044 <clear@@Base+0xd504>
  411038:	adrp	x0, 422000 <winch@@Base+0x2e04>
  41103c:	add	x0, x0, #0x286
  411040:	bl	41a650 <clear@@Base+0x16b10>
  411044:	ldur	w8, [x29, #-4]
  411048:	subs	w8, w8, #0x1
  41104c:	stur	w8, [x29, #-4]
  411050:	cmp	w8, #0x0
  411054:	cset	w8, lt  // lt = tstop
  411058:	tbnz	w8, #0, 4111a8 <clear@@Base+0xd668>
  41105c:	ldur	w8, [x29, #-28]
  411060:	cmp	w8, #0x0
  411064:	cset	w8, le
  411068:	tbnz	w8, #0, 411084 <clear@@Base+0xd544>
  41106c:	ldur	w8, [x29, #-28]
  411070:	subs	w8, w8, #0x1
  411074:	stur	w8, [x29, #-28]
  411078:	cbnz	w8, 411080 <clear@@Base+0xd540>
  41107c:	stur	xzr, [x29, #-16]
  411080:	b	411114 <clear@@Base+0xd5d4>
  411084:	ldur	x0, [x29, #-16]
  411088:	bl	411da4 <clear@@Base+0xe264>
  41108c:	stur	x0, [x29, #-16]
  411090:	ldur	x0, [x29, #-16]
  411094:	bl	41d2fc <error@@Base+0x2878>
  411098:	stur	x0, [x29, #-16]
  41109c:	ldur	x8, [x29, #-16]
  4110a0:	mov	x9, #0xffffffffffffffff    	// #-1
  4110a4:	cmp	x8, x9
  4110a8:	b.ne	411114 <clear@@Base+0xd5d4>  // b.any
  4110ac:	ldur	w8, [x29, #-20]
  4110b0:	cbnz	w8, 4110d0 <clear@@Base+0xd590>
  4110b4:	mov	w8, wzr
  4110b8:	mov	w0, w8
  4110bc:	bl	41b45c <error@@Base+0x9d8>
  4110c0:	mov	x9, #0xffffffffffffffff    	// #-1
  4110c4:	cmp	x0, x9
  4110c8:	b.eq	4110d0 <clear@@Base+0xd590>  // b.none
  4110cc:	b	4111a8 <clear@@Base+0xd668>
  4110d0:	mov	w8, wzr
  4110d4:	mov	w0, w8
  4110d8:	mov	w1, w8
  4110dc:	bl	41b960 <error@@Base+0xedc>
  4110e0:	cbnz	w0, 411114 <clear@@Base+0xd5d4>
  4110e4:	mov	w8, #0x1                   	// #1
  4110e8:	mov	w0, w8
  4110ec:	mov	w1, w8
  4110f0:	bl	41b960 <error@@Base+0xedc>
  4110f4:	cbnz	w0, 411114 <clear@@Base+0xd5d4>
  4110f8:	ldr	x8, [sp, #48]
  4110fc:	ldr	w9, [x8]
  411100:	subs	w1, w9, #0x1
  411104:	mov	w0, #0x2                   	// #2
  411108:	bl	41b960 <error@@Base+0xedc>
  41110c:	cbz	w0, 411114 <clear@@Base+0xd5d4>
  411110:	b	4111a8 <clear@@Base+0xd668>
  411114:	ldur	x0, [x29, #-16]
  411118:	bl	41b514 <error@@Base+0xa90>
  41111c:	ldur	w8, [x29, #-32]
  411120:	add	w8, w8, #0x1
  411124:	stur	w8, [x29, #-32]
  411128:	ldur	w8, [x29, #-36]
  41112c:	cbz	w8, 411134 <clear@@Base+0xd5f4>
  411130:	b	411044 <clear@@Base+0xd504>
  411134:	ldr	x8, [sp, #32]
  411138:	ldr	w9, [x8]
  41113c:	cbz	w9, 411190 <clear@@Base+0xd650>
  411140:	ldur	x8, [x29, #-16]
  411144:	mov	x9, #0xffffffffffffffff    	// #-1
  411148:	cmp	x8, x9
  41114c:	b.ne	411190 <clear@@Base+0xd650>  // b.any
  411150:	ldr	x8, [sp, #40]
  411154:	ldr	w9, [x8]
  411158:	cbnz	w9, 411190 <clear@@Base+0xd650>
  41115c:	adrp	x8, 43f000 <PC+0x3798>
  411160:	add	x8, x8, #0x310
  411164:	ldr	x8, [x8]
  411168:	cbnz	x8, 411190 <clear@@Base+0xd650>
  41116c:	adrp	x8, 43f000 <PC+0x3798>
  411170:	add	x8, x8, #0x318
  411174:	ldr	w9, [x8]
  411178:	cbnz	w9, 411190 <clear@@Base+0xd650>
  41117c:	adrp	x8, 440000 <PC+0x4798>
  411180:	add	x8, x8, #0x208
  411184:	mov	w9, #0x1                   	// #1
  411188:	str	w9, [x8]
  41118c:	b	411044 <clear@@Base+0xd504>
  411190:	bl	41a46c <clear@@Base+0x1692c>
  411194:	adrp	x8, 440000 <PC+0x4798>
  411198:	add	x8, x8, #0x210
  41119c:	mov	w9, #0x1                   	// #1
  4111a0:	str	w9, [x8]
  4111a4:	b	411044 <clear@@Base+0xd504>
  4111a8:	ldur	w8, [x29, #-32]
  4111ac:	cbnz	w8, 4111d8 <clear@@Base+0xd698>
  4111b0:	adrp	x8, 440000 <PC+0x4798>
  4111b4:	add	x8, x8, #0x1f4
  4111b8:	ldr	w9, [x8]
  4111bc:	cbnz	w9, 4111d8 <clear@@Base+0xd698>
  4111c0:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  4111c4:	add	x8, x8, #0x820
  4111c8:	ldr	w9, [x8]
  4111cc:	cbz	w9, 4111d8 <clear@@Base+0xd698>
  4111d0:	bl	411200 <clear@@Base+0xd6c0>
  4111d4:	b	4111e4 <clear@@Base+0xd6a4>
  4111d8:	ldur	w8, [x29, #-36]
  4111dc:	cbz	w8, 4111e4 <clear@@Base+0xd6a4>
  4111e0:	bl	412c18 <clear@@Base+0xf0d8>
  4111e4:	ldr	x8, [sp, #32]
  4111e8:	str	wzr, [x8]
  4111ec:	mov	w0, #0xffffffff            	// #-1
  4111f0:	bl	4165a0 <clear@@Base+0x12a60>
  4111f4:	ldp	x29, x30, [sp, #96]
  4111f8:	add	sp, sp, #0x70
  4111fc:	ret
  411200:	stp	x29, x30, [sp, #-16]!
  411204:	mov	x29, sp
  411208:	adrp	x8, 440000 <PC+0x4798>
  41120c:	add	x8, x8, #0x264
  411210:	ldr	w9, [x8]
  411214:	cbnz	w9, 411220 <clear@@Base+0xd6e0>
  411218:	bl	403af8 <setlocale@plt+0x1e98>
  41121c:	b	411224 <clear@@Base+0xd6e4>
  411220:	bl	403aac <setlocale@plt+0x1e4c>
  411224:	ldp	x29, x30, [sp], #16
  411228:	ret
  41122c:	sub	sp, sp, #0x50
  411230:	stp	x29, x30, [sp, #64]
  411234:	add	x29, sp, #0x40
  411238:	stur	w0, [x29, #-4]
  41123c:	stur	x1, [x29, #-16]
  411240:	stur	w2, [x29, #-20]
  411244:	stur	w3, [x29, #-24]
  411248:	stur	wzr, [x29, #-28]
  41124c:	bl	410dec <clear@@Base+0xd2ac>
  411250:	ldur	w8, [x29, #-4]
  411254:	str	w8, [sp, #28]
  411258:	bl	411418 <clear@@Base+0xd8d8>
  41125c:	mov	w8, #0x1                   	// #1
  411260:	ldr	w9, [sp, #28]
  411264:	cmp	w9, w0
  411268:	str	w8, [sp, #24]
  41126c:	b.gt	4112a8 <clear@@Base+0xd768>
  411270:	ldur	w8, [x29, #-24]
  411274:	mov	w9, #0x0                   	// #0
  411278:	str	w9, [sp, #20]
  41127c:	cbz	w8, 4112a0 <clear@@Base+0xd760>
  411280:	ldur	w8, [x29, #-4]
  411284:	adrp	x9, 440000 <PC+0x4798>
  411288:	add	x9, x9, #0x1b8
  41128c:	ldr	w10, [x9]
  411290:	subs	w10, w10, #0x1
  411294:	cmp	w8, w10
  411298:	cset	w8, gt
  41129c:	str	w8, [sp, #20]
  4112a0:	ldr	w8, [sp, #20]
  4112a4:	str	w8, [sp, #24]
  4112a8:	ldr	w8, [sp, #24]
  4112ac:	and	w8, w8, #0x1
  4112b0:	str	w8, [sp, #32]
  4112b4:	adrp	x9, 440000 <PC+0x4798>
  4112b8:	add	x9, x9, #0x2b4
  4112bc:	ldr	w8, [x9]
  4112c0:	cmp	w8, #0x2
  4112c4:	b.eq	4112e0 <clear@@Base+0xd7a0>  // b.none
  4112c8:	bl	41e640 <error@@Base+0x3bbc>
  4112cc:	cbnz	w0, 4112e0 <clear@@Base+0xd7a0>
  4112d0:	adrp	x8, 440000 <PC+0x4798>
  4112d4:	add	x8, x8, #0x248
  4112d8:	ldr	w9, [x8]
  4112dc:	cbz	w9, 411348 <clear@@Base+0xd808>
  4112e0:	ldur	x8, [x29, #-16]
  4112e4:	adrp	x9, 43c000 <PC+0x798>
  4112e8:	add	x9, x9, #0x868
  4112ec:	ldr	w10, [x9]
  4112f0:	mov	w11, #0x3                   	// #3
  4112f4:	mul	w10, w11, w10
  4112f8:	mov	w0, w10
  4112fc:	sxtw	x9, w0
  411300:	cmp	x8, x9
  411304:	b.ge	411314 <clear@@Base+0xd7d4>  // b.tcont
  411308:	mov	x8, xzr
  41130c:	str	x8, [sp, #8]
  411310:	b	411334 <clear@@Base+0xd7f4>
  411314:	ldur	x8, [x29, #-16]
  411318:	adrp	x9, 43c000 <PC+0x798>
  41131c:	add	x9, x9, #0x868
  411320:	ldr	w10, [x9]
  411324:	mov	w11, #0x3                   	// #3
  411328:	mul	w10, w11, w10
  41132c:	subs	x8, x8, w10, sxtw
  411330:	str	x8, [sp, #8]
  411334:	ldr	x8, [sp, #8]
  411338:	ldur	x1, [x29, #-16]
  41133c:	mov	x0, x8
  411340:	mov	w2, #0xffffffff            	// #-1
  411344:	bl	41e1e0 <error@@Base+0x375c>
  411348:	ldur	w8, [x29, #-4]
  41134c:	subs	w8, w8, #0x1
  411350:	stur	w8, [x29, #-4]
  411354:	cmp	w8, #0x0
  411358:	cset	w8, lt  // lt = tstop
  41135c:	tbnz	w8, #0, 4113c0 <clear@@Base+0xd880>
  411360:	ldur	x0, [x29, #-16]
  411364:	bl	41d3a0 <error@@Base+0x291c>
  411368:	stur	x0, [x29, #-16]
  41136c:	ldur	x0, [x29, #-16]
  411370:	bl	4122b4 <clear@@Base+0xe774>
  411374:	stur	x0, [x29, #-16]
  411378:	ldur	x8, [x29, #-16]
  41137c:	mov	x9, #0xffffffffffffffff    	// #-1
  411380:	cmp	x8, x9
  411384:	b.ne	411394 <clear@@Base+0xd854>  // b.any
  411388:	ldur	w8, [x29, #-20]
  41138c:	cbnz	w8, 411394 <clear@@Base+0xd854>
  411390:	b	4113c0 <clear@@Base+0xd880>
  411394:	ldur	x0, [x29, #-16]
  411398:	bl	41b5a0 <error@@Base+0xb1c>
  41139c:	ldur	w8, [x29, #-28]
  4113a0:	add	w8, w8, #0x1
  4113a4:	stur	w8, [x29, #-28]
  4113a8:	ldr	w8, [sp, #32]
  4113ac:	cbnz	w8, 4113bc <clear@@Base+0xd87c>
  4113b0:	bl	4039ac <setlocale@plt+0x1d4c>
  4113b4:	bl	4039d8 <setlocale@plt+0x1d78>
  4113b8:	bl	41a46c <clear@@Base+0x1692c>
  4113bc:	b	411348 <clear@@Base+0xd808>
  4113c0:	ldur	w8, [x29, #-28]
  4113c4:	cbnz	w8, 4113e0 <clear@@Base+0xd8a0>
  4113c8:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  4113cc:	add	x8, x8, #0x820
  4113d0:	ldr	w9, [x8]
  4113d4:	cbz	w9, 4113e0 <clear@@Base+0xd8a0>
  4113d8:	bl	411200 <clear@@Base+0xd6c0>
  4113dc:	b	411404 <clear@@Base+0xd8c4>
  4113e0:	ldr	w8, [sp, #32]
  4113e4:	cbz	w8, 4113f0 <clear@@Base+0xd8b0>
  4113e8:	bl	412c18 <clear@@Base+0xf0d8>
  4113ec:	b	411404 <clear@@Base+0xd8c4>
  4113f0:	adrp	x8, 440000 <PC+0x4798>
  4113f4:	add	x8, x8, #0x2a8
  4113f8:	ldr	w9, [x8]
  4113fc:	cbnz	w9, 411404 <clear@@Base+0xd8c4>
  411400:	bl	403a0c <setlocale@plt+0x1dac>
  411404:	mov	w0, #0xffffffff            	// #-1
  411408:	bl	4165a0 <clear@@Base+0x12a60>
  41140c:	ldp	x29, x30, [sp, #64]
  411410:	add	sp, sp, #0x50
  411414:	ret
  411418:	sub	sp, sp, #0x10
  41141c:	adrp	x8, 43c000 <PC+0x798>
  411420:	add	x8, x8, #0x860
  411424:	ldr	w9, [x8]
  411428:	cbz	w9, 411434 <clear@@Base+0xd8f4>
  41142c:	str	wzr, [sp, #12]
  411430:	b	411490 <clear@@Base+0xd950>
  411434:	adrp	x8, 440000 <PC+0x4798>
  411438:	add	x8, x8, #0x23c
  41143c:	ldr	w9, [x8]
  411440:	cmp	w9, #0x0
  411444:	cset	w9, lt  // lt = tstop
  411448:	tbnz	w9, #0, 411460 <clear@@Base+0xd920>
  41144c:	adrp	x8, 440000 <PC+0x4798>
  411450:	add	x8, x8, #0x23c
  411454:	ldr	w9, [x8]
  411458:	str	w9, [sp, #12]
  41145c:	b	411490 <clear@@Base+0xd950>
  411460:	adrp	x8, 440000 <PC+0x4798>
  411464:	add	x8, x8, #0x244
  411468:	ldr	w9, [x8]
  41146c:	cbz	w9, 411488 <clear@@Base+0xd948>
  411470:	adrp	x8, 440000 <PC+0x4798>
  411474:	add	x8, x8, #0x1b8
  411478:	ldr	w9, [x8]
  41147c:	subs	w9, w9, #0x2
  411480:	str	w9, [sp, #12]
  411484:	b	411490 <clear@@Base+0xd950>
  411488:	mov	w8, #0x2710                	// #10000
  41148c:	str	w8, [sp, #12]
  411490:	ldr	w0, [sp, #12]
  411494:	add	sp, sp, #0x10
  411498:	ret
  41149c:	sub	sp, sp, #0x40
  4114a0:	stp	x29, x30, [sp, #48]
  4114a4:	add	x29, sp, #0x30
  4114a8:	stur	w0, [x29, #-4]
  4114ac:	stur	w1, [x29, #-8]
  4114b0:	stur	w2, [x29, #-12]
  4114b4:	bl	419bac <clear@@Base+0x1606c>
  4114b8:	cbz	w0, 4114ec <clear@@Base+0xd9ac>
  4114bc:	bl	410ce4 <clear@@Base+0xd1a4>
  4114c0:	cbz	w0, 4114ec <clear@@Base+0xd9ac>
  4114c4:	bl	405ef8 <clear@@Base+0x23b8>
  4114c8:	and	w8, w0, #0x8
  4114cc:	cbnz	w8, 4114ec <clear@@Base+0xd9ac>
  4114d0:	mov	w0, #0x1                   	// #1
  4114d4:	bl	40f37c <clear@@Base+0xb83c>
  4114d8:	cbz	w0, 4114e8 <clear@@Base+0xd9a8>
  4114dc:	mov	w8, wzr
  4114e0:	mov	w0, w8
  4114e4:	bl	4022b4 <setlocale@plt+0x654>
  4114e8:	b	4115bc <clear@@Base+0xda7c>
  4114ec:	mov	w0, #0xfffffffe            	// #-2
  4114f0:	bl	41b45c <error@@Base+0x9d8>
  4114f4:	str	x0, [sp, #24]
  4114f8:	ldr	x8, [sp, #24]
  4114fc:	mov	x9, #0xffffffffffffffff    	// #-1
  411500:	cmp	x8, x9
  411504:	b.ne	4115a0 <clear@@Base+0xda60>  // b.any
  411508:	ldur	w8, [x29, #-8]
  41150c:	cbz	w8, 41152c <clear@@Base+0xd9ec>
  411510:	adrp	x8, 440000 <PC+0x4798>
  411514:	add	x8, x8, #0x1b8
  411518:	ldr	w9, [x8]
  41151c:	subs	w1, w9, #0x1
  411520:	mov	w0, #0x2                   	// #2
  411524:	bl	41b960 <error@@Base+0xedc>
  411528:	cbz	w0, 4115a0 <clear@@Base+0xda60>
  41152c:	adrp	x8, 440000 <PC+0x4798>
  411530:	add	x8, x8, #0x1f4
  411534:	ldr	w9, [x8]
  411538:	cbz	w9, 411598 <clear@@Base+0xda58>
  41153c:	bl	41b934 <error@@Base+0xeb0>
  411540:	cbz	w0, 41154c <clear@@Base+0xda0c>
  411544:	str	xzr, [sp, #24]
  411548:	b	411594 <clear@@Base+0xda54>
  41154c:	mov	w8, wzr
  411550:	mov	w0, w8
  411554:	str	w8, [sp, #20]
  411558:	bl	41b45c <error@@Base+0x9d8>
  41155c:	mov	w8, #0x1                   	// #1
  411560:	str	x0, [sp, #8]
  411564:	mov	w0, w8
  411568:	ldr	x1, [sp, #8]
  41156c:	mov	w2, w8
  411570:	ldr	w3, [sp, #20]
  411574:	bl	41122c <clear@@Base+0xd6ec>
  411578:	mov	w0, #0xfffffffe            	// #-2
  41157c:	bl	41b45c <error@@Base+0x9d8>
  411580:	str	x0, [sp, #24]
  411584:	ldr	x8, [sp, #24]
  411588:	mov	x9, #0xffffffffffffffff    	// #-1
  41158c:	cmp	x8, x9
  411590:	b.eq	41154c <clear@@Base+0xda0c>  // b.none
  411594:	b	4115a0 <clear@@Base+0xda60>
  411598:	bl	411200 <clear@@Base+0xd6c0>
  41159c:	b	4115bc <clear@@Base+0xda7c>
  4115a0:	ldur	w0, [x29, #-4]
  4115a4:	ldr	x1, [sp, #24]
  4115a8:	ldur	w2, [x29, #-8]
  4115ac:	ldur	w3, [x29, #-12]
  4115b0:	mov	w8, wzr
  4115b4:	mov	w4, w8
  4115b8:	bl	410e20 <clear@@Base+0xd2e0>
  4115bc:	ldp	x29, x30, [sp, #48]
  4115c0:	add	sp, sp, #0x40
  4115c4:	ret
  4115c8:	sub	sp, sp, #0x30
  4115cc:	stp	x29, x30, [sp, #32]
  4115d0:	add	x29, sp, #0x20
  4115d4:	mov	w8, wzr
  4115d8:	mov	x9, #0xffffffffffffffff    	// #-1
  4115dc:	stur	w0, [x29, #-4]
  4115e0:	stur	w1, [x29, #-8]
  4115e4:	stur	w2, [x29, #-12]
  4115e8:	mov	w0, w8
  4115ec:	str	x9, [sp]
  4115f0:	bl	41b45c <error@@Base+0x9d8>
  4115f4:	str	x0, [sp, #8]
  4115f8:	ldr	x9, [sp, #8]
  4115fc:	ldr	x10, [sp]
  411600:	cmp	x9, x10
  411604:	b.ne	411624 <clear@@Base+0xdae4>  // b.any
  411608:	ldur	w8, [x29, #-8]
  41160c:	cbz	w8, 41161c <clear@@Base+0xdadc>
  411610:	mov	w0, #0xffffffff            	// #-1
  411614:	bl	41b45c <error@@Base+0x9d8>
  411618:	cbnz	x0, 411624 <clear@@Base+0xdae4>
  41161c:	bl	411200 <clear@@Base+0xd6c0>
  411620:	b	411638 <clear@@Base+0xdaf8>
  411624:	ldur	w0, [x29, #-4]
  411628:	ldr	x1, [sp, #8]
  41162c:	ldur	w2, [x29, #-8]
  411630:	ldur	w3, [x29, #-12]
  411634:	bl	41122c <clear@@Base+0xd6ec>
  411638:	ldp	x29, x30, [sp, #32]
  41163c:	add	sp, sp, #0x30
  411640:	ret
  411644:	sub	sp, sp, #0x20
  411648:	stp	x29, x30, [sp, #16]
  41164c:	add	x29, sp, #0x10
  411650:	str	xzr, [sp]
  411654:	stur	wzr, [x29, #-4]
  411658:	ldur	w8, [x29, #-4]
  41165c:	adrp	x9, 440000 <PC+0x4798>
  411660:	add	x9, x9, #0x1b8
  411664:	ldr	w10, [x9]
  411668:	cmp	w8, w10
  41166c:	b.ge	4116a0 <clear@@Base+0xdb60>  // b.tcont
  411670:	ldr	x0, [sp]
  411674:	bl	411da4 <clear@@Base+0xe264>
  411678:	str	x0, [sp]
  41167c:	ldr	x8, [sp]
  411680:	mov	x9, #0xffffffffffffffff    	// #-1
  411684:	cmp	x8, x9
  411688:	b.ne	411690 <clear@@Base+0xdb50>  // b.any
  41168c:	b	4116a0 <clear@@Base+0xdb60>
  411690:	ldur	w8, [x29, #-4]
  411694:	add	w8, w8, #0x1
  411698:	stur	w8, [x29, #-4]
  41169c:	b	411658 <clear@@Base+0xdb18>
  4116a0:	ldur	w8, [x29, #-4]
  4116a4:	adrp	x9, 440000 <PC+0x4798>
  4116a8:	add	x9, x9, #0x1b8
  4116ac:	ldr	w10, [x9]
  4116b0:	cmp	w8, w10
  4116b4:	cset	w8, lt  // lt = tstop
  4116b8:	and	w0, w8, #0x1
  4116bc:	ldp	x29, x30, [sp, #16]
  4116c0:	add	sp, sp, #0x20
  4116c4:	ret
  4116c8:	sub	sp, sp, #0x30
  4116cc:	stp	x29, x30, [sp, #32]
  4116d0:	add	x29, sp, #0x20
  4116d4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4116d8:	add	x8, x8, #0x878
  4116dc:	stur	x0, [x29, #-8]
  4116e0:	ldur	x9, [x29, #-8]
  4116e4:	str	x8, [sp, #8]
  4116e8:	cbnz	x9, 4116f0 <clear@@Base+0xdbb0>
  4116ec:	b	411744 <clear@@Base+0xdc04>
  4116f0:	ldur	x0, [x29, #-8]
  4116f4:	bl	4174c0 <clear@@Base+0x13980>
  4116f8:	ldur	x8, [x29, #-8]
  4116fc:	ldr	x9, [sp, #8]
  411700:	ldr	x10, [x9]
  411704:	cmp	x8, x10
  411708:	b.ne	411720 <clear@@Base+0xdbe0>  // b.any
  41170c:	ldr	x8, [sp, #8]
  411710:	ldr	x0, [x8]
  411714:	bl	411750 <clear@@Base+0xdc10>
  411718:	ldr	x8, [sp, #8]
  41171c:	str	x0, [x8]
  411720:	ldur	x8, [x29, #-8]
  411724:	str	x8, [sp, #16]
  411728:	ldr	x0, [sp, #16]
  41172c:	bl	4117b0 <clear@@Base+0xdc70>
  411730:	ldr	x8, [sp, #16]
  411734:	ldr	x0, [x8, #16]
  411738:	bl	401ac0 <free@plt>
  41173c:	ldr	x0, [sp, #16]
  411740:	bl	401ac0 <free@plt>
  411744:	ldp	x29, x30, [sp, #32]
  411748:	add	sp, sp, #0x30
  41174c:	ret
  411750:	sub	sp, sp, #0x30
  411754:	stp	x29, x30, [sp, #32]
  411758:	add	x29, sp, #0x20
  41175c:	str	x0, [sp, #16]
  411760:	ldr	x0, [sp, #16]
  411764:	bl	41188c <clear@@Base+0xdd4c>
  411768:	str	x0, [sp, #8]
  41176c:	cbz	x0, 41177c <clear@@Base+0xdc3c>
  411770:	ldr	x8, [sp, #8]
  411774:	stur	x8, [x29, #-8]
  411778:	b	4117a0 <clear@@Base+0xdc60>
  41177c:	ldr	x0, [sp, #16]
  411780:	bl	411820 <clear@@Base+0xdce0>
  411784:	str	x0, [sp, #8]
  411788:	cbz	x0, 411798 <clear@@Base+0xdc58>
  41178c:	ldr	x8, [sp, #8]
  411790:	stur	x8, [x29, #-8]
  411794:	b	4117a0 <clear@@Base+0xdc60>
  411798:	mov	x8, xzr
  41179c:	stur	x8, [x29, #-8]
  4117a0:	ldur	x0, [x29, #-8]
  4117a4:	ldp	x29, x30, [sp, #32]
  4117a8:	add	sp, sp, #0x30
  4117ac:	ret
  4117b0:	sub	sp, sp, #0x20
  4117b4:	stp	x29, x30, [sp, #16]
  4117b8:	add	x29, sp, #0x10
  4117bc:	mov	w1, #0xffffffff            	// #-1
  4117c0:	adrp	x8, 43c000 <PC+0x798>
  4117c4:	add	x8, x8, #0x864
  4117c8:	str	x0, [sp, #8]
  4117cc:	ldr	x9, [sp, #8]
  4117d0:	ldr	x9, [x9, #8]
  4117d4:	ldr	x10, [sp, #8]
  4117d8:	ldr	x10, [x10]
  4117dc:	str	x9, [x10, #8]
  4117e0:	ldr	x9, [sp, #8]
  4117e4:	ldr	x9, [x9]
  4117e8:	ldr	x10, [sp, #8]
  4117ec:	ldr	x10, [x10, #8]
  4117f0:	str	x9, [x10]
  4117f4:	ldr	x9, [sp, #8]
  4117f8:	ldr	x0, [x9]
  4117fc:	str	x8, [sp]
  411800:	bl	411cb4 <clear@@Base+0xe174>
  411804:	ldr	x8, [sp]
  411808:	ldr	w11, [x8]
  41180c:	subs	w11, w11, #0x1
  411810:	str	w11, [x8]
  411814:	ldp	x29, x30, [sp, #16]
  411818:	add	sp, sp, #0x20
  41181c:	ret
  411820:	sub	sp, sp, #0x20
  411824:	str	x0, [sp, #16]
  411828:	ldr	x8, [sp, #16]
  41182c:	cbnz	x8, 411840 <clear@@Base+0xdd00>
  411830:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  411834:	add	x8, x8, #0x828
  411838:	str	x8, [sp]
  41183c:	b	411848 <clear@@Base+0xdd08>
  411840:	ldr	x8, [sp, #16]
  411844:	str	x8, [sp]
  411848:	ldr	x8, [sp]
  41184c:	str	x8, [sp, #8]
  411850:	ldr	x8, [sp, #8]
  411854:	ldr	x8, [x8]
  411858:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  41185c:	add	x9, x9, #0x828
  411860:	cmp	x8, x9
  411864:	b.ne	411874 <clear@@Base+0xdd34>  // b.any
  411868:	mov	x8, xzr
  41186c:	str	x8, [sp, #24]
  411870:	b	411880 <clear@@Base+0xdd40>
  411874:	ldr	x8, [sp, #8]
  411878:	ldr	x8, [x8]
  41187c:	str	x8, [sp, #24]
  411880:	ldr	x0, [sp, #24]
  411884:	add	sp, sp, #0x20
  411888:	ret
  41188c:	sub	sp, sp, #0x20
  411890:	str	x0, [sp, #16]
  411894:	ldr	x8, [sp, #16]
  411898:	cbnz	x8, 4118ac <clear@@Base+0xdd6c>
  41189c:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  4118a0:	add	x8, x8, #0x828
  4118a4:	str	x8, [sp]
  4118a8:	b	4118b4 <clear@@Base+0xdd74>
  4118ac:	ldr	x8, [sp, #16]
  4118b0:	str	x8, [sp]
  4118b4:	ldr	x8, [sp]
  4118b8:	str	x8, [sp, #8]
  4118bc:	ldr	x8, [sp, #8]
  4118c0:	ldr	x8, [x8, #8]
  4118c4:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  4118c8:	add	x9, x9, #0x828
  4118cc:	cmp	x8, x9
  4118d0:	b.ne	4118e0 <clear@@Base+0xdda0>  // b.any
  4118d4:	mov	x8, xzr
  4118d8:	str	x8, [sp, #24]
  4118dc:	b	4118ec <clear@@Base+0xddac>
  4118e0:	ldr	x8, [sp, #8]
  4118e4:	ldr	x8, [x8, #8]
  4118e8:	str	x8, [sp, #24]
  4118ec:	ldr	x0, [sp, #24]
  4118f0:	add	sp, sp, #0x20
  4118f4:	ret
  4118f8:	adrp	x8, 43c000 <PC+0x798>
  4118fc:	add	x8, x8, #0x864
  411900:	ldr	w0, [x8]
  411904:	ret
  411908:	sub	sp, sp, #0x30
  41190c:	stp	x29, x30, [sp, #32]
  411910:	add	x29, sp, #0x20
  411914:	stur	x0, [x29, #-8]
  411918:	str	x1, [sp, #16]
  41191c:	ldur	x0, [x29, #-8]
  411920:	bl	41194c <clear@@Base+0xde0c>
  411924:	str	x0, [sp, #8]
  411928:	cbnz	x0, 41193c <clear@@Base+0xddfc>
  41192c:	ldur	x0, [x29, #-8]
  411930:	ldr	x1, [sp, #16]
  411934:	bl	411a34 <clear@@Base+0xdef4>
  411938:	str	x0, [sp, #8]
  41193c:	ldr	x0, [sp, #8]
  411940:	ldp	x29, x30, [sp, #32]
  411944:	add	sp, sp, #0x30
  411948:	ret
  41194c:	sub	sp, sp, #0x40
  411950:	stp	x29, x30, [sp, #48]
  411954:	add	x29, sp, #0x30
  411958:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  41195c:	add	x8, x8, #0x828
  411960:	stur	x0, [x29, #-8]
  411964:	ldur	x0, [x29, #-8]
  411968:	str	x8, [sp, #16]
  41196c:	bl	410564 <clear@@Base+0xca24>
  411970:	str	x0, [sp, #24]
  411974:	ldr	x8, [sp, #16]
  411978:	ldr	x9, [x8]
  41197c:	stur	x9, [x29, #-16]
  411980:	ldur	x8, [x29, #-16]
  411984:	ldr	x9, [sp, #16]
  411988:	cmp	x8, x9
  41198c:	b.eq	411a04 <clear@@Base+0xdec4>  // b.none
  411990:	ldur	x0, [x29, #-8]
  411994:	ldur	x8, [x29, #-16]
  411998:	ldr	x1, [x8, #16]
  41199c:	bl	401aa0 <strcmp@plt>
  4119a0:	cbz	w0, 4119b8 <clear@@Base+0xde78>
  4119a4:	ldr	x0, [sp, #24]
  4119a8:	ldur	x8, [x29, #-16]
  4119ac:	ldr	x1, [x8, #16]
  4119b0:	bl	401aa0 <strcmp@plt>
  4119b4:	cbnz	w0, 4119f4 <clear@@Base+0xdeb4>
  4119b8:	ldur	x0, [x29, #-8]
  4119bc:	bl	4017e0 <strlen@plt>
  4119c0:	ldur	x8, [x29, #-16]
  4119c4:	ldr	x8, [x8, #16]
  4119c8:	str	x0, [sp, #8]
  4119cc:	mov	x0, x8
  4119d0:	bl	4017e0 <strlen@plt>
  4119d4:	ldr	x8, [sp, #8]
  4119d8:	cmp	x8, x0
  4119dc:	b.cs	4119f0 <clear@@Base+0xdeb0>  // b.hs, b.nlast
  4119e0:	ldur	x8, [x29, #-16]
  4119e4:	ldr	x0, [x8, #16]
  4119e8:	ldur	x1, [x29, #-8]
  4119ec:	bl	401af0 <strcpy@plt>
  4119f0:	b	411a04 <clear@@Base+0xdec4>
  4119f4:	ldur	x8, [x29, #-16]
  4119f8:	ldr	x8, [x8]
  4119fc:	stur	x8, [x29, #-16]
  411a00:	b	411980 <clear@@Base+0xde40>
  411a04:	ldr	x0, [sp, #24]
  411a08:	bl	401ac0 <free@plt>
  411a0c:	ldur	x8, [x29, #-16]
  411a10:	ldr	x9, [sp, #16]
  411a14:	cmp	x8, x9
  411a18:	b.ne	411a24 <clear@@Base+0xdee4>  // b.any
  411a1c:	mov	x8, xzr
  411a20:	stur	x8, [x29, #-16]
  411a24:	ldur	x0, [x29, #-16]
  411a28:	ldp	x29, x30, [sp, #48]
  411a2c:	add	sp, sp, #0x40
  411a30:	ret
  411a34:	sub	sp, sp, #0x40
  411a38:	stp	x29, x30, [sp, #48]
  411a3c:	add	x29, sp, #0x30
  411a40:	mov	w8, #0x1                   	// #1
  411a44:	mov	w9, #0x50                  	// #80
  411a48:	mov	x10, #0xffffffffffffffff    	// #-1
  411a4c:	mov	w11, #0x0                   	// #0
  411a50:	mov	x12, xzr
  411a54:	stur	x0, [x29, #-8]
  411a58:	stur	x1, [x29, #-16]
  411a5c:	mov	w0, w8
  411a60:	mov	w1, w9
  411a64:	str	x10, [sp, #16]
  411a68:	str	w11, [sp, #12]
  411a6c:	str	x12, [sp]
  411a70:	bl	40235c <setlocale@plt+0x6fc>
  411a74:	str	x0, [sp, #24]
  411a78:	ldur	x0, [x29, #-8]
  411a7c:	bl	402260 <setlocale@plt+0x600>
  411a80:	ldr	x10, [sp, #24]
  411a84:	str	x0, [x10, #16]
  411a88:	ldr	x10, [sp, #24]
  411a8c:	ldr	x12, [sp, #16]
  411a90:	str	x12, [x10, #48]
  411a94:	ldr	x10, [sp, #24]
  411a98:	ldr	w8, [sp, #12]
  411a9c:	strb	w8, [x10, #40]
  411aa0:	ldr	x10, [sp, #24]
  411aa4:	str	wzr, [x10, #36]
  411aa8:	ldr	x10, [sp, #24]
  411aac:	ldr	x13, [sp]
  411ab0:	str	x13, [x10, #24]
  411ab4:	ldr	x0, [sp, #24]
  411ab8:	ldur	x1, [x29, #-16]
  411abc:	bl	411d00 <clear@@Base+0xe1c0>
  411ac0:	ldr	x0, [sp, #24]
  411ac4:	bl	417538 <clear@@Base+0x139f8>
  411ac8:	ldr	x0, [sp, #24]
  411acc:	ldp	x29, x30, [sp, #48]
  411ad0:	add	sp, sp, #0x40
  411ad4:	ret
  411ad8:	sub	sp, sp, #0x10
  411adc:	str	x0, [sp]
  411ae0:	ldr	x8, [sp]
  411ae4:	cbnz	x8, 411af4 <clear@@Base+0xdfb4>
  411ae8:	mov	x8, xzr
  411aec:	str	x8, [sp, #8]
  411af0:	b	411b00 <clear@@Base+0xdfc0>
  411af4:	ldr	x8, [sp]
  411af8:	ldr	x8, [x8, #16]
  411afc:	str	x8, [sp, #8]
  411b00:	ldr	x0, [sp, #8]
  411b04:	add	sp, sp, #0x10
  411b08:	ret
  411b0c:	sub	sp, sp, #0x10
  411b10:	str	x0, [sp, #8]
  411b14:	ldr	x8, [sp, #8]
  411b18:	ldr	w0, [x8, #32]
  411b1c:	add	sp, sp, #0x10
  411b20:	ret
  411b24:	sub	sp, sp, #0x10
  411b28:	str	x0, [sp, #8]
  411b2c:	str	x1, [sp]
  411b30:	ldr	x8, [sp, #8]
  411b34:	ldr	x9, [sp]
  411b38:	ldr	q0, [x9]
  411b3c:	str	q0, [x8, #48]
  411b40:	add	sp, sp, #0x10
  411b44:	ret
  411b48:	sub	sp, sp, #0x10
  411b4c:	str	x0, [sp, #8]
  411b50:	str	x1, [sp]
  411b54:	ldr	x8, [sp]
  411b58:	ldr	x9, [sp, #8]
  411b5c:	ldr	q0, [x9, #48]
  411b60:	str	q0, [x8]
  411b64:	add	sp, sp, #0x10
  411b68:	ret
  411b6c:	sub	sp, sp, #0x10
  411b70:	mov	w8, #0x1                   	// #1
  411b74:	str	x0, [sp, #8]
  411b78:	ldr	x9, [sp, #8]
  411b7c:	strb	w8, [x9, #40]
  411b80:	add	sp, sp, #0x10
  411b84:	ret
  411b88:	sub	sp, sp, #0x10
  411b8c:	str	x0, [sp, #8]
  411b90:	ldr	x8, [sp, #8]
  411b94:	ldrb	w0, [x8, #40]
  411b98:	add	sp, sp, #0x10
  411b9c:	ret
  411ba0:	sub	sp, sp, #0x10
  411ba4:	str	x0, [sp, #8]
  411ba8:	str	w1, [sp, #4]
  411bac:	ldr	w8, [sp, #4]
  411bb0:	ldr	x9, [sp, #8]
  411bb4:	ldr	w10, [x9, #36]
  411bb8:	add	w8, w10, w8
  411bbc:	str	w8, [x9, #36]
  411bc0:	add	sp, sp, #0x10
  411bc4:	ret
  411bc8:	sub	sp, sp, #0x10
  411bcc:	str	x0, [sp, #8]
  411bd0:	ldr	x8, [sp, #8]
  411bd4:	ldr	w0, [x8, #36]
  411bd8:	add	sp, sp, #0x10
  411bdc:	ret
  411be0:	sub	sp, sp, #0x10
  411be4:	str	x0, [sp, #8]
  411be8:	ldr	x8, [sp, #8]
  411bec:	ldr	x0, [x8, #24]
  411bf0:	add	sp, sp, #0x10
  411bf4:	ret
  411bf8:	sub	sp, sp, #0x10
  411bfc:	str	x0, [sp, #8]
  411c00:	str	x1, [sp]
  411c04:	ldr	x8, [sp]
  411c08:	ldr	x9, [sp, #8]
  411c0c:	str	x8, [x9, #24]
  411c10:	add	sp, sp, #0x10
  411c14:	ret
  411c18:	sub	sp, sp, #0x10
  411c1c:	str	x0, [sp, #8]
  411c20:	str	x1, [sp]
  411c24:	ldr	x8, [sp]
  411c28:	ldr	x9, [sp, #8]
  411c2c:	str	x8, [x9, #64]
  411c30:	add	sp, sp, #0x10
  411c34:	ret
  411c38:	sub	sp, sp, #0x10
  411c3c:	str	x0, [sp, #8]
  411c40:	ldr	x8, [sp, #8]
  411c44:	ldr	x0, [x8, #64]
  411c48:	add	sp, sp, #0x10
  411c4c:	ret
  411c50:	sub	sp, sp, #0x30
  411c54:	stp	x29, x30, [sp, #32]
  411c58:	add	x29, sp, #0x20
  411c5c:	stur	x0, [x29, #-8]
  411c60:	str	x1, [sp, #16]
  411c64:	ldur	x8, [x29, #-8]
  411c68:	str	x8, [sp, #8]
  411c6c:	ldr	x8, [sp, #8]
  411c70:	ldr	x8, [x8, #72]
  411c74:	cbz	x8, 411c84 <clear@@Base+0xe144>
  411c78:	ldr	x8, [sp, #8]
  411c7c:	ldr	x0, [x8, #72]
  411c80:	bl	401ac0 <free@plt>
  411c84:	ldr	x8, [sp, #16]
  411c88:	ldr	x9, [sp, #8]
  411c8c:	str	x8, [x9, #72]
  411c90:	ldp	x29, x30, [sp, #32]
  411c94:	add	sp, sp, #0x30
  411c98:	ret
  411c9c:	sub	sp, sp, #0x10
  411ca0:	str	x0, [sp, #8]
  411ca4:	ldr	x8, [sp, #8]
  411ca8:	ldr	x0, [x8, #72]
  411cac:	add	sp, sp, #0x10
  411cb0:	ret
  411cb4:	sub	sp, sp, #0x10
  411cb8:	str	x0, [sp, #8]
  411cbc:	str	w1, [sp, #4]
  411cc0:	ldr	x8, [sp, #8]
  411cc4:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  411cc8:	add	x9, x9, #0x828
  411ccc:	cmp	x8, x9
  411cd0:	b.eq	411cf8 <clear@@Base+0xe1b8>  // b.none
  411cd4:	ldr	w8, [sp, #4]
  411cd8:	ldr	x9, [sp, #8]
  411cdc:	ldr	w10, [x9, #32]
  411ce0:	add	w8, w10, w8
  411ce4:	str	w8, [x9, #32]
  411ce8:	ldr	x8, [sp, #8]
  411cec:	ldr	x8, [x8]
  411cf0:	str	x8, [sp, #8]
  411cf4:	b	411cc0 <clear@@Base+0xe180>
  411cf8:	add	sp, sp, #0x10
  411cfc:	ret
  411d00:	sub	sp, sp, #0x20
  411d04:	stp	x29, x30, [sp, #16]
  411d08:	add	x29, sp, #0x10
  411d0c:	str	x0, [sp, #8]
  411d10:	str	x1, [sp]
  411d14:	ldr	x8, [sp]
  411d18:	cbnz	x8, 411d28 <clear@@Base+0xe1e8>
  411d1c:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  411d20:	add	x8, x8, #0x828
  411d24:	str	x8, [sp]
  411d28:	ldr	x8, [sp]
  411d2c:	ldr	x8, [x8]
  411d30:	ldr	x9, [sp, #8]
  411d34:	str	x8, [x9]
  411d38:	ldr	x8, [sp]
  411d3c:	ldr	x9, [sp, #8]
  411d40:	str	x8, [x9, #8]
  411d44:	ldr	x8, [sp, #8]
  411d48:	ldr	x9, [sp]
  411d4c:	ldr	x9, [x9]
  411d50:	str	x8, [x9, #8]
  411d54:	ldr	x8, [sp, #8]
  411d58:	ldr	x9, [sp]
  411d5c:	str	x8, [x9]
  411d60:	ldr	x8, [sp]
  411d64:	ldr	w10, [x8, #32]
  411d68:	mov	w1, #0x1                   	// #1
  411d6c:	add	w10, w10, #0x1
  411d70:	ldr	x8, [sp, #8]
  411d74:	str	w10, [x8, #32]
  411d78:	ldr	x8, [sp, #8]
  411d7c:	ldr	x0, [x8]
  411d80:	bl	411cb4 <clear@@Base+0xe174>
  411d84:	adrp	x8, 43c000 <PC+0x798>
  411d88:	add	x8, x8, #0x864
  411d8c:	ldr	w10, [x8]
  411d90:	add	w10, w10, #0x1
  411d94:	str	w10, [x8]
  411d98:	ldp	x29, x30, [sp, #16]
  411d9c:	add	sp, sp, #0x20
  411da0:	ret
  411da4:	sub	sp, sp, #0x70
  411da8:	stp	x29, x30, [sp, #96]
  411dac:	add	x29, sp, #0x60
  411db0:	adrp	x8, 440000 <PC+0x4798>
  411db4:	add	x8, x8, #0x2f0
  411db8:	stur	x0, [x29, #-16]
  411dbc:	str	x8, [sp, #32]
  411dc0:	ldur	x8, [x29, #-16]
  411dc4:	mov	x9, #0xffffffffffffffff    	// #-1
  411dc8:	cmp	x8, x9
  411dcc:	b.ne	411de0 <clear@@Base+0xe2a0>  // b.any
  411dd0:	bl	4149f4 <clear@@Base+0x10eb4>
  411dd4:	mov	x8, #0xffffffffffffffff    	// #-1
  411dd8:	stur	x8, [x29, #-8]
  411ddc:	b	4122a4 <clear@@Base+0xe764>
  411de0:	adrp	x8, 440000 <PC+0x4798>
  411de4:	add	x8, x8, #0x2b4
  411de8:	ldr	w9, [x8]
  411dec:	cmp	w9, #0x2
  411df0:	b.eq	411e0c <clear@@Base+0xe2cc>  // b.none
  411df4:	bl	41e640 <error@@Base+0x3bbc>
  411df8:	cbnz	w0, 411e0c <clear@@Base+0xe2cc>
  411dfc:	adrp	x8, 440000 <PC+0x4798>
  411e00:	add	x8, x8, #0x248
  411e04:	ldr	w9, [x8]
  411e08:	cbz	w9, 411e58 <clear@@Base+0xe318>
  411e0c:	ldur	x0, [x29, #-16]
  411e10:	ldur	x8, [x29, #-16]
  411e14:	adrp	x9, 43c000 <PC+0x798>
  411e18:	add	x9, x9, #0x868
  411e1c:	ldr	w10, [x9]
  411e20:	mov	w11, #0x3                   	// #3
  411e24:	mul	w10, w11, w10
  411e28:	add	x1, x8, w10, sxtw
  411e2c:	adrp	x8, 440000 <PC+0x4798>
  411e30:	add	x8, x8, #0x1f4
  411e34:	ldr	w10, [x8]
  411e38:	mov	w11, #0xffffffff            	// #-1
  411e3c:	mov	w12, #0x1                   	// #1
  411e40:	cmp	w10, #0x0
  411e44:	csel	w2, w12, w11, ne  // ne = any
  411e48:	bl	41e1e0 <error@@Base+0x375c>
  411e4c:	ldur	x0, [x29, #-16]
  411e50:	bl	41d2fc <error@@Base+0x2878>
  411e54:	stur	x0, [x29, #-16]
  411e58:	ldur	x0, [x29, #-16]
  411e5c:	bl	405278 <clear@@Base+0x1738>
  411e60:	cbz	w0, 411e74 <clear@@Base+0xe334>
  411e64:	bl	4149f4 <clear@@Base+0x10eb4>
  411e68:	mov	x8, #0xffffffffffffffff    	// #-1
  411e6c:	stur	x8, [x29, #-8]
  411e70:	b	4122a4 <clear@@Base+0xe764>
  411e74:	ldur	x8, [x29, #-16]
  411e78:	stur	x8, [x29, #-24]
  411e7c:	ldr	x8, [sp, #32]
  411e80:	ldr	w9, [x8]
  411e84:	and	w9, w9, #0x3
  411e88:	cbz	w9, 411e9c <clear@@Base+0xe35c>
  411e8c:	bl	4149f4 <clear@@Base+0x10eb4>
  411e90:	mov	x8, #0xffffffffffffffff    	// #-1
  411e94:	stur	x8, [x29, #-8]
  411e98:	b	4122a4 <clear@@Base+0xe764>
  411e9c:	bl	405784 <clear@@Base+0x1c44>
  411ea0:	stur	w0, [x29, #-36]
  411ea4:	ldur	w8, [x29, #-36]
  411ea8:	mov	w9, #0xffffffff            	// #-1
  411eac:	cmp	w8, w9
  411eb0:	b.ne	411eb8 <clear@@Base+0xe378>  // b.any
  411eb4:	b	411edc <clear@@Base+0xe39c>
  411eb8:	ldur	w8, [x29, #-36]
  411ebc:	cmp	w8, #0xa
  411ec0:	b.ne	411ecc <clear@@Base+0xe38c>  // b.any
  411ec4:	bl	405084 <clear@@Base+0x1544>
  411ec8:	b	411edc <clear@@Base+0xe39c>
  411ecc:	ldur	x8, [x29, #-24]
  411ed0:	subs	x8, x8, #0x1
  411ed4:	stur	x8, [x29, #-24]
  411ed8:	b	411e7c <clear@@Base+0xe33c>
  411edc:	bl	413034 <clear@@Base+0xf4f4>
  411ee0:	ldur	x0, [x29, #-24]
  411ee4:	bl	4130e8 <clear@@Base+0xf5a8>
  411ee8:	ldur	x0, [x29, #-24]
  411eec:	bl	405278 <clear@@Base+0x1738>
  411ef0:	ldur	x8, [x29, #-24]
  411ef4:	stur	x8, [x29, #-32]
  411ef8:	ldur	x8, [x29, #-32]
  411efc:	ldur	x9, [x29, #-16]
  411f00:	cmp	x8, x9
  411f04:	b.ge	411f98 <clear@@Base+0xe458>  // b.tcont
  411f08:	ldr	x8, [sp, #32]
  411f0c:	ldr	w9, [x8]
  411f10:	and	w9, w9, #0x3
  411f14:	cbz	w9, 411f28 <clear@@Base+0xe3e8>
  411f18:	bl	4149f4 <clear@@Base+0x10eb4>
  411f1c:	mov	x8, #0xffffffffffffffff    	// #-1
  411f20:	stur	x8, [x29, #-8]
  411f24:	b	4122a4 <clear@@Base+0xe764>
  411f28:	bl	405084 <clear@@Base+0x1544>
  411f2c:	stur	w0, [x29, #-36]
  411f30:	ldur	w8, [x29, #-36]
  411f34:	ldur	x1, [x29, #-32]
  411f38:	mov	w0, w8
  411f3c:	bl	413b84 <clear@@Base+0x10044>
  411f40:	str	w0, [sp, #44]
  411f44:	ldur	x9, [x29, #-32]
  411f48:	add	x9, x9, #0x1
  411f4c:	stur	x9, [x29, #-32]
  411f50:	ldr	w8, [sp, #44]
  411f54:	cmp	w8, #0x0
  411f58:	cset	w8, le
  411f5c:	tbnz	w8, #0, 411f94 <clear@@Base+0xe454>
  411f60:	bl	41338c <clear@@Base+0xf84c>
  411f64:	ldrsw	x8, [sp, #44]
  411f68:	ldur	x9, [x29, #-32]
  411f6c:	subs	x8, x9, x8
  411f70:	stur	x8, [x29, #-32]
  411f74:	ldr	w8, [sp, #44]
  411f78:	subs	w8, w8, #0x1
  411f7c:	str	w8, [sp, #44]
  411f80:	cmp	w8, #0x0
  411f84:	cset	w8, lt  // lt = tstop
  411f88:	tbnz	w8, #0, 411f94 <clear@@Base+0xe454>
  411f8c:	bl	405784 <clear@@Base+0x1c44>
  411f90:	b	411f74 <clear@@Base+0xe434>
  411f94:	b	411ef8 <clear@@Base+0xe3b8>
  411f98:	bl	414574 <clear@@Base+0x10a34>
  411f9c:	bl	41338c <clear@@Base+0xf84c>
  411fa0:	bl	405084 <clear@@Base+0x1544>
  411fa4:	stur	w0, [x29, #-36]
  411fa8:	ldur	w8, [x29, #-36]
  411fac:	mov	w9, #0xffffffff            	// #-1
  411fb0:	cmp	w8, w9
  411fb4:	b.ne	411fc8 <clear@@Base+0xe488>  // b.any
  411fb8:	bl	4149f4 <clear@@Base+0x10eb4>
  411fbc:	mov	x8, #0xffffffffffffffff    	// #-1
  411fc0:	stur	x8, [x29, #-8]
  411fc4:	b	4122a4 <clear@@Base+0xe764>
  411fc8:	ldur	w8, [x29, #-36]
  411fcc:	mov	w9, #0x1                   	// #1
  411fd0:	cmp	w8, #0xa
  411fd4:	str	w9, [sp, #28]
  411fd8:	b.eq	411fec <clear@@Base+0xe4ac>  // b.none
  411fdc:	ldur	w8, [x29, #-36]
  411fe0:	cmp	w8, #0xd
  411fe4:	cset	w8, eq  // eq = none
  411fe8:	str	w8, [sp, #28]
  411fec:	ldr	w8, [sp, #28]
  411ff0:	and	w8, w8, #0x1
  411ff4:	stur	w8, [x29, #-40]
  411ff8:	str	wzr, [sp, #48]
  411ffc:	ldr	x8, [sp, #32]
  412000:	ldr	w9, [x8]
  412004:	and	w9, w9, #0x3
  412008:	cbz	w9, 41201c <clear@@Base+0xe4dc>
  41200c:	bl	4149f4 <clear@@Base+0x10eb4>
  412010:	mov	x8, #0xffffffffffffffff    	// #-1
  412014:	stur	x8, [x29, #-8]
  412018:	b	4122a4 <clear@@Base+0xe764>
  41201c:	ldur	w8, [x29, #-36]
  412020:	cmp	w8, #0xa
  412024:	b.eq	412038 <clear@@Base+0xe4f8>  // b.none
  412028:	ldur	w8, [x29, #-36]
  41202c:	mov	w9, #0xffffffff            	// #-1
  412030:	cmp	w8, w9
  412034:	b.ne	4120a0 <clear@@Base+0xe560>  // b.any
  412038:	bl	414574 <clear@@Base+0x10a34>
  41203c:	str	w0, [sp, #44]
  412040:	bl	404ed0 <clear@@Base+0x1390>
  412044:	stur	x0, [x29, #-32]
  412048:	ldr	w8, [sp, #44]
  41204c:	cmp	w8, #0x0
  412050:	cset	w8, le
  412054:	tbnz	w8, #0, 412094 <clear@@Base+0xe554>
  412058:	adrp	x8, 440000 <PC+0x4798>
  41205c:	add	x8, x8, #0x258
  412060:	ldr	w9, [x8]
  412064:	cbnz	w9, 412094 <clear@@Base+0xe554>
  412068:	adrp	x8, 440000 <PC+0x4798>
  41206c:	add	x8, x8, #0x220
  412070:	ldr	w9, [x8]
  412074:	cbnz	w9, 412094 <clear@@Base+0xe554>
  412078:	ldr	w8, [sp, #44]
  41207c:	add	w8, w8, #0x1
  412080:	ldur	x9, [x29, #-32]
  412084:	subs	x9, x9, w8, sxtw
  412088:	stur	x9, [x29, #-32]
  41208c:	stur	wzr, [x29, #-44]
  412090:	b	41209c <clear@@Base+0xe55c>
  412094:	mov	w8, #0x1                   	// #1
  412098:	stur	w8, [x29, #-44]
  41209c:	b	4121a8 <clear@@Base+0xe668>
  4120a0:	ldur	w8, [x29, #-36]
  4120a4:	cmp	w8, #0xd
  4120a8:	b.eq	4120b0 <clear@@Base+0xe570>  // b.none
  4120ac:	stur	wzr, [x29, #-40]
  4120b0:	ldur	w8, [x29, #-36]
  4120b4:	str	w8, [sp, #24]
  4120b8:	bl	404ed0 <clear@@Base+0x1390>
  4120bc:	subs	x1, x0, #0x1
  4120c0:	ldr	w8, [sp, #24]
  4120c4:	mov	w0, w8
  4120c8:	bl	413b84 <clear@@Base+0x10044>
  4120cc:	str	w0, [sp, #44]
  4120d0:	ldr	w8, [sp, #44]
  4120d4:	cmp	w8, #0x0
  4120d8:	cset	w8, le
  4120dc:	tbnz	w8, #0, 41219c <clear@@Base+0xe65c>
  4120e0:	adrp	x8, 440000 <PC+0x4798>
  4120e4:	add	x8, x8, #0x258
  4120e8:	ldr	w9, [x8]
  4120ec:	cbnz	w9, 412108 <clear@@Base+0xe5c8>
  4120f0:	adrp	x8, 440000 <PC+0x4798>
  4120f4:	add	x8, x8, #0x220
  4120f8:	ldr	w9, [x8]
  4120fc:	cmp	w9, #0x0
  412100:	cset	w9, le
  412104:	tbnz	w9, #0, 412184 <clear@@Base+0xe644>
  412108:	ldr	x8, [sp, #32]
  41210c:	ldr	w9, [x8]
  412110:	and	w9, w9, #0x3
  412114:	cbz	w9, 412128 <clear@@Base+0xe5e8>
  412118:	bl	4149f4 <clear@@Base+0x10eb4>
  41211c:	mov	x8, #0xffffffffffffffff    	// #-1
  412120:	stur	x8, [x29, #-8]
  412124:	b	4122a4 <clear@@Base+0xe764>
  412128:	bl	405084 <clear@@Base+0x1544>
  41212c:	stur	w0, [x29, #-36]
  412130:	ldur	w8, [x29, #-36]
  412134:	mov	w9, #0x0                   	// #0
  412138:	cmp	w8, #0xa
  41213c:	str	w9, [sp, #20]
  412140:	b.eq	412158 <clear@@Base+0xe618>  // b.none
  412144:	ldur	w8, [x29, #-36]
  412148:	mov	w9, #0xffffffff            	// #-1
  41214c:	cmp	w8, w9
  412150:	cset	w8, ne  // ne = any
  412154:	str	w8, [sp, #20]
  412158:	ldr	w8, [sp, #20]
  41215c:	tbnz	w8, #0, 412108 <clear@@Base+0xe5c8>
  412160:	bl	404ed0 <clear@@Base+0x1390>
  412164:	stur	x0, [x29, #-32]
  412168:	mov	w8, #0x1                   	// #1
  41216c:	stur	w8, [x29, #-44]
  412170:	adrp	x9, 440000 <PC+0x4798>
  412174:	add	x9, x9, #0x24c
  412178:	str	wzr, [x9]
  41217c:	str	w8, [sp, #48]
  412180:	b	412198 <clear@@Base+0xe658>
  412184:	bl	404ed0 <clear@@Base+0x1390>
  412188:	ldrsw	x8, [sp, #44]
  41218c:	subs	x8, x0, x8
  412190:	stur	x8, [x29, #-32]
  412194:	stur	wzr, [x29, #-44]
  412198:	b	4121a8 <clear@@Base+0xe668>
  41219c:	bl	405084 <clear@@Base+0x1544>
  4121a0:	stur	w0, [x29, #-36]
  4121a4:	b	411ffc <clear@@Base+0xe4bc>
  4121a8:	ldur	w0, [x29, #-44]
  4121ac:	ldr	w1, [sp, #48]
  4121b0:	mov	w2, #0x1                   	// #1
  4121b4:	bl	4145cc <clear@@Base+0x10a8c>
  4121b8:	ldur	x0, [x29, #-24]
  4121bc:	bl	41d280 <error@@Base+0x27fc>
  4121c0:	cbz	w0, 4121d0 <clear@@Base+0xe690>
  4121c4:	ldur	x8, [x29, #-32]
  4121c8:	stur	x8, [x29, #-16]
  4121cc:	b	411dc0 <clear@@Base+0xe280>
  4121d0:	adrp	x8, 440000 <PC+0x4798>
  4121d4:	add	x8, x8, #0x248
  4121d8:	ldr	w9, [x8]
  4121dc:	cbz	w9, 412210 <clear@@Base+0xe6d0>
  4121e0:	ldur	x0, [x29, #-24]
  4121e4:	str	x0, [sp, #8]
  4121e8:	bl	404ed0 <clear@@Base+0x1390>
  4121ec:	subs	x1, x0, #0x1
  4121f0:	ldr	x0, [sp, #8]
  4121f4:	mov	w2, #0x1                   	// #1
  4121f8:	mov	x8, xzr
  4121fc:	mov	x3, x8
  412200:	bl	41d45c <error@@Base+0x29d8>
  412204:	cbz	w0, 412210 <clear@@Base+0xe6d0>
  412208:	mov	w0, #0x2a                  	// #42
  41220c:	bl	414904 <clear@@Base+0x10dc4>
  412210:	adrp	x8, 440000 <PC+0x4798>
  412214:	add	x8, x8, #0x224
  412218:	ldr	w9, [x8]
  41221c:	cbz	w9, 41229c <clear@@Base+0xe75c>
  412220:	ldur	w8, [x29, #-40]
  412224:	cbz	w8, 41229c <clear@@Base+0xe75c>
  412228:	bl	405084 <clear@@Base+0x1544>
  41222c:	stur	w0, [x29, #-36]
  412230:	mov	w8, #0x1                   	// #1
  412234:	cmp	w0, #0xa
  412238:	str	w8, [sp, #4]
  41223c:	b.eq	412250 <clear@@Base+0xe710>  // b.none
  412240:	ldur	w8, [x29, #-36]
  412244:	cmp	w8, #0xd
  412248:	cset	w8, eq  // eq = none
  41224c:	str	w8, [sp, #4]
  412250:	ldr	w8, [sp, #4]
  412254:	tbnz	w8, #0, 41225c <clear@@Base+0xe71c>
  412258:	b	412280 <clear@@Base+0xe740>
  41225c:	ldr	x8, [sp, #32]
  412260:	ldr	w9, [x8]
  412264:	and	w9, w9, #0x3
  412268:	cbz	w9, 41227c <clear@@Base+0xe73c>
  41226c:	bl	4149f4 <clear@@Base+0x10eb4>
  412270:	mov	x8, #0xffffffffffffffff    	// #-1
  412274:	stur	x8, [x29, #-8]
  412278:	b	4122a4 <clear@@Base+0xe764>
  41227c:	b	412228 <clear@@Base+0xe6e8>
  412280:	ldur	w8, [x29, #-36]
  412284:	mov	w9, #0xffffffff            	// #-1
  412288:	cmp	w8, w9
  41228c:	b.eq	412294 <clear@@Base+0xe754>  // b.none
  412290:	bl	405784 <clear@@Base+0x1c44>
  412294:	bl	404ed0 <clear@@Base+0x1390>
  412298:	stur	x0, [x29, #-32]
  41229c:	ldur	x8, [x29, #-32]
  4122a0:	stur	x8, [x29, #-8]
  4122a4:	ldur	x0, [x29, #-8]
  4122a8:	ldp	x29, x30, [sp, #96]
  4122ac:	add	sp, sp, #0x70
  4122b0:	ret
  4122b4:	sub	sp, sp, #0x60
  4122b8:	stp	x29, x30, [sp, #80]
  4122bc:	add	x29, sp, #0x50
  4122c0:	adrp	x8, 440000 <PC+0x4798>
  4122c4:	add	x8, x8, #0x2f0
  4122c8:	stur	x0, [x29, #-16]
  4122cc:	str	x8, [sp, #16]
  4122d0:	ldur	x8, [x29, #-16]
  4122d4:	mov	x9, #0xffffffffffffffff    	// #-1
  4122d8:	cmp	x8, x9
  4122dc:	b.eq	4122f0 <clear@@Base+0xe7b0>  // b.none
  4122e0:	ldur	x8, [x29, #-16]
  4122e4:	cmp	x8, #0x0
  4122e8:	cset	w9, gt
  4122ec:	tbnz	w9, #0, 412300 <clear@@Base+0xe7c0>
  4122f0:	bl	4149f4 <clear@@Base+0x10eb4>
  4122f4:	mov	x8, #0xffffffffffffffff    	// #-1
  4122f8:	stur	x8, [x29, #-8]
  4122fc:	b	4126f0 <clear@@Base+0xebb0>
  412300:	adrp	x8, 440000 <PC+0x4798>
  412304:	add	x8, x8, #0x2b4
  412308:	ldr	w9, [x8]
  41230c:	cmp	w9, #0x2
  412310:	b.eq	41232c <clear@@Base+0xe7ec>  // b.none
  412314:	bl	41e640 <error@@Base+0x3bbc>
  412318:	cbnz	w0, 41232c <clear@@Base+0xe7ec>
  41231c:	adrp	x8, 440000 <PC+0x4798>
  412320:	add	x8, x8, #0x248
  412324:	ldr	w9, [x8]
  412328:	cbz	w9, 412394 <clear@@Base+0xe854>
  41232c:	ldur	x8, [x29, #-16]
  412330:	adrp	x9, 43c000 <PC+0x798>
  412334:	add	x9, x9, #0x868
  412338:	ldr	w10, [x9]
  41233c:	mov	w11, #0x3                   	// #3
  412340:	mul	w10, w11, w10
  412344:	mov	w0, w10
  412348:	sxtw	x9, w0
  41234c:	cmp	x8, x9
  412350:	b.ge	412360 <clear@@Base+0xe820>  // b.tcont
  412354:	mov	x8, xzr
  412358:	str	x8, [sp, #8]
  41235c:	b	412380 <clear@@Base+0xe840>
  412360:	ldur	x8, [x29, #-16]
  412364:	adrp	x9, 43c000 <PC+0x798>
  412368:	add	x9, x9, #0x868
  41236c:	ldr	w10, [x9]
  412370:	mov	w11, #0x3                   	// #3
  412374:	mul	w10, w11, w10
  412378:	subs	x8, x8, w10, sxtw
  41237c:	str	x8, [sp, #8]
  412380:	ldr	x8, [sp, #8]
  412384:	ldur	x1, [x29, #-16]
  412388:	mov	x0, x8
  41238c:	mov	w2, #0xffffffff            	// #-1
  412390:	bl	41e1e0 <error@@Base+0x375c>
  412394:	ldur	x8, [x29, #-16]
  412398:	subs	x0, x8, #0x1
  41239c:	bl	405278 <clear@@Base+0x1738>
  4123a0:	cbz	w0, 4123b4 <clear@@Base+0xe874>
  4123a4:	bl	4149f4 <clear@@Base+0x10eb4>
  4123a8:	mov	x8, #0xffffffffffffffff    	// #-1
  4123ac:	stur	x8, [x29, #-8]
  4123b0:	b	4126f0 <clear@@Base+0xebb0>
  4123b4:	adrp	x8, 440000 <PC+0x4798>
  4123b8:	add	x8, x8, #0x224
  4123bc:	ldr	w9, [x8]
  4123c0:	cbz	w9, 41246c <clear@@Base+0xe92c>
  4123c4:	bl	405084 <clear@@Base+0x1544>
  4123c8:	bl	405084 <clear@@Base+0x1544>
  4123cc:	str	w0, [sp, #36]
  4123d0:	bl	405784 <clear@@Base+0x1c44>
  4123d4:	bl	405784 <clear@@Base+0x1c44>
  4123d8:	ldr	w8, [sp, #36]
  4123dc:	cmp	w8, #0xa
  4123e0:	b.eq	4123f0 <clear@@Base+0xe8b0>  // b.none
  4123e4:	ldr	w8, [sp, #36]
  4123e8:	cmp	w8, #0xd
  4123ec:	b.ne	41246c <clear@@Base+0xe92c>  // b.any
  4123f0:	bl	405784 <clear@@Base+0x1c44>
  4123f4:	str	w0, [sp, #36]
  4123f8:	mov	w8, #0x1                   	// #1
  4123fc:	cmp	w0, #0xa
  412400:	str	w8, [sp, #4]
  412404:	b.eq	412418 <clear@@Base+0xe8d8>  // b.none
  412408:	ldr	w8, [sp, #36]
  41240c:	cmp	w8, #0xd
  412410:	cset	w8, eq  // eq = none
  412414:	str	w8, [sp, #4]
  412418:	ldr	w8, [sp, #4]
  41241c:	tbnz	w8, #0, 412424 <clear@@Base+0xe8e4>
  412420:	b	412448 <clear@@Base+0xe908>
  412424:	ldr	x8, [sp, #16]
  412428:	ldr	w9, [x8]
  41242c:	and	w9, w9, #0x3
  412430:	cbz	w9, 412444 <clear@@Base+0xe904>
  412434:	bl	4149f4 <clear@@Base+0x10eb4>
  412438:	mov	x8, #0xffffffffffffffff    	// #-1
  41243c:	stur	x8, [x29, #-8]
  412440:	b	4126f0 <clear@@Base+0xebb0>
  412444:	b	4123f0 <clear@@Base+0xe8b0>
  412448:	ldr	w8, [sp, #36]
  41244c:	mov	w9, #0xffffffff            	// #-1
  412450:	cmp	w8, w9
  412454:	b.ne	412468 <clear@@Base+0xe928>  // b.any
  412458:	bl	4149f4 <clear@@Base+0x10eb4>
  41245c:	mov	x8, #0xffffffffffffffff    	// #-1
  412460:	stur	x8, [x29, #-8]
  412464:	b	4126f0 <clear@@Base+0xebb0>
  412468:	bl	405084 <clear@@Base+0x1544>
  41246c:	ldr	x8, [sp, #16]
  412470:	ldr	w9, [x8]
  412474:	and	w9, w9, #0x3
  412478:	cbz	w9, 41248c <clear@@Base+0xe94c>
  41247c:	bl	4149f4 <clear@@Base+0x10eb4>
  412480:	mov	x8, #0xffffffffffffffff    	// #-1
  412484:	stur	x8, [x29, #-8]
  412488:	b	4126f0 <clear@@Base+0xebb0>
  41248c:	bl	405784 <clear@@Base+0x1c44>
  412490:	str	w0, [sp, #36]
  412494:	ldr	w8, [sp, #36]
  412498:	cmp	w8, #0xa
  41249c:	b.ne	4124b0 <clear@@Base+0xe970>  // b.any
  4124a0:	bl	404ed0 <clear@@Base+0x1390>
  4124a4:	add	x8, x0, #0x1
  4124a8:	str	x8, [sp, #40]
  4124ac:	b	4124d0 <clear@@Base+0xe990>
  4124b0:	ldr	w8, [sp, #36]
  4124b4:	mov	w9, #0xffffffff            	// #-1
  4124b8:	cmp	w8, w9
  4124bc:	b.ne	4124cc <clear@@Base+0xe98c>  // b.any
  4124c0:	bl	404ed0 <clear@@Base+0x1390>
  4124c4:	str	x0, [sp, #40]
  4124c8:	b	4124d0 <clear@@Base+0xe990>
  4124cc:	b	41246c <clear@@Base+0xe92c>
  4124d0:	ldr	x8, [sp, #40]
  4124d4:	stur	x8, [x29, #-24]
  4124d8:	ldur	x0, [x29, #-24]
  4124dc:	bl	405278 <clear@@Base+0x1738>
  4124e0:	cbz	w0, 4124f4 <clear@@Base+0xe9b4>
  4124e4:	bl	4149f4 <clear@@Base+0x10eb4>
  4124e8:	mov	x8, #0xffffffffffffffff    	// #-1
  4124ec:	stur	x8, [x29, #-8]
  4124f0:	b	4126f0 <clear@@Base+0xebb0>
  4124f4:	str	wzr, [sp, #32]
  4124f8:	bl	413034 <clear@@Base+0xf4f4>
  4124fc:	ldur	x0, [x29, #-24]
  412500:	bl	4130e8 <clear@@Base+0xf5a8>
  412504:	ldur	x8, [x29, #-24]
  412508:	stur	x8, [x29, #-32]
  41250c:	ldur	x0, [x29, #-24]
  412510:	bl	405278 <clear@@Base+0x1738>
  412514:	str	wzr, [sp, #28]
  412518:	bl	405084 <clear@@Base+0x1544>
  41251c:	str	w0, [sp, #36]
  412520:	ldr	w8, [sp, #36]
  412524:	mov	w9, #0xffffffff            	// #-1
  412528:	cmp	w8, w9
  41252c:	b.eq	412540 <clear@@Base+0xea00>  // b.none
  412530:	ldr	x8, [sp, #16]
  412534:	ldr	w9, [x8]
  412538:	and	w9, w9, #0x3
  41253c:	cbz	w9, 412550 <clear@@Base+0xea10>
  412540:	bl	4149f4 <clear@@Base+0x10eb4>
  412544:	mov	x8, #0xffffffffffffffff    	// #-1
  412548:	stur	x8, [x29, #-8]
  41254c:	b	4126f0 <clear@@Base+0xebb0>
  412550:	ldur	x8, [x29, #-24]
  412554:	add	x8, x8, #0x1
  412558:	stur	x8, [x29, #-24]
  41255c:	ldr	w9, [sp, #36]
  412560:	cmp	w9, #0xa
  412564:	b.ne	4125bc <clear@@Base+0xea7c>  // b.any
  412568:	bl	414574 <clear@@Base+0x10a34>
  41256c:	str	w0, [sp, #24]
  412570:	ldr	w8, [sp, #24]
  412574:	cmp	w8, #0x0
  412578:	cset	w8, le
  41257c:	tbnz	w8, #0, 4125b0 <clear@@Base+0xea70>
  412580:	adrp	x8, 440000 <PC+0x4798>
  412584:	add	x8, x8, #0x258
  412588:	ldr	w9, [x8]
  41258c:	cbnz	w9, 4125b0 <clear@@Base+0xea70>
  412590:	adrp	x8, 440000 <PC+0x4798>
  412594:	add	x8, x8, #0x220
  412598:	ldr	w9, [x8]
  41259c:	cbnz	w9, 4125b0 <clear@@Base+0xea70>
  4125a0:	ldr	w8, [sp, #24]
  4125a4:	add	w8, w8, #0x1
  4125a8:	str	w8, [sp, #24]
  4125ac:	b	412630 <clear@@Base+0xeaf0>
  4125b0:	mov	w8, #0x1                   	// #1
  4125b4:	str	w8, [sp, #32]
  4125b8:	b	412674 <clear@@Base+0xeb34>
  4125bc:	ldr	w8, [sp, #36]
  4125c0:	str	w8, [sp]
  4125c4:	bl	404ed0 <clear@@Base+0x1390>
  4125c8:	subs	x1, x0, #0x1
  4125cc:	ldr	w8, [sp]
  4125d0:	mov	w0, w8
  4125d4:	bl	413b84 <clear@@Base+0x10044>
  4125d8:	str	w0, [sp, #24]
  4125dc:	ldr	w8, [sp, #24]
  4125e0:	cmp	w8, #0x0
  4125e4:	cset	w8, le
  4125e8:	tbnz	w8, #0, 412664 <clear@@Base+0xeb24>
  4125ec:	adrp	x8, 440000 <PC+0x4798>
  4125f0:	add	x8, x8, #0x258
  4125f4:	ldr	w9, [x8]
  4125f8:	cbnz	w9, 412614 <clear@@Base+0xead4>
  4125fc:	adrp	x8, 440000 <PC+0x4798>
  412600:	add	x8, x8, #0x220
  412604:	ldr	w9, [x8]
  412608:	cmp	w9, #0x0
  41260c:	cset	w9, le
  412610:	tbnz	w9, #0, 412630 <clear@@Base+0xeaf0>
  412614:	mov	w8, #0x1                   	// #1
  412618:	str	w8, [sp, #32]
  41261c:	str	w8, [sp, #28]
  412620:	adrp	x9, 440000 <PC+0x4798>
  412624:	add	x9, x9, #0x24c
  412628:	str	wzr, [x9]
  41262c:	b	412674 <clear@@Base+0xeb34>
  412630:	bl	41338c <clear@@Base+0xf84c>
  412634:	ldr	w8, [sp, #24]
  412638:	subs	w9, w8, #0x1
  41263c:	str	w9, [sp, #24]
  412640:	cmp	w8, #0x0
  412644:	cset	w8, le
  412648:	tbnz	w8, #0, 412660 <clear@@Base+0xeb20>
  41264c:	bl	405784 <clear@@Base+0x1c44>
  412650:	ldur	x8, [x29, #-24]
  412654:	subs	x8, x8, #0x1
  412658:	stur	x8, [x29, #-24]
  41265c:	b	412634 <clear@@Base+0xeaf4>
  412660:	b	412504 <clear@@Base+0xe9c4>
  412664:	ldur	x8, [x29, #-24]
  412668:	ldur	x9, [x29, #-16]
  41266c:	cmp	x8, x9
  412670:	b.lt	412518 <clear@@Base+0xe9d8>  // b.tstop
  412674:	ldr	w0, [sp, #32]
  412678:	ldr	w1, [sp, #28]
  41267c:	mov	w8, wzr
  412680:	mov	w2, w8
  412684:	bl	4145cc <clear@@Base+0x10a8c>
  412688:	ldr	x0, [sp, #40]
  41268c:	bl	41d280 <error@@Base+0x27fc>
  412690:	cbz	w0, 4126a0 <clear@@Base+0xeb60>
  412694:	ldur	x8, [x29, #-32]
  412698:	stur	x8, [x29, #-16]
  41269c:	b	4122d0 <clear@@Base+0xe790>
  4126a0:	adrp	x8, 440000 <PC+0x4798>
  4126a4:	add	x8, x8, #0x248
  4126a8:	ldr	w9, [x8]
  4126ac:	cbz	w9, 4126e8 <clear@@Base+0xeba8>
  4126b0:	ldur	x8, [x29, #-16]
  4126b4:	cmp	x8, #0x0
  4126b8:	cset	w9, le
  4126bc:	tbnz	w9, #0, 4126e8 <clear@@Base+0xeba8>
  4126c0:	ldr	x0, [sp, #40]
  4126c4:	ldur	x8, [x29, #-16]
  4126c8:	subs	x1, x8, #0x1
  4126cc:	mov	w2, #0x1                   	// #1
  4126d0:	mov	x8, xzr
  4126d4:	mov	x3, x8
  4126d8:	bl	41d45c <error@@Base+0x29d8>
  4126dc:	cbz	w0, 4126e8 <clear@@Base+0xeba8>
  4126e0:	mov	w0, #0x2a                  	// #42
  4126e4:	bl	414904 <clear@@Base+0x10dc4>
  4126e8:	ldur	x8, [x29, #-32]
  4126ec:	stur	x8, [x29, #-8]
  4126f0:	ldur	x0, [x29, #-8]
  4126f4:	ldp	x29, x30, [sp, #80]
  4126f8:	add	sp, sp, #0x60
  4126fc:	ret
  412700:	sub	sp, sp, #0x20
  412704:	stp	x29, x30, [sp, #16]
  412708:	add	x29, sp, #0x10
  41270c:	mov	x8, #0xffffffffffffffff    	// #-1
  412710:	str	x0, [sp, #8]
  412714:	ldr	x9, [sp, #8]
  412718:	cmp	x9, x8
  41271c:	b.eq	4127d0 <clear@@Base+0xec90>  // b.none
  412720:	ldr	x0, [sp, #8]
  412724:	bl	405278 <clear@@Base+0x1738>
  412728:	cbz	w0, 412730 <clear@@Base+0xebf0>
  41272c:	b	4127e0 <clear@@Base+0xeca0>
  412730:	bl	405084 <clear@@Base+0x1544>
  412734:	str	w0, [sp, #4]
  412738:	ldr	w8, [sp, #4]
  41273c:	mov	w9, #0xffffffff            	// #-1
  412740:	cmp	w8, w9
  412744:	b.ne	41274c <clear@@Base+0xec0c>  // b.any
  412748:	b	41277c <clear@@Base+0xec3c>
  41274c:	ldr	w8, [sp, #4]
  412750:	cmp	w8, #0xa
  412754:	b.eq	412764 <clear@@Base+0xec24>  // b.none
  412758:	ldr	w8, [sp, #4]
  41275c:	cmp	w8, #0xd
  412760:	b.ne	41276c <clear@@Base+0xec2c>  // b.any
  412764:	bl	405784 <clear@@Base+0x1c44>
  412768:	b	41277c <clear@@Base+0xec3c>
  41276c:	ldr	x8, [sp, #8]
  412770:	add	x8, x8, #0x1
  412774:	str	x8, [sp, #8]
  412778:	b	412730 <clear@@Base+0xebf0>
  41277c:	ldr	x8, [sp, #8]
  412780:	adrp	x9, 438000 <winch@@Base+0x18e04>
  412784:	add	x9, x9, #0x268
  412788:	str	x8, [x9]
  41278c:	bl	405784 <clear@@Base+0x1c44>
  412790:	str	w0, [sp, #4]
  412794:	ldr	w8, [sp, #4]
  412798:	mov	w9, #0xffffffff            	// #-1
  41279c:	cmp	w8, w9
  4127a0:	b.eq	4127bc <clear@@Base+0xec7c>  // b.none
  4127a4:	ldr	w8, [sp, #4]
  4127a8:	cmp	w8, #0xa
  4127ac:	b.eq	4127bc <clear@@Base+0xec7c>  // b.none
  4127b0:	ldr	w8, [sp, #4]
  4127b4:	cmp	w8, #0xd
  4127b8:	b.ne	4127c0 <clear@@Base+0xec80>  // b.any
  4127bc:	b	4127d0 <clear@@Base+0xec90>
  4127c0:	ldr	x8, [sp, #8]
  4127c4:	subs	x8, x8, #0x1
  4127c8:	str	x8, [sp, #8]
  4127cc:	b	41278c <clear@@Base+0xec4c>
  4127d0:	ldr	x8, [sp, #8]
  4127d4:	adrp	x9, 438000 <winch@@Base+0x18e04>
  4127d8:	add	x9, x9, #0x260
  4127dc:	str	x8, [x9]
  4127e0:	ldp	x29, x30, [sp, #16]
  4127e4:	add	sp, sp, #0x20
  4127e8:	ret
  4127ec:	sub	sp, sp, #0x30
  4127f0:	stp	x29, x30, [sp, #32]
  4127f4:	add	x29, sp, #0x20
  4127f8:	adrp	x8, 440000 <PC+0x4798>
  4127fc:	add	x8, x8, #0x1b8
  412800:	str	x8, [sp, #8]
  412804:	bl	4054d4 <clear@@Base+0x1994>
  412808:	cbz	w0, 412824 <clear@@Base+0xece4>
  41280c:	adrp	x0, 425000 <winch@@Base+0x5e04>
  412810:	add	x0, x0, #0x364
  412814:	mov	x8, xzr
  412818:	mov	x1, x8
  41281c:	bl	41aa84 <error@@Base>
  412820:	b	4128a0 <clear@@Base+0xed60>
  412824:	bl	417190 <clear@@Base+0x13650>
  412828:	bl	41b620 <error@@Base+0xb9c>
  41282c:	bl	404ed0 <clear@@Base+0x1390>
  412830:	str	x0, [sp, #16]
  412834:	ldr	x0, [sp, #16]
  412838:	bl	4122b4 <clear@@Base+0xe774>
  41283c:	stur	x0, [x29, #-8]
  412840:	ldur	x8, [x29, #-8]
  412844:	mov	x9, #0xffffffffffffffff    	// #-1
  412848:	cmp	x8, x9
  41284c:	b.ne	41286c <clear@@Base+0xed2c>  // b.any
  412850:	ldr	x8, [sp, #8]
  412854:	ldr	w9, [x8]
  412858:	subs	w1, w9, #0x1
  41285c:	mov	x10, xzr
  412860:	mov	x0, x10
  412864:	bl	4128ac <clear@@Base+0xed6c>
  412868:	b	4128a0 <clear@@Base+0xed60>
  41286c:	ldur	x0, [x29, #-8]
  412870:	ldr	x8, [sp, #8]
  412874:	ldr	w9, [x8]
  412878:	subs	w1, w9, #0x1
  41287c:	bl	4128ac <clear@@Base+0xed6c>
  412880:	ldr	x8, [sp, #8]
  412884:	ldr	w9, [x8]
  412888:	subs	w0, w9, #0x1
  41288c:	bl	41b45c <error@@Base+0x9d8>
  412890:	ldr	x8, [sp, #16]
  412894:	cmp	x0, x8
  412898:	b.eq	4128a0 <clear@@Base+0xed60>  // b.none
  41289c:	bl	412c18 <clear@@Base+0xf0d8>
  4128a0:	ldp	x29, x30, [sp, #32]
  4128a4:	add	sp, sp, #0x30
  4128a8:	ret
  4128ac:	sub	sp, sp, #0x70
  4128b0:	stp	x29, x30, [sp, #96]
  4128b4:	add	x29, sp, #0x60
  4128b8:	adrp	x8, 440000 <PC+0x4798>
  4128bc:	add	x8, x8, #0x1b8
  4128c0:	adrp	x9, 440000 <PC+0x4798>
  4128c4:	add	x9, x9, #0x27c
  4128c8:	stur	x0, [x29, #-8]
  4128cc:	stur	w1, [x29, #-12]
  4128d0:	ldur	w0, [x29, #-12]
  4128d4:	str	x8, [sp, #48]
  4128d8:	str	x9, [sp, #40]
  4128dc:	bl	41b9e8 <error@@Base+0xf64>
  4128e0:	stur	w0, [x29, #-20]
  4128e4:	ldur	x0, [x29, #-8]
  4128e8:	bl	41b890 <error@@Base+0xe0c>
  4128ec:	stur	w0, [x29, #-16]
  4128f0:	cmp	w0, #0x0
  4128f4:	cset	w10, lt  // lt = tstop
  4128f8:	tbnz	w10, #0, 4129b8 <clear@@Base+0xee78>
  4128fc:	ldur	w8, [x29, #-20]
  412900:	ldur	w9, [x29, #-16]
  412904:	subs	w8, w9, w8
  412908:	stur	w8, [x29, #-16]
  41290c:	ldur	w8, [x29, #-16]
  412910:	cmp	w8, #0x0
  412914:	cset	w8, le
  412918:	tbnz	w8, #0, 412958 <clear@@Base+0xee18>
  41291c:	ldur	w0, [x29, #-16]
  412920:	mov	w8, #0xfffffffe            	// #-2
  412924:	str	w0, [sp, #36]
  412928:	mov	w0, w8
  41292c:	bl	41b45c <error@@Base+0x9d8>
  412930:	ldr	w8, [sp, #36]
  412934:	str	x0, [sp, #24]
  412938:	mov	w0, w8
  41293c:	ldr	x1, [sp, #24]
  412940:	mov	w2, #0x1                   	// #1
  412944:	mov	w9, wzr
  412948:	mov	w3, w9
  41294c:	mov	w4, w9
  412950:	bl	410e20 <clear@@Base+0xd2e0>
  412954:	b	4129a0 <clear@@Base+0xee60>
  412958:	ldur	w8, [x29, #-16]
  41295c:	cmp	w8, #0x0
  412960:	cset	w8, ge  // ge = tcont
  412964:	tbnz	w8, #0, 4129a0 <clear@@Base+0xee60>
  412968:	ldur	w8, [x29, #-16]
  41296c:	mov	w9, wzr
  412970:	subs	w0, w9, w8
  412974:	str	w0, [sp, #20]
  412978:	mov	w0, w9
  41297c:	str	w9, [sp, #16]
  412980:	bl	41b45c <error@@Base+0x9d8>
  412984:	ldr	w8, [sp, #20]
  412988:	str	x0, [sp, #8]
  41298c:	mov	w0, w8
  412990:	ldr	x1, [sp, #8]
  412994:	mov	w2, #0x1                   	// #1
  412998:	ldr	w3, [sp, #16]
  41299c:	bl	41122c <clear@@Base+0xd6ec>
  4129a0:	ldr	x8, [sp, #40]
  4129a4:	ldr	w9, [x8]
  4129a8:	cbz	w9, 4129b4 <clear@@Base+0xee74>
  4129ac:	mov	w0, #0x1                   	// #1
  4129b0:	bl	41cb98 <error@@Base+0x2114>
  4129b4:	b	412c0c <clear@@Base+0xf0cc>
  4129b8:	ldur	x0, [x29, #-8]
  4129bc:	bl	405278 <clear@@Base+0x1738>
  4129c0:	cbz	w0, 4129dc <clear@@Base+0xee9c>
  4129c4:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4129c8:	add	x0, x0, #0x411
  4129cc:	mov	x8, xzr
  4129d0:	mov	x1, x8
  4129d4:	bl	41aa84 <error@@Base>
  4129d8:	b	412c0c <clear@@Base+0xf0cc>
  4129dc:	mov	w8, wzr
  4129e0:	mov	w0, w8
  4129e4:	bl	41b45c <error@@Base+0x9d8>
  4129e8:	stur	x0, [x29, #-32]
  4129ec:	mov	w0, #0xfffffffe            	// #-2
  4129f0:	bl	41b45c <error@@Base+0x9d8>
  4129f4:	stur	x0, [x29, #-40]
  4129f8:	ldur	x9, [x29, #-32]
  4129fc:	mov	x10, #0xffffffffffffffff    	// #-1
  412a00:	cmp	x9, x10
  412a04:	b.eq	412a18 <clear@@Base+0xeed8>  // b.none
  412a08:	ldur	x8, [x29, #-8]
  412a0c:	ldur	x9, [x29, #-32]
  412a10:	cmp	x8, x9
  412a14:	b.lt	412b14 <clear@@Base+0xefd4>  // b.tstop
  412a18:	stur	wzr, [x29, #-16]
  412a1c:	ldur	w8, [x29, #-16]
  412a20:	ldur	w9, [x29, #-20]
  412a24:	cmp	w8, w9
  412a28:	b.ge	412ac8 <clear@@Base+0xef88>  // b.tcont
  412a2c:	ldur	x8, [x29, #-40]
  412a30:	mov	x9, #0xffffffffffffffff    	// #-1
  412a34:	cmp	x8, x9
  412a38:	b.eq	412a98 <clear@@Base+0xef58>  // b.none
  412a3c:	ldur	x8, [x29, #-8]
  412a40:	ldur	x9, [x29, #-40]
  412a44:	cmp	x8, x9
  412a48:	b.gt	412a98 <clear@@Base+0xef58>
  412a4c:	ldr	x8, [sp, #48]
  412a50:	ldr	w9, [x8]
  412a54:	ldur	w10, [x29, #-20]
  412a58:	subs	w9, w9, w10
  412a5c:	ldur	w10, [x29, #-16]
  412a60:	add	w9, w9, w10
  412a64:	mov	w2, #0x1                   	// #1
  412a68:	subs	w0, w9, #0x1
  412a6c:	ldur	x1, [x29, #-40]
  412a70:	mov	w9, wzr
  412a74:	mov	w3, w9
  412a78:	mov	w4, w9
  412a7c:	bl	410e20 <clear@@Base+0xd2e0>
  412a80:	ldr	x8, [sp, #40]
  412a84:	ldr	w9, [x8]
  412a88:	cbz	w9, 412a94 <clear@@Base+0xef54>
  412a8c:	mov	w0, #0x1                   	// #1
  412a90:	bl	41cb98 <error@@Base+0x2114>
  412a94:	b	412c0c <clear@@Base+0xf0cc>
  412a98:	ldur	x0, [x29, #-8]
  412a9c:	bl	4122b4 <clear@@Base+0xe774>
  412aa0:	stur	x0, [x29, #-8]
  412aa4:	ldur	x8, [x29, #-8]
  412aa8:	mov	x9, #0xffffffffffffffff    	// #-1
  412aac:	cmp	x8, x9
  412ab0:	b.ne	412ab8 <clear@@Base+0xef78>  // b.any
  412ab4:	b	412ac8 <clear@@Base+0xef88>
  412ab8:	ldur	w8, [x29, #-16]
  412abc:	add	w8, w8, #0x1
  412ac0:	stur	w8, [x29, #-16]
  412ac4:	b	412a1c <clear@@Base+0xeedc>
  412ac8:	bl	417190 <clear@@Base+0x13650>
  412acc:	adrp	x8, 440000 <PC+0x4798>
  412ad0:	add	x8, x8, #0x208
  412ad4:	mov	w9, wzr
  412ad8:	str	wzr, [x8]
  412adc:	adrp	x8, 440000 <PC+0x4798>
  412ae0:	add	x8, x8, #0x20c
  412ae4:	str	wzr, [x8]
  412ae8:	ldr	x8, [sp, #48]
  412aec:	ldr	w10, [x8]
  412af0:	mov	w2, #0x1                   	// #1
  412af4:	subs	w0, w10, #0x1
  412af8:	ldur	x1, [x29, #-8]
  412afc:	ldur	w10, [x29, #-20]
  412b00:	ldur	w11, [x29, #-16]
  412b04:	subs	w4, w10, w11
  412b08:	mov	w3, w9
  412b0c:	bl	410e20 <clear@@Base+0xd2e0>
  412b10:	b	412c0c <clear@@Base+0xf0cc>
  412b14:	ldur	w8, [x29, #-20]
  412b18:	stur	w8, [x29, #-16]
  412b1c:	ldur	w8, [x29, #-16]
  412b20:	ldr	x9, [sp, #48]
  412b24:	ldr	w10, [x9]
  412b28:	subs	w10, w10, #0x1
  412b2c:	cmp	w8, w10
  412b30:	b.ge	412bb4 <clear@@Base+0xf074>  // b.tcont
  412b34:	ldur	x0, [x29, #-8]
  412b38:	bl	411da4 <clear@@Base+0xe264>
  412b3c:	stur	x0, [x29, #-8]
  412b40:	ldur	x8, [x29, #-8]
  412b44:	mov	x9, #0xffffffffffffffff    	// #-1
  412b48:	cmp	x8, x9
  412b4c:	b.ne	412b54 <clear@@Base+0xf014>  // b.any
  412b50:	b	412bb4 <clear@@Base+0xf074>
  412b54:	ldur	x0, [x29, #-8]
  412b58:	bl	41d2fc <error@@Base+0x2878>
  412b5c:	stur	x0, [x29, #-8]
  412b60:	ldur	x8, [x29, #-8]
  412b64:	ldur	x9, [x29, #-32]
  412b68:	cmp	x8, x9
  412b6c:	b.lt	412ba4 <clear@@Base+0xf064>  // b.tstop
  412b70:	ldur	w8, [x29, #-16]
  412b74:	mov	w2, #0x1                   	// #1
  412b78:	add	w0, w8, #0x1
  412b7c:	ldur	x1, [x29, #-32]
  412b80:	mov	w8, wzr
  412b84:	mov	w3, w8
  412b88:	bl	41122c <clear@@Base+0xd6ec>
  412b8c:	ldr	x9, [sp, #40]
  412b90:	ldr	w8, [x9]
  412b94:	cbz	w8, 412ba0 <clear@@Base+0xf060>
  412b98:	mov	w0, #0x1                   	// #1
  412b9c:	bl	41cb98 <error@@Base+0x2114>
  412ba0:	b	412c0c <clear@@Base+0xf0cc>
  412ba4:	ldur	w8, [x29, #-16]
  412ba8:	add	w8, w8, #0x1
  412bac:	stur	w8, [x29, #-16]
  412bb0:	b	412b1c <clear@@Base+0xefdc>
  412bb4:	bl	417190 <clear@@Base+0x13650>
  412bb8:	adrp	x8, 440000 <PC+0x4798>
  412bbc:	add	x8, x8, #0x244
  412bc0:	ldr	w9, [x8]
  412bc4:	cbnz	w9, 412bd0 <clear@@Base+0xf090>
  412bc8:	bl	403b40 <clear@@Base>
  412bcc:	b	412bd4 <clear@@Base+0xf094>
  412bd0:	bl	4039ac <setlocale@plt+0x1d4c>
  412bd4:	adrp	x8, 440000 <PC+0x4798>
  412bd8:	add	x8, x8, #0x20c
  412bdc:	mov	w9, wzr
  412be0:	str	wzr, [x8]
  412be4:	ldur	x0, [x29, #-8]
  412be8:	str	w9, [sp, #4]
  412bec:	bl	41b5a0 <error@@Base+0xb1c>
  412bf0:	ldr	x8, [sp, #48]
  412bf4:	ldr	w9, [x8]
  412bf8:	mov	w2, #0x1                   	// #1
  412bfc:	subs	w0, w9, #0x1
  412c00:	ldur	x1, [x29, #-8]
  412c04:	ldr	w3, [sp, #4]
  412c08:	bl	41122c <clear@@Base+0xd6ec>
  412c0c:	ldp	x29, x30, [sp, #96]
  412c10:	add	sp, sp, #0x70
  412c14:	ret
  412c18:	sub	sp, sp, #0x30
  412c1c:	stp	x29, x30, [sp, #32]
  412c20:	add	x29, sp, #0x20
  412c24:	mov	w8, wzr
  412c28:	mov	x9, #0xffffffffffffffff    	// #-1
  412c2c:	add	x0, sp, #0x10
  412c30:	mov	w1, w8
  412c34:	str	x9, [sp, #8]
  412c38:	bl	41b748 <error@@Base+0xcc4>
  412c3c:	bl	41b620 <error@@Base+0xb9c>
  412c40:	ldr	x9, [sp, #16]
  412c44:	ldr	x10, [sp, #8]
  412c48:	cmp	x9, x10
  412c4c:	b.ne	412c64 <clear@@Base+0xf124>  // b.any
  412c50:	mov	x8, xzr
  412c54:	mov	x0, x8
  412c58:	mov	w1, #0x1                   	// #1
  412c5c:	bl	4128ac <clear@@Base+0xed6c>
  412c60:	b	412c70 <clear@@Base+0xf130>
  412c64:	ldr	x0, [sp, #16]
  412c68:	ldr	w1, [sp, #24]
  412c6c:	bl	4128ac <clear@@Base+0xed6c>
  412c70:	ldp	x29, x30, [sp, #32]
  412c74:	add	sp, sp, #0x30
  412c78:	ret
  412c7c:	sub	sp, sp, #0x20
  412c80:	stp	x29, x30, [sp, #16]
  412c84:	add	x29, sp, #0x10
  412c88:	bl	4055b4 <clear@@Base+0x1a74>
  412c8c:	cbz	w0, 412ca8 <clear@@Base+0xf168>
  412c90:	adrp	x0, 425000 <winch@@Base+0x5e04>
  412c94:	add	x0, x0, #0x37f
  412c98:	mov	x8, xzr
  412c9c:	mov	x1, x8
  412ca0:	bl	41aa84 <error@@Base>
  412ca4:	b	412cec <clear@@Base+0xf1ac>
  412ca8:	bl	404ed0 <clear@@Base+0x1390>
  412cac:	str	x0, [sp, #8]
  412cb0:	ldr	x8, [sp, #8]
  412cb4:	mov	x9, #0xffffffffffffffff    	// #-1
  412cb8:	cmp	x8, x9
  412cbc:	b.eq	412cec <clear@@Base+0xf1ac>  // b.none
  412cc0:	ldr	x8, [sp, #8]
  412cc4:	cmp	x8, #0x0
  412cc8:	cset	w9, le
  412ccc:	tbnz	w9, #0, 412cec <clear@@Base+0xf1ac>
  412cd0:	ldr	x8, [sp, #8]
  412cd4:	subs	x0, x8, #0x1
  412cd8:	adrp	x8, 440000 <PC+0x4798>
  412cdc:	add	x8, x8, #0x1b8
  412ce0:	ldr	w9, [x8]
  412ce4:	subs	w1, w9, #0x1
  412ce8:	bl	412cf8 <clear@@Base+0xf1b8>
  412cec:	ldp	x29, x30, [sp, #16]
  412cf0:	add	sp, sp, #0x20
  412cf4:	ret
  412cf8:	sub	sp, sp, #0x30
  412cfc:	stp	x29, x30, [sp, #32]
  412d00:	add	x29, sp, #0x20
  412d04:	stur	x0, [x29, #-8]
  412d08:	stur	w1, [x29, #-12]
  412d0c:	ldur	x0, [x29, #-8]
  412d10:	bl	405278 <clear@@Base+0x1738>
  412d14:	cbnz	w0, 412d6c <clear@@Base+0xf22c>
  412d18:	bl	405784 <clear@@Base+0x1c44>
  412d1c:	str	w0, [sp, #16]
  412d20:	mov	w8, #0x0                   	// #0
  412d24:	cmp	w0, #0xa
  412d28:	str	w8, [sp, #12]
  412d2c:	b.eq	412d44 <clear@@Base+0xf204>  // b.none
  412d30:	ldr	w8, [sp, #16]
  412d34:	mov	w9, #0xffffffff            	// #-1
  412d38:	cmp	w8, w9
  412d3c:	cset	w8, ne  // ne = any
  412d40:	str	w8, [sp, #12]
  412d44:	ldr	w8, [sp, #12]
  412d48:	tbnz	w8, #0, 412d50 <clear@@Base+0xf210>
  412d4c:	b	412d54 <clear@@Base+0xf214>
  412d50:	b	412d18 <clear@@Base+0xf1d8>
  412d54:	ldr	w8, [sp, #16]
  412d58:	cmp	w8, #0xa
  412d5c:	b.ne	412d64 <clear@@Base+0xf224>  // b.any
  412d60:	bl	405084 <clear@@Base+0x1544>
  412d64:	bl	404ed0 <clear@@Base+0x1390>
  412d68:	stur	x0, [x29, #-8]
  412d6c:	adrp	x8, 440000 <PC+0x4798>
  412d70:	add	x8, x8, #0x27c
  412d74:	ldr	w9, [x8]
  412d78:	cbz	w9, 412d84 <clear@@Base+0xf244>
  412d7c:	ldur	x0, [x29, #-8]
  412d80:	bl	412700 <clear@@Base+0xebc0>
  412d84:	ldur	x0, [x29, #-8]
  412d88:	ldur	w1, [x29, #-12]
  412d8c:	bl	4128ac <clear@@Base+0xed6c>
  412d90:	ldp	x29, x30, [sp, #32]
  412d94:	add	sp, sp, #0x30
  412d98:	ret
  412d9c:	sub	sp, sp, #0x30
  412da0:	stp	x29, x30, [sp, #32]
  412da4:	add	x29, sp, #0x20
  412da8:	mov	x8, #0xffffffffffffffff    	// #-1
  412dac:	stur	x0, [x29, #-8]
  412db0:	ldur	x0, [x29, #-8]
  412db4:	str	x8, [sp]
  412db8:	bl	416334 <clear@@Base+0x127f4>
  412dbc:	str	x0, [sp, #16]
  412dc0:	ldr	x8, [sp, #16]
  412dc4:	ldr	x9, [sp]
  412dc8:	cmp	x8, x9
  412dcc:	b.eq	412e0c <clear@@Base+0xf2cc>  // b.none
  412dd0:	ldr	x0, [sp, #16]
  412dd4:	bl	405278 <clear@@Base+0x1738>
  412dd8:	cbnz	w0, 412e0c <clear@@Base+0xf2cc>
  412ddc:	adrp	x8, 440000 <PC+0x4798>
  412de0:	add	x8, x8, #0x27c
  412de4:	ldr	w9, [x8]
  412de8:	cbz	w9, 412df4 <clear@@Base+0xf2b4>
  412dec:	ldr	x0, [sp, #16]
  412df0:	bl	412700 <clear@@Base+0xebc0>
  412df4:	ldr	x0, [sp, #16]
  412df8:	adrp	x8, 440000 <PC+0x4798>
  412dfc:	add	x8, x8, #0x26c
  412e00:	ldr	w1, [x8]
  412e04:	bl	4128ac <clear@@Base+0xed6c>
  412e08:	b	412e64 <clear@@Base+0xf324>
  412e0c:	ldur	x8, [x29, #-8]
  412e10:	cmp	x8, #0x1
  412e14:	b.gt	412e4c <clear@@Base+0xf30c>
  412e18:	bl	405694 <clear@@Base+0x1b54>
  412e1c:	cbnz	w0, 412e4c <clear@@Base+0xf30c>
  412e20:	bl	404ed0 <clear@@Base+0x1390>
  412e24:	adrp	x8, 440000 <PC+0x4798>
  412e28:	add	x8, x8, #0x26c
  412e2c:	ldr	w1, [x8]
  412e30:	bl	4128ac <clear@@Base+0xed6c>
  412e34:	adrp	x0, 425000 <winch@@Base+0x5e04>
  412e38:	add	x0, x0, #0x39d
  412e3c:	mov	x8, xzr
  412e40:	mov	x1, x8
  412e44:	bl	41aa84 <error@@Base>
  412e48:	b	412e64 <clear@@Base+0xf324>
  412e4c:	ldur	x8, [x29, #-8]
  412e50:	add	x1, sp, #0x8
  412e54:	str	x8, [sp, #8]
  412e58:	adrp	x0, 425000 <winch@@Base+0x5e04>
  412e5c:	add	x0, x0, #0x3be
  412e60:	bl	41aa84 <error@@Base>
  412e64:	ldp	x29, x30, [sp, #32]
  412e68:	add	sp, sp, #0x30
  412e6c:	ret
  412e70:	sub	sp, sp, #0x40
  412e74:	stp	x29, x30, [sp, #48]
  412e78:	add	x29, sp, #0x30
  412e7c:	mov	x8, #0xffffffffffffffff    	// #-1
  412e80:	stur	w0, [x29, #-4]
  412e84:	stur	x1, [x29, #-16]
  412e88:	str	x8, [sp, #8]
  412e8c:	bl	404e18 <clear@@Base+0x12d8>
  412e90:	str	x0, [sp, #16]
  412e94:	ldr	x8, [sp, #8]
  412e98:	cmp	x0, x8
  412e9c:	b.ne	412eb8 <clear@@Base+0xf378>  // b.any
  412ea0:	adrp	x0, 425000 <winch@@Base+0x5e04>
  412ea4:	add	x0, x0, #0x3dc
  412ea8:	mov	x8, xzr
  412eac:	mov	x1, x8
  412eb0:	bl	41ad34 <error@@Base+0x2b0>
  412eb4:	bl	4054d4 <clear@@Base+0x1994>
  412eb8:	bl	404e18 <clear@@Base+0x12d8>
  412ebc:	str	x0, [sp, #16]
  412ec0:	mov	x8, #0xffffffffffffffff    	// #-1
  412ec4:	cmp	x0, x8
  412ec8:	b.ne	412ee4 <clear@@Base+0xf3a4>  // b.any
  412ecc:	adrp	x0, 425000 <winch@@Base+0x5e04>
  412ed0:	add	x0, x0, #0x3f7
  412ed4:	mov	x8, xzr
  412ed8:	mov	x1, x8
  412edc:	bl	41aa84 <error@@Base>
  412ee0:	b	412f28 <clear@@Base+0xf3e8>
  412ee4:	ldr	x0, [sp, #16]
  412ee8:	ldur	w1, [x29, #-4]
  412eec:	ldur	x2, [x29, #-16]
  412ef0:	bl	41a3fc <clear@@Base+0x168bc>
  412ef4:	str	x0, [sp, #24]
  412ef8:	ldr	x8, [sp, #24]
  412efc:	ldr	x9, [sp, #16]
  412f00:	cmp	x8, x9
  412f04:	b.lt	412f14 <clear@@Base+0xf3d4>  // b.tstop
  412f08:	ldr	x8, [sp, #16]
  412f0c:	subs	x8, x8, #0x1
  412f10:	str	x8, [sp, #24]
  412f14:	ldr	x0, [sp, #24]
  412f18:	adrp	x8, 440000 <PC+0x4798>
  412f1c:	add	x8, x8, #0x26c
  412f20:	ldr	w1, [x8]
  412f24:	bl	412cf8 <clear@@Base+0xf1b8>
  412f28:	ldp	x29, x30, [sp, #48]
  412f2c:	add	sp, sp, #0x40
  412f30:	ret
  412f34:	sub	sp, sp, #0x30
  412f38:	stp	x29, x30, [sp, #32]
  412f3c:	add	x29, sp, #0x20
  412f40:	adrp	x0, 425000 <winch@@Base+0x5e04>
  412f44:	add	x0, x0, #0x433
  412f48:	adrp	x8, 43c000 <PC+0x798>
  412f4c:	add	x8, x8, #0xa70
  412f50:	adrp	x9, 43c000 <PC+0x798>
  412f54:	add	x9, x9, #0xa78
  412f58:	stur	x8, [x29, #-8]
  412f5c:	str	x9, [sp, #16]
  412f60:	bl	40d610 <clear@@Base+0x9ad0>
  412f64:	ldur	x8, [x29, #-8]
  412f68:	str	x0, [x8]
  412f6c:	ldr	x0, [x8]
  412f70:	bl	40d6cc <clear@@Base+0x9b8c>
  412f74:	cbz	w0, 412f88 <clear@@Base+0xf448>
  412f78:	adrp	x8, 425000 <winch@@Base+0x5e04>
  412f7c:	add	x8, x8, #0x470
  412f80:	ldur	x9, [x29, #-8]
  412f84:	str	x8, [x9]
  412f88:	adrp	x0, 425000 <winch@@Base+0x5e04>
  412f8c:	add	x0, x0, #0x444
  412f90:	bl	40d610 <clear@@Base+0x9ad0>
  412f94:	ldr	x8, [sp, #16]
  412f98:	str	x0, [x8]
  412f9c:	ldr	x0, [x8]
  412fa0:	bl	40d6cc <clear@@Base+0x9b8c>
  412fa4:	cbz	w0, 412fb8 <clear@@Base+0xf478>
  412fa8:	adrp	x8, 425000 <winch@@Base+0x5e04>
  412fac:	add	x8, x8, #0x455
  412fb0:	ldr	x9, [sp, #16]
  412fb4:	str	x8, [x9]
  412fb8:	mov	w8, #0x400                 	// #1024
  412fbc:	mov	w0, w8
  412fc0:	mov	w9, #0x1                   	// #1
  412fc4:	mov	w1, w9
  412fc8:	str	w8, [sp, #12]
  412fcc:	str	w9, [sp, #8]
  412fd0:	bl	40235c <setlocale@plt+0x6fc>
  412fd4:	adrp	x10, 43c000 <PC+0x798>
  412fd8:	add	x10, x10, #0xa80
  412fdc:	str	x0, [x10]
  412fe0:	ldr	w0, [sp, #12]
  412fe4:	ldr	w1, [sp, #8]
  412fe8:	bl	40235c <setlocale@plt+0x6fc>
  412fec:	adrp	x10, 43c000 <PC+0x798>
  412ff0:	add	x10, x10, #0xa88
  412ff4:	str	x0, [x10]
  412ff8:	adrp	x10, 43c000 <PC+0x798>
  412ffc:	add	x10, x10, #0x868
  413000:	ldr	w8, [sp, #12]
  413004:	str	w8, [x10]
  413008:	ldp	x29, x30, [sp, #32]
  41300c:	add	sp, sp, #0x30
  413010:	ret
  413014:	sub	sp, sp, #0x10
  413018:	str	x0, [sp, #8]
  41301c:	ldr	x8, [sp, #8]
  413020:	cmp	x8, #0x7f
  413024:	cset	w9, ls  // ls = plast
  413028:	and	w0, w9, #0x1
  41302c:	add	sp, sp, #0x10
  413030:	ret
  413034:	sub	sp, sp, #0x10
  413038:	adrp	x8, 43c000 <PC+0x798>
  41303c:	add	x8, x8, #0xa90
  413040:	adrp	x9, 43c000 <PC+0x798>
  413044:	add	x9, x9, #0xa94
  413048:	adrp	x10, 43c000 <PC+0x798>
  41304c:	add	x10, x10, #0xa98
  413050:	adrp	x11, 43c000 <PC+0x798>
  413054:	add	x11, x11, #0xa9c
  413058:	adrp	x12, 43c000 <PC+0x798>
  41305c:	add	x12, x12, #0xaa0
  413060:	adrp	x13, 43c000 <PC+0x798>
  413064:	add	x13, x13, #0xaa4
  413068:	adrp	x14, 43c000 <PC+0x798>
  41306c:	add	x14, x14, #0xaa8
  413070:	adrp	x15, 43c000 <PC+0x798>
  413074:	add	x15, x15, #0xaac
  413078:	adrp	x16, 43c000 <PC+0x798>
  41307c:	add	x16, x16, #0xab0
  413080:	adrp	x17, 43c000 <PC+0x798>
  413084:	add	x17, x17, #0xab8
  413088:	adrp	x18, 43c000 <PC+0x798>
  41308c:	add	x18, x18, #0xac0
  413090:	adrp	x0, 440000 <PC+0x4798>
  413094:	add	x0, x0, #0x248
  413098:	str	wzr, [x8]
  41309c:	str	wzr, [x9]
  4130a0:	str	wzr, [x10]
  4130a4:	str	wzr, [x11]
  4130a8:	str	wzr, [x12]
  4130ac:	str	wzr, [x13]
  4130b0:	str	wzr, [x14]
  4130b4:	str	wzr, [x15]
  4130b8:	str	wzr, [x16]
  4130bc:	str	xzr, [x17]
  4130c0:	str	wzr, [x18]
  4130c4:	ldr	w1, [x0]
  4130c8:	str	x18, [sp, #8]
  4130cc:	cbz	w1, 4130e0 <clear@@Base+0xf5a0>
  4130d0:	ldr	x8, [sp, #8]
  4130d4:	ldr	w9, [x8]
  4130d8:	add	w9, w9, #0x2
  4130dc:	str	w9, [x8]
  4130e0:	add	sp, sp, #0x10
  4130e4:	ret
  4130e8:	sub	sp, sp, #0x60
  4130ec:	stp	x29, x30, [sp, #80]
  4130f0:	add	x29, sp, #0x50
  4130f4:	adrp	x8, 440000 <PC+0x4798>
  4130f8:	add	x8, x8, #0x234
  4130fc:	adrp	x9, 43c000 <PC+0x798>
  413100:	add	x9, x9, #0xac0
  413104:	stur	x0, [x29, #-8]
  413108:	stur	xzr, [x29, #-16]
  41310c:	ldr	w10, [x8]
  413110:	cmp	w10, #0x2
  413114:	str	x9, [sp, #16]
  413118:	b.ne	413128 <clear@@Base+0xf5e8>  // b.any
  41311c:	ldur	x0, [x29, #-8]
  413120:	bl	415f74 <clear@@Base+0x12434>
  413124:	stur	x0, [x29, #-16]
  413128:	adrp	x8, 440000 <PC+0x4798>
  41312c:	add	x8, x8, #0x248
  413130:	ldr	w9, [x8]
  413134:	cbz	w9, 4131e8 <clear@@Base+0xf6a8>
  413138:	stur	wzr, [x29, #-24]
  41313c:	ldur	x0, [x29, #-8]
  413140:	bl	4173e4 <clear@@Base+0x138a4>
  413144:	sturb	w0, [x29, #-25]
  413148:	ldurb	w8, [x29, #-25]
  41314c:	cbz	w8, 413160 <clear@@Base+0xf620>
  413150:	ldur	w8, [x29, #-24]
  413154:	orr	w8, w8, #0x40
  413158:	stur	w8, [x29, #-24]
  41315c:	b	4131bc <clear@@Base+0xf67c>
  413160:	mov	w8, #0x20                  	// #32
  413164:	sturb	w8, [x29, #-25]
  413168:	adrp	x9, 438000 <winch@@Base+0x18e04>
  41316c:	add	x9, x9, #0x260
  413170:	ldr	x9, [x9]
  413174:	mov	x10, #0xffffffffffffffff    	// #-1
  413178:	cmp	x9, x10
  41317c:	b.eq	4131bc <clear@@Base+0xf67c>  // b.none
  413180:	ldur	x8, [x29, #-8]
  413184:	adrp	x9, 438000 <winch@@Base+0x18e04>
  413188:	add	x9, x9, #0x260
  41318c:	ldr	x9, [x9]
  413190:	cmp	x8, x9
  413194:	b.lt	4131bc <clear@@Base+0xf67c>  // b.tstop
  413198:	ldur	x8, [x29, #-8]
  41319c:	adrp	x9, 438000 <winch@@Base+0x18e04>
  4131a0:	add	x9, x9, #0x268
  4131a4:	ldr	x9, [x9]
  4131a8:	cmp	x8, x9
  4131ac:	b.gt	4131bc <clear@@Base+0xf67c>
  4131b0:	ldur	w8, [x29, #-24]
  4131b4:	orr	w8, w8, #0x40
  4131b8:	stur	w8, [x29, #-24]
  4131bc:	ldurb	w0, [x29, #-25]
  4131c0:	ldur	w1, [x29, #-24]
  4131c4:	mov	w8, #0x1                   	// #1
  4131c8:	mov	w2, w8
  4131cc:	str	w8, [sp, #12]
  4131d0:	bl	413324 <clear@@Base+0xf7e4>
  4131d4:	mov	w0, #0x20                  	// #32
  4131d8:	mov	w8, wzr
  4131dc:	mov	w1, w8
  4131e0:	ldr	w2, [sp, #12]
  4131e4:	bl	413324 <clear@@Base+0xf7e4>
  4131e8:	adrp	x8, 440000 <PC+0x4798>
  4131ec:	add	x8, x8, #0x234
  4131f0:	ldr	w9, [x8]
  4131f4:	cmp	w9, #0x2
  4131f8:	b.ne	4132e4 <clear@@Base+0xf7a4>  // b.any
  4131fc:	str	wzr, [sp, #28]
  413200:	ldur	x0, [x29, #-16]
  413204:	add	x8, sp, #0x20
  413208:	mov	x1, x8
  41320c:	str	x8, [sp]
  413210:	bl	41a76c <clear@@Base+0x16c2c>
  413214:	ldr	x0, [sp]
  413218:	bl	4017e0 <strlen@plt>
  41321c:	str	w0, [sp, #24]
  413220:	ldr	w9, [sp, #24]
  413224:	cmp	w9, #0x7
  413228:	b.ge	41323c <clear@@Base+0xf6fc>  // b.tcont
  41322c:	ldr	w8, [sp, #24]
  413230:	mov	w9, #0x7                   	// #7
  413234:	subs	w8, w9, w8
  413238:	str	w8, [sp, #28]
  41323c:	stur	wzr, [x29, #-20]
  413240:	ldur	w8, [x29, #-20]
  413244:	ldr	w9, [sp, #28]
  413248:	cmp	w8, w9
  41324c:	b.ge	413274 <clear@@Base+0xf734>  // b.tcont
  413250:	mov	w0, #0x20                  	// #32
  413254:	mov	w8, wzr
  413258:	mov	w1, w8
  41325c:	mov	w2, #0x1                   	// #1
  413260:	bl	413324 <clear@@Base+0xf7e4>
  413264:	ldur	w8, [x29, #-20]
  413268:	add	w8, w8, #0x1
  41326c:	stur	w8, [x29, #-20]
  413270:	b	413240 <clear@@Base+0xf700>
  413274:	stur	wzr, [x29, #-20]
  413278:	ldur	w8, [x29, #-20]
  41327c:	ldr	w9, [sp, #24]
  413280:	cmp	w8, w9
  413284:	b.ge	4132b0 <clear@@Base+0xf770>  // b.tcont
  413288:	ldursw	x8, [x29, #-20]
  41328c:	add	x9, sp, #0x20
  413290:	ldrb	w0, [x9, x8]
  413294:	mov	w1, #0x2                   	// #2
  413298:	mov	w2, #0x1                   	// #1
  41329c:	bl	413324 <clear@@Base+0xf7e4>
  4132a0:	ldur	w8, [x29, #-20]
  4132a4:	add	w8, w8, #0x1
  4132a8:	stur	w8, [x29, #-20]
  4132ac:	b	413278 <clear@@Base+0xf738>
  4132b0:	mov	w0, #0x20                  	// #32
  4132b4:	mov	w8, wzr
  4132b8:	mov	w1, w8
  4132bc:	mov	w2, #0x1                   	// #1
  4132c0:	bl	413324 <clear@@Base+0xf7e4>
  4132c4:	ldr	w8, [sp, #24]
  4132c8:	ldr	w9, [sp, #28]
  4132cc:	add	w8, w8, w9
  4132d0:	add	w8, w8, #0x1
  4132d4:	ldr	x10, [sp, #16]
  4132d8:	ldr	w9, [x10]
  4132dc:	add	w8, w9, w8
  4132e0:	str	w8, [x10]
  4132e4:	adrp	x8, 43c000 <PC+0x798>
  4132e8:	add	x8, x8, #0xa94
  4132ec:	ldr	w9, [x8]
  4132f0:	ldr	x8, [sp, #16]
  4132f4:	ldr	w10, [x8]
  4132f8:	cmp	w9, w10
  4132fc:	b.ge	413318 <clear@@Base+0xf7d8>  // b.tcont
  413300:	mov	w0, #0x20                  	// #32
  413304:	mov	w8, wzr
  413308:	mov	w1, w8
  41330c:	mov	w2, #0x1                   	// #1
  413310:	bl	413324 <clear@@Base+0xf7e4>
  413314:	b	4132e4 <clear@@Base+0xf7a4>
  413318:	ldp	x29, x30, [sp, #80]
  41331c:	add	sp, sp, #0x60
  413320:	ret
  413324:	sub	sp, sp, #0x20
  413328:	stp	x29, x30, [sp, #16]
  41332c:	add	x29, sp, #0x10
  413330:	adrp	x8, 43c000 <PC+0x798>
  413334:	add	x8, x8, #0xa90
  413338:	adrp	x9, 43c000 <PC+0x798>
  41333c:	add	x9, x9, #0xa94
  413340:	sturb	w0, [x29, #-1]
  413344:	sturb	w1, [x29, #-2]
  413348:	str	w2, [sp, #8]
  41334c:	ldr	w10, [x8]
  413350:	add	w11, w10, #0x1
  413354:	str	w11, [x8]
  413358:	ldurb	w1, [x29, #-1]
  41335c:	ldurb	w2, [x29, #-2]
  413360:	mov	w0, w10
  413364:	str	x9, [sp]
  413368:	bl	4148b4 <clear@@Base+0x10d74>
  41336c:	ldr	w10, [sp, #8]
  413370:	ldr	x8, [sp]
  413374:	ldr	w11, [x8]
  413378:	add	w10, w11, w10
  41337c:	str	w10, [x8]
  413380:	ldp	x29, x30, [sp, #16]
  413384:	add	sp, sp, #0x20
  413388:	ret
  41338c:	stp	x29, x30, [sp, #-16]!
  413390:	mov	x29, sp
  413394:	adrp	x8, 43c000 <PC+0x798>
  413398:	add	x8, x8, #0xa94
  41339c:	ldr	w0, [x8]
  4133a0:	bl	4133ac <clear@@Base+0xf86c>
  4133a4:	ldp	x29, x30, [sp], #16
  4133a8:	ret
  4133ac:	sub	sp, sp, #0x90
  4133b0:	stp	x29, x30, [sp, #128]
  4133b4:	add	x29, sp, #0x80
  4133b8:	adrp	x8, 43c000 <PC+0x798>
  4133bc:	add	x8, x8, #0xa94
  4133c0:	adrp	x9, 43c000 <PC+0x798>
  4133c4:	add	x9, x9, #0xac0
  4133c8:	adrp	x10, 43c000 <PC+0x798>
  4133cc:	add	x10, x10, #0xa90
  4133d0:	adrp	x11, 43c000 <PC+0x798>
  4133d4:	add	x11, x11, #0xa80
  4133d8:	adrp	x12, 43c000 <PC+0x798>
  4133dc:	add	x12, x12, #0xa88
  4133e0:	stur	w0, [x29, #-4]
  4133e4:	stur	xzr, [x29, #-16]
  4133e8:	stur	wzr, [x29, #-24]
  4133ec:	ldur	w13, [x29, #-4]
  4133f0:	ldr	w14, [x8]
  4133f4:	ldr	w15, [x9]
  4133f8:	subs	w14, w14, w15
  4133fc:	cmp	w13, w14
  413400:	str	x8, [sp, #64]
  413404:	str	x9, [sp, #56]
  413408:	str	x10, [sp, #48]
  41340c:	str	x11, [sp, #40]
  413410:	str	x12, [sp, #32]
  413414:	b.le	413430 <clear@@Base+0xf8f0>
  413418:	ldr	x8, [sp, #64]
  41341c:	ldr	w9, [x8]
  413420:	ldr	x10, [sp, #56]
  413424:	ldr	w11, [x10]
  413428:	subs	w9, w9, w11
  41342c:	stur	w9, [x29, #-4]
  413430:	ldur	w8, [x29, #-4]
  413434:	ldr	x9, [sp, #48]
  413438:	ldr	w10, [x9]
  41343c:	ldr	x11, [sp, #56]
  413440:	ldr	w12, [x11]
  413444:	subs	w10, w10, w12
  413448:	cmp	w8, w10
  41344c:	b.le	413468 <clear@@Base+0xf928>
  413450:	ldr	x8, [sp, #48]
  413454:	ldr	w9, [x8]
  413458:	ldr	x10, [sp, #56]
  41345c:	ldr	w11, [x10]
  413460:	subs	w9, w9, w11
  413464:	stur	w9, [x29, #-4]
  413468:	ldr	x8, [sp, #56]
  41346c:	ldr	w9, [x8]
  413470:	stur	w9, [x29, #-32]
  413474:	stur	w9, [x29, #-28]
  413478:	ldur	w8, [x29, #-24]
  41347c:	ldur	w9, [x29, #-4]
  413480:	mov	w10, #0x0                   	// #0
  413484:	cmp	w8, w9
  413488:	str	w10, [sp, #28]
  41348c:	b.gt	4134a8 <clear@@Base+0xf968>
  413490:	ldur	w8, [x29, #-32]
  413494:	ldr	x9, [sp, #48]
  413498:	ldr	w10, [x9]
  41349c:	cmp	w8, w10
  4134a0:	cset	w8, lt  // lt = tstop
  4134a4:	str	w8, [sp, #28]
  4134a8:	ldr	w8, [sp, #28]
  4134ac:	tbnz	w8, #0, 4134b4 <clear@@Base+0xf974>
  4134b0:	b	413990 <clear@@Base+0xfe50>
  4134b4:	ldr	x8, [sp, #40]
  4134b8:	ldr	x9, [x8]
  4134bc:	ldursw	x10, [x29, #-32]
  4134c0:	add	x9, x9, x10
  4134c4:	ldrb	w11, [x9]
  4134c8:	sturb	w11, [x29, #-17]
  4134cc:	adrp	x9, 440000 <PC+0x4798>
  4134d0:	add	x9, x9, #0x290
  4134d4:	ldr	w11, [x9]
  4134d8:	cmp	w11, #0x2
  4134dc:	b.ne	41361c <clear@@Base+0xfadc>  // b.any
  4134e0:	ldurb	w8, [x29, #-17]
  4134e4:	mov	w9, w8
  4134e8:	cmp	x9, #0x1b
  4134ec:	b.eq	413500 <clear@@Base+0xf9c0>  // b.none
  4134f0:	ldurb	w8, [x29, #-17]
  4134f4:	mov	w9, w8
  4134f8:	cmp	x9, #0x9b
  4134fc:	b.ne	41361c <clear@@Base+0xfadc>  // b.any
  413500:	ldurb	w8, [x29, #-17]
  413504:	ldr	x9, [sp, #40]
  413508:	ldr	x10, [x9]
  41350c:	ldursw	x11, [x29, #-28]
  413510:	add	x10, x10, x11
  413514:	strb	w8, [x10]
  413518:	ldr	x10, [sp, #32]
  41351c:	ldr	x11, [x10]
  413520:	ldursw	x12, [x29, #-32]
  413524:	mov	w8, w12
  413528:	add	w8, w8, #0x1
  41352c:	stur	w8, [x29, #-32]
  413530:	add	x11, x11, x12
  413534:	ldrb	w8, [x11]
  413538:	ldr	x11, [x10]
  41353c:	ldursw	x12, [x29, #-28]
  413540:	mov	w13, w12
  413544:	add	w13, w13, #0x1
  413548:	stur	w13, [x29, #-28]
  41354c:	add	x11, x11, x12
  413550:	strb	w8, [x11]
  413554:	ldur	w8, [x29, #-32]
  413558:	ldr	x9, [sp, #48]
  41355c:	ldr	w10, [x9]
  413560:	mov	w11, #0x0                   	// #0
  413564:	cmp	w8, w10
  413568:	str	w11, [sp, #24]
  41356c:	b.ge	41358c <clear@@Base+0xfa4c>  // b.tcont
  413570:	ldr	x8, [sp, #40]
  413574:	ldr	x9, [x8]
  413578:	ldursw	x10, [x29, #-32]
  41357c:	ldrb	w11, [x9, x10]
  413580:	cmp	w11, #0x0
  413584:	cset	w11, ne  // ne = any
  413588:	str	w11, [sp, #24]
  41358c:	ldr	w8, [sp, #24]
  413590:	tbnz	w8, #0, 413598 <clear@@Base+0xfa58>
  413594:	b	413618 <clear@@Base+0xfad8>
  413598:	ldr	x8, [sp, #40]
  41359c:	ldr	x9, [x8]
  4135a0:	ldursw	x10, [x29, #-32]
  4135a4:	add	x9, x9, x10
  4135a8:	ldrb	w11, [x9]
  4135ac:	ldr	x9, [x8]
  4135b0:	ldursw	x10, [x29, #-28]
  4135b4:	add	x9, x9, x10
  4135b8:	strb	w11, [x9]
  4135bc:	ldr	x9, [sp, #32]
  4135c0:	ldr	x10, [x9]
  4135c4:	ldursw	x12, [x29, #-32]
  4135c8:	add	x10, x10, x12
  4135cc:	ldrb	w11, [x10]
  4135d0:	ldr	x10, [x9]
  4135d4:	ldursw	x12, [x29, #-28]
  4135d8:	mov	w13, w12
  4135dc:	add	w13, w13, #0x1
  4135e0:	stur	w13, [x29, #-28]
  4135e4:	add	x10, x10, x12
  4135e8:	strb	w11, [x10]
  4135ec:	ldr	x10, [x8]
  4135f0:	ldursw	x12, [x29, #-32]
  4135f4:	mov	w11, w12
  4135f8:	add	w11, w11, #0x1
  4135fc:	stur	w11, [x29, #-32]
  413600:	ldrb	w11, [x10, x12]
  413604:	mov	w0, w11
  413608:	bl	413aa8 <clear@@Base+0xff68>
  41360c:	cbnz	w0, 413614 <clear@@Base+0xfad4>
  413610:	b	413618 <clear@@Base+0xfad8>
  413614:	b	413554 <clear@@Base+0xfa14>
  413618:	b	413478 <clear@@Base+0xf938>
  41361c:	stur	wzr, [x29, #-40]
  413620:	ldurb	w8, [x29, #-17]
  413624:	and	w8, w8, #0x80
  413628:	cbz	w8, 4136c4 <clear@@Base+0xfb84>
  41362c:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  413630:	add	x8, x8, #0xe10
  413634:	ldr	w9, [x8]
  413638:	cbz	w9, 4136c4 <clear@@Base+0xfb84>
  41363c:	ldurb	w0, [x29, #-17]
  413640:	bl	406a90 <clear@@Base+0x2f50>
  413644:	stur	w0, [x29, #-36]
  413648:	ldur	w8, [x29, #-32]
  41364c:	ldur	w9, [x29, #-36]
  413650:	add	w8, w8, w9
  413654:	ldr	x10, [sp, #48]
  413658:	ldr	w9, [x10]
  41365c:	cmp	w8, w9
  413660:	b.le	413668 <clear@@Base+0xfb28>
  413664:	b	413990 <clear@@Base+0xfe50>
  413668:	ldr	x8, [sp, #40]
  41366c:	ldr	x9, [x8]
  413670:	ldursw	x10, [x29, #-32]
  413674:	add	x0, x9, x10
  413678:	bl	406d4c <clear@@Base+0x320c>
  41367c:	stur	x0, [x29, #-56]
  413680:	ldur	x0, [x29, #-56]
  413684:	bl	407124 <clear@@Base+0x35e4>
  413688:	cbnz	w0, 4136b8 <clear@@Base+0xfb78>
  41368c:	ldur	x0, [x29, #-16]
  413690:	ldur	x1, [x29, #-56]
  413694:	bl	4072c4 <clear@@Base+0x3784>
  413698:	cbnz	w0, 4136b8 <clear@@Base+0xfb78>
  41369c:	ldur	x0, [x29, #-56]
  4136a0:	bl	407298 <clear@@Base+0x3758>
  4136a4:	mov	w8, #0x1                   	// #1
  4136a8:	mov	w9, #0x2                   	// #2
  4136ac:	cmp	w0, #0x0
  4136b0:	csel	w8, w9, w8, ne  // ne = any
  4136b4:	stur	w8, [x29, #-40]
  4136b8:	ldur	x8, [x29, #-56]
  4136bc:	stur	x8, [x29, #-16]
  4136c0:	b	41373c <clear@@Base+0xfbfc>
  4136c4:	mov	w8, #0x1                   	// #1
  4136c8:	stur	w8, [x29, #-36]
  4136cc:	ldurb	w8, [x29, #-17]
  4136d0:	cmp	w8, #0x8
  4136d4:	b.ne	413720 <clear@@Base+0xfbe0>  // b.any
  4136d8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4136dc:	add	x8, x8, #0xe10
  4136e0:	ldr	w9, [x8]
  4136e4:	mov	w10, #0x0                   	// #0
  4136e8:	str	w10, [sp, #20]
  4136ec:	cbz	w9, 413704 <clear@@Base+0xfbc4>
  4136f0:	ldur	x0, [x29, #-16]
  4136f4:	bl	407298 <clear@@Base+0x3758>
  4136f8:	cmp	w0, #0x0
  4136fc:	cset	w8, ne  // ne = any
  413700:	str	w8, [sp, #20]
  413704:	ldr	w8, [sp, #20]
  413708:	mov	w9, #0xffffffff            	// #-1
  41370c:	mov	w10, #0xfffffffe            	// #-2
  413710:	tst	w8, #0x1
  413714:	csel	w8, w10, w9, ne  // ne = any
  413718:	stur	w8, [x29, #-40]
  41371c:	b	413738 <clear@@Base+0xfbf8>
  413720:	ldurb	w8, [x29, #-17]
  413724:	mov	w0, w8
  413728:	bl	4064d0 <clear@@Base+0x2990>
  41372c:	cbnz	w0, 413738 <clear@@Base+0xfbf8>
  413730:	mov	w8, #0x1                   	// #1
  413734:	stur	w8, [x29, #-40]
  413738:	stur	xzr, [x29, #-16]
  41373c:	ldur	w8, [x29, #-40]
  413740:	cmp	w8, #0x2
  413744:	b.ne	4137cc <clear@@Base+0xfc8c>  // b.any
  413748:	ldur	w8, [x29, #-4]
  41374c:	ldur	w9, [x29, #-24]
  413750:	subs	w8, w8, w9
  413754:	cmp	w8, #0x1
  413758:	b.ne	4137cc <clear@@Base+0xfc8c>  // b.any
  41375c:	ldr	x8, [sp, #32]
  413760:	ldr	x9, [x8]
  413764:	ldursw	x10, [x29, #-32]
  413768:	add	x9, x9, x10
  41376c:	ldrb	w11, [x9]
  413770:	ldr	x9, [x8]
  413774:	ldursw	x10, [x29, #-28]
  413778:	add	x9, x9, x10
  41377c:	strb	w11, [x9]
  413780:	ldr	x9, [sp, #40]
  413784:	ldr	x10, [x9]
  413788:	ldursw	x12, [x29, #-28]
  41378c:	mov	w11, w12
  413790:	add	w11, w11, #0x1
  413794:	stur	w11, [x29, #-28]
  413798:	add	x10, x10, x12
  41379c:	mov	w11, #0x20                  	// #32
  4137a0:	strb	w11, [x10]
  4137a4:	mov	x10, #0x20                  	// #32
  4137a8:	stur	x10, [x29, #-16]
  4137ac:	ldur	w11, [x29, #-36]
  4137b0:	ldur	w13, [x29, #-32]
  4137b4:	add	w11, w13, w11
  4137b8:	stur	w11, [x29, #-32]
  4137bc:	ldur	w11, [x29, #-24]
  4137c0:	add	w11, w11, #0x1
  4137c4:	stur	w11, [x29, #-24]
  4137c8:	b	413478 <clear@@Base+0xf938>
  4137cc:	ldur	w8, [x29, #-28]
  4137d0:	cmp	w8, #0x0
  4137d4:	cset	w8, le
  4137d8:	tbnz	w8, #0, 4137f8 <clear@@Base+0xfcb8>
  4137dc:	ldr	x8, [sp, #32]
  4137e0:	ldr	x9, [x8]
  4137e4:	ldur	w10, [x29, #-28]
  4137e8:	subs	w10, w10, #0x1
  4137ec:	ldrb	w10, [x9, w10, sxtw]
  4137f0:	str	w10, [sp, #16]
  4137f4:	b	413800 <clear@@Base+0xfcc0>
  4137f8:	mov	w8, wzr
  4137fc:	str	w8, [sp, #16]
  413800:	ldr	w8, [sp, #16]
  413804:	stur	w8, [x29, #-44]
  413808:	ldur	w8, [x29, #-32]
  41380c:	ldur	w9, [x29, #-36]
  413810:	add	w8, w8, w9
  413814:	ldr	x10, [sp, #48]
  413818:	ldr	w9, [x10]
  41381c:	cmp	w8, w9
  413820:	b.ge	413844 <clear@@Base+0xfd04>  // b.tcont
  413824:	ldr	x8, [sp, #32]
  413828:	ldr	x9, [x8]
  41382c:	ldur	w10, [x29, #-32]
  413830:	ldur	w11, [x29, #-36]
  413834:	add	w10, w10, w11
  413838:	ldrb	w10, [x9, w10, sxtw]
  41383c:	str	w10, [sp, #12]
  413840:	b	41384c <clear@@Base+0xfd0c>
  413844:	ldur	w8, [x29, #-44]
  413848:	str	w8, [sp, #12]
  41384c:	ldr	w8, [sp, #12]
  413850:	stur	w8, [x29, #-48]
  413854:	ldr	x9, [sp, #32]
  413858:	ldr	x10, [x9]
  41385c:	ldursw	x11, [x29, #-32]
  413860:	ldrb	w0, [x10, x11]
  413864:	ldur	w1, [x29, #-44]
  413868:	bl	403ee0 <clear@@Base+0x3a0>
  41386c:	cbnz	w0, 41393c <clear@@Base+0xfdfc>
  413870:	ldr	x8, [sp, #32]
  413874:	ldr	x9, [x8]
  413878:	ldursw	x10, [x29, #-32]
  41387c:	ldrb	w0, [x9, x10]
  413880:	ldur	w1, [x29, #-48]
  413884:	bl	403ee0 <clear@@Base+0x3a0>
  413888:	cbnz	w0, 41393c <clear@@Base+0xfdfc>
  41388c:	ldr	x8, [sp, #32]
  413890:	ldr	x9, [x8]
  413894:	ldursw	x10, [x29, #-32]
  413898:	ldrb	w0, [x9, x10]
  41389c:	bl	414ffc <clear@@Base+0x114bc>
  4138a0:	ldur	w11, [x29, #-40]
  4138a4:	add	w11, w11, w0
  4138a8:	stur	w11, [x29, #-40]
  4138ac:	ldur	w11, [x29, #-32]
  4138b0:	ldur	w12, [x29, #-36]
  4138b4:	add	w11, w11, w12
  4138b8:	ldr	x8, [sp, #48]
  4138bc:	ldr	w12, [x8]
  4138c0:	cmp	w11, w12
  4138c4:	b.ge	4138e8 <clear@@Base+0xfda8>  // b.tcont
  4138c8:	ldr	x8, [sp, #32]
  4138cc:	ldr	x9, [x8]
  4138d0:	ldursw	x10, [x29, #-32]
  4138d4:	ldrb	w0, [x9, x10]
  4138d8:	bl	4150bc <clear@@Base+0x1157c>
  4138dc:	ldur	w11, [x29, #-40]
  4138e0:	add	w11, w11, w0
  4138e4:	stur	w11, [x29, #-40]
  4138e8:	ldur	w0, [x29, #-44]
  4138ec:	ldur	w1, [x29, #-48]
  4138f0:	bl	403ee0 <clear@@Base+0x3a0>
  4138f4:	cbz	w0, 41393c <clear@@Base+0xfdfc>
  4138f8:	ldur	w0, [x29, #-44]
  4138fc:	bl	4150bc <clear@@Base+0x1157c>
  413900:	ldur	w8, [x29, #-40]
  413904:	add	w8, w8, w0
  413908:	stur	w8, [x29, #-40]
  41390c:	ldur	w8, [x29, #-32]
  413910:	ldur	w9, [x29, #-36]
  413914:	add	w8, w8, w9
  413918:	ldr	x10, [sp, #48]
  41391c:	ldr	w9, [x10]
  413920:	cmp	w8, w9
  413924:	b.ge	41393c <clear@@Base+0xfdfc>  // b.tcont
  413928:	ldur	w0, [x29, #-48]
  41392c:	bl	414ffc <clear@@Base+0x114bc>
  413930:	ldur	w8, [x29, #-40]
  413934:	add	w8, w8, w0
  413938:	stur	w8, [x29, #-40]
  41393c:	ldur	w8, [x29, #-4]
  413940:	ldur	w9, [x29, #-24]
  413944:	subs	w8, w8, w9
  413948:	ldur	w9, [x29, #-40]
  41394c:	cmp	w8, w9
  413950:	b.ge	413958 <clear@@Base+0xfe18>  // b.tcont
  413954:	b	413990 <clear@@Base+0xfe50>
  413958:	ldur	w8, [x29, #-36]
  41395c:	ldur	w9, [x29, #-32]
  413960:	add	w8, w9, w8
  413964:	stur	w8, [x29, #-32]
  413968:	ldur	w8, [x29, #-40]
  41396c:	ldur	w9, [x29, #-24]
  413970:	add	w8, w9, w8
  413974:	stur	w8, [x29, #-24]
  413978:	ldur	w8, [x29, #-24]
  41397c:	cmp	w8, #0x0
  413980:	cset	w8, ge  // ge = tcont
  413984:	tbnz	w8, #0, 41398c <clear@@Base+0xfe4c>
  413988:	stur	wzr, [x29, #-24]
  41398c:	b	413478 <clear@@Base+0xf938>
  413990:	ldur	w8, [x29, #-32]
  413994:	ldr	x9, [sp, #48]
  413998:	ldr	w10, [x9]
  41399c:	cmp	w8, w10
  4139a0:	b.ge	413a08 <clear@@Base+0xfec8>  // b.tcont
  4139a4:	ldr	x8, [sp, #40]
  4139a8:	ldr	x9, [x8]
  4139ac:	ldursw	x10, [x29, #-32]
  4139b0:	add	x9, x9, x10
  4139b4:	ldrb	w11, [x9]
  4139b8:	ldr	x9, [x8]
  4139bc:	ldursw	x10, [x29, #-28]
  4139c0:	add	x9, x9, x10
  4139c4:	strb	w11, [x9]
  4139c8:	ldr	x9, [sp, #32]
  4139cc:	ldr	x10, [x9]
  4139d0:	ldursw	x12, [x29, #-32]
  4139d4:	mov	w11, w12
  4139d8:	add	w11, w11, #0x1
  4139dc:	stur	w11, [x29, #-32]
  4139e0:	add	x10, x10, x12
  4139e4:	ldrb	w11, [x10]
  4139e8:	ldr	x10, [x9]
  4139ec:	ldursw	x12, [x29, #-28]
  4139f0:	mov	w13, w12
  4139f4:	add	w13, w13, #0x1
  4139f8:	stur	w13, [x29, #-28]
  4139fc:	add	x10, x10, x12
  413a00:	strb	w11, [x10]
  413a04:	b	413990 <clear@@Base+0xfe50>
  413a08:	ldur	w8, [x29, #-28]
  413a0c:	ldr	x9, [sp, #48]
  413a10:	str	w8, [x9]
  413a14:	ldur	w8, [x29, #-24]
  413a18:	ldr	x10, [sp, #64]
  413a1c:	ldr	w11, [x10]
  413a20:	subs	w8, w11, w8
  413a24:	str	w8, [x10]
  413a28:	ldur	w8, [x29, #-24]
  413a2c:	adrp	x12, 43c000 <PC+0x798>
  413a30:	add	x12, x12, #0xaa0
  413a34:	ldr	w11, [x12]
  413a38:	add	w8, w11, w8
  413a3c:	str	w8, [x12]
  413a40:	ldp	x29, x30, [sp, #128]
  413a44:	add	sp, sp, #0x90
  413a48:	ret
  413a4c:	sub	sp, sp, #0x20
  413a50:	stp	x29, x30, [sp, #16]
  413a54:	add	x29, sp, #0x10
  413a58:	str	x0, [sp]
  413a5c:	ldr	x0, [sp]
  413a60:	bl	413014 <clear@@Base+0xf4d4>
  413a64:	cbnz	w0, 413a70 <clear@@Base+0xff30>
  413a68:	stur	wzr, [x29, #-4]
  413a6c:	b	413a98 <clear@@Base+0xff58>
  413a70:	adrp	x8, 43c000 <PC+0x798>
  413a74:	add	x8, x8, #0xa70
  413a78:	ldr	x0, [x8]
  413a7c:	ldr	x8, [sp]
  413a80:	and	w1, w8, #0xff
  413a84:	bl	401ad0 <strchr@plt>
  413a88:	cmp	x0, #0x0
  413a8c:	cset	w8, ne  // ne = any
  413a90:	and	w8, w8, #0x1
  413a94:	stur	w8, [x29, #-4]
  413a98:	ldur	w0, [x29, #-4]
  413a9c:	ldp	x29, x30, [sp, #16]
  413aa0:	add	sp, sp, #0x20
  413aa4:	ret
  413aa8:	sub	sp, sp, #0x20
  413aac:	stp	x29, x30, [sp, #16]
  413ab0:	add	x29, sp, #0x10
  413ab4:	str	x0, [sp]
  413ab8:	ldr	x0, [sp]
  413abc:	bl	413014 <clear@@Base+0xf4d4>
  413ac0:	cbnz	w0, 413acc <clear@@Base+0xff8c>
  413ac4:	stur	wzr, [x29, #-4]
  413ac8:	b	413b08 <clear@@Base+0xffc8>
  413acc:	ldr	x0, [sp]
  413ad0:	bl	413a4c <clear@@Base+0xff0c>
  413ad4:	cbz	w0, 413ae0 <clear@@Base+0xffa0>
  413ad8:	stur	wzr, [x29, #-4]
  413adc:	b	413b08 <clear@@Base+0xffc8>
  413ae0:	adrp	x8, 43c000 <PC+0x798>
  413ae4:	add	x8, x8, #0xa78
  413ae8:	ldr	x0, [x8]
  413aec:	ldr	x8, [sp]
  413af0:	and	w1, w8, #0xff
  413af4:	bl	401ad0 <strchr@plt>
  413af8:	cmp	x0, #0x0
  413afc:	cset	w8, ne  // ne = any
  413b00:	and	w8, w8, #0x1
  413b04:	stur	w8, [x29, #-4]
  413b08:	ldur	w0, [x29, #-4]
  413b0c:	ldp	x29, x30, [sp, #16]
  413b10:	add	sp, sp, #0x20
  413b14:	ret
  413b18:	sub	sp, sp, #0x30
  413b1c:	stp	x29, x30, [sp, #32]
  413b20:	add	x29, sp, #0x20
  413b24:	stur	x0, [x29, #-8]
  413b28:	str	x1, [sp, #16]
  413b2c:	ldur	x0, [x29, #-8]
  413b30:	ldr	x2, [sp, #16]
  413b34:	mov	w1, #0x1                   	// #1
  413b38:	bl	406f4c <clear@@Base+0x340c>
  413b3c:	str	x0, [sp, #8]
  413b40:	ldur	x8, [x29, #-8]
  413b44:	ldr	x8, [x8]
  413b48:	ldr	x9, [sp, #16]
  413b4c:	mov	w10, #0x0                   	// #0
  413b50:	cmp	x8, x9
  413b54:	str	w10, [sp, #4]
  413b58:	b.cs	413b70 <clear@@Base+0x10030>  // b.hs, b.nlast
  413b5c:	ldr	x0, [sp, #8]
  413b60:	bl	413aa8 <clear@@Base+0xff68>
  413b64:	cmp	w0, #0x0
  413b68:	cset	w8, ne  // ne = any
  413b6c:	str	w8, [sp, #4]
  413b70:	ldr	w8, [sp, #4]
  413b74:	tbnz	w8, #0, 413b2c <clear@@Base+0xffec>
  413b78:	ldp	x29, x30, [sp, #32]
  413b7c:	add	sp, sp, #0x30
  413b80:	ret
  413b84:	sub	sp, sp, #0x60
  413b88:	stp	x29, x30, [sp, #80]
  413b8c:	add	x29, sp, #0x50
  413b90:	adrp	x8, 43c000 <PC+0x798>
  413b94:	add	x8, x8, #0xab8
  413b98:	adrp	x9, 43c000 <PC+0x798>
  413b9c:	add	x9, x9, #0xaac
  413ba0:	adrp	x10, 43c000 <PC+0x798>
  413ba4:	add	x10, x10, #0xad0
  413ba8:	adrp	x11, 43c000 <PC+0x798>
  413bac:	add	x11, x11, #0xad8
  413bb0:	adrp	x12, 43c000 <PC+0x798>
  413bb4:	add	x12, x12, #0xadc
  413bb8:	sturb	w0, [x29, #-5]
  413bbc:	stur	x1, [x29, #-16]
  413bc0:	ldr	x13, [x8]
  413bc4:	stur	x8, [x29, #-32]
  413bc8:	str	x9, [sp, #40]
  413bcc:	str	x10, [sp, #32]
  413bd0:	str	x11, [sp, #24]
  413bd4:	str	x12, [sp, #16]
  413bd8:	cbz	x13, 413c38 <clear@@Base+0x100f8>
  413bdc:	ldurb	w8, [x29, #-5]
  413be0:	cmp	w8, #0xd
  413be4:	b.ne	413c00 <clear@@Base+0x100c0>  // b.any
  413be8:	ldur	x8, [x29, #-32]
  413bec:	ldr	x9, [x8]
  413bf0:	cmp	x9, #0xd
  413bf4:	b.ne	413c00 <clear@@Base+0x100c0>  // b.any
  413bf8:	stur	wzr, [x29, #-4]
  413bfc:	b	413f4c <clear@@Base+0x1040c>
  413c00:	ldur	x8, [x29, #-32]
  413c04:	ldr	x0, [x8]
  413c08:	adrp	x9, 43c000 <PC+0x798>
  413c0c:	add	x9, x9, #0xac8
  413c10:	ldr	x2, [x9]
  413c14:	mov	x9, xzr
  413c18:	mov	x1, x9
  413c1c:	bl	413f5c <clear@@Base+0x1041c>
  413c20:	cbz	w0, 413c30 <clear@@Base+0x100f0>
  413c24:	mov	w8, #0x1                   	// #1
  413c28:	stur	w8, [x29, #-4]
  413c2c:	b	413f4c <clear@@Base+0x1040c>
  413c30:	ldur	x8, [x29, #-32]
  413c34:	str	xzr, [x8]
  413c38:	ldurb	w8, [x29, #-5]
  413c3c:	cmp	w8, #0xd
  413c40:	b.ne	413cd0 <clear@@Base+0x10190>  // b.any
  413c44:	adrp	x8, 440000 <PC+0x4798>
  413c48:	add	x8, x8, #0x28c
  413c4c:	ldr	w9, [x8]
  413c50:	cbnz	w9, 413cd0 <clear@@Base+0x10190>
  413c54:	ldr	x8, [sp, #40]
  413c58:	ldr	w9, [x8]
  413c5c:	cmp	w9, #0x0
  413c60:	cset	w9, le
  413c64:	tbnz	w9, #0, 413ca8 <clear@@Base+0x10168>
  413c68:	ldr	x8, [sp, #32]
  413c6c:	ldr	x0, [x8]
  413c70:	bl	4144e8 <clear@@Base+0x109a8>
  413c74:	stur	w0, [x29, #-20]
  413c78:	ldur	w9, [x29, #-20]
  413c7c:	add	w9, w9, #0x1
  413c80:	ldr	x8, [sp, #24]
  413c84:	str	w9, [x8]
  413c88:	ldr	x10, [sp, #40]
  413c8c:	str	wzr, [x10]
  413c90:	ldur	w9, [x29, #-20]
  413c94:	cbz	w9, 413ca8 <clear@@Base+0x10168>
  413c98:	ldr	x8, [sp, #24]
  413c9c:	ldr	w9, [x8]
  413ca0:	stur	w9, [x29, #-4]
  413ca4:	b	413f4c <clear@@Base+0x1040c>
  413ca8:	ldurb	w8, [x29, #-5]
  413cac:	mov	w9, w8
  413cb0:	ldur	x10, [x29, #-32]
  413cb4:	str	x9, [x10]
  413cb8:	ldur	x9, [x29, #-16]
  413cbc:	adrp	x11, 43c000 <PC+0x798>
  413cc0:	add	x11, x11, #0xac8
  413cc4:	str	x9, [x11]
  413cc8:	stur	wzr, [x29, #-4]
  413ccc:	b	413f4c <clear@@Base+0x1040c>
  413cd0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  413cd4:	add	x8, x8, #0xe10
  413cd8:	ldr	w9, [x8]
  413cdc:	cbnz	w9, 413d00 <clear@@Base+0x101c0>
  413ce0:	ldurb	w8, [x29, #-5]
  413ce4:	mov	w0, w8
  413ce8:	ldur	x2, [x29, #-16]
  413cec:	mov	x9, xzr
  413cf0:	mov	x1, x9
  413cf4:	bl	413f5c <clear@@Base+0x1041c>
  413cf8:	stur	w0, [x29, #-20]
  413cfc:	b	413e80 <clear@@Base+0x10340>
  413d00:	ldr	x8, [sp, #40]
  413d04:	ldr	w9, [x8]
  413d08:	cbnz	w9, 413da4 <clear@@Base+0x10264>
  413d0c:	mov	w8, #0x1                   	// #1
  413d10:	ldr	x9, [sp, #24]
  413d14:	str	w8, [x9]
  413d18:	ldurb	w8, [x29, #-5]
  413d1c:	ldr	x10, [sp, #16]
  413d20:	strb	w8, [x10]
  413d24:	ldurb	w8, [x29, #-5]
  413d28:	and	w8, w8, #0x80
  413d2c:	cbnz	w8, 413d50 <clear@@Base+0x10210>
  413d30:	ldurb	w8, [x29, #-5]
  413d34:	mov	w0, w8
  413d38:	ldur	x2, [x29, #-16]
  413d3c:	mov	x9, xzr
  413d40:	mov	x1, x9
  413d44:	bl	413f5c <clear@@Base+0x1041c>
  413d48:	stur	w0, [x29, #-20]
  413d4c:	b	413da0 <clear@@Base+0x10260>
  413d50:	ldurb	w8, [x29, #-5]
  413d54:	and	w8, w8, #0xc0
  413d58:	cmp	w8, #0xc0
  413d5c:	b.ne	413d94 <clear@@Base+0x10254>  // b.any
  413d60:	ldurb	w8, [x29, #-5]
  413d64:	and	w8, w8, #0xfe
  413d68:	cmp	w8, #0xfe
  413d6c:	b.eq	413d94 <clear@@Base+0x10254>  // b.none
  413d70:	ldurb	w0, [x29, #-5]
  413d74:	bl	406a90 <clear@@Base+0x2f50>
  413d78:	ldr	x8, [sp, #40]
  413d7c:	str	w0, [x8]
  413d80:	ldur	x9, [x29, #-16]
  413d84:	ldr	x10, [sp, #32]
  413d88:	str	x9, [x10]
  413d8c:	stur	wzr, [x29, #-4]
  413d90:	b	413f4c <clear@@Base+0x1040c>
  413d94:	ldur	x0, [x29, #-16]
  413d98:	bl	4144e8 <clear@@Base+0x109a8>
  413d9c:	stur	w0, [x29, #-20]
  413da0:	b	413e80 <clear@@Base+0x10340>
  413da4:	ldurb	w8, [x29, #-5]
  413da8:	and	w8, w8, #0xc0
  413dac:	cmp	w8, #0x80
  413db0:	b.ne	413e4c <clear@@Base+0x1030c>  // b.any
  413db4:	ldurb	w8, [x29, #-5]
  413db8:	ldr	x9, [sp, #24]
  413dbc:	ldrsw	x10, [x9]
  413dc0:	mov	w11, w10
  413dc4:	add	w11, w11, #0x1
  413dc8:	str	w11, [x9]
  413dcc:	ldr	x12, [sp, #16]
  413dd0:	add	x10, x12, x10
  413dd4:	strb	w8, [x10]
  413dd8:	ldr	w8, [x9]
  413ddc:	ldr	x10, [sp, #40]
  413de0:	ldr	w11, [x10]
  413de4:	cmp	w8, w11
  413de8:	b.ge	413df4 <clear@@Base+0x102b4>  // b.tcont
  413dec:	stur	wzr, [x29, #-4]
  413df0:	b	413f4c <clear@@Base+0x1040c>
  413df4:	ldr	x8, [sp, #24]
  413df8:	ldr	w1, [x8]
  413dfc:	ldr	x0, [sp, #16]
  413e00:	bl	406b50 <clear@@Base+0x3010>
  413e04:	cbz	w0, 413e28 <clear@@Base+0x102e8>
  413e08:	ldr	x0, [sp, #16]
  413e0c:	bl	406d4c <clear@@Base+0x320c>
  413e10:	ldr	x8, [sp, #32]
  413e14:	ldr	x2, [x8]
  413e18:	ldr	x1, [sp, #16]
  413e1c:	bl	413f5c <clear@@Base+0x1041c>
  413e20:	stur	w0, [x29, #-20]
  413e24:	b	413e40 <clear@@Base+0x10300>
  413e28:	ldr	x8, [sp, #32]
  413e2c:	ldr	x0, [x8]
  413e30:	bl	4144e8 <clear@@Base+0x109a8>
  413e34:	stur	w0, [x29, #-20]
  413e38:	ldr	x8, [sp, #24]
  413e3c:	str	w0, [x8]
  413e40:	ldr	x8, [sp, #40]
  413e44:	str	wzr, [x8]
  413e48:	b	413e80 <clear@@Base+0x10340>
  413e4c:	ldr	x8, [sp, #32]
  413e50:	ldr	x0, [x8]
  413e54:	bl	4144e8 <clear@@Base+0x109a8>
  413e58:	stur	w0, [x29, #-20]
  413e5c:	ldur	w9, [x29, #-20]
  413e60:	add	w9, w9, #0x1
  413e64:	ldr	x8, [sp, #24]
  413e68:	str	w9, [x8]
  413e6c:	ldr	x10, [sp, #40]
  413e70:	str	wzr, [x10]
  413e74:	ldur	w9, [x29, #-20]
  413e78:	cbnz	w9, 413e80 <clear@@Base+0x10340>
  413e7c:	b	413d0c <clear@@Base+0x101cc>
  413e80:	adrp	x8, 43c000 <PC+0x798>
  413e84:	add	x8, x8, #0xaa0
  413e88:	ldr	w9, [x8]
  413e8c:	adrp	x8, 440000 <PC+0x4798>
  413e90:	add	x8, x8, #0x220
  413e94:	ldr	w10, [x8]
  413e98:	cmp	w9, w10
  413e9c:	b.ge	413f0c <clear@@Base+0x103cc>  // b.tcont
  413ea0:	adrp	x8, 43c000 <PC+0x798>
  413ea4:	add	x8, x8, #0xa94
  413ea8:	ldr	w9, [x8]
  413eac:	adrp	x8, 440000 <PC+0x4798>
  413eb0:	add	x8, x8, #0x1c4
  413eb4:	ldr	w10, [x8]
  413eb8:	mov	w11, #0x2                   	// #2
  413ebc:	sdiv	w10, w10, w11
  413ec0:	cmp	w9, w10
  413ec4:	b.le	413f0c <clear@@Base+0x103cc>
  413ec8:	adrp	x8, 43c000 <PC+0x798>
  413ecc:	add	x8, x8, #0xa80
  413ed0:	ldr	x8, [x8]
  413ed4:	adrp	x9, 43c000 <PC+0x798>
  413ed8:	add	x9, x9, #0xa90
  413edc:	ldrsw	x9, [x9]
  413ee0:	add	x8, x8, x9
  413ee4:	mov	w10, #0x0                   	// #0
  413ee8:	strb	w10, [x8]
  413eec:	adrp	x8, 440000 <PC+0x4798>
  413ef0:	add	x8, x8, #0x220
  413ef4:	ldr	w10, [x8]
  413ef8:	adrp	x8, 43c000 <PC+0x798>
  413efc:	add	x8, x8, #0xaa0
  413f00:	ldr	w11, [x8]
  413f04:	subs	w0, w10, w11
  413f08:	bl	4133ac <clear@@Base+0xf86c>
  413f0c:	ldur	w8, [x29, #-20]
  413f10:	cbz	w8, 413f44 <clear@@Base+0x10404>
  413f14:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  413f18:	add	x8, x8, #0xe10
  413f1c:	ldr	w9, [x8]
  413f20:	cbnz	w9, 413f30 <clear@@Base+0x103f0>
  413f24:	mov	w8, #0x1                   	// #1
  413f28:	str	w8, [sp, #12]
  413f2c:	b	413f3c <clear@@Base+0x103fc>
  413f30:	ldr	x8, [sp, #24]
  413f34:	ldr	w9, [x8]
  413f38:	str	w9, [sp, #12]
  413f3c:	ldr	w8, [sp, #12]
  413f40:	stur	w8, [x29, #-20]
  413f44:	ldur	w8, [x29, #-20]
  413f48:	stur	w8, [x29, #-4]
  413f4c:	ldur	w0, [x29, #-4]
  413f50:	ldp	x29, x30, [sp, #80]
  413f54:	add	sp, sp, #0x60
  413f58:	ret
  413f5c:	sub	sp, sp, #0xa0
  413f60:	stp	x29, x30, [sp, #144]
  413f64:	add	x29, sp, #0x90
  413f68:	adrp	x8, 43c000 <PC+0x798>
  413f6c:	add	x8, x8, #0xaa4
  413f70:	adrp	x9, 43c000 <PC+0x798>
  413f74:	add	x9, x9, #0xa80
  413f78:	adrp	x10, 43c000 <PC+0x798>
  413f7c:	add	x10, x10, #0xa90
  413f80:	adrp	x11, 43c000 <PC+0x798>
  413f84:	add	x11, x11, #0xaa8
  413f88:	adrp	x12, 43b000 <winch@@Base+0x1be04>
  413f8c:	add	x12, x12, #0xe10
  413f90:	adrp	x13, 440000 <PC+0x4798>
  413f94:	add	x13, x13, #0x290
  413f98:	adrp	x14, 440000 <PC+0x4798>
  413f9c:	add	x14, x14, #0x28c
  413fa0:	stur	x0, [x29, #-16]
  413fa4:	stur	x1, [x29, #-24]
  413fa8:	stur	x2, [x29, #-32]
  413fac:	stur	wzr, [x29, #-36]
  413fb0:	ldur	x15, [x29, #-16]
  413fb4:	cmp	x15, #0x8
  413fb8:	stur	x8, [x29, #-64]
  413fbc:	str	x9, [sp, #72]
  413fc0:	str	x10, [sp, #64]
  413fc4:	str	x11, [sp, #56]
  413fc8:	str	x12, [sp, #48]
  413fcc:	str	x13, [sp, #40]
  413fd0:	str	x14, [sp, #32]
  413fd4:	b.ne	4140cc <clear@@Base+0x1058c>  // b.any
  413fd8:	ldr	x8, [sp, #32]
  413fdc:	ldr	w9, [x8]
  413fe0:	cmp	w9, #0x2
  413fe4:	b.ne	413fec <clear@@Base+0x104ac>  // b.any
  413fe8:	b	41431c <clear@@Base+0x107dc>
  413fec:	ldr	x8, [sp, #64]
  413ff0:	ldr	w9, [x8]
  413ff4:	adrp	x10, 43c000 <PC+0x798>
  413ff8:	add	x10, x10, #0xac0
  413ffc:	ldr	w11, [x10]
  414000:	cmp	w9, w11
  414004:	b.le	41404c <clear@@Base+0x1050c>
  414008:	adrp	x8, 43c000 <PC+0x798>
  41400c:	add	x8, x8, #0xa94
  414010:	ldr	w9, [x8]
  414014:	adrp	x8, 43c000 <PC+0x798>
  414018:	add	x8, x8, #0xac0
  41401c:	ldr	w10, [x8]
  414020:	cmp	w9, w10
  414024:	b.le	41404c <clear@@Base+0x1050c>
  414028:	adrp	x8, 43c000 <PC+0x798>
  41402c:	add	x8, x8, #0xa88
  414030:	ldr	x8, [x8]
  414034:	ldr	x9, [sp, #64]
  414038:	ldr	w10, [x9]
  41403c:	subs	w10, w10, #0x1
  414040:	ldrb	w10, [x8, w10, sxtw]
  414044:	and	w10, w10, #0x30
  414048:	cbz	w10, 41406c <clear@@Base+0x1052c>
  41404c:	ldur	x1, [x29, #-32]
  414050:	mov	x0, #0x8                   	// #8
  414054:	bl	41517c <clear@@Base+0x1163c>
  414058:	cbz	w0, 414068 <clear@@Base+0x10528>
  41405c:	mov	w8, #0x1                   	// #1
  414060:	stur	w8, [x29, #-4]
  414064:	b	4144d8 <clear@@Base+0x10998>
  414068:	b	4140c4 <clear@@Base+0x10584>
  41406c:	ldr	x8, [sp, #32]
  414070:	ldr	w9, [x8]
  414074:	cmp	w9, #0x1
  414078:	b.ne	4140ac <clear@@Base+0x1056c>  // b.any
  41407c:	ldur	x0, [x29, #-16]
  414080:	ldur	x3, [x29, #-32]
  414084:	mov	w8, wzr
  414088:	mov	w1, w8
  41408c:	mov	x9, xzr
  414090:	mov	x2, x9
  414094:	bl	41546c <clear@@Base+0x1192c>
  414098:	cbz	w0, 4140a8 <clear@@Base+0x10568>
  41409c:	mov	w8, #0x1                   	// #1
  4140a0:	stur	w8, [x29, #-4]
  4140a4:	b	4144d8 <clear@@Base+0x10998>
  4140a8:	b	4140c4 <clear@@Base+0x10584>
  4140ac:	ldr	x8, [sp, #32]
  4140b0:	ldr	w9, [x8]
  4140b4:	cbnz	w9, 4140c4 <clear@@Base+0x10584>
  4140b8:	bl	4158d8 <clear@@Base+0x11d98>
  4140bc:	ldur	x8, [x29, #-64]
  4140c0:	str	w0, [x8]
  4140c4:	stur	wzr, [x29, #-4]
  4140c8:	b	4144d8 <clear@@Base+0x10998>
  4140cc:	ldur	x8, [x29, #-64]
  4140d0:	ldr	w9, [x8]
  4140d4:	cmp	w9, #0x0
  4140d8:	cset	w9, le
  4140dc:	tbnz	w9, #0, 414234 <clear@@Base+0x106f4>
  4140e0:	ldr	x8, [sp, #48]
  4140e4:	ldr	w9, [x8]
  4140e8:	mov	w10, wzr
  4140ec:	mov	w11, #0xffffffff            	// #-1
  4140f0:	cmp	w9, #0x0
  4140f4:	csel	w9, w11, w10, ne  // ne = any
  4140f8:	ldur	x12, [x29, #-64]
  4140fc:	str	w9, [x12]
  414100:	ldr	w9, [x8]
  414104:	cbz	w9, 414128 <clear@@Base+0x105e8>
  414108:	ldr	x8, [sp, #72]
  41410c:	ldr	x9, [x8]
  414110:	ldr	x10, [sp, #64]
  414114:	ldrsw	x11, [x10]
  414118:	add	x0, x9, x11
  41411c:	bl	406d4c <clear@@Base+0x320c>
  414120:	stur	x0, [x29, #-48]
  414124:	b	414144 <clear@@Base+0x10604>
  414128:	ldr	x8, [sp, #72]
  41412c:	ldr	x9, [x8]
  414130:	ldr	x10, [sp, #64]
  414134:	ldrsw	x11, [x10]
  414138:	ldrb	w12, [x9, x11]
  41413c:	mov	w9, w12
  414140:	stur	x9, [x29, #-48]
  414144:	adrp	x8, 43c000 <PC+0x798>
  414148:	add	x8, x8, #0xa88
  41414c:	ldr	x8, [x8]
  414150:	ldr	x9, [sp, #64]
  414154:	ldrsw	x10, [x9]
  414158:	ldrb	w11, [x8, x10]
  41415c:	stur	w11, [x29, #-36]
  414160:	ldur	x8, [x29, #-16]
  414164:	ldur	x10, [x29, #-48]
  414168:	cmp	x8, x10
  41416c:	b.ne	4141dc <clear@@Base+0x1069c>  // b.any
  414170:	ldur	x8, [x29, #-16]
  414174:	cmp	x8, #0x5f
  414178:	b.ne	4141cc <clear@@Base+0x1068c>  // b.any
  41417c:	ldur	w8, [x29, #-36]
  414180:	and	w8, w8, #0x3
  414184:	cbz	w8, 414198 <clear@@Base+0x10658>
  414188:	ldur	w8, [x29, #-36]
  41418c:	orr	w8, w8, #0x3
  414190:	stur	w8, [x29, #-36]
  414194:	b	4141c8 <clear@@Base+0x10688>
  414198:	ldr	x8, [sp, #56]
  41419c:	ldr	w9, [x8]
  4141a0:	cbz	w9, 4141bc <clear@@Base+0x1067c>
  4141a4:	ldr	x8, [sp, #56]
  4141a8:	ldr	w9, [x8]
  4141ac:	ldur	w10, [x29, #-36]
  4141b0:	orr	w9, w10, w9
  4141b4:	stur	w9, [x29, #-36]
  4141b8:	b	4141c8 <clear@@Base+0x10688>
  4141bc:	ldur	w8, [x29, #-36]
  4141c0:	orr	w8, w8, #0x2
  4141c4:	stur	w8, [x29, #-36]
  4141c8:	b	4141d8 <clear@@Base+0x10698>
  4141cc:	ldur	w8, [x29, #-36]
  4141d0:	orr	w8, w8, #0x2
  4141d4:	stur	w8, [x29, #-36]
  4141d8:	b	414230 <clear@@Base+0x106f0>
  4141dc:	ldur	x8, [x29, #-16]
  4141e0:	cmp	x8, #0x5f
  4141e4:	b.ne	414218 <clear@@Base+0x106d8>  // b.any
  4141e8:	ldur	w8, [x29, #-36]
  4141ec:	orr	w8, w8, #0x1
  4141f0:	stur	w8, [x29, #-36]
  4141f4:	ldur	x9, [x29, #-48]
  4141f8:	stur	x9, [x29, #-16]
  4141fc:	ldr	x9, [sp, #72]
  414200:	ldr	x10, [x9]
  414204:	ldr	x11, [sp, #64]
  414208:	ldrsw	x12, [x11]
  41420c:	add	x10, x10, x12
  414210:	stur	x10, [x29, #-24]
  414214:	b	414230 <clear@@Base+0x106f0>
  414218:	ldur	x8, [x29, #-48]
  41421c:	cmp	x8, #0x5f
  414220:	b.ne	414230 <clear@@Base+0x106f0>  // b.any
  414224:	ldur	w8, [x29, #-36]
  414228:	orr	w8, w8, #0x1
  41422c:	stur	w8, [x29, #-36]
  414230:	b	414290 <clear@@Base+0x10750>
  414234:	ldur	x8, [x29, #-64]
  414238:	ldr	w9, [x8]
  41423c:	cmp	w9, #0x0
  414240:	cset	w9, ge  // ge = tcont
  414244:	tbnz	w9, #0, 414290 <clear@@Base+0x10750>
  414248:	ldur	x0, [x29, #-16]
  41424c:	bl	407124 <clear@@Base+0x35e4>
  414250:	cbnz	w0, 414278 <clear@@Base+0x10738>
  414254:	ldr	x8, [sp, #72]
  414258:	ldr	x9, [x8]
  41425c:	ldr	x10, [sp, #64]
  414260:	ldrsw	x11, [x10]
  414264:	add	x0, x9, x11
  414268:	bl	406d4c <clear@@Base+0x320c>
  41426c:	ldur	x1, [x29, #-16]
  414270:	bl	4072c4 <clear@@Base+0x3784>
  414274:	cbz	w0, 414288 <clear@@Base+0x10748>
  414278:	ldr	x8, [sp, #56]
  41427c:	ldr	w9, [x8]
  414280:	stur	w9, [x29, #-36]
  414284:	b	414290 <clear@@Base+0x10750>
  414288:	ldur	x8, [x29, #-64]
  41428c:	str	wzr, [x8]
  414290:	ldur	x8, [x29, #-16]
  414294:	cmp	x8, #0x9
  414298:	b.ne	4142f4 <clear@@Base+0x107b4>  // b.any
  41429c:	ldr	x8, [sp, #32]
  4142a0:	ldr	w9, [x8]
  4142a4:	subs	w10, w9, #0x0
  4142a8:	cmp	w10, #0x1
  4142ac:	str	w9, [sp, #28]
  4142b0:	b.ls	4142d4 <clear@@Base+0x10794>  // b.plast
  4142b4:	b	4142b8 <clear@@Base+0x10778>
  4142b8:	ldr	w8, [sp, #28]
  4142bc:	cmp	w8, #0x2
  4142c0:	cset	w9, eq  // eq = none
  4142c4:	eor	w9, w9, #0x1
  4142c8:	tbnz	w9, #0, 4142f0 <clear@@Base+0x107b0>
  4142cc:	b	4142d0 <clear@@Base+0x10790>
  4142d0:	b	41431c <clear@@Base+0x107dc>
  4142d4:	ldur	w0, [x29, #-36]
  4142d8:	ldur	x1, [x29, #-32]
  4142dc:	bl	415a68 <clear@@Base+0x11f28>
  4142e0:	cbz	w0, 4142f0 <clear@@Base+0x107b0>
  4142e4:	mov	w8, #0x1                   	// #1
  4142e8:	stur	w8, [x29, #-4]
  4142ec:	b	4144d8 <clear@@Base+0x10998>
  4142f0:	b	4144d4 <clear@@Base+0x10994>
  4142f4:	ldr	x8, [sp, #48]
  4142f8:	ldr	w9, [x8]
  4142fc:	cbz	w9, 41430c <clear@@Base+0x107cc>
  414300:	ldur	x0, [x29, #-16]
  414304:	bl	413014 <clear@@Base+0xf4d4>
  414308:	cbz	w0, 4143a4 <clear@@Base+0x10864>
  41430c:	ldur	x8, [x29, #-16]
  414310:	and	x0, x8, #0xff
  414314:	bl	4064d0 <clear@@Base+0x2990>
  414318:	cbz	w0, 4143a4 <clear@@Base+0x10864>
  41431c:	ldr	x8, [sp, #40]
  414320:	ldr	w9, [x8]
  414324:	cmp	w9, #0x1
  414328:	b.eq	414354 <clear@@Base+0x10814>  // b.none
  41432c:	ldr	x8, [sp, #40]
  414330:	ldr	w9, [x8]
  414334:	cmp	w9, #0x2
  414338:	b.ne	414380 <clear@@Base+0x10840>  // b.any
  41433c:	ldur	x8, [x29, #-16]
  414340:	cmp	x8, #0x1b
  414344:	b.eq	414354 <clear@@Base+0x10814>  // b.none
  414348:	ldur	x8, [x29, #-16]
  41434c:	cmp	x8, #0x9b
  414350:	b.ne	414380 <clear@@Base+0x10840>  // b.any
  414354:	ldur	x0, [x29, #-16]
  414358:	ldur	x2, [x29, #-24]
  41435c:	ldur	x3, [x29, #-32]
  414360:	mov	w8, wzr
  414364:	mov	w1, w8
  414368:	bl	41546c <clear@@Base+0x1192c>
  41436c:	cbz	w0, 41437c <clear@@Base+0x1083c>
  414370:	mov	w8, #0x1                   	// #1
  414374:	stur	w8, [x29, #-4]
  414378:	b	4144d8 <clear@@Base+0x10998>
  41437c:	b	4143a0 <clear@@Base+0x10860>
  414380:	ldur	x8, [x29, #-16]
  414384:	and	x0, x8, #0xff
  414388:	ldur	x1, [x29, #-32]
  41438c:	bl	41517c <clear@@Base+0x1163c>
  414390:	cbz	w0, 4143a0 <clear@@Base+0x10860>
  414394:	mov	w8, #0x1                   	// #1
  414398:	stur	w8, [x29, #-4]
  41439c:	b	4144d8 <clear@@Base+0x10998>
  4143a0:	b	4144d4 <clear@@Base+0x10994>
  4143a4:	ldr	x8, [sp, #48]
  4143a8:	ldr	w9, [x8]
  4143ac:	cbz	w9, 4144b0 <clear@@Base+0x10970>
  4143b0:	ldr	x8, [sp, #40]
  4143b4:	ldr	w9, [x8]
  4143b8:	cmp	w9, #0x1
  4143bc:	b.eq	4144b0 <clear@@Base+0x10970>  // b.none
  4143c0:	ldur	x0, [x29, #-16]
  4143c4:	bl	406448 <clear@@Base+0x2908>
  4143c8:	cbz	w0, 4144b0 <clear@@Base+0x10970>
  4143cc:	ldur	x0, [x29, #-16]
  4143d0:	bl	4065fc <clear@@Base+0x2abc>
  4143d4:	stur	x0, [x29, #-56]
  4143d8:	adrp	x8, 43c000 <PC+0x798>
  4143dc:	add	x8, x8, #0xa94
  4143e0:	ldr	w9, [x8]
  4143e4:	ldur	x0, [x29, #-56]
  4143e8:	str	w9, [sp, #24]
  4143ec:	bl	4017e0 <strlen@plt>
  4143f0:	ldr	w9, [sp, #24]
  4143f4:	add	w10, w9, w0
  4143f8:	subs	w10, w10, #0x1
  4143fc:	adrp	x8, 438000 <winch@@Base+0x18e04>
  414400:	add	x8, x8, #0x728
  414404:	ldr	w1, [x8]
  414408:	mov	x0, #0x20                  	// #32
  41440c:	mov	x11, xzr
  414410:	mov	x2, x11
  414414:	str	w10, [sp, #20]
  414418:	str	x8, [sp, #8]
  41441c:	bl	4152a4 <clear@@Base+0x11764>
  414420:	ldr	w9, [sp, #20]
  414424:	add	w10, w9, w0
  414428:	ldr	x8, [sp, #8]
  41442c:	ldr	w0, [x8]
  414430:	str	w10, [sp, #4]
  414434:	bl	4150bc <clear@@Base+0x1157c>
  414438:	ldr	w9, [sp, #4]
  41443c:	add	w10, w9, w0
  414440:	adrp	x8, 440000 <PC+0x4798>
  414444:	add	x8, x8, #0x1c4
  414448:	ldr	w12, [x8]
  41444c:	cmp	w10, w12
  414450:	b.le	414460 <clear@@Base+0x10920>
  414454:	mov	w8, #0x1                   	// #1
  414458:	stur	w8, [x29, #-4]
  41445c:	b	4144d8 <clear@@Base+0x10998>
  414460:	ldur	x8, [x29, #-56]
  414464:	ldrb	w9, [x8]
  414468:	cbz	w9, 4144ac <clear@@Base+0x1096c>
  41446c:	ldur	x8, [x29, #-56]
  414470:	ldrb	w9, [x8]
  414474:	mov	w0, w9
  414478:	ldur	x3, [x29, #-32]
  41447c:	mov	w1, #0x20                  	// #32
  414480:	mov	x8, xzr
  414484:	mov	x2, x8
  414488:	bl	41546c <clear@@Base+0x1192c>
  41448c:	cbz	w0, 41449c <clear@@Base+0x1095c>
  414490:	mov	w8, #0x1                   	// #1
  414494:	stur	w8, [x29, #-4]
  414498:	b	4144d8 <clear@@Base+0x10998>
  41449c:	ldur	x8, [x29, #-56]
  4144a0:	add	x8, x8, #0x1
  4144a4:	stur	x8, [x29, #-56]
  4144a8:	b	414460 <clear@@Base+0x10920>
  4144ac:	b	4144d4 <clear@@Base+0x10994>
  4144b0:	ldur	x0, [x29, #-16]
  4144b4:	ldur	w1, [x29, #-36]
  4144b8:	ldur	x2, [x29, #-24]
  4144bc:	ldur	x3, [x29, #-32]
  4144c0:	bl	41546c <clear@@Base+0x1192c>
  4144c4:	cbz	w0, 4144d4 <clear@@Base+0x10994>
  4144c8:	mov	w8, #0x1                   	// #1
  4144cc:	stur	w8, [x29, #-4]
  4144d0:	b	4144d8 <clear@@Base+0x10998>
  4144d4:	stur	wzr, [x29, #-4]
  4144d8:	ldur	w0, [x29, #-4]
  4144dc:	ldp	x29, x30, [sp, #144]
  4144e0:	add	sp, sp, #0xa0
  4144e4:	ret
  4144e8:	sub	sp, sp, #0x30
  4144ec:	stp	x29, x30, [sp, #32]
  4144f0:	add	x29, sp, #0x20
  4144f4:	str	x0, [sp, #16]
  4144f8:	str	wzr, [sp, #12]
  4144fc:	ldr	w8, [sp, #12]
  414500:	adrp	x9, 43c000 <PC+0x798>
  414504:	add	x9, x9, #0xad8
  414508:	ldr	w10, [x9]
  41450c:	cmp	w8, w10
  414510:	b.ge	414560 <clear@@Base+0x10a20>  // b.tcont
  414514:	ldrsw	x8, [sp, #12]
  414518:	adrp	x9, 43c000 <PC+0x798>
  41451c:	add	x9, x9, #0xadc
  414520:	ldrb	w10, [x9, x8]
  414524:	mov	w0, w10
  414528:	ldr	x1, [sp, #16]
  41452c:	bl	41517c <clear@@Base+0x1163c>
  414530:	cbz	w0, 414550 <clear@@Base+0x10a10>
  414534:	adrp	x8, 43c000 <PC+0x798>
  414538:	add	x8, x8, #0xad8
  41453c:	ldr	w9, [x8]
  414540:	ldr	w10, [sp, #12]
  414544:	subs	w9, w9, w10
  414548:	stur	w9, [x29, #-4]
  41454c:	b	414564 <clear@@Base+0x10a24>
  414550:	ldr	w8, [sp, #12]
  414554:	add	w8, w8, #0x1
  414558:	str	w8, [sp, #12]
  41455c:	b	4144fc <clear@@Base+0x109bc>
  414560:	stur	wzr, [x29, #-4]
  414564:	ldur	w0, [x29, #-4]
  414568:	ldp	x29, x30, [sp, #32]
  41456c:	add	sp, sp, #0x30
  414570:	ret
  414574:	sub	sp, sp, #0x20
  414578:	stp	x29, x30, [sp, #16]
  41457c:	add	x29, sp, #0x10
  414580:	adrp	x8, 43c000 <PC+0x798>
  414584:	add	x8, x8, #0xaac
  414588:	stur	wzr, [x29, #-4]
  41458c:	ldr	w9, [x8]
  414590:	cmp	w9, #0x0
  414594:	cset	w9, le
  414598:	tbnz	w9, #0, 4145bc <clear@@Base+0x10a7c>
  41459c:	adrp	x8, 43c000 <PC+0x798>
  4145a0:	add	x8, x8, #0xad0
  4145a4:	ldr	x0, [x8]
  4145a8:	bl	4144e8 <clear@@Base+0x109a8>
  4145ac:	stur	w0, [x29, #-4]
  4145b0:	adrp	x8, 43c000 <PC+0x798>
  4145b4:	add	x8, x8, #0xaac
  4145b8:	str	wzr, [x8]
  4145bc:	ldur	w0, [x29, #-4]
  4145c0:	ldp	x29, x30, [sp, #16]
  4145c4:	add	sp, sp, #0x20
  4145c8:	ret
  4145cc:	sub	sp, sp, #0x40
  4145d0:	stp	x29, x30, [sp, #48]
  4145d4:	add	x29, sp, #0x30
  4145d8:	adrp	x8, 43c000 <PC+0x798>
  4145dc:	add	x8, x8, #0xab8
  4145e0:	adrp	x9, 43c000 <PC+0x798>
  4145e4:	add	x9, x9, #0xa94
  4145e8:	adrp	x10, 440000 <PC+0x4798>
  4145ec:	add	x10, x10, #0x1c4
  4145f0:	stur	w0, [x29, #-4]
  4145f4:	stur	w1, [x29, #-8]
  4145f8:	stur	w2, [x29, #-12]
  4145fc:	str	x8, [sp, #24]
  414600:	str	x9, [sp, #16]
  414604:	str	x10, [sp, #8]
  414608:	bl	414574 <clear@@Base+0x10a34>
  41460c:	ldr	x8, [sp, #24]
  414610:	ldr	x9, [x8]
  414614:	cbz	x9, 414650 <clear@@Base+0x10b10>
  414618:	ldr	x8, [sp, #24]
  41461c:	ldr	x9, [x8]
  414620:	cmp	x9, #0xd
  414624:	b.ne	414630 <clear@@Base+0x10af0>  // b.any
  414628:	ldur	w8, [x29, #-4]
  41462c:	cbnz	w8, 414650 <clear@@Base+0x10b10>
  414630:	ldr	x8, [sp, #24]
  414634:	ldr	x0, [x8]
  414638:	adrp	x9, 43c000 <PC+0x798>
  41463c:	add	x9, x9, #0xac8
  414640:	ldr	x2, [x9]
  414644:	mov	x9, xzr
  414648:	mov	x1, x9
  41464c:	bl	413f5c <clear@@Base+0x1041c>
  414650:	adrp	x8, 43c000 <PC+0x798>
  414654:	add	x8, x8, #0xaa0
  414658:	ldr	w9, [x8]
  41465c:	adrp	x8, 440000 <PC+0x4798>
  414660:	add	x8, x8, #0x220
  414664:	ldr	w10, [x8]
  414668:	cmp	w9, w10
  41466c:	b.ge	414690 <clear@@Base+0x10b50>  // b.tcont
  414670:	adrp	x8, 440000 <PC+0x4798>
  414674:	add	x8, x8, #0x220
  414678:	ldr	w9, [x8]
  41467c:	adrp	x8, 43c000 <PC+0x798>
  414680:	add	x8, x8, #0xaa0
  414684:	ldr	w10, [x8]
  414688:	subs	w0, w9, w10
  41468c:	bl	4133ac <clear@@Base+0xf86c>
  414690:	ldur	w8, [x29, #-8]
  414694:	cbz	w8, 414748 <clear@@Base+0x10c08>
  414698:	adrp	x8, 440000 <PC+0x4798>
  41469c:	add	x8, x8, #0x2a4
  4146a0:	ldrb	w9, [x8]
  4146a4:	cbz	w9, 414748 <clear@@Base+0x10c08>
  4146a8:	ldr	x8, [sp, #16]
  4146ac:	ldr	w9, [x8]
  4146b0:	ldr	x10, [sp, #8]
  4146b4:	ldr	w11, [x10]
  4146b8:	cmp	w9, w11
  4146bc:	b.lt	4146ec <clear@@Base+0x10bac>  // b.tstop
  4146c0:	adrp	x8, 43c000 <PC+0x798>
  4146c4:	add	x8, x8, #0xa9c
  4146c8:	ldr	w9, [x8]
  4146cc:	ldr	x8, [sp, #16]
  4146d0:	str	w9, [x8]
  4146d4:	adrp	x10, 43c000 <PC+0x798>
  4146d8:	add	x10, x10, #0xa98
  4146dc:	ldr	w9, [x10]
  4146e0:	adrp	x10, 43c000 <PC+0x798>
  4146e4:	add	x10, x10, #0xa90
  4146e8:	str	w9, [x10]
  4146ec:	bl	414838 <clear@@Base+0x10cf8>
  4146f0:	ldr	x8, [sp, #16]
  4146f4:	ldr	w9, [x8]
  4146f8:	ldr	x10, [sp, #8]
  4146fc:	ldr	w11, [x10]
  414700:	subs	w11, w11, #0x1
  414704:	cmp	w9, w11
  414708:	b.ge	414724 <clear@@Base+0x10be4>  // b.tcont
  41470c:	mov	w0, #0x20                  	// #32
  414710:	mov	w8, wzr
  414714:	mov	w1, w8
  414718:	mov	w2, #0x1                   	// #1
  41471c:	bl	413324 <clear@@Base+0xf7e4>
  414720:	b	4146f0 <clear@@Base+0x10bb0>
  414724:	adrp	x8, 440000 <PC+0x4798>
  414728:	add	x8, x8, #0x2a4
  41472c:	ldrb	w0, [x8]
  414730:	adrp	x8, 440000 <PC+0x4798>
  414734:	add	x8, x8, #0x228
  414738:	ldr	w1, [x8]
  41473c:	mov	w2, #0x1                   	// #1
  414740:	bl	413324 <clear@@Base+0xf7e4>
  414744:	b	41474c <clear@@Base+0x10c0c>
  414748:	bl	414838 <clear@@Base+0x10cf8>
  41474c:	ldr	x8, [sp, #16]
  414750:	ldr	w9, [x8]
  414754:	ldr	x10, [sp, #8]
  414758:	ldr	w11, [x10]
  41475c:	cmp	w9, w11
  414760:	b.lt	4147a0 <clear@@Base+0x10c60>  // b.tstop
  414764:	adrp	x8, 440000 <PC+0x4798>
  414768:	add	x8, x8, #0x1d4
  41476c:	ldr	w9, [x8]
  414770:	cbz	w9, 4147a0 <clear@@Base+0x10c60>
  414774:	ldur	w8, [x29, #-4]
  414778:	cbz	w8, 41478c <clear@@Base+0x10c4c>
  41477c:	adrp	x8, 440000 <PC+0x4798>
  414780:	add	x8, x8, #0x1a4
  414784:	ldr	w9, [x8]
  414788:	cbnz	w9, 4147a0 <clear@@Base+0x10c60>
  41478c:	adrp	x8, 440000 <PC+0x4798>
  414790:	add	x8, x8, #0x290
  414794:	ldr	w9, [x8]
  414798:	cmp	w9, #0x1
  41479c:	b.ne	4147b8 <clear@@Base+0x10c78>  // b.any
  4147a0:	mov	w0, #0xa                   	// #10
  4147a4:	mov	w8, wzr
  4147a8:	mov	w1, w8
  4147ac:	mov	w2, w8
  4147b0:	bl	413324 <clear@@Base+0xf7e4>
  4147b4:	b	414810 <clear@@Base+0x10cd0>
  4147b8:	adrp	x8, 440000 <PC+0x4798>
  4147bc:	add	x8, x8, #0x1a4
  4147c0:	ldr	w9, [x8]
  4147c4:	cbz	w9, 414810 <clear@@Base+0x10cd0>
  4147c8:	ldr	x8, [sp, #16]
  4147cc:	ldr	w9, [x8]
  4147d0:	ldr	x10, [sp, #8]
  4147d4:	ldr	w11, [x10]
  4147d8:	cmp	w9, w11
  4147dc:	b.lt	414810 <clear@@Base+0x10cd0>  // b.tstop
  4147e0:	ldur	w8, [x29, #-12]
  4147e4:	cbz	w8, 414810 <clear@@Base+0x10cd0>
  4147e8:	mov	w0, #0x20                  	// #32
  4147ec:	mov	w8, wzr
  4147f0:	mov	w1, w8
  4147f4:	mov	w2, #0x1                   	// #1
  4147f8:	str	w8, [sp, #4]
  4147fc:	bl	413324 <clear@@Base+0xf7e4>
  414800:	mov	w0, #0x8                   	// #8
  414804:	ldr	w1, [sp, #4]
  414808:	mov	w2, #0xffffffff            	// #-1
  41480c:	bl	413324 <clear@@Base+0xf7e4>
  414810:	adrp	x8, 43c000 <PC+0x798>
  414814:	add	x8, x8, #0xa90
  414818:	ldr	w0, [x8]
  41481c:	mov	w9, wzr
  414820:	mov	w1, w9
  414824:	mov	w2, w9
  414828:	bl	4148b4 <clear@@Base+0x10d74>
  41482c:	ldp	x29, x30, [sp, #48]
  414830:	add	sp, sp, #0x40
  414834:	ret
  414838:	sub	sp, sp, #0x20
  41483c:	stp	x29, x30, [sp, #16]
  414840:	add	x29, sp, #0x10
  414844:	adrp	x8, 425000 <winch@@Base+0x5e04>
  414848:	add	x8, x8, #0x46e
  41484c:	adrp	x9, 440000 <PC+0x4798>
  414850:	add	x9, x9, #0x290
  414854:	str	x8, [sp, #8]
  414858:	ldr	w10, [x9]
  41485c:	cmp	w10, #0x2
  414860:	b.ne	414870 <clear@@Base+0x10d30>  // b.any
  414864:	mov	x0, #0x6d                  	// #109
  414868:	bl	413a4c <clear@@Base+0xff0c>
  41486c:	cbnz	w0, 414874 <clear@@Base+0x10d34>
  414870:	b	4148a8 <clear@@Base+0x10d68>
  414874:	ldr	x8, [sp, #8]
  414878:	ldrb	w9, [x8]
  41487c:	cbz	w9, 4148a8 <clear@@Base+0x10d68>
  414880:	ldr	x8, [sp, #8]
  414884:	ldrb	w0, [x8]
  414888:	mov	w1, #0x10                  	// #16
  41488c:	mov	w9, wzr
  414890:	mov	w2, w9
  414894:	bl	413324 <clear@@Base+0xf7e4>
  414898:	ldr	x8, [sp, #8]
  41489c:	add	x8, x8, #0x1
  4148a0:	str	x8, [sp, #8]
  4148a4:	b	414874 <clear@@Base+0x10d34>
  4148a8:	ldp	x29, x30, [sp, #16]
  4148ac:	add	sp, sp, #0x20
  4148b0:	ret
  4148b4:	sub	sp, sp, #0x10
  4148b8:	adrp	x8, 43c000 <PC+0x798>
  4148bc:	add	x8, x8, #0xa80
  4148c0:	adrp	x9, 43c000 <PC+0x798>
  4148c4:	add	x9, x9, #0xa88
  4148c8:	str	w0, [sp, #12]
  4148cc:	strb	w1, [sp, #11]
  4148d0:	strb	w2, [sp, #10]
  4148d4:	ldrb	w10, [sp, #11]
  4148d8:	ldr	x8, [x8]
  4148dc:	ldrsw	x11, [sp, #12]
  4148e0:	add	x8, x8, x11
  4148e4:	strb	w10, [x8]
  4148e8:	ldrb	w10, [sp, #10]
  4148ec:	ldr	x8, [x9]
  4148f0:	ldrsw	x9, [sp, #12]
  4148f4:	add	x8, x8, x9
  4148f8:	strb	w10, [x8]
  4148fc:	add	sp, sp, #0x10
  414900:	ret
  414904:	sub	sp, sp, #0x20
  414908:	stp	x29, x30, [sp, #16]
  41490c:	add	x29, sp, #0x10
  414910:	mov	w8, wzr
  414914:	mov	w2, #0x40                  	// #64
  414918:	sturb	w0, [x29, #-1]
  41491c:	ldurb	w1, [x29, #-1]
  414920:	mov	w0, w8
  414924:	bl	4148b4 <clear@@Base+0x10d74>
  414928:	ldp	x29, x30, [sp, #16]
  41492c:	add	sp, sp, #0x20
  414930:	ret
  414934:	sub	sp, sp, #0x10
  414938:	adrp	x8, 43c000 <PC+0x798>
  41493c:	add	x8, x8, #0xab0
  414940:	str	w0, [sp, #8]
  414944:	str	x1, [sp]
  414948:	ldr	w9, [x8]
  41494c:	cbz	w9, 4149b0 <clear@@Base+0x10e70>
  414950:	adrp	x8, 440000 <PC+0x4798>
  414954:	add	x8, x8, #0x2b0
  414958:	ldr	w9, [x8]
  41495c:	cbz	w9, 41498c <clear@@Base+0x10e4c>
  414960:	ldr	w8, [sp, #8]
  414964:	cbnz	w8, 414980 <clear@@Base+0x10e40>
  414968:	ldr	x8, [sp]
  41496c:	mov	w9, #0x2                   	// #2
  414970:	str	w9, [x8]
  414974:	mov	w9, #0x7e                  	// #126
  414978:	str	w9, [sp, #12]
  41497c:	b	4149e8 <clear@@Base+0x10ea8>
  414980:	ldr	w8, [sp, #8]
  414984:	subs	w8, w8, #0x1
  414988:	str	w8, [sp, #8]
  41498c:	ldr	x8, [sp]
  414990:	mov	w9, wzr
  414994:	str	wzr, [x8]
  414998:	ldr	w10, [sp, #8]
  41499c:	mov	w11, #0xa                   	// #10
  4149a0:	cmp	w10, #0x0
  4149a4:	csel	w9, w9, w11, ne  // ne = any
  4149a8:	str	w9, [sp, #12]
  4149ac:	b	4149e8 <clear@@Base+0x10ea8>
  4149b0:	adrp	x8, 43c000 <PC+0x798>
  4149b4:	add	x8, x8, #0xa88
  4149b8:	ldr	x8, [x8]
  4149bc:	ldrsw	x9, [sp, #8]
  4149c0:	ldrb	w10, [x8, x9]
  4149c4:	ldr	x8, [sp]
  4149c8:	str	w10, [x8]
  4149cc:	adrp	x8, 43c000 <PC+0x798>
  4149d0:	add	x8, x8, #0xa80
  4149d4:	ldr	x8, [x8]
  4149d8:	ldrsw	x9, [sp, #8]
  4149dc:	ldrb	w10, [x8, x9]
  4149e0:	and	w10, w10, #0xff
  4149e4:	str	w10, [sp, #12]
  4149e8:	ldr	w0, [sp, #12]
  4149ec:	add	sp, sp, #0x10
  4149f0:	ret
  4149f4:	mov	w8, #0x1                   	// #1
  4149f8:	adrp	x9, 43c000 <PC+0x798>
  4149fc:	add	x9, x9, #0xab0
  414a00:	adrp	x10, 43c000 <PC+0x798>
  414a04:	add	x10, x10, #0xaa0
  414a08:	str	w8, [x9]
  414a0c:	str	wzr, [x10]
  414a10:	ret
  414a14:	sub	sp, sp, #0x50
  414a18:	stp	x29, x30, [sp, #64]
  414a1c:	add	x29, sp, #0x40
  414a20:	mov	x8, #0xffffffffffffffff    	// #-1
  414a24:	adrp	x9, 43c000 <PC+0x798>
  414a28:	add	x9, x9, #0xa80
  414a2c:	stur	x0, [x29, #-16]
  414a30:	stur	x1, [x29, #-24]
  414a34:	str	x2, [sp, #32]
  414a38:	ldur	x10, [x29, #-16]
  414a3c:	cmp	x10, x8
  414a40:	str	x9, [sp, #8]
  414a44:	b.eq	414a68 <clear@@Base+0x10f28>  // b.none
  414a48:	ldur	x0, [x29, #-16]
  414a4c:	bl	405278 <clear@@Base+0x1738>
  414a50:	cbnz	w0, 414a68 <clear@@Base+0x10f28>
  414a54:	bl	405084 <clear@@Base+0x1544>
  414a58:	str	w0, [sp, #24]
  414a5c:	mov	w8, #0xffffffff            	// #-1
  414a60:	cmp	w0, w8
  414a64:	b.ne	414a74 <clear@@Base+0x10f34>  // b.any
  414a68:	mov	x8, #0xffffffffffffffff    	// #-1
  414a6c:	stur	x8, [x29, #-8]
  414a70:	b	414b64 <clear@@Base+0x11024>
  414a74:	str	wzr, [sp, #28]
  414a78:	ldr	w8, [sp, #24]
  414a7c:	cmp	w8, #0xa
  414a80:	b.eq	414aa8 <clear@@Base+0x10f68>  // b.none
  414a84:	ldr	w8, [sp, #24]
  414a88:	mov	w9, #0xffffffff            	// #-1
  414a8c:	cmp	w8, w9
  414a90:	b.eq	414aa8 <clear@@Base+0x10f68>  // b.none
  414a94:	adrp	x8, 440000 <PC+0x4798>
  414a98:	add	x8, x8, #0x2f0
  414a9c:	ldr	w9, [x8]
  414aa0:	and	w9, w9, #0x3
  414aa4:	cbz	w9, 414ab4 <clear@@Base+0x10f74>
  414aa8:	bl	404ed0 <clear@@Base+0x1390>
  414aac:	str	x0, [sp, #16]
  414ab0:	b	414b18 <clear@@Base+0x10fd8>
  414ab4:	ldr	w8, [sp, #28]
  414ab8:	adrp	x9, 43c000 <PC+0x798>
  414abc:	add	x9, x9, #0x868
  414ac0:	ldr	w10, [x9]
  414ac4:	subs	w10, w10, #0x1
  414ac8:	cmp	w8, w10
  414acc:	b.lt	414ae8 <clear@@Base+0x10fa8>  // b.tstop
  414ad0:	bl	414b74 <clear@@Base+0x11034>
  414ad4:	cbz	w0, 414ae8 <clear@@Base+0x10fa8>
  414ad8:	bl	404ed0 <clear@@Base+0x1390>
  414adc:	subs	x8, x0, #0x1
  414ae0:	str	x8, [sp, #16]
  414ae4:	b	414b18 <clear@@Base+0x10fd8>
  414ae8:	ldr	w8, [sp, #24]
  414aec:	ldr	x9, [sp, #8]
  414af0:	ldr	x10, [x9]
  414af4:	ldrsw	x11, [sp, #28]
  414af8:	mov	w12, w11
  414afc:	add	w12, w12, #0x1
  414b00:	str	w12, [sp, #28]
  414b04:	add	x10, x10, x11
  414b08:	strb	w8, [x10]
  414b0c:	bl	405084 <clear@@Base+0x1544>
  414b10:	str	w0, [sp, #24]
  414b14:	b	414a78 <clear@@Base+0x10f38>
  414b18:	ldr	x8, [sp, #8]
  414b1c:	ldr	x9, [x8]
  414b20:	ldrsw	x10, [sp, #28]
  414b24:	add	x9, x9, x10
  414b28:	mov	w11, #0x0                   	// #0
  414b2c:	strb	w11, [x9]
  414b30:	ldur	x9, [x29, #-24]
  414b34:	cbz	x9, 414b48 <clear@@Base+0x11008>
  414b38:	ldr	x8, [sp, #8]
  414b3c:	ldr	x9, [x8]
  414b40:	ldur	x10, [x29, #-24]
  414b44:	str	x9, [x10]
  414b48:	ldr	x8, [sp, #32]
  414b4c:	cbz	x8, 414b5c <clear@@Base+0x1101c>
  414b50:	ldr	w8, [sp, #28]
  414b54:	ldr	x9, [sp, #32]
  414b58:	str	w8, [x9]
  414b5c:	ldr	x8, [sp, #16]
  414b60:	stur	x8, [x29, #-8]
  414b64:	ldur	x0, [x29, #-8]
  414b68:	ldp	x29, x30, [sp, #64]
  414b6c:	add	sp, sp, #0x50
  414b70:	ret
  414b74:	sub	sp, sp, #0x50
  414b78:	stp	x29, x30, [sp, #64]
  414b7c:	add	x29, sp, #0x40
  414b80:	adrp	x8, 43c000 <PC+0x798>
  414b84:	add	x8, x8, #0x868
  414b88:	mov	w9, #0x2                   	// #2
  414b8c:	mov	x10, #0x1                   	// #1
  414b90:	adrp	x11, 43c000 <PC+0x798>
  414b94:	add	x11, x11, #0xa80
  414b98:	adrp	x12, 43c000 <PC+0x798>
  414b9c:	add	x12, x12, #0xa88
  414ba0:	ldr	w13, [x8]
  414ba4:	mul	w9, w13, w9
  414ba8:	stur	w9, [x29, #-8]
  414bac:	ldursw	x0, [x29, #-8]
  414bb0:	mov	x1, x10
  414bb4:	str	x8, [sp, #32]
  414bb8:	str	x10, [sp, #24]
  414bbc:	str	x11, [sp, #16]
  414bc0:	str	x12, [sp, #8]
  414bc4:	bl	401a10 <calloc@plt>
  414bc8:	stur	x0, [x29, #-16]
  414bcc:	ldursw	x0, [x29, #-8]
  414bd0:	ldr	x1, [sp, #24]
  414bd4:	bl	401a10 <calloc@plt>
  414bd8:	stur	x0, [x29, #-24]
  414bdc:	ldur	x8, [x29, #-16]
  414be0:	cbz	x8, 414bec <clear@@Base+0x110ac>
  414be4:	ldur	x8, [x29, #-24]
  414be8:	cbnz	x8, 414c18 <clear@@Base+0x110d8>
  414bec:	ldur	x8, [x29, #-24]
  414bf0:	cbz	x8, 414bfc <clear@@Base+0x110bc>
  414bf4:	ldur	x0, [x29, #-24]
  414bf8:	bl	401ac0 <free@plt>
  414bfc:	ldur	x8, [x29, #-16]
  414c00:	cbz	x8, 414c0c <clear@@Base+0x110cc>
  414c04:	ldur	x0, [x29, #-16]
  414c08:	bl	401ac0 <free@plt>
  414c0c:	mov	w8, #0x1                   	// #1
  414c10:	stur	w8, [x29, #-4]
  414c14:	b	414c9c <clear@@Base+0x1115c>
  414c18:	ldur	x0, [x29, #-16]
  414c1c:	ldr	x8, [sp, #16]
  414c20:	ldr	x1, [x8]
  414c24:	ldr	x9, [sp, #32]
  414c28:	ldrsw	x10, [x9]
  414c2c:	mov	x11, #0x1                   	// #1
  414c30:	mul	x2, x10, x11
  414c34:	str	x11, [sp]
  414c38:	bl	4017d0 <memcpy@plt>
  414c3c:	ldur	x0, [x29, #-24]
  414c40:	ldr	x8, [sp, #8]
  414c44:	ldr	x1, [x8]
  414c48:	ldr	x9, [sp, #32]
  414c4c:	ldrsw	x10, [x9]
  414c50:	ldr	x11, [sp]
  414c54:	mul	x2, x10, x11
  414c58:	bl	4017d0 <memcpy@plt>
  414c5c:	ldr	x8, [sp, #8]
  414c60:	ldr	x0, [x8]
  414c64:	bl	401ac0 <free@plt>
  414c68:	ldr	x8, [sp, #16]
  414c6c:	ldr	x0, [x8]
  414c70:	bl	401ac0 <free@plt>
  414c74:	ldur	x8, [x29, #-16]
  414c78:	ldr	x9, [sp, #16]
  414c7c:	str	x8, [x9]
  414c80:	ldur	x8, [x29, #-24]
  414c84:	ldr	x10, [sp, #8]
  414c88:	str	x8, [x10]
  414c8c:	ldur	w12, [x29, #-8]
  414c90:	ldr	x8, [sp, #32]
  414c94:	str	w12, [x8]
  414c98:	stur	wzr, [x29, #-4]
  414c9c:	ldur	w0, [x29, #-4]
  414ca0:	ldp	x29, x30, [sp, #64]
  414ca4:	add	sp, sp, #0x50
  414ca8:	ret
  414cac:	sub	sp, sp, #0x70
  414cb0:	stp	x29, x30, [sp, #96]
  414cb4:	add	x29, sp, #0x60
  414cb8:	mov	x8, #0xffffffffffffffff    	// #-1
  414cbc:	adrp	x9, 43c000 <PC+0x798>
  414cc0:	add	x9, x9, #0x868
  414cc4:	adrp	x10, 43c000 <PC+0x798>
  414cc8:	add	x10, x10, #0xa80
  414ccc:	stur	x0, [x29, #-16]
  414cd0:	stur	x1, [x29, #-24]
  414cd4:	stur	x2, [x29, #-32]
  414cd8:	ldur	x11, [x29, #-16]
  414cdc:	cmp	x11, x8
  414ce0:	str	x9, [sp, #16]
  414ce4:	str	x10, [sp, #8]
  414ce8:	b.eq	414d0c <clear@@Base+0x111cc>  // b.none
  414cec:	ldur	x8, [x29, #-16]
  414cf0:	cmp	x8, #0x0
  414cf4:	cset	w9, le
  414cf8:	tbnz	w9, #0, 414d0c <clear@@Base+0x111cc>
  414cfc:	ldur	x8, [x29, #-16]
  414d00:	subs	x0, x8, #0x1
  414d04:	bl	405278 <clear@@Base+0x1738>
  414d08:	cbz	w0, 414d18 <clear@@Base+0x111d8>
  414d0c:	mov	x8, #0xffffffffffffffff    	// #-1
  414d10:	stur	x8, [x29, #-8]
  414d14:	b	414ed4 <clear@@Base+0x11394>
  414d18:	ldr	x8, [sp, #16]
  414d1c:	ldr	w9, [x8]
  414d20:	stur	w9, [x29, #-36]
  414d24:	ldr	x10, [sp, #8]
  414d28:	ldr	x11, [x10]
  414d2c:	ldur	w9, [x29, #-36]
  414d30:	subs	w9, w9, #0x1
  414d34:	stur	w9, [x29, #-36]
  414d38:	mov	w0, w9
  414d3c:	sxtw	x12, w0
  414d40:	add	x11, x11, x12
  414d44:	mov	w9, #0x0                   	// #0
  414d48:	strb	w9, [x11]
  414d4c:	bl	405784 <clear@@Base+0x1c44>
  414d50:	stur	w0, [x29, #-40]
  414d54:	ldur	w8, [x29, #-40]
  414d58:	cmp	w8, #0xa
  414d5c:	b.eq	414d74 <clear@@Base+0x11234>  // b.none
  414d60:	adrp	x8, 440000 <PC+0x4798>
  414d64:	add	x8, x8, #0x2f0
  414d68:	ldr	w9, [x8]
  414d6c:	and	w9, w9, #0x3
  414d70:	cbz	w9, 414d84 <clear@@Base+0x11244>
  414d74:	bl	404ed0 <clear@@Base+0x1390>
  414d78:	add	x8, x0, #0x1
  414d7c:	str	x8, [sp, #48]
  414d80:	b	414e88 <clear@@Base+0x11348>
  414d84:	ldur	w8, [x29, #-40]
  414d88:	mov	w9, #0xffffffff            	// #-1
  414d8c:	cmp	w8, w9
  414d90:	b.ne	414d9c <clear@@Base+0x1125c>  // b.any
  414d94:	str	xzr, [sp, #48]
  414d98:	b	414e88 <clear@@Base+0x11348>
  414d9c:	ldur	w8, [x29, #-36]
  414da0:	cmp	w8, #0x0
  414da4:	cset	w8, gt
  414da8:	tbnz	w8, #0, 414e5c <clear@@Base+0x1131c>
  414dac:	ldr	x8, [sp, #16]
  414db0:	ldr	w9, [x8]
  414db4:	str	w9, [sp, #44]
  414db8:	bl	414b74 <clear@@Base+0x11034>
  414dbc:	cbz	w0, 414dd0 <clear@@Base+0x11290>
  414dc0:	bl	404ed0 <clear@@Base+0x1390>
  414dc4:	add	x8, x0, #0x1
  414dc8:	str	x8, [sp, #48]
  414dcc:	b	414e88 <clear@@Base+0x11348>
  414dd0:	ldr	x8, [sp, #8]
  414dd4:	ldr	x9, [x8]
  414dd8:	ldrsw	x10, [sp, #44]
  414ddc:	add	x9, x9, x10
  414de0:	mov	x10, #0xffffffffffffffff    	// #-1
  414de4:	add	x9, x9, x10
  414de8:	str	x9, [sp, #32]
  414dec:	ldr	x9, [x8]
  414df0:	ldr	x11, [sp, #16]
  414df4:	ldrsw	x12, [x11]
  414df8:	add	x9, x9, x12
  414dfc:	add	x9, x9, x10
  414e00:	str	x9, [sp, #24]
  414e04:	ldr	x8, [sp, #32]
  414e08:	ldr	x9, [sp, #8]
  414e0c:	ldr	x10, [x9]
  414e10:	cmp	x8, x10
  414e14:	b.cc	414e48 <clear@@Base+0x11308>  // b.lo, b.ul, b.last
  414e18:	ldr	x8, [sp, #32]
  414e1c:	ldrb	w9, [x8]
  414e20:	ldr	x8, [sp, #24]
  414e24:	strb	w9, [x8]
  414e28:	ldr	x8, [sp, #32]
  414e2c:	mov	x9, #0xffffffffffffffff    	// #-1
  414e30:	add	x8, x8, x9
  414e34:	str	x8, [sp, #32]
  414e38:	ldr	x8, [sp, #24]
  414e3c:	add	x8, x8, x9
  414e40:	str	x8, [sp, #24]
  414e44:	b	414e04 <clear@@Base+0x112c4>
  414e48:	ldr	x8, [sp, #16]
  414e4c:	ldr	w9, [x8]
  414e50:	ldr	w10, [sp, #44]
  414e54:	subs	w9, w9, w10
  414e58:	stur	w9, [x29, #-36]
  414e5c:	ldur	w8, [x29, #-40]
  414e60:	ldr	x9, [sp, #8]
  414e64:	ldr	x10, [x9]
  414e68:	ldur	w11, [x29, #-36]
  414e6c:	subs	w11, w11, #0x1
  414e70:	stur	w11, [x29, #-36]
  414e74:	mov	w0, w11
  414e78:	sxtw	x12, w0
  414e7c:	add	x10, x10, x12
  414e80:	strb	w8, [x10]
  414e84:	b	414d4c <clear@@Base+0x1120c>
  414e88:	ldur	x8, [x29, #-24]
  414e8c:	cbz	x8, 414ea8 <clear@@Base+0x11368>
  414e90:	ldr	x8, [sp, #8]
  414e94:	ldr	x9, [x8]
  414e98:	ldursw	x10, [x29, #-36]
  414e9c:	add	x9, x9, x10
  414ea0:	ldur	x10, [x29, #-24]
  414ea4:	str	x9, [x10]
  414ea8:	ldur	x8, [x29, #-32]
  414eac:	cbz	x8, 414ecc <clear@@Base+0x1138c>
  414eb0:	ldr	x8, [sp, #16]
  414eb4:	ldr	w9, [x8]
  414eb8:	subs	w9, w9, #0x1
  414ebc:	ldur	w10, [x29, #-36]
  414ec0:	subs	w9, w9, w10
  414ec4:	ldur	x11, [x29, #-32]
  414ec8:	str	w9, [x11]
  414ecc:	ldr	x8, [sp, #48]
  414ed0:	stur	x8, [x29, #-8]
  414ed4:	ldur	x0, [x29, #-8]
  414ed8:	ldp	x29, x30, [sp, #96]
  414edc:	add	sp, sp, #0x70
  414ee0:	ret
  414ee4:	sub	sp, sp, #0x40
  414ee8:	stp	x29, x30, [sp, #48]
  414eec:	add	x29, sp, #0x30
  414ef0:	mov	w8, wzr
  414ef4:	adrp	x9, 440000 <PC+0x4798>
  414ef8:	add	x9, x9, #0x1c4
  414efc:	mov	w10, #0x7fffffff            	// #2147483647
  414f00:	adrp	x11, 440000 <PC+0x4798>
  414f04:	add	x11, x11, #0x220
  414f08:	str	wzr, [sp, #20]
  414f0c:	ldr	w12, [x9]
  414f10:	stur	w12, [x29, #-20]
  414f14:	str	w10, [x9]
  414f18:	str	wzr, [x11]
  414f1c:	mov	w0, w8
  414f20:	str	x9, [sp, #8]
  414f24:	bl	41b45c <error@@Base+0x9d8>
  414f28:	stur	x0, [x29, #-16]
  414f2c:	str	wzr, [sp, #24]
  414f30:	ldr	w8, [sp, #24]
  414f34:	adrp	x9, 440000 <PC+0x4798>
  414f38:	add	x9, x9, #0x1b8
  414f3c:	ldr	w10, [x9]
  414f40:	mov	w11, #0x0                   	// #0
  414f44:	cmp	w8, w10
  414f48:	str	w11, [sp, #4]
  414f4c:	b.ge	414f64 <clear@@Base+0x11424>  // b.tcont
  414f50:	ldur	x8, [x29, #-16]
  414f54:	mov	x9, #0xffffffffffffffff    	// #-1
  414f58:	cmp	x8, x9
  414f5c:	cset	w10, ne  // ne = any
  414f60:	str	w10, [sp, #4]
  414f64:	ldr	w8, [sp, #4]
  414f68:	tbnz	w8, #0, 414f70 <clear@@Base+0x11430>
  414f6c:	b	414fb4 <clear@@Base+0x11474>
  414f70:	ldur	x0, [x29, #-16]
  414f74:	bl	411da4 <clear@@Base+0xe264>
  414f78:	stur	x0, [x29, #-16]
  414f7c:	adrp	x8, 43c000 <PC+0x798>
  414f80:	add	x8, x8, #0xa94
  414f84:	ldr	w9, [x8]
  414f88:	ldr	w10, [sp, #20]
  414f8c:	cmp	w9, w10
  414f90:	b.le	414fa4 <clear@@Base+0x11464>
  414f94:	adrp	x8, 43c000 <PC+0x798>
  414f98:	add	x8, x8, #0xa94
  414f9c:	ldr	w9, [x8]
  414fa0:	str	w9, [sp, #20]
  414fa4:	ldr	w8, [sp, #24]
  414fa8:	add	w8, w8, #0x1
  414fac:	str	w8, [sp, #24]
  414fb0:	b	414f30 <clear@@Base+0x113f0>
  414fb4:	ldur	w8, [x29, #-20]
  414fb8:	ldr	x9, [sp, #8]
  414fbc:	str	w8, [x9]
  414fc0:	ldr	w8, [sp, #20]
  414fc4:	ldr	w10, [x9]
  414fc8:	cmp	w8, w10
  414fcc:	b.ge	414fd8 <clear@@Base+0x11498>  // b.tcont
  414fd0:	stur	wzr, [x29, #-4]
  414fd4:	b	414fec <clear@@Base+0x114ac>
  414fd8:	ldr	w8, [sp, #20]
  414fdc:	ldr	x9, [sp, #8]
  414fe0:	ldr	w10, [x9]
  414fe4:	subs	w8, w8, w10
  414fe8:	stur	w8, [x29, #-4]
  414fec:	ldur	w0, [x29, #-4]
  414ff0:	ldp	x29, x30, [sp, #48]
  414ff4:	add	sp, sp, #0x40
  414ff8:	ret
  414ffc:	sub	sp, sp, #0x20
  415000:	stp	x29, x30, [sp, #16]
  415004:	add	x29, sp, #0x10
  415008:	stur	w0, [x29, #-4]
  41500c:	str	wzr, [sp, #8]
  415010:	ldur	w0, [x29, #-4]
  415014:	bl	403e10 <clear@@Base+0x2d0>
  415018:	stur	w0, [x29, #-4]
  41501c:	ldur	w8, [x29, #-4]
  415020:	and	w8, w8, #0x1
  415024:	cbz	w8, 415040 <clear@@Base+0x11500>
  415028:	adrp	x8, 440000 <PC+0x4798>
  41502c:	add	x8, x8, #0x1ec
  415030:	ldr	w9, [x8]
  415034:	ldr	w10, [sp, #8]
  415038:	add	w9, w10, w9
  41503c:	str	w9, [sp, #8]
  415040:	ldur	w8, [x29, #-4]
  415044:	and	w8, w8, #0x2
  415048:	cbz	w8, 415064 <clear@@Base+0x11524>
  41504c:	adrp	x8, 440000 <PC+0x4798>
  415050:	add	x8, x8, #0x1e8
  415054:	ldr	w9, [x8]
  415058:	ldr	w10, [sp, #8]
  41505c:	add	w9, w10, w9
  415060:	str	w9, [sp, #8]
  415064:	ldur	w8, [x29, #-4]
  415068:	and	w8, w8, #0x4
  41506c:	cbz	w8, 415088 <clear@@Base+0x11548>
  415070:	adrp	x8, 440000 <PC+0x4798>
  415074:	add	x8, x8, #0x1dc
  415078:	ldr	w9, [x8]
  41507c:	ldr	w10, [sp, #8]
  415080:	add	w9, w10, w9
  415084:	str	w9, [sp, #8]
  415088:	ldur	w8, [x29, #-4]
  41508c:	and	w8, w8, #0x8
  415090:	cbz	w8, 4150ac <clear@@Base+0x1156c>
  415094:	adrp	x8, 440000 <PC+0x4798>
  415098:	add	x8, x8, #0x1ac
  41509c:	ldr	w9, [x8]
  4150a0:	ldr	w10, [sp, #8]
  4150a4:	add	w9, w10, w9
  4150a8:	str	w9, [sp, #8]
  4150ac:	ldr	w0, [sp, #8]
  4150b0:	ldp	x29, x30, [sp, #16]
  4150b4:	add	sp, sp, #0x20
  4150b8:	ret
  4150bc:	sub	sp, sp, #0x20
  4150c0:	stp	x29, x30, [sp, #16]
  4150c4:	add	x29, sp, #0x10
  4150c8:	stur	w0, [x29, #-4]
  4150cc:	str	wzr, [sp, #8]
  4150d0:	ldur	w0, [x29, #-4]
  4150d4:	bl	403e10 <clear@@Base+0x2d0>
  4150d8:	stur	w0, [x29, #-4]
  4150dc:	ldur	w8, [x29, #-4]
  4150e0:	and	w8, w8, #0x1
  4150e4:	cbz	w8, 415100 <clear@@Base+0x115c0>
  4150e8:	adrp	x8, 440000 <PC+0x4798>
  4150ec:	add	x8, x8, #0x1e0
  4150f0:	ldr	w9, [x8]
  4150f4:	ldr	w10, [sp, #8]
  4150f8:	add	w9, w10, w9
  4150fc:	str	w9, [sp, #8]
  415100:	ldur	w8, [x29, #-4]
  415104:	and	w8, w8, #0x2
  415108:	cbz	w8, 415124 <clear@@Base+0x115e4>
  41510c:	adrp	x8, 440000 <PC+0x4798>
  415110:	add	x8, x8, #0x1bc
  415114:	ldr	w9, [x8]
  415118:	ldr	w10, [sp, #8]
  41511c:	add	w9, w10, w9
  415120:	str	w9, [sp, #8]
  415124:	ldur	w8, [x29, #-4]
  415128:	and	w8, w8, #0x4
  41512c:	cbz	w8, 415148 <clear@@Base+0x11608>
  415130:	adrp	x8, 440000 <PC+0x4798>
  415134:	add	x8, x8, #0x1c0
  415138:	ldr	w9, [x8]
  41513c:	ldr	w10, [sp, #8]
  415140:	add	w9, w10, w9
  415144:	str	w9, [sp, #8]
  415148:	ldur	w8, [x29, #-4]
  41514c:	and	w8, w8, #0x8
  415150:	cbz	w8, 41516c <clear@@Base+0x1162c>
  415154:	adrp	x8, 440000 <PC+0x4798>
  415158:	add	x8, x8, #0x1c8
  41515c:	ldr	w9, [x8]
  415160:	ldr	w10, [sp, #8]
  415164:	add	w9, w10, w9
  415168:	str	w9, [sp, #8]
  41516c:	ldr	w0, [sp, #8]
  415170:	ldp	x29, x30, [sp, #16]
  415174:	add	sp, sp, #0x20
  415178:	ret
  41517c:	sub	sp, sp, #0x70
  415180:	stp	x29, x30, [sp, #96]
  415184:	add	x29, sp, #0x60
  415188:	adrp	x8, 43c000 <PC+0x798>
  41518c:	add	x8, x8, #0xa94
  415190:	adrp	x9, 438000 <winch@@Base+0x18e04>
  415194:	add	x9, x9, #0x728
  415198:	mov	x10, #0x20                  	// #32
  41519c:	mov	x11, xzr
  4151a0:	adrp	x12, 440000 <PC+0x4798>
  4151a4:	add	x12, x12, #0x1c4
  4151a8:	stur	x0, [x29, #-16]
  4151ac:	stur	x1, [x29, #-24]
  4151b0:	ldur	x0, [x29, #-16]
  4151b4:	stur	x8, [x29, #-40]
  4151b8:	str	x9, [sp, #48]
  4151bc:	str	x10, [sp, #40]
  4151c0:	str	x11, [sp, #32]
  4151c4:	str	x12, [sp, #24]
  4151c8:	bl	406500 <clear@@Base+0x29c0>
  4151cc:	stur	x0, [x29, #-32]
  4151d0:	ldur	x8, [x29, #-40]
  4151d4:	ldr	w13, [x8]
  4151d8:	ldur	x0, [x29, #-32]
  4151dc:	str	w13, [sp, #20]
  4151e0:	bl	4017e0 <strlen@plt>
  4151e4:	ldr	w13, [sp, #20]
  4151e8:	add	w14, w13, w0
  4151ec:	subs	w14, w14, #0x1
  4151f0:	ldr	x8, [sp, #48]
  4151f4:	ldr	w1, [x8]
  4151f8:	ldr	x0, [sp, #40]
  4151fc:	ldr	x2, [sp, #32]
  415200:	str	w14, [sp, #16]
  415204:	bl	4152a4 <clear@@Base+0x11764>
  415208:	ldr	w13, [sp, #16]
  41520c:	add	w14, w13, w0
  415210:	ldr	x8, [sp, #48]
  415214:	ldr	w0, [x8]
  415218:	str	w14, [sp, #12]
  41521c:	bl	4150bc <clear@@Base+0x1157c>
  415220:	ldr	w13, [sp, #12]
  415224:	add	w14, w13, w0
  415228:	ldr	x8, [sp, #24]
  41522c:	ldr	w15, [x8]
  415230:	cmp	w14, w15
  415234:	b.le	415244 <clear@@Base+0x11704>
  415238:	mov	w8, #0x1                   	// #1
  41523c:	stur	w8, [x29, #-4]
  415240:	b	415294 <clear@@Base+0x11754>
  415244:	ldur	x8, [x29, #-32]
  415248:	ldrb	w9, [x8]
  41524c:	cbz	w9, 415290 <clear@@Base+0x11750>
  415250:	ldur	x8, [x29, #-32]
  415254:	ldrb	w9, [x8]
  415258:	mov	w0, w9
  41525c:	ldur	x3, [x29, #-24]
  415260:	mov	w1, #0x20                  	// #32
  415264:	mov	x8, xzr
  415268:	mov	x2, x8
  41526c:	bl	41546c <clear@@Base+0x1192c>
  415270:	cbz	w0, 415280 <clear@@Base+0x11740>
  415274:	mov	w8, #0x1                   	// #1
  415278:	stur	w8, [x29, #-4]
  41527c:	b	415294 <clear@@Base+0x11754>
  415280:	ldur	x8, [x29, #-32]
  415284:	add	x8, x8, #0x1
  415288:	stur	x8, [x29, #-32]
  41528c:	b	415244 <clear@@Base+0x11704>
  415290:	stur	wzr, [x29, #-4]
  415294:	ldur	w0, [x29, #-4]
  415298:	ldp	x29, x30, [sp, #96]
  41529c:	add	sp, sp, #0x70
  4152a0:	ret
  4152a4:	sub	sp, sp, #0x50
  4152a8:	stp	x29, x30, [sp, #64]
  4152ac:	add	x29, sp, #0x40
  4152b0:	adrp	x8, 43c000 <PC+0x798>
  4152b4:	add	x8, x8, #0xa90
  4152b8:	adrp	x9, 43c000 <PC+0x798>
  4152bc:	add	x9, x9, #0xa88
  4152c0:	stur	x0, [x29, #-16]
  4152c4:	stur	w1, [x29, #-20]
  4152c8:	str	x2, [sp, #32]
  4152cc:	ldur	x10, [x29, #-16]
  4152d0:	cmp	x10, #0x8
  4152d4:	str	x8, [sp, #16]
  4152d8:	str	x9, [sp, #8]
  4152dc:	b.ne	415328 <clear@@Base+0x117e8>  // b.any
  4152e0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4152e4:	add	x8, x8, #0xe10
  4152e8:	ldr	w9, [x8]
  4152ec:	mov	w10, #0x0                   	// #0
  4152f0:	str	w10, [sp, #4]
  4152f4:	cbz	w9, 41530c <clear@@Base+0x117cc>
  4152f8:	ldr	x0, [sp, #32]
  4152fc:	bl	407298 <clear@@Base+0x3758>
  415300:	cmp	w0, #0x0
  415304:	cset	w8, ne  // ne = any
  415308:	str	w8, [sp, #4]
  41530c:	ldr	w8, [sp, #4]
  415310:	mov	w9, #0xffffffff            	// #-1
  415314:	mov	w10, #0xfffffffe            	// #-2
  415318:	tst	w8, #0x1
  41531c:	csel	w8, w10, w9, ne  // ne = any
  415320:	stur	w8, [x29, #-4]
  415324:	b	41545c <clear@@Base+0x1191c>
  415328:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41532c:	add	x8, x8, #0xe10
  415330:	ldr	w9, [x8]
  415334:	cbz	w9, 415344 <clear@@Base+0x11804>
  415338:	ldur	x0, [x29, #-16]
  41533c:	bl	413014 <clear@@Base+0xf4d4>
  415340:	cbz	w0, 415360 <clear@@Base+0x11820>
  415344:	ldur	x8, [x29, #-16]
  415348:	and	x0, x8, #0xff
  41534c:	bl	4064d0 <clear@@Base+0x2990>
  415350:	cbz	w0, 41535c <clear@@Base+0x1181c>
  415354:	stur	wzr, [x29, #-4]
  415358:	b	41545c <clear@@Base+0x1191c>
  41535c:	b	415384 <clear@@Base+0x11844>
  415360:	ldur	x0, [x29, #-16]
  415364:	bl	407124 <clear@@Base+0x35e4>
  415368:	cbnz	w0, 41537c <clear@@Base+0x1183c>
  41536c:	ldr	x0, [sp, #32]
  415370:	ldur	x1, [x29, #-16]
  415374:	bl	4072c4 <clear@@Base+0x3784>
  415378:	cbz	w0, 415384 <clear@@Base+0x11844>
  41537c:	stur	wzr, [x29, #-4]
  415380:	b	41545c <clear@@Base+0x1191c>
  415384:	mov	w8, #0x1                   	// #1
  415388:	str	w8, [sp, #28]
  41538c:	ldur	x0, [x29, #-16]
  415390:	bl	407298 <clear@@Base+0x3758>
  415394:	cbz	w0, 4153a4 <clear@@Base+0x11864>
  415398:	ldr	w8, [sp, #28]
  41539c:	add	w8, w8, #0x1
  4153a0:	str	w8, [sp, #28]
  4153a4:	ldr	x8, [sp, #16]
  4153a8:	ldr	w9, [x8]
  4153ac:	cmp	w9, #0x0
  4153b0:	cset	w9, le
  4153b4:	tbnz	w9, #0, 415404 <clear@@Base+0x118c4>
  4153b8:	ldr	x8, [sp, #8]
  4153bc:	ldr	x9, [x8]
  4153c0:	ldr	x10, [sp, #16]
  4153c4:	ldr	w11, [x10]
  4153c8:	subs	w11, w11, #0x1
  4153cc:	ldrb	w0, [x9, w11, sxtw]
  4153d0:	ldur	w1, [x29, #-20]
  4153d4:	bl	403ee0 <clear@@Base+0x3a0>
  4153d8:	cbnz	w0, 415404 <clear@@Base+0x118c4>
  4153dc:	ldr	x8, [sp, #8]
  4153e0:	ldr	x9, [x8]
  4153e4:	ldr	x10, [sp, #16]
  4153e8:	ldr	w11, [x10]
  4153ec:	subs	w11, w11, #0x1
  4153f0:	ldrb	w0, [x9, w11, sxtw]
  4153f4:	bl	4150bc <clear@@Base+0x1157c>
  4153f8:	ldr	w11, [sp, #28]
  4153fc:	add	w11, w11, w0
  415400:	str	w11, [sp, #28]
  415404:	ldur	w0, [x29, #-20]
  415408:	bl	403e10 <clear@@Base+0x2d0>
  41540c:	cbz	w0, 415454 <clear@@Base+0x11914>
  415410:	ldr	x8, [sp, #16]
  415414:	ldr	w9, [x8]
  415418:	cbz	w9, 415440 <clear@@Base+0x11900>
  41541c:	ldr	x8, [sp, #8]
  415420:	ldr	x9, [x8]
  415424:	ldr	x10, [sp, #16]
  415428:	ldr	w11, [x10]
  41542c:	subs	w11, w11, #0x1
  415430:	ldrb	w0, [x9, w11, sxtw]
  415434:	ldur	w1, [x29, #-20]
  415438:	bl	403ee0 <clear@@Base+0x3a0>
  41543c:	cbnz	w0, 415454 <clear@@Base+0x11914>
  415440:	ldur	w0, [x29, #-20]
  415444:	bl	414ffc <clear@@Base+0x114bc>
  415448:	ldr	w8, [sp, #28]
  41544c:	add	w8, w8, w0
  415450:	str	w8, [sp, #28]
  415454:	ldr	w8, [sp, #28]
  415458:	stur	w8, [x29, #-4]
  41545c:	ldur	w0, [x29, #-4]
  415460:	ldp	x29, x30, [sp, #64]
  415464:	add	sp, sp, #0x50
  415468:	ret
  41546c:	sub	sp, sp, #0xa0
  415470:	stp	x29, x30, [sp, #144]
  415474:	add	x29, sp, #0x90
  415478:	adrp	x8, 440000 <PC+0x4798>
  41547c:	add	x8, x8, #0x218
  415480:	adrp	x9, 440000 <PC+0x4798>
  415484:	add	x9, x9, #0x290
  415488:	adrp	x10, 43c000 <PC+0x798>
  41548c:	add	x10, x10, #0xa80
  415490:	adrp	x11, 43c000 <PC+0x798>
  415494:	add	x11, x11, #0xa90
  415498:	adrp	x12, 43c000 <PC+0x798>
  41549c:	add	x12, x12, #0xa94
  4154a0:	stur	x0, [x29, #-16]
  4154a4:	stur	w1, [x29, #-20]
  4154a8:	stur	x2, [x29, #-32]
  4154ac:	stur	x3, [x29, #-40]
  4154b0:	ldur	w13, [x29, #-20]
  4154b4:	and	w13, w13, #0x3
  4154b8:	stur	w13, [x29, #-44]
  4154bc:	ldur	w13, [x29, #-44]
  4154c0:	str	x8, [sp, #48]
  4154c4:	str	x9, [sp, #40]
  4154c8:	str	x10, [sp, #32]
  4154cc:	str	x11, [sp, #24]
  4154d0:	str	x12, [sp, #16]
  4154d4:	cbz	w13, 4154e8 <clear@@Base+0x119a8>
  4154d8:	ldur	w8, [x29, #-44]
  4154dc:	adrp	x9, 43c000 <PC+0x798>
  4154e0:	add	x9, x9, #0xaa8
  4154e4:	str	w8, [x9]
  4154e8:	ldur	x0, [x29, #-40]
  4154ec:	ldur	x8, [x29, #-40]
  4154f0:	add	x1, x8, #0x1
  4154f4:	mov	w9, wzr
  4154f8:	mov	w2, w9
  4154fc:	sub	x3, x29, #0x38
  415500:	bl	41d45c <error@@Base+0x29d8>
  415504:	cbz	w0, 415554 <clear@@Base+0x11a14>
  415508:	ldur	w8, [x29, #-20]
  41550c:	cmp	w8, #0x10
  415510:	b.eq	415554 <clear@@Base+0x11a14>  // b.none
  415514:	ldr	x8, [sp, #48]
  415518:	ldr	x9, [x8]
  41551c:	mov	x10, #0xffffffffffffffff    	// #-1
  415520:	cmp	x9, x10
  415524:	b.eq	415548 <clear@@Base+0x11a08>  // b.none
  415528:	ldur	x8, [x29, #-40]
  41552c:	ldr	x9, [sp, #48]
  415530:	ldr	x10, [x9]
  415534:	cmp	x8, x10
  415538:	b.le	415548 <clear@@Base+0x11a08>
  41553c:	ldur	x8, [x29, #-40]
  415540:	ldr	x9, [sp, #48]
  415544:	str	x8, [x9]
  415548:	ldur	w8, [x29, #-20]
  41554c:	orr	w8, w8, #0x40
  415550:	stur	w8, [x29, #-20]
  415554:	ldr	x8, [sp, #40]
  415558:	ldr	w9, [x8]
  41555c:	cmp	w9, #0x2
  415560:	b.ne	415638 <clear@@Base+0x11af8>  // b.any
  415564:	bl	41582c <clear@@Base+0x11cec>
  415568:	cbz	w0, 415638 <clear@@Base+0x11af8>
  41556c:	ldur	x0, [x29, #-16]
  415570:	bl	413a4c <clear@@Base+0xff0c>
  415574:	cbnz	w0, 415628 <clear@@Base+0x11ae8>
  415578:	ldur	x0, [x29, #-16]
  41557c:	bl	413aa8 <clear@@Base+0xff68>
  415580:	cbnz	w0, 415628 <clear@@Base+0x11ae8>
  415584:	ldr	x8, [sp, #32]
  415588:	ldr	x9, [x8]
  41558c:	ldr	x10, [sp, #24]
  415590:	ldrsw	x11, [x10]
  415594:	add	x9, x9, x11
  415598:	stur	x9, [x29, #-64]
  41559c:	ldr	x8, [sp, #32]
  4155a0:	ldr	x2, [x8]
  4155a4:	sub	x0, x29, #0x40
  4155a8:	mov	w1, #0xffffffff            	// #-1
  4155ac:	bl	406f4c <clear@@Base+0x340c>
  4155b0:	str	x0, [sp, #72]
  4155b4:	ldur	x8, [x29, #-64]
  4155b8:	ldr	x9, [sp, #32]
  4155bc:	ldr	x10, [x9]
  4155c0:	mov	w11, #0x0                   	// #0
  4155c4:	cmp	x8, x10
  4155c8:	str	w11, [sp, #12]
  4155cc:	b.ls	415600 <clear@@Base+0x11ac0>  // b.plast
  4155d0:	ldr	x8, [sp, #72]
  4155d4:	mov	w9, #0x1                   	// #1
  4155d8:	cmp	x8, #0x1b
  4155dc:	str	w9, [sp, #8]
  4155e0:	b.eq	4155f4 <clear@@Base+0x11ab4>  // b.none
  4155e4:	ldr	x8, [sp, #72]
  4155e8:	cmp	x8, #0x9b
  4155ec:	cset	w9, eq  // eq = none
  4155f0:	str	w9, [sp, #8]
  4155f4:	ldr	w8, [sp, #8]
  4155f8:	eor	w8, w8, #0x1
  4155fc:	str	w8, [sp, #12]
  415600:	ldr	w8, [sp, #12]
  415604:	tbnz	w8, #0, 41559c <clear@@Base+0x11a5c>
  415608:	ldur	x8, [x29, #-64]
  41560c:	ldr	x9, [sp, #32]
  415610:	ldr	x10, [x9]
  415614:	subs	x8, x8, x10
  415618:	ldr	x10, [sp, #24]
  41561c:	str	w8, [x10]
  415620:	stur	wzr, [x29, #-4]
  415624:	b	41581c <clear@@Base+0x11cdc>
  415628:	mov	w8, #0x10                  	// #16
  41562c:	stur	w8, [x29, #-20]
  415630:	stur	wzr, [x29, #-44]
  415634:	b	4156b0 <clear@@Base+0x11b70>
  415638:	ldr	x8, [sp, #40]
  41563c:	ldr	w9, [x8]
  415640:	cmp	w9, #0x2
  415644:	b.ne	415670 <clear@@Base+0x11b30>  // b.any
  415648:	ldur	x8, [x29, #-16]
  41564c:	cmp	x8, #0x1b
  415650:	b.eq	415660 <clear@@Base+0x11b20>  // b.none
  415654:	ldur	x8, [x29, #-16]
  415658:	cmp	x8, #0x9b
  41565c:	b.ne	415670 <clear@@Base+0x11b30>  // b.any
  415660:	mov	w8, #0x10                  	// #16
  415664:	stur	w8, [x29, #-20]
  415668:	stur	wzr, [x29, #-44]
  41566c:	b	4156b0 <clear@@Base+0x11b70>
  415670:	ldr	x8, [sp, #32]
  415674:	ldr	x9, [x8]
  415678:	ldr	x10, [sp, #24]
  41567c:	ldrsw	x11, [x10]
  415680:	add	x9, x9, x11
  415684:	add	x0, sp, #0x40
  415688:	str	x9, [sp, #64]
  41568c:	ldr	x2, [x8]
  415690:	mov	w1, #0xffffffff            	// #-1
  415694:	bl	406f4c <clear@@Base+0x340c>
  415698:	str	x0, [sp, #56]
  41569c:	ldur	x0, [x29, #-16]
  4156a0:	ldur	w1, [x29, #-20]
  4156a4:	ldr	x2, [sp, #56]
  4156a8:	bl	4152a4 <clear@@Base+0x11764>
  4156ac:	stur	w0, [x29, #-44]
  4156b0:	ldr	x8, [sp, #40]
  4156b4:	ldr	w9, [x8]
  4156b8:	cmp	w9, #0x1
  4156bc:	b.eq	415704 <clear@@Base+0x11bc4>  // b.none
  4156c0:	ldr	x8, [sp, #16]
  4156c4:	ldr	w9, [x8]
  4156c8:	ldur	w10, [x29, #-44]
  4156cc:	add	w9, w9, w10
  4156d0:	ldur	w0, [x29, #-20]
  4156d4:	str	w9, [sp, #4]
  4156d8:	bl	4150bc <clear@@Base+0x1157c>
  4156dc:	ldr	w9, [sp, #4]
  4156e0:	add	w10, w9, w0
  4156e4:	adrp	x8, 440000 <PC+0x4798>
  4156e8:	add	x8, x8, #0x1c4
  4156ec:	ldr	w11, [x8]
  4156f0:	cmp	w10, w11
  4156f4:	b.le	415704 <clear@@Base+0x11bc4>
  4156f8:	mov	w8, #0x1                   	// #1
  4156fc:	stur	w8, [x29, #-4]
  415700:	b	41581c <clear@@Base+0x11cdc>
  415704:	ldur	x8, [x29, #-32]
  415708:	cbnz	x8, 415728 <clear@@Base+0x11be8>
  41570c:	ldur	x8, [x29, #-16]
  415710:	sub	x9, x29, #0x31
  415714:	sturb	w8, [x29, #-49]
  415718:	stur	x9, [x29, #-32]
  41571c:	mov	w8, #0x1                   	// #1
  415720:	stur	w8, [x29, #-48]
  415724:	b	415738 <clear@@Base+0x11bf8>
  415728:	ldur	x8, [x29, #-32]
  41572c:	ldrb	w0, [x8]
  415730:	bl	406a90 <clear@@Base+0x2f50>
  415734:	stur	w0, [x29, #-48]
  415738:	ldr	x8, [sp, #24]
  41573c:	ldr	w9, [x8]
  415740:	ldur	w10, [x29, #-48]
  415744:	add	w9, w9, w10
  415748:	adrp	x11, 43c000 <PC+0x798>
  41574c:	add	x11, x11, #0x868
  415750:	ldr	w10, [x11]
  415754:	subs	w10, w10, #0x6
  415758:	cmp	w9, w10
  41575c:	b.lt	415774 <clear@@Base+0x11c34>  // b.tstop
  415760:	bl	414b74 <clear@@Base+0x11034>
  415764:	cbz	w0, 415774 <clear@@Base+0x11c34>
  415768:	mov	w8, #0x1                   	// #1
  41576c:	stur	w8, [x29, #-4]
  415770:	b	41581c <clear@@Base+0x11cdc>
  415774:	ldr	x8, [sp, #16]
  415778:	ldr	w9, [x8]
  41577c:	adrp	x10, 43c000 <PC+0x798>
  415780:	add	x10, x10, #0xa9c
  415784:	ldr	w11, [x10]
  415788:	cmp	w9, w11
  41578c:	b.le	4157c8 <clear@@Base+0x11c88>
  415790:	ldur	w8, [x29, #-44]
  415794:	cmp	w8, #0x0
  415798:	cset	w8, le
  41579c:	tbnz	w8, #0, 4157c8 <clear@@Base+0x11c88>
  4157a0:	ldr	x8, [sp, #16]
  4157a4:	ldr	w9, [x8]
  4157a8:	adrp	x10, 43c000 <PC+0x798>
  4157ac:	add	x10, x10, #0xa9c
  4157b0:	str	w9, [x10]
  4157b4:	ldr	x10, [sp, #24]
  4157b8:	ldr	w9, [x10]
  4157bc:	adrp	x11, 43c000 <PC+0x798>
  4157c0:	add	x11, x11, #0xa98
  4157c4:	str	w9, [x11]
  4157c8:	ldur	w8, [x29, #-48]
  4157cc:	subs	w9, w8, #0x1
  4157d0:	stur	w9, [x29, #-48]
  4157d4:	cmp	w8, #0x0
  4157d8:	cset	w8, le
  4157dc:	tbnz	w8, #0, 415804 <clear@@Base+0x11cc4>
  4157e0:	ldur	x8, [x29, #-32]
  4157e4:	add	x9, x8, #0x1
  4157e8:	stur	x9, [x29, #-32]
  4157ec:	ldrb	w0, [x8]
  4157f0:	ldur	w1, [x29, #-20]
  4157f4:	mov	w10, wzr
  4157f8:	mov	w2, w10
  4157fc:	bl	413324 <clear@@Base+0xf7e4>
  415800:	b	4157c8 <clear@@Base+0x11c88>
  415804:	ldur	w8, [x29, #-44]
  415808:	ldr	x9, [sp, #16]
  41580c:	ldr	w10, [x9]
  415810:	add	w8, w10, w8
  415814:	str	w8, [x9]
  415818:	stur	wzr, [x29, #-4]
  41581c:	ldur	w0, [x29, #-4]
  415820:	ldp	x29, x30, [sp, #144]
  415824:	add	sp, sp, #0xa0
  415828:	ret
  41582c:	sub	sp, sp, #0x30
  415830:	stp	x29, x30, [sp, #32]
  415834:	add	x29, sp, #0x20
  415838:	adrp	x8, 43c000 <PC+0x798>
  41583c:	add	x8, x8, #0xa80
  415840:	adrp	x9, 43c000 <PC+0x798>
  415844:	add	x9, x9, #0xa90
  415848:	ldr	x10, [x8]
  41584c:	ldrsw	x9, [x9]
  415850:	add	x9, x10, x9
  415854:	str	x9, [sp, #16]
  415858:	str	x8, [sp]
  41585c:	ldr	x8, [sp, #16]
  415860:	ldr	x9, [sp]
  415864:	ldr	x10, [x9]
  415868:	cmp	x8, x10
  41586c:	b.ls	4158c4 <clear@@Base+0x11d84>  // b.plast
  415870:	ldr	x8, [sp]
  415874:	ldr	x2, [x8]
  415878:	add	x0, sp, #0x10
  41587c:	mov	w1, #0xffffffff            	// #-1
  415880:	bl	406f4c <clear@@Base+0x340c>
  415884:	str	x0, [sp, #8]
  415888:	ldr	x8, [sp, #8]
  41588c:	cmp	x8, #0x1b
  415890:	b.eq	4158a0 <clear@@Base+0x11d60>  // b.none
  415894:	ldr	x8, [sp, #8]
  415898:	cmp	x8, #0x9b
  41589c:	b.ne	4158ac <clear@@Base+0x11d6c>  // b.any
  4158a0:	mov	w8, #0x1                   	// #1
  4158a4:	stur	w8, [x29, #-4]
  4158a8:	b	4158c8 <clear@@Base+0x11d88>
  4158ac:	ldr	x0, [sp, #8]
  4158b0:	bl	413aa8 <clear@@Base+0xff68>
  4158b4:	cbnz	w0, 4158c0 <clear@@Base+0x11d80>
  4158b8:	stur	wzr, [x29, #-4]
  4158bc:	b	4158c8 <clear@@Base+0x11d88>
  4158c0:	b	41585c <clear@@Base+0x11d1c>
  4158c4:	stur	wzr, [x29, #-4]
  4158c8:	ldur	w0, [x29, #-4]
  4158cc:	ldp	x29, x30, [sp, #32]
  4158d0:	add	sp, sp, #0x30
  4158d4:	ret
  4158d8:	sub	sp, sp, #0x60
  4158dc:	stp	x29, x30, [sp, #80]
  4158e0:	add	x29, sp, #0x50
  4158e4:	adrp	x8, 43c000 <PC+0x798>
  4158e8:	add	x8, x8, #0xa80
  4158ec:	adrp	x9, 43c000 <PC+0x798>
  4158f0:	add	x9, x9, #0xa90
  4158f4:	adrp	x10, 43c000 <PC+0x798>
  4158f8:	add	x10, x10, #0xac0
  4158fc:	mov	w1, #0xffffffff            	// #-1
  415900:	adrp	x11, 43c000 <PC+0x798>
  415904:	add	x11, x11, #0xa94
  415908:	sub	x0, x29, #0x18
  41590c:	ldr	x12, [x8]
  415910:	ldrsw	x13, [x9]
  415914:	add	x12, x12, x13
  415918:	stur	x12, [x29, #-24]
  41591c:	ldr	x12, [x8]
  415920:	ldrsw	x13, [x10]
  415924:	add	x2, x12, x13
  415928:	str	x8, [sp, #32]
  41592c:	str	x9, [sp, #24]
  415930:	str	x10, [sp, #16]
  415934:	str	x11, [sp, #8]
  415938:	bl	406f4c <clear@@Base+0x340c>
  41593c:	stur	x0, [x29, #-32]
  415940:	ldr	x8, [sp, #24]
  415944:	ldr	w9, [x8]
  415948:	ldr	x10, [sp, #16]
  41594c:	ldr	w11, [x10]
  415950:	mov	w12, #0x0                   	// #0
  415954:	cmp	w9, w11
  415958:	str	w12, [sp, #4]
  41595c:	b.le	4159ac <clear@@Base+0x11e6c>
  415960:	ldr	x8, [sp, #8]
  415964:	ldr	w9, [x8]
  415968:	ldr	x10, [sp, #16]
  41596c:	ldr	w11, [x10]
  415970:	mov	w12, #0x0                   	// #0
  415974:	cmp	w9, w11
  415978:	str	w12, [sp, #4]
  41597c:	b.le	4159ac <clear@@Base+0x11e6c>
  415980:	adrp	x8, 43c000 <PC+0x798>
  415984:	add	x8, x8, #0xa88
  415988:	ldr	x8, [x8]
  41598c:	ldr	x9, [sp, #24]
  415990:	ldr	w10, [x9]
  415994:	subs	w10, w10, #0x1
  415998:	ldrb	w10, [x8, w10, sxtw]
  41599c:	tst	w10, #0x30
  4159a0:	cset	w10, ne  // ne = any
  4159a4:	eor	w10, w10, #0x1
  4159a8:	str	w10, [sp, #4]
  4159ac:	ldr	w8, [sp, #4]
  4159b0:	tbnz	w8, #0, 4159b8 <clear@@Base+0x11e78>
  4159b4:	b	415a54 <clear@@Base+0x11f14>
  4159b8:	sub	x0, x29, #0x18
  4159bc:	ldur	x8, [x29, #-24]
  4159c0:	ldr	x9, [sp, #32]
  4159c4:	ldr	x10, [x9]
  4159c8:	subs	x8, x8, x10
  4159cc:	ldr	x10, [sp, #24]
  4159d0:	str	w8, [x10]
  4159d4:	ldr	x11, [x9]
  4159d8:	ldr	x12, [sp, #16]
  4159dc:	ldrsw	x13, [x12]
  4159e0:	add	x2, x11, x13
  4159e4:	mov	w1, #0xffffffff            	// #-1
  4159e8:	bl	406f4c <clear@@Base+0x340c>
  4159ec:	stur	x0, [x29, #-16]
  4159f0:	ldur	x0, [x29, #-32]
  4159f4:	adrp	x9, 43c000 <PC+0x798>
  4159f8:	add	x9, x9, #0xa88
  4159fc:	ldr	x9, [x9]
  415a00:	ldr	x10, [sp, #24]
  415a04:	ldrsw	x11, [x10]
  415a08:	ldrb	w1, [x9, x11]
  415a0c:	ldur	x2, [x29, #-16]
  415a10:	bl	4152a4 <clear@@Base+0x11764>
  415a14:	stur	w0, [x29, #-36]
  415a18:	ldur	w8, [x29, #-36]
  415a1c:	ldr	x9, [sp, #8]
  415a20:	ldr	w14, [x9]
  415a24:	subs	w8, w14, w8
  415a28:	str	w8, [x9]
  415a2c:	ldur	w8, [x29, #-36]
  415a30:	cmp	w8, #0x0
  415a34:	cset	w8, le
  415a38:	tbnz	w8, #0, 415a48 <clear@@Base+0x11f08>
  415a3c:	mov	w8, #0x1                   	// #1
  415a40:	stur	w8, [x29, #-4]
  415a44:	b	415a58 <clear@@Base+0x11f18>
  415a48:	ldur	x8, [x29, #-16]
  415a4c:	stur	x8, [x29, #-32]
  415a50:	b	415940 <clear@@Base+0x11e00>
  415a54:	stur	wzr, [x29, #-4]
  415a58:	ldur	w0, [x29, #-4]
  415a5c:	ldp	x29, x30, [sp, #80]
  415a60:	add	sp, sp, #0x60
  415a64:	ret
  415a68:	sub	sp, sp, #0x40
  415a6c:	stp	x29, x30, [sp, #48]
  415a70:	add	x29, sp, #0x30
  415a74:	adrp	x8, 43c000 <PC+0x798>
  415a78:	add	x8, x8, #0xa94
  415a7c:	adrp	x9, 43c000 <PC+0x798>
  415a80:	add	x9, x9, #0xaa0
  415a84:	adrp	x10, 43c000 <PC+0x798>
  415a88:	add	x10, x10, #0xac0
  415a8c:	adrp	x11, 43a000 <winch@@Base+0x1ae04>
  415a90:	add	x11, x11, #0x878
  415a94:	adrp	x12, 43c000 <PC+0x798>
  415a98:	add	x12, x12, #0x86c
  415a9c:	stur	w0, [x29, #-8]
  415aa0:	stur	x1, [x29, #-16]
  415aa4:	ldr	w13, [x8]
  415aa8:	ldr	w14, [x9]
  415aac:	add	w13, w13, w14
  415ab0:	ldr	w14, [x10]
  415ab4:	subs	w13, w13, w14
  415ab8:	stur	w13, [x29, #-20]
  415abc:	ldr	w13, [x11]
  415ac0:	cmp	w13, #0x2
  415ac4:	str	x11, [sp, #16]
  415ac8:	str	x12, [sp, #8]
  415acc:	b.lt	415af0 <clear@@Base+0x11fb0>  // b.tstop
  415ad0:	ldur	w8, [x29, #-20]
  415ad4:	ldr	x9, [sp, #16]
  415ad8:	ldr	w10, [x9]
  415adc:	subs	w10, w10, #0x1
  415ae0:	ldr	x11, [sp, #8]
  415ae4:	ldr	w10, [x11, w10, sxtw #2]
  415ae8:	cmp	w8, w10
  415aec:	b.lt	415b34 <clear@@Base+0x11ff4>  // b.tstop
  415af0:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  415af4:	add	x8, x8, #0x87c
  415af8:	ldr	w9, [x8]
  415afc:	ldur	w10, [x29, #-20]
  415b00:	ldr	x11, [sp, #16]
  415b04:	ldr	w12, [x11]
  415b08:	subs	w12, w12, #0x1
  415b0c:	ldr	x13, [sp, #8]
  415b10:	ldr	w12, [x13, w12, sxtw #2]
  415b14:	subs	w10, w10, w12
  415b18:	ldr	w12, [x8]
  415b1c:	sdiv	w14, w10, w12
  415b20:	mul	w12, w14, w12
  415b24:	subs	w10, w10, w12
  415b28:	subs	w9, w9, w10
  415b2c:	stur	w9, [x29, #-20]
  415b30:	b	415b9c <clear@@Base+0x1205c>
  415b34:	ldr	x8, [sp, #16]
  415b38:	ldr	w9, [x8]
  415b3c:	subs	w9, w9, #0x2
  415b40:	str	w9, [sp, #24]
  415b44:	ldr	w8, [sp, #24]
  415b48:	cmp	w8, #0x0
  415b4c:	cset	w8, lt  // lt = tstop
  415b50:	tbnz	w8, #0, 415b80 <clear@@Base+0x12040>
  415b54:	ldur	w8, [x29, #-20]
  415b58:	ldrsw	x9, [sp, #24]
  415b5c:	ldr	x10, [sp, #8]
  415b60:	ldr	w11, [x10, x9, lsl #2]
  415b64:	cmp	w8, w11
  415b68:	b.lt	415b70 <clear@@Base+0x12030>  // b.tstop
  415b6c:	b	415b80 <clear@@Base+0x12040>
  415b70:	ldr	w8, [sp, #24]
  415b74:	subs	w8, w8, #0x1
  415b78:	str	w8, [sp, #24]
  415b7c:	b	415b44 <clear@@Base+0x12004>
  415b80:	ldr	w8, [sp, #24]
  415b84:	add	w8, w8, #0x1
  415b88:	ldr	x9, [sp, #8]
  415b8c:	ldr	w8, [x9, w8, sxtw #2]
  415b90:	ldur	w10, [x29, #-20]
  415b94:	subs	w8, w8, w10
  415b98:	stur	w8, [x29, #-20]
  415b9c:	adrp	x8, 43c000 <PC+0x798>
  415ba0:	add	x8, x8, #0xa94
  415ba4:	ldr	w9, [x8]
  415ba8:	ldur	w10, [x29, #-20]
  415bac:	add	w9, w9, w10
  415bb0:	subs	w9, w9, #0x1
  415bb4:	ldur	w1, [x29, #-8]
  415bb8:	mov	x0, #0x20                  	// #32
  415bbc:	mov	x8, xzr
  415bc0:	mov	x2, x8
  415bc4:	str	w9, [sp, #4]
  415bc8:	bl	4152a4 <clear@@Base+0x11764>
  415bcc:	ldr	w9, [sp, #4]
  415bd0:	add	w10, w9, w0
  415bd4:	ldur	w0, [x29, #-8]
  415bd8:	str	w10, [sp]
  415bdc:	bl	4150bc <clear@@Base+0x1157c>
  415be0:	ldr	w9, [sp]
  415be4:	add	w10, w9, w0
  415be8:	adrp	x8, 440000 <PC+0x4798>
  415bec:	add	x8, x8, #0x1c4
  415bf0:	ldr	w11, [x8]
  415bf4:	cmp	w10, w11
  415bf8:	b.le	415c08 <clear@@Base+0x120c8>
  415bfc:	mov	w8, #0x1                   	// #1
  415c00:	stur	w8, [x29, #-4]
  415c04:	b	415c4c <clear@@Base+0x1210c>
  415c08:	ldur	w1, [x29, #-8]
  415c0c:	ldur	x3, [x29, #-16]
  415c10:	mov	x0, #0x20                  	// #32
  415c14:	adrp	x2, 421000 <winch@@Base+0x1e04>
  415c18:	add	x2, x2, #0xdff
  415c1c:	bl	41546c <clear@@Base+0x1192c>
  415c20:	cbz	w0, 415c30 <clear@@Base+0x120f0>
  415c24:	mov	w8, #0x1                   	// #1
  415c28:	stur	w8, [x29, #-4]
  415c2c:	b	415c4c <clear@@Base+0x1210c>
  415c30:	ldur	w8, [x29, #-20]
  415c34:	subs	w8, w8, #0x1
  415c38:	stur	w8, [x29, #-20]
  415c3c:	cmp	w8, #0x0
  415c40:	cset	w8, gt
  415c44:	tbnz	w8, #0, 415c08 <clear@@Base+0x120c8>
  415c48:	stur	wzr, [x29, #-4]
  415c4c:	ldur	w0, [x29, #-4]
  415c50:	ldp	x29, x30, [sp, #48]
  415c54:	add	sp, sp, #0x40
  415c58:	ret
  415c5c:	sub	sp, sp, #0x30
  415c60:	adrp	x8, 43c000 <PC+0x798>
  415c64:	add	x8, x8, #0xae8
  415c68:	mov	x9, #0x1ef0                	// #7920
  415c6c:	add	x9, x8, x9
  415c70:	mov	x10, #0x1f18                	// #7960
  415c74:	add	x10, x8, x10
  415c78:	adrp	x11, 43e000 <PC+0x2798>
  415c7c:	add	x11, x11, #0xa38
  415c80:	str	x8, [sp, #40]
  415c84:	str	x8, [sp, #32]
  415c88:	str	x9, [sp, #24]
  415c8c:	str	x10, [sp, #16]
  415c90:	str	x11, [sp, #8]
  415c94:	ldr	x8, [sp, #40]
  415c98:	ldr	x9, [sp, #24]
  415c9c:	cmp	x8, x9
  415ca0:	b.cs	415cc4 <clear@@Base+0x12184>  // b.hs, b.nlast
  415ca4:	ldr	x8, [sp, #40]
  415ca8:	add	x8, x8, #0x28
  415cac:	ldr	x9, [sp, #40]
  415cb0:	str	x8, [x9]
  415cb4:	ldr	x8, [sp, #40]
  415cb8:	add	x8, x8, #0x28
  415cbc:	str	x8, [sp, #40]
  415cc0:	b	415c94 <clear@@Base+0x12154>
  415cc4:	mov	x8, xzr
  415cc8:	ldr	x9, [sp, #32]
  415ccc:	str	x8, [x9, #7920]
  415cd0:	adrp	x8, 43e000 <PC+0x2798>
  415cd4:	add	x8, x8, #0xa28
  415cd8:	str	x9, [x8]
  415cdc:	adrp	x8, 43e000 <PC+0x2798>
  415ce0:	add	x8, x8, #0xa30
  415ce4:	ldr	x10, [sp, #16]
  415ce8:	str	x10, [x8]
  415cec:	ldr	x8, [sp, #8]
  415cf0:	str	x8, [x8, #8]
  415cf4:	str	x8, [x8]
  415cf8:	str	xzr, [x8, #24]
  415cfc:	str	xzr, [x8, #16]
  415d00:	mov	x11, #0x1                   	// #1
  415d04:	str	x11, [x8, #32]
  415d08:	add	sp, sp, #0x30
  415d0c:	ret
  415d10:	sub	sp, sp, #0x70
  415d14:	stp	x29, x30, [sp, #96]
  415d18:	add	x29, sp, #0x60
  415d1c:	adrp	x8, 43e000 <PC+0x2798>
  415d20:	add	x8, x8, #0xa38
  415d24:	adrp	x9, 43e000 <PC+0x2798>
  415d28:	add	x9, x9, #0xa28
  415d2c:	adrp	x10, 43e000 <PC+0x2798>
  415d30:	add	x10, x10, #0xa30
  415d34:	stur	x0, [x29, #-8]
  415d38:	stur	x1, [x29, #-16]
  415d3c:	ldr	x11, [x8]
  415d40:	stur	x11, [x29, #-24]
  415d44:	str	x8, [sp, #32]
  415d48:	str	x9, [sp, #24]
  415d4c:	str	x10, [sp, #16]
  415d50:	ldur	x8, [x29, #-24]
  415d54:	mov	w9, #0x0                   	// #0
  415d58:	ldr	x10, [sp, #32]
  415d5c:	cmp	x8, x10
  415d60:	str	w9, [sp, #12]
  415d64:	b.eq	415d80 <clear@@Base+0x12240>  // b.none
  415d68:	ldur	x8, [x29, #-24]
  415d6c:	ldr	x8, [x8, #16]
  415d70:	ldur	x9, [x29, #-16]
  415d74:	cmp	x8, x9
  415d78:	cset	w10, lt  // lt = tstop
  415d7c:	str	w10, [sp, #12]
  415d80:	ldr	w8, [sp, #12]
  415d84:	tbnz	w8, #0, 415d8c <clear@@Base+0x1224c>
  415d88:	b	415db4 <clear@@Base+0x12274>
  415d8c:	ldur	x8, [x29, #-24]
  415d90:	ldr	x8, [x8, #32]
  415d94:	ldur	x9, [x29, #-8]
  415d98:	cmp	x8, x9
  415d9c:	b.ne	415da4 <clear@@Base+0x12264>  // b.any
  415da0:	b	415f04 <clear@@Base+0x123c4>
  415da4:	ldur	x8, [x29, #-24]
  415da8:	ldr	x8, [x8]
  415dac:	stur	x8, [x29, #-24]
  415db0:	b	415d50 <clear@@Base+0x12210>
  415db4:	ldur	x8, [x29, #-24]
  415db8:	stur	x8, [x29, #-40]
  415dbc:	ldur	x8, [x29, #-24]
  415dc0:	ldr	x8, [x8, #8]
  415dc4:	str	x8, [sp, #48]
  415dc8:	ldr	x8, [sp, #24]
  415dcc:	ldr	x9, [x8]
  415dd0:	cbz	x9, 415df0 <clear@@Base+0x122b0>
  415dd4:	ldr	x8, [sp, #24]
  415dd8:	ldr	x9, [x8]
  415ddc:	stur	x9, [x29, #-32]
  415de0:	ldr	x9, [x8]
  415de4:	ldr	x9, [x9]
  415de8:	str	x9, [x8]
  415dec:	b	415e04 <clear@@Base+0x122c4>
  415df0:	ldr	x8, [sp, #16]
  415df4:	ldr	x9, [x8]
  415df8:	stur	x9, [x29, #-32]
  415dfc:	mov	x9, xzr
  415e00:	str	x9, [x8]
  415e04:	ldur	x8, [x29, #-40]
  415e08:	ldur	x9, [x29, #-32]
  415e0c:	str	x8, [x9]
  415e10:	ldr	x8, [sp, #48]
  415e14:	ldur	x9, [x29, #-32]
  415e18:	str	x8, [x9, #8]
  415e1c:	ldur	x8, [x29, #-16]
  415e20:	ldur	x9, [x29, #-32]
  415e24:	str	x8, [x9, #16]
  415e28:	ldur	x8, [x29, #-8]
  415e2c:	ldur	x9, [x29, #-32]
  415e30:	str	x8, [x9, #32]
  415e34:	ldur	x8, [x29, #-32]
  415e38:	ldur	x9, [x29, #-40]
  415e3c:	str	x8, [x9, #8]
  415e40:	ldur	x8, [x29, #-32]
  415e44:	ldr	x9, [sp, #48]
  415e48:	str	x8, [x9]
  415e4c:	ldur	x0, [x29, #-32]
  415e50:	bl	415f10 <clear@@Base+0x123d0>
  415e54:	ldur	x0, [x29, #-40]
  415e58:	bl	415f10 <clear@@Base+0x123d0>
  415e5c:	ldr	x0, [sp, #48]
  415e60:	bl	415f10 <clear@@Base+0x123d0>
  415e64:	ldr	x8, [sp, #16]
  415e68:	ldr	x9, [x8]
  415e6c:	cbnz	x9, 415f04 <clear@@Base+0x123c4>
  415e70:	ldr	x8, [sp, #32]
  415e74:	ldr	x9, [x8]
  415e78:	ldr	x9, [x9, #24]
  415e7c:	str	x9, [sp, #40]
  415e80:	ldr	x9, [x8]
  415e84:	stur	x9, [x29, #-24]
  415e88:	ldur	x8, [x29, #-24]
  415e8c:	ldr	x8, [x8]
  415e90:	ldr	x9, [sp, #32]
  415e94:	cmp	x8, x9
  415e98:	b.eq	415ed8 <clear@@Base+0x12398>  // b.none
  415e9c:	ldur	x8, [x29, #-24]
  415ea0:	ldr	x8, [x8, #24]
  415ea4:	ldr	x9, [sp, #40]
  415ea8:	cmp	x8, x9
  415eac:	b.gt	415ec8 <clear@@Base+0x12388>
  415eb0:	ldur	x8, [x29, #-24]
  415eb4:	ldr	x9, [sp, #16]
  415eb8:	str	x8, [x9]
  415ebc:	ldur	x8, [x29, #-24]
  415ec0:	ldr	x8, [x8, #24]
  415ec4:	str	x8, [sp, #40]
  415ec8:	ldur	x8, [x29, #-24]
  415ecc:	ldr	x8, [x8]
  415ed0:	stur	x8, [x29, #-24]
  415ed4:	b	415e88 <clear@@Base+0x12348>
  415ed8:	ldr	x8, [sp, #16]
  415edc:	ldr	x9, [x8]
  415ee0:	ldr	x9, [x9, #8]
  415ee4:	ldr	x10, [x8]
  415ee8:	ldr	x10, [x10]
  415eec:	str	x9, [x10, #8]
  415ef0:	ldr	x9, [x8]
  415ef4:	ldr	x9, [x9]
  415ef8:	ldr	x10, [x8]
  415efc:	ldr	x10, [x10, #8]
  415f00:	str	x9, [x10]
  415f04:	ldp	x29, x30, [sp, #96]
  415f08:	add	sp, sp, #0x70
  415f0c:	ret
  415f10:	sub	sp, sp, #0x10
  415f14:	adrp	x8, 43e000 <PC+0x2798>
  415f18:	add	x8, x8, #0xa38
  415f1c:	str	x0, [sp, #8]
  415f20:	ldr	x9, [sp, #8]
  415f24:	cmp	x9, x8
  415f28:	b.eq	415f44 <clear@@Base+0x12404>  // b.none
  415f2c:	ldr	x8, [sp, #8]
  415f30:	ldr	x8, [x8]
  415f34:	adrp	x9, 43e000 <PC+0x2798>
  415f38:	add	x9, x9, #0xa38
  415f3c:	cmp	x8, x9
  415f40:	b.ne	415f48 <clear@@Base+0x12408>  // b.any
  415f44:	b	415f6c <clear@@Base+0x1242c>
  415f48:	ldr	x8, [sp, #8]
  415f4c:	ldr	x8, [x8]
  415f50:	ldr	x8, [x8, #16]
  415f54:	ldr	x9, [sp, #8]
  415f58:	ldr	x9, [x9, #8]
  415f5c:	ldr	x9, [x9, #16]
  415f60:	subs	x8, x8, x9
  415f64:	ldr	x9, [sp, #8]
  415f68:	str	x8, [x9, #24]
  415f6c:	add	sp, sp, #0x10
  415f70:	ret
  415f74:	sub	sp, sp, #0x50
  415f78:	stp	x29, x30, [sp, #64]
  415f7c:	add	x29, sp, #0x40
  415f80:	adrp	x8, 440000 <PC+0x4798>
  415f84:	add	x8, x8, #0x234
  415f88:	adrp	x9, 43e000 <PC+0x2798>
  415f8c:	add	x9, x9, #0xa38
  415f90:	stur	x0, [x29, #-16]
  415f94:	ldr	w10, [x8]
  415f98:	str	x9, [sp, #16]
  415f9c:	cbnz	w10, 415fa8 <clear@@Base+0x12468>
  415fa0:	stur	xzr, [x29, #-8]
  415fa4:	b	416250 <clear@@Base+0x12710>
  415fa8:	ldur	x8, [x29, #-16]
  415fac:	mov	x9, #0xffffffffffffffff    	// #-1
  415fb0:	cmp	x8, x9
  415fb4:	b.ne	415fc0 <clear@@Base+0x12480>  // b.any
  415fb8:	stur	xzr, [x29, #-8]
  415fbc:	b	416250 <clear@@Base+0x12710>
  415fc0:	ldur	x8, [x29, #-16]
  415fc4:	cmp	x8, #0x0
  415fc8:	cset	w9, gt
  415fcc:	tbnz	w9, #0, 415fdc <clear@@Base+0x1249c>
  415fd0:	mov	x8, #0x1                   	// #1
  415fd4:	stur	x8, [x29, #-8]
  415fd8:	b	416250 <clear@@Base+0x12710>
  415fdc:	ldr	x8, [sp, #16]
  415fe0:	ldr	x9, [x8]
  415fe4:	stur	x9, [x29, #-24]
  415fe8:	ldur	x8, [x29, #-24]
  415fec:	mov	w9, #0x0                   	// #0
  415ff0:	ldr	x10, [sp, #16]
  415ff4:	cmp	x8, x10
  415ff8:	str	w9, [sp, #12]
  415ffc:	b.eq	416018 <clear@@Base+0x124d8>  // b.none
  416000:	ldur	x8, [x29, #-24]
  416004:	ldr	x8, [x8, #16]
  416008:	ldur	x9, [x29, #-16]
  41600c:	cmp	x8, x9
  416010:	cset	w10, lt  // lt = tstop
  416014:	str	w10, [sp, #12]
  416018:	ldr	w8, [sp, #12]
  41601c:	tbnz	w8, #0, 416024 <clear@@Base+0x124e4>
  416020:	b	416034 <clear@@Base+0x124f4>
  416024:	ldur	x8, [x29, #-24]
  416028:	ldr	x8, [x8]
  41602c:	stur	x8, [x29, #-24]
  416030:	b	415fe8 <clear@@Base+0x124a8>
  416034:	ldur	x8, [x29, #-24]
  416038:	ldr	x8, [x8, #16]
  41603c:	ldur	x9, [x29, #-16]
  416040:	cmp	x8, x9
  416044:	b.ne	416058 <clear@@Base+0x12518>  // b.any
  416048:	ldur	x8, [x29, #-24]
  41604c:	ldr	x8, [x8, #32]
  416050:	stur	x8, [x29, #-8]
  416054:	b	416250 <clear@@Base+0x12710>
  416058:	bl	41a2bc <clear@@Base+0x1677c>
  41605c:	adrp	x8, 43e000 <PC+0x2798>
  416060:	add	x8, x8, #0xa60
  416064:	str	x0, [x8]
  416068:	ldur	x8, [x29, #-24]
  41606c:	ldr	x9, [sp, #16]
  416070:	cmp	x8, x9
  416074:	b.eq	4160a4 <clear@@Base+0x12564>  // b.none
  416078:	ldur	x8, [x29, #-16]
  41607c:	ldur	x9, [x29, #-24]
  416080:	ldr	x9, [x9, #8]
  416084:	ldr	x9, [x9, #16]
  416088:	subs	x8, x8, x9
  41608c:	ldur	x9, [x29, #-24]
  416090:	ldr	x9, [x9, #16]
  416094:	ldur	x10, [x29, #-16]
  416098:	subs	x9, x9, x10
  41609c:	cmp	x8, x9
  4160a0:	b.ge	41618c <clear@@Base+0x1264c>  // b.tcont
  4160a4:	ldur	x8, [x29, #-24]
  4160a8:	ldr	x8, [x8, #8]
  4160ac:	stur	x8, [x29, #-24]
  4160b0:	ldur	x8, [x29, #-24]
  4160b4:	ldr	x0, [x8, #16]
  4160b8:	bl	405278 <clear@@Base+0x1738>
  4160bc:	cbz	w0, 4160c8 <clear@@Base+0x12588>
  4160c0:	stur	xzr, [x29, #-8]
  4160c4:	b	416250 <clear@@Base+0x12710>
  4160c8:	adrp	x8, 43e000 <PC+0x2798>
  4160cc:	add	x8, x8, #0xa68
  4160d0:	str	wzr, [x8]
  4160d4:	ldur	x8, [x29, #-24]
  4160d8:	ldr	x8, [x8, #32]
  4160dc:	str	x8, [sp, #32]
  4160e0:	ldur	x8, [x29, #-24]
  4160e4:	ldr	x8, [x8, #16]
  4160e8:	str	x8, [sp, #24]
  4160ec:	ldr	x8, [sp, #24]
  4160f0:	ldur	x9, [x29, #-16]
  4160f4:	cmp	x8, x9
  4160f8:	b.ge	416160 <clear@@Base+0x12620>  // b.tcont
  4160fc:	ldr	x0, [sp, #24]
  416100:	mov	x8, xzr
  416104:	mov	x1, x8
  416108:	mov	x2, x8
  41610c:	bl	414a14 <clear@@Base+0x10ed4>
  416110:	str	x0, [sp, #24]
  416114:	adrp	x8, 440000 <PC+0x4798>
  416118:	add	x8, x8, #0x2f0
  41611c:	ldr	w9, [x8]
  416120:	and	w9, w9, #0x3
  416124:	cbz	w9, 416134 <clear@@Base+0x125f4>
  416128:	bl	416260 <clear@@Base+0x12720>
  41612c:	stur	xzr, [x29, #-8]
  416130:	b	416250 <clear@@Base+0x12710>
  416134:	ldr	x8, [sp, #24]
  416138:	mov	x9, #0xffffffffffffffff    	// #-1
  41613c:	cmp	x8, x9
  416140:	b.ne	41614c <clear@@Base+0x1260c>  // b.any
  416144:	stur	xzr, [x29, #-8]
  416148:	b	416250 <clear@@Base+0x12710>
  41614c:	bl	4162b4 <clear@@Base+0x12774>
  416150:	ldr	x8, [sp, #32]
  416154:	add	x8, x8, #0x1
  416158:	str	x8, [sp, #32]
  41615c:	b	4160ec <clear@@Base+0x125ac>
  416160:	ldr	x0, [sp, #32]
  416164:	ldr	x1, [sp, #24]
  416168:	bl	415d10 <clear@@Base+0x121d0>
  41616c:	ldr	x8, [sp, #24]
  416170:	ldur	x9, [x29, #-16]
  416174:	cmp	x8, x9
  416178:	b.le	416188 <clear@@Base+0x12648>
  41617c:	ldr	x8, [sp, #32]
  416180:	subs	x8, x8, #0x1
  416184:	str	x8, [sp, #32]
  416188:	b	416248 <clear@@Base+0x12708>
  41618c:	ldur	x8, [x29, #-24]
  416190:	ldr	x0, [x8, #16]
  416194:	bl	405278 <clear@@Base+0x1738>
  416198:	cbz	w0, 4161a4 <clear@@Base+0x12664>
  41619c:	stur	xzr, [x29, #-8]
  4161a0:	b	416250 <clear@@Base+0x12710>
  4161a4:	adrp	x8, 43e000 <PC+0x2798>
  4161a8:	add	x8, x8, #0xa68
  4161ac:	str	wzr, [x8]
  4161b0:	ldur	x8, [x29, #-24]
  4161b4:	ldr	x8, [x8, #32]
  4161b8:	str	x8, [sp, #32]
  4161bc:	ldur	x8, [x29, #-24]
  4161c0:	ldr	x8, [x8, #16]
  4161c4:	str	x8, [sp, #24]
  4161c8:	ldr	x8, [sp, #24]
  4161cc:	ldur	x9, [x29, #-16]
  4161d0:	cmp	x8, x9
  4161d4:	b.le	41623c <clear@@Base+0x126fc>
  4161d8:	ldr	x0, [sp, #24]
  4161dc:	mov	x8, xzr
  4161e0:	mov	x1, x8
  4161e4:	mov	x2, x8
  4161e8:	bl	414cac <clear@@Base+0x1116c>
  4161ec:	str	x0, [sp, #24]
  4161f0:	adrp	x8, 440000 <PC+0x4798>
  4161f4:	add	x8, x8, #0x2f0
  4161f8:	ldr	w9, [x8]
  4161fc:	and	w9, w9, #0x3
  416200:	cbz	w9, 416210 <clear@@Base+0x126d0>
  416204:	bl	416260 <clear@@Base+0x12720>
  416208:	stur	xzr, [x29, #-8]
  41620c:	b	416250 <clear@@Base+0x12710>
  416210:	ldr	x8, [sp, #24]
  416214:	mov	x9, #0xffffffffffffffff    	// #-1
  416218:	cmp	x8, x9
  41621c:	b.ne	416228 <clear@@Base+0x126e8>  // b.any
  416220:	stur	xzr, [x29, #-8]
  416224:	b	416250 <clear@@Base+0x12710>
  416228:	bl	4162b4 <clear@@Base+0x12774>
  41622c:	ldr	x8, [sp, #32]
  416230:	subs	x8, x8, #0x1
  416234:	str	x8, [sp, #32]
  416238:	b	4161c8 <clear@@Base+0x12688>
  41623c:	ldr	x0, [sp, #32]
  416240:	ldr	x1, [sp, #24]
  416244:	bl	415d10 <clear@@Base+0x121d0>
  416248:	ldr	x8, [sp, #32]
  41624c:	stur	x8, [x29, #-8]
  416250:	ldur	x0, [x29, #-8]
  416254:	ldp	x29, x30, [sp, #64]
  416258:	add	sp, sp, #0x50
  41625c:	ret
  416260:	stp	x29, x30, [sp, #-16]!
  416264:	mov	x29, sp
  416268:	adrp	x8, 440000 <PC+0x4798>
  41626c:	add	x8, x8, #0x234
  416270:	ldr	w9, [x8]
  416274:	cmp	w9, #0x2
  416278:	b.ne	41628c <clear@@Base+0x1274c>  // b.any
  41627c:	adrp	x8, 440000 <PC+0x4798>
  416280:	add	x8, x8, #0x20c
  416284:	mov	w9, #0x1                   	// #1
  416288:	str	w9, [x8]
  41628c:	adrp	x8, 440000 <PC+0x4798>
  416290:	add	x8, x8, #0x234
  416294:	str	wzr, [x8]
  416298:	adrp	x0, 425000 <winch@@Base+0x5e04>
  41629c:	add	x0, x0, #0x472
  4162a0:	mov	x8, xzr
  4162a4:	mov	x1, x8
  4162a8:	bl	41aa84 <error@@Base>
  4162ac:	ldp	x29, x30, [sp], #16
  4162b0:	ret
  4162b4:	sub	sp, sp, #0x20
  4162b8:	stp	x29, x30, [sp, #16]
  4162bc:	add	x29, sp, #0x10
  4162c0:	adrp	x8, 43e000 <PC+0x2798>
  4162c4:	add	x8, x8, #0xa68
  4162c8:	ldr	w9, [x8]
  4162cc:	cmp	w9, #0x0
  4162d0:	cset	w9, lt  // lt = tstop
  4162d4:	str	x8, [sp, #8]
  4162d8:	tbnz	w9, #0, 416328 <clear@@Base+0x127e8>
  4162dc:	ldr	x8, [sp, #8]
  4162e0:	ldr	w9, [x8]
  4162e4:	add	w9, w9, #0x1
  4162e8:	str	w9, [x8]
  4162ec:	cmp	w9, #0x64
  4162f0:	b.le	416328 <clear@@Base+0x127e8>
  4162f4:	ldr	x8, [sp, #8]
  4162f8:	str	wzr, [x8]
  4162fc:	bl	41a2bc <clear@@Base+0x1677c>
  416300:	adrp	x8, 43e000 <PC+0x2798>
  416304:	add	x8, x8, #0xa60
  416308:	ldr	x8, [x8]
  41630c:	add	x8, x8, #0x2
  416310:	cmp	x0, x8
  416314:	b.lt	416328 <clear@@Base+0x127e8>  // b.tstop
  416318:	bl	416688 <clear@@Base+0x12b48>
  41631c:	mov	w8, #0xffffffff            	// #-1
  416320:	ldr	x9, [sp, #8]
  416324:	str	w8, [x9]
  416328:	ldp	x29, x30, [sp, #16]
  41632c:	add	sp, sp, #0x20
  416330:	ret
  416334:	sub	sp, sp, #0x50
  416338:	stp	x29, x30, [sp, #64]
  41633c:	add	x29, sp, #0x40
  416340:	adrp	x8, 43e000 <PC+0x2798>
  416344:	add	x8, x8, #0xa38
  416348:	stur	x0, [x29, #-16]
  41634c:	ldur	x9, [x29, #-16]
  416350:	cmp	x9, #0x1
  416354:	str	x8, [sp, #16]
  416358:	b.gt	416364 <clear@@Base+0x12824>
  41635c:	stur	xzr, [x29, #-8]
  416360:	b	416590 <clear@@Base+0x12a50>
  416364:	ldr	x8, [sp, #16]
  416368:	ldr	x9, [x8]
  41636c:	stur	x9, [x29, #-24]
  416370:	ldur	x8, [x29, #-24]
  416374:	mov	w9, #0x0                   	// #0
  416378:	ldr	x10, [sp, #16]
  41637c:	cmp	x8, x10
  416380:	str	w9, [sp, #12]
  416384:	b.eq	4163a0 <clear@@Base+0x12860>  // b.none
  416388:	ldur	x8, [x29, #-24]
  41638c:	ldr	x8, [x8, #32]
  416390:	ldur	x9, [x29, #-16]
  416394:	cmp	x8, x9
  416398:	cset	w10, lt  // lt = tstop
  41639c:	str	w10, [sp, #12]
  4163a0:	ldr	w8, [sp, #12]
  4163a4:	tbnz	w8, #0, 4163ac <clear@@Base+0x1286c>
  4163a8:	b	4163bc <clear@@Base+0x1287c>
  4163ac:	ldur	x8, [x29, #-24]
  4163b0:	ldr	x8, [x8]
  4163b4:	stur	x8, [x29, #-24]
  4163b8:	b	416370 <clear@@Base+0x12830>
  4163bc:	ldur	x8, [x29, #-24]
  4163c0:	ldr	x8, [x8, #32]
  4163c4:	ldur	x9, [x29, #-16]
  4163c8:	cmp	x8, x9
  4163cc:	b.ne	4163e0 <clear@@Base+0x128a0>  // b.any
  4163d0:	ldur	x8, [x29, #-24]
  4163d4:	ldr	x8, [x8, #16]
  4163d8:	stur	x8, [x29, #-8]
  4163dc:	b	416590 <clear@@Base+0x12a50>
  4163e0:	ldur	x8, [x29, #-24]
  4163e4:	ldr	x9, [sp, #16]
  4163e8:	cmp	x8, x9
  4163ec:	b.eq	41641c <clear@@Base+0x128dc>  // b.none
  4163f0:	ldur	x8, [x29, #-16]
  4163f4:	ldur	x9, [x29, #-24]
  4163f8:	ldr	x9, [x9, #8]
  4163fc:	ldr	x9, [x9, #32]
  416400:	subs	x8, x8, x9
  416404:	ldur	x9, [x29, #-24]
  416408:	ldr	x9, [x9, #32]
  41640c:	ldur	x10, [x29, #-16]
  416410:	subs	x9, x9, x10
  416414:	cmp	x8, x9
  416418:	b.ge	4164d4 <clear@@Base+0x12994>  // b.tcont
  41641c:	ldur	x8, [x29, #-24]
  416420:	ldr	x8, [x8, #8]
  416424:	stur	x8, [x29, #-24]
  416428:	ldur	x8, [x29, #-24]
  41642c:	ldr	x0, [x8, #16]
  416430:	bl	405278 <clear@@Base+0x1738>
  416434:	cbz	w0, 416444 <clear@@Base+0x12904>
  416438:	mov	x8, #0xffffffffffffffff    	// #-1
  41643c:	stur	x8, [x29, #-8]
  416440:	b	416590 <clear@@Base+0x12a50>
  416444:	ldur	x8, [x29, #-24]
  416448:	ldr	x8, [x8, #32]
  41644c:	str	x8, [sp, #24]
  416450:	ldur	x8, [x29, #-24]
  416454:	ldr	x8, [x8, #16]
  416458:	str	x8, [sp, #32]
  41645c:	ldr	x8, [sp, #24]
  416460:	ldur	x9, [x29, #-16]
  416464:	cmp	x8, x9
  416468:	b.ge	4164d0 <clear@@Base+0x12990>  // b.tcont
  41646c:	ldr	x0, [sp, #32]
  416470:	mov	x8, xzr
  416474:	mov	x1, x8
  416478:	mov	x2, x8
  41647c:	bl	414a14 <clear@@Base+0x10ed4>
  416480:	str	x0, [sp, #32]
  416484:	adrp	x8, 440000 <PC+0x4798>
  416488:	add	x8, x8, #0x2f0
  41648c:	ldr	w9, [x8]
  416490:	and	w9, w9, #0x3
  416494:	cbz	w9, 4164a4 <clear@@Base+0x12964>
  416498:	mov	x8, #0xffffffffffffffff    	// #-1
  41649c:	stur	x8, [x29, #-8]
  4164a0:	b	416590 <clear@@Base+0x12a50>
  4164a4:	ldr	x8, [sp, #32]
  4164a8:	mov	x9, #0xffffffffffffffff    	// #-1
  4164ac:	cmp	x8, x9
  4164b0:	b.ne	4164c0 <clear@@Base+0x12980>  // b.any
  4164b4:	mov	x8, #0xffffffffffffffff    	// #-1
  4164b8:	stur	x8, [x29, #-8]
  4164bc:	b	416590 <clear@@Base+0x12a50>
  4164c0:	ldr	x8, [sp, #24]
  4164c4:	add	x8, x8, #0x1
  4164c8:	str	x8, [sp, #24]
  4164cc:	b	41645c <clear@@Base+0x1291c>
  4164d0:	b	41657c <clear@@Base+0x12a3c>
  4164d4:	ldur	x8, [x29, #-24]
  4164d8:	ldr	x0, [x8, #16]
  4164dc:	bl	405278 <clear@@Base+0x1738>
  4164e0:	cbz	w0, 4164f0 <clear@@Base+0x129b0>
  4164e4:	mov	x8, #0xffffffffffffffff    	// #-1
  4164e8:	stur	x8, [x29, #-8]
  4164ec:	b	416590 <clear@@Base+0x12a50>
  4164f0:	ldur	x8, [x29, #-24]
  4164f4:	ldr	x8, [x8, #32]
  4164f8:	str	x8, [sp, #24]
  4164fc:	ldur	x8, [x29, #-24]
  416500:	ldr	x8, [x8, #16]
  416504:	str	x8, [sp, #32]
  416508:	ldr	x8, [sp, #24]
  41650c:	ldur	x9, [x29, #-16]
  416510:	cmp	x8, x9
  416514:	b.le	41657c <clear@@Base+0x12a3c>
  416518:	ldr	x0, [sp, #32]
  41651c:	mov	x8, xzr
  416520:	mov	x1, x8
  416524:	mov	x2, x8
  416528:	bl	414cac <clear@@Base+0x1116c>
  41652c:	str	x0, [sp, #32]
  416530:	adrp	x8, 440000 <PC+0x4798>
  416534:	add	x8, x8, #0x2f0
  416538:	ldr	w9, [x8]
  41653c:	and	w9, w9, #0x3
  416540:	cbz	w9, 416550 <clear@@Base+0x12a10>
  416544:	mov	x8, #0xffffffffffffffff    	// #-1
  416548:	stur	x8, [x29, #-8]
  41654c:	b	416590 <clear@@Base+0x12a50>
  416550:	ldr	x8, [sp, #32]
  416554:	mov	x9, #0xffffffffffffffff    	// #-1
  416558:	cmp	x8, x9
  41655c:	b.ne	41656c <clear@@Base+0x12a2c>  // b.any
  416560:	mov	x8, #0xffffffffffffffff    	// #-1
  416564:	stur	x8, [x29, #-8]
  416568:	b	416590 <clear@@Base+0x12a50>
  41656c:	ldr	x8, [sp, #24]
  416570:	subs	x8, x8, #0x1
  416574:	str	x8, [sp, #24]
  416578:	b	416508 <clear@@Base+0x129c8>
  41657c:	ldr	x0, [sp, #24]
  416580:	ldr	x1, [sp, #32]
  416584:	bl	415d10 <clear@@Base+0x121d0>
  416588:	ldr	x8, [sp, #32]
  41658c:	stur	x8, [x29, #-8]
  416590:	ldur	x0, [x29, #-8]
  416594:	ldp	x29, x30, [sp, #64]
  416598:	add	sp, sp, #0x50
  41659c:	ret
  4165a0:	sub	sp, sp, #0x40
  4165a4:	stp	x29, x30, [sp, #48]
  4165a8:	add	x29, sp, #0x30
  4165ac:	stur	w0, [x29, #-4]
  4165b0:	ldur	w0, [x29, #-4]
  4165b4:	bl	41b45c <error@@Base+0x9d8>
  4165b8:	stur	x0, [x29, #-16]
  4165bc:	bl	404e18 <clear@@Base+0x12d8>
  4165c0:	str	x0, [sp, #24]
  4165c4:	ldur	x8, [x29, #-16]
  4165c8:	mov	x9, #0xffffffffffffffff    	// #-1
  4165cc:	mov	w10, #0x0                   	// #0
  4165d0:	cmp	x8, x9
  4165d4:	str	w10, [sp, #12]
  4165d8:	b.ne	416610 <clear@@Base+0x12ad0>  // b.any
  4165dc:	ldur	w8, [x29, #-4]
  4165e0:	cmp	w8, #0x0
  4165e4:	cset	w8, lt  // lt = tstop
  4165e8:	mov	w9, #0x0                   	// #0
  4165ec:	str	w9, [sp, #12]
  4165f0:	tbnz	w8, #0, 416610 <clear@@Base+0x12ad0>
  4165f4:	ldur	w8, [x29, #-4]
  4165f8:	adrp	x9, 440000 <PC+0x4798>
  4165fc:	add	x9, x9, #0x1b8
  416600:	ldr	w10, [x9]
  416604:	cmp	w8, w10
  416608:	cset	w8, lt  // lt = tstop
  41660c:	str	w8, [sp, #12]
  416610:	ldr	w8, [sp, #12]
  416614:	tbnz	w8, #0, 41661c <clear@@Base+0x12adc>
  416618:	b	416638 <clear@@Base+0x12af8>
  41661c:	ldur	w8, [x29, #-4]
  416620:	add	w8, w8, #0x1
  416624:	stur	w8, [x29, #-4]
  416628:	mov	w0, w8
  41662c:	bl	41b45c <error@@Base+0x9d8>
  416630:	stur	x0, [x29, #-16]
  416634:	b	4165c4 <clear@@Base+0x12a84>
  416638:	ldur	x8, [x29, #-16]
  41663c:	mov	x9, #0xffffffffffffffff    	// #-1
  416640:	cmp	x8, x9
  416644:	b.ne	416650 <clear@@Base+0x12b10>  // b.any
  416648:	ldr	x8, [sp, #24]
  41664c:	stur	x8, [x29, #-16]
  416650:	ldur	x0, [x29, #-16]
  416654:	bl	415f74 <clear@@Base+0x12434>
  416658:	str	x0, [sp, #16]
  41665c:	ldur	x8, [x29, #-16]
  416660:	ldr	x9, [sp, #24]
  416664:	cmp	x8, x9
  416668:	b.ne	416678 <clear@@Base+0x12b38>  // b.any
  41666c:	ldr	x8, [sp, #16]
  416670:	subs	x8, x8, #0x1
  416674:	str	x8, [sp, #16]
  416678:	ldr	x0, [sp, #16]
  41667c:	ldp	x29, x30, [sp, #48]
  416680:	add	sp, sp, #0x40
  416684:	ret
  416688:	stp	x29, x30, [sp, #-16]!
  41668c:	mov	x29, sp
  416690:	adrp	x0, 425000 <winch@@Base+0x5e04>
  416694:	add	x0, x0, #0x48a
  416698:	mov	x8, xzr
  41669c:	mov	x1, x8
  4166a0:	bl	41ad34 <error@@Base+0x2b0>
  4166a4:	ldp	x29, x30, [sp], #16
  4166a8:	ret
  4166ac:	sub	sp, sp, #0x80
  4166b0:	stp	x29, x30, [sp, #112]
  4166b4:	add	x29, sp, #0x70
  4166b8:	stur	x0, [x29, #-8]
  4166bc:	stur	x1, [x29, #-16]
  4166c0:	ldur	x8, [x29, #-8]
  4166c4:	ldrb	w9, [x8]
  4166c8:	cmp	w9, #0x2d
  4166cc:	b.ne	4166e0 <clear@@Base+0x12ba0>  // b.any
  4166d0:	ldur	x8, [x29, #-8]
  4166d4:	add	x8, x8, #0x1
  4166d8:	stur	x8, [x29, #-8]
  4166dc:	b	416704 <clear@@Base+0x12bc4>
  4166e0:	bl	403ba0 <clear@@Base+0x60>
  4166e4:	adrp	x0, 421000 <winch@@Base+0x1e04>
  4166e8:	add	x0, x0, #0xd52
  4166ec:	bl	41a650 <clear@@Base+0x16b10>
  4166f0:	ldur	x0, [x29, #-8]
  4166f4:	bl	41a650 <clear@@Base+0x16b10>
  4166f8:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4166fc:	add	x0, x0, #0x7ee
  416700:	bl	41a650 <clear@@Base+0x16b10>
  416704:	bl	40ed78 <clear@@Base+0xb238>
  416708:	stur	x0, [x29, #-48]
  41670c:	mov	x8, xzr
  416710:	mov	x0, x8
  416714:	bl	40e7c4 <clear@@Base+0xac84>
  416718:	bl	4038f0 <setlocale@plt+0x1c90>
  41671c:	bl	41a5b0 <clear@@Base+0x16a70>
  416720:	mov	w9, wzr
  416724:	mov	w0, w9
  416728:	str	w9, [sp, #48]
  41672c:	bl	402548 <setlocale@plt+0x8e8>
  416730:	ldr	w0, [sp, #48]
  416734:	bl	41f264 <winch@@Base+0x68>
  416738:	ldr	w0, [sp, #48]
  41673c:	bl	401810 <dup@plt>
  416740:	stur	w0, [x29, #-20]
  416744:	ldr	w0, [sp, #48]
  416748:	bl	401a60 <close@plt>
  41674c:	adrp	x8, 425000 <winch@@Base+0x5e04>
  416750:	add	x8, x8, #0x4a3
  416754:	mov	x0, x8
  416758:	ldr	w1, [sp, #48]
  41675c:	bl	401960 <open@plt>
  416760:	cmp	w0, #0x0
  416764:	cset	w9, ge  // ge = tcont
  416768:	tbnz	w9, #0, 416774 <clear@@Base+0x12c34>
  41676c:	ldur	w0, [x29, #-20]
  416770:	bl	401810 <dup@plt>
  416774:	mov	x8, xzr
  416778:	stur	x8, [x29, #-40]
  41677c:	adrp	x0, 422000 <winch@@Base+0x2e04>
  416780:	add	x0, x0, #0x277
  416784:	bl	40d610 <clear@@Base+0x9ad0>
  416788:	stur	x0, [x29, #-32]
  41678c:	cbz	x0, 416854 <clear@@Base+0x12d14>
  416790:	ldur	x8, [x29, #-32]
  416794:	ldrb	w9, [x8]
  416798:	cbz	w9, 416854 <clear@@Base+0x12d14>
  41679c:	ldur	x8, [x29, #-8]
  4167a0:	ldrb	w9, [x8]
  4167a4:	cbnz	w9, 4167b8 <clear@@Base+0x12c78>
  4167a8:	ldur	x0, [x29, #-32]
  4167ac:	bl	402260 <setlocale@plt+0x600>
  4167b0:	stur	x0, [x29, #-40]
  4167b4:	b	416854 <clear@@Base+0x12d14>
  4167b8:	ldur	x0, [x29, #-8]
  4167bc:	bl	40f7b8 <clear@@Base+0xbc78>
  4167c0:	str	x0, [sp, #56]
  4167c4:	ldr	x8, [sp, #56]
  4167c8:	cbz	x8, 416854 <clear@@Base+0x12d14>
  4167cc:	ldur	x0, [x29, #-32]
  4167d0:	bl	4017e0 <strlen@plt>
  4167d4:	ldr	x8, [sp, #56]
  4167d8:	str	x0, [sp, #40]
  4167dc:	mov	x0, x8
  4167e0:	bl	4017e0 <strlen@plt>
  4167e4:	ldr	x8, [sp, #40]
  4167e8:	add	x9, x8, x0
  4167ec:	add	x9, x9, #0x5
  4167f0:	str	w9, [sp, #52]
  4167f4:	ldr	w0, [sp, #52]
  4167f8:	mov	w1, #0x1                   	// #1
  4167fc:	bl	40235c <setlocale@plt+0x6fc>
  416800:	stur	x0, [x29, #-40]
  416804:	ldur	x0, [x29, #-40]
  416808:	ldrsw	x1, [sp, #52]
  41680c:	ldur	x3, [x29, #-32]
  416810:	str	x0, [sp, #32]
  416814:	str	x1, [sp, #24]
  416818:	str	x3, [sp, #16]
  41681c:	bl	410c34 <clear@@Base+0xd0f4>
  416820:	ldr	x5, [sp, #56]
  416824:	ldr	x8, [sp, #32]
  416828:	str	x0, [sp, #8]
  41682c:	mov	x0, x8
  416830:	ldr	x1, [sp, #24]
  416834:	adrp	x2, 422000 <winch@@Base+0x2e04>
  416838:	add	x2, x2, #0x27d
  41683c:	ldr	x3, [sp, #16]
  416840:	ldr	x4, [sp, #8]
  416844:	bl	4018a0 <snprintf@plt>
  416848:	ldr	x8, [sp, #56]
  41684c:	mov	x0, x8
  416850:	bl	401ac0 <free@plt>
  416854:	ldur	x8, [x29, #-40]
  416858:	cbnz	x8, 416888 <clear@@Base+0x12d48>
  41685c:	ldur	x8, [x29, #-8]
  416860:	ldrb	w9, [x8]
  416864:	cbnz	w9, 41687c <clear@@Base+0x12d3c>
  416868:	adrp	x0, 426000 <winch@@Base+0x6e04>
  41686c:	add	x0, x0, #0x8c2
  416870:	bl	402260 <setlocale@plt+0x600>
  416874:	stur	x0, [x29, #-40]
  416878:	b	416888 <clear@@Base+0x12d48>
  41687c:	ldur	x0, [x29, #-8]
  416880:	bl	402260 <setlocale@plt+0x600>
  416884:	stur	x0, [x29, #-40]
  416888:	ldur	x0, [x29, #-40]
  41688c:	bl	401a40 <system@plt>
  416890:	ldur	x8, [x29, #-40]
  416894:	mov	x0, x8
  416898:	bl	401ac0 <free@plt>
  41689c:	mov	w9, wzr
  4168a0:	mov	w0, w9
  4168a4:	bl	401a60 <close@plt>
  4168a8:	ldur	w9, [x29, #-20]
  4168ac:	mov	w0, w9
  4168b0:	bl	401810 <dup@plt>
  4168b4:	ldur	w9, [x29, #-20]
  4168b8:	mov	w0, w9
  4168bc:	bl	401a60 <close@plt>
  4168c0:	mov	w9, #0x1                   	// #1
  4168c4:	mov	w0, w9
  4168c8:	str	w9, [sp, #4]
  4168cc:	bl	41f264 <winch@@Base+0x68>
  4168d0:	ldr	w0, [sp, #4]
  4168d4:	bl	402548 <setlocale@plt+0x8e8>
  4168d8:	ldur	x8, [x29, #-16]
  4168dc:	cbz	x8, 416904 <clear@@Base+0x12dc4>
  4168e0:	ldur	x0, [x29, #-16]
  4168e4:	bl	41a650 <clear@@Base+0x16b10>
  4168e8:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4168ec:	add	x0, x0, #0x4ac
  4168f0:	bl	41a650 <clear@@Base+0x16b10>
  4168f4:	bl	41aa28 <clear@@Base+0x16ee8>
  4168f8:	mov	w0, #0xa                   	// #10
  4168fc:	bl	41a518 <clear@@Base+0x169d8>
  416900:	bl	41a5b0 <clear@@Base+0x16a70>
  416904:	bl	4037c0 <setlocale@plt+0x1b60>
  416908:	adrp	x8, 440000 <PC+0x4798>
  41690c:	add	x8, x8, #0x20c
  416910:	mov	w9, #0x1                   	// #1
  416914:	str	w9, [x8]
  416918:	ldur	x0, [x29, #-48]
  41691c:	bl	40ef48 <clear@@Base+0xb408>
  416920:	mov	w9, wzr
  416924:	mov	w0, w9
  416928:	bl	41f1fc <winch@@Base>
  41692c:	ldp	x29, x30, [sp, #112]
  416930:	add	sp, sp, #0x80
  416934:	ret
  416938:	sub	sp, sp, #0x40
  41693c:	stp	x29, x30, [sp, #48]
  416940:	add	x29, sp, #0x30
  416944:	mov	x8, #0xffffffffffffffff    	// #-1
  416948:	stur	w0, [x29, #-8]
  41694c:	stur	x1, [x29, #-16]
  416950:	ldur	w0, [x29, #-8]
  416954:	str	x8, [sp]
  416958:	bl	41735c <clear@@Base+0x1381c>
  41695c:	str	x0, [sp, #24]
  416960:	ldr	x8, [sp, #24]
  416964:	ldr	x9, [sp]
  416968:	cmp	x8, x9
  41696c:	b.ne	41697c <clear@@Base+0x12e3c>  // b.any
  416970:	mov	w8, #0xffffffff            	// #-1
  416974:	stur	w8, [x29, #-4]
  416978:	b	416a34 <clear@@Base+0x12ef4>
  41697c:	mov	w8, wzr
  416980:	mov	w0, w8
  416984:	bl	41b45c <error@@Base+0x9d8>
  416988:	str	x0, [sp, #16]
  41698c:	ldr	x9, [sp, #16]
  416990:	mov	x10, #0xffffffffffffffff    	// #-1
  416994:	cmp	x9, x10
  416998:	b.ne	4169a0 <clear@@Base+0x12e60>  // b.any
  41699c:	str	xzr, [sp, #16]
  4169a0:	mov	w0, #0xffffffff            	// #-1
  4169a4:	bl	41b45c <error@@Base+0x9d8>
  4169a8:	str	x0, [sp, #8]
  4169ac:	ldur	w8, [x29, #-8]
  4169b0:	cmp	w8, #0x2e
  4169b4:	b.ne	4169d0 <clear@@Base+0x12e90>  // b.any
  4169b8:	ldur	x0, [x29, #-16]
  4169bc:	ldr	x1, [sp, #16]
  4169c0:	ldr	x2, [sp, #8]
  4169c4:	bl	416a44 <clear@@Base+0x12f04>
  4169c8:	stur	w0, [x29, #-4]
  4169cc:	b	416a34 <clear@@Base+0x12ef4>
  4169d0:	ldr	x8, [sp, #24]
  4169d4:	ldr	x9, [sp, #16]
  4169d8:	cmp	x8, x9
  4169dc:	b.gt	4169f8 <clear@@Base+0x12eb8>
  4169e0:	ldur	x0, [x29, #-16]
  4169e4:	ldr	x1, [sp, #24]
  4169e8:	ldr	x2, [sp, #8]
  4169ec:	bl	416a44 <clear@@Base+0x12f04>
  4169f0:	stur	w0, [x29, #-4]
  4169f4:	b	416a34 <clear@@Base+0x12ef4>
  4169f8:	ldr	x8, [sp, #8]
  4169fc:	mov	x9, #0xffffffffffffffff    	// #-1
  416a00:	cmp	x8, x9
  416a04:	b.ne	416a20 <clear@@Base+0x12ee0>  // b.any
  416a08:	ldur	x0, [x29, #-16]
  416a0c:	ldr	x1, [sp, #16]
  416a10:	ldr	x2, [sp, #8]
  416a14:	bl	416a44 <clear@@Base+0x12f04>
  416a18:	stur	w0, [x29, #-4]
  416a1c:	b	416a34 <clear@@Base+0x12ef4>
  416a20:	ldur	x0, [x29, #-16]
  416a24:	ldr	x1, [sp, #16]
  416a28:	ldr	x2, [sp, #24]
  416a2c:	bl	416a44 <clear@@Base+0x12f04>
  416a30:	stur	w0, [x29, #-4]
  416a34:	ldur	w0, [x29, #-4]
  416a38:	ldp	x29, x30, [sp, #48]
  416a3c:	add	sp, sp, #0x40
  416a40:	ret
  416a44:	sub	sp, sp, #0x50
  416a48:	stp	x29, x30, [sp, #64]
  416a4c:	add	x29, sp, #0x40
  416a50:	stur	x0, [x29, #-16]
  416a54:	stur	x1, [x29, #-24]
  416a58:	str	x2, [sp, #32]
  416a5c:	ldur	x0, [x29, #-24]
  416a60:	bl	405278 <clear@@Base+0x1738>
  416a64:	cbz	w0, 416a88 <clear@@Base+0x12f48>
  416a68:	adrp	x0, 425000 <winch@@Base+0x5e04>
  416a6c:	add	x0, x0, #0x4bd
  416a70:	mov	x8, xzr
  416a74:	mov	x1, x8
  416a78:	bl	41aa84 <error@@Base>
  416a7c:	mov	w9, #0xffffffff            	// #-1
  416a80:	stur	w9, [x29, #-4]
  416a84:	b	416c60 <clear@@Base+0x13120>
  416a88:	ldur	x0, [x29, #-16]
  416a8c:	adrp	x1, 421000 <winch@@Base+0x1e04>
  416a90:	add	x1, x1, #0x1f5
  416a94:	bl	401970 <popen@plt>
  416a98:	str	x0, [sp, #24]
  416a9c:	cbnz	x0, 416ac0 <clear@@Base+0x12f80>
  416aa0:	adrp	x0, 425000 <winch@@Base+0x5e04>
  416aa4:	add	x0, x0, #0x4db
  416aa8:	mov	x8, xzr
  416aac:	mov	x1, x8
  416ab0:	bl	41aa84 <error@@Base>
  416ab4:	mov	w9, #0xffffffff            	// #-1
  416ab8:	stur	w9, [x29, #-4]
  416abc:	b	416c60 <clear@@Base+0x13120>
  416ac0:	bl	403ba0 <clear@@Base+0x60>
  416ac4:	adrp	x0, 421000 <winch@@Base+0x1e04>
  416ac8:	add	x0, x0, #0xd52
  416acc:	bl	41a650 <clear@@Base+0x16b10>
  416ad0:	ldur	x0, [x29, #-16]
  416ad4:	bl	41a650 <clear@@Base+0x16b10>
  416ad8:	adrp	x0, 425000 <winch@@Base+0x5e04>
  416adc:	add	x0, x0, #0x7ee
  416ae0:	bl	41a650 <clear@@Base+0x16b10>
  416ae4:	bl	4038f0 <setlocale@plt+0x1c90>
  416ae8:	bl	41a5b0 <clear@@Base+0x16a70>
  416aec:	mov	w8, wzr
  416af0:	mov	w0, w8
  416af4:	str	w8, [sp, #16]
  416af8:	bl	402548 <setlocale@plt+0x8e8>
  416afc:	ldr	w0, [sp, #16]
  416b00:	bl	41f264 <winch@@Base+0x68>
  416b04:	mov	w0, #0xd                   	// #13
  416b08:	mov	x9, #0x1                   	// #1
  416b0c:	mov	x1, x9
  416b10:	bl	4018e0 <signal@plt>
  416b14:	mov	w8, #0xffffffff            	// #-1
  416b18:	str	w8, [sp, #20]
  416b1c:	ldr	x8, [sp, #32]
  416b20:	mov	x9, #0xffffffffffffffff    	// #-1
  416b24:	mov	w10, #0x1                   	// #1
  416b28:	cmp	x8, x9
  416b2c:	str	w10, [sp, #12]
  416b30:	b.eq	416b50 <clear@@Base+0x13010>  // b.none
  416b34:	ldur	x8, [x29, #-24]
  416b38:	add	x9, x8, #0x1
  416b3c:	stur	x9, [x29, #-24]
  416b40:	ldr	x9, [sp, #32]
  416b44:	cmp	x8, x9
  416b48:	cset	w10, le
  416b4c:	str	w10, [sp, #12]
  416b50:	ldr	w8, [sp, #12]
  416b54:	tbnz	w8, #0, 416b5c <clear@@Base+0x1301c>
  416b58:	b	416b98 <clear@@Base+0x13058>
  416b5c:	bl	405084 <clear@@Base+0x1544>
  416b60:	str	w0, [sp, #20]
  416b64:	ldr	w8, [sp, #20]
  416b68:	mov	w9, #0xffffffff            	// #-1
  416b6c:	cmp	w8, w9
  416b70:	b.ne	416b78 <clear@@Base+0x13038>  // b.any
  416b74:	b	416b98 <clear@@Base+0x13058>
  416b78:	ldr	w0, [sp, #20]
  416b7c:	ldr	x1, [sp, #24]
  416b80:	bl	401860 <putc@plt>
  416b84:	mov	w8, #0xffffffff            	// #-1
  416b88:	cmp	w0, w8
  416b8c:	b.ne	416b94 <clear@@Base+0x13054>  // b.any
  416b90:	b	416b98 <clear@@Base+0x13058>
  416b94:	b	416b1c <clear@@Base+0x12fdc>
  416b98:	ldr	w8, [sp, #20]
  416b9c:	mov	w9, #0x0                   	// #0
  416ba0:	cmp	w8, #0xa
  416ba4:	str	w9, [sp, #8]
  416ba8:	b.eq	416bc0 <clear@@Base+0x13080>  // b.none
  416bac:	ldr	w8, [sp, #20]
  416bb0:	mov	w9, #0xffffffff            	// #-1
  416bb4:	cmp	w8, w9
  416bb8:	cset	w8, ne  // ne = any
  416bbc:	str	w8, [sp, #8]
  416bc0:	ldr	w8, [sp, #8]
  416bc4:	tbnz	w8, #0, 416bcc <clear@@Base+0x1308c>
  416bc8:	b	416c08 <clear@@Base+0x130c8>
  416bcc:	bl	405084 <clear@@Base+0x1544>
  416bd0:	str	w0, [sp, #20]
  416bd4:	ldr	w8, [sp, #20]
  416bd8:	mov	w9, #0xffffffff            	// #-1
  416bdc:	cmp	w8, w9
  416be0:	b.ne	416be8 <clear@@Base+0x130a8>  // b.any
  416be4:	b	416c08 <clear@@Base+0x130c8>
  416be8:	ldr	w0, [sp, #20]
  416bec:	ldr	x1, [sp, #24]
  416bf0:	bl	401860 <putc@plt>
  416bf4:	mov	w8, #0xffffffff            	// #-1
  416bf8:	cmp	w0, w8
  416bfc:	b.ne	416c04 <clear@@Base+0x130c4>  // b.any
  416c00:	b	416c08 <clear@@Base+0x130c8>
  416c04:	b	416b98 <clear@@Base+0x13058>
  416c08:	ldr	x0, [sp, #24]
  416c0c:	bl	401bd0 <pclose@plt>
  416c10:	mov	w8, #0xd                   	// #13
  416c14:	mov	w0, w8
  416c18:	mov	x9, xzr
  416c1c:	mov	x1, x9
  416c20:	bl	4018e0 <signal@plt>
  416c24:	mov	w8, #0x1                   	// #1
  416c28:	mov	w0, w8
  416c2c:	str	w8, [sp, #4]
  416c30:	bl	41f264 <winch@@Base+0x68>
  416c34:	ldr	w0, [sp, #4]
  416c38:	bl	402548 <setlocale@plt+0x8e8>
  416c3c:	bl	4037c0 <setlocale@plt+0x1b60>
  416c40:	adrp	x9, 440000 <PC+0x4798>
  416c44:	add	x9, x9, #0x20c
  416c48:	ldr	w8, [sp, #4]
  416c4c:	str	w8, [x9]
  416c50:	mov	w10, wzr
  416c54:	mov	w0, w10
  416c58:	bl	41f1fc <winch@@Base>
  416c5c:	stur	wzr, [x29, #-4]
  416c60:	ldur	w0, [x29, #-4]
  416c64:	ldp	x29, x30, [sp, #64]
  416c68:	add	sp, sp, #0x50
  416c6c:	ret
  416c70:	sub	sp, sp, #0x20
  416c74:	stp	x29, x30, [sp, #16]
  416c78:	add	x29, sp, #0x10
  416c7c:	stur	wzr, [x29, #-4]
  416c80:	ldur	w8, [x29, #-4]
  416c84:	cmp	w8, #0x36
  416c88:	b.ge	416d4c <clear@@Base+0x1320c>  // b.tcont
  416c8c:	ldur	w8, [x29, #-4]
  416c90:	cmp	w8, #0x34
  416c94:	str	w8, [sp, #4]
  416c98:	b.eq	416cb0 <clear@@Base+0x13170>  // b.none
  416c9c:	b	416ca0 <clear@@Base+0x13160>
  416ca0:	ldr	w8, [sp, #4]
  416ca4:	cmp	w8, #0x35
  416ca8:	b.eq	416cbc <clear@@Base+0x1317c>  // b.none
  416cac:	b	416cc8 <clear@@Base+0x13188>
  416cb0:	mov	w8, #0x23                  	// #35
  416cb4:	sturb	w8, [x29, #-5]
  416cb8:	b	416cfc <clear@@Base+0x131bc>
  416cbc:	mov	w8, #0x27                  	// #39
  416cc0:	sturb	w8, [x29, #-5]
  416cc4:	b	416cfc <clear@@Base+0x131bc>
  416cc8:	ldur	w8, [x29, #-4]
  416ccc:	cmp	w8, #0x1a
  416cd0:	b.ge	416ce4 <clear@@Base+0x131a4>  // b.tcont
  416cd4:	ldur	w8, [x29, #-4]
  416cd8:	add	w8, w8, #0x61
  416cdc:	str	w8, [sp]
  416ce0:	b	416cf4 <clear@@Base+0x131b4>
  416ce4:	ldur	w8, [x29, #-4]
  416ce8:	add	w8, w8, #0x41
  416cec:	subs	w8, w8, #0x1a
  416cf0:	str	w8, [sp]
  416cf4:	ldr	w8, [sp]
  416cf8:	sturb	w8, [x29, #-5]
  416cfc:	ldurb	w8, [x29, #-5]
  416d00:	ldursw	x9, [x29, #-4]
  416d04:	mov	x10, #0x28                  	// #40
  416d08:	mul	x9, x10, x9
  416d0c:	adrp	x11, 43e000 <PC+0x2798>
  416d10:	add	x11, x11, #0xa78
  416d14:	add	x9, x11, x9
  416d18:	strb	w8, [x9]
  416d1c:	ldursw	x9, [x29, #-4]
  416d20:	mul	x9, x10, x9
  416d24:	add	x0, x11, x9
  416d28:	mov	x9, xzr
  416d2c:	mov	x1, x9
  416d30:	mov	x2, #0xffffffffffffffff    	// #-1
  416d34:	mov	w3, #0xffffffff            	// #-1
  416d38:	bl	416d58 <clear@@Base+0x13218>
  416d3c:	ldur	w8, [x29, #-4]
  416d40:	add	w8, w8, #0x1
  416d44:	stur	w8, [x29, #-4]
  416d48:	b	416c80 <clear@@Base+0x13140>
  416d4c:	ldp	x29, x30, [sp, #16]
  416d50:	add	sp, sp, #0x20
  416d54:	ret
  416d58:	sub	sp, sp, #0x20
  416d5c:	mov	x8, xzr
  416d60:	str	x0, [sp, #24]
  416d64:	str	x1, [sp, #16]
  416d68:	str	x2, [sp, #8]
  416d6c:	str	w3, [sp, #4]
  416d70:	ldr	x9, [sp, #16]
  416d74:	ldr	x10, [sp, #24]
  416d78:	str	x9, [x10, #8]
  416d7c:	ldr	x9, [sp, #8]
  416d80:	ldr	x10, [sp, #24]
  416d84:	str	x9, [x10, #24]
  416d88:	ldr	w11, [sp, #4]
  416d8c:	ldr	x9, [sp, #24]
  416d90:	str	w11, [x9, #32]
  416d94:	ldr	x9, [sp, #24]
  416d98:	str	x8, [x9, #16]
  416d9c:	add	sp, sp, #0x20
  416da0:	ret
  416da4:	sub	sp, sp, #0x20
  416da8:	stp	x29, x30, [sp, #16]
  416dac:	add	x29, sp, #0x10
  416db0:	stur	w0, [x29, #-4]
  416db4:	ldur	w0, [x29, #-4]
  416db8:	bl	416dd4 <clear@@Base+0x13294>
  416dbc:	cmp	x0, #0x0
  416dc0:	cset	w8, eq  // eq = none
  416dc4:	and	w0, w8, #0x1
  416dc8:	ldp	x29, x30, [sp, #16]
  416dcc:	add	sp, sp, #0x20
  416dd0:	ret
  416dd4:	sub	sp, sp, #0x70
  416dd8:	stp	x29, x30, [sp, #96]
  416ddc:	add	x29, sp, #0x60
  416de0:	adrp	x8, 43e000 <PC+0x2798>
  416de4:	add	x8, x8, #0xa78
  416de8:	add	x8, x8, #0x848
  416dec:	adrp	x9, 43f000 <PC+0x3798>
  416df0:	add	x9, x9, #0x2e8
  416df4:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  416df8:	add	x10, x10, #0x878
  416dfc:	stur	w0, [x29, #-12]
  416e00:	ldur	w11, [x29, #-12]
  416e04:	cmp	w11, #0x24
  416e08:	stur	x8, [x29, #-32]
  416e0c:	stur	x9, [x29, #-40]
  416e10:	str	x10, [sp, #48]
  416e14:	str	w11, [sp, #44]
  416e18:	b.eq	416e84 <clear@@Base+0x13344>  // b.none
  416e1c:	b	416e20 <clear@@Base+0x132e0>
  416e20:	ldr	w8, [sp, #44]
  416e24:	cmp	w8, #0x27
  416e28:	b.eq	416f38 <clear@@Base+0x133f8>  // b.none
  416e2c:	b	416e30 <clear@@Base+0x132f0>
  416e30:	ldr	w8, [sp, #44]
  416e34:	cmp	w8, #0x2e
  416e38:	b.eq	416ef8 <clear@@Base+0x133b8>  // b.none
  416e3c:	b	416e40 <clear@@Base+0x13300>
  416e40:	ldr	w8, [sp, #44]
  416e44:	cmp	w8, #0x5e
  416e48:	cset	w9, eq  // eq = none
  416e4c:	eor	w9, w9, #0x1
  416e50:	tbnz	w9, #0, 416f44 <clear@@Base+0x13404>
  416e54:	b	416e58 <clear@@Base+0x13318>
  416e58:	ldur	x8, [x29, #-40]
  416e5c:	stur	x8, [x29, #-24]
  416e60:	ldur	x0, [x29, #-24]
  416e64:	ldr	x9, [sp, #48]
  416e68:	ldr	x1, [x9]
  416e6c:	mov	x10, xzr
  416e70:	mov	x2, x10
  416e74:	mov	w11, wzr
  416e78:	mov	w3, w11
  416e7c:	bl	416d58 <clear@@Base+0x13218>
  416e80:	b	416f94 <clear@@Base+0x13454>
  416e84:	bl	4054d4 <clear@@Base+0x1994>
  416e88:	cbz	w0, 416eb0 <clear@@Base+0x13370>
  416e8c:	adrp	x0, 425000 <winch@@Base+0x5e04>
  416e90:	add	x0, x0, #0x364
  416e94:	mov	x8, xzr
  416e98:	mov	x1, x8
  416e9c:	str	x8, [sp, #32]
  416ea0:	bl	41aa84 <error@@Base>
  416ea4:	ldr	x8, [sp, #32]
  416ea8:	stur	x8, [x29, #-8]
  416eac:	b	416f9c <clear@@Base+0x1345c>
  416eb0:	ldur	x8, [x29, #-40]
  416eb4:	stur	x8, [x29, #-24]
  416eb8:	ldur	x0, [x29, #-24]
  416ebc:	ldr	x9, [sp, #48]
  416ec0:	ldr	x1, [x9]
  416ec4:	str	x0, [sp, #24]
  416ec8:	str	x1, [sp, #16]
  416ecc:	bl	404ed0 <clear@@Base+0x1390>
  416ed0:	adrp	x8, 440000 <PC+0x4798>
  416ed4:	add	x8, x8, #0x1b8
  416ed8:	ldr	w3, [x8]
  416edc:	ldr	x8, [sp, #24]
  416ee0:	str	x0, [sp, #8]
  416ee4:	mov	x0, x8
  416ee8:	ldr	x1, [sp, #16]
  416eec:	ldr	x2, [sp, #8]
  416ef0:	bl	416d58 <clear@@Base+0x13218>
  416ef4:	b	416f94 <clear@@Base+0x13454>
  416ef8:	ldur	x8, [x29, #-40]
  416efc:	stur	x8, [x29, #-24]
  416f00:	ldur	x9, [x29, #-24]
  416f04:	add	x0, x9, #0x18
  416f08:	mov	w10, wzr
  416f0c:	mov	w1, w10
  416f10:	bl	41b748 <error@@Base+0xcc4>
  416f14:	ldur	x0, [x29, #-24]
  416f18:	ldr	x8, [sp, #48]
  416f1c:	ldr	x1, [x8]
  416f20:	ldur	x9, [x29, #-24]
  416f24:	ldr	x2, [x9, #24]
  416f28:	ldur	x9, [x29, #-24]
  416f2c:	ldr	w3, [x9, #32]
  416f30:	bl	416d58 <clear@@Base+0x13218>
  416f34:	b	416f94 <clear@@Base+0x13454>
  416f38:	ldur	x8, [x29, #-32]
  416f3c:	stur	x8, [x29, #-24]
  416f40:	b	416f94 <clear@@Base+0x13454>
  416f44:	ldur	w0, [x29, #-12]
  416f48:	bl	417034 <clear@@Base+0x134f4>
  416f4c:	stur	x0, [x29, #-24]
  416f50:	ldur	x8, [x29, #-24]
  416f54:	cbnz	x8, 416f5c <clear@@Base+0x1341c>
  416f58:	b	416f94 <clear@@Base+0x13454>
  416f5c:	ldur	x8, [x29, #-24]
  416f60:	ldr	x8, [x8, #24]
  416f64:	mov	x9, #0xffffffffffffffff    	// #-1
  416f68:	cmp	x8, x9
  416f6c:	b.ne	416f94 <clear@@Base+0x13454>  // b.any
  416f70:	adrp	x0, 425000 <winch@@Base+0x5e04>
  416f74:	add	x0, x0, #0x516
  416f78:	mov	x8, xzr
  416f7c:	mov	x1, x8
  416f80:	str	x8, [sp]
  416f84:	bl	41aa84 <error@@Base>
  416f88:	ldr	x8, [sp]
  416f8c:	stur	x8, [x29, #-8]
  416f90:	b	416f9c <clear@@Base+0x1345c>
  416f94:	ldur	x8, [x29, #-24]
  416f98:	stur	x8, [x29, #-8]
  416f9c:	ldur	x0, [x29, #-8]
  416fa0:	ldp	x29, x30, [sp, #96]
  416fa4:	add	sp, sp, #0x70
  416fa8:	ret
  416fac:	sub	sp, sp, #0x30
  416fb0:	stp	x29, x30, [sp, #32]
  416fb4:	add	x29, sp, #0x20
  416fb8:	stur	w0, [x29, #-4]
  416fbc:	stur	w1, [x29, #-8]
  416fc0:	ldur	w0, [x29, #-4]
  416fc4:	bl	417034 <clear@@Base+0x134f4>
  416fc8:	str	x0, [sp, #16]
  416fcc:	ldr	x8, [sp, #16]
  416fd0:	cbnz	x8, 416fd8 <clear@@Base+0x13498>
  416fd4:	b	417028 <clear@@Base+0x134e8>
  416fd8:	ldur	w1, [x29, #-8]
  416fdc:	mov	x0, sp
  416fe0:	bl	41b748 <error@@Base+0xcc4>
  416fe4:	ldr	x8, [sp]
  416fe8:	mov	x9, #0xffffffffffffffff    	// #-1
  416fec:	cmp	x8, x9
  416ff0:	b.ne	416ffc <clear@@Base+0x134bc>  // b.any
  416ff4:	bl	403af8 <setlocale@plt+0x1e98>
  416ff8:	b	417028 <clear@@Base+0x134e8>
  416ffc:	ldr	x0, [sp, #16]
  417000:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  417004:	add	x8, x8, #0x878
  417008:	ldr	x1, [x8]
  41700c:	ldr	x2, [sp]
  417010:	ldr	w3, [sp, #8]
  417014:	bl	416d58 <clear@@Base+0x13218>
  417018:	adrp	x8, 43e000 <PC+0x2798>
  41701c:	add	x8, x8, #0xa70
  417020:	mov	w9, #0x1                   	// #1
  417024:	str	w9, [x8]
  417028:	ldp	x29, x30, [sp, #32]
  41702c:	add	sp, sp, #0x30
  417030:	ret
  417034:	sub	sp, sp, #0x40
  417038:	stp	x29, x30, [sp, #48]
  41703c:	add	x29, sp, #0x30
  417040:	adrp	x8, 43e000 <PC+0x2798>
  417044:	add	x8, x8, #0xa78
  417048:	add	x9, x8, #0x820
  41704c:	stur	w0, [x29, #-12]
  417050:	ldur	w10, [x29, #-12]
  417054:	cmp	w10, #0x61
  417058:	str	x8, [sp, #24]
  41705c:	str	x9, [sp, #16]
  417060:	b.lt	417098 <clear@@Base+0x13558>  // b.tstop
  417064:	ldur	w8, [x29, #-12]
  417068:	cmp	w8, #0x7a
  41706c:	b.gt	417098 <clear@@Base+0x13558>
  417070:	ldur	w8, [x29, #-12]
  417074:	subs	w8, w8, #0x61
  417078:	mov	w0, w8
  41707c:	sxtw	x9, w0
  417080:	mov	x10, #0x28                  	// #40
  417084:	mul	x9, x10, x9
  417088:	ldr	x10, [sp, #24]
  41708c:	add	x9, x10, x9
  417090:	stur	x9, [x29, #-8]
  417094:	b	417114 <clear@@Base+0x135d4>
  417098:	ldur	w8, [x29, #-12]
  41709c:	cmp	w8, #0x41
  4170a0:	b.lt	4170dc <clear@@Base+0x1359c>  // b.tstop
  4170a4:	ldur	w8, [x29, #-12]
  4170a8:	cmp	w8, #0x5a
  4170ac:	b.gt	4170dc <clear@@Base+0x1359c>
  4170b0:	ldur	w8, [x29, #-12]
  4170b4:	subs	w8, w8, #0x41
  4170b8:	add	w8, w8, #0x1a
  4170bc:	mov	w0, w8
  4170c0:	sxtw	x9, w0
  4170c4:	mov	x10, #0x28                  	// #40
  4170c8:	mul	x9, x10, x9
  4170cc:	ldr	x10, [sp, #24]
  4170d0:	add	x9, x10, x9
  4170d4:	stur	x9, [x29, #-8]
  4170d8:	b	417114 <clear@@Base+0x135d4>
  4170dc:	ldur	w8, [x29, #-12]
  4170e0:	cmp	w8, #0x23
  4170e4:	b.ne	4170f4 <clear@@Base+0x135b4>  // b.any
  4170e8:	ldr	x8, [sp, #16]
  4170ec:	stur	x8, [x29, #-8]
  4170f0:	b	417114 <clear@@Base+0x135d4>
  4170f4:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4170f8:	add	x0, x0, #0x523
  4170fc:	mov	x8, xzr
  417100:	mov	x1, x8
  417104:	str	x8, [sp, #8]
  417108:	bl	41aa84 <error@@Base>
  41710c:	ldr	x8, [sp, #8]
  417110:	stur	x8, [x29, #-8]
  417114:	ldur	x0, [x29, #-8]
  417118:	ldp	x29, x30, [sp, #48]
  41711c:	add	sp, sp, #0x40
  417120:	ret
  417124:	sub	sp, sp, #0x20
  417128:	stp	x29, x30, [sp, #16]
  41712c:	add	x29, sp, #0x10
  417130:	stur	w0, [x29, #-4]
  417134:	ldur	w0, [x29, #-4]
  417138:	bl	417034 <clear@@Base+0x134f4>
  41713c:	str	x0, [sp]
  417140:	ldr	x8, [sp]
  417144:	cbnz	x8, 41714c <clear@@Base+0x1360c>
  417148:	b	417184 <clear@@Base+0x13644>
  41714c:	ldr	x8, [sp]
  417150:	ldr	x8, [x8, #24]
  417154:	mov	x9, #0xffffffffffffffff    	// #-1
  417158:	cmp	x8, x9
  41715c:	b.ne	417168 <clear@@Base+0x13628>  // b.any
  417160:	bl	403af8 <setlocale@plt+0x1e98>
  417164:	b	417184 <clear@@Base+0x13644>
  417168:	ldr	x8, [sp]
  41716c:	mov	x9, #0xffffffffffffffff    	// #-1
  417170:	str	x9, [x8, #24]
  417174:	adrp	x8, 43e000 <PC+0x2798>
  417178:	add	x8, x8, #0xa70
  41717c:	mov	w10, #0x1                   	// #1
  417180:	str	w10, [x8]
  417184:	ldp	x29, x30, [sp, #16]
  417188:	add	sp, sp, #0x20
  41718c:	ret
  417190:	sub	sp, sp, #0x30
  417194:	stp	x29, x30, [sp, #32]
  417198:	add	x29, sp, #0x20
  41719c:	adrp	x8, 43e000 <PC+0x2798>
  4171a0:	add	x8, x8, #0xa78
  4171a4:	add	x0, x8, #0x848
  4171a8:	str	x0, [sp, #8]
  4171ac:	bl	405ef8 <clear@@Base+0x23b8>
  4171b0:	and	w9, w0, #0x8
  4171b4:	cbz	w9, 4171bc <clear@@Base+0x1367c>
  4171b8:	b	4171fc <clear@@Base+0x136bc>
  4171bc:	add	x0, sp, #0x10
  4171c0:	mov	w8, wzr
  4171c4:	mov	w1, w8
  4171c8:	bl	41b748 <error@@Base+0xcc4>
  4171cc:	ldr	x9, [sp, #16]
  4171d0:	mov	x10, #0xffffffffffffffff    	// #-1
  4171d4:	cmp	x9, x10
  4171d8:	b.ne	4171e0 <clear@@Base+0x136a0>  // b.any
  4171dc:	b	4171fc <clear@@Base+0x136bc>
  4171e0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4171e4:	add	x8, x8, #0x878
  4171e8:	ldr	x1, [x8]
  4171ec:	ldr	x2, [sp, #16]
  4171f0:	ldr	w3, [sp, #24]
  4171f4:	ldr	x0, [sp, #8]
  4171f8:	bl	416d58 <clear@@Base+0x13218>
  4171fc:	ldp	x29, x30, [sp, #32]
  417200:	add	sp, sp, #0x30
  417204:	ret
  417208:	sub	sp, sp, #0x40
  41720c:	stp	x29, x30, [sp, #48]
  417210:	add	x29, sp, #0x30
  417214:	adrp	x8, 43e000 <PC+0x2798>
  417218:	add	x8, x8, #0xa78
  41721c:	add	x8, x8, #0x848
  417220:	stur	w0, [x29, #-4]
  417224:	ldur	w0, [x29, #-4]
  417228:	str	x8, [sp, #8]
  41722c:	bl	416dd4 <clear@@Base+0x13294>
  417230:	stur	x0, [x29, #-16]
  417234:	ldur	x8, [x29, #-16]
  417238:	cbnz	x8, 417240 <clear@@Base+0x13700>
  41723c:	b	4172dc <clear@@Base+0x1379c>
  417240:	ldur	x8, [x29, #-16]
  417244:	ldr	x9, [sp, #8]
  417248:	cmp	x8, x9
  41724c:	b.ne	41728c <clear@@Base+0x1374c>  // b.any
  417250:	ldur	x8, [x29, #-16]
  417254:	ldr	x8, [x8, #24]
  417258:	mov	x9, #0xffffffffffffffff    	// #-1
  41725c:	cmp	x8, x9
  417260:	b.ne	41728c <clear@@Base+0x1374c>  // b.any
  417264:	ldur	x0, [x29, #-16]
  417268:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41726c:	add	x8, x8, #0x878
  417270:	ldr	x1, [x8]
  417274:	adrp	x8, 440000 <PC+0x4798>
  417278:	add	x8, x8, #0x26c
  41727c:	ldr	w3, [x8]
  417280:	mov	x8, xzr
  417284:	mov	x2, x8
  417288:	bl	416d58 <clear@@Base+0x13218>
  41728c:	ldur	x0, [x29, #-16]
  417290:	bl	4172e8 <clear@@Base+0x137a8>
  417294:	ldur	x8, [x29, #-16]
  417298:	ldur	q0, [x8, #24]
  41729c:	str	q0, [sp, #16]
  4172a0:	ldur	x8, [x29, #-16]
  4172a4:	ldr	x8, [x8, #8]
  4172a8:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  4172ac:	add	x9, x9, #0x878
  4172b0:	ldr	x9, [x9]
  4172b4:	cmp	x8, x9
  4172b8:	b.eq	4172d0 <clear@@Base+0x13790>  // b.none
  4172bc:	ldur	x8, [x29, #-16]
  4172c0:	ldr	x0, [x8, #8]
  4172c4:	bl	40e7c4 <clear@@Base+0xac84>
  4172c8:	cbz	w0, 4172d0 <clear@@Base+0x13790>
  4172cc:	b	4172dc <clear@@Base+0x1379c>
  4172d0:	ldr	x0, [sp, #16]
  4172d4:	ldr	w1, [sp, #24]
  4172d8:	bl	4128ac <clear@@Base+0xed6c>
  4172dc:	ldp	x29, x30, [sp, #48]
  4172e0:	add	sp, sp, #0x40
  4172e4:	ret
  4172e8:	sub	sp, sp, #0x40
  4172ec:	stp	x29, x30, [sp, #48]
  4172f0:	add	x29, sp, #0x30
  4172f4:	stur	x0, [x29, #-8]
  4172f8:	ldur	x8, [x29, #-8]
  4172fc:	ldr	x8, [x8, #8]
  417300:	cbz	x8, 417308 <clear@@Base+0x137c8>
  417304:	b	417350 <clear@@Base+0x13810>
  417308:	ldur	x0, [x29, #-8]
  41730c:	ldur	x8, [x29, #-8]
  417310:	ldr	x8, [x8, #16]
  417314:	mov	x9, xzr
  417318:	stur	x0, [x29, #-16]
  41731c:	mov	x0, x9
  417320:	str	x8, [sp, #24]
  417324:	bl	41188c <clear@@Base+0xdd4c>
  417328:	ldr	x8, [sp, #24]
  41732c:	str	x0, [sp, #16]
  417330:	mov	x0, x8
  417334:	ldr	x1, [sp, #16]
  417338:	bl	411908 <clear@@Base+0xddc8>
  41733c:	ldur	x8, [x29, #-16]
  417340:	str	x0, [sp, #8]
  417344:	mov	x0, x8
  417348:	ldr	x1, [sp, #8]
  41734c:	bl	4175ec <clear@@Base+0x13aac>
  417350:	ldp	x29, x30, [sp, #48]
  417354:	add	sp, sp, #0x40
  417358:	ret
  41735c:	sub	sp, sp, #0x30
  417360:	stp	x29, x30, [sp, #32]
  417364:	add	x29, sp, #0x20
  417368:	stur	w0, [x29, #-12]
  41736c:	ldur	w0, [x29, #-12]
  417370:	bl	416dd4 <clear@@Base+0x13294>
  417374:	str	x0, [sp, #8]
  417378:	ldr	x8, [sp, #8]
  41737c:	cbnz	x8, 41738c <clear@@Base+0x1384c>
  417380:	mov	x8, #0xffffffffffffffff    	// #-1
  417384:	stur	x8, [x29, #-8]
  417388:	b	4173d4 <clear@@Base+0x13894>
  41738c:	ldr	x8, [sp, #8]
  417390:	ldr	x8, [x8, #8]
  417394:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  417398:	add	x9, x9, #0x878
  41739c:	ldr	x9, [x9]
  4173a0:	cmp	x8, x9
  4173a4:	b.eq	4173c8 <clear@@Base+0x13888>  // b.none
  4173a8:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4173ac:	add	x0, x0, #0x4ee
  4173b0:	mov	x8, xzr
  4173b4:	mov	x1, x8
  4173b8:	bl	41aa84 <error@@Base>
  4173bc:	mov	x8, #0xffffffffffffffff    	// #-1
  4173c0:	stur	x8, [x29, #-8]
  4173c4:	b	4173d4 <clear@@Base+0x13894>
  4173c8:	ldr	x8, [sp, #8]
  4173cc:	ldr	x8, [x8, #24]
  4173d0:	stur	x8, [x29, #-8]
  4173d4:	ldur	x0, [x29, #-8]
  4173d8:	ldp	x29, x30, [sp, #32]
  4173dc:	add	sp, sp, #0x30
  4173e0:	ret
  4173e4:	sub	sp, sp, #0x20
  4173e8:	str	x0, [sp, #16]
  4173ec:	str	wzr, [sp, #12]
  4173f0:	ldr	w8, [sp, #12]
  4173f4:	cmp	w8, #0x35
  4173f8:	b.ge	4174ac <clear@@Base+0x1396c>  // b.tcont
  4173fc:	ldrsw	x8, [sp, #12]
  417400:	mov	x9, #0x28                  	// #40
  417404:	mul	x8, x9, x8
  417408:	adrp	x9, 43e000 <PC+0x2798>
  41740c:	add	x9, x9, #0xa78
  417410:	add	x8, x9, x8
  417414:	ldr	x8, [x8, #8]
  417418:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  41741c:	add	x9, x9, #0x878
  417420:	ldr	x9, [x9]
  417424:	cmp	x8, x9
  417428:	b.ne	41749c <clear@@Base+0x1395c>  // b.any
  41742c:	ldrsw	x8, [sp, #12]
  417430:	mov	x9, #0x28                  	// #40
  417434:	mul	x8, x9, x8
  417438:	adrp	x9, 43e000 <PC+0x2798>
  41743c:	add	x9, x9, #0xa78
  417440:	add	x8, x9, x8
  417444:	ldr	x8, [x8, #24]
  417448:	ldr	x9, [sp, #16]
  41744c:	cmp	x8, x9
  417450:	b.ne	41749c <clear@@Base+0x1395c>  // b.any
  417454:	ldr	w8, [sp, #12]
  417458:	cmp	w8, #0x1a
  41745c:	b.ge	417470 <clear@@Base+0x13930>  // b.tcont
  417460:	ldr	w8, [sp, #12]
  417464:	add	w8, w8, #0x61
  417468:	strb	w8, [sp, #31]
  41746c:	b	4174b4 <clear@@Base+0x13974>
  417470:	ldr	w8, [sp, #12]
  417474:	cmp	w8, #0x34
  417478:	b.ge	417490 <clear@@Base+0x13950>  // b.tcont
  41747c:	ldr	w8, [sp, #12]
  417480:	subs	w8, w8, #0x1a
  417484:	add	w8, w8, #0x41
  417488:	strb	w8, [sp, #31]
  41748c:	b	4174b4 <clear@@Base+0x13974>
  417490:	mov	w8, #0x23                  	// #35
  417494:	strb	w8, [sp, #31]
  417498:	b	4174b4 <clear@@Base+0x13974>
  41749c:	ldr	w8, [sp, #12]
  4174a0:	add	w8, w8, #0x1
  4174a4:	str	w8, [sp, #12]
  4174a8:	b	4173f0 <clear@@Base+0x138b0>
  4174ac:	mov	w8, #0x0                   	// #0
  4174b0:	strb	w8, [sp, #31]
  4174b4:	ldrb	w0, [sp, #31]
  4174b8:	add	sp, sp, #0x20
  4174bc:	ret
  4174c0:	sub	sp, sp, #0x10
  4174c4:	str	x0, [sp, #8]
  4174c8:	str	wzr, [sp, #4]
  4174cc:	ldr	w8, [sp, #4]
  4174d0:	cmp	w8, #0x36
  4174d4:	b.ge	417530 <clear@@Base+0x139f0>  // b.tcont
  4174d8:	ldrsw	x8, [sp, #4]
  4174dc:	mov	x9, #0x28                  	// #40
  4174e0:	mul	x8, x9, x8
  4174e4:	adrp	x9, 43e000 <PC+0x2798>
  4174e8:	add	x9, x9, #0xa78
  4174ec:	add	x8, x9, x8
  4174f0:	ldr	x8, [x8, #8]
  4174f4:	ldr	x9, [sp, #8]
  4174f8:	cmp	x8, x9
  4174fc:	b.ne	417520 <clear@@Base+0x139e0>  // b.any
  417500:	ldrsw	x8, [sp, #4]
  417504:	mov	x9, #0x28                  	// #40
  417508:	mul	x8, x9, x8
  41750c:	adrp	x9, 43e000 <PC+0x2798>
  417510:	add	x9, x9, #0xa78
  417514:	add	x8, x9, x8
  417518:	mov	x9, #0xffffffffffffffff    	// #-1
  41751c:	str	x9, [x8, #24]
  417520:	ldr	w8, [sp, #4]
  417524:	add	w8, w8, #0x1
  417528:	str	w8, [sp, #4]
  41752c:	b	4174cc <clear@@Base+0x1398c>
  417530:	add	sp, sp, #0x10
  417534:	ret
  417538:	sub	sp, sp, #0x40
  41753c:	stp	x29, x30, [sp, #48]
  417540:	add	x29, sp, #0x30
  417544:	stur	x0, [x29, #-8]
  417548:	ldur	x0, [x29, #-8]
  41754c:	bl	411ad8 <clear@@Base+0xdf98>
  417550:	bl	410564 <clear@@Base+0xca24>
  417554:	str	x0, [sp, #24]
  417558:	stur	wzr, [x29, #-12]
  41755c:	ldur	w8, [x29, #-12]
  417560:	cmp	w8, #0x36
  417564:	b.ge	4175d8 <clear@@Base+0x13a98>  // b.tcont
  417568:	ldursw	x8, [x29, #-12]
  41756c:	mov	x9, #0x28                  	// #40
  417570:	mul	x8, x9, x8
  417574:	adrp	x9, 43e000 <PC+0x2798>
  417578:	add	x9, x9, #0xa78
  41757c:	add	x8, x9, x8
  417580:	str	x8, [sp, #16]
  417584:	ldr	x8, [sp, #16]
  417588:	ldr	x8, [x8, #16]
  41758c:	str	x8, [sp, #8]
  417590:	ldr	x8, [sp, #8]
  417594:	cbz	x8, 4175c8 <clear@@Base+0x13a88>
  417598:	ldr	x0, [sp, #8]
  41759c:	bl	410564 <clear@@Base+0xca24>
  4175a0:	str	x0, [sp, #8]
  4175a4:	ldr	x0, [sp, #24]
  4175a8:	ldr	x1, [sp, #8]
  4175ac:	bl	401aa0 <strcmp@plt>
  4175b0:	cbnz	w0, 4175c0 <clear@@Base+0x13a80>
  4175b4:	ldr	x0, [sp, #16]
  4175b8:	ldur	x1, [x29, #-8]
  4175bc:	bl	4175ec <clear@@Base+0x13aac>
  4175c0:	ldr	x0, [sp, #8]
  4175c4:	bl	401ac0 <free@plt>
  4175c8:	ldur	w8, [x29, #-12]
  4175cc:	add	w8, w8, #0x1
  4175d0:	stur	w8, [x29, #-12]
  4175d4:	b	41755c <clear@@Base+0x13a1c>
  4175d8:	ldr	x0, [sp, #24]
  4175dc:	bl	401ac0 <free@plt>
  4175e0:	ldp	x29, x30, [sp, #48]
  4175e4:	add	sp, sp, #0x40
  4175e8:	ret
  4175ec:	sub	sp, sp, #0x30
  4175f0:	stp	x29, x30, [sp, #32]
  4175f4:	add	x29, sp, #0x20
  4175f8:	mov	x8, xzr
  4175fc:	stur	x0, [x29, #-8]
  417600:	str	x1, [sp, #16]
  417604:	ldr	x9, [sp, #16]
  417608:	ldur	x10, [x29, #-8]
  41760c:	str	x9, [x10, #8]
  417610:	ldur	x9, [x29, #-8]
  417614:	ldr	x0, [x9, #16]
  417618:	str	x8, [sp, #8]
  41761c:	bl	401ac0 <free@plt>
  417620:	ldur	x8, [x29, #-8]
  417624:	ldr	x9, [sp, #8]
  417628:	str	x9, [x8, #16]
  41762c:	ldp	x29, x30, [sp, #32]
  417630:	add	sp, sp, #0x30
  417634:	ret
  417638:	sub	sp, sp, #0x50
  41763c:	stp	x29, x30, [sp, #64]
  417640:	add	x29, sp, #0x40
  417644:	adrp	x8, 440000 <PC+0x4798>
  417648:	add	x8, x8, #0x25c
  41764c:	stur	x0, [x29, #-8]
  417650:	stur	x1, [x29, #-16]
  417654:	ldr	w9, [x8]
  417658:	cbnz	w9, 417660 <clear@@Base+0x13b20>
  41765c:	b	41774c <clear@@Base+0x13c0c>
  417660:	ldur	x0, [x29, #-8]
  417664:	ldur	x2, [x29, #-16]
  417668:	adrp	x1, 425000 <winch@@Base+0x5e04>
  41766c:	add	x1, x1, #0x512
  417670:	bl	401c20 <fprintf@plt>
  417674:	stur	wzr, [x29, #-20]
  417678:	ldur	w8, [x29, #-20]
  41767c:	cmp	w8, #0x35
  417680:	b.ge	41774c <clear@@Base+0x13c0c>  // b.tcont
  417684:	ldursw	x8, [x29, #-20]
  417688:	mov	x9, #0x28                  	// #40
  41768c:	mul	x8, x9, x8
  417690:	adrp	x9, 43e000 <PC+0x2798>
  417694:	add	x9, x9, #0xa78
  417698:	add	x8, x9, x8
  41769c:	str	x8, [sp, #24]
  4176a0:	ldr	x8, [sp, #24]
  4176a4:	ldr	x8, [x8, #24]
  4176a8:	mov	x9, #0xffffffffffffffff    	// #-1
  4176ac:	cmp	x8, x9
  4176b0:	b.ne	4176b8 <clear@@Base+0x13b78>  // b.any
  4176b4:	b	41773c <clear@@Base+0x13bfc>
  4176b8:	ldr	x8, [sp, #24]
  4176bc:	ldr	x0, [x8, #24]
  4176c0:	add	x1, sp, #0x1
  4176c4:	bl	41a690 <clear@@Base+0x16b50>
  4176c8:	ldr	x8, [sp, #24]
  4176cc:	ldr	x8, [x8, #16]
  4176d0:	str	x8, [sp, #32]
  4176d4:	ldr	x8, [sp, #32]
  4176d8:	cbnz	x8, 4176ec <clear@@Base+0x13bac>
  4176dc:	ldr	x8, [sp, #24]
  4176e0:	ldr	x0, [x8, #8]
  4176e4:	bl	411ad8 <clear@@Base+0xdf98>
  4176e8:	str	x0, [sp, #32]
  4176ec:	ldr	x0, [sp, #32]
  4176f0:	bl	410564 <clear@@Base+0xca24>
  4176f4:	str	x0, [sp, #32]
  4176f8:	ldr	x0, [sp, #32]
  4176fc:	adrp	x1, 420000 <winch@@Base+0xe04>
  417700:	add	x1, x1, #0xca6
  417704:	bl	401aa0 <strcmp@plt>
  417708:	cbz	w0, 417734 <clear@@Base+0x13bf4>
  41770c:	ldur	x0, [x29, #-8]
  417710:	ldr	x8, [sp, #24]
  417714:	ldrb	w2, [x8]
  417718:	ldr	x8, [sp, #24]
  41771c:	ldr	w3, [x8, #32]
  417720:	ldr	x5, [sp, #32]
  417724:	adrp	x1, 425000 <winch@@Base+0x5e04>
  417728:	add	x1, x1, #0x507
  41772c:	add	x4, sp, #0x1
  417730:	bl	401c20 <fprintf@plt>
  417734:	ldr	x0, [sp, #32]
  417738:	bl	401ac0 <free@plt>
  41773c:	ldur	w8, [x29, #-20]
  417740:	add	w8, w8, #0x1
  417744:	stur	w8, [x29, #-20]
  417748:	b	417678 <clear@@Base+0x13b38>
  41774c:	ldp	x29, x30, [sp, #64]
  417750:	add	sp, sp, #0x50
  417754:	ret
  417758:	sub	sp, sp, #0x30
  41775c:	stp	x29, x30, [sp, #32]
  417760:	add	x29, sp, #0x20
  417764:	stur	x0, [x29, #-8]
  417768:	ldur	x8, [x29, #-8]
  41776c:	add	x9, x8, #0x1
  417770:	stur	x9, [x29, #-8]
  417774:	ldrb	w10, [x8]
  417778:	cmp	w10, #0x6d
  41777c:	b.eq	417784 <clear@@Base+0x13c44>  // b.none
  417780:	b	4178ac <clear@@Base+0x13d6c>
  417784:	ldur	x8, [x29, #-8]
  417788:	ldrb	w9, [x8]
  41778c:	cmp	w9, #0x20
  417790:	b.ne	4177a4 <clear@@Base+0x13c64>  // b.any
  417794:	ldur	x8, [x29, #-8]
  417798:	add	x8, x8, #0x1
  41779c:	stur	x8, [x29, #-8]
  4177a0:	b	417784 <clear@@Base+0x13c44>
  4177a4:	ldur	x8, [x29, #-8]
  4177a8:	add	x9, x8, #0x1
  4177ac:	stur	x9, [x29, #-8]
  4177b0:	ldrb	w0, [x8]
  4177b4:	bl	417034 <clear@@Base+0x134f4>
  4177b8:	str	x0, [sp, #16]
  4177bc:	ldr	x8, [sp, #16]
  4177c0:	cbnz	x8, 4177c8 <clear@@Base+0x13c88>
  4177c4:	b	4178ac <clear@@Base+0x13d6c>
  4177c8:	ldur	x8, [x29, #-8]
  4177cc:	ldrb	w9, [x8]
  4177d0:	cmp	w9, #0x20
  4177d4:	b.ne	4177e8 <clear@@Base+0x13ca8>  // b.any
  4177d8:	ldur	x8, [x29, #-8]
  4177dc:	add	x8, x8, #0x1
  4177e0:	stur	x8, [x29, #-8]
  4177e4:	b	4177c8 <clear@@Base+0x13c88>
  4177e8:	sub	x1, x29, #0x8
  4177ec:	ldur	x0, [x29, #-8]
  4177f0:	bl	41a9a8 <clear@@Base+0x16e68>
  4177f4:	str	w0, [sp, #12]
  4177f8:	ldr	w8, [sp, #12]
  4177fc:	cmp	w8, #0x1
  417800:	b.ge	41780c <clear@@Base+0x13ccc>  // b.tcont
  417804:	mov	w8, #0x1                   	// #1
  417808:	str	w8, [sp, #12]
  41780c:	ldr	w8, [sp, #12]
  417810:	adrp	x9, 440000 <PC+0x4798>
  417814:	add	x9, x9, #0x1b8
  417818:	ldr	w10, [x9]
  41781c:	cmp	w8, w10
  417820:	b.le	417834 <clear@@Base+0x13cf4>
  417824:	adrp	x8, 440000 <PC+0x4798>
  417828:	add	x8, x8, #0x1b8
  41782c:	ldr	w9, [x8]
  417830:	str	w9, [sp, #12]
  417834:	ldur	x8, [x29, #-8]
  417838:	ldrb	w9, [x8]
  41783c:	cmp	w9, #0x20
  417840:	b.ne	417854 <clear@@Base+0x13d14>  // b.any
  417844:	ldur	x8, [x29, #-8]
  417848:	add	x8, x8, #0x1
  41784c:	stur	x8, [x29, #-8]
  417850:	b	417834 <clear@@Base+0x13cf4>
  417854:	sub	x1, x29, #0x8
  417858:	ldur	x0, [x29, #-8]
  41785c:	bl	41a924 <clear@@Base+0x16de4>
  417860:	str	x0, [sp]
  417864:	ldur	x8, [x29, #-8]
  417868:	ldrb	w9, [x8]
  41786c:	cmp	w9, #0x20
  417870:	b.ne	417884 <clear@@Base+0x13d44>  // b.any
  417874:	ldur	x8, [x29, #-8]
  417878:	add	x8, x8, #0x1
  41787c:	stur	x8, [x29, #-8]
  417880:	b	417864 <clear@@Base+0x13d24>
  417884:	ldr	x0, [sp, #16]
  417888:	ldr	x2, [sp]
  41788c:	ldr	w3, [sp, #12]
  417890:	mov	x8, xzr
  417894:	mov	x1, x8
  417898:	bl	416d58 <clear@@Base+0x13218>
  41789c:	ldur	x0, [x29, #-8]
  4178a0:	bl	402260 <setlocale@plt+0x600>
  4178a4:	ldr	x8, [sp, #16]
  4178a8:	str	x0, [x8, #16]
  4178ac:	ldp	x29, x30, [sp, #32]
  4178b0:	add	sp, sp, #0x30
  4178b4:	ret
  4178b8:	sub	sp, sp, #0x40
  4178bc:	stp	x29, x30, [sp, #48]
  4178c0:	add	x29, sp, #0x30
  4178c4:	adrp	x8, 440000 <PC+0x4798>
  4178c8:	add	x8, x8, #0x18c
  4178cc:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  4178d0:	add	x9, x9, #0x890
  4178d4:	stur	w0, [x29, #-4]
  4178d8:	stur	x1, [x29, #-16]
  4178dc:	ldr	w10, [x8]
  4178e0:	str	x9, [sp, #8]
  4178e4:	cbz	w10, 417900 <clear@@Base+0x13dc0>
  4178e8:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4178ec:	add	x0, x0, #0x624
  4178f0:	mov	x8, xzr
  4178f4:	mov	x1, x8
  4178f8:	bl	41aa84 <error@@Base>
  4178fc:	b	417a40 <clear@@Base+0x13f00>
  417900:	ldur	w8, [x29, #-4]
  417904:	str	w8, [sp, #4]
  417908:	cbz	w8, 417930 <clear@@Base+0x13df0>
  41790c:	b	417910 <clear@@Base+0x13dd0>
  417910:	ldr	w8, [sp, #4]
  417914:	cmp	w8, #0x1
  417918:	b.eq	4179f4 <clear@@Base+0x13eb4>  // b.none
  41791c:	b	417920 <clear@@Base+0x13de0>
  417920:	ldr	w8, [sp, #4]
  417924:	cmp	w8, #0x2
  417928:	b.eq	417944 <clear@@Base+0x13e04>  // b.none
  41792c:	b	417a40 <clear@@Base+0x13f00>
  417930:	ldur	x0, [x29, #-16]
  417934:	bl	402260 <setlocale@plt+0x600>
  417938:	ldr	x8, [sp, #8]
  41793c:	str	x0, [x8]
  417940:	b	417a40 <clear@@Base+0x13f00>
  417944:	bl	405ef8 <clear@@Base+0x23b8>
  417948:	and	w8, w0, #0x1
  41794c:	cbz	w8, 417968 <clear@@Base+0x13e28>
  417950:	adrp	x0, 425000 <winch@@Base+0x5e04>
  417954:	add	x0, x0, #0x646
  417958:	mov	x8, xzr
  41795c:	mov	x1, x8
  417960:	bl	41aa84 <error@@Base>
  417964:	b	417a40 <clear@@Base+0x13f00>
  417968:	adrp	x8, 438000 <winch@@Base+0x18e04>
  41796c:	add	x8, x8, #0x270
  417970:	ldr	w9, [x8]
  417974:	cmp	w9, #0x0
  417978:	cset	w9, lt  // lt = tstop
  41797c:	tbnz	w9, #0, 417998 <clear@@Base+0x13e58>
  417980:	adrp	x0, 425000 <winch@@Base+0x5e04>
  417984:	add	x0, x0, #0x65a
  417988:	mov	x8, xzr
  41798c:	mov	x1, x8
  417990:	bl	41aa84 <error@@Base>
  417994:	b	417a40 <clear@@Base+0x13f00>
  417998:	ldur	x0, [x29, #-16]
  41799c:	bl	4023d0 <setlocale@plt+0x770>
  4179a0:	stur	x0, [x29, #-16]
  4179a4:	ldr	x8, [sp, #8]
  4179a8:	ldr	x9, [x8]
  4179ac:	cbz	x9, 4179bc <clear@@Base+0x13e7c>
  4179b0:	ldr	x8, [sp, #8]
  4179b4:	ldr	x0, [x8]
  4179b8:	bl	401ac0 <free@plt>
  4179bc:	ldur	x0, [x29, #-16]
  4179c0:	bl	40ff08 <clear@@Base+0xc3c8>
  4179c4:	str	x0, [sp, #16]
  4179c8:	ldr	x0, [sp, #16]
  4179cc:	bl	40f600 <clear@@Base+0xbac0>
  4179d0:	ldr	x8, [sp, #8]
  4179d4:	str	x0, [x8]
  4179d8:	ldr	x0, [sp, #16]
  4179dc:	bl	401ac0 <free@plt>
  4179e0:	ldr	x8, [sp, #8]
  4179e4:	ldr	x0, [x8]
  4179e8:	bl	40efdc <clear@@Base+0xb49c>
  4179ec:	bl	405158 <clear@@Base+0x1618>
  4179f0:	b	417a40 <clear@@Base+0x13f00>
  4179f4:	adrp	x8, 438000 <winch@@Base+0x18e04>
  4179f8:	add	x8, x8, #0x270
  4179fc:	ldr	w9, [x8]
  417a00:	cmp	w9, #0x0
  417a04:	cset	w9, ge  // ge = tcont
  417a08:	tbnz	w9, #0, 417a24 <clear@@Base+0x13ee4>
  417a0c:	adrp	x0, 425000 <winch@@Base+0x5e04>
  417a10:	add	x0, x0, #0x675
  417a14:	mov	x8, xzr
  417a18:	mov	x1, x8
  417a1c:	bl	41aa84 <error@@Base>
  417a20:	b	417a40 <clear@@Base+0x13f00>
  417a24:	ldr	x8, [sp, #8]
  417a28:	ldr	x9, [x8]
  417a2c:	add	x1, sp, #0x18
  417a30:	str	x9, [sp, #24]
  417a34:	adrp	x0, 425000 <winch@@Base+0x5e04>
  417a38:	add	x0, x0, #0x681
  417a3c:	bl	41aa84 <error@@Base>
  417a40:	ldp	x29, x30, [sp, #48]
  417a44:	add	sp, sp, #0x40
  417a48:	ret
  417a4c:	sub	sp, sp, #0x20
  417a50:	stp	x29, x30, [sp, #16]
  417a54:	add	x29, sp, #0x10
  417a58:	mov	w8, #0x1                   	// #1
  417a5c:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  417a60:	add	x9, x9, #0x88c
  417a64:	stur	w0, [x29, #-4]
  417a68:	str	x1, [sp]
  417a6c:	str	w8, [x9]
  417a70:	ldur	w0, [x29, #-4]
  417a74:	ldr	x1, [sp]
  417a78:	bl	4178b8 <clear@@Base+0x13d78>
  417a7c:	ldp	x29, x30, [sp, #16]
  417a80:	add	sp, sp, #0x20
  417a84:	ret
  417a88:	sub	sp, sp, #0x70
  417a8c:	stp	x29, x30, [sp, #96]
  417a90:	add	x29, sp, #0x60
  417a94:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  417a98:	add	x8, x8, #0x880
  417a9c:	stur	w0, [x29, #-4]
  417aa0:	stur	x1, [x29, #-16]
  417aa4:	ldur	w9, [x29, #-4]
  417aa8:	str	x8, [sp, #32]
  417aac:	str	w9, [sp, #28]
  417ab0:	cbz	w9, 417ae0 <clear@@Base+0x13fa0>
  417ab4:	b	417ab8 <clear@@Base+0x13f78>
  417ab8:	ldr	w8, [sp, #28]
  417abc:	cmp	w8, #0x1
  417ac0:	b.eq	417b98 <clear@@Base+0x14058>  // b.none
  417ac4:	b	417ac8 <clear@@Base+0x13f88>
  417ac8:	ldr	w8, [sp, #28]
  417acc:	cmp	w8, #0x2
  417ad0:	cset	w9, eq  // eq = none
  417ad4:	eor	w9, w9, #0x1
  417ad8:	tbnz	w9, #0, 417c74 <clear@@Base+0x14134>
  417adc:	b	417ae0 <clear@@Base+0x13fa0>
  417ae0:	ldur	x8, [x29, #-16]
  417ae4:	ldrb	w9, [x8]
  417ae8:	cmp	w9, #0x2e
  417aec:	b.ne	417b40 <clear@@Base+0x14000>  // b.any
  417af0:	sub	x0, x29, #0x10
  417af4:	ldur	x8, [x29, #-16]
  417af8:	add	x8, x8, #0x1
  417afc:	stur	x8, [x29, #-16]
  417b00:	adrp	x1, 425000 <winch@@Base+0x5e04>
  417b04:	add	x1, x1, #0x68f
  417b08:	add	x2, sp, #0x30
  417b0c:	bl	419a38 <clear@@Base+0x15ef8>
  417b10:	ldr	x8, [sp, #32]
  417b14:	str	x0, [x8]
  417b18:	ldr	w9, [sp, #48]
  417b1c:	cbz	w9, 417b38 <clear@@Base+0x13ff8>
  417b20:	adrp	x0, 425000 <winch@@Base+0x5e04>
  417b24:	add	x0, x0, #0x691
  417b28:	mov	x8, xzr
  417b2c:	mov	x1, x8
  417b30:	bl	41aa84 <error@@Base>
  417b34:	b	417b3c <clear@@Base+0x13ffc>
  417b38:	bl	417c80 <clear@@Base+0x14140>
  417b3c:	b	417b94 <clear@@Base+0x14054>
  417b40:	sub	x0, x29, #0x10
  417b44:	adrp	x1, 425000 <winch@@Base+0x5e04>
  417b48:	add	x1, x1, #0x68f
  417b4c:	add	x2, sp, #0x30
  417b50:	bl	4192e8 <clear@@Base+0x157a8>
  417b54:	str	w0, [sp, #44]
  417b58:	ldr	w8, [sp, #48]
  417b5c:	cbz	w8, 417b78 <clear@@Base+0x14038>
  417b60:	adrp	x0, 425000 <winch@@Base+0x5e04>
  417b64:	add	x0, x0, #0x6a7
  417b68:	mov	x8, xzr
  417b6c:	mov	x1, x8
  417b70:	bl	41aa84 <error@@Base>
  417b74:	b	417b94 <clear@@Base+0x14054>
  417b78:	ldr	w8, [sp, #44]
  417b7c:	adrp	x9, 440000 <PC+0x4798>
  417b80:	add	x9, x9, #0x26c
  417b84:	str	w8, [x9]
  417b88:	mov	x9, #0xffffffffffffffff    	// #-1
  417b8c:	ldr	x10, [sp, #32]
  417b90:	str	x9, [x10]
  417b94:	b	417c74 <clear@@Base+0x14134>
  417b98:	ldr	x8, [sp, #32]
  417b9c:	ldr	x9, [x8]
  417ba0:	cmp	x9, #0x0
  417ba4:	cset	w10, ge  // ge = tcont
  417ba8:	tbnz	w10, #0, 417bd0 <clear@@Base+0x14090>
  417bac:	adrp	x8, 440000 <PC+0x4798>
  417bb0:	add	x8, x8, #0x26c
  417bb4:	ldr	w9, [x8]
  417bb8:	sub	x1, x29, #0x18
  417bbc:	stur	w9, [x29, #-24]
  417bc0:	adrp	x0, 425000 <winch@@Base+0x5e04>
  417bc4:	add	x0, x0, #0x6bb
  417bc8:	bl	41aa84 <error@@Base>
  417bcc:	b	417c74 <clear@@Base+0x14134>
  417bd0:	ldr	x8, [sp, #32]
  417bd4:	ldr	x2, [x8]
  417bd8:	sub	x9, x29, #0x28
  417bdc:	mov	x0, x9
  417be0:	adrp	x1, 425000 <winch@@Base+0x5e04>
  417be4:	add	x1, x1, #0x6dd
  417be8:	str	x9, [sp, #16]
  417bec:	bl	401850 <sprintf@plt>
  417bf0:	ldr	x8, [sp, #16]
  417bf4:	mov	x0, x8
  417bf8:	bl	4017e0 <strlen@plt>
  417bfc:	stur	w0, [x29, #-44]
  417c00:	ldur	w8, [x29, #-44]
  417c04:	mov	w9, #0x0                   	// #0
  417c08:	cmp	w8, #0x2
  417c0c:	str	w9, [sp, #12]
  417c10:	b.le	417c30 <clear@@Base+0x140f0>
  417c14:	ldur	w8, [x29, #-44]
  417c18:	subs	w8, w8, #0x1
  417c1c:	sub	x9, x29, #0x28
  417c20:	ldrb	w8, [x9, w8, sxtw]
  417c24:	cmp	w8, #0x30
  417c28:	cset	w8, eq  // eq = none
  417c2c:	str	w8, [sp, #12]
  417c30:	ldr	w8, [sp, #12]
  417c34:	tbnz	w8, #0, 417c3c <clear@@Base+0x140fc>
  417c38:	b	417c4c <clear@@Base+0x1410c>
  417c3c:	ldur	w8, [x29, #-44]
  417c40:	subs	w8, w8, #0x1
  417c44:	stur	w8, [x29, #-44]
  417c48:	b	417c00 <clear@@Base+0x140c0>
  417c4c:	ldursw	x8, [x29, #-44]
  417c50:	sub	x9, x29, #0x28
  417c54:	add	x8, x9, x8
  417c58:	mov	w10, #0x0                   	// #0
  417c5c:	strb	w10, [x8]
  417c60:	sub	x1, x29, #0x18
  417c64:	stur	x9, [x29, #-24]
  417c68:	adrp	x0, 425000 <winch@@Base+0x5e04>
  417c6c:	add	x0, x0, #0x6e4
  417c70:	bl	41aa84 <error@@Base>
  417c74:	ldp	x29, x30, [sp, #96]
  417c78:	add	sp, sp, #0x70
  417c7c:	ret
  417c80:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  417c84:	add	x8, x8, #0x880
  417c88:	ldr	x8, [x8]
  417c8c:	cmp	x8, #0x0
  417c90:	cset	w9, ge  // ge = tcont
  417c94:	tbnz	w9, #0, 417c9c <clear@@Base+0x1415c>
  417c98:	b	417cd0 <clear@@Base+0x14190>
  417c9c:	adrp	x8, 440000 <PC+0x4798>
  417ca0:	add	x8, x8, #0x1b8
  417ca4:	ldrsw	x8, [x8]
  417ca8:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  417cac:	add	x9, x9, #0x880
  417cb0:	ldr	x9, [x9]
  417cb4:	mul	x8, x8, x9
  417cb8:	mov	x9, #0x4240                	// #16960
  417cbc:	movk	x9, #0xf, lsl #16
  417cc0:	sdiv	x8, x8, x9
  417cc4:	adrp	x9, 440000 <PC+0x4798>
  417cc8:	add	x9, x9, #0x26c
  417ccc:	str	w8, [x9]
  417cd0:	ret
  417cd4:	sub	sp, sp, #0x70
  417cd8:	stp	x29, x30, [sp, #96]
  417cdc:	add	x29, sp, #0x60
  417ce0:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  417ce4:	add	x8, x8, #0x888
  417ce8:	stur	w0, [x29, #-4]
  417cec:	stur	x1, [x29, #-16]
  417cf0:	ldur	w9, [x29, #-4]
  417cf4:	str	x8, [sp, #32]
  417cf8:	str	w9, [sp, #28]
  417cfc:	cbz	w9, 417d2c <clear@@Base+0x141ec>
  417d00:	b	417d04 <clear@@Base+0x141c4>
  417d04:	ldr	w8, [sp, #28]
  417d08:	cmp	w8, #0x1
  417d0c:	b.eq	417de4 <clear@@Base+0x142a4>  // b.none
  417d10:	b	417d14 <clear@@Base+0x141d4>
  417d14:	ldr	w8, [sp, #28]
  417d18:	cmp	w8, #0x2
  417d1c:	cset	w9, eq  // eq = none
  417d20:	eor	w9, w9, #0x1
  417d24:	tbnz	w9, #0, 417ec0 <clear@@Base+0x14380>
  417d28:	b	417d2c <clear@@Base+0x141ec>
  417d2c:	ldur	x8, [x29, #-16]
  417d30:	ldrb	w9, [x8]
  417d34:	cmp	w9, #0x2e
  417d38:	b.ne	417d8c <clear@@Base+0x1424c>  // b.any
  417d3c:	sub	x0, x29, #0x10
  417d40:	ldur	x8, [x29, #-16]
  417d44:	add	x8, x8, #0x1
  417d48:	stur	x8, [x29, #-16]
  417d4c:	adrp	x1, 425000 <winch@@Base+0x5e04>
  417d50:	add	x1, x1, #0x70a
  417d54:	add	x2, sp, #0x30
  417d58:	bl	419a38 <clear@@Base+0x15ef8>
  417d5c:	ldr	x8, [sp, #32]
  417d60:	str	x0, [x8]
  417d64:	ldr	w9, [sp, #48]
  417d68:	cbz	w9, 417d84 <clear@@Base+0x14244>
  417d6c:	adrp	x0, 425000 <winch@@Base+0x5e04>
  417d70:	add	x0, x0, #0x70c
  417d74:	mov	x8, xzr
  417d78:	mov	x1, x8
  417d7c:	bl	41aa84 <error@@Base>
  417d80:	b	417d88 <clear@@Base+0x14248>
  417d84:	bl	417ecc <clear@@Base+0x1438c>
  417d88:	b	417de0 <clear@@Base+0x142a0>
  417d8c:	sub	x0, x29, #0x10
  417d90:	adrp	x1, 425000 <winch@@Base+0x5e04>
  417d94:	add	x1, x1, #0x70a
  417d98:	add	x2, sp, #0x30
  417d9c:	bl	4192e8 <clear@@Base+0x157a8>
  417da0:	str	w0, [sp, #44]
  417da4:	ldr	w8, [sp, #48]
  417da8:	cbz	w8, 417dc4 <clear@@Base+0x14284>
  417dac:	adrp	x0, 425000 <winch@@Base+0x5e04>
  417db0:	add	x0, x0, #0x724
  417db4:	mov	x8, xzr
  417db8:	mov	x1, x8
  417dbc:	bl	41aa84 <error@@Base>
  417dc0:	b	417de0 <clear@@Base+0x142a0>
  417dc4:	ldr	w8, [sp, #44]
  417dc8:	adrp	x9, 440000 <PC+0x4798>
  417dcc:	add	x9, x9, #0x254
  417dd0:	str	w8, [x9]
  417dd4:	mov	x9, #0xffffffffffffffff    	// #-1
  417dd8:	ldr	x10, [sp, #32]
  417ddc:	str	x9, [x10]
  417de0:	b	417ec0 <clear@@Base+0x14380>
  417de4:	ldr	x8, [sp, #32]
  417de8:	ldr	x9, [x8]
  417dec:	cmp	x9, #0x0
  417df0:	cset	w10, ge  // ge = tcont
  417df4:	tbnz	w10, #0, 417e1c <clear@@Base+0x142dc>
  417df8:	adrp	x8, 440000 <PC+0x4798>
  417dfc:	add	x8, x8, #0x254
  417e00:	ldr	w9, [x8]
  417e04:	sub	x1, x29, #0x18
  417e08:	stur	w9, [x29, #-24]
  417e0c:	adrp	x0, 425000 <winch@@Base+0x5e04>
  417e10:	add	x0, x0, #0x73a
  417e14:	bl	41aa84 <error@@Base>
  417e18:	b	417ec0 <clear@@Base+0x14380>
  417e1c:	ldr	x8, [sp, #32]
  417e20:	ldr	x2, [x8]
  417e24:	sub	x9, x29, #0x28
  417e28:	mov	x0, x9
  417e2c:	adrp	x1, 425000 <winch@@Base+0x5e04>
  417e30:	add	x1, x1, #0x6dd
  417e34:	str	x9, [sp, #16]
  417e38:	bl	401850 <sprintf@plt>
  417e3c:	ldr	x8, [sp, #16]
  417e40:	mov	x0, x8
  417e44:	bl	4017e0 <strlen@plt>
  417e48:	stur	w0, [x29, #-44]
  417e4c:	ldur	w8, [x29, #-44]
  417e50:	mov	w9, #0x0                   	// #0
  417e54:	cmp	w8, #0x2
  417e58:	str	w9, [sp, #12]
  417e5c:	b.le	417e7c <clear@@Base+0x1433c>
  417e60:	ldur	w8, [x29, #-44]
  417e64:	subs	w8, w8, #0x1
  417e68:	sub	x9, x29, #0x28
  417e6c:	ldrb	w8, [x9, w8, sxtw]
  417e70:	cmp	w8, #0x30
  417e74:	cset	w8, eq  // eq = none
  417e78:	str	w8, [sp, #12]
  417e7c:	ldr	w8, [sp, #12]
  417e80:	tbnz	w8, #0, 417e88 <clear@@Base+0x14348>
  417e84:	b	417e98 <clear@@Base+0x14358>
  417e88:	ldur	w8, [x29, #-44]
  417e8c:	subs	w8, w8, #0x1
  417e90:	stur	w8, [x29, #-44]
  417e94:	b	417e4c <clear@@Base+0x1430c>
  417e98:	ldursw	x8, [x29, #-44]
  417e9c:	sub	x9, x29, #0x28
  417ea0:	add	x8, x9, x8
  417ea4:	mov	w10, #0x0                   	// #0
  417ea8:	strb	w10, [x8]
  417eac:	sub	x1, x29, #0x18
  417eb0:	stur	x9, [x29, #-24]
  417eb4:	adrp	x0, 425000 <winch@@Base+0x5e04>
  417eb8:	add	x0, x0, #0x756
  417ebc:	bl	41aa84 <error@@Base>
  417ec0:	ldp	x29, x30, [sp, #96]
  417ec4:	add	sp, sp, #0x70
  417ec8:	ret
  417ecc:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  417ed0:	add	x8, x8, #0x888
  417ed4:	ldr	x8, [x8]
  417ed8:	cmp	x8, #0x0
  417edc:	cset	w9, ge  // ge = tcont
  417ee0:	tbnz	w9, #0, 417ee8 <clear@@Base+0x143a8>
  417ee4:	b	417f1c <clear@@Base+0x143dc>
  417ee8:	adrp	x8, 440000 <PC+0x4798>
  417eec:	add	x8, x8, #0x1c4
  417ef0:	ldrsw	x8, [x8]
  417ef4:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  417ef8:	add	x9, x9, #0x888
  417efc:	ldr	x9, [x9]
  417f00:	mul	x8, x8, x9
  417f04:	mov	x9, #0x4240                	// #16960
  417f08:	movk	x9, #0xf, lsl #16
  417f0c:	sdiv	x8, x8, x9
  417f10:	adrp	x9, 440000 <PC+0x4798>
  417f14:	add	x9, x9, #0x254
  417f18:	str	w8, [x9]
  417f1c:	ret
  417f20:	sub	sp, sp, #0x30
  417f24:	stp	x29, x30, [sp, #32]
  417f28:	add	x29, sp, #0x20
  417f2c:	stur	w0, [x29, #-4]
  417f30:	str	x1, [sp, #16]
  417f34:	ldur	w8, [x29, #-4]
  417f38:	cmp	w8, #0x0
  417f3c:	cset	w8, eq  // eq = none
  417f40:	eor	w8, w8, #0x1
  417f44:	tbnz	w8, #0, 417f78 <clear@@Base+0x14438>
  417f48:	b	417f4c <clear@@Base+0x1440c>
  417f4c:	ldr	x0, [sp, #16]
  417f50:	mov	w8, wzr
  417f54:	mov	w1, w8
  417f58:	bl	40d708 <clear@@Base+0x9bc8>
  417f5c:	cbz	w0, 417f78 <clear@@Base+0x14438>
  417f60:	ldr	x8, [sp, #16]
  417f64:	add	x1, sp, #0x8
  417f68:	str	x8, [sp, #8]
  417f6c:	adrp	x0, 421000 <winch@@Base+0x1e04>
  417f70:	add	x0, x0, #0xf69
  417f74:	bl	41aa84 <error@@Base>
  417f78:	ldp	x29, x30, [sp, #32]
  417f7c:	add	sp, sp, #0x30
  417f80:	ret
  417f84:	sub	sp, sp, #0x40
  417f88:	stp	x29, x30, [sp, #48]
  417f8c:	add	x29, sp, #0x30
  417f90:	stur	w0, [x29, #-4]
  417f94:	stur	x1, [x29, #-16]
  417f98:	ldur	w8, [x29, #-4]
  417f9c:	str	w8, [sp, #12]
  417fa0:	cbz	w8, 417fb8 <clear@@Base+0x14478>
  417fa4:	b	417fa8 <clear@@Base+0x14468>
  417fa8:	ldr	w8, [sp, #12]
  417fac:	cmp	w8, #0x2
  417fb0:	b.eq	417fd0 <clear@@Base+0x14490>  // b.none
  417fb4:	b	418050 <clear@@Base+0x14510>
  417fb8:	ldur	x0, [x29, #-16]
  417fbc:	bl	402260 <setlocale@plt+0x600>
  417fc0:	adrp	x8, 43f000 <PC+0x3798>
  417fc4:	add	x8, x8, #0x310
  417fc8:	str	x0, [x8]
  417fcc:	b	418050 <clear@@Base+0x14510>
  417fd0:	adrp	x8, 440000 <PC+0x4798>
  417fd4:	add	x8, x8, #0x18c
  417fd8:	ldr	w9, [x8]
  417fdc:	cbz	w9, 417ff8 <clear@@Base+0x144b8>
  417fe0:	adrp	x0, 425000 <winch@@Base+0x5e04>
  417fe4:	add	x0, x0, #0x77a
  417fe8:	mov	x8, xzr
  417fec:	mov	x1, x8
  417ff0:	bl	41aa84 <error@@Base>
  417ff4:	b	418050 <clear@@Base+0x14510>
  417ff8:	ldur	x0, [x29, #-16]
  417ffc:	bl	4023d0 <setlocale@plt+0x770>
  418000:	bl	41f7b8 <winch@@Base+0x5bc>
  418004:	bl	40ed78 <clear@@Base+0xb238>
  418008:	str	x0, [sp, #24]
  41800c:	bl	41f998 <winch@@Base+0x79c>
  418010:	cbnz	w0, 418028 <clear@@Base+0x144e8>
  418014:	bl	41f880 <winch@@Base+0x684>
  418018:	str	x0, [sp, #16]
  41801c:	mov	x8, #0xffffffffffffffff    	// #-1
  418020:	cmp	x0, x8
  418024:	b.ne	418034 <clear@@Base+0x144f4>  // b.any
  418028:	ldr	x0, [sp, #24]
  41802c:	bl	40ef48 <clear@@Base+0xb408>
  418030:	b	418050 <clear@@Base+0x14510>
  418034:	ldr	x0, [sp, #24]
  418038:	bl	40eee8 <clear@@Base+0xb3a8>
  41803c:	ldr	x0, [sp, #16]
  418040:	adrp	x8, 440000 <PC+0x4798>
  418044:	add	x8, x8, #0x26c
  418048:	ldr	w1, [x8]
  41804c:	bl	4128ac <clear@@Base+0xed6c>
  418050:	ldp	x29, x30, [sp, #48]
  418054:	add	sp, sp, #0x40
  418058:	ret
  41805c:	sub	sp, sp, #0x40
  418060:	stp	x29, x30, [sp, #48]
  418064:	add	x29, sp, #0x30
  418068:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41806c:	add	x8, x8, #0x838
  418070:	stur	w0, [x29, #-4]
  418074:	stur	x1, [x29, #-16]
  418078:	ldur	w9, [x29, #-4]
  41807c:	str	x8, [sp, #8]
  418080:	str	w9, [sp, #4]
  418084:	cbz	w9, 4180ac <clear@@Base+0x1456c>
  418088:	b	41808c <clear@@Base+0x1454c>
  41808c:	ldr	w8, [sp, #4]
  418090:	cmp	w8, #0x1
  418094:	b.eq	418124 <clear@@Base+0x145e4>  // b.none
  418098:	b	41809c <clear@@Base+0x1455c>
  41809c:	ldr	w8, [sp, #4]
  4180a0:	cmp	w8, #0x2
  4180a4:	b.eq	4180c0 <clear@@Base+0x14580>  // b.none
  4180a8:	b	418140 <clear@@Base+0x14600>
  4180ac:	ldur	x0, [x29, #-16]
  4180b0:	bl	402260 <setlocale@plt+0x600>
  4180b4:	ldr	x8, [sp, #8]
  4180b8:	str	x0, [x8]
  4180bc:	b	418140 <clear@@Base+0x14600>
  4180c0:	ldur	x0, [x29, #-16]
  4180c4:	bl	4023d0 <setlocale@plt+0x770>
  4180c8:	stur	x0, [x29, #-16]
  4180cc:	ldr	x8, [sp, #8]
  4180d0:	ldr	x9, [x8]
  4180d4:	cbz	x9, 4180fc <clear@@Base+0x145bc>
  4180d8:	ldr	x8, [sp, #8]
  4180dc:	ldr	x9, [x8]
  4180e0:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  4180e4:	add	x10, x10, #0x830
  4180e8:	cmp	x9, x10
  4180ec:	b.eq	4180fc <clear@@Base+0x145bc>  // b.none
  4180f0:	ldr	x8, [sp, #8]
  4180f4:	ldr	x0, [x8]
  4180f8:	bl	401ac0 <free@plt>
  4180fc:	ldur	x0, [x29, #-16]
  418100:	bl	40ff08 <clear@@Base+0xc3c8>
  418104:	str	x0, [sp, #16]
  418108:	ldr	x0, [sp, #16]
  41810c:	bl	40f600 <clear@@Base+0xbac0>
  418110:	ldr	x8, [sp, #8]
  418114:	str	x0, [x8]
  418118:	ldr	x0, [sp, #16]
  41811c:	bl	401ac0 <free@plt>
  418120:	b	418140 <clear@@Base+0x14600>
  418124:	ldr	x8, [sp, #8]
  418128:	ldr	x9, [x8]
  41812c:	add	x1, sp, #0x18
  418130:	str	x9, [sp, #24]
  418134:	adrp	x0, 425000 <winch@@Base+0x5e04>
  418138:	add	x0, x0, #0x798
  41813c:	bl	41aa84 <error@@Base>
  418140:	ldp	x29, x30, [sp, #48]
  418144:	add	sp, sp, #0x40
  418148:	ret
  41814c:	sub	sp, sp, #0x20
  418150:	stp	x29, x30, [sp, #16]
  418154:	add	x29, sp, #0x10
  418158:	mov	w8, #0x1                   	// #1
  41815c:	stur	w0, [x29, #-4]
  418160:	str	x1, [sp]
  418164:	ldur	w9, [x29, #-4]
  418168:	cmp	w9, #0x0
  41816c:	cset	w9, eq  // eq = none
  418170:	eor	w8, w9, w8
  418174:	tbnz	w8, #0, 4181d0 <clear@@Base+0x14690>
  418178:	b	41817c <clear@@Base+0x1463c>
  41817c:	adrp	x8, 43f000 <PC+0x3798>
  418180:	add	x8, x8, #0x35c
  418184:	ldr	w9, [x8]
  418188:	cbz	w9, 4181a4 <clear@@Base+0x14664>
  41818c:	ldr	x0, [sp]
  418190:	bl	402260 <setlocale@plt+0x600>
  418194:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  418198:	add	x8, x8, #0x870
  41819c:	str	x0, [x8]
  4181a0:	b	4181d0 <clear@@Base+0x14690>
  4181a4:	adrp	x8, 43f000 <PC+0x3798>
  4181a8:	add	x8, x8, #0x318
  4181ac:	mov	w9, #0x1                   	// #1
  4181b0:	str	w9, [x8]
  4181b4:	mov	x0, #0x40000000            	// #1073741824
  4181b8:	bl	40a424 <clear@@Base+0x68e4>
  4181bc:	ldr	x0, [sp]
  4181c0:	bl	40a484 <clear@@Base+0x6944>
  4181c4:	adrp	x0, 421000 <winch@@Base+0x1e04>
  4181c8:	add	x0, x0, #0xe74
  4181cc:	bl	40a484 <clear@@Base+0x6944>
  4181d0:	ldp	x29, x30, [sp, #16]
  4181d4:	add	sp, sp, #0x20
  4181d8:	ret
  4181dc:	sub	sp, sp, #0x60
  4181e0:	stp	x29, x30, [sp, #80]
  4181e4:	add	x29, sp, #0x50
  4181e8:	adrp	x8, 440000 <PC+0x4798>
  4181ec:	add	x8, x8, #0x2d8
  4181f0:	add	x9, x8, #0x10
  4181f4:	add	x10, x8, #0x8
  4181f8:	stur	w0, [x29, #-4]
  4181fc:	stur	x1, [x29, #-16]
  418200:	ldur	w11, [x29, #-4]
  418204:	str	x8, [sp, #40]
  418208:	str	x9, [sp, #32]
  41820c:	str	x10, [sp, #24]
  418210:	str	w11, [sp, #20]
  418214:	cbz	w11, 418244 <clear@@Base+0x14704>
  418218:	b	41821c <clear@@Base+0x146dc>
  41821c:	ldr	w8, [sp, #20]
  418220:	cmp	w8, #0x1
  418224:	b.eq	418340 <clear@@Base+0x14800>  // b.none
  418228:	b	41822c <clear@@Base+0x146ec>
  41822c:	ldr	w8, [sp, #20]
  418230:	cmp	w8, #0x2
  418234:	cset	w9, eq  // eq = none
  418238:	eor	w9, w9, #0x1
  41823c:	tbnz	w9, #0, 418374 <clear@@Base+0x14834>
  418240:	b	418244 <clear@@Base+0x14704>
  418244:	ldur	x8, [x29, #-16]
  418248:	ldrb	w9, [x8]
  41824c:	subs	w9, w9, #0x3d
  418250:	mov	w8, w9
  418254:	ubfx	x8, x8, #0, #32
  418258:	cmp	x8, #0x3a
  41825c:	str	x8, [sp, #8]
  418260:	b.hi	418318 <clear@@Base+0x147d8>  // b.pmore
  418264:	adrp	x8, 425000 <winch@@Base+0x5e04>
  418268:	add	x8, x8, #0x538
  41826c:	ldr	x11, [sp, #8]
  418270:	ldrsw	x10, [x8, x11, lsl #2]
  418274:	add	x9, x8, x10
  418278:	br	x9
  41827c:	ldr	x8, [sp, #40]
  418280:	stur	x8, [x29, #-24]
  418284:	ldur	x9, [x29, #-16]
  418288:	add	x9, x9, #0x1
  41828c:	stur	x9, [x29, #-16]
  418290:	b	418320 <clear@@Base+0x147e0>
  418294:	ldr	x8, [sp, #24]
  418298:	stur	x8, [x29, #-24]
  41829c:	ldur	x9, [x29, #-16]
  4182a0:	add	x9, x9, #0x1
  4182a4:	stur	x9, [x29, #-16]
  4182a8:	b	418320 <clear@@Base+0x147e0>
  4182ac:	ldr	x8, [sp, #32]
  4182b0:	stur	x8, [x29, #-24]
  4182b4:	ldur	x9, [x29, #-16]
  4182b8:	add	x9, x9, #0x1
  4182bc:	stur	x9, [x29, #-16]
  4182c0:	b	418320 <clear@@Base+0x147e0>
  4182c4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4182c8:	add	x8, x8, #0x818
  4182cc:	stur	x8, [x29, #-24]
  4182d0:	ldur	x8, [x29, #-16]
  4182d4:	add	x8, x8, #0x1
  4182d8:	stur	x8, [x29, #-16]
  4182dc:	b	418320 <clear@@Base+0x147e0>
  4182e0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  4182e4:	add	x8, x8, #0x820
  4182e8:	stur	x8, [x29, #-24]
  4182ec:	ldur	x8, [x29, #-16]
  4182f0:	add	x8, x8, #0x1
  4182f4:	stur	x8, [x29, #-16]
  4182f8:	b	418320 <clear@@Base+0x147e0>
  4182fc:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  418300:	add	x8, x8, #0x828
  418304:	stur	x8, [x29, #-24]
  418308:	ldur	x8, [x29, #-16]
  41830c:	add	x8, x8, #0x1
  418310:	stur	x8, [x29, #-16]
  418314:	b	418320 <clear@@Base+0x147e0>
  418318:	ldr	x8, [sp, #40]
  41831c:	stur	x8, [x29, #-24]
  418320:	ldur	x8, [x29, #-24]
  418324:	ldr	x0, [x8]
  418328:	bl	401ac0 <free@plt>
  41832c:	ldur	x0, [x29, #-16]
  418330:	bl	402260 <setlocale@plt+0x600>
  418334:	ldur	x8, [x29, #-24]
  418338:	str	x0, [x8]
  41833c:	b	418374 <clear@@Base+0x14834>
  418340:	adrp	x8, 440000 <PC+0x4798>
  418344:	add	x8, x8, #0x294
  418348:	ldrsw	x8, [x8]
  41834c:	mov	x9, #0x8                   	// #8
  418350:	mul	x8, x9, x8
  418354:	ldr	x9, [sp, #40]
  418358:	add	x8, x9, x8
  41835c:	ldr	x8, [x8]
  418360:	sub	x1, x29, #0x20
  418364:	stur	x8, [x29, #-32]
  418368:	adrp	x0, 422000 <winch@@Base+0x2e04>
  41836c:	add	x0, x0, #0x1d4
  418370:	bl	41aa84 <error@@Base>
  418374:	ldp	x29, x30, [sp, #80]
  418378:	add	sp, sp, #0x60
  41837c:	ret
  418380:	sub	sp, sp, #0x30
  418384:	stp	x29, x30, [sp, #32]
  418388:	add	x29, sp, #0x20
  41838c:	stur	w0, [x29, #-4]
  418390:	str	x1, [sp, #16]
  418394:	ldur	w8, [x29, #-4]
  418398:	str	w8, [sp, #12]
  41839c:	cbz	w8, 4183cc <clear@@Base+0x1488c>
  4183a0:	b	4183a4 <clear@@Base+0x14864>
  4183a4:	ldr	w8, [sp, #12]
  4183a8:	cmp	w8, #0x1
  4183ac:	b.eq	4183e0 <clear@@Base+0x148a0>  // b.none
  4183b0:	b	4183b4 <clear@@Base+0x14874>
  4183b4:	ldr	w8, [sp, #12]
  4183b8:	cmp	w8, #0x2
  4183bc:	cset	w9, eq  // eq = none
  4183c0:	eor	w9, w9, #0x1
  4183c4:	tbnz	w9, #0, 4183e0 <clear@@Base+0x148a0>
  4183c8:	b	4183cc <clear@@Base+0x1488c>
  4183cc:	adrp	x8, 440000 <PC+0x4798>
  4183d0:	add	x8, x8, #0x2a0
  4183d4:	ldr	w0, [x8]
  4183d8:	bl	4058ac <clear@@Base+0x1d6c>
  4183dc:	b	4183e0 <clear@@Base+0x148a0>
  4183e0:	ldp	x29, x30, [sp, #32]
  4183e4:	add	sp, sp, #0x30
  4183e8:	ret
  4183ec:	sub	sp, sp, #0x30
  4183f0:	stp	x29, x30, [sp, #32]
  4183f4:	add	x29, sp, #0x20
  4183f8:	stur	w0, [x29, #-4]
  4183fc:	str	x1, [sp, #16]
  418400:	ldur	w8, [x29, #-4]
  418404:	subs	w9, w8, #0x0
  418408:	cmp	w9, #0x1
  41840c:	str	w8, [sp, #12]
  418410:	b.ls	418438 <clear@@Base+0x148f8>  // b.plast
  418414:	b	418418 <clear@@Base+0x148d8>
  418418:	ldr	w8, [sp, #12]
  41841c:	cmp	w8, #0x2
  418420:	cset	w9, eq  // eq = none
  418424:	eor	w9, w9, #0x1
  418428:	tbnz	w9, #0, 418438 <clear@@Base+0x148f8>
  41842c:	b	418430 <clear@@Base+0x148f0>
  418430:	bl	41d6dc <error@@Base+0x2c58>
  418434:	b	418438 <clear@@Base+0x148f8>
  418438:	ldp	x29, x30, [sp, #32]
  41843c:	add	sp, sp, #0x30
  418440:	ret
  418444:	sub	sp, sp, #0x30
  418448:	stp	x29, x30, [sp, #32]
  41844c:	add	x29, sp, #0x20
  418450:	stur	w0, [x29, #-4]
  418454:	str	x1, [sp, #16]
  418458:	ldur	w8, [x29, #-4]
  41845c:	str	w8, [sp, #12]
  418460:	cbz	w8, 418490 <clear@@Base+0x14950>
  418464:	b	418468 <clear@@Base+0x14928>
  418468:	ldr	w8, [sp, #12]
  41846c:	subs	w9, w8, #0x1
  418470:	mov	w10, #0x1                   	// #1
  418474:	cmp	w9, #0x1
  418478:	cset	w9, ls  // ls = plast
  41847c:	eor	w9, w9, w10
  418480:	tbnz	w9, #0, 418520 <clear@@Base+0x149e0>
  418484:	b	418488 <clear@@Base+0x14948>
  418488:	bl	40a19c <clear@@Base+0x665c>
  41848c:	b	418520 <clear@@Base+0x149e0>
  418490:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  418494:	add	x8, x8, #0x888
  418498:	mov	w9, #0x1                   	// #1
  41849c:	str	w9, [x8]
  4184a0:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4184a4:	add	x0, x0, #0x7a7
  4184a8:	bl	41a650 <clear@@Base+0x16b10>
  4184ac:	adrp	x0, 43b000 <winch@@Base+0x1be04>
  4184b0:	add	x0, x0, #0x850
  4184b4:	bl	41a650 <clear@@Base+0x16b10>
  4184b8:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4184bc:	add	x0, x0, #0x7ad
  4184c0:	bl	41a650 <clear@@Base+0x16b10>
  4184c4:	bl	41b450 <error@@Base+0x9cc>
  4184c8:	bl	41a650 <clear@@Base+0x16b10>
  4184cc:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4184d0:	add	x0, x0, #0x7b0
  4184d4:	bl	41a650 <clear@@Base+0x16b10>
  4184d8:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4184dc:	add	x0, x0, #0x7c7
  4184e0:	bl	41a650 <clear@@Base+0x16b10>
  4184e4:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4184e8:	add	x0, x0, #0x7f0
  4184ec:	bl	41a650 <clear@@Base+0x16b10>
  4184f0:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4184f4:	add	x0, x0, #0x82e
  4184f8:	bl	41a650 <clear@@Base+0x16b10>
  4184fc:	adrp	x0, 425000 <winch@@Base+0x5e04>
  418500:	add	x0, x0, #0x862
  418504:	bl	41a650 <clear@@Base+0x16b10>
  418508:	adrp	x0, 425000 <winch@@Base+0x5e04>
  41850c:	add	x0, x0, #0x897
  418510:	bl	41a650 <clear@@Base+0x16b10>
  418514:	mov	w9, wzr
  418518:	mov	w0, w9
  41851c:	bl	4022b4 <setlocale@plt+0x654>
  418520:	ldp	x29, x30, [sp, #32]
  418524:	add	sp, sp, #0x30
  418528:	ret
  41852c:	stp	x29, x30, [sp, #-32]!
  418530:	str	x28, [sp, #16]
  418534:	mov	x29, sp
  418538:	sub	sp, sp, #0x2a0
  41853c:	sub	x8, x29, #0x10
  418540:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  418544:	add	x9, x9, #0x878
  418548:	adrp	x10, 43c000 <PC+0x798>
  41854c:	add	x10, x10, #0x86c
  418550:	stur	w0, [x29, #-4]
  418554:	str	x1, [x8]
  418558:	ldur	w11, [x29, #-4]
  41855c:	str	x8, [sp, #56]
  418560:	str	x9, [sp, #48]
  418564:	str	x10, [sp, #40]
  418568:	str	w11, [sp, #36]
  41856c:	cbz	w11, 41859c <clear@@Base+0x14a5c>
  418570:	b	418574 <clear@@Base+0x14a34>
  418574:	ldr	w8, [sp, #36]
  418578:	cmp	w8, #0x1
  41857c:	b.eq	4186f0 <clear@@Base+0x14bb0>  // b.none
  418580:	b	418584 <clear@@Base+0x14a44>
  418584:	ldr	w8, [sp, #36]
  418588:	cmp	w8, #0x2
  41858c:	cset	w9, eq  // eq = none
  418590:	eor	w9, w9, #0x1
  418594:	tbnz	w9, #0, 4187f8 <clear@@Base+0x14cb8>
  418598:	b	41859c <clear@@Base+0x14a5c>
  41859c:	mov	w8, #0x1                   	// #1
  4185a0:	str	w8, [sp, #80]
  4185a4:	ldr	w8, [sp, #80]
  4185a8:	cmp	w8, #0x80
  4185ac:	b.ge	4186a4 <clear@@Base+0x14b64>  // b.tcont
  4185b0:	str	wzr, [sp, #68]
  4185b4:	ldr	x8, [sp, #56]
  4185b8:	ldr	x0, [x8]
  4185bc:	bl	4023d0 <setlocale@plt+0x770>
  4185c0:	ldr	x8, [sp, #56]
  4185c4:	str	x0, [x8]
  4185c8:	ldr	x8, [sp, #56]
  4185cc:	ldr	x9, [x8]
  4185d0:	ldrb	w10, [x9]
  4185d4:	mov	w11, #0x0                   	// #0
  4185d8:	cmp	w10, #0x30
  4185dc:	str	w11, [sp, #32]
  4185e0:	b.lt	4185fc <clear@@Base+0x14abc>  // b.tstop
  4185e4:	ldr	x8, [sp, #56]
  4185e8:	ldr	x9, [x8]
  4185ec:	ldrb	w10, [x9]
  4185f0:	cmp	w10, #0x39
  4185f4:	cset	w10, le
  4185f8:	str	w10, [sp, #32]
  4185fc:	ldr	w8, [sp, #32]
  418600:	tbnz	w8, #0, 418608 <clear@@Base+0x14ac8>
  418604:	b	418638 <clear@@Base+0x14af8>
  418608:	ldr	w8, [sp, #68]
  41860c:	mov	w9, #0xa                   	// #10
  418610:	mul	w8, w9, w8
  418614:	ldr	x10, [sp, #56]
  418618:	ldr	x11, [x10]
  41861c:	add	x12, x11, #0x1
  418620:	str	x12, [x10]
  418624:	ldrb	w9, [x11]
  418628:	subs	w9, w9, #0x30
  41862c:	add	w8, w8, w9
  418630:	str	w8, [sp, #68]
  418634:	b	4185c8 <clear@@Base+0x14a88>
  418638:	ldr	w8, [sp, #68]
  41863c:	ldr	w9, [sp, #80]
  418640:	subs	w9, w9, #0x1
  418644:	ldr	x10, [sp, #40]
  418648:	ldr	w9, [x10, w9, sxtw #2]
  41864c:	cmp	w8, w9
  418650:	b.le	418670 <clear@@Base+0x14b30>
  418654:	ldr	w8, [sp, #68]
  418658:	ldrsw	x9, [sp, #80]
  41865c:	mov	w10, w9
  418660:	add	w10, w10, #0x1
  418664:	str	w10, [sp, #80]
  418668:	ldr	x11, [sp, #40]
  41866c:	str	w8, [x11, x9, lsl #2]
  418670:	ldr	x8, [sp, #56]
  418674:	ldr	x0, [x8]
  418678:	bl	4023d0 <setlocale@plt+0x770>
  41867c:	ldr	x8, [sp, #56]
  418680:	str	x0, [x8]
  418684:	ldr	x9, [x8]
  418688:	add	x10, x9, #0x1
  41868c:	str	x10, [x8]
  418690:	ldrb	w11, [x9]
  418694:	cmp	w11, #0x2c
  418698:	b.eq	4186a0 <clear@@Base+0x14b60>  // b.none
  41869c:	b	4186a4 <clear@@Base+0x14b64>
  4186a0:	b	4185a4 <clear@@Base+0x14a64>
  4186a4:	ldr	w8, [sp, #80]
  4186a8:	cmp	w8, #0x2
  4186ac:	b.ge	4186b4 <clear@@Base+0x14b74>  // b.tcont
  4186b0:	b	4187f8 <clear@@Base+0x14cb8>
  4186b4:	ldr	w8, [sp, #80]
  4186b8:	ldr	x9, [sp, #48]
  4186bc:	str	w8, [x9]
  4186c0:	ldr	w8, [x9]
  4186c4:	subs	w8, w8, #0x1
  4186c8:	ldr	x10, [sp, #40]
  4186cc:	ldr	w8, [x10, w8, sxtw #2]
  4186d0:	ldr	w11, [x9]
  4186d4:	subs	w11, w11, #0x2
  4186d8:	ldr	w11, [x10, w11, sxtw #2]
  4186dc:	subs	w8, w8, w11
  4186e0:	adrp	x12, 43a000 <winch@@Base+0x1ae04>
  4186e4:	add	x12, x12, #0x87c
  4186e8:	str	w8, [x12]
  4186ec:	b	4187f8 <clear@@Base+0x14cb8>
  4186f0:	add	x0, sp, #0x54
  4186f4:	adrp	x1, 425000 <winch@@Base+0x5e04>
  4186f8:	add	x1, x1, #0x8c9
  4186fc:	bl	401af0 <strcpy@plt>
  418700:	ldr	x8, [sp, #48]
  418704:	ldr	w9, [x8]
  418708:	cmp	w9, #0x2
  41870c:	b.le	4187ac <clear@@Base+0x14c6c>
  418710:	mov	w8, #0x1                   	// #1
  418714:	str	w8, [sp, #80]
  418718:	ldr	w8, [sp, #80]
  41871c:	ldr	x9, [sp, #48]
  418720:	ldr	w10, [x9]
  418724:	cmp	w8, w10
  418728:	b.ge	418788 <clear@@Base+0x14c48>  // b.tcont
  41872c:	ldr	w8, [sp, #80]
  418730:	cmp	w8, #0x1
  418734:	b.le	418748 <clear@@Base+0x14c08>
  418738:	add	x0, sp, #0x54
  41873c:	adrp	x1, 426000 <winch@@Base+0x6e04>
  418740:	add	x1, x1, #0x3a4
  418744:	bl	4019b0 <strcat@plt>
  418748:	add	x8, sp, #0x54
  41874c:	mov	x0, x8
  418750:	str	x8, [sp, #24]
  418754:	bl	4017e0 <strlen@plt>
  418758:	ldr	x8, [sp, #24]
  41875c:	add	x0, x8, x0
  418760:	ldrsw	x9, [sp, #80]
  418764:	ldr	x10, [sp, #40]
  418768:	ldr	w2, [x10, x9, lsl #2]
  41876c:	adrp	x1, 425000 <winch@@Base+0x5e04>
  418770:	add	x1, x1, #0x6da
  418774:	bl	401850 <sprintf@plt>
  418778:	ldr	w8, [sp, #80]
  41877c:	add	w8, w8, #0x1
  418780:	str	w8, [sp, #80]
  418784:	b	418718 <clear@@Base+0x14bd8>
  418788:	add	x8, sp, #0x54
  41878c:	mov	x0, x8
  418790:	str	x8, [sp, #16]
  418794:	bl	4017e0 <strlen@plt>
  418798:	ldr	x8, [sp, #16]
  41879c:	add	x0, x8, x0
  4187a0:	adrp	x1, 425000 <winch@@Base+0x5e04>
  4187a4:	add	x1, x1, #0x8d4
  4187a8:	bl	401850 <sprintf@plt>
  4187ac:	add	x8, sp, #0x54
  4187b0:	mov	x0, x8
  4187b4:	str	x8, [sp, #8]
  4187b8:	bl	4017e0 <strlen@plt>
  4187bc:	ldr	x8, [sp, #8]
  4187c0:	add	x0, x8, x0
  4187c4:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  4187c8:	add	x9, x9, #0x87c
  4187cc:	ldr	w2, [x9]
  4187d0:	adrp	x1, 425000 <winch@@Base+0x5e04>
  4187d4:	add	x1, x1, #0x8df
  4187d8:	bl	401850 <sprintf@plt>
  4187dc:	add	x1, sp, #0x48
  4187e0:	ldr	x8, [sp, #8]
  4187e4:	str	x8, [sp, #72]
  4187e8:	adrp	x9, 422000 <winch@@Base+0x2e04>
  4187ec:	add	x9, x9, #0x1d4
  4187f0:	mov	x0, x9
  4187f4:	bl	41aa84 <error@@Base>
  4187f8:	add	sp, sp, #0x2a0
  4187fc:	ldr	x28, [sp, #16]
  418800:	ldp	x29, x30, [sp], #32
  418804:	ret
  418808:	sub	sp, sp, #0x50
  41880c:	stp	x29, x30, [sp, #64]
  418810:	add	x29, sp, #0x40
  418814:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  418818:	add	x8, x8, #0x490
  41881c:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  418820:	add	x9, x9, #0x491
  418824:	stur	w0, [x29, #-4]
  418828:	stur	x1, [x29, #-16]
  41882c:	ldur	w10, [x29, #-4]
  418830:	str	x8, [sp, #24]
  418834:	str	x9, [sp, #16]
  418838:	str	w10, [sp, #12]
  41883c:	cbz	w10, 41886c <clear@@Base+0x14d2c>
  418840:	b	418844 <clear@@Base+0x14d04>
  418844:	ldr	w8, [sp, #12]
  418848:	cmp	w8, #0x1
  41884c:	b.eq	418904 <clear@@Base+0x14dc4>  // b.none
  418850:	b	418854 <clear@@Base+0x14d14>
  418854:	ldr	w8, [sp, #12]
  418858:	cmp	w8, #0x2
  41885c:	cset	w9, eq  // eq = none
  418860:	eor	w9, w9, #0x1
  418864:	tbnz	w9, #0, 41893c <clear@@Base+0x14dfc>
  418868:	b	41886c <clear@@Base+0x14d2c>
  41886c:	ldur	x8, [x29, #-16]
  418870:	ldrb	w9, [x8]
  418874:	cbnz	w9, 418890 <clear@@Base+0x14d50>
  418878:	mov	w8, #0x0                   	// #0
  41887c:	ldr	x9, [sp, #16]
  418880:	strb	w8, [x9]
  418884:	ldr	x10, [sp, #24]
  418888:	strb	w8, [x10]
  41888c:	b	41893c <clear@@Base+0x14dfc>
  418890:	ldur	x8, [x29, #-16]
  418894:	ldrb	w9, [x8, #1]
  418898:	cbz	w9, 4188c0 <clear@@Base+0x14d80>
  41889c:	ldur	x8, [x29, #-16]
  4188a0:	ldrb	w9, [x8, #2]
  4188a4:	cbz	w9, 4188c0 <clear@@Base+0x14d80>
  4188a8:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4188ac:	add	x0, x0, #0x8ef
  4188b0:	mov	x8, xzr
  4188b4:	mov	x1, x8
  4188b8:	bl	41aa84 <error@@Base>
  4188bc:	b	41893c <clear@@Base+0x14dfc>
  4188c0:	ldur	x8, [x29, #-16]
  4188c4:	ldrb	w9, [x8]
  4188c8:	ldr	x8, [sp, #24]
  4188cc:	strb	w9, [x8]
  4188d0:	ldur	x10, [x29, #-16]
  4188d4:	ldrb	w9, [x10, #1]
  4188d8:	cbnz	w9, 4188f0 <clear@@Base+0x14db0>
  4188dc:	ldr	x8, [sp, #24]
  4188e0:	ldrb	w9, [x8]
  4188e4:	ldr	x10, [sp, #16]
  4188e8:	strb	w9, [x10]
  4188ec:	b	418900 <clear@@Base+0x14dc0>
  4188f0:	ldur	x8, [x29, #-16]
  4188f4:	ldrb	w9, [x8, #1]
  4188f8:	ldr	x8, [sp, #16]
  4188fc:	strb	w9, [x8]
  418900:	b	41893c <clear@@Base+0x14dfc>
  418904:	ldr	x8, [sp, #24]
  418908:	ldrb	w9, [x8]
  41890c:	sub	x10, x29, #0x13
  418910:	sturb	w9, [x29, #-19]
  418914:	ldr	x11, [sp, #16]
  418918:	ldrb	w9, [x11]
  41891c:	strb	w9, [x10, #1]
  418920:	mov	w9, #0x0                   	// #0
  418924:	strb	w9, [x10, #2]
  418928:	add	x1, sp, #0x20
  41892c:	str	x10, [sp, #32]
  418930:	adrp	x0, 425000 <winch@@Base+0x5e04>
  418934:	add	x0, x0, #0x913
  418938:	bl	41aa84 <error@@Base>
  41893c:	ldp	x29, x30, [sp, #64]
  418940:	add	sp, sp, #0x50
  418944:	ret
  418948:	sub	sp, sp, #0x50
  41894c:	stp	x29, x30, [sp, #64]
  418950:	add	x29, sp, #0x40
  418954:	adrp	x8, 440000 <PC+0x4798>
  418958:	add	x8, x8, #0x2a4
  41895c:	stur	w0, [x29, #-4]
  418960:	stur	x1, [x29, #-16]
  418964:	ldur	w9, [x29, #-4]
  418968:	str	x8, [sp, #16]
  41896c:	str	w9, [sp, #12]
  418970:	cbz	w9, 4189a0 <clear@@Base+0x14e60>
  418974:	b	418978 <clear@@Base+0x14e38>
  418978:	ldr	w8, [sp, #12]
  41897c:	cmp	w8, #0x1
  418980:	b.eq	418a28 <clear@@Base+0x14ee8>  // b.none
  418984:	b	418988 <clear@@Base+0x14e48>
  418988:	ldr	w8, [sp, #12]
  41898c:	cmp	w8, #0x2
  418990:	cset	w9, eq  // eq = none
  418994:	eor	w9, w9, #0x1
  418998:	tbnz	w9, #0, 418a70 <clear@@Base+0x14f30>
  41899c:	b	4189a0 <clear@@Base+0x14e60>
  4189a0:	add	x2, sp, #0x1c
  4189a4:	mov	w8, #0x8                   	// #8
  4189a8:	str	w8, [sp, #28]
  4189ac:	ldur	x0, [x29, #-16]
  4189b0:	add	x1, sp, #0x20
  4189b4:	adrp	x3, 425000 <winch@@Base+0x5e04>
  4189b8:	add	x3, x3, #0x91d
  4189bc:	bl	406030 <clear@@Base+0x24f0>
  4189c0:	ldr	x0, [sp, #32]
  4189c4:	adrp	x1, 420000 <winch@@Base+0xe04>
  4189c8:	add	x1, x1, #0xca6
  4189cc:	bl	401aa0 <strcmp@plt>
  4189d0:	cbnz	w0, 4189e4 <clear@@Base+0x14ea4>
  4189d4:	mov	w8, #0x0                   	// #0
  4189d8:	ldr	x9, [sp, #16]
  4189dc:	strb	w8, [x9]
  4189e0:	b	418a24 <clear@@Base+0x14ee4>
  4189e4:	ldr	x8, [sp, #32]
  4189e8:	ldrb	w9, [x8]
  4189ec:	cbz	w9, 418a00 <clear@@Base+0x14ec0>
  4189f0:	ldr	x8, [sp, #32]
  4189f4:	ldrb	w9, [x8]
  4189f8:	str	w9, [sp, #8]
  4189fc:	b	418a08 <clear@@Base+0x14ec8>
  418a00:	mov	w8, #0x3e                  	// #62
  418a04:	str	w8, [sp, #8]
  418a08:	ldr	w8, [sp, #8]
  418a0c:	ldr	x9, [sp, #16]
  418a10:	strb	w8, [x9]
  418a14:	ldr	w8, [sp, #28]
  418a18:	adrp	x10, 440000 <PC+0x4798>
  418a1c:	add	x10, x10, #0x228
  418a20:	str	w8, [x10]
  418a24:	b	418a70 <clear@@Base+0x14f30>
  418a28:	ldr	x8, [sp, #16]
  418a2c:	ldrb	w9, [x8]
  418a30:	cbz	w9, 418a4c <clear@@Base+0x14f0c>
  418a34:	ldr	x8, [sp, #16]
  418a38:	ldrb	w9, [x8]
  418a3c:	mov	w0, w9
  418a40:	bl	406500 <clear@@Base+0x29c0>
  418a44:	str	x0, [sp]
  418a48:	b	418a58 <clear@@Base+0x14f18>
  418a4c:	adrp	x8, 420000 <winch@@Base+0xe04>
  418a50:	add	x8, x8, #0xca6
  418a54:	str	x8, [sp]
  418a58:	ldr	x8, [sp]
  418a5c:	sub	x1, x29, #0x18
  418a60:	stur	x8, [x29, #-24]
  418a64:	adrp	x0, 425000 <winch@@Base+0x5e04>
  418a68:	add	x0, x0, #0x921
  418a6c:	bl	41aa84 <error@@Base>
  418a70:	ldp	x29, x30, [sp, #64]
  418a74:	add	sp, sp, #0x50
  418a78:	ret
  418a7c:	sub	sp, sp, #0x30
  418a80:	stp	x29, x30, [sp, #32]
  418a84:	add	x29, sp, #0x20
  418a88:	stur	w0, [x29, #-4]
  418a8c:	str	x1, [sp, #16]
  418a90:	ldur	w8, [x29, #-4]
  418a94:	str	w8, [sp, #12]
  418a98:	cbz	w8, 418ad8 <clear@@Base+0x14f98>
  418a9c:	b	418aa0 <clear@@Base+0x14f60>
  418aa0:	ldr	w8, [sp, #12]
  418aa4:	subs	w9, w8, #0x1
  418aa8:	mov	w10, #0x1                   	// #1
  418aac:	cmp	w9, #0x1
  418ab0:	cset	w9, ls  // ls = plast
  418ab4:	eor	w9, w9, w10
  418ab8:	tbnz	w9, #0, 418ae8 <clear@@Base+0x14fa8>
  418abc:	b	418ac0 <clear@@Base+0x14f80>
  418ac0:	adrp	x0, 425000 <winch@@Base+0x5e04>
  418ac4:	add	x0, x0, #0x934
  418ac8:	mov	x8, xzr
  418acc:	mov	x1, x8
  418ad0:	bl	41aa84 <error@@Base>
  418ad4:	b	418ae8 <clear@@Base+0x14fa8>
  418ad8:	adrp	x8, 440000 <PC+0x4798>
  418adc:	add	x8, x8, #0x178
  418ae0:	mov	w9, #0x1                   	// #1
  418ae4:	str	w9, [x8]
  418ae8:	ldp	x29, x30, [sp, #32]
  418aec:	add	sp, sp, #0x30
  418af0:	ret
  418af4:	sub	sp, sp, #0x30
  418af8:	stp	x29, x30, [sp, #32]
  418afc:	add	x29, sp, #0x20
  418b00:	stur	w0, [x29, #-4]
  418b04:	str	x1, [sp, #16]
  418b08:	ldur	w8, [x29, #-4]
  418b0c:	subs	w9, w8, #0x0
  418b10:	cmp	w9, #0x1
  418b14:	str	w8, [sp, #12]
  418b18:	b.ls	418b58 <clear@@Base+0x15018>  // b.plast
  418b1c:	b	418b20 <clear@@Base+0x14fe0>
  418b20:	ldr	w8, [sp, #12]
  418b24:	cmp	w8, #0x2
  418b28:	cset	w9, eq  // eq = none
  418b2c:	eor	w9, w9, #0x1
  418b30:	tbnz	w9, #0, 418b58 <clear@@Base+0x15018>
  418b34:	b	418b38 <clear@@Base+0x14ff8>
  418b38:	adrp	x8, 440000 <PC+0x4798>
  418b3c:	add	x8, x8, #0x238
  418b40:	ldr	w9, [x8]
  418b44:	cbnz	w9, 418b50 <clear@@Base+0x15010>
  418b48:	bl	403778 <setlocale@plt+0x1b18>
  418b4c:	b	418b54 <clear@@Base+0x15014>
  418b50:	bl	403730 <setlocale@plt+0x1ad0>
  418b54:	b	418b58 <clear@@Base+0x15018>
  418b58:	ldp	x29, x30, [sp, #32]
  418b5c:	add	sp, sp, #0x30
  418b60:	ret
  418b64:	sub	sp, sp, #0x30
  418b68:	stp	x29, x30, [sp, #32]
  418b6c:	add	x29, sp, #0x20
  418b70:	stur	w0, [x29, #-4]
  418b74:	str	x1, [sp, #16]
  418b78:	ldur	w8, [x29, #-4]
  418b7c:	str	w8, [sp, #12]
  418b80:	cbz	w8, 418bb0 <clear@@Base+0x15070>
  418b84:	b	418b88 <clear@@Base+0x15048>
  418b88:	ldr	w8, [sp, #12]
  418b8c:	cmp	w8, #0x1
  418b90:	b.eq	418bdc <clear@@Base+0x1509c>  // b.none
  418b94:	b	418b98 <clear@@Base+0x15058>
  418b98:	ldr	w8, [sp, #12]
  418b9c:	cmp	w8, #0x2
  418ba0:	cset	w9, eq  // eq = none
  418ba4:	eor	w9, w9, #0x1
  418ba8:	tbnz	w9, #0, 418bdc <clear@@Base+0x1509c>
  418bac:	b	418bb0 <clear@@Base+0x15070>
  418bb0:	adrp	x8, 440000 <PC+0x4798>
  418bb4:	add	x8, x8, #0x260
  418bb8:	ldr	w9, [x8]
  418bbc:	cmp	w9, #0x0
  418bc0:	cset	w9, gt
  418bc4:	tbnz	w9, #0, 418bd8 <clear@@Base+0x15098>
  418bc8:	bl	420b08 <winch@@Base+0x190c>
  418bcc:	adrp	x8, 440000 <PC+0x4798>
  418bd0:	add	x8, x8, #0x260
  418bd4:	str	w0, [x8]
  418bd8:	b	418bdc <clear@@Base+0x1509c>
  418bdc:	ldp	x29, x30, [sp, #32]
  418be0:	add	sp, sp, #0x30
  418be4:	ret
  418be8:	sub	sp, sp, #0x10
  418bec:	adrp	x8, 440000 <PC+0x4798>
  418bf0:	add	x8, x8, #0x22c
  418bf4:	ldr	w9, [x8]
  418bf8:	cmp	w9, #0x0
  418bfc:	cset	w9, le
  418c00:	str	x8, [sp]
  418c04:	tbnz	w9, #0, 418c18 <clear@@Base+0x150d8>
  418c08:	ldr	x8, [sp]
  418c0c:	ldr	w9, [x8]
  418c10:	str	w9, [sp, #12]
  418c14:	b	418c34 <clear@@Base+0x150f4>
  418c18:	adrp	x8, 440000 <PC+0x4798>
  418c1c:	add	x8, x8, #0x1b8
  418c20:	ldr	w9, [x8]
  418c24:	ldr	x8, [sp]
  418c28:	ldr	w10, [x8]
  418c2c:	add	w9, w9, w10
  418c30:	str	w9, [sp, #12]
  418c34:	ldr	w0, [sp, #12]
  418c38:	add	sp, sp, #0x10
  418c3c:	ret
  418c40:	sub	sp, sp, #0x30
  418c44:	stp	x29, x30, [sp, #32]
  418c48:	add	x29, sp, #0x20
  418c4c:	adrp	x8, 43f000 <PC+0x3798>
  418c50:	add	x8, x8, #0x31c
  418c54:	adrp	x1, 425000 <winch@@Base+0x5e04>
  418c58:	add	x1, x1, #0xc49
  418c5c:	stur	w0, [x29, #-4]
  418c60:	ldursw	x0, [x29, #-4]
  418c64:	str	x8, [sp, #16]
  418c68:	str	x1, [sp, #8]
  418c6c:	bl	406500 <clear@@Base+0x29c0>
  418c70:	ldr	x8, [sp, #16]
  418c74:	str	x0, [sp]
  418c78:	mov	x0, x8
  418c7c:	ldr	x1, [sp, #8]
  418c80:	ldr	x2, [sp]
  418c84:	bl	401850 <sprintf@plt>
  418c88:	ldr	x8, [sp, #16]
  418c8c:	mov	x0, x8
  418c90:	ldp	x29, x30, [sp, #32]
  418c94:	add	sp, sp, #0x30
  418c98:	ret
  418c9c:	sub	sp, sp, #0xa0
  418ca0:	stp	x29, x30, [sp, #144]
  418ca4:	add	x29, sp, #0x90
  418ca8:	adrp	x8, 43f000 <PC+0x3798>
  418cac:	add	x8, x8, #0x328
  418cb0:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  418cb4:	add	x9, x9, #0x870
  418cb8:	stur	x0, [x29, #-8]
  418cbc:	ldur	x10, [x29, #-8]
  418cc0:	str	x8, [sp, #64]
  418cc4:	str	x9, [sp, #56]
  418cc8:	cbnz	x10, 418cd0 <clear@@Base+0x15190>
  418ccc:	b	419254 <clear@@Base+0x15714>
  418cd0:	ldr	x8, [sp, #64]
  418cd4:	ldr	x9, [x8]
  418cd8:	cbz	x9, 418d78 <clear@@Base+0x15238>
  418cdc:	ldr	x8, [sp, #64]
  418ce0:	ldr	x9, [x8]
  418ce4:	ldr	w10, [x9, #16]
  418ce8:	and	w10, w10, #0x1f
  418cec:	cmp	w10, #0x4
  418cf0:	str	w10, [sp, #52]
  418cf4:	b.eq	418d34 <clear@@Base+0x151f4>  // b.none
  418cf8:	b	418cfc <clear@@Base+0x151bc>
  418cfc:	ldr	w8, [sp, #52]
  418d00:	cmp	w8, #0x8
  418d04:	cset	w9, eq  // eq = none
  418d08:	eor	w9, w9, #0x1
  418d0c:	tbnz	w9, #0, 418d68 <clear@@Base+0x15228>
  418d10:	b	418d14 <clear@@Base+0x151d4>
  418d14:	ldr	x8, [sp, #64]
  418d18:	ldr	x9, [x8]
  418d1c:	ldr	x9, [x9, #32]
  418d20:	ldur	x1, [x29, #-8]
  418d24:	mov	w10, wzr
  418d28:	mov	w0, w10
  418d2c:	blr	x9
  418d30:	b	418d68 <clear@@Base+0x15228>
  418d34:	ldr	x8, [sp, #64]
  418d38:	ldr	x0, [x8]
  418d3c:	bl	419260 <clear@@Base+0x15720>
  418d40:	stur	x0, [x29, #-40]
  418d44:	ldur	x1, [x29, #-40]
  418d48:	sub	x0, x29, #0x8
  418d4c:	mov	x8, xzr
  418d50:	mov	x2, x8
  418d54:	bl	4192e8 <clear@@Base+0x157a8>
  418d58:	ldr	x8, [sp, #64]
  418d5c:	ldr	x9, [x8]
  418d60:	ldr	x9, [x9, #24]
  418d64:	str	w0, [x9]
  418d68:	mov	x8, xzr
  418d6c:	ldr	x9, [sp, #64]
  418d70:	str	x8, [x9]
  418d74:	b	419254 <clear@@Base+0x15714>
  418d78:	stur	wzr, [x29, #-52]
  418d7c:	mov	x8, xzr
  418d80:	stur	x8, [x29, #-32]
  418d84:	ldur	x8, [x29, #-8]
  418d88:	ldrb	w9, [x8]
  418d8c:	cbz	w9, 419254 <clear@@Base+0x15714>
  418d90:	ldur	x8, [x29, #-8]
  418d94:	add	x9, x8, #0x1
  418d98:	stur	x9, [x29, #-8]
  418d9c:	ldrb	w10, [x8]
  418da0:	stur	w10, [x29, #-20]
  418da4:	subs	w10, w10, #0x9
  418da8:	mov	w8, w10
  418dac:	ubfx	x8, x8, #0, #32
  418db0:	cmp	x8, #0x65
  418db4:	str	x8, [sp, #40]
  418db8:	b.hi	418f10 <clear@@Base+0x153d0>  // b.pmore
  418dbc:	adrp	x8, 425000 <winch@@Base+0x5e04>
  418dc0:	add	x8, x8, #0x948
  418dc4:	ldr	x11, [sp, #40]
  418dc8:	ldrsw	x10, [x8, x11, lsl #2]
  418dcc:	add	x9, x8, x10
  418dd0:	br	x9
  418dd4:	b	418d84 <clear@@Base+0x15244>
  418dd8:	ldur	x8, [x29, #-8]
  418ddc:	ldrb	w9, [x8]
  418de0:	cmp	w9, #0x2d
  418de4:	b.ne	418dfc <clear@@Base+0x152bc>  // b.any
  418de8:	ldur	x8, [x29, #-8]
  418dec:	add	x8, x8, #0x1
  418df0:	stur	x8, [x29, #-8]
  418df4:	stur	x8, [x29, #-32]
  418df8:	b	418f10 <clear@@Base+0x153d0>
  418dfc:	ldur	x8, [x29, #-8]
  418e00:	ldrb	w9, [x8]
  418e04:	cmp	w9, #0x2b
  418e08:	cset	w9, eq  // eq = none
  418e0c:	and	w9, w9, #0x1
  418e10:	stur	w9, [x29, #-52]
  418e14:	ldur	w9, [x29, #-52]
  418e18:	cbz	w9, 418e28 <clear@@Base+0x152e8>
  418e1c:	ldur	x8, [x29, #-8]
  418e20:	add	x8, x8, #0x1
  418e24:	stur	x8, [x29, #-8]
  418e28:	b	418d84 <clear@@Base+0x15244>
  418e2c:	adrp	x8, 43f000 <PC+0x3798>
  418e30:	add	x8, x8, #0x318
  418e34:	mov	w9, #0x1                   	// #1
  418e38:	str	w9, [x8]
  418e3c:	ldur	x0, [x29, #-8]
  418e40:	mov	w9, #0x2b                  	// #43
  418e44:	str	x0, [sp, #32]
  418e48:	mov	w0, w9
  418e4c:	bl	418c40 <clear@@Base+0x15100>
  418e50:	ldr	x8, [sp, #32]
  418e54:	str	x0, [sp, #24]
  418e58:	mov	x0, x8
  418e5c:	sub	x1, x29, #0x30
  418e60:	ldr	x2, [sp, #24]
  418e64:	mov	x10, xzr
  418e68:	mov	x3, x10
  418e6c:	bl	419c54 <clear@@Base+0x16114>
  418e70:	stur	x0, [x29, #-8]
  418e74:	ldur	x8, [x29, #-8]
  418e78:	cbnz	x8, 418e80 <clear@@Base+0x15340>
  418e7c:	b	419254 <clear@@Base+0x15714>
  418e80:	ldur	x8, [x29, #-48]
  418e84:	ldrb	w9, [x8]
  418e88:	cmp	w9, #0x2b
  418e8c:	b.ne	418ec0 <clear@@Base+0x15380>  // b.any
  418e90:	ldr	x8, [sp, #56]
  418e94:	ldr	x9, [x8]
  418e98:	cbz	x9, 418ea8 <clear@@Base+0x15368>
  418e9c:	ldr	x8, [sp, #56]
  418ea0:	ldr	x0, [x8]
  418ea4:	bl	401ac0 <free@plt>
  418ea8:	ldur	x8, [x29, #-48]
  418eac:	add	x0, x8, #0x1
  418eb0:	bl	402260 <setlocale@plt+0x600>
  418eb4:	ldr	x8, [sp, #56]
  418eb8:	str	x0, [x8]
  418ebc:	b	418ed0 <clear@@Base+0x15390>
  418ec0:	mov	x0, #0x40000000            	// #1073741824
  418ec4:	bl	40a424 <clear@@Base+0x68e4>
  418ec8:	ldur	x0, [x29, #-48]
  418ecc:	bl	40a484 <clear@@Base+0x6944>
  418ed0:	ldur	x0, [x29, #-48]
  418ed4:	bl	401ac0 <free@plt>
  418ed8:	b	418d84 <clear@@Base+0x15244>
  418edc:	ldur	x8, [x29, #-8]
  418ee0:	mov	x9, #0xffffffffffffffff    	// #-1
  418ee4:	add	x8, x8, x9
  418ee8:	stur	x8, [x29, #-8]
  418eec:	mov	w10, #0x7a                  	// #122
  418ef0:	stur	w10, [x29, #-20]
  418ef4:	b	418f10 <clear@@Base+0x153d0>
  418ef8:	adrp	x8, 43f000 <PC+0x3798>
  418efc:	add	x8, x8, #0x35c
  418f00:	ldr	w9, [x8]
  418f04:	cbz	w9, 418f10 <clear@@Base+0x153d0>
  418f08:	mov	w8, #0x7a                  	// #122
  418f0c:	stur	w8, [x29, #-20]
  418f10:	stur	wzr, [x29, #-60]
  418f14:	ldur	x8, [x29, #-32]
  418f18:	cbnz	x8, 418f68 <clear@@Base+0x15428>
  418f1c:	ldur	w0, [x29, #-20]
  418f20:	bl	418c40 <clear@@Base+0x15100>
  418f24:	stur	x0, [x29, #-40]
  418f28:	ldur	w8, [x29, #-20]
  418f2c:	mov	w9, #0x0                   	// #0
  418f30:	cmp	w8, #0x61
  418f34:	str	w9, [sp, #20]
  418f38:	b.lt	418f4c <clear@@Base+0x1540c>  // b.tstop
  418f3c:	ldur	w8, [x29, #-20]
  418f40:	cmp	w8, #0x7a
  418f44:	cset	w8, le
  418f48:	str	w8, [sp, #20]
  418f4c:	ldr	w8, [sp, #20]
  418f50:	and	w8, w8, #0x1
  418f54:	stur	w8, [x29, #-56]
  418f58:	ldur	w0, [x29, #-20]
  418f5c:	bl	419e40 <clear@@Base+0x16300>
  418f60:	stur	x0, [x29, #-16]
  418f64:	b	419068 <clear@@Base+0x15528>
  418f68:	ldur	x8, [x29, #-32]
  418f6c:	stur	x8, [x29, #-40]
  418f70:	ldur	x8, [x29, #-32]
  418f74:	ldrb	w9, [x8]
  418f78:	mov	w10, #0x0                   	// #0
  418f7c:	cmp	w9, #0x61
  418f80:	str	w10, [sp, #16]
  418f84:	b.lt	418f9c <clear@@Base+0x1545c>  // b.tstop
  418f88:	ldur	x8, [x29, #-32]
  418f8c:	ldrb	w9, [x8]
  418f90:	cmp	w9, #0x7a
  418f94:	cset	w9, le
  418f98:	str	w9, [sp, #16]
  418f9c:	ldr	w8, [sp, #16]
  418fa0:	and	w8, w8, #0x1
  418fa4:	stur	w8, [x29, #-56]
  418fa8:	sub	x0, x29, #0x20
  418fac:	mov	x9, xzr
  418fb0:	mov	x1, x9
  418fb4:	sub	x2, x29, #0x3c
  418fb8:	str	x9, [sp, #8]
  418fbc:	bl	419edc <clear@@Base+0x1639c>
  418fc0:	stur	x0, [x29, #-16]
  418fc4:	ldur	x9, [x29, #-32]
  418fc8:	stur	x9, [x29, #-8]
  418fcc:	ldr	x9, [sp, #8]
  418fd0:	stur	x9, [x29, #-32]
  418fd4:	ldur	x10, [x29, #-8]
  418fd8:	ldrb	w8, [x10]
  418fdc:	cbz	w8, 418ff0 <clear@@Base+0x154b0>
  418fe0:	ldur	x8, [x29, #-8]
  418fe4:	ldrb	w9, [x8]
  418fe8:	cmp	w9, #0x20
  418fec:	b.ne	418ff4 <clear@@Base+0x154b4>  // b.any
  418ff0:	b	419068 <clear@@Base+0x15528>
  418ff4:	ldur	x8, [x29, #-8]
  418ff8:	ldrb	w9, [x8]
  418ffc:	cmp	w9, #0x3d
  419000:	b.ne	419060 <clear@@Base+0x15520>  // b.any
  419004:	ldur	x8, [x29, #-16]
  419008:	cbz	x8, 419050 <clear@@Base+0x15510>
  41900c:	ldur	x8, [x29, #-16]
  419010:	ldr	w9, [x8, #16]
  419014:	and	w9, w9, #0x1f
  419018:	cmp	w9, #0x8
  41901c:	b.eq	419050 <clear@@Base+0x15510>  // b.none
  419020:	ldur	x8, [x29, #-16]
  419024:	ldr	w9, [x8, #16]
  419028:	and	w9, w9, #0x1f
  41902c:	cmp	w9, #0x4
  419030:	b.eq	419050 <clear@@Base+0x15510>  // b.none
  419034:	ldur	x8, [x29, #-40]
  419038:	add	x1, sp, #0x48
  41903c:	str	x8, [sp, #72]
  419040:	adrp	x0, 425000 <winch@@Base+0x5e04>
  419044:	add	x0, x0, #0xb20
  419048:	bl	41aa84 <error@@Base>
  41904c:	b	419254 <clear@@Base+0x15714>
  419050:	ldur	x8, [x29, #-8]
  419054:	add	x8, x8, #0x1
  419058:	stur	x8, [x29, #-8]
  41905c:	b	419068 <clear@@Base+0x15528>
  419060:	mov	x8, xzr
  419064:	stur	x8, [x29, #-16]
  419068:	ldur	x8, [x29, #-16]
  41906c:	cbnz	x8, 4190ac <clear@@Base+0x1556c>
  419070:	ldur	x8, [x29, #-40]
  419074:	str	x8, [sp, #72]
  419078:	ldur	w9, [x29, #-60]
  41907c:	cmp	w9, #0x1
  419080:	b.ne	419098 <clear@@Base+0x15558>  // b.any
  419084:	adrp	x0, 425000 <winch@@Base+0x5e04>
  419088:	add	x0, x0, #0xb4a
  41908c:	add	x1, sp, #0x48
  419090:	bl	41aa84 <error@@Base>
  419094:	b	4190a8 <clear@@Base+0x15568>
  419098:	adrp	x0, 425000 <winch@@Base+0x5e04>
  41909c:	add	x0, x0, #0xb83
  4190a0:	add	x1, sp, #0x48
  4190a4:	bl	41aa84 <error@@Base>
  4190a8:	b	419254 <clear@@Base+0x15714>
  4190ac:	mov	x8, xzr
  4190b0:	stur	x8, [x29, #-48]
  4190b4:	ldur	x8, [x29, #-16]
  4190b8:	ldr	w9, [x8, #16]
  4190bc:	and	w9, w9, #0x1f
  4190c0:	subs	w9, w9, #0x1
  4190c4:	mov	w8, w9
  4190c8:	ubfx	x8, x8, #0, #32
  4190cc:	cmp	x8, #0x7
  4190d0:	str	x8, [sp]
  4190d4:	b.hi	41921c <clear@@Base+0x156dc>  // b.pmore
  4190d8:	adrp	x8, 425000 <winch@@Base+0x5e04>
  4190dc:	add	x8, x8, #0xae0
  4190e0:	ldr	x11, [sp]
  4190e4:	ldrsw	x10, [x8, x11, lsl #2]
  4190e8:	add	x9, x8, x10
  4190ec:	br	x9
  4190f0:	ldur	w8, [x29, #-52]
  4190f4:	cbz	w8, 419110 <clear@@Base+0x155d0>
  4190f8:	ldur	x8, [x29, #-16]
  4190fc:	ldr	w9, [x8, #20]
  419100:	ldur	x8, [x29, #-16]
  419104:	ldr	x8, [x8, #24]
  419108:	str	w9, [x8]
  41910c:	b	419134 <clear@@Base+0x155f4>
  419110:	ldur	x8, [x29, #-16]
  419114:	ldr	w9, [x8, #20]
  419118:	cmp	w9, #0x0
  41911c:	cset	w9, ne  // ne = any
  419120:	eor	w9, w9, #0x1
  419124:	and	w9, w9, #0x1
  419128:	ldur	x8, [x29, #-16]
  41912c:	ldr	x8, [x8, #24]
  419130:	str	w9, [x8]
  419134:	b	41921c <clear@@Base+0x156dc>
  419138:	ldur	w8, [x29, #-52]
  41913c:	cbz	w8, 419158 <clear@@Base+0x15618>
  419140:	ldur	x8, [x29, #-16]
  419144:	ldr	w9, [x8, #20]
  419148:	ldur	x8, [x29, #-16]
  41914c:	ldr	x8, [x8, #24]
  419150:	str	w9, [x8]
  419154:	b	419174 <clear@@Base+0x15634>
  419158:	ldur	x8, [x29, #-16]
  41915c:	ldr	w0, [x8, #20]
  419160:	ldur	w1, [x29, #-56]
  419164:	bl	419c00 <clear@@Base+0x160c0>
  419168:	ldur	x8, [x29, #-16]
  41916c:	ldr	x8, [x8, #24]
  419170:	str	w0, [x8]
  419174:	b	41921c <clear@@Base+0x156dc>
  419178:	ldur	x8, [x29, #-8]
  41917c:	ldrb	w9, [x8]
  419180:	cbnz	w9, 419194 <clear@@Base+0x15654>
  419184:	ldur	x8, [x29, #-16]
  419188:	ldr	x9, [sp, #64]
  41918c:	str	x8, [x9]
  419190:	b	419254 <clear@@Base+0x15714>
  419194:	ldur	x8, [x29, #-8]
  419198:	ldrb	w9, [x8]
  41919c:	cmp	w9, #0x20
  4191a0:	b.ne	4191b4 <clear@@Base+0x15674>  // b.any
  4191a4:	ldur	x8, [x29, #-8]
  4191a8:	add	x8, x8, #0x1
  4191ac:	stur	x8, [x29, #-8]
  4191b0:	b	419194 <clear@@Base+0x15654>
  4191b4:	ldur	x0, [x29, #-8]
  4191b8:	ldur	x2, [x29, #-40]
  4191bc:	ldur	x8, [x29, #-16]
  4191c0:	ldr	x3, [x8, #48]
  4191c4:	sub	x1, x29, #0x30
  4191c8:	bl	419c54 <clear@@Base+0x16114>
  4191cc:	stur	x0, [x29, #-8]
  4191d0:	ldur	x8, [x29, #-8]
  4191d4:	cbnz	x8, 4191dc <clear@@Base+0x1569c>
  4191d8:	b	419254 <clear@@Base+0x15714>
  4191dc:	b	41921c <clear@@Base+0x156dc>
  4191e0:	ldur	x8, [x29, #-8]
  4191e4:	ldrb	w9, [x8]
  4191e8:	cbnz	w9, 4191fc <clear@@Base+0x156bc>
  4191ec:	ldur	x8, [x29, #-16]
  4191f0:	ldr	x9, [sp, #64]
  4191f4:	str	x8, [x9]
  4191f8:	b	419254 <clear@@Base+0x15714>
  4191fc:	ldur	x1, [x29, #-40]
  419200:	sub	x0, x29, #0x8
  419204:	mov	x8, xzr
  419208:	mov	x2, x8
  41920c:	bl	4192e8 <clear@@Base+0x157a8>
  419210:	ldur	x8, [x29, #-16]
  419214:	ldr	x8, [x8, #24]
  419218:	str	w0, [x8]
  41921c:	ldur	x8, [x29, #-16]
  419220:	ldr	x8, [x8, #32]
  419224:	cbz	x8, 419240 <clear@@Base+0x15700>
  419228:	ldur	x8, [x29, #-16]
  41922c:	ldr	x8, [x8, #32]
  419230:	ldur	x1, [x29, #-48]
  419234:	mov	w9, wzr
  419238:	mov	w0, w9
  41923c:	blr	x8
  419240:	ldur	x8, [x29, #-48]
  419244:	cbz	x8, 419250 <clear@@Base+0x15710>
  419248:	ldur	x0, [x29, #-48]
  41924c:	bl	401ac0 <free@plt>
  419250:	b	418d84 <clear@@Base+0x15244>
  419254:	ldp	x29, x30, [sp, #144]
  419258:	add	sp, sp, #0xa0
  41925c:	ret
  419260:	sub	sp, sp, #0x20
  419264:	stp	x29, x30, [sp, #16]
  419268:	add	x29, sp, #0x10
  41926c:	adrp	x8, 43f000 <PC+0x3798>
  419270:	add	x8, x8, #0x330
  419274:	str	x0, [sp, #8]
  419278:	ldr	x9, [sp, #8]
  41927c:	ldrb	w10, [x9]
  419280:	cmp	w10, #0x1
  419284:	str	x8, [sp]
  419288:	b.ne	4192b0 <clear@@Base+0x15770>  // b.any
  41928c:	ldr	x8, [sp, #8]
  419290:	ldr	x8, [x8, #8]
  419294:	ldr	x3, [x8]
  419298:	ldr	x0, [sp]
  41929c:	mov	x1, #0x2a                  	// #42
  4192a0:	adrp	x2, 425000 <winch@@Base+0x5e04>
  4192a4:	add	x2, x2, #0xc48
  4192a8:	bl	4018a0 <snprintf@plt>
  4192ac:	b	4192d8 <clear@@Base+0x15798>
  4192b0:	ldr	x8, [sp, #8]
  4192b4:	ldrb	w3, [x8]
  4192b8:	ldr	x8, [sp, #8]
  4192bc:	ldr	x8, [x8, #8]
  4192c0:	ldr	x4, [x8]
  4192c4:	ldr	x0, [sp]
  4192c8:	mov	x1, #0x2a                  	// #42
  4192cc:	adrp	x2, 425000 <winch@@Base+0x5e04>
  4192d0:	add	x2, x2, #0xc4d
  4192d4:	bl	4018a0 <snprintf@plt>
  4192d8:	ldr	x0, [sp]
  4192dc:	ldp	x29, x30, [sp, #16]
  4192e0:	add	sp, sp, #0x20
  4192e4:	ret
  4192e8:	sub	sp, sp, #0x50
  4192ec:	stp	x29, x30, [sp, #64]
  4192f0:	add	x29, sp, #0x40
  4192f4:	stur	x0, [x29, #-16]
  4192f8:	stur	x1, [x29, #-24]
  4192fc:	str	x2, [sp, #32]
  419300:	ldur	x8, [x29, #-16]
  419304:	ldr	x0, [x8]
  419308:	bl	4023d0 <setlocale@plt+0x770>
  41930c:	str	x0, [sp, #24]
  419310:	str	wzr, [sp, #16]
  419314:	ldr	x8, [sp, #24]
  419318:	ldrb	w9, [x8]
  41931c:	cmp	w9, #0x2d
  419320:	b.ne	419338 <clear@@Base+0x157f8>  // b.any
  419324:	mov	w8, #0x1                   	// #1
  419328:	str	w8, [sp, #16]
  41932c:	ldr	x9, [sp, #24]
  419330:	add	x9, x9, #0x1
  419334:	str	x9, [sp, #24]
  419338:	ldr	x8, [sp, #24]
  41933c:	ldrb	w9, [x8]
  419340:	cmp	w9, #0x30
  419344:	b.lt	419358 <clear@@Base+0x15818>  // b.tstop
  419348:	ldr	x8, [sp, #24]
  41934c:	ldrb	w9, [x8]
  419350:	cmp	w9, #0x39
  419354:	b.le	41936c <clear@@Base+0x1582c>
  419358:	ldur	x0, [x29, #-24]
  41935c:	ldr	x1, [sp, #32]
  419360:	bl	4199cc <clear@@Base+0x15e8c>
  419364:	stur	w0, [x29, #-4]
  419368:	b	419410 <clear@@Base+0x158d0>
  41936c:	str	wzr, [sp, #20]
  419370:	ldr	x8, [sp, #24]
  419374:	ldrb	w9, [x8]
  419378:	mov	w10, #0x0                   	// #0
  41937c:	cmp	w9, #0x30
  419380:	str	w10, [sp, #12]
  419384:	b.lt	41939c <clear@@Base+0x1585c>  // b.tstop
  419388:	ldr	x8, [sp, #24]
  41938c:	ldrb	w9, [x8]
  419390:	cmp	w9, #0x39
  419394:	cset	w9, le
  419398:	str	w9, [sp, #12]
  41939c:	ldr	w8, [sp, #12]
  4193a0:	tbnz	w8, #0, 4193a8 <clear@@Base+0x15868>
  4193a4:	b	4193d4 <clear@@Base+0x15894>
  4193a8:	ldr	w8, [sp, #20]
  4193ac:	mov	w9, #0xa                   	// #10
  4193b0:	mul	w8, w9, w8
  4193b4:	ldr	x10, [sp, #24]
  4193b8:	add	x11, x10, #0x1
  4193bc:	str	x11, [sp, #24]
  4193c0:	ldrb	w9, [x10]
  4193c4:	add	w8, w8, w9
  4193c8:	subs	w8, w8, #0x30
  4193cc:	str	w8, [sp, #20]
  4193d0:	b	419370 <clear@@Base+0x15830>
  4193d4:	ldr	x8, [sp, #24]
  4193d8:	ldur	x9, [x29, #-16]
  4193dc:	str	x8, [x9]
  4193e0:	ldr	x8, [sp, #32]
  4193e4:	cbz	x8, 4193f0 <clear@@Base+0x158b0>
  4193e8:	ldr	x8, [sp, #32]
  4193ec:	str	wzr, [x8]
  4193f0:	ldr	w8, [sp, #16]
  4193f4:	cbz	w8, 419408 <clear@@Base+0x158c8>
  4193f8:	ldr	w8, [sp, #20]
  4193fc:	mov	w9, wzr
  419400:	subs	w8, w9, w8
  419404:	str	w8, [sp, #20]
  419408:	ldr	w8, [sp, #20]
  41940c:	stur	w8, [x29, #-4]
  419410:	ldur	w0, [x29, #-4]
  419414:	ldp	x29, x30, [sp, #64]
  419418:	add	sp, sp, #0x50
  41941c:	ret
  419420:	sub	sp, sp, #0x60
  419424:	stp	x29, x30, [sp, #80]
  419428:	add	x29, sp, #0x50
  41942c:	stur	x0, [x29, #-8]
  419430:	stur	w1, [x29, #-12]
  419434:	stur	x2, [x29, #-24]
  419438:	stur	w3, [x29, #-28]
  41943c:	ldur	w8, [x29, #-28]
  419440:	and	w8, w8, #0x40
  419444:	stur	w8, [x29, #-36]
  419448:	ldur	w8, [x29, #-28]
  41944c:	and	w8, w8, #0xffffffbf
  419450:	stur	w8, [x29, #-28]
  419454:	ldur	x9, [x29, #-8]
  419458:	cbnz	x9, 419474 <clear@@Base+0x15934>
  41945c:	adrp	x0, 425000 <winch@@Base+0x5e04>
  419460:	add	x0, x0, #0xbb2
  419464:	mov	x8, xzr
  419468:	mov	x1, x8
  41946c:	bl	41aa84 <error@@Base>
  419470:	b	4198b8 <clear@@Base+0x15d78>
  419474:	ldur	w8, [x29, #-28]
  419478:	cmp	w8, #0x1
  41947c:	b.ne	4194b0 <clear@@Base+0x15970>  // b.any
  419480:	ldur	x8, [x29, #-8]
  419484:	ldr	w9, [x8, #16]
  419488:	and	w9, w9, #0x40
  41948c:	cbz	w9, 4194b0 <clear@@Base+0x15970>
  419490:	ldur	x0, [x29, #-8]
  419494:	bl	419260 <clear@@Base+0x15720>
  419498:	add	x1, sp, #0x20
  41949c:	str	x0, [sp, #32]
  4194a0:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4194a4:	add	x0, x0, #0xbc1
  4194a8:	bl	41aa84 <error@@Base>
  4194ac:	b	4198b8 <clear@@Base+0x15d78>
  4194b0:	ldur	w8, [x29, #-28]
  4194b4:	cbnz	w8, 4194e8 <clear@@Base+0x159a8>
  4194b8:	ldur	x8, [x29, #-8]
  4194bc:	ldr	w9, [x8, #16]
  4194c0:	and	w9, w9, #0x100
  4194c4:	cbz	w9, 4194e8 <clear@@Base+0x159a8>
  4194c8:	ldur	x0, [x29, #-8]
  4194cc:	bl	419260 <clear@@Base+0x15720>
  4194d0:	add	x1, sp, #0x20
  4194d4:	str	x0, [sp, #32]
  4194d8:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4194dc:	add	x0, x0, #0xbdd
  4194e0:	bl	41aa84 <error@@Base>
  4194e4:	b	4198b8 <clear@@Base+0x15d78>
  4194e8:	ldur	x8, [x29, #-8]
  4194ec:	ldr	w9, [x8, #16]
  4194f0:	and	w9, w9, #0x1f
  4194f4:	cmp	w9, #0x4
  4194f8:	str	w9, [sp, #28]
  4194fc:	b.eq	41951c <clear@@Base+0x159dc>  // b.none
  419500:	b	419504 <clear@@Base+0x159c4>
  419504:	ldr	w8, [sp, #28]
  419508:	cmp	w8, #0x8
  41950c:	cset	w9, eq  // eq = none
  419510:	eor	w9, w9, #0x1
  419514:	tbnz	w9, #0, 419538 <clear@@Base+0x159f8>
  419518:	b	41951c <clear@@Base+0x159dc>
  41951c:	ldur	w8, [x29, #-28]
  419520:	cmp	w8, #0x1
  419524:	b.ne	419538 <clear@@Base+0x159f8>  // b.any
  419528:	ldur	x8, [x29, #-24]
  41952c:	ldrb	w9, [x8]
  419530:	cbnz	w9, 419538 <clear@@Base+0x159f8>
  419534:	stur	wzr, [x29, #-28]
  419538:	ldur	w8, [x29, #-28]
  41953c:	cbz	w8, 41955c <clear@@Base+0x15a1c>
  419540:	ldur	x8, [x29, #-8]
  419544:	ldr	w9, [x8, #16]
  419548:	and	w9, w9, #0x80
  41954c:	cbz	w9, 41955c <clear@@Base+0x15a1c>
  419550:	mov	w8, wzr
  419554:	mov	w0, w8
  419558:	bl	41cb98 <error@@Base+0x2114>
  41955c:	ldur	w8, [x29, #-28]
  419560:	cbz	w8, 4197a4 <clear@@Base+0x15c64>
  419564:	ldur	x8, [x29, #-8]
  419568:	ldr	w9, [x8, #16]
  41956c:	and	w9, w9, #0x1f
  419570:	subs	w9, w9, #0x1
  419574:	mov	w8, w9
  419578:	ubfx	x8, x8, #0, #32
  41957c:	cmp	x8, #0x7
  419580:	str	x8, [sp, #16]
  419584:	b.hi	4197a4 <clear@@Base+0x15c64>  // b.pmore
  419588:	adrp	x8, 425000 <winch@@Base+0x5e04>
  41958c:	add	x8, x8, #0xb00
  419590:	ldr	x11, [sp, #16]
  419594:	ldrsw	x10, [x8, x11, lsl #2]
  419598:	add	x9, x8, x10
  41959c:	br	x9
  4195a0:	ldur	w8, [x29, #-28]
  4195a4:	cmp	w8, #0x1
  4195a8:	str	w8, [sp, #12]
  4195ac:	b.eq	4195d4 <clear@@Base+0x15a94>  // b.none
  4195b0:	b	4195b4 <clear@@Base+0x15a74>
  4195b4:	ldr	w8, [sp, #12]
  4195b8:	cmp	w8, #0x2
  4195bc:	b.eq	419600 <clear@@Base+0x15ac0>  // b.none
  4195c0:	b	4195c4 <clear@@Base+0x15a84>
  4195c4:	ldr	w8, [sp, #12]
  4195c8:	cmp	w8, #0x3
  4195cc:	b.eq	419618 <clear@@Base+0x15ad8>  // b.none
  4195d0:	b	41963c <clear@@Base+0x15afc>
  4195d4:	ldur	x8, [x29, #-8]
  4195d8:	ldr	x8, [x8, #24]
  4195dc:	ldr	w9, [x8]
  4195e0:	cmp	w9, #0x0
  4195e4:	cset	w9, ne  // ne = any
  4195e8:	eor	w9, w9, #0x1
  4195ec:	and	w9, w9, #0x1
  4195f0:	ldur	x8, [x29, #-8]
  4195f4:	ldr	x8, [x8, #24]
  4195f8:	str	w9, [x8]
  4195fc:	b	41963c <clear@@Base+0x15afc>
  419600:	ldur	x8, [x29, #-8]
  419604:	ldr	w9, [x8, #20]
  419608:	ldur	x8, [x29, #-8]
  41960c:	ldr	x8, [x8, #24]
  419610:	str	w9, [x8]
  419614:	b	41963c <clear@@Base+0x15afc>
  419618:	ldur	x8, [x29, #-8]
  41961c:	ldr	w9, [x8, #20]
  419620:	cmp	w9, #0x0
  419624:	cset	w9, ne  // ne = any
  419628:	eor	w9, w9, #0x1
  41962c:	and	w9, w9, #0x1
  419630:	ldur	x8, [x29, #-8]
  419634:	ldr	x8, [x8, #24]
  419638:	str	w9, [x8]
  41963c:	b	4197a4 <clear@@Base+0x15c64>
  419640:	ldur	w8, [x29, #-28]
  419644:	cmp	w8, #0x1
  419648:	str	w8, [sp, #8]
  41964c:	b.eq	419674 <clear@@Base+0x15b34>  // b.none
  419650:	b	419654 <clear@@Base+0x15b14>
  419654:	ldr	w8, [sp, #8]
  419658:	cmp	w8, #0x2
  41965c:	b.eq	419698 <clear@@Base+0x15b58>  // b.none
  419660:	b	419664 <clear@@Base+0x15b24>
  419664:	ldr	w8, [sp, #8]
  419668:	cmp	w8, #0x3
  41966c:	b.eq	4196b0 <clear@@Base+0x15b70>  // b.none
  419670:	b	4196cc <clear@@Base+0x15b8c>
  419674:	ldur	x8, [x29, #-8]
  419678:	ldr	x8, [x8, #24]
  41967c:	ldr	w0, [x8]
  419680:	ldur	w1, [x29, #-12]
  419684:	bl	419c00 <clear@@Base+0x160c0>
  419688:	ldur	x8, [x29, #-8]
  41968c:	ldr	x8, [x8, #24]
  419690:	str	w0, [x8]
  419694:	b	4196cc <clear@@Base+0x15b8c>
  419698:	ldur	x8, [x29, #-8]
  41969c:	ldr	w9, [x8, #20]
  4196a0:	ldur	x8, [x29, #-8]
  4196a4:	ldr	x8, [x8, #24]
  4196a8:	str	w9, [x8]
  4196ac:	b	4196cc <clear@@Base+0x15b8c>
  4196b0:	ldur	x8, [x29, #-8]
  4196b4:	ldr	w0, [x8, #20]
  4196b8:	ldur	w1, [x29, #-12]
  4196bc:	bl	419c00 <clear@@Base+0x160c0>
  4196c0:	ldur	x8, [x29, #-8]
  4196c4:	ldr	x8, [x8, #24]
  4196c8:	str	w0, [x8]
  4196cc:	b	4197a4 <clear@@Base+0x15c64>
  4196d0:	ldur	w8, [x29, #-28]
  4196d4:	subs	w8, w8, #0x2
  4196d8:	mov	w9, #0x1                   	// #1
  4196dc:	cmp	w8, #0x1
  4196e0:	cset	w8, ls  // ls = plast
  4196e4:	eor	w8, w8, w9
  4196e8:	tbnz	w8, #0, 419708 <clear@@Base+0x15bc8>
  4196ec:	b	4196f0 <clear@@Base+0x15bb0>
  4196f0:	adrp	x0, 425000 <winch@@Base+0x5e04>
  4196f4:	add	x0, x0, #0xbf8
  4196f8:	mov	x8, xzr
  4196fc:	mov	x1, x8
  419700:	bl	41aa84 <error@@Base>
  419704:	b	4198b8 <clear@@Base+0x15d78>
  419708:	b	4197a4 <clear@@Base+0x15c64>
  41970c:	ldur	w8, [x29, #-28]
  419710:	cmp	w8, #0x1
  419714:	str	w8, [sp, #4]
  419718:	b.eq	419740 <clear@@Base+0x15c00>  // b.none
  41971c:	b	419720 <clear@@Base+0x15be0>
  419720:	ldr	w8, [sp, #4]
  419724:	cmp	w8, #0x2
  419728:	b.eq	419774 <clear@@Base+0x15c34>  // b.none
  41972c:	b	419730 <clear@@Base+0x15bf0>
  419730:	ldr	w8, [sp, #4]
  419734:	cmp	w8, #0x3
  419738:	b.eq	41978c <clear@@Base+0x15c4c>  // b.none
  41973c:	b	4197a4 <clear@@Base+0x15c64>
  419740:	sub	x0, x29, #0x18
  419744:	mov	x8, xzr
  419748:	mov	x1, x8
  41974c:	add	x2, sp, #0x28
  419750:	bl	4192e8 <clear@@Base+0x157a8>
  419754:	stur	w0, [x29, #-32]
  419758:	ldr	w9, [sp, #40]
  41975c:	cbnz	w9, 419770 <clear@@Base+0x15c30>
  419760:	ldur	w8, [x29, #-32]
  419764:	ldur	x9, [x29, #-8]
  419768:	ldr	x9, [x9, #24]
  41976c:	str	w8, [x9]
  419770:	b	4197a4 <clear@@Base+0x15c64>
  419774:	ldur	x8, [x29, #-8]
  419778:	ldr	w9, [x8, #20]
  41977c:	ldur	x8, [x29, #-8]
  419780:	ldr	x8, [x8, #24]
  419784:	str	w9, [x8]
  419788:	b	4197a4 <clear@@Base+0x15c64>
  41978c:	adrp	x0, 425000 <winch@@Base+0x5e04>
  419790:	add	x0, x0, #0xc24
  419794:	mov	x8, xzr
  419798:	mov	x1, x8
  41979c:	bl	41aa84 <error@@Base>
  4197a0:	b	4198b8 <clear@@Base+0x15d78>
  4197a4:	ldur	x8, [x29, #-8]
  4197a8:	ldr	x8, [x8, #32]
  4197ac:	cbz	x8, 4197d4 <clear@@Base+0x15c94>
  4197b0:	ldur	x8, [x29, #-8]
  4197b4:	ldr	x8, [x8, #32]
  4197b8:	ldur	w9, [x29, #-28]
  4197bc:	mov	w10, #0x2                   	// #2
  4197c0:	mov	w11, #0x1                   	// #1
  4197c4:	cmp	w9, #0x0
  4197c8:	csel	w0, w11, w10, eq  // eq = none
  4197cc:	ldur	x1, [x29, #-24]
  4197d0:	blr	x8
  4197d4:	ldur	w8, [x29, #-28]
  4197d8:	cbz	w8, 4197f0 <clear@@Base+0x15cb0>
  4197dc:	ldur	x8, [x29, #-8]
  4197e0:	ldr	w9, [x8, #16]
  4197e4:	and	w9, w9, #0x80
  4197e8:	cbz	w9, 4197f0 <clear@@Base+0x15cb0>
  4197ec:	bl	41d614 <error@@Base+0x2b90>
  4197f0:	ldur	w8, [x29, #-36]
  4197f4:	cbnz	w8, 419890 <clear@@Base+0x15d50>
  4197f8:	ldur	x8, [x29, #-8]
  4197fc:	ldr	w9, [x8, #16]
  419800:	and	w9, w9, #0x1f
  419804:	subs	w10, w9, #0x1
  419808:	cmp	w10, #0x1
  41980c:	str	w9, [sp]
  419810:	b.ls	419838 <clear@@Base+0x15cf8>  // b.plast
  419814:	b	419818 <clear@@Base+0x15cd8>
  419818:	ldr	w8, [sp]
  41981c:	cmp	w8, #0x4
  419820:	b.eq	41986c <clear@@Base+0x15d2c>  // b.none
  419824:	b	419828 <clear@@Base+0x15ce8>
  419828:	ldr	w8, [sp]
  41982c:	cmp	w8, #0x8
  419830:	b.eq	419890 <clear@@Base+0x15d50>  // b.none
  419834:	b	419890 <clear@@Base+0x15d50>
  419838:	ldur	x8, [x29, #-8]
  41983c:	add	x8, x8, #0x28
  419840:	ldur	x9, [x29, #-8]
  419844:	ldr	x9, [x9, #24]
  419848:	ldrsw	x9, [x9]
  41984c:	mov	x10, #0x8                   	// #8
  419850:	mul	x9, x10, x9
  419854:	add	x8, x8, x9
  419858:	ldr	x0, [x8]
  41985c:	mov	x8, xzr
  419860:	mov	x1, x8
  419864:	bl	41aa84 <error@@Base>
  419868:	b	419890 <clear@@Base+0x15d50>
  41986c:	ldur	x8, [x29, #-8]
  419870:	ldr	x8, [x8, #24]
  419874:	ldr	w9, [x8]
  419878:	add	x1, sp, #0x20
  41987c:	str	w9, [sp, #32]
  419880:	ldur	x8, [x29, #-8]
  419884:	ldr	x0, [x8, #48]
  419888:	bl	41aa84 <error@@Base>
  41988c:	b	419890 <clear@@Base+0x15d50>
  419890:	ldur	w8, [x29, #-28]
  419894:	cbz	w8, 4198b8 <clear@@Base+0x15d78>
  419898:	ldur	x8, [x29, #-8]
  41989c:	ldr	w9, [x8, #16]
  4198a0:	and	w9, w9, #0x20
  4198a4:	cbz	w9, 4198b8 <clear@@Base+0x15d78>
  4198a8:	adrp	x8, 440000 <PC+0x4798>
  4198ac:	add	x8, x8, #0x20c
  4198b0:	mov	w9, #0x1                   	// #1
  4198b4:	str	w9, [x8]
  4198b8:	ldp	x29, x30, [sp, #80]
  4198bc:	add	sp, sp, #0x60
  4198c0:	ret
  4198c4:	sub	sp, sp, #0x10
  4198c8:	str	x0, [sp]
  4198cc:	ldr	x8, [sp]
  4198d0:	cbnz	x8, 4198dc <clear@@Base+0x15d9c>
  4198d4:	str	wzr, [sp, #12]
  4198d8:	b	419900 <clear@@Base+0x15dc0>
  4198dc:	ldr	x8, [sp]
  4198e0:	ldr	w9, [x8, #16]
  4198e4:	mov	w10, #0x53                  	// #83
  4198e8:	and	w9, w9, w10
  4198ec:	cbz	w9, 4198f8 <clear@@Base+0x15db8>
  4198f0:	str	wzr, [sp, #12]
  4198f4:	b	419900 <clear@@Base+0x15dc0>
  4198f8:	mov	w8, #0x1                   	// #1
  4198fc:	str	w8, [sp, #12]
  419900:	ldr	w0, [sp, #12]
  419904:	add	sp, sp, #0x10
  419908:	ret
  41990c:	sub	sp, sp, #0x10
  419910:	str	x0, [sp]
  419914:	ldr	x8, [sp]
  419918:	cbz	x8, 41992c <clear@@Base+0x15dec>
  41991c:	ldr	x8, [sp]
  419920:	ldr	w9, [x8, #16]
  419924:	and	w9, w9, #0xc
  419928:	cbnz	w9, 41993c <clear@@Base+0x15dfc>
  41992c:	adrp	x8, 421000 <winch@@Base+0x1e04>
  419930:	add	x8, x8, #0x7fd
  419934:	str	x8, [sp, #8]
  419938:	b	419948 <clear@@Base+0x15e08>
  41993c:	ldr	x8, [sp]
  419940:	ldr	x8, [x8, #40]
  419944:	str	x8, [sp, #8]
  419948:	ldr	x0, [sp, #8]
  41994c:	add	sp, sp, #0x10
  419950:	ret
  419954:	adrp	x8, 43f000 <PC+0x3798>
  419958:	add	x8, x8, #0x328
  41995c:	ldr	x8, [x8]
  419960:	cmp	x8, #0x0
  419964:	cset	w9, ne  // ne = any
  419968:	and	w0, w9, #0x1
  41996c:	ret
  419970:	stp	x29, x30, [sp, #-16]!
  419974:	mov	x29, sp
  419978:	adrp	x8, 43f000 <PC+0x3798>
  41997c:	add	x8, x8, #0x328
  419980:	ldr	x0, [x8]
  419984:	bl	419260 <clear@@Base+0x15720>
  419988:	bl	419994 <clear@@Base+0x15e54>
  41998c:	ldp	x29, x30, [sp], #16
  419990:	ret
  419994:	sub	sp, sp, #0x20
  419998:	stp	x29, x30, [sp, #16]
  41999c:	add	x29, sp, #0x10
  4199a0:	adrp	x8, 425000 <winch@@Base+0x5e04>
  4199a4:	add	x8, x8, #0xc58
  4199a8:	mov	x1, sp
  4199ac:	str	x0, [sp, #8]
  4199b0:	ldr	x9, [sp, #8]
  4199b4:	str	x9, [sp]
  4199b8:	mov	x0, x8
  4199bc:	bl	41aa84 <error@@Base>
  4199c0:	ldp	x29, x30, [sp, #16]
  4199c4:	add	sp, sp, #0x20
  4199c8:	ret
  4199cc:	sub	sp, sp, #0x30
  4199d0:	stp	x29, x30, [sp, #32]
  4199d4:	add	x29, sp, #0x20
  4199d8:	str	x0, [sp, #16]
  4199dc:	str	x1, [sp, #8]
  4199e0:	ldr	x8, [sp, #8]
  4199e4:	cbz	x8, 419a00 <clear@@Base+0x15ec0>
  4199e8:	ldr	x8, [sp, #8]
  4199ec:	mov	w9, #0x1                   	// #1
  4199f0:	str	w9, [x8]
  4199f4:	mov	w9, #0xffffffff            	// #-1
  4199f8:	stur	w9, [x29, #-4]
  4199fc:	b	419a28 <clear@@Base+0x15ee8>
  419a00:	ldr	x8, [sp, #16]
  419a04:	cbz	x8, 419a20 <clear@@Base+0x15ee0>
  419a08:	ldr	x8, [sp, #16]
  419a0c:	mov	x1, sp
  419a10:	str	x8, [sp]
  419a14:	adrp	x0, 425000 <winch@@Base+0x5e04>
  419a18:	add	x0, x0, #0xc73
  419a1c:	bl	41aa84 <error@@Base>
  419a20:	mov	w8, #0xffffffff            	// #-1
  419a24:	stur	w8, [x29, #-4]
  419a28:	ldur	w0, [x29, #-4]
  419a2c:	ldp	x29, x30, [sp, #32]
  419a30:	add	sp, sp, #0x30
  419a34:	ret
  419a38:	sub	sp, sp, #0x50
  419a3c:	stp	x29, x30, [sp, #64]
  419a40:	add	x29, sp, #0x40
  419a44:	stur	x0, [x29, #-16]
  419a48:	stur	x1, [x29, #-24]
  419a4c:	str	x2, [sp, #32]
  419a50:	str	xzr, [sp, #16]
  419a54:	str	wzr, [sp, #12]
  419a58:	ldur	x8, [x29, #-16]
  419a5c:	ldr	x0, [x8]
  419a60:	bl	4023d0 <setlocale@plt+0x770>
  419a64:	str	x0, [sp, #24]
  419a68:	ldr	x8, [sp, #24]
  419a6c:	ldrb	w9, [x8]
  419a70:	cmp	w9, #0x30
  419a74:	b.lt	419a88 <clear@@Base+0x15f48>  // b.tstop
  419a78:	ldr	x8, [sp, #24]
  419a7c:	ldrb	w9, [x8]
  419a80:	cmp	w9, #0x39
  419a84:	b.le	419aa4 <clear@@Base+0x15f64>
  419a88:	ldur	x0, [x29, #-24]
  419a8c:	ldr	x1, [sp, #32]
  419a90:	bl	4199cc <clear@@Base+0x15e8c>
  419a94:	mov	w1, w0
  419a98:	sxtw	x8, w1
  419a9c:	stur	x8, [x29, #-8]
  419aa0:	b	419b9c <clear@@Base+0x1605c>
  419aa4:	ldr	x8, [sp, #24]
  419aa8:	ldrb	w9, [x8]
  419aac:	mov	w10, #0x0                   	// #0
  419ab0:	cmp	w9, #0x30
  419ab4:	str	w10, [sp, #8]
  419ab8:	b.lt	419ad0 <clear@@Base+0x15f90>  // b.tstop
  419abc:	ldr	x8, [sp, #24]
  419ac0:	ldrb	w9, [x8]
  419ac4:	cmp	w9, #0x39
  419ac8:	cset	w9, le
  419acc:	str	w9, [sp, #8]
  419ad0:	ldr	w8, [sp, #8]
  419ad4:	tbnz	w8, #0, 419adc <clear@@Base+0x15f9c>
  419ad8:	b	419b18 <clear@@Base+0x15fd8>
  419adc:	ldr	x8, [sp, #16]
  419ae0:	mov	x9, #0xa                   	// #10
  419ae4:	mul	x8, x8, x9
  419ae8:	ldr	x9, [sp, #24]
  419aec:	ldrb	w10, [x9]
  419af0:	subs	w10, w10, #0x30
  419af4:	add	x8, x8, w10, sxtw
  419af8:	str	x8, [sp, #16]
  419afc:	ldr	w10, [sp, #12]
  419b00:	add	w10, w10, #0x1
  419b04:	str	w10, [sp, #12]
  419b08:	ldr	x8, [sp, #24]
  419b0c:	add	x8, x8, #0x1
  419b10:	str	x8, [sp, #24]
  419b14:	b	419aa4 <clear@@Base+0x15f64>
  419b18:	ldr	w8, [sp, #12]
  419b1c:	cmp	w8, #0x6
  419b20:	b.le	419b50 <clear@@Base+0x16010>
  419b24:	ldr	w8, [sp, #12]
  419b28:	subs	w9, w8, #0x1
  419b2c:	str	w9, [sp, #12]
  419b30:	cmp	w8, #0x6
  419b34:	b.le	419b4c <clear@@Base+0x1600c>
  419b38:	ldr	x8, [sp, #16]
  419b3c:	mov	x9, #0xa                   	// #10
  419b40:	sdiv	x8, x8, x9
  419b44:	str	x8, [sp, #16]
  419b48:	b	419b24 <clear@@Base+0x15fe4>
  419b4c:	b	419b78 <clear@@Base+0x16038>
  419b50:	ldr	w8, [sp, #12]
  419b54:	add	w9, w8, #0x1
  419b58:	str	w9, [sp, #12]
  419b5c:	cmp	w8, #0x6
  419b60:	b.ge	419b78 <clear@@Base+0x16038>  // b.tcont
  419b64:	ldr	x8, [sp, #16]
  419b68:	mov	x9, #0xa                   	// #10
  419b6c:	mul	x8, x8, x9
  419b70:	str	x8, [sp, #16]
  419b74:	b	419b50 <clear@@Base+0x16010>
  419b78:	ldr	x8, [sp, #24]
  419b7c:	ldur	x9, [x29, #-16]
  419b80:	str	x8, [x9]
  419b84:	ldr	x8, [sp, #32]
  419b88:	cbz	x8, 419b94 <clear@@Base+0x16054>
  419b8c:	ldr	x8, [sp, #32]
  419b90:	str	wzr, [x8]
  419b94:	ldr	x8, [sp, #16]
  419b98:	stur	x8, [x29, #-8]
  419b9c:	ldur	x0, [x29, #-8]
  419ba0:	ldp	x29, x30, [sp, #64]
  419ba4:	add	sp, sp, #0x50
  419ba8:	ret
  419bac:	sub	sp, sp, #0x10
  419bb0:	adrp	x8, 43f000 <PC+0x3798>
  419bb4:	add	x8, x8, #0x35c
  419bb8:	ldr	w9, [x8]
  419bbc:	cbnz	w9, 419bd4 <clear@@Base+0x16094>
  419bc0:	adrp	x8, 440000 <PC+0x4798>
  419bc4:	add	x8, x8, #0x268
  419bc8:	ldr	w9, [x8]
  419bcc:	str	w9, [sp, #12]
  419bd0:	b	419bf4 <clear@@Base+0x160b4>
  419bd4:	adrp	x8, 440000 <PC+0x4798>
  419bd8:	add	x8, x8, #0x268
  419bdc:	ldr	w9, [x8]
  419be0:	mov	w10, #0x1                   	// #1
  419be4:	mov	w11, #0x2                   	// #2
  419be8:	cmp	w9, #0x0
  419bec:	csel	w9, w11, w10, ne  // ne = any
  419bf0:	str	w9, [sp, #12]
  419bf4:	ldr	w0, [sp, #12]
  419bf8:	add	sp, sp, #0x10
  419bfc:	ret
  419c00:	sub	sp, sp, #0x10
  419c04:	str	w0, [sp, #8]
  419c08:	str	w1, [sp, #4]
  419c0c:	ldr	w8, [sp, #4]
  419c10:	cbz	w8, 419c30 <clear@@Base+0x160f0>
  419c14:	ldr	w8, [sp, #8]
  419c18:	mov	w9, #0x1                   	// #1
  419c1c:	mov	w10, wzr
  419c20:	cmp	w8, #0x1
  419c24:	csel	w8, w10, w9, eq  // eq = none
  419c28:	str	w8, [sp, #12]
  419c2c:	b	419c48 <clear@@Base+0x16108>
  419c30:	ldr	w8, [sp, #8]
  419c34:	mov	w9, #0x2                   	// #2
  419c38:	mov	w10, wzr
  419c3c:	cmp	w8, #0x2
  419c40:	csel	w8, w10, w9, eq  // eq = none
  419c44:	str	w8, [sp, #12]
  419c48:	ldr	w0, [sp, #12]
  419c4c:	add	sp, sp, #0x10
  419c50:	ret
  419c54:	sub	sp, sp, #0x50
  419c58:	stp	x29, x30, [sp, #64]
  419c5c:	add	x29, sp, #0x40
  419c60:	stur	x0, [x29, #-16]
  419c64:	stur	x1, [x29, #-24]
  419c68:	str	x2, [sp, #32]
  419c6c:	str	x3, [sp, #24]
  419c70:	ldur	x8, [x29, #-16]
  419c74:	ldrb	w9, [x8]
  419c78:	cbnz	w9, 419c90 <clear@@Base+0x16150>
  419c7c:	ldr	x0, [sp, #32]
  419c80:	bl	419994 <clear@@Base+0x15e54>
  419c84:	mov	x8, xzr
  419c88:	stur	x8, [x29, #-8]
  419c8c:	b	419d78 <clear@@Base+0x16238>
  419c90:	ldur	x0, [x29, #-16]
  419c94:	bl	4017e0 <strlen@plt>
  419c98:	add	x8, x0, #0x1
  419c9c:	mov	w0, w8
  419ca0:	mov	w1, #0x1                   	// #1
  419ca4:	bl	40235c <setlocale@plt+0x6fc>
  419ca8:	ldur	x9, [x29, #-24]
  419cac:	str	x0, [x9]
  419cb0:	ldur	x9, [x29, #-24]
  419cb4:	ldr	x9, [x9]
  419cb8:	str	x9, [sp, #8]
  419cbc:	ldur	x9, [x29, #-16]
  419cc0:	str	x9, [sp, #16]
  419cc4:	ldr	x8, [sp, #16]
  419cc8:	ldrb	w9, [x8]
  419ccc:	cbz	w9, 419d64 <clear@@Base+0x16224>
  419cd0:	adrp	x8, 440000 <PC+0x4798>
  419cd4:	add	x8, x8, #0x278
  419cd8:	ldr	w9, [x8]
  419cdc:	cbz	w9, 419d0c <clear@@Base+0x161cc>
  419ce0:	ldr	x8, [sp, #16]
  419ce4:	ldrb	w9, [x8]
  419ce8:	cmp	w9, #0x5c
  419cec:	b.ne	419d0c <clear@@Base+0x161cc>  // b.any
  419cf0:	ldr	x8, [sp, #16]
  419cf4:	ldrb	w9, [x8, #1]
  419cf8:	cbz	w9, 419d0c <clear@@Base+0x161cc>
  419cfc:	ldr	x8, [sp, #16]
  419d00:	add	x8, x8, #0x1
  419d04:	str	x8, [sp, #16]
  419d08:	b	419d3c <clear@@Base+0x161fc>
  419d0c:	ldr	x8, [sp, #16]
  419d10:	ldrb	w9, [x8]
  419d14:	cmp	w9, #0x24
  419d18:	b.eq	419d38 <clear@@Base+0x161f8>  // b.none
  419d1c:	ldr	x8, [sp, #24]
  419d20:	cbz	x8, 419d3c <clear@@Base+0x161fc>
  419d24:	ldr	x0, [sp, #24]
  419d28:	ldr	x8, [sp, #16]
  419d2c:	ldrb	w1, [x8]
  419d30:	bl	401ad0 <strchr@plt>
  419d34:	cbnz	x0, 419d3c <clear@@Base+0x161fc>
  419d38:	b	419d64 <clear@@Base+0x16224>
  419d3c:	ldr	x8, [sp, #16]
  419d40:	ldrb	w9, [x8]
  419d44:	ldr	x8, [sp, #8]
  419d48:	add	x10, x8, #0x1
  419d4c:	str	x10, [sp, #8]
  419d50:	strb	w9, [x8]
  419d54:	ldr	x8, [sp, #16]
  419d58:	add	x8, x8, #0x1
  419d5c:	str	x8, [sp, #16]
  419d60:	b	419cc4 <clear@@Base+0x16184>
  419d64:	ldr	x8, [sp, #8]
  419d68:	mov	w9, #0x0                   	// #0
  419d6c:	strb	w9, [x8]
  419d70:	ldr	x8, [sp, #16]
  419d74:	stur	x8, [x29, #-8]
  419d78:	ldur	x0, [x29, #-8]
  419d7c:	ldp	x29, x30, [sp, #64]
  419d80:	add	sp, sp, #0x50
  419d84:	ret
  419d88:	sub	sp, sp, #0x20
  419d8c:	stp	x29, x30, [sp, #16]
  419d90:	add	x29, sp, #0x10
  419d94:	adrp	x0, 425000 <winch@@Base+0x5e04>
  419d98:	add	x0, x0, #0xc8f
  419d9c:	bl	40d610 <clear@@Base+0x9ad0>
  419da0:	str	x0, [sp]
  419da4:	ldr	x0, [sp]
  419da8:	bl	40d6cc <clear@@Base+0x9b8c>
  419dac:	cbnz	w0, 419dc0 <clear@@Base+0x16280>
  419db0:	adrp	x8, 43f000 <PC+0x3798>
  419db4:	add	x8, x8, #0x35c
  419db8:	mov	w9, #0x1                   	// #1
  419dbc:	str	w9, [x8]
  419dc0:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  419dc4:	add	x8, x8, #0x890
  419dc8:	str	x8, [sp, #8]
  419dcc:	ldr	x8, [sp, #8]
  419dd0:	ldrb	w9, [x8]
  419dd4:	cbz	w9, 419e34 <clear@@Base+0x162f4>
  419dd8:	ldr	x8, [sp, #8]
  419ddc:	ldr	x8, [x8, #24]
  419de0:	cbz	x8, 419df8 <clear@@Base+0x162b8>
  419de4:	ldr	x8, [sp, #8]
  419de8:	ldr	w9, [x8, #20]
  419dec:	ldr	x8, [sp, #8]
  419df0:	ldr	x8, [x8, #24]
  419df4:	str	w9, [x8]
  419df8:	ldr	x8, [sp, #8]
  419dfc:	ldr	w9, [x8, #16]
  419e00:	and	w9, w9, #0x200
  419e04:	cbz	w9, 419e24 <clear@@Base+0x162e4>
  419e08:	ldr	x8, [sp, #8]
  419e0c:	ldr	x8, [x8, #32]
  419e10:	mov	w9, wzr
  419e14:	mov	w0, w9
  419e18:	mov	x10, xzr
  419e1c:	mov	x1, x10
  419e20:	blr	x8
  419e24:	ldr	x8, [sp, #8]
  419e28:	add	x8, x8, #0x40
  419e2c:	str	x8, [sp, #8]
  419e30:	b	419dcc <clear@@Base+0x1628c>
  419e34:	ldp	x29, x30, [sp, #16]
  419e38:	add	sp, sp, #0x20
  419e3c:	ret
  419e40:	sub	sp, sp, #0x20
  419e44:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  419e48:	add	x8, x8, #0x890
  419e4c:	str	w0, [sp, #20]
  419e50:	str	x8, [sp, #8]
  419e54:	ldr	x8, [sp, #8]
  419e58:	ldrb	w9, [x8]
  419e5c:	cbz	w9, 419ec8 <clear@@Base+0x16388>
  419e60:	ldr	x8, [sp, #8]
  419e64:	ldrb	w9, [x8]
  419e68:	ldr	w10, [sp, #20]
  419e6c:	cmp	w9, w10
  419e70:	b.ne	419e80 <clear@@Base+0x16340>  // b.any
  419e74:	ldr	x8, [sp, #8]
  419e78:	str	x8, [sp, #24]
  419e7c:	b	419ed0 <clear@@Base+0x16390>
  419e80:	ldr	x8, [sp, #8]
  419e84:	ldr	w9, [x8, #16]
  419e88:	and	w9, w9, #0x2
  419e8c:	cbz	w9, 419eb8 <clear@@Base+0x16378>
  419e90:	ldr	x8, [sp, #8]
  419e94:	ldrb	w9, [x8]
  419e98:	subs	w9, w9, #0x61
  419e9c:	add	w9, w9, #0x41
  419ea0:	ldr	w10, [sp, #20]
  419ea4:	cmp	w9, w10
  419ea8:	b.ne	419eb8 <clear@@Base+0x16378>  // b.any
  419eac:	ldr	x8, [sp, #8]
  419eb0:	str	x8, [sp, #24]
  419eb4:	b	419ed0 <clear@@Base+0x16390>
  419eb8:	ldr	x8, [sp, #8]
  419ebc:	add	x8, x8, #0x40
  419ec0:	str	x8, [sp, #8]
  419ec4:	b	419e54 <clear@@Base+0x16314>
  419ec8:	mov	x8, xzr
  419ecc:	str	x8, [sp, #24]
  419ed0:	ldr	x0, [sp, #24]
  419ed4:	add	sp, sp, #0x20
  419ed8:	ret
  419edc:	sub	sp, sp, #0x80
  419ee0:	stp	x29, x30, [sp, #112]
  419ee4:	add	x29, sp, #0x70
  419ee8:	mov	x8, xzr
  419eec:	adrp	x9, 43a000 <winch@@Base+0x1ae04>
  419ef0:	add	x9, x9, #0x890
  419ef4:	stur	x0, [x29, #-16]
  419ef8:	stur	x1, [x29, #-24]
  419efc:	stur	x2, [x29, #-32]
  419f00:	ldur	x10, [x29, #-16]
  419f04:	ldr	x10, [x10]
  419f08:	stur	x10, [x29, #-40]
  419f0c:	str	x8, [sp, #40]
  419f10:	str	x8, [sp, #32]
  419f14:	str	wzr, [sp, #28]
  419f18:	str	wzr, [sp, #24]
  419f1c:	str	wzr, [sp, #20]
  419f20:	stur	x9, [x29, #-48]
  419f24:	ldur	x8, [x29, #-48]
  419f28:	ldrb	w9, [x8]
  419f2c:	cbz	w9, 41a050 <clear@@Base+0x16510>
  419f30:	ldur	x8, [x29, #-48]
  419f34:	ldr	x8, [x8, #8]
  419f38:	str	x8, [sp, #56]
  419f3c:	ldr	x8, [sp, #56]
  419f40:	cbz	x8, 41a040 <clear@@Base+0x16500>
  419f44:	str	wzr, [sp, #48]
  419f48:	ldr	w8, [sp, #48]
  419f4c:	cmp	w8, #0x1
  419f50:	b.gt	41a030 <clear@@Base+0x164f0>
  419f54:	ldur	x0, [x29, #-40]
  419f58:	ldr	x8, [sp, #56]
  419f5c:	ldr	x1, [x8]
  419f60:	ldr	w2, [sp, #48]
  419f64:	bl	40242c <setlocale@plt+0x7cc>
  419f68:	str	w0, [sp, #52]
  419f6c:	ldr	w9, [sp, #52]
  419f70:	cmp	w9, #0x0
  419f74:	cset	w9, le
  419f78:	tbnz	w9, #0, 419f90 <clear@@Base+0x16450>
  419f7c:	ldur	x8, [x29, #-40]
  419f80:	ldrsw	x9, [sp, #52]
  419f84:	ldrb	w0, [x8, x9]
  419f88:	bl	41a0d8 <clear@@Base+0x16598>
  419f8c:	cbz	w0, 419f94 <clear@@Base+0x16454>
  419f90:	b	41a020 <clear@@Base+0x164e0>
  419f94:	ldr	w8, [sp, #20]
  419f98:	cbnz	w8, 419fb8 <clear@@Base+0x16478>
  419f9c:	ldr	w8, [sp, #52]
  419fa0:	ldr	w9, [sp, #28]
  419fa4:	cmp	w8, w9
  419fa8:	b.ne	419fb8 <clear@@Base+0x16478>  // b.any
  419fac:	mov	w8, #0x1                   	// #1
  419fb0:	str	w8, [sp, #24]
  419fb4:	b	41a00c <clear@@Base+0x164cc>
  419fb8:	ldr	w8, [sp, #52]
  419fbc:	ldr	w9, [sp, #28]
  419fc0:	cmp	w8, w9
  419fc4:	b.le	41a00c <clear@@Base+0x164cc>
  419fc8:	ldur	x8, [x29, #-48]
  419fcc:	str	x8, [sp, #40]
  419fd0:	ldr	x8, [sp, #56]
  419fd4:	str	x8, [sp, #32]
  419fd8:	ldr	w9, [sp, #52]
  419fdc:	str	w9, [sp, #28]
  419fe0:	str	wzr, [sp, #24]
  419fe4:	ldr	w9, [sp, #52]
  419fe8:	ldr	x8, [sp, #56]
  419fec:	ldr	x0, [x8]
  419ff0:	str	w9, [sp, #16]
  419ff4:	bl	4017e0 <strlen@plt>
  419ff8:	ldr	w9, [sp, #16]
  419ffc:	cmp	w9, w0
  41a000:	cset	w10, eq  // eq = none
  41a004:	and	w10, w10, #0x1
  41a008:	str	w10, [sp, #20]
  41a00c:	ldur	x8, [x29, #-48]
  41a010:	ldr	w9, [x8, #16]
  41a014:	and	w9, w9, #0x2
  41a018:	cbnz	w9, 41a020 <clear@@Base+0x164e0>
  41a01c:	b	41a030 <clear@@Base+0x164f0>
  41a020:	ldr	w8, [sp, #48]
  41a024:	add	w8, w8, #0x1
  41a028:	str	w8, [sp, #48]
  41a02c:	b	419f48 <clear@@Base+0x16408>
  41a030:	ldr	x8, [sp, #56]
  41a034:	ldr	x8, [x8, #8]
  41a038:	str	x8, [sp, #56]
  41a03c:	b	419f3c <clear@@Base+0x163fc>
  41a040:	ldur	x8, [x29, #-48]
  41a044:	add	x8, x8, #0x40
  41a048:	stur	x8, [x29, #-48]
  41a04c:	b	419f24 <clear@@Base+0x163e4>
  41a050:	ldr	w8, [sp, #24]
  41a054:	cbz	w8, 41a078 <clear@@Base+0x16538>
  41a058:	ldur	x8, [x29, #-32]
  41a05c:	cbz	x8, 41a06c <clear@@Base+0x1652c>
  41a060:	ldur	x8, [x29, #-32]
  41a064:	mov	w9, #0x1                   	// #1
  41a068:	str	w9, [x8]
  41a06c:	mov	x8, xzr
  41a070:	stur	x8, [x29, #-8]
  41a074:	b	41a0c8 <clear@@Base+0x16588>
  41a078:	ldur	x8, [x29, #-40]
  41a07c:	ldrsw	x9, [sp, #28]
  41a080:	add	x8, x8, x9
  41a084:	ldur	x9, [x29, #-16]
  41a088:	str	x8, [x9]
  41a08c:	ldur	x8, [x29, #-24]
  41a090:	cbz	x8, 41a0c0 <clear@@Base+0x16580>
  41a094:	ldr	x8, [sp, #32]
  41a098:	cbnz	x8, 41a0a8 <clear@@Base+0x16568>
  41a09c:	mov	x8, xzr
  41a0a0:	str	x8, [sp, #8]
  41a0a4:	b	41a0b4 <clear@@Base+0x16574>
  41a0a8:	ldr	x8, [sp, #32]
  41a0ac:	ldr	x8, [x8]
  41a0b0:	str	x8, [sp, #8]
  41a0b4:	ldr	x8, [sp, #8]
  41a0b8:	ldur	x9, [x29, #-24]
  41a0bc:	str	x8, [x9]
  41a0c0:	ldr	x8, [sp, #40]
  41a0c4:	stur	x8, [x29, #-8]
  41a0c8:	ldur	x0, [x29, #-8]
  41a0cc:	ldp	x29, x30, [sp, #112]
  41a0d0:	add	sp, sp, #0x80
  41a0d4:	ret
  41a0d8:	sub	sp, sp, #0x10
  41a0dc:	strb	w0, [sp, #11]
  41a0e0:	ldrb	w8, [sp, #11]
  41a0e4:	cmp	w8, #0x41
  41a0e8:	b.lt	41a104 <clear@@Base+0x165c4>  // b.tstop
  41a0ec:	ldrb	w8, [sp, #11]
  41a0f0:	cmp	w8, #0x5a
  41a0f4:	b.gt	41a104 <clear@@Base+0x165c4>
  41a0f8:	mov	w8, #0x1                   	// #1
  41a0fc:	str	w8, [sp, #12]
  41a100:	b	41a144 <clear@@Base+0x16604>
  41a104:	ldrb	w8, [sp, #11]
  41a108:	cmp	w8, #0x61
  41a10c:	b.lt	41a128 <clear@@Base+0x165e8>  // b.tstop
  41a110:	ldrb	w8, [sp, #11]
  41a114:	cmp	w8, #0x7a
  41a118:	b.gt	41a128 <clear@@Base+0x165e8>
  41a11c:	mov	w8, #0x1                   	// #1
  41a120:	str	w8, [sp, #12]
  41a124:	b	41a144 <clear@@Base+0x16604>
  41a128:	ldrb	w8, [sp, #11]
  41a12c:	cmp	w8, #0x2d
  41a130:	b.ne	41a140 <clear@@Base+0x16600>  // b.any
  41a134:	mov	w8, #0x1                   	// #1
  41a138:	str	w8, [sp, #12]
  41a13c:	b	41a144 <clear@@Base+0x16604>
  41a140:	str	wzr, [sp, #12]
  41a144:	ldr	w0, [sp, #12]
  41a148:	add	sp, sp, #0x10
  41a14c:	ret
  41a150:	sub	sp, sp, #0xc0
  41a154:	stp	x29, x30, [sp, #176]
  41a158:	add	x29, sp, #0xb0
  41a15c:	adrp	x8, 440000 <PC+0x4798>
  41a160:	add	x8, x8, #0x2c0
  41a164:	adrp	x9, 43f000 <PC+0x3798>
  41a168:	add	x9, x9, #0x498
  41a16c:	stur	w0, [x29, #-8]
  41a170:	stur	x1, [x29, #-16]
  41a174:	stur	w2, [x29, #-20]
  41a178:	str	x8, [sp, #16]
  41a17c:	str	x9, [sp, #8]
  41a180:	adrp	x0, 43f000 <PC+0x3798>
  41a184:	add	x0, x0, #0x360
  41a188:	bl	401800 <_setjmp@plt>
  41a18c:	cbz	w0, 41a1cc <clear@@Base+0x1668c>
  41a190:	ldr	x8, [sp, #16]
  41a194:	str	wzr, [x8]
  41a198:	add	x9, sp, #0x18
  41a19c:	mov	x0, x9
  41a1a0:	str	x9, [sp]
  41a1a4:	bl	401980 <sigemptyset@plt>
  41a1a8:	mov	w10, #0x2                   	// #2
  41a1ac:	mov	w0, w10
  41a1b0:	ldr	x1, [sp]
  41a1b4:	mov	x8, xzr
  41a1b8:	mov	x2, x8
  41a1bc:	bl	401820 <sigprocmask@plt>
  41a1c0:	mov	w10, #0xfffffffe            	// #-2
  41a1c4:	stur	w10, [x29, #-4]
  41a1c8:	b	41a294 <clear@@Base+0x16754>
  41a1cc:	bl	41a5b0 <clear@@Base+0x16a70>
  41a1d0:	mov	w8, #0x1                   	// #1
  41a1d4:	ldr	x9, [sp, #16]
  41a1d8:	str	w8, [x9]
  41a1dc:	ldur	w0, [x29, #-8]
  41a1e0:	ldur	x1, [x29, #-16]
  41a1e4:	ldur	w8, [x29, #-20]
  41a1e8:	mov	w2, w8
  41a1ec:	bl	401b00 <read@plt>
  41a1f0:	stur	w0, [x29, #-24]
  41a1f4:	adrp	x9, 440000 <PC+0x4798>
  41a1f8:	add	x9, x9, #0x1f4
  41a1fc:	ldr	w8, [x9]
  41a200:	cbnz	w8, 41a240 <clear@@Base+0x16700>
  41a204:	ldur	w8, [x29, #-24]
  41a208:	cbnz	w8, 41a220 <clear@@Base+0x166e0>
  41a20c:	ldr	x8, [sp, #8]
  41a210:	ldr	w9, [x8]
  41a214:	add	w9, w9, #0x1
  41a218:	str	w9, [x8]
  41a21c:	b	41a228 <clear@@Base+0x166e8>
  41a220:	ldr	x8, [sp, #8]
  41a224:	str	wzr, [x8]
  41a228:	ldr	x8, [sp, #8]
  41a22c:	ldr	w9, [x8]
  41a230:	cmp	w9, #0x14
  41a234:	b.le	41a240 <clear@@Base+0x16700>
  41a238:	mov	w0, #0x1                   	// #1
  41a23c:	bl	4022b4 <setlocale@plt+0x654>
  41a240:	ldr	x8, [sp, #16]
  41a244:	str	wzr, [x8]
  41a248:	ldur	w9, [x29, #-24]
  41a24c:	cmp	w9, #0x0
  41a250:	cset	w9, ge  // ge = tcont
  41a254:	tbnz	w9, #0, 41a28c <clear@@Base+0x1674c>
  41a258:	bl	401be0 <__errno_location@plt>
  41a25c:	ldr	w8, [x0]
  41a260:	cmp	w8, #0x4
  41a264:	b.ne	41a26c <clear@@Base+0x1672c>  // b.any
  41a268:	b	41a180 <clear@@Base+0x16640>
  41a26c:	bl	401be0 <__errno_location@plt>
  41a270:	ldr	w8, [x0]
  41a274:	cmp	w8, #0xb
  41a278:	b.ne	41a280 <clear@@Base+0x16740>  // b.any
  41a27c:	b	41a180 <clear@@Base+0x16640>
  41a280:	mov	w8, #0xffffffff            	// #-1
  41a284:	stur	w8, [x29, #-4]
  41a288:	b	41a294 <clear@@Base+0x16754>
  41a28c:	ldur	w8, [x29, #-24]
  41a290:	stur	w8, [x29, #-4]
  41a294:	ldur	w0, [x29, #-4]
  41a298:	ldp	x29, x30, [sp, #176]
  41a29c:	add	sp, sp, #0xc0
  41a2a0:	ret
  41a2a4:	stp	x29, x30, [sp, #-16]!
  41a2a8:	mov	x29, sp
  41a2ac:	adrp	x0, 43f000 <PC+0x3798>
  41a2b0:	add	x0, x0, #0x360
  41a2b4:	mov	w1, #0x1                   	// #1
  41a2b8:	bl	401b90 <longjmp@plt>
  41a2bc:	sub	sp, sp, #0x20
  41a2c0:	stp	x29, x30, [sp, #16]
  41a2c4:	add	x29, sp, #0x10
  41a2c8:	add	x0, sp, #0x8
  41a2cc:	bl	401950 <time@plt>
  41a2d0:	ldr	x8, [sp, #8]
  41a2d4:	mov	x0, x8
  41a2d8:	ldp	x29, x30, [sp, #16]
  41a2dc:	add	sp, sp, #0x20
  41a2e0:	ret
  41a2e4:	sub	sp, sp, #0x40
  41a2e8:	stp	x29, x30, [sp, #48]
  41a2ec:	add	x29, sp, #0x30
  41a2f0:	mov	w1, #0x1                   	// #1
  41a2f4:	adrp	x2, 426000 <winch@@Base+0x6e04>
  41a2f8:	add	x2, x2, #0x8f6
  41a2fc:	stur	x0, [x29, #-8]
  41a300:	str	w1, [sp, #16]
  41a304:	str	x2, [sp, #8]
  41a308:	bl	401be0 <__errno_location@plt>
  41a30c:	ldr	w0, [x0]
  41a310:	bl	401a50 <strerror@plt>
  41a314:	stur	x0, [x29, #-16]
  41a318:	ldur	x0, [x29, #-8]
  41a31c:	bl	4017e0 <strlen@plt>
  41a320:	ldur	x8, [x29, #-16]
  41a324:	str	x0, [sp]
  41a328:	mov	x0, x8
  41a32c:	bl	4017e0 <strlen@plt>
  41a330:	ldr	x8, [sp]
  41a334:	add	x9, x8, x0
  41a338:	add	x9, x9, #0x3
  41a33c:	str	w9, [sp, #20]
  41a340:	ldr	w0, [sp, #20]
  41a344:	ldr	w1, [sp, #16]
  41a348:	bl	40235c <setlocale@plt+0x6fc>
  41a34c:	str	x0, [sp, #24]
  41a350:	ldr	x0, [sp, #24]
  41a354:	ldrsw	x1, [sp, #20]
  41a358:	ldur	x3, [x29, #-8]
  41a35c:	ldur	x4, [x29, #-16]
  41a360:	ldr	x2, [sp, #8]
  41a364:	bl	4018a0 <snprintf@plt>
  41a368:	ldr	x8, [sp, #24]
  41a36c:	mov	x0, x8
  41a370:	ldp	x29, x30, [sp, #48]
  41a374:	add	sp, sp, #0x40
  41a378:	ret
  41a37c:	sub	sp, sp, #0x20
  41a380:	stp	x29, x30, [sp, #16]
  41a384:	add	x29, sp, #0x10
  41a388:	mov	x8, #0x64                  	// #100
  41a38c:	str	x0, [sp, #8]
  41a390:	str	x1, [sp]
  41a394:	ldr	x0, [sp, #8]
  41a398:	ldr	x2, [sp]
  41a39c:	mov	x1, x8
  41a3a0:	bl	41a3b0 <clear@@Base+0x16870>
  41a3a4:	ldp	x29, x30, [sp, #16]
  41a3a8:	add	sp, sp, #0x20
  41a3ac:	ret
  41a3b0:	sub	sp, sp, #0x20
  41a3b4:	fmov	d0, #5.000000000000000000e-01
  41a3b8:	str	x0, [sp, #24]
  41a3bc:	str	x1, [sp, #16]
  41a3c0:	str	x2, [sp, #8]
  41a3c4:	ldr	x8, [sp, #24]
  41a3c8:	scvtf	d1, x8
  41a3cc:	ldr	x8, [sp, #16]
  41a3d0:	scvtf	d2, x8
  41a3d4:	fmul	d1, d1, d2
  41a3d8:	ldr	x8, [sp, #8]
  41a3dc:	scvtf	d2, x8
  41a3e0:	fdiv	d1, d1, d2
  41a3e4:	str	d1, [sp]
  41a3e8:	ldr	d1, [sp]
  41a3ec:	fadd	d0, d1, d0
  41a3f0:	fcvtzs	x0, d0
  41a3f4:	add	sp, sp, #0x20
  41a3f8:	ret
  41a3fc:	sub	sp, sp, #0x40
  41a400:	stp	x29, x30, [sp, #48]
  41a404:	add	x29, sp, #0x30
  41a408:	mov	w8, #0x2710                	// #10000
  41a40c:	mov	x9, #0x64                  	// #100
  41a410:	stur	x0, [x29, #-16]
  41a414:	stur	w1, [x29, #-20]
  41a418:	str	x2, [sp, #16]
  41a41c:	ldur	w10, [x29, #-20]
  41a420:	mul	w8, w10, w8
  41a424:	ldr	x11, [sp, #16]
  41a428:	sdiv	x9, x11, x9
  41a42c:	add	x9, x9, w8, sxtw
  41a430:	str	x9, [sp, #8]
  41a434:	ldr	x9, [sp, #8]
  41a438:	cbnz	x9, 41a444 <clear@@Base+0x16904>
  41a43c:	stur	xzr, [x29, #-8]
  41a440:	b	41a45c <clear@@Base+0x1691c>
  41a444:	ldur	x0, [x29, #-16]
  41a448:	ldr	x1, [sp, #8]
  41a44c:	mov	x2, #0x4240                	// #16960
  41a450:	movk	x2, #0xf, lsl #16
  41a454:	bl	41a3b0 <clear@@Base+0x16870>
  41a458:	stur	x0, [x29, #-8]
  41a45c:	ldur	x0, [x29, #-8]
  41a460:	ldp	x29, x30, [sp, #48]
  41a464:	add	sp, sp, #0x40
  41a468:	ret
  41a46c:	sub	sp, sp, #0x20
  41a470:	stp	x29, x30, [sp, #16]
  41a474:	add	x29, sp, #0x10
  41a478:	adrp	x8, 440000 <PC+0x4798>
  41a47c:	add	x8, x8, #0x2f0
  41a480:	ldr	w9, [x8]
  41a484:	and	w9, w9, #0x3
  41a488:	cbz	w9, 41a4a0 <clear@@Base+0x16960>
  41a48c:	adrp	x8, 440000 <PC+0x4798>
  41a490:	add	x8, x8, #0x20c
  41a494:	mov	w9, #0x1                   	// #1
  41a498:	str	w9, [x8]
  41a49c:	b	41a50c <clear@@Base+0x169cc>
  41a4a0:	adrp	x8, 440000 <PC+0x4798>
  41a4a4:	add	x8, x8, #0x2cc
  41a4a8:	str	wzr, [x8]
  41a4ac:	str	wzr, [sp, #8]
  41a4b0:	ldr	w0, [sp, #8]
  41a4b4:	add	x1, sp, #0x4
  41a4b8:	bl	414934 <clear@@Base+0x10df4>
  41a4bc:	stur	w0, [x29, #-4]
  41a4c0:	cbz	w0, 41a508 <clear@@Base+0x169c8>
  41a4c4:	ldr	w0, [sp, #4]
  41a4c8:	bl	403e6c <clear@@Base+0x32c>
  41a4cc:	ldr	w8, [sp, #4]
  41a4d0:	adrp	x9, 440000 <PC+0x4798>
  41a4d4:	add	x9, x9, #0x2cc
  41a4d8:	str	w8, [x9]
  41a4dc:	ldur	w8, [x29, #-4]
  41a4e0:	cmp	w8, #0x8
  41a4e4:	b.ne	41a4f0 <clear@@Base+0x169b0>  // b.any
  41a4e8:	bl	403f2c <clear@@Base+0x3ec>
  41a4ec:	b	41a4f8 <clear@@Base+0x169b8>
  41a4f0:	ldur	w0, [x29, #-4]
  41a4f4:	bl	41a518 <clear@@Base+0x169d8>
  41a4f8:	ldr	w8, [sp, #8]
  41a4fc:	add	w8, w8, #0x1
  41a500:	str	w8, [sp, #8]
  41a504:	b	41a4b0 <clear@@Base+0x16970>
  41a508:	bl	403c68 <clear@@Base+0x128>
  41a50c:	ldp	x29, x30, [sp, #16]
  41a510:	add	sp, sp, #0x20
  41a514:	ret
  41a518:	sub	sp, sp, #0x30
  41a51c:	stp	x29, x30, [sp, #32]
  41a520:	add	x29, sp, #0x20
  41a524:	adrp	x8, 440000 <PC+0x4798>
  41a528:	add	x8, x8, #0x2c8
  41a52c:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  41a530:	add	x9, x9, #0x7e0
  41a534:	adrp	x10, 43f000 <PC+0x3798>
  41a538:	add	x10, x10, #0x49c
  41a53c:	add	x10, x10, #0x3ff
  41a540:	stur	w0, [x29, #-4]
  41a544:	ldr	w11, [x8]
  41a548:	str	x9, [sp, #16]
  41a54c:	str	x10, [sp, #8]
  41a550:	cbz	w11, 41a564 <clear@@Base+0x16a24>
  41a554:	adrp	x8, 440000 <PC+0x4798>
  41a558:	add	x8, x8, #0x2c8
  41a55c:	str	wzr, [x8]
  41a560:	bl	403ba0 <clear@@Base+0x60>
  41a564:	ldr	x8, [sp, #16]
  41a568:	ldr	x9, [x8]
  41a56c:	ldr	x10, [sp, #8]
  41a570:	cmp	x9, x10
  41a574:	b.cc	41a57c <clear@@Base+0x16a3c>  // b.lo, b.ul, b.last
  41a578:	bl	41a5b0 <clear@@Base+0x16a70>
  41a57c:	ldur	w8, [x29, #-4]
  41a580:	ldr	x9, [sp, #16]
  41a584:	ldr	x10, [x9]
  41a588:	add	x11, x10, #0x1
  41a58c:	str	x11, [x9]
  41a590:	strb	w8, [x10]
  41a594:	adrp	x10, 440000 <PC+0x4798>
  41a598:	add	x10, x10, #0x2d0
  41a59c:	str	wzr, [x10]
  41a5a0:	ldur	w0, [x29, #-4]
  41a5a4:	ldp	x29, x30, [sp, #32]
  41a5a8:	add	sp, sp, #0x30
  41a5ac:	ret
  41a5b0:	sub	sp, sp, #0x20
  41a5b4:	stp	x29, x30, [sp, #16]
  41a5b8:	add	x29, sp, #0x10
  41a5bc:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41a5c0:	add	x8, x8, #0x7e0
  41a5c4:	adrp	x9, 43f000 <PC+0x3798>
  41a5c8:	add	x9, x9, #0x49c
  41a5cc:	ldr	x8, [x8]
  41a5d0:	subs	x8, x8, x9
  41a5d4:	stur	w8, [x29, #-4]
  41a5d8:	ldur	w8, [x29, #-4]
  41a5dc:	str	x9, [sp]
  41a5e0:	cbnz	w8, 41a5e8 <clear@@Base+0x16aa8>
  41a5e4:	b	41a644 <clear@@Base+0x16b04>
  41a5e8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41a5ec:	add	x8, x8, #0x888
  41a5f0:	ldr	w9, [x8]
  41a5f4:	mov	w10, #0x2                   	// #2
  41a5f8:	mov	w11, #0x1                   	// #1
  41a5fc:	cmp	w9, #0x0
  41a600:	csel	w9, w11, w10, ne  // ne = any
  41a604:	str	w9, [sp, #8]
  41a608:	ldr	w0, [sp, #8]
  41a60c:	ldursw	x2, [x29, #-4]
  41a610:	ldr	x1, [sp]
  41a614:	bl	401a80 <write@plt>
  41a618:	ldursw	x8, [x29, #-4]
  41a61c:	cmp	x0, x8
  41a620:	b.eq	41a634 <clear@@Base+0x16af4>  // b.none
  41a624:	adrp	x8, 440000 <PC+0x4798>
  41a628:	add	x8, x8, #0x20c
  41a62c:	mov	w9, #0x1                   	// #1
  41a630:	str	w9, [x8]
  41a634:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41a638:	add	x8, x8, #0x7e0
  41a63c:	ldr	x9, [sp]
  41a640:	str	x9, [x8]
  41a644:	ldp	x29, x30, [sp, #16]
  41a648:	add	sp, sp, #0x20
  41a64c:	ret
  41a650:	sub	sp, sp, #0x20
  41a654:	stp	x29, x30, [sp, #16]
  41a658:	add	x29, sp, #0x10
  41a65c:	str	x0, [sp, #8]
  41a660:	ldr	x8, [sp, #8]
  41a664:	ldrb	w9, [x8]
  41a668:	cbz	w9, 41a684 <clear@@Base+0x16b44>
  41a66c:	ldr	x8, [sp, #8]
  41a670:	add	x9, x8, #0x1
  41a674:	str	x9, [sp, #8]
  41a678:	ldrb	w0, [x8]
  41a67c:	bl	41a518 <clear@@Base+0x169d8>
  41a680:	b	41a660 <clear@@Base+0x16b20>
  41a684:	ldp	x29, x30, [sp, #16]
  41a688:	add	sp, sp, #0x20
  41a68c:	ret
  41a690:	sub	sp, sp, #0x50
  41a694:	stp	x29, x30, [sp, #64]
  41a698:	add	x29, sp, #0x40
  41a69c:	add	x8, sp, #0x15
  41a6a0:	stur	x0, [x29, #-8]
  41a6a4:	stur	x1, [x29, #-16]
  41a6a8:	ldur	x9, [x29, #-8]
  41a6ac:	cmp	x9, #0x0
  41a6b0:	cset	w10, lt  // lt = tstop
  41a6b4:	and	w10, w10, #0x1
  41a6b8:	stur	w10, [x29, #-20]
  41a6bc:	add	x8, x8, #0x17
  41a6c0:	str	x8, [sp, #8]
  41a6c4:	ldur	w10, [x29, #-20]
  41a6c8:	cbz	w10, 41a6dc <clear@@Base+0x16b9c>
  41a6cc:	ldur	x8, [x29, #-8]
  41a6d0:	mov	x9, xzr
  41a6d4:	subs	x8, x9, x8
  41a6d8:	stur	x8, [x29, #-8]
  41a6dc:	ldr	x8, [sp, #8]
  41a6e0:	mov	x9, #0xffffffffffffffff    	// #-1
  41a6e4:	add	x8, x8, x9
  41a6e8:	str	x8, [sp, #8]
  41a6ec:	mov	w10, #0x0                   	// #0
  41a6f0:	strb	w10, [x8]
  41a6f4:	ldur	x8, [x29, #-8]
  41a6f8:	mov	x9, #0xa                   	// #10
  41a6fc:	sdiv	x10, x8, x9
  41a700:	mul	x9, x10, x9
  41a704:	subs	x8, x8, x9
  41a708:	add	x8, x8, #0x30
  41a70c:	ldr	x9, [sp, #8]
  41a710:	mov	x10, #0xffffffffffffffff    	// #-1
  41a714:	add	x9, x9, x10
  41a718:	str	x9, [sp, #8]
  41a71c:	strb	w8, [x9]
  41a720:	ldur	x8, [x29, #-8]
  41a724:	mov	x9, #0xa                   	// #10
  41a728:	sdiv	x8, x8, x9
  41a72c:	stur	x8, [x29, #-8]
  41a730:	cbnz	x8, 41a6f4 <clear@@Base+0x16bb4>
  41a734:	ldur	w8, [x29, #-20]
  41a738:	cbz	w8, 41a754 <clear@@Base+0x16c14>
  41a73c:	ldr	x8, [sp, #8]
  41a740:	mov	x9, #0xffffffffffffffff    	// #-1
  41a744:	add	x8, x8, x9
  41a748:	str	x8, [sp, #8]
  41a74c:	mov	w10, #0x2d                  	// #45
  41a750:	strb	w10, [x8]
  41a754:	ldur	x0, [x29, #-16]
  41a758:	ldr	x1, [sp, #8]
  41a75c:	bl	401af0 <strcpy@plt>
  41a760:	ldp	x29, x30, [sp, #64]
  41a764:	add	sp, sp, #0x50
  41a768:	ret
  41a76c:	sub	sp, sp, #0x50
  41a770:	stp	x29, x30, [sp, #64]
  41a774:	add	x29, sp, #0x40
  41a778:	add	x8, sp, #0x15
  41a77c:	stur	x0, [x29, #-8]
  41a780:	stur	x1, [x29, #-16]
  41a784:	ldur	x9, [x29, #-8]
  41a788:	cmp	x9, #0x0
  41a78c:	cset	w10, lt  // lt = tstop
  41a790:	and	w10, w10, #0x1
  41a794:	stur	w10, [x29, #-20]
  41a798:	add	x8, x8, #0x17
  41a79c:	str	x8, [sp, #8]
  41a7a0:	ldur	w10, [x29, #-20]
  41a7a4:	cbz	w10, 41a7b8 <clear@@Base+0x16c78>
  41a7a8:	ldur	x8, [x29, #-8]
  41a7ac:	mov	x9, xzr
  41a7b0:	subs	x8, x9, x8
  41a7b4:	stur	x8, [x29, #-8]
  41a7b8:	ldr	x8, [sp, #8]
  41a7bc:	mov	x9, #0xffffffffffffffff    	// #-1
  41a7c0:	add	x8, x8, x9
  41a7c4:	str	x8, [sp, #8]
  41a7c8:	mov	w10, #0x0                   	// #0
  41a7cc:	strb	w10, [x8]
  41a7d0:	ldur	x8, [x29, #-8]
  41a7d4:	mov	x9, #0xa                   	// #10
  41a7d8:	sdiv	x10, x8, x9
  41a7dc:	mul	x9, x10, x9
  41a7e0:	subs	x8, x8, x9
  41a7e4:	add	x8, x8, #0x30
  41a7e8:	ldr	x9, [sp, #8]
  41a7ec:	mov	x10, #0xffffffffffffffff    	// #-1
  41a7f0:	add	x9, x9, x10
  41a7f4:	str	x9, [sp, #8]
  41a7f8:	strb	w8, [x9]
  41a7fc:	ldur	x8, [x29, #-8]
  41a800:	mov	x9, #0xa                   	// #10
  41a804:	sdiv	x8, x8, x9
  41a808:	stur	x8, [x29, #-8]
  41a80c:	cbnz	x8, 41a7d0 <clear@@Base+0x16c90>
  41a810:	ldur	w8, [x29, #-20]
  41a814:	cbz	w8, 41a830 <clear@@Base+0x16cf0>
  41a818:	ldr	x8, [sp, #8]
  41a81c:	mov	x9, #0xffffffffffffffff    	// #-1
  41a820:	add	x8, x8, x9
  41a824:	str	x8, [sp, #8]
  41a828:	mov	w10, #0x2d                  	// #45
  41a82c:	strb	w10, [x8]
  41a830:	ldur	x0, [x29, #-16]
  41a834:	ldr	x1, [sp, #8]
  41a838:	bl	401af0 <strcpy@plt>
  41a83c:	ldp	x29, x30, [sp, #64]
  41a840:	add	sp, sp, #0x50
  41a844:	ret
  41a848:	sub	sp, sp, #0x40
  41a84c:	stp	x29, x30, [sp, #48]
  41a850:	add	x29, sp, #0x30
  41a854:	add	x8, sp, #0xf
  41a858:	stur	w0, [x29, #-4]
  41a85c:	stur	x1, [x29, #-16]
  41a860:	ldur	w9, [x29, #-4]
  41a864:	cmp	w9, #0x0
  41a868:	cset	w9, lt  // lt = tstop
  41a86c:	and	w9, w9, #0x1
  41a870:	stur	w9, [x29, #-20]
  41a874:	add	x8, x8, #0xd
  41a878:	str	x8, [sp]
  41a87c:	ldur	w9, [x29, #-20]
  41a880:	cbz	w9, 41a894 <clear@@Base+0x16d54>
  41a884:	ldur	w8, [x29, #-4]
  41a888:	mov	w9, wzr
  41a88c:	subs	w8, w9, w8
  41a890:	stur	w8, [x29, #-4]
  41a894:	ldr	x8, [sp]
  41a898:	mov	x9, #0xffffffffffffffff    	// #-1
  41a89c:	add	x8, x8, x9
  41a8a0:	str	x8, [sp]
  41a8a4:	mov	w10, #0x0                   	// #0
  41a8a8:	strb	w10, [x8]
  41a8ac:	ldur	w8, [x29, #-4]
  41a8b0:	mov	w9, #0xa                   	// #10
  41a8b4:	sdiv	w10, w8, w9
  41a8b8:	mul	w9, w10, w9
  41a8bc:	subs	w8, w8, w9
  41a8c0:	add	w8, w8, #0x30
  41a8c4:	ldr	x11, [sp]
  41a8c8:	mov	x12, #0xffffffffffffffff    	// #-1
  41a8cc:	add	x11, x11, x12
  41a8d0:	str	x11, [sp]
  41a8d4:	strb	w8, [x11]
  41a8d8:	ldur	w8, [x29, #-4]
  41a8dc:	mov	w9, #0xa                   	// #10
  41a8e0:	sdiv	w8, w8, w9
  41a8e4:	stur	w8, [x29, #-4]
  41a8e8:	cbnz	w8, 41a8ac <clear@@Base+0x16d6c>
  41a8ec:	ldur	w8, [x29, #-20]
  41a8f0:	cbz	w8, 41a90c <clear@@Base+0x16dcc>
  41a8f4:	ldr	x8, [sp]
  41a8f8:	mov	x9, #0xffffffffffffffff    	// #-1
  41a8fc:	add	x8, x8, x9
  41a900:	str	x8, [sp]
  41a904:	mov	w10, #0x2d                  	// #45
  41a908:	strb	w10, [x8]
  41a90c:	ldur	x0, [x29, #-16]
  41a910:	ldr	x1, [sp]
  41a914:	bl	401af0 <strcpy@plt>
  41a918:	ldp	x29, x30, [sp, #48]
  41a91c:	add	sp, sp, #0x40
  41a920:	ret
  41a924:	sub	sp, sp, #0x20
  41a928:	str	x0, [sp, #24]
  41a92c:	str	x1, [sp, #16]
  41a930:	str	xzr, [sp, #8]
  41a934:	ldr	x8, [sp, #24]
  41a938:	add	x9, x8, #0x1
  41a93c:	str	x9, [sp, #24]
  41a940:	ldrb	w10, [x8]
  41a944:	strb	w10, [sp, #7]
  41a948:	ldrb	w10, [sp, #7]
  41a94c:	cmp	w10, #0x30
  41a950:	b.lt	41a960 <clear@@Base+0x16e20>  // b.tstop
  41a954:	ldrb	w8, [sp, #7]
  41a958:	cmp	w8, #0x39
  41a95c:	b.le	41a964 <clear@@Base+0x16e24>
  41a960:	b	41a988 <clear@@Base+0x16e48>
  41a964:	ldr	x8, [sp, #8]
  41a968:	mov	x9, #0xa                   	// #10
  41a96c:	mul	x8, x9, x8
  41a970:	ldrb	w10, [sp, #7]
  41a974:	mov	w9, w10
  41a978:	add	x8, x8, x9
  41a97c:	subs	x8, x8, #0x30
  41a980:	str	x8, [sp, #8]
  41a984:	b	41a934 <clear@@Base+0x16df4>
  41a988:	ldr	x8, [sp, #16]
  41a98c:	cbz	x8, 41a99c <clear@@Base+0x16e5c>
  41a990:	ldr	x8, [sp, #24]
  41a994:	ldr	x9, [sp, #16]
  41a998:	str	x8, [x9]
  41a99c:	ldr	x0, [sp, #8]
  41a9a0:	add	sp, sp, #0x20
  41a9a4:	ret
  41a9a8:	sub	sp, sp, #0x20
  41a9ac:	str	x0, [sp, #24]
  41a9b0:	str	x1, [sp, #16]
  41a9b4:	str	wzr, [sp, #12]
  41a9b8:	ldr	x8, [sp, #24]
  41a9bc:	add	x9, x8, #0x1
  41a9c0:	str	x9, [sp, #24]
  41a9c4:	ldrb	w10, [x8]
  41a9c8:	strb	w10, [sp, #11]
  41a9cc:	ldrb	w10, [sp, #11]
  41a9d0:	cmp	w10, #0x30
  41a9d4:	b.lt	41a9e4 <clear@@Base+0x16ea4>  // b.tstop
  41a9d8:	ldrb	w8, [sp, #11]
  41a9dc:	cmp	w8, #0x39
  41a9e0:	b.le	41a9e8 <clear@@Base+0x16ea8>
  41a9e4:	b	41aa08 <clear@@Base+0x16ec8>
  41a9e8:	ldr	w8, [sp, #12]
  41a9ec:	mov	w9, #0xa                   	// #10
  41a9f0:	mul	w8, w9, w8
  41a9f4:	ldrb	w9, [sp, #11]
  41a9f8:	add	w8, w8, w9
  41a9fc:	subs	w8, w8, #0x30
  41aa00:	str	w8, [sp, #12]
  41aa04:	b	41a9b8 <clear@@Base+0x16e78>
  41aa08:	ldr	x8, [sp, #16]
  41aa0c:	cbz	x8, 41aa1c <clear@@Base+0x16edc>
  41aa10:	ldr	x8, [sp, #24]
  41aa14:	ldr	x9, [sp, #16]
  41aa18:	str	x8, [x9]
  41aa1c:	ldr	w0, [sp, #12]
  41aa20:	add	sp, sp, #0x20
  41aa24:	ret
  41aa28:	sub	sp, sp, #0x20
  41aa2c:	stp	x29, x30, [sp, #16]
  41aa30:	add	x29, sp, #0x10
  41aa34:	bl	420b20 <winch@@Base+0x1924>
  41aa38:	stur	w0, [x29, #-4]
  41aa3c:	ldur	w8, [x29, #-4]
  41aa40:	cmp	w8, #0xa
  41aa44:	b.eq	41aa78 <clear@@Base+0x16f38>  // b.none
  41aa48:	ldur	w8, [x29, #-4]
  41aa4c:	cmp	w8, #0xd
  41aa50:	b.eq	41aa78 <clear@@Base+0x16f38>  // b.none
  41aa54:	ldur	w8, [x29, #-4]
  41aa58:	cmp	w8, #0x20
  41aa5c:	b.eq	41aa78 <clear@@Base+0x16f38>  // b.none
  41aa60:	ldur	w8, [x29, #-4]
  41aa64:	mov	w9, #0xfffffffe            	// #-2
  41aa68:	cmp	w8, w9
  41aa6c:	b.eq	41aa78 <clear@@Base+0x16f38>  // b.none
  41aa70:	ldursw	x0, [x29, #-4]
  41aa74:	bl	40a424 <clear@@Base+0x68e4>
  41aa78:	ldp	x29, x30, [sp, #16]
  41aa7c:	add	sp, sp, #0x20
  41aa80:	ret

000000000041aa84 <error@@Base>:
  41aa84:	sub	sp, sp, #0x30
  41aa88:	stp	x29, x30, [sp, #32]
  41aa8c:	add	x29, sp, #0x20
  41aa90:	adrp	x8, 440000 <PC+0x4798>
  41aa94:	add	x8, x8, #0x2c4
  41aa98:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  41aa9c:	add	x9, x9, #0x888
  41aaa0:	stur	x0, [x29, #-8]
  41aaa4:	str	x1, [sp, #16]
  41aaa8:	str	wzr, [sp, #12]
  41aaac:	ldr	w10, [x8]
  41aab0:	add	w10, w10, #0x1
  41aab4:	str	w10, [x8]
  41aab8:	ldr	w10, [x9]
  41aabc:	cbz	w10, 41ab0c <error@@Base+0x88>
  41aac0:	adrp	x8, 440000 <PC+0x4798>
  41aac4:	add	x8, x8, #0x17c
  41aac8:	ldr	w9, [x8]
  41aacc:	cbz	w9, 41ab0c <error@@Base+0x88>
  41aad0:	adrp	x8, 440000 <PC+0x4798>
  41aad4:	add	x8, x8, #0x2a8
  41aad8:	ldr	w9, [x8]
  41aadc:	cbnz	w9, 41aae4 <error@@Base+0x60>
  41aae0:	bl	410dec <clear@@Base+0xd2ac>
  41aae4:	bl	403c68 <clear@@Base+0x128>
  41aae8:	bl	403ba0 <clear@@Base+0x60>
  41aaec:	mov	w0, #0x8                   	// #8
  41aaf0:	bl	403d3c <clear@@Base+0x1fc>
  41aaf4:	adrp	x8, 440000 <PC+0x4798>
  41aaf8:	add	x8, x8, #0x1ac
  41aafc:	ldr	w9, [x8]
  41ab00:	ldr	w10, [sp, #12]
  41ab04:	add	w9, w10, w9
  41ab08:	str	w9, [sp, #12]
  41ab0c:	ldur	x0, [x29, #-8]
  41ab10:	ldr	x1, [sp, #16]
  41ab14:	bl	41abc0 <error@@Base+0x13c>
  41ab18:	ldr	w8, [sp, #12]
  41ab1c:	add	w8, w8, w0
  41ab20:	str	w8, [sp, #12]
  41ab24:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  41ab28:	add	x9, x9, #0x888
  41ab2c:	ldr	w8, [x9]
  41ab30:	cbz	w8, 41ab44 <error@@Base+0xc0>
  41ab34:	adrp	x8, 440000 <PC+0x4798>
  41ab38:	add	x8, x8, #0x17c
  41ab3c:	ldr	w9, [x8]
  41ab40:	cbnz	w9, 41ab50 <error@@Base+0xcc>
  41ab44:	mov	w0, #0xa                   	// #10
  41ab48:	bl	41a518 <clear@@Base+0x169d8>
  41ab4c:	b	41abb4 <error@@Base+0x130>
  41ab50:	adrp	x0, 43b000 <winch@@Base+0x1be04>
  41ab54:	add	x0, x0, #0x7e8
  41ab58:	bl	41a650 <clear@@Base+0x16b10>
  41ab5c:	bl	403c68 <clear@@Base+0x128>
  41ab60:	adrp	x8, 440000 <PC+0x4798>
  41ab64:	add	x8, x8, #0x1c8
  41ab68:	ldrsw	x8, [x8]
  41ab6c:	add	x8, x8, #0x11
  41ab70:	ldrsw	x9, [sp, #12]
  41ab74:	add	x8, x9, x8
  41ab78:	str	w8, [sp, #12]
  41ab7c:	bl	41aa28 <clear@@Base+0x16ee8>
  41ab80:	bl	403a0c <setlocale@plt+0x1dac>
  41ab84:	bl	403b74 <clear@@Base+0x34>
  41ab88:	ldr	w8, [sp, #12]
  41ab8c:	adrp	x9, 440000 <PC+0x4798>
  41ab90:	add	x9, x9, #0x1c4
  41ab94:	ldr	w10, [x9]
  41ab98:	cmp	w8, w10
  41ab9c:	b.lt	41abb0 <error@@Base+0x12c>  // b.tstop
  41aba0:	adrp	x8, 440000 <PC+0x4798>
  41aba4:	add	x8, x8, #0x20c
  41aba8:	mov	w9, #0x1                   	// #1
  41abac:	str	w9, [x8]
  41abb0:	bl	41a5b0 <clear@@Base+0x16a70>
  41abb4:	ldp	x29, x30, [sp, #32]
  41abb8:	add	sp, sp, #0x30
  41abbc:	ret
  41abc0:	sub	sp, sp, #0x30
  41abc4:	stp	x29, x30, [sp, #32]
  41abc8:	add	x29, sp, #0x20
  41abcc:	stur	x0, [x29, #-8]
  41abd0:	str	x1, [sp, #16]
  41abd4:	str	wzr, [sp, #4]
  41abd8:	ldur	x8, [x29, #-8]
  41abdc:	ldrb	w9, [x8]
  41abe0:	cbz	w9, 41ad24 <error@@Base+0x2a0>
  41abe4:	ldur	x8, [x29, #-8]
  41abe8:	ldrb	w9, [x8]
  41abec:	cmp	w9, #0x25
  41abf0:	b.eq	41ac18 <error@@Base+0x194>  // b.none
  41abf4:	ldur	x8, [x29, #-8]
  41abf8:	add	x9, x8, #0x1
  41abfc:	stur	x9, [x29, #-8]
  41ac00:	ldrb	w0, [x8]
  41ac04:	bl	41a518 <clear@@Base+0x169d8>
  41ac08:	ldr	w10, [sp, #4]
  41ac0c:	add	w10, w10, #0x1
  41ac10:	str	w10, [sp, #4]
  41ac14:	b	41ad20 <error@@Base+0x29c>
  41ac18:	ldur	x8, [x29, #-8]
  41ac1c:	add	x8, x8, #0x1
  41ac20:	stur	x8, [x29, #-8]
  41ac24:	ldur	x8, [x29, #-8]
  41ac28:	add	x9, x8, #0x1
  41ac2c:	stur	x9, [x29, #-8]
  41ac30:	ldrb	w10, [x8]
  41ac34:	cmp	w10, #0x25
  41ac38:	str	w10, [sp]
  41ac3c:	b.eq	41ad18 <error@@Base+0x294>  // b.none
  41ac40:	b	41ac44 <error@@Base+0x1c0>
  41ac44:	ldr	w8, [sp]
  41ac48:	cmp	w8, #0x64
  41ac4c:	b.eq	41acc8 <error@@Base+0x244>  // b.none
  41ac50:	b	41ac54 <error@@Base+0x1d0>
  41ac54:	ldr	w8, [sp]
  41ac58:	cmp	w8, #0x6e
  41ac5c:	b.eq	41acf0 <error@@Base+0x26c>  // b.none
  41ac60:	b	41ac64 <error@@Base+0x1e0>
  41ac64:	ldr	w8, [sp]
  41ac68:	cmp	w8, #0x73
  41ac6c:	cset	w9, eq  // eq = none
  41ac70:	eor	w9, w9, #0x1
  41ac74:	tbnz	w9, #0, 41ad20 <error@@Base+0x29c>
  41ac78:	b	41ac7c <error@@Base+0x1f8>
  41ac7c:	ldr	x8, [sp, #16]
  41ac80:	ldr	x8, [x8]
  41ac84:	str	x8, [sp, #8]
  41ac88:	ldr	x8, [sp, #16]
  41ac8c:	add	x8, x8, #0x8
  41ac90:	str	x8, [sp, #16]
  41ac94:	ldr	x8, [sp, #8]
  41ac98:	ldrb	w9, [x8]
  41ac9c:	cbz	w9, 41acc4 <error@@Base+0x240>
  41aca0:	ldr	x8, [sp, #8]
  41aca4:	add	x9, x8, #0x1
  41aca8:	str	x9, [sp, #8]
  41acac:	ldrb	w0, [x8]
  41acb0:	bl	41a518 <clear@@Base+0x169d8>
  41acb4:	ldr	w10, [sp, #4]
  41acb8:	add	w10, w10, #0x1
  41acbc:	str	w10, [sp, #4]
  41acc0:	b	41ac94 <error@@Base+0x210>
  41acc4:	b	41ad20 <error@@Base+0x29c>
  41acc8:	ldr	x8, [sp, #16]
  41accc:	ldr	w0, [x8]
  41acd0:	bl	41ae84 <error@@Base+0x400>
  41acd4:	ldr	w9, [sp, #4]
  41acd8:	add	w9, w9, w0
  41acdc:	str	w9, [sp, #4]
  41ace0:	ldr	x8, [sp, #16]
  41ace4:	add	x8, x8, #0x8
  41ace8:	str	x8, [sp, #16]
  41acec:	b	41ad20 <error@@Base+0x29c>
  41acf0:	ldr	x8, [sp, #16]
  41acf4:	ldr	x0, [x8]
  41acf8:	bl	41aec4 <error@@Base+0x440>
  41acfc:	ldr	w9, [sp, #4]
  41ad00:	add	w9, w9, w0
  41ad04:	str	w9, [sp, #4]
  41ad08:	ldr	x8, [sp, #16]
  41ad0c:	add	x8, x8, #0x8
  41ad10:	str	x8, [sp, #16]
  41ad14:	b	41ad20 <error@@Base+0x29c>
  41ad18:	mov	w0, #0x25                  	// #37
  41ad1c:	bl	41a518 <clear@@Base+0x169d8>
  41ad20:	b	41abd8 <error@@Base+0x154>
  41ad24:	ldr	w0, [sp, #4]
  41ad28:	ldp	x29, x30, [sp, #32]
  41ad2c:	add	sp, sp, #0x30
  41ad30:	ret
  41ad34:	sub	sp, sp, #0x40
  41ad38:	stp	x29, x30, [sp, #48]
  41ad3c:	add	x29, sp, #0x30
  41ad40:	mov	w8, #0x8                   	// #8
  41ad44:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  41ad48:	add	x9, x9, #0x7f9
  41ad4c:	mov	w10, #0x1                   	// #1
  41ad50:	adrp	x11, 440000 <PC+0x4798>
  41ad54:	add	x11, x11, #0x2c8
  41ad58:	stur	x0, [x29, #-8]
  41ad5c:	stur	x1, [x29, #-16]
  41ad60:	stur	w8, [x29, #-20]
  41ad64:	str	x9, [sp, #16]
  41ad68:	str	w10, [sp, #12]
  41ad6c:	str	x11, [sp]
  41ad70:	bl	403c68 <clear@@Base+0x128>
  41ad74:	bl	403ba0 <clear@@Base+0x60>
  41ad78:	ldur	w0, [x29, #-20]
  41ad7c:	bl	403d3c <clear@@Base+0x1fc>
  41ad80:	ldur	x0, [x29, #-8]
  41ad84:	ldur	x1, [x29, #-16]
  41ad88:	bl	41abc0 <error@@Base+0x13c>
  41ad8c:	ldr	x9, [sp, #16]
  41ad90:	mov	x0, x9
  41ad94:	bl	41a650 <clear@@Base+0x16b10>
  41ad98:	bl	403c68 <clear@@Base+0x128>
  41ad9c:	bl	41a5b0 <clear@@Base+0x16a70>
  41ada0:	ldr	w8, [sp, #12]
  41ada4:	ldr	x9, [sp]
  41ada8:	str	w8, [x9]
  41adac:	ldp	x29, x30, [sp, #48]
  41adb0:	add	sp, sp, #0x40
  41adb4:	ret
  41adb8:	sub	sp, sp, #0x30
  41adbc:	stp	x29, x30, [sp, #32]
  41adc0:	add	x29, sp, #0x20
  41adc4:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41adc8:	add	x8, x8, #0x888
  41adcc:	str	x0, [sp, #16]
  41add0:	str	x1, [sp, #8]
  41add4:	str	wzr, [sp]
  41add8:	ldr	w9, [x8]
  41addc:	cbz	w9, 41adf4 <error@@Base+0x370>
  41ade0:	adrp	x8, 440000 <PC+0x4798>
  41ade4:	add	x8, x8, #0x17c
  41ade8:	ldr	w9, [x8]
  41adec:	cbz	w9, 41adf4 <error@@Base+0x370>
  41adf0:	bl	403ba0 <clear@@Base+0x60>
  41adf4:	ldr	x0, [sp, #16]
  41adf8:	ldr	x1, [sp, #8]
  41adfc:	bl	41abc0 <error@@Base+0x13c>
  41ae00:	bl	420b20 <winch@@Base+0x1924>
  41ae04:	str	w0, [sp, #4]
  41ae08:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41ae0c:	add	x8, x8, #0x888
  41ae10:	ldr	w9, [x8]
  41ae14:	cbz	w9, 41ae28 <error@@Base+0x3a4>
  41ae18:	adrp	x8, 440000 <PC+0x4798>
  41ae1c:	add	x8, x8, #0x17c
  41ae20:	ldr	w9, [x8]
  41ae24:	cbnz	w9, 41ae3c <error@@Base+0x3b8>
  41ae28:	mov	w0, #0xa                   	// #10
  41ae2c:	bl	41a518 <clear@@Base+0x169d8>
  41ae30:	ldr	w8, [sp, #4]
  41ae34:	stur	w8, [x29, #-4]
  41ae38:	b	41ae74 <error@@Base+0x3f0>
  41ae3c:	bl	403a0c <setlocale@plt+0x1dac>
  41ae40:	ldr	w8, [sp]
  41ae44:	adrp	x9, 440000 <PC+0x4798>
  41ae48:	add	x9, x9, #0x1c4
  41ae4c:	ldr	w10, [x9]
  41ae50:	cmp	w8, w10
  41ae54:	b.lt	41ae68 <error@@Base+0x3e4>  // b.tstop
  41ae58:	adrp	x8, 440000 <PC+0x4798>
  41ae5c:	add	x8, x8, #0x20c
  41ae60:	mov	w9, #0x1                   	// #1
  41ae64:	str	w9, [x8]
  41ae68:	bl	41a5b0 <clear@@Base+0x16a70>
  41ae6c:	ldr	w8, [sp, #4]
  41ae70:	stur	w8, [x29, #-4]
  41ae74:	ldur	w0, [x29, #-4]
  41ae78:	ldp	x29, x30, [sp, #32]
  41ae7c:	add	sp, sp, #0x30
  41ae80:	ret
  41ae84:	sub	sp, sp, #0x30
  41ae88:	stp	x29, x30, [sp, #32]
  41ae8c:	add	x29, sp, #0x20
  41ae90:	sub	x8, x29, #0xf
  41ae94:	stur	w0, [x29, #-4]
  41ae98:	ldur	w0, [x29, #-4]
  41ae9c:	mov	x1, x8
  41aea0:	str	x8, [sp, #8]
  41aea4:	bl	41a848 <clear@@Base+0x16d08>
  41aea8:	ldr	x0, [sp, #8]
  41aeac:	bl	41a650 <clear@@Base+0x16b10>
  41aeb0:	ldr	x0, [sp, #8]
  41aeb4:	bl	4017e0 <strlen@plt>
  41aeb8:	ldp	x29, x30, [sp, #32]
  41aebc:	add	sp, sp, #0x30
  41aec0:	ret
  41aec4:	sub	sp, sp, #0x40
  41aec8:	stp	x29, x30, [sp, #48]
  41aecc:	add	x29, sp, #0x30
  41aed0:	add	x8, sp, #0x13
  41aed4:	stur	x0, [x29, #-8]
  41aed8:	ldur	x0, [x29, #-8]
  41aedc:	mov	x1, x8
  41aee0:	str	x8, [sp, #8]
  41aee4:	bl	41a76c <clear@@Base+0x16c2c>
  41aee8:	ldr	x0, [sp, #8]
  41aeec:	bl	41a650 <clear@@Base+0x16b10>
  41aef0:	ldr	x0, [sp, #8]
  41aef4:	bl	4017e0 <strlen@plt>
  41aef8:	ldp	x29, x30, [sp, #48]
  41aefc:	add	sp, sp, #0x40
  41af00:	ret
  41af04:	sub	sp, sp, #0x40
  41af08:	stp	x29, x30, [sp, #48]
  41af0c:	add	x29, sp, #0x30
  41af10:	adrp	x8, 440000 <PC+0x4798>
  41af14:	add	x8, x8, #0x230
  41af18:	stur	x0, [x29, #-8]
  41af1c:	stur	w1, [x29, #-12]
  41af20:	str	x2, [sp, #24]
  41af24:	ldr	w9, [x8]
  41af28:	cmp	w9, #0x2
  41af2c:	b.eq	41af3c <error@@Base+0x4b8>  // b.none
  41af30:	ldur	x8, [x29, #-8]
  41af34:	str	x8, [sp, #16]
  41af38:	b	41af88 <error@@Base+0x504>
  41af3c:	ldur	x0, [x29, #-8]
  41af40:	bl	4017e0 <strlen@plt>
  41af44:	mov	w8, #0x1                   	// #1
  41af48:	mov	w1, w8
  41af4c:	str	w8, [sp, #8]
  41af50:	bl	40cdfc <clear@@Base+0x92bc>
  41af54:	ldr	w8, [sp, #8]
  41af58:	str	w0, [sp, #4]
  41af5c:	mov	w0, w8
  41af60:	ldr	w1, [sp, #4]
  41af64:	bl	40235c <setlocale@plt+0x6fc>
  41af68:	str	x0, [sp, #16]
  41af6c:	ldr	x0, [sp, #16]
  41af70:	ldur	x1, [x29, #-8]
  41af74:	mov	x9, xzr
  41af78:	mov	x2, x9
  41af7c:	mov	x3, x9
  41af80:	ldr	w4, [sp, #8]
  41af84:	bl	40cea0 <clear@@Base+0x9360>
  41af88:	ldr	x0, [sp, #16]
  41af8c:	ldur	w1, [x29, #-12]
  41af90:	ldr	x2, [sp, #24]
  41af94:	mov	w3, #0x1                   	// #1
  41af98:	bl	41afc8 <error@@Base+0x544>
  41af9c:	str	w0, [sp, #12]
  41afa0:	ldr	x8, [sp, #16]
  41afa4:	ldur	x9, [x29, #-8]
  41afa8:	cmp	x8, x9
  41afac:	b.eq	41afb8 <error@@Base+0x534>  // b.none
  41afb0:	ldr	x0, [sp, #16]
  41afb4:	bl	401ac0 <free@plt>
  41afb8:	ldr	w0, [sp, #12]
  41afbc:	ldp	x29, x30, [sp, #48]
  41afc0:	add	sp, sp, #0x40
  41afc4:	ret
  41afc8:	sub	sp, sp, #0x50
  41afcc:	stp	x29, x30, [sp, #64]
  41afd0:	add	x29, sp, #0x40
  41afd4:	stur	x0, [x29, #-16]
  41afd8:	stur	w1, [x29, #-20]
  41afdc:	str	x2, [sp, #32]
  41afe0:	str	w3, [sp, #28]
  41afe4:	ldur	w8, [x29, #-20]
  41afe8:	and	w8, w8, #0x1000
  41afec:	cbz	w8, 41aff8 <error@@Base+0x574>
  41aff0:	stur	wzr, [x29, #-4]
  41aff4:	b	41b088 <error@@Base+0x604>
  41aff8:	mov	w8, #0x1                   	// #1
  41affc:	mov	w0, w8
  41b000:	mov	w1, #0x40                  	// #64
  41b004:	str	w8, [sp, #12]
  41b008:	bl	40235c <setlocale@plt+0x6fc>
  41b00c:	str	x0, [sp, #16]
  41b010:	ldr	x0, [sp, #16]
  41b014:	ldur	x1, [x29, #-16]
  41b018:	ldr	w2, [sp, #12]
  41b01c:	bl	401bb0 <regcomp@plt>
  41b020:	cbz	w0, 41b054 <error@@Base+0x5d0>
  41b024:	ldr	x0, [sp, #16]
  41b028:	bl	401ac0 <free@plt>
  41b02c:	ldr	w8, [sp, #28]
  41b030:	cbz	w8, 41b048 <error@@Base+0x5c4>
  41b034:	adrp	x0, 426000 <winch@@Base+0x6e04>
  41b038:	add	x0, x0, #0x903
  41b03c:	mov	x8, xzr
  41b040:	mov	x1, x8
  41b044:	bl	41aa84 <error@@Base>
  41b048:	mov	w8, #0xffffffff            	// #-1
  41b04c:	stur	w8, [x29, #-4]
  41b050:	b	41b088 <error@@Base+0x604>
  41b054:	ldr	x8, [sp, #32]
  41b058:	ldr	x8, [x8]
  41b05c:	cbz	x8, 41b078 <error@@Base+0x5f4>
  41b060:	ldr	x8, [sp, #32]
  41b064:	ldr	x0, [x8]
  41b068:	bl	401ba0 <regfree@plt>
  41b06c:	ldr	x8, [sp, #32]
  41b070:	ldr	x0, [x8]
  41b074:	bl	401ac0 <free@plt>
  41b078:	ldr	x8, [sp, #16]
  41b07c:	ldr	x9, [sp, #32]
  41b080:	str	x8, [x9]
  41b084:	stur	wzr, [x29, #-4]
  41b088:	ldur	w0, [x29, #-4]
  41b08c:	ldp	x29, x30, [sp, #64]
  41b090:	add	sp, sp, #0x50
  41b094:	ret
  41b098:	sub	sp, sp, #0x20
  41b09c:	stp	x29, x30, [sp, #16]
  41b0a0:	add	x29, sp, #0x10
  41b0a4:	str	x0, [sp, #8]
  41b0a8:	ldr	x8, [sp, #8]
  41b0ac:	ldr	x8, [x8]
  41b0b0:	cbz	x8, 41b0cc <error@@Base+0x648>
  41b0b4:	ldr	x8, [sp, #8]
  41b0b8:	ldr	x0, [x8]
  41b0bc:	bl	401ba0 <regfree@plt>
  41b0c0:	ldr	x8, [sp, #8]
  41b0c4:	ldr	x0, [x8]
  41b0c8:	bl	401ac0 <free@plt>
  41b0cc:	ldr	x8, [sp, #8]
  41b0d0:	mov	x9, xzr
  41b0d4:	str	x9, [x8]
  41b0d8:	ldp	x29, x30, [sp, #16]
  41b0dc:	add	sp, sp, #0x20
  41b0e0:	ret
  41b0e4:	sub	sp, sp, #0x30
  41b0e8:	stp	x29, x30, [sp, #32]
  41b0ec:	add	x29, sp, #0x20
  41b0f0:	mov	x8, xzr
  41b0f4:	mov	w9, wzr
  41b0f8:	add	x2, sp, #0x8
  41b0fc:	str	x0, [sp, #16]
  41b100:	str	x8, [sp, #8]
  41b104:	ldr	x0, [sp, #16]
  41b108:	mov	w1, w9
  41b10c:	mov	w3, w9
  41b110:	bl	41afc8 <error@@Base+0x544>
  41b114:	str	w0, [sp, #4]
  41b118:	ldr	w9, [sp, #4]
  41b11c:	cbz	w9, 41b128 <error@@Base+0x6a4>
  41b120:	stur	wzr, [x29, #-4]
  41b124:	b	41b138 <error@@Base+0x6b4>
  41b128:	add	x0, sp, #0x8
  41b12c:	bl	41b098 <error@@Base+0x614>
  41b130:	mov	w8, #0x1                   	// #1
  41b134:	stur	w8, [x29, #-4]
  41b138:	ldur	w0, [x29, #-4]
  41b13c:	ldp	x29, x30, [sp, #32]
  41b140:	add	sp, sp, #0x30
  41b144:	ret
  41b148:	sub	sp, sp, #0x10
  41b14c:	str	x0, [sp, #8]
  41b150:	ldr	x8, [sp, #8]
  41b154:	cmp	x8, #0x0
  41b158:	cset	w9, eq  // eq = none
  41b15c:	and	w0, w9, #0x1
  41b160:	add	sp, sp, #0x10
  41b164:	ret
  41b168:	sub	sp, sp, #0x70
  41b16c:	stp	x29, x30, [sp, #96]
  41b170:	add	x29, sp, #0x60
  41b174:	mov	x8, xzr
  41b178:	stur	x0, [x29, #-8]
  41b17c:	stur	x1, [x29, #-16]
  41b180:	stur	x2, [x29, #-24]
  41b184:	stur	w3, [x29, #-28]
  41b188:	stur	x4, [x29, #-40]
  41b18c:	str	x5, [sp, #48]
  41b190:	str	w6, [sp, #44]
  41b194:	str	w7, [sp, #40]
  41b198:	ldr	x9, [sp, #48]
  41b19c:	str	x8, [x9]
  41b1a0:	ldur	x9, [x29, #-40]
  41b1a4:	str	x8, [x9]
  41b1a8:	ldr	w10, [sp, #40]
  41b1ac:	and	w10, w10, #0x1000
  41b1b0:	cbz	w10, 41b1f4 <error@@Base+0x770>
  41b1b4:	ldur	x0, [x29, #-16]
  41b1b8:	ldur	x8, [x29, #-16]
  41b1bc:	str	x0, [sp, #16]
  41b1c0:	mov	x0, x8
  41b1c4:	bl	4017e0 <strlen@plt>
  41b1c8:	ldur	x2, [x29, #-24]
  41b1cc:	ldur	w3, [x29, #-28]
  41b1d0:	ldur	x4, [x29, #-40]
  41b1d4:	ldr	x5, [sp, #48]
  41b1d8:	ldr	x8, [sp, #16]
  41b1dc:	str	w0, [sp, #12]
  41b1e0:	mov	x0, x8
  41b1e4:	ldr	w1, [sp, #12]
  41b1e8:	bl	41b2e8 <error@@Base+0x864>
  41b1ec:	str	w0, [sp, #36]
  41b1f0:	b	41b280 <error@@Base+0x7fc>
  41b1f4:	ldr	w8, [sp, #44]
  41b1f8:	mov	w9, wzr
  41b1fc:	mov	w10, #0x1                   	// #1
  41b200:	cmp	w8, #0x0
  41b204:	csel	w8, w10, w9, ne  // ne = any
  41b208:	str	w8, [sp, #24]
  41b20c:	ldr	w8, [sp, #24]
  41b210:	orr	w8, w8, #0x4
  41b214:	str	w8, [sp, #24]
  41b218:	add	x3, sp, #0x1c
  41b21c:	str	wzr, [sp, #28]
  41b220:	ldur	w8, [x29, #-28]
  41b224:	str	w8, [sp, #32]
  41b228:	ldur	x0, [x29, #-8]
  41b22c:	ldur	x1, [x29, #-24]
  41b230:	ldr	w4, [sp, #24]
  41b234:	mov	x2, #0x1                   	// #1
  41b238:	bl	401b80 <regexec@plt>
  41b23c:	cmp	w0, #0x0
  41b240:	cset	w8, ne  // ne = any
  41b244:	eor	w8, w8, #0x1
  41b248:	and	w8, w8, #0x1
  41b24c:	str	w8, [sp, #36]
  41b250:	ldr	w8, [sp, #36]
  41b254:	cbz	w8, 41b280 <error@@Base+0x7fc>
  41b258:	ldur	x8, [x29, #-24]
  41b25c:	ldrsw	x9, [sp, #28]
  41b260:	add	x8, x8, x9
  41b264:	ldur	x9, [x29, #-40]
  41b268:	str	x8, [x9]
  41b26c:	ldur	x8, [x29, #-24]
  41b270:	ldrsw	x9, [sp, #32]
  41b274:	add	x8, x8, x9
  41b278:	ldr	x9, [sp, #48]
  41b27c:	str	x8, [x9]
  41b280:	ldr	w8, [sp, #40]
  41b284:	and	w8, w8, #0x100
  41b288:	cbnz	w8, 41b29c <error@@Base+0x818>
  41b28c:	ldr	w8, [sp, #36]
  41b290:	mov	w9, #0x1                   	// #1
  41b294:	str	w9, [sp, #8]
  41b298:	cbnz	w8, 41b2cc <error@@Base+0x848>
  41b29c:	ldr	w8, [sp, #40]
  41b2a0:	and	w8, w8, #0x100
  41b2a4:	mov	w9, #0x0                   	// #0
  41b2a8:	str	w9, [sp, #4]
  41b2ac:	cbz	w8, 41b2c4 <error@@Base+0x840>
  41b2b0:	ldr	w8, [sp, #36]
  41b2b4:	cmp	w8, #0x0
  41b2b8:	cset	w8, ne  // ne = any
  41b2bc:	eor	w8, w8, #0x1
  41b2c0:	str	w8, [sp, #4]
  41b2c4:	ldr	w8, [sp, #4]
  41b2c8:	str	w8, [sp, #8]
  41b2cc:	ldr	w8, [sp, #8]
  41b2d0:	and	w8, w8, #0x1
  41b2d4:	str	w8, [sp, #36]
  41b2d8:	ldr	w0, [sp, #36]
  41b2dc:	ldp	x29, x30, [sp, #96]
  41b2e0:	add	sp, sp, #0x70
  41b2e4:	ret
  41b2e8:	sub	sp, sp, #0x60
  41b2ec:	str	x0, [sp, #80]
  41b2f0:	str	w1, [sp, #76]
  41b2f4:	str	x2, [sp, #64]
  41b2f8:	str	w3, [sp, #60]
  41b2fc:	str	x4, [sp, #48]
  41b300:	str	x5, [sp, #40]
  41b304:	ldr	x8, [sp, #80]
  41b308:	ldrsw	x9, [sp, #76]
  41b30c:	add	x8, x8, x9
  41b310:	str	x8, [sp, #16]
  41b314:	ldr	x8, [sp, #64]
  41b318:	ldrsw	x9, [sp, #60]
  41b31c:	add	x8, x8, x9
  41b320:	str	x8, [sp, #8]
  41b324:	ldr	x8, [sp, #64]
  41b328:	ldr	x9, [sp, #8]
  41b32c:	cmp	x8, x9
  41b330:	b.cs	41b440 <error@@Base+0x9bc>  // b.hs, b.nlast
  41b334:	ldr	x8, [sp, #80]
  41b338:	str	x8, [sp, #32]
  41b33c:	ldr	x8, [sp, #64]
  41b340:	str	x8, [sp, #24]
  41b344:	ldr	x8, [sp, #32]
  41b348:	ldrb	w9, [x8]
  41b34c:	strb	w9, [sp, #7]
  41b350:	ldr	x8, [sp, #24]
  41b354:	ldrb	w9, [x8]
  41b358:	strb	w9, [sp, #6]
  41b35c:	adrp	x8, 440000 <PC+0x4798>
  41b360:	add	x8, x8, #0x230
  41b364:	ldr	w9, [x8]
  41b368:	cmp	w9, #0x2
  41b36c:	b.ne	41b398 <error@@Base+0x914>  // b.any
  41b370:	ldrb	w8, [sp, #7]
  41b374:	cmp	w8, #0x41
  41b378:	b.lt	41b398 <error@@Base+0x914>  // b.tstop
  41b37c:	ldrb	w8, [sp, #7]
  41b380:	cmp	w8, #0x5a
  41b384:	b.gt	41b398 <error@@Base+0x914>
  41b388:	ldrb	w8, [sp, #7]
  41b38c:	subs	w8, w8, #0x41
  41b390:	add	w8, w8, #0x61
  41b394:	strb	w8, [sp, #7]
  41b398:	ldrb	w8, [sp, #7]
  41b39c:	ldrb	w9, [sp, #6]
  41b3a0:	cmp	w8, w9
  41b3a4:	b.eq	41b3ac <error@@Base+0x928>  // b.none
  41b3a8:	b	41b3ec <error@@Base+0x968>
  41b3ac:	ldr	x8, [sp, #32]
  41b3b0:	ldr	x9, [sp, #16]
  41b3b4:	cmp	x8, x9
  41b3b8:	b.eq	41b3cc <error@@Base+0x948>  // b.none
  41b3bc:	ldr	x8, [sp, #24]
  41b3c0:	ldr	x9, [sp, #8]
  41b3c4:	cmp	x8, x9
  41b3c8:	b.ne	41b3d0 <error@@Base+0x94c>  // b.any
  41b3cc:	b	41b3ec <error@@Base+0x968>
  41b3d0:	ldr	x8, [sp, #32]
  41b3d4:	add	x8, x8, #0x1
  41b3d8:	str	x8, [sp, #32]
  41b3dc:	ldr	x8, [sp, #24]
  41b3e0:	add	x8, x8, #0x1
  41b3e4:	str	x8, [sp, #24]
  41b3e8:	b	41b344 <error@@Base+0x8c0>
  41b3ec:	ldr	x8, [sp, #32]
  41b3f0:	ldr	x9, [sp, #16]
  41b3f4:	cmp	x8, x9
  41b3f8:	b.ne	41b430 <error@@Base+0x9ac>  // b.any
  41b3fc:	ldr	x8, [sp, #48]
  41b400:	cbz	x8, 41b410 <error@@Base+0x98c>
  41b404:	ldr	x8, [sp, #64]
  41b408:	ldr	x9, [sp, #48]
  41b40c:	str	x8, [x9]
  41b410:	ldr	x8, [sp, #40]
  41b414:	cbz	x8, 41b424 <error@@Base+0x9a0>
  41b418:	ldr	x8, [sp, #24]
  41b41c:	ldr	x9, [sp, #40]
  41b420:	str	x8, [x9]
  41b424:	mov	w8, #0x1                   	// #1
  41b428:	str	w8, [sp, #92]
  41b42c:	b	41b444 <error@@Base+0x9c0>
  41b430:	ldr	x8, [sp, #64]
  41b434:	add	x8, x8, #0x1
  41b438:	str	x8, [sp, #64]
  41b43c:	b	41b324 <error@@Base+0x8a0>
  41b440:	str	wzr, [sp, #92]
  41b444:	ldr	w0, [sp, #92]
  41b448:	add	sp, sp, #0x60
  41b44c:	ret
  41b450:	adrp	x0, 426000 <winch@@Base+0x6e04>
  41b454:	add	x0, x0, #0x8fd
  41b458:	ret
  41b45c:	sub	sp, sp, #0x20
  41b460:	mov	w8, #0xfffffffd            	// #-3
  41b464:	adrp	x9, 440000 <PC+0x4798>
  41b468:	add	x9, x9, #0x1b8
  41b46c:	str	w0, [sp, #28]
  41b470:	ldr	w10, [sp, #28]
  41b474:	cmp	w10, w8
  41b478:	str	x9, [sp, #16]
  41b47c:	str	w10, [sp, #12]
  41b480:	b.eq	41b4e0 <error@@Base+0xa5c>  // b.none
  41b484:	b	41b488 <error@@Base+0xa04>
  41b488:	mov	w8, #0xfffffffe            	// #-2
  41b48c:	ldr	w9, [sp, #12]
  41b490:	cmp	w9, w8
  41b494:	b.eq	41b4cc <error@@Base+0xa48>  // b.none
  41b498:	b	41b49c <error@@Base+0xa18>
  41b49c:	mov	w8, #0xffffffff            	// #-1
  41b4a0:	ldr	w9, [sp, #12]
  41b4a4:	cmp	w9, w8
  41b4a8:	cset	w8, eq  // eq = none
  41b4ac:	eor	w8, w8, #0x1
  41b4b0:	tbnz	w8, #0, 41b4f8 <error@@Base+0xa74>
  41b4b4:	b	41b4b8 <error@@Base+0xa34>
  41b4b8:	ldr	x8, [sp, #16]
  41b4bc:	ldr	w9, [x8]
  41b4c0:	subs	w9, w9, #0x2
  41b4c4:	str	w9, [sp, #28]
  41b4c8:	b	41b4f8 <error@@Base+0xa74>
  41b4cc:	ldr	x8, [sp, #16]
  41b4d0:	ldr	w9, [x8]
  41b4d4:	subs	w9, w9, #0x1
  41b4d8:	str	w9, [sp, #28]
  41b4dc:	b	41b4f8 <error@@Base+0xa74>
  41b4e0:	ldr	x8, [sp, #16]
  41b4e4:	ldr	w9, [x8]
  41b4e8:	subs	w9, w9, #0x1
  41b4ec:	mov	w10, #0x2                   	// #2
  41b4f0:	sdiv	w9, w9, w10
  41b4f4:	str	w9, [sp, #28]
  41b4f8:	adrp	x8, 43f000 <PC+0x3798>
  41b4fc:	add	x8, x8, #0x8a0
  41b500:	ldr	x8, [x8]
  41b504:	ldrsw	x9, [sp, #28]
  41b508:	ldr	x0, [x8, x9, lsl #3]
  41b50c:	add	sp, sp, #0x20
  41b510:	ret
  41b514:	sub	sp, sp, #0x20
  41b518:	mov	w8, #0x1                   	// #1
  41b51c:	adrp	x9, 43f000 <PC+0x3798>
  41b520:	add	x9, x9, #0x8a0
  41b524:	str	x0, [sp, #24]
  41b528:	str	w8, [sp, #20]
  41b52c:	str	x9, [sp, #8]
  41b530:	ldr	w8, [sp, #20]
  41b534:	adrp	x9, 440000 <PC+0x4798>
  41b538:	add	x9, x9, #0x1b8
  41b53c:	ldr	w10, [x9]
  41b540:	cmp	w8, w10
  41b544:	b.ge	41b578 <error@@Base+0xaf4>  // b.tcont
  41b548:	ldr	x8, [sp, #8]
  41b54c:	ldr	x9, [x8]
  41b550:	ldrsw	x10, [sp, #20]
  41b554:	ldr	x9, [x9, x10, lsl #3]
  41b558:	ldr	x10, [x8]
  41b55c:	ldr	w11, [sp, #20]
  41b560:	subs	w11, w11, #0x1
  41b564:	str	x9, [x10, w11, sxtw #3]
  41b568:	ldr	w8, [sp, #20]
  41b56c:	add	w8, w8, #0x1
  41b570:	str	w8, [sp, #20]
  41b574:	b	41b530 <error@@Base+0xaac>
  41b578:	ldr	x8, [sp, #24]
  41b57c:	ldr	x9, [sp, #8]
  41b580:	ldr	x10, [x9]
  41b584:	adrp	x11, 440000 <PC+0x4798>
  41b588:	add	x11, x11, #0x1b8
  41b58c:	ldr	w12, [x11]
  41b590:	subs	w12, w12, #0x1
  41b594:	str	x8, [x10, w12, sxtw #3]
  41b598:	add	sp, sp, #0x20
  41b59c:	ret
  41b5a0:	sub	sp, sp, #0x20
  41b5a4:	adrp	x8, 440000 <PC+0x4798>
  41b5a8:	add	x8, x8, #0x1b8
  41b5ac:	adrp	x9, 43f000 <PC+0x3798>
  41b5b0:	add	x9, x9, #0x8a0
  41b5b4:	str	x0, [sp, #24]
  41b5b8:	ldr	w10, [x8]
  41b5bc:	subs	w10, w10, #0x1
  41b5c0:	str	w10, [sp, #20]
  41b5c4:	str	x9, [sp, #8]
  41b5c8:	ldr	w8, [sp, #20]
  41b5cc:	cmp	w8, #0x0
  41b5d0:	cset	w8, le
  41b5d4:	tbnz	w8, #0, 41b608 <error@@Base+0xb84>
  41b5d8:	ldr	x8, [sp, #8]
  41b5dc:	ldr	x9, [x8]
  41b5e0:	ldr	w10, [sp, #20]
  41b5e4:	subs	w10, w10, #0x1
  41b5e8:	ldr	x9, [x9, w10, sxtw #3]
  41b5ec:	ldr	x11, [x8]
  41b5f0:	ldrsw	x12, [sp, #20]
  41b5f4:	str	x9, [x11, x12, lsl #3]
  41b5f8:	ldr	w8, [sp, #20]
  41b5fc:	subs	w8, w8, #0x1
  41b600:	str	w8, [sp, #20]
  41b604:	b	41b5c8 <error@@Base+0xb44>
  41b608:	ldr	x8, [sp, #24]
  41b60c:	ldr	x9, [sp, #8]
  41b610:	ldr	x10, [x9]
  41b614:	str	x8, [x10]
  41b618:	add	sp, sp, #0x20
  41b61c:	ret
  41b620:	sub	sp, sp, #0x10
  41b624:	str	wzr, [sp, #12]
  41b628:	ldr	w8, [sp, #12]
  41b62c:	adrp	x9, 440000 <PC+0x4798>
  41b630:	add	x9, x9, #0x1b8
  41b634:	ldr	w10, [x9]
  41b638:	cmp	w8, w10
  41b63c:	b.ge	41b668 <error@@Base+0xbe4>  // b.tcont
  41b640:	adrp	x8, 43f000 <PC+0x3798>
  41b644:	add	x8, x8, #0x8a0
  41b648:	ldr	x8, [x8]
  41b64c:	ldrsw	x9, [sp, #12]
  41b650:	mov	x10, #0xffffffffffffffff    	// #-1
  41b654:	str	x10, [x8, x9, lsl #3]
  41b658:	ldr	w8, [sp, #12]
  41b65c:	add	w8, w8, #0x1
  41b660:	str	w8, [sp, #12]
  41b664:	b	41b628 <error@@Base+0xba4>
  41b668:	add	sp, sp, #0x10
  41b66c:	ret
  41b670:	sub	sp, sp, #0x30
  41b674:	stp	x29, x30, [sp, #32]
  41b678:	add	x29, sp, #0x20
  41b67c:	adrp	x8, 440000 <PC+0x4798>
  41b680:	add	x8, x8, #0x1b8
  41b684:	adrp	x9, 43f000 <PC+0x3798>
  41b688:	add	x9, x9, #0x8a8
  41b68c:	adrp	x10, 43f000 <PC+0x3798>
  41b690:	add	x10, x10, #0x8a0
  41b694:	ldr	w11, [x8]
  41b698:	ldr	w12, [x9]
  41b69c:	cmp	w11, w12
  41b6a0:	str	x8, [sp, #8]
  41b6a4:	str	x10, [sp]
  41b6a8:	b.gt	41b6b0 <error@@Base+0xc2c>
  41b6ac:	b	41b73c <error@@Base+0xcb8>
  41b6b0:	ldr	x8, [sp]
  41b6b4:	ldr	x9, [x8]
  41b6b8:	cbz	x9, 41b6dc <error@@Base+0xc58>
  41b6bc:	add	x0, sp, #0x10
  41b6c0:	mov	w8, wzr
  41b6c4:	mov	w1, w8
  41b6c8:	bl	41b748 <error@@Base+0xcc4>
  41b6cc:	ldr	x9, [sp]
  41b6d0:	ldr	x0, [x9]
  41b6d4:	bl	401ac0 <free@plt>
  41b6d8:	b	41b6e4 <error@@Base+0xc60>
  41b6dc:	mov	x8, #0xffffffffffffffff    	// #-1
  41b6e0:	str	x8, [sp, #16]
  41b6e4:	ldr	x8, [sp, #8]
  41b6e8:	ldr	w0, [x8]
  41b6ec:	mov	w1, #0x8                   	// #8
  41b6f0:	bl	40235c <setlocale@plt+0x6fc>
  41b6f4:	ldr	x8, [sp]
  41b6f8:	str	x0, [x8]
  41b6fc:	ldr	x9, [sp, #8]
  41b700:	ldr	w10, [x9]
  41b704:	adrp	x11, 43f000 <PC+0x3798>
  41b708:	add	x11, x11, #0x8a8
  41b70c:	str	w10, [x11]
  41b710:	bl	41b620 <error@@Base+0xb9c>
  41b714:	ldr	x8, [sp, #16]
  41b718:	mov	x9, #0xffffffffffffffff    	// #-1
  41b71c:	cmp	x8, x9
  41b720:	b.eq	41b73c <error@@Base+0xcb8>  // b.none
  41b724:	ldr	x8, [sp, #16]
  41b728:	ldr	x9, [sp]
  41b72c:	ldr	x10, [x9]
  41b730:	ldr	w11, [sp, #24]
  41b734:	subs	w11, w11, #0x1
  41b738:	str	x8, [x10, w11, sxtw #3]
  41b73c:	ldp	x29, x30, [sp, #32]
  41b740:	add	sp, sp, #0x30
  41b744:	ret
  41b748:	sub	sp, sp, #0x30
  41b74c:	adrp	x8, 43f000 <PC+0x3798>
  41b750:	add	x8, x8, #0x8a0
  41b754:	str	x0, [sp, #40]
  41b758:	str	w1, [sp, #36]
  41b75c:	ldr	w9, [sp, #36]
  41b760:	add	w10, w9, #0x2
  41b764:	cmp	w10, #0x1
  41b768:	str	x8, [sp, #16]
  41b76c:	str	w9, [sp, #12]
  41b770:	b.ls	41b7b4 <error@@Base+0xd30>  // b.plast
  41b774:	b	41b778 <error@@Base+0xcf4>
  41b778:	ldr	w8, [sp, #12]
  41b77c:	cmp	w8, #0x0
  41b780:	cset	w9, eq  // eq = none
  41b784:	eor	w9, w9, #0x1
  41b788:	tbnz	w9, #0, 41b7d8 <error@@Base+0xd54>
  41b78c:	b	41b790 <error@@Base+0xd0c>
  41b790:	str	wzr, [sp, #32]
  41b794:	mov	w8, #0x1                   	// #1
  41b798:	str	w8, [sp, #28]
  41b79c:	adrp	x9, 440000 <PC+0x4798>
  41b7a0:	add	x9, x9, #0x1b8
  41b7a4:	ldr	w8, [x9]
  41b7a8:	subs	w8, w8, #0x2
  41b7ac:	str	w8, [sp, #24]
  41b7b0:	b	41b80c <error@@Base+0xd88>
  41b7b4:	adrp	x8, 440000 <PC+0x4798>
  41b7b8:	add	x8, x8, #0x1b8
  41b7bc:	ldr	w9, [x8]
  41b7c0:	subs	w9, w9, #0x2
  41b7c4:	str	w9, [sp, #32]
  41b7c8:	mov	w9, #0xffffffff            	// #-1
  41b7cc:	str	w9, [sp, #28]
  41b7d0:	str	wzr, [sp, #24]
  41b7d4:	b	41b80c <error@@Base+0xd88>
  41b7d8:	ldr	w8, [sp, #36]
  41b7dc:	str	w8, [sp, #32]
  41b7e0:	ldr	x9, [sp, #16]
  41b7e4:	ldr	x10, [x9]
  41b7e8:	ldrsw	x11, [sp, #32]
  41b7ec:	ldr	x10, [x10, x11, lsl #3]
  41b7f0:	mov	x11, #0xffffffffffffffff    	// #-1
  41b7f4:	cmp	x10, x11
  41b7f8:	b.ne	41b80c <error@@Base+0xd88>  // b.any
  41b7fc:	ldr	x8, [sp, #40]
  41b800:	mov	x9, #0xffffffffffffffff    	// #-1
  41b804:	str	x9, [x8]
  41b808:	b	41b888 <error@@Base+0xe04>
  41b80c:	ldr	x8, [sp, #16]
  41b810:	ldr	x9, [x8]
  41b814:	ldrsw	x10, [sp, #32]
  41b818:	ldr	x9, [x9, x10, lsl #3]
  41b81c:	mov	x10, #0xffffffffffffffff    	// #-1
  41b820:	cmp	x9, x10
  41b824:	b.eq	41b854 <error@@Base+0xdd0>  // b.none
  41b828:	ldr	w8, [sp, #32]
  41b82c:	add	w8, w8, #0x1
  41b830:	ldr	x9, [sp, #40]
  41b834:	str	w8, [x9, #8]
  41b838:	ldr	x9, [sp, #16]
  41b83c:	ldr	x10, [x9]
  41b840:	ldrsw	x11, [sp, #32]
  41b844:	ldr	x10, [x10, x11, lsl #3]
  41b848:	ldr	x11, [sp, #40]
  41b84c:	str	x10, [x11]
  41b850:	b	41b888 <error@@Base+0xe04>
  41b854:	ldr	w8, [sp, #32]
  41b858:	ldr	w9, [sp, #24]
  41b85c:	cmp	w8, w9
  41b860:	b.ne	41b868 <error@@Base+0xde4>  // b.any
  41b864:	b	41b87c <error@@Base+0xdf8>
  41b868:	ldr	w8, [sp, #28]
  41b86c:	ldr	w9, [sp, #32]
  41b870:	add	w8, w9, w8
  41b874:	str	w8, [sp, #32]
  41b878:	b	41b80c <error@@Base+0xd88>
  41b87c:	ldr	x8, [sp, #40]
  41b880:	mov	x9, #0xffffffffffffffff    	// #-1
  41b884:	str	x9, [x8]
  41b888:	add	sp, sp, #0x30
  41b88c:	ret
  41b890:	sub	sp, sp, #0x20
  41b894:	adrp	x8, 43f000 <PC+0x3798>
  41b898:	add	x8, x8, #0x8a0
  41b89c:	str	x0, [sp, #16]
  41b8a0:	ldr	x9, [sp, #16]
  41b8a4:	ldr	x8, [x8]
  41b8a8:	ldr	x8, [x8]
  41b8ac:	cmp	x9, x8
  41b8b0:	b.ge	41b8c0 <error@@Base+0xe3c>  // b.tcont
  41b8b4:	mov	w8, #0xffffffff            	// #-1
  41b8b8:	str	w8, [sp, #28]
  41b8bc:	b	41b928 <error@@Base+0xea4>
  41b8c0:	mov	w8, #0x1                   	// #1
  41b8c4:	str	w8, [sp, #12]
  41b8c8:	ldr	w8, [sp, #12]
  41b8cc:	adrp	x9, 440000 <PC+0x4798>
  41b8d0:	add	x9, x9, #0x1b8
  41b8d4:	ldr	w10, [x9]
  41b8d8:	cmp	w8, w10
  41b8dc:	b.ge	41b920 <error@@Base+0xe9c>  // b.tcont
  41b8e0:	ldr	x8, [sp, #16]
  41b8e4:	adrp	x9, 43f000 <PC+0x3798>
  41b8e8:	add	x9, x9, #0x8a0
  41b8ec:	ldr	x9, [x9]
  41b8f0:	ldrsw	x10, [sp, #12]
  41b8f4:	ldr	x9, [x9, x10, lsl #3]
  41b8f8:	cmp	x8, x9
  41b8fc:	b.ge	41b910 <error@@Base+0xe8c>  // b.tcont
  41b900:	ldr	w8, [sp, #12]
  41b904:	subs	w8, w8, #0x1
  41b908:	str	w8, [sp, #28]
  41b90c:	b	41b928 <error@@Base+0xea4>
  41b910:	ldr	w8, [sp, #12]
  41b914:	add	w8, w8, #0x1
  41b918:	str	w8, [sp, #12]
  41b91c:	b	41b8c8 <error@@Base+0xe44>
  41b920:	mov	w8, #0xffffffff            	// #-1
  41b924:	str	w8, [sp, #28]
  41b928:	ldr	w0, [sp, #28]
  41b92c:	add	sp, sp, #0x20
  41b930:	ret
  41b934:	stp	x29, x30, [sp, #-16]!
  41b938:	mov	x29, sp
  41b93c:	adrp	x8, 440000 <PC+0x4798>
  41b940:	add	x8, x8, #0x1b8
  41b944:	mov	w9, wzr
  41b948:	ldr	w10, [x8]
  41b94c:	subs	w1, w10, #0x1
  41b950:	mov	w0, w9
  41b954:	bl	41b960 <error@@Base+0xedc>
  41b958:	ldp	x29, x30, [sp], #16
  41b95c:	ret
  41b960:	sub	sp, sp, #0x10
  41b964:	str	w0, [sp, #8]
  41b968:	str	w1, [sp, #4]
  41b96c:	ldr	w8, [sp, #8]
  41b970:	str	w8, [sp]
  41b974:	ldr	w8, [sp]
  41b978:	ldr	w9, [sp, #4]
  41b97c:	cmp	w8, w9
  41b980:	b.gt	41b9d4 <error@@Base+0xf50>
  41b984:	adrp	x8, 43f000 <PC+0x3798>
  41b988:	add	x8, x8, #0x8a0
  41b98c:	ldr	x8, [x8]
  41b990:	ldrsw	x9, [sp]
  41b994:	ldr	x8, [x8, x9, lsl #3]
  41b998:	mov	x9, #0xffffffffffffffff    	// #-1
  41b99c:	cmp	x8, x9
  41b9a0:	b.eq	41b9c4 <error@@Base+0xf40>  // b.none
  41b9a4:	adrp	x8, 43f000 <PC+0x3798>
  41b9a8:	add	x8, x8, #0x8a0
  41b9ac:	ldr	x8, [x8]
  41b9b0:	ldrsw	x9, [sp]
  41b9b4:	ldr	x8, [x8, x9, lsl #3]
  41b9b8:	cbz	x8, 41b9c4 <error@@Base+0xf40>
  41b9bc:	str	wzr, [sp, #12]
  41b9c0:	b	41b9dc <error@@Base+0xf58>
  41b9c4:	ldr	w8, [sp]
  41b9c8:	add	w8, w8, #0x1
  41b9cc:	str	w8, [sp]
  41b9d0:	b	41b974 <error@@Base+0xef0>
  41b9d4:	mov	w8, #0x1                   	// #1
  41b9d8:	str	w8, [sp, #12]
  41b9dc:	ldr	w0, [sp, #12]
  41b9e0:	add	sp, sp, #0x10
  41b9e4:	ret
  41b9e8:	sub	sp, sp, #0x10
  41b9ec:	adrp	x8, 440000 <PC+0x4798>
  41b9f0:	add	x8, x8, #0x1b8
  41b9f4:	str	w0, [sp, #12]
  41b9f8:	ldr	w9, [sp, #12]
  41b9fc:	cmp	w9, #0x0
  41ba00:	cset	w9, ge  // ge = tcont
  41ba04:	str	x8, [sp]
  41ba08:	tbnz	w9, #0, 41ba20 <error@@Base+0xf9c>
  41ba0c:	ldr	x8, [sp]
  41ba10:	ldr	w9, [x8]
  41ba14:	ldr	w10, [sp, #12]
  41ba18:	add	w9, w10, w9
  41ba1c:	str	w9, [sp, #12]
  41ba20:	ldr	w8, [sp, #12]
  41ba24:	cmp	w8, #0x0
  41ba28:	cset	w8, gt
  41ba2c:	tbnz	w8, #0, 41ba38 <error@@Base+0xfb4>
  41ba30:	mov	w8, #0x1                   	// #1
  41ba34:	str	w8, [sp, #12]
  41ba38:	ldr	w8, [sp, #12]
  41ba3c:	ldr	x9, [sp]
  41ba40:	ldr	w10, [x9]
  41ba44:	cmp	w8, w10
  41ba48:	b.le	41ba58 <error@@Base+0xfd4>
  41ba4c:	ldr	x8, [sp]
  41ba50:	ldr	w9, [x8]
  41ba54:	str	w9, [sp, #12]
  41ba58:	ldr	w8, [sp, #12]
  41ba5c:	subs	w0, w8, #0x1
  41ba60:	add	sp, sp, #0x10
  41ba64:	ret
  41ba68:	sub	sp, sp, #0x70
  41ba6c:	stp	x29, x30, [sp, #96]
  41ba70:	add	x29, sp, #0x60
  41ba74:	adrp	x0, 426000 <winch@@Base+0x6e04>
  41ba78:	add	x0, x0, #0xb81
  41ba7c:	adrp	x8, 440000 <PC+0x4798>
  41ba80:	add	x8, x8, #0x2d8
  41ba84:	adrp	x9, 43f000 <PC+0x3798>
  41ba88:	add	x9, x9, #0x35c
  41ba8c:	adrp	x10, 426000 <winch@@Base+0x6e04>
  41ba90:	add	x10, x10, #0xbb5
  41ba94:	adrp	x11, 426000 <winch@@Base+0x6e04>
  41ba98:	add	x11, x11, #0xbf0
  41ba9c:	adrp	x12, 426000 <winch@@Base+0x6e04>
  41baa0:	add	x12, x12, #0xc3d
  41baa4:	adrp	x13, 426000 <winch@@Base+0x6e04>
  41baa8:	add	x13, x13, #0xacc
  41baac:	adrp	x14, 43b000 <winch@@Base+0x1be04>
  41bab0:	add	x14, x14, #0x818
  41bab4:	adrp	x15, 426000 <winch@@Base+0x6e04>
  41bab8:	add	x15, x15, #0xb20
  41babc:	adrp	x16, 43b000 <winch@@Base+0x1be04>
  41bac0:	add	x16, x16, #0x820
  41bac4:	adrp	x17, 426000 <winch@@Base+0x6e04>
  41bac8:	add	x17, x17, #0xb70
  41bacc:	adrp	x18, 43b000 <winch@@Base+0x1be04>
  41bad0:	add	x18, x18, #0x828
  41bad4:	stur	x8, [x29, #-8]
  41bad8:	stur	x9, [x29, #-16]
  41badc:	stur	x10, [x29, #-24]
  41bae0:	stur	x11, [x29, #-32]
  41bae4:	stur	x12, [x29, #-40]
  41bae8:	str	x13, [sp, #48]
  41baec:	str	x14, [sp, #40]
  41baf0:	str	x15, [sp, #32]
  41baf4:	str	x16, [sp, #24]
  41baf8:	str	x17, [sp, #16]
  41bafc:	str	x18, [sp, #8]
  41bb00:	bl	402260 <setlocale@plt+0x600>
  41bb04:	ldur	x8, [x29, #-8]
  41bb08:	str	x0, [x8]
  41bb0c:	ldur	x9, [x29, #-16]
  41bb10:	ldr	w1, [x9]
  41bb14:	cmp	w1, #0x0
  41bb18:	ldur	x10, [x29, #-24]
  41bb1c:	ldur	x11, [x29, #-32]
  41bb20:	csel	x0, x10, x11, ne  // ne = any
  41bb24:	bl	402260 <setlocale@plt+0x600>
  41bb28:	ldur	x8, [x29, #-8]
  41bb2c:	str	x0, [x8, #8]
  41bb30:	ldur	x0, [x29, #-40]
  41bb34:	bl	402260 <setlocale@plt+0x600>
  41bb38:	ldur	x8, [x29, #-8]
  41bb3c:	str	x0, [x8, #16]
  41bb40:	ldr	x0, [sp, #48]
  41bb44:	bl	402260 <setlocale@plt+0x600>
  41bb48:	ldr	x8, [sp, #40]
  41bb4c:	str	x0, [x8]
  41bb50:	ldr	x0, [sp, #32]
  41bb54:	bl	402260 <setlocale@plt+0x600>
  41bb58:	ldr	x8, [sp, #24]
  41bb5c:	str	x0, [x8]
  41bb60:	ldr	x0, [sp, #16]
  41bb64:	bl	402260 <setlocale@plt+0x600>
  41bb68:	ldr	x8, [sp, #8]
  41bb6c:	str	x0, [x8]
  41bb70:	ldp	x29, x30, [sp, #96]
  41bb74:	add	sp, sp, #0x70
  41bb78:	ret
  41bb7c:	sub	sp, sp, #0x50
  41bb80:	stp	x29, x30, [sp, #64]
  41bb84:	add	x29, sp, #0x40
  41bb88:	adrp	x8, 43f000 <PC+0x3798>
  41bb8c:	add	x8, x8, #0x8b0
  41bb90:	adrp	x9, 440000 <PC+0x4798>
  41bb94:	add	x9, x9, #0xb0
  41bb98:	stur	x0, [x29, #-16]
  41bb9c:	stur	w1, [x29, #-20]
  41bba0:	str	x8, [x9]
  41bba4:	ldur	x10, [x29, #-16]
  41bba8:	ldrb	w11, [x10]
  41bbac:	str	x8, [sp, #16]
  41bbb0:	str	x9, [sp, #8]
  41bbb4:	cbnz	w11, 41bbc8 <error@@Base+0x1144>
  41bbb8:	adrp	x8, 420000 <winch@@Base+0xe04>
  41bbbc:	add	x8, x8, #0xeab
  41bbc0:	stur	x8, [x29, #-8]
  41bbc4:	b	41bdc4 <error@@Base+0x1340>
  41bbc8:	ldur	x8, [x29, #-16]
  41bbcc:	str	x8, [sp, #32]
  41bbd0:	ldr	x8, [sp, #32]
  41bbd4:	ldrb	w9, [x8]
  41bbd8:	cbz	w9, 41bd4c <error@@Base+0x12c8>
  41bbdc:	ldr	x8, [sp, #32]
  41bbe0:	ldrb	w9, [x8]
  41bbe4:	cmp	w9, #0x25
  41bbe8:	str	w9, [sp, #4]
  41bbec:	b.eq	41bcd4 <error@@Base+0x1250>  // b.none
  41bbf0:	b	41bbf4 <error@@Base+0x1170>
  41bbf4:	ldr	w8, [sp, #4]
  41bbf8:	cmp	w8, #0x2e
  41bbfc:	b.eq	41bcd0 <error@@Base+0x124c>  // b.none
  41bc00:	b	41bc04 <error@@Base+0x1180>
  41bc04:	ldr	w8, [sp, #4]
  41bc08:	cmp	w8, #0x3a
  41bc0c:	b.eq	41bcc0 <error@@Base+0x123c>  // b.none
  41bc10:	b	41bc14 <error@@Base+0x1190>
  41bc14:	ldr	w8, [sp, #4]
  41bc18:	cmp	w8, #0x3f
  41bc1c:	b.eq	41bc60 <error@@Base+0x11dc>  // b.none
  41bc20:	b	41bc24 <error@@Base+0x11a0>
  41bc24:	ldr	w8, [sp, #4]
  41bc28:	cmp	w8, #0x5c
  41bc2c:	b.eq	41bc44 <error@@Base+0x11c0>  // b.none
  41bc30:	b	41bc34 <error@@Base+0x11b0>
  41bc34:	ldr	x8, [sp, #32]
  41bc38:	ldrb	w0, [x8]
  41bc3c:	bl	41bdd4 <error@@Base+0x1350>
  41bc40:	b	41bd3c <error@@Base+0x12b8>
  41bc44:	ldr	x8, [sp, #32]
  41bc48:	add	x8, x8, #0x1
  41bc4c:	str	x8, [sp, #32]
  41bc50:	ldr	x8, [sp, #32]
  41bc54:	ldrb	w0, [x8]
  41bc58:	bl	41bdd4 <error@@Base+0x1350>
  41bc5c:	b	41bd3c <error@@Base+0x12b8>
  41bc60:	ldr	x8, [sp, #32]
  41bc64:	add	x9, x8, #0x1
  41bc68:	str	x9, [sp, #32]
  41bc6c:	ldrb	w10, [x8, #1]
  41bc70:	str	w10, [sp, #28]
  41bc74:	cbnz	w10, 41bc8c <error@@Base+0x1208>
  41bc78:	ldr	x8, [sp, #32]
  41bc7c:	mov	x9, #0xffffffffffffffff    	// #-1
  41bc80:	add	x8, x8, x9
  41bc84:	str	x8, [sp, #32]
  41bc88:	b	41bcbc <error@@Base+0x1238>
  41bc8c:	add	x1, sp, #0x18
  41bc90:	str	wzr, [sp, #24]
  41bc94:	ldr	x0, [sp, #32]
  41bc98:	bl	41be0c <error@@Base+0x1388>
  41bc9c:	str	x0, [sp, #32]
  41bca0:	ldr	w0, [sp, #28]
  41bca4:	ldr	w1, [sp, #24]
  41bca8:	bl	41bf68 <error@@Base+0x14e4>
  41bcac:	cbnz	w0, 41bcbc <error@@Base+0x1238>
  41bcb0:	ldr	x0, [sp, #32]
  41bcb4:	bl	41c228 <error@@Base+0x17a4>
  41bcb8:	str	x0, [sp, #32]
  41bcbc:	b	41bd3c <error@@Base+0x12b8>
  41bcc0:	ldr	x0, [sp, #32]
  41bcc4:	bl	41c228 <error@@Base+0x17a4>
  41bcc8:	str	x0, [sp, #32]
  41bccc:	b	41bd3c <error@@Base+0x12b8>
  41bcd0:	b	41bd3c <error@@Base+0x12b8>
  41bcd4:	ldr	x8, [sp, #32]
  41bcd8:	add	x9, x8, #0x1
  41bcdc:	str	x9, [sp, #32]
  41bce0:	ldrb	w10, [x8, #1]
  41bce4:	str	w10, [sp, #28]
  41bce8:	cbnz	w10, 41bd00 <error@@Base+0x127c>
  41bcec:	ldr	x8, [sp, #32]
  41bcf0:	mov	x9, #0xffffffffffffffff    	// #-1
  41bcf4:	add	x8, x8, x9
  41bcf8:	str	x8, [sp, #32]
  41bcfc:	b	41bd3c <error@@Base+0x12b8>
  41bd00:	add	x1, sp, #0x18
  41bd04:	str	wzr, [sp, #24]
  41bd08:	ldr	x0, [sp, #32]
  41bd0c:	bl	41be0c <error@@Base+0x1388>
  41bd10:	str	x0, [sp, #32]
  41bd14:	ldr	w0, [sp, #28]
  41bd18:	ldr	w1, [sp, #24]
  41bd1c:	ldur	x8, [x29, #-16]
  41bd20:	adrp	x9, 440000 <PC+0x4798>
  41bd24:	add	x9, x9, #0x180
  41bd28:	ldr	x9, [x9]
  41bd2c:	cmp	x8, x9
  41bd30:	cset	w10, eq  // eq = none
  41bd34:	and	w2, w10, #0x1
  41bd38:	bl	41c314 <error@@Base+0x1890>
  41bd3c:	ldr	x8, [sp, #32]
  41bd40:	add	x8, x8, #0x1
  41bd44:	str	x8, [sp, #32]
  41bd48:	b	41bbd0 <error@@Base+0x114c>
  41bd4c:	ldr	x8, [sp, #8]
  41bd50:	ldr	x9, [x8]
  41bd54:	ldr	x10, [sp, #16]
  41bd58:	cmp	x9, x10
  41bd5c:	b.ne	41bd70 <error@@Base+0x12ec>  // b.any
  41bd60:	adrp	x8, 420000 <winch@@Base+0xe04>
  41bd64:	add	x8, x8, #0xeab
  41bd68:	stur	x8, [x29, #-8]
  41bd6c:	b	41bdc4 <error@@Base+0x1340>
  41bd70:	ldur	w8, [x29, #-20]
  41bd74:	cmp	w8, #0x0
  41bd78:	cset	w8, le
  41bd7c:	tbnz	w8, #0, 41bdbc <error@@Base+0x1338>
  41bd80:	ldr	x8, [sp, #8]
  41bd84:	ldr	x9, [x8]
  41bd88:	ldursw	x10, [x29, #-20]
  41bd8c:	ldr	x11, [sp, #16]
  41bd90:	add	x10, x11, x10
  41bd94:	cmp	x9, x10
  41bd98:	b.cc	41bdbc <error@@Base+0x1338>  // b.lo, b.ul, b.last
  41bd9c:	ldr	x8, [sp, #8]
  41bda0:	ldr	x9, [x8]
  41bda4:	ldursw	x10, [x29, #-20]
  41bda8:	mov	x11, xzr
  41bdac:	subs	x10, x11, x10
  41bdb0:	add	x9, x9, x10
  41bdb4:	stur	x9, [x29, #-8]
  41bdb8:	b	41bdc4 <error@@Base+0x1340>
  41bdbc:	ldr	x8, [sp, #16]
  41bdc0:	stur	x8, [x29, #-8]
  41bdc4:	ldur	x0, [x29, #-8]
  41bdc8:	ldp	x29, x30, [sp, #64]
  41bdcc:	add	sp, sp, #0x50
  41bdd0:	ret
  41bdd4:	sub	sp, sp, #0x20
  41bdd8:	stp	x29, x30, [sp, #16]
  41bddc:	add	x29, sp, #0x10
  41bde0:	mov	w8, #0x0                   	// #0
  41bde4:	sub	x9, x29, #0x3
  41bde8:	sturb	w0, [x29, #-1]
  41bdec:	ldurb	w10, [x29, #-1]
  41bdf0:	sturb	w10, [x29, #-3]
  41bdf4:	strb	w8, [x9, #1]
  41bdf8:	mov	x0, x9
  41bdfc:	bl	41c900 <error@@Base+0x1e7c>
  41be00:	ldp	x29, x30, [sp, #16]
  41be04:	add	sp, sp, #0x20
  41be08:	ret
  41be0c:	sub	sp, sp, #0x30
  41be10:	stp	x29, x30, [sp, #32]
  41be14:	add	x29, sp, #0x20
  41be18:	stur	x0, [x29, #-8]
  41be1c:	str	x1, [sp, #16]
  41be20:	ldur	x8, [x29, #-8]
  41be24:	ldrb	w9, [x8]
  41be28:	cmp	w9, #0x50
  41be2c:	str	w9, [sp, #12]
  41be30:	b.eq	41be80 <error@@Base+0x13fc>  // b.none
  41be34:	b	41be38 <error@@Base+0x13b4>
  41be38:	ldr	w8, [sp, #12]
  41be3c:	cmp	w8, #0x62
  41be40:	b.eq	41be80 <error@@Base+0x13fc>  // b.none
  41be44:	b	41be48 <error@@Base+0x13c4>
  41be48:	ldr	w8, [sp, #12]
  41be4c:	cmp	w8, #0x64
  41be50:	b.eq	41be80 <error@@Base+0x13fc>  // b.none
  41be54:	b	41be58 <error@@Base+0x13d4>
  41be58:	ldr	w8, [sp, #12]
  41be5c:	cmp	w8, #0x6c
  41be60:	b.eq	41be80 <error@@Base+0x13fc>  // b.none
  41be64:	b	41be68 <error@@Base+0x13e4>
  41be68:	ldr	w8, [sp, #12]
  41be6c:	cmp	w8, #0x70
  41be70:	cset	w9, eq  // eq = none
  41be74:	eor	w9, w9, #0x1
  41be78:	tbnz	w9, #0, 41bf58 <error@@Base+0x14d4>
  41be7c:	b	41be80 <error@@Base+0x13fc>
  41be80:	ldur	x8, [x29, #-8]
  41be84:	add	x9, x8, #0x1
  41be88:	stur	x9, [x29, #-8]
  41be8c:	ldrb	w10, [x8, #1]
  41be90:	cmp	w10, #0x42
  41be94:	str	w10, [sp, #8]
  41be98:	b.eq	41bf14 <error@@Base+0x1490>  // b.none
  41be9c:	b	41bea0 <error@@Base+0x141c>
  41bea0:	ldr	w8, [sp, #8]
  41bea4:	cmp	w8, #0x62
  41bea8:	b.eq	41bf04 <error@@Base+0x1480>  // b.none
  41beac:	b	41beb0 <error@@Base+0x142c>
  41beb0:	ldr	w8, [sp, #8]
  41beb4:	cmp	w8, #0x6a
  41beb8:	b.eq	41bf24 <error@@Base+0x14a0>  // b.none
  41bebc:	b	41bec0 <error@@Base+0x143c>
  41bec0:	ldr	w8, [sp, #8]
  41bec4:	cmp	w8, #0x6d
  41bec8:	b.eq	41bef4 <error@@Base+0x1470>  // b.none
  41becc:	b	41bed0 <error@@Base+0x144c>
  41bed0:	ldr	w8, [sp, #8]
  41bed4:	cmp	w8, #0x74
  41bed8:	cset	w9, eq  // eq = none
  41bedc:	eor	w9, w9, #0x1
  41bee0:	tbnz	w9, #0, 41bf40 <error@@Base+0x14bc>
  41bee4:	b	41bee8 <error@@Base+0x1464>
  41bee8:	ldr	x8, [sp, #16]
  41beec:	str	wzr, [x8]
  41bef0:	b	41bf58 <error@@Base+0x14d4>
  41bef4:	ldr	x8, [sp, #16]
  41bef8:	mov	w9, #0xfffffffd            	// #-3
  41befc:	str	w9, [x8]
  41bf00:	b	41bf58 <error@@Base+0x14d4>
  41bf04:	ldr	x8, [sp, #16]
  41bf08:	mov	w9, #0xffffffff            	// #-1
  41bf0c:	str	w9, [x8]
  41bf10:	b	41bf58 <error@@Base+0x14d4>
  41bf14:	ldr	x8, [sp, #16]
  41bf18:	mov	w9, #0xfffffffe            	// #-2
  41bf1c:	str	w9, [x8]
  41bf20:	b	41bf58 <error@@Base+0x14d4>
  41bf24:	adrp	x8, 440000 <PC+0x4798>
  41bf28:	add	x8, x8, #0x26c
  41bf2c:	ldr	w0, [x8]
  41bf30:	bl	41b9e8 <error@@Base+0xf64>
  41bf34:	ldr	x8, [sp, #16]
  41bf38:	str	w0, [x8]
  41bf3c:	b	41bf58 <error@@Base+0x14d4>
  41bf40:	ldr	x8, [sp, #16]
  41bf44:	str	wzr, [x8]
  41bf48:	ldur	x8, [x29, #-8]
  41bf4c:	mov	x9, #0xffffffffffffffff    	// #-1
  41bf50:	add	x8, x8, x9
  41bf54:	stur	x8, [x29, #-8]
  41bf58:	ldur	x0, [x29, #-8]
  41bf5c:	ldp	x29, x30, [sp, #32]
  41bf60:	add	sp, sp, #0x30
  41bf64:	ret
  41bf68:	sub	sp, sp, #0x50
  41bf6c:	stp	x29, x30, [sp, #64]
  41bf70:	add	x29, sp, #0x40
  41bf74:	sturb	w0, [x29, #-5]
  41bf78:	stur	w1, [x29, #-12]
  41bf7c:	ldurb	w8, [x29, #-5]
  41bf80:	subs	w8, w8, #0x42
  41bf84:	mov	w9, w8
  41bf88:	ubfx	x9, x9, #0, #32
  41bf8c:	cmp	x9, #0x36
  41bf90:	str	x9, [sp, #32]
  41bf94:	b.hi	41c214 <error@@Base+0x1790>  // b.pmore
  41bf98:	adrp	x8, 426000 <winch@@Base+0x6e04>
  41bf9c:	add	x8, x8, #0x914
  41bfa0:	ldr	x11, [sp, #32]
  41bfa4:	ldrsw	x10, [x8, x11, lsl #2]
  41bfa8:	add	x9, x8, x10
  41bfac:	br	x9
  41bfb0:	adrp	x8, 440000 <PC+0x4798>
  41bfb4:	add	x8, x8, #0xb0
  41bfb8:	ldr	x8, [x8]
  41bfbc:	adrp	x9, 43f000 <PC+0x3798>
  41bfc0:	add	x9, x9, #0x8b0
  41bfc4:	cmp	x8, x9
  41bfc8:	cset	w10, hi  // hi = pmore
  41bfcc:	and	w10, w10, #0x1
  41bfd0:	stur	w10, [x29, #-4]
  41bfd4:	b	41c218 <error@@Base+0x1794>
  41bfd8:	ldur	w0, [x29, #-12]
  41bfdc:	bl	41c9b4 <error@@Base+0x1f30>
  41bfe0:	mov	x8, #0xffffffffffffffff    	// #-1
  41bfe4:	cmp	x0, x8
  41bfe8:	cset	w9, ne  // ne = any
  41bfec:	and	w9, w9, #0x1
  41bff0:	stur	w9, [x29, #-4]
  41bff4:	b	41c218 <error@@Base+0x1794>
  41bff8:	adrp	x8, 440000 <PC+0x4798>
  41bffc:	add	x8, x8, #0x220
  41c000:	ldr	w9, [x8]
  41c004:	cmp	w9, #0x0
  41c008:	cset	w9, ne  // ne = any
  41c00c:	and	w9, w9, #0x1
  41c010:	stur	w9, [x29, #-4]
  41c014:	b	41c218 <error@@Base+0x1794>
  41c018:	bl	410ce4 <clear@@Base+0xd1a4>
  41c01c:	stur	w0, [x29, #-4]
  41c020:	b	41c218 <error@@Base+0x1794>
  41c024:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41c028:	add	x8, x8, #0x878
  41c02c:	ldr	x0, [x8]
  41c030:	bl	411ad8 <clear@@Base+0xdf98>
  41c034:	adrp	x1, 420000 <winch@@Base+0xe04>
  41c038:	add	x1, x1, #0xca6
  41c03c:	bl	401aa0 <strcmp@plt>
  41c040:	cmp	w0, #0x0
  41c044:	cset	w9, ne  // ne = any
  41c048:	and	w9, w9, #0x1
  41c04c:	stur	w9, [x29, #-4]
  41c050:	b	41c218 <error@@Base+0x1794>
  41c054:	adrp	x8, 440000 <PC+0x4798>
  41c058:	add	x8, x8, #0x234
  41c05c:	ldr	w9, [x8]
  41c060:	cbnz	w9, 41c06c <error@@Base+0x15e8>
  41c064:	stur	wzr, [x29, #-4]
  41c068:	b	41c218 <error@@Base+0x1794>
  41c06c:	ldur	w0, [x29, #-12]
  41c070:	bl	4165a0 <clear@@Base+0x12a60>
  41c074:	cmp	x0, #0x0
  41c078:	cset	w8, ne  // ne = any
  41c07c:	and	w8, w8, #0x1
  41c080:	stur	w8, [x29, #-4]
  41c084:	b	41c218 <error@@Base+0x1794>
  41c088:	adrp	x8, 440000 <PC+0x4798>
  41c08c:	add	x8, x8, #0x234
  41c090:	ldr	w9, [x8]
  41c094:	mov	w10, #0x0                   	// #0
  41c098:	str	w10, [sp, #28]
  41c09c:	cbz	w9, 41c0b4 <error@@Base+0x1630>
  41c0a0:	bl	404e18 <clear@@Base+0x12d8>
  41c0a4:	mov	x8, #0xffffffffffffffff    	// #-1
  41c0a8:	cmp	x0, x8
  41c0ac:	cset	w9, ne  // ne = any
  41c0b0:	str	w9, [sp, #28]
  41c0b4:	ldr	w8, [sp, #28]
  41c0b8:	and	w8, w8, #0x1
  41c0bc:	stur	w8, [x29, #-4]
  41c0c0:	b	41c218 <error@@Base+0x1794>
  41c0c4:	bl	41f978 <winch@@Base+0x77c>
  41c0c8:	cbz	w0, 41c0e4 <error@@Base+0x1660>
  41c0cc:	bl	41f978 <winch@@Base+0x77c>
  41c0d0:	cmp	w0, #0x1
  41c0d4:	cset	w8, gt
  41c0d8:	and	w8, w8, #0x1
  41c0dc:	str	w8, [sp, #24]
  41c0e0:	b	41c0f8 <error@@Base+0x1674>
  41c0e4:	bl	4118f8 <clear@@Base+0xddb8>
  41c0e8:	cmp	w0, #0x1
  41c0ec:	cset	w8, gt
  41c0f0:	and	w8, w8, #0x1
  41c0f4:	str	w8, [sp, #24]
  41c0f8:	ldr	w8, [sp, #24]
  41c0fc:	stur	w8, [x29, #-4]
  41c100:	b	41c218 <error@@Base+0x1794>
  41c104:	bl	41f978 <winch@@Base+0x77c>
  41c108:	cbz	w0, 41c118 <error@@Base+0x1694>
  41c10c:	mov	w8, #0x1                   	// #1
  41c110:	str	w8, [sp, #20]
  41c114:	b	41c128 <error@@Base+0x16a4>
  41c118:	adrp	x8, 440000 <PC+0x4798>
  41c11c:	add	x8, x8, #0x190
  41c120:	ldr	w9, [x8]
  41c124:	str	w9, [sp, #20]
  41c128:	ldr	w8, [sp, #20]
  41c12c:	stur	w8, [x29, #-4]
  41c130:	b	41c218 <error@@Base+0x1794>
  41c134:	ldur	w0, [x29, #-12]
  41c138:	bl	41c9b4 <error@@Base+0x1f30>
  41c13c:	mov	x8, #0xffffffffffffffff    	// #-1
  41c140:	mov	w9, #0x0                   	// #0
  41c144:	cmp	x0, x8
  41c148:	str	w9, [sp, #16]
  41c14c:	b.eq	41c160 <error@@Base+0x16dc>  // b.none
  41c150:	bl	404e18 <clear@@Base+0x12d8>
  41c154:	cmp	x0, #0x0
  41c158:	cset	w8, gt
  41c15c:	str	w8, [sp, #16]
  41c160:	ldr	w8, [sp, #16]
  41c164:	and	w8, w8, #0x1
  41c168:	stur	w8, [x29, #-4]
  41c16c:	b	41c218 <error@@Base+0x1794>
  41c170:	ldur	w0, [x29, #-12]
  41c174:	bl	4165a0 <clear@@Base+0x12a60>
  41c178:	mov	w8, #0x0                   	// #0
  41c17c:	str	w8, [sp, #12]
  41c180:	cbz	x0, 41c1b4 <error@@Base+0x1730>
  41c184:	bl	404e18 <clear@@Base+0x12d8>
  41c188:	stur	x0, [x29, #-24]
  41c18c:	cmp	x0, #0x0
  41c190:	cset	w8, le
  41c194:	mov	w9, #0x0                   	// #0
  41c198:	str	w9, [sp, #12]
  41c19c:	tbnz	w8, #0, 41c1b4 <error@@Base+0x1730>
  41c1a0:	ldur	x0, [x29, #-24]
  41c1a4:	bl	415f74 <clear@@Base+0x12434>
  41c1a8:	cmp	x0, #0x0
  41c1ac:	cset	w8, ne  // ne = any
  41c1b0:	str	w8, [sp, #12]
  41c1b4:	ldr	w8, [sp, #12]
  41c1b8:	and	w8, w8, #0x1
  41c1bc:	stur	w8, [x29, #-4]
  41c1c0:	b	41c218 <error@@Base+0x1794>
  41c1c4:	bl	404e18 <clear@@Base+0x12d8>
  41c1c8:	mov	x8, #0xffffffffffffffff    	// #-1
  41c1cc:	cmp	x0, x8
  41c1d0:	cset	w9, ne  // ne = any
  41c1d4:	and	w9, w9, #0x1
  41c1d8:	stur	w9, [x29, #-4]
  41c1dc:	b	41c218 <error@@Base+0x1794>
  41c1e0:	bl	41f978 <winch@@Base+0x77c>
  41c1e4:	cbz	w0, 41c1f0 <error@@Base+0x176c>
  41c1e8:	stur	wzr, [x29, #-4]
  41c1ec:	b	41c218 <error@@Base+0x1794>
  41c1f0:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41c1f4:	add	x8, x8, #0x878
  41c1f8:	ldr	x0, [x8]
  41c1fc:	bl	411820 <clear@@Base+0xdce0>
  41c200:	cmp	x0, #0x0
  41c204:	cset	w9, ne  // ne = any
  41c208:	and	w9, w9, #0x1
  41c20c:	stur	w9, [x29, #-4]
  41c210:	b	41c218 <error@@Base+0x1794>
  41c214:	stur	wzr, [x29, #-4]
  41c218:	ldur	w0, [x29, #-4]
  41c21c:	ldp	x29, x30, [sp, #64]
  41c220:	add	sp, sp, #0x50
  41c224:	ret
  41c228:	sub	sp, sp, #0x20
  41c22c:	mov	w8, #0x1                   	// #1
  41c230:	str	x0, [sp, #16]
  41c234:	str	w8, [sp, #12]
  41c238:	ldr	x8, [sp, #16]
  41c23c:	add	x9, x8, #0x1
  41c240:	str	x9, [sp, #16]
  41c244:	ldrb	w10, [x8, #1]
  41c248:	str	w10, [sp, #8]
  41c24c:	cbz	w10, 41c2f0 <error@@Base+0x186c>
  41c250:	b	41c254 <error@@Base+0x17d0>
  41c254:	ldr	w8, [sp, #8]
  41c258:	cmp	w8, #0x2e
  41c25c:	b.eq	41c2c0 <error@@Base+0x183c>  // b.none
  41c260:	b	41c264 <error@@Base+0x17e0>
  41c264:	ldr	w8, [sp, #8]
  41c268:	cmp	w8, #0x3a
  41c26c:	b.eq	41c2a4 <error@@Base+0x1820>  // b.none
  41c270:	b	41c274 <error@@Base+0x17f0>
  41c274:	ldr	w8, [sp, #8]
  41c278:	cmp	w8, #0x3f
  41c27c:	b.eq	41c294 <error@@Base+0x1810>  // b.none
  41c280:	b	41c284 <error@@Base+0x1800>
  41c284:	ldr	w8, [sp, #8]
  41c288:	cmp	w8, #0x5c
  41c28c:	b.eq	41c2e0 <error@@Base+0x185c>  // b.none
  41c290:	b	41c304 <error@@Base+0x1880>
  41c294:	ldr	w8, [sp, #12]
  41c298:	add	w8, w8, #0x1
  41c29c:	str	w8, [sp, #12]
  41c2a0:	b	41c304 <error@@Base+0x1880>
  41c2a4:	ldr	w8, [sp, #12]
  41c2a8:	cmp	w8, #0x1
  41c2ac:	b.ne	41c2bc <error@@Base+0x1838>  // b.any
  41c2b0:	ldr	x8, [sp, #16]
  41c2b4:	str	x8, [sp, #24]
  41c2b8:	b	41c308 <error@@Base+0x1884>
  41c2bc:	b	41c304 <error@@Base+0x1880>
  41c2c0:	ldr	w8, [sp, #12]
  41c2c4:	subs	w8, w8, #0x1
  41c2c8:	str	w8, [sp, #12]
  41c2cc:	cbnz	w8, 41c2dc <error@@Base+0x1858>
  41c2d0:	ldr	x8, [sp, #16]
  41c2d4:	str	x8, [sp, #24]
  41c2d8:	b	41c308 <error@@Base+0x1884>
  41c2dc:	b	41c304 <error@@Base+0x1880>
  41c2e0:	ldr	x8, [sp, #16]
  41c2e4:	add	x8, x8, #0x1
  41c2e8:	str	x8, [sp, #16]
  41c2ec:	b	41c304 <error@@Base+0x1880>
  41c2f0:	ldr	x8, [sp, #16]
  41c2f4:	mov	x9, #0xffffffffffffffff    	// #-1
  41c2f8:	add	x8, x8, x9
  41c2fc:	str	x8, [sp, #24]
  41c300:	b	41c308 <error@@Base+0x1884>
  41c304:	b	41c238 <error@@Base+0x17b4>
  41c308:	ldr	x0, [sp, #24]
  41c30c:	add	sp, sp, #0x20
  41c310:	ret
  41c314:	sub	sp, sp, #0x80
  41c318:	stp	x29, x30, [sp, #112]
  41c31c:	add	x29, sp, #0x70
  41c320:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41c324:	add	x8, x8, #0x878
  41c328:	adrp	x9, 440000 <PC+0x4798>
  41c32c:	add	x9, x9, #0xb0
  41c330:	adrp	x10, 440000 <PC+0x4798>
  41c334:	add	x10, x10, #0x1b8
  41c338:	stur	w0, [x29, #-4]
  41c33c:	stur	w1, [x29, #-8]
  41c340:	stur	w2, [x29, #-12]
  41c344:	ldur	w11, [x29, #-4]
  41c348:	subs	w11, w11, #0x42
  41c34c:	mov	w12, w11
  41c350:	ubfx	x12, x12, #0, #32
  41c354:	cmp	x12, #0x36
  41c358:	str	x8, [sp, #32]
  41c35c:	str	x9, [sp, #24]
  41c360:	str	x10, [sp, #16]
  41c364:	str	x12, [sp, #8]
  41c368:	b.hi	41c788 <error@@Base+0x1d04>  // b.pmore
  41c36c:	adrp	x8, 426000 <winch@@Base+0x6e04>
  41c370:	add	x8, x8, #0x9f0
  41c374:	ldr	x11, [sp, #8]
  41c378:	ldrsw	x10, [x8, x11, lsl #2]
  41c37c:	add	x9, x8, x10
  41c380:	br	x9
  41c384:	ldur	w0, [x29, #-8]
  41c388:	bl	41c9b4 <error@@Base+0x1f30>
  41c38c:	stur	x0, [x29, #-24]
  41c390:	ldur	x8, [x29, #-24]
  41c394:	mov	x9, #0xffffffffffffffff    	// #-1
  41c398:	cmp	x8, x9
  41c39c:	b.eq	41c3ac <error@@Base+0x1928>  // b.none
  41c3a0:	ldur	x0, [x29, #-24]
  41c3a4:	bl	41ca70 <error@@Base+0x1fec>
  41c3a8:	b	41c3b0 <error@@Base+0x192c>
  41c3ac:	bl	41caa8 <error@@Base+0x2024>
  41c3b0:	b	41c788 <error@@Base+0x1d04>
  41c3b4:	adrp	x8, 440000 <PC+0x4798>
  41c3b8:	add	x8, x8, #0x220
  41c3bc:	ldr	w0, [x8]
  41c3c0:	bl	41cac4 <error@@Base+0x2040>
  41c3c4:	b	41c788 <error@@Base+0x1d04>
  41c3c8:	ldur	w0, [x29, #-8]
  41c3cc:	bl	4165a0 <clear@@Base+0x12a60>
  41c3d0:	stur	x0, [x29, #-48]
  41c3d4:	ldur	x8, [x29, #-48]
  41c3d8:	cmp	x8, #0x0
  41c3dc:	cset	w9, le
  41c3e0:	tbnz	w9, #0, 41c420 <error@@Base+0x199c>
  41c3e4:	ldr	x8, [sp, #16]
  41c3e8:	ldr	w9, [x8]
  41c3ec:	cmp	w9, #0x1
  41c3f0:	b.le	41c420 <error@@Base+0x199c>
  41c3f4:	ldur	x8, [x29, #-48]
  41c3f8:	subs	x8, x8, #0x1
  41c3fc:	ldr	x9, [sp, #16]
  41c400:	ldr	w10, [x9]
  41c404:	subs	w10, w10, #0x1
  41c408:	mov	w0, w10
  41c40c:	sxtw	x11, w0
  41c410:	sdiv	x8, x8, x11
  41c414:	add	x0, x8, #0x1
  41c418:	bl	41cafc <error@@Base+0x2078>
  41c41c:	b	41c424 <error@@Base+0x19a0>
  41c420:	bl	41caa8 <error@@Base+0x2024>
  41c424:	b	41c788 <error@@Base+0x1d04>
  41c428:	bl	404e18 <clear@@Base+0x12d8>
  41c42c:	stur	x0, [x29, #-32]
  41c430:	ldur	x8, [x29, #-32]
  41c434:	mov	x9, #0xffffffffffffffff    	// #-1
  41c438:	cmp	x8, x9
  41c43c:	b.ne	41c448 <error@@Base+0x19c4>  // b.any
  41c440:	bl	41caa8 <error@@Base+0x2024>
  41c444:	b	41c4b0 <error@@Base+0x1a2c>
  41c448:	ldur	x8, [x29, #-32]
  41c44c:	cbnz	x8, 41c460 <error@@Base+0x19dc>
  41c450:	mov	x8, xzr
  41c454:	mov	x0, x8
  41c458:	bl	41cafc <error@@Base+0x2078>
  41c45c:	b	41c4b0 <error@@Base+0x1a2c>
  41c460:	ldur	x8, [x29, #-32]
  41c464:	subs	x0, x8, #0x1
  41c468:	bl	415f74 <clear@@Base+0x12434>
  41c46c:	stur	x0, [x29, #-48]
  41c470:	ldur	x8, [x29, #-48]
  41c474:	cmp	x8, #0x0
  41c478:	cset	w9, gt
  41c47c:	tbnz	w9, #0, 41c488 <error@@Base+0x1a04>
  41c480:	bl	41caa8 <error@@Base+0x2024>
  41c484:	b	41c4b0 <error@@Base+0x1a2c>
  41c488:	ldur	x8, [x29, #-48]
  41c48c:	subs	x8, x8, #0x1
  41c490:	ldr	x9, [sp, #16]
  41c494:	ldr	w10, [x9]
  41c498:	subs	w10, w10, #0x1
  41c49c:	mov	w0, w10
  41c4a0:	sxtw	x11, w0
  41c4a4:	sdiv	x8, x8, x11
  41c4a8:	add	x0, x8, #0x1
  41c4ac:	bl	41cafc <error@@Base+0x2078>
  41c4b0:	b	41c788 <error@@Base+0x1d04>
  41c4b4:	adrp	x8, 440000 <PC+0x4798>
  41c4b8:	add	x8, x8, #0x198
  41c4bc:	ldr	x0, [x8]
  41c4c0:	bl	41c900 <error@@Base+0x1e7c>
  41c4c4:	b	41c788 <error@@Base+0x1d04>
  41c4c8:	ldr	x8, [sp, #32]
  41c4cc:	ldr	x0, [x8]
  41c4d0:	bl	411ad8 <clear@@Base+0xdf98>
  41c4d4:	bl	41c900 <error@@Base+0x1e7c>
  41c4d8:	b	41c788 <error@@Base+0x1d04>
  41c4dc:	ldr	x8, [sp, #32]
  41c4e0:	ldr	x0, [x8]
  41c4e4:	bl	411ad8 <clear@@Base+0xdf98>
  41c4e8:	bl	410c40 <clear@@Base+0xd100>
  41c4ec:	bl	41c900 <error@@Base+0x1e7c>
  41c4f0:	b	41c788 <error@@Base+0x1d04>
  41c4f4:	ldr	x8, [sp, #32]
  41c4f8:	ldr	x0, [x8]
  41c4fc:	bl	411ad8 <clear@@Base+0xdf98>
  41c500:	bl	40f7b8 <clear@@Base+0xbc78>
  41c504:	str	x0, [sp, #40]
  41c508:	ldr	x0, [sp, #40]
  41c50c:	bl	41c900 <error@@Base+0x1e7c>
  41c510:	ldr	x0, [sp, #40]
  41c514:	bl	401ac0 <free@plt>
  41c518:	b	41c788 <error@@Base+0x1d04>
  41c51c:	bl	41f978 <winch@@Base+0x77c>
  41c520:	cbz	w0, 41c530 <error@@Base+0x1aac>
  41c524:	bl	41f988 <winch@@Base+0x78c>
  41c528:	bl	41cac4 <error@@Base+0x2040>
  41c52c:	b	41c540 <error@@Base+0x1abc>
  41c530:	ldr	x8, [sp, #32]
  41c534:	ldr	x0, [x8]
  41c538:	bl	411b0c <clear@@Base+0xdfcc>
  41c53c:	bl	41cac4 <error@@Base+0x2040>
  41c540:	b	41c788 <error@@Base+0x1d04>
  41c544:	ldur	w0, [x29, #-8]
  41c548:	bl	4165a0 <clear@@Base+0x12a60>
  41c54c:	stur	x0, [x29, #-48]
  41c550:	ldur	x8, [x29, #-48]
  41c554:	cbz	x8, 41c564 <error@@Base+0x1ae0>
  41c558:	ldur	x0, [x29, #-48]
  41c55c:	bl	41cafc <error@@Base+0x2078>
  41c560:	b	41c568 <error@@Base+0x1ae4>
  41c564:	bl	41caa8 <error@@Base+0x2024>
  41c568:	b	41c788 <error@@Base+0x1d04>
  41c56c:	bl	404e18 <clear@@Base+0x12d8>
  41c570:	stur	x0, [x29, #-32]
  41c574:	ldur	x8, [x29, #-32]
  41c578:	mov	x9, #0xffffffffffffffff    	// #-1
  41c57c:	cmp	x8, x9
  41c580:	b.eq	41c5a4 <error@@Base+0x1b20>  // b.none
  41c584:	ldur	x8, [x29, #-32]
  41c588:	cbz	x8, 41c5a4 <error@@Base+0x1b20>
  41c58c:	ldur	x0, [x29, #-32]
  41c590:	bl	415f74 <clear@@Base+0x12434>
  41c594:	stur	x0, [x29, #-48]
  41c598:	cmp	x0, #0x0
  41c59c:	cset	w8, gt
  41c5a0:	tbnz	w8, #0, 41c5ac <error@@Base+0x1b28>
  41c5a4:	bl	41caa8 <error@@Base+0x2024>
  41c5a8:	b	41c5b8 <error@@Base+0x1b34>
  41c5ac:	ldur	x8, [x29, #-48]
  41c5b0:	subs	x0, x8, #0x1
  41c5b4:	bl	41cafc <error@@Base+0x2078>
  41c5b8:	b	41c788 <error@@Base+0x1d04>
  41c5bc:	bl	41f978 <winch@@Base+0x77c>
  41c5c0:	stur	w0, [x29, #-36]
  41c5c4:	ldur	w8, [x29, #-36]
  41c5c8:	cbz	w8, 41c5d8 <error@@Base+0x1b54>
  41c5cc:	ldur	w0, [x29, #-36]
  41c5d0:	bl	41cac4 <error@@Base+0x2040>
  41c5d4:	b	41c5e0 <error@@Base+0x1b5c>
  41c5d8:	bl	4118f8 <clear@@Base+0xddb8>
  41c5dc:	bl	41cac4 <error@@Base+0x2040>
  41c5e0:	b	41c788 <error@@Base+0x1d04>
  41c5e4:	ldur	w0, [x29, #-8]
  41c5e8:	bl	41c9b4 <error@@Base+0x1f30>
  41c5ec:	stur	x0, [x29, #-24]
  41c5f0:	bl	404e18 <clear@@Base+0x12d8>
  41c5f4:	stur	x0, [x29, #-32]
  41c5f8:	ldur	x8, [x29, #-24]
  41c5fc:	mov	x9, #0xffffffffffffffff    	// #-1
  41c600:	cmp	x8, x9
  41c604:	b.eq	41c62c <error@@Base+0x1ba8>  // b.none
  41c608:	ldur	x8, [x29, #-32]
  41c60c:	cmp	x8, #0x0
  41c610:	cset	w9, le
  41c614:	tbnz	w9, #0, 41c62c <error@@Base+0x1ba8>
  41c618:	ldur	x0, [x29, #-24]
  41c61c:	ldur	x1, [x29, #-32]
  41c620:	bl	41a37c <clear@@Base+0x1683c>
  41c624:	bl	41cac4 <error@@Base+0x2040>
  41c628:	b	41c630 <error@@Base+0x1bac>
  41c62c:	bl	41caa8 <error@@Base+0x2024>
  41c630:	b	41c788 <error@@Base+0x1d04>
  41c634:	ldur	w0, [x29, #-8]
  41c638:	bl	4165a0 <clear@@Base+0x12a60>
  41c63c:	stur	x0, [x29, #-48]
  41c640:	ldur	x8, [x29, #-48]
  41c644:	cbz	x8, 41c67c <error@@Base+0x1bf8>
  41c648:	bl	404e18 <clear@@Base+0x12d8>
  41c64c:	stur	x0, [x29, #-32]
  41c650:	mov	x8, #0xffffffffffffffff    	// #-1
  41c654:	cmp	x0, x8
  41c658:	b.eq	41c67c <error@@Base+0x1bf8>  // b.none
  41c65c:	ldur	x8, [x29, #-32]
  41c660:	cbz	x8, 41c67c <error@@Base+0x1bf8>
  41c664:	ldur	x0, [x29, #-32]
  41c668:	bl	415f74 <clear@@Base+0x12434>
  41c66c:	str	x0, [sp, #56]
  41c670:	cmp	x0, #0x0
  41c674:	cset	w8, gt
  41c678:	tbnz	w8, #0, 41c684 <error@@Base+0x1c00>
  41c67c:	bl	41caa8 <error@@Base+0x2024>
  41c680:	b	41c694 <error@@Base+0x1c10>
  41c684:	ldur	x0, [x29, #-48]
  41c688:	ldr	x1, [sp, #56]
  41c68c:	bl	41a37c <clear@@Base+0x1683c>
  41c690:	bl	41cac4 <error@@Base+0x2040>
  41c694:	b	41c788 <error@@Base+0x1d04>
  41c698:	bl	404e18 <clear@@Base+0x12d8>
  41c69c:	stur	x0, [x29, #-32]
  41c6a0:	ldur	x8, [x29, #-32]
  41c6a4:	mov	x9, #0xffffffffffffffff    	// #-1
  41c6a8:	cmp	x8, x9
  41c6ac:	b.eq	41c6bc <error@@Base+0x1c38>  // b.none
  41c6b0:	ldur	x0, [x29, #-32]
  41c6b4:	bl	41ca70 <error@@Base+0x1fec>
  41c6b8:	b	41c6c0 <error@@Base+0x1c3c>
  41c6bc:	bl	41caa8 <error@@Base+0x2024>
  41c6c0:	b	41c788 <error@@Base+0x1d04>
  41c6c4:	ldr	x8, [sp, #24]
  41c6c8:	ldr	x9, [x8]
  41c6cc:	adrp	x10, 43f000 <PC+0x3798>
  41c6d0:	add	x10, x10, #0x8b0
  41c6d4:	mov	w11, #0x0                   	// #0
  41c6d8:	cmp	x9, x10
  41c6dc:	str	w11, [sp, #4]
  41c6e0:	b.ls	41c6fc <error@@Base+0x1c78>  // b.plast
  41c6e4:	ldr	x8, [sp, #24]
  41c6e8:	ldr	x9, [x8]
  41c6ec:	ldurb	w10, [x9, #-1]
  41c6f0:	cmp	w10, #0x20
  41c6f4:	cset	w10, eq  // eq = none
  41c6f8:	str	w10, [sp, #4]
  41c6fc:	ldr	w8, [sp, #4]
  41c700:	tbnz	w8, #0, 41c708 <error@@Base+0x1c84>
  41c704:	b	41c720 <error@@Base+0x1c9c>
  41c708:	ldr	x8, [sp, #24]
  41c70c:	ldr	x9, [x8]
  41c710:	mov	x10, #0xffffffffffffffff    	// #-1
  41c714:	add	x9, x9, x10
  41c718:	str	x9, [x8]
  41c71c:	b	41c6c4 <error@@Base+0x1c40>
  41c720:	ldr	x8, [sp, #24]
  41c724:	ldr	x9, [x8]
  41c728:	mov	w10, #0x0                   	// #0
  41c72c:	strb	w10, [x9]
  41c730:	b	41c788 <error@@Base+0x1d04>
  41c734:	bl	41f978 <winch@@Base+0x77c>
  41c738:	cbz	w0, 41c74c <error@@Base+0x1cc8>
  41c73c:	adrp	x0, 421000 <winch@@Base+0x1e04>
  41c740:	add	x0, x0, #0xdb4
  41c744:	bl	41c900 <error@@Base+0x1e7c>
  41c748:	b	41c758 <error@@Base+0x1cd4>
  41c74c:	adrp	x0, 425000 <winch@@Base+0x5e04>
  41c750:	add	x0, x0, #0x37a
  41c754:	bl	41c900 <error@@Base+0x1e7c>
  41c758:	b	41c788 <error@@Base+0x1d04>
  41c75c:	ldr	x8, [sp, #32]
  41c760:	ldr	x0, [x8]
  41c764:	bl	411820 <clear@@Base+0xdce0>
  41c768:	str	x0, [sp, #48]
  41c76c:	ldr	x8, [sp, #48]
  41c770:	cbz	x8, 41c784 <error@@Base+0x1d00>
  41c774:	ldr	x0, [sp, #48]
  41c778:	bl	411ad8 <clear@@Base+0xdf98>
  41c77c:	bl	41c900 <error@@Base+0x1e7c>
  41c780:	b	41c788 <error@@Base+0x1d04>
  41c784:	bl	41caa8 <error@@Base+0x2024>
  41c788:	ldp	x29, x30, [sp, #112]
  41c78c:	add	sp, sp, #0x80
  41c790:	ret
  41c794:	stp	x29, x30, [sp, #-16]!
  41c798:	mov	x29, sp
  41c79c:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41c7a0:	add	x8, x8, #0x818
  41c7a4:	mov	w9, wzr
  41c7a8:	ldr	x0, [x8]
  41c7ac:	mov	w1, w9
  41c7b0:	bl	41bb7c <error@@Base+0x10f8>
  41c7b4:	ldp	x29, x30, [sp], #16
  41c7b8:	ret
  41c7bc:	sub	sp, sp, #0x30
  41c7c0:	stp	x29, x30, [sp, #32]
  41c7c4:	add	x29, sp, #0x20
  41c7c8:	adrp	x8, 43f000 <PC+0x3798>
  41c7cc:	add	x8, x8, #0x35c
  41c7d0:	ldr	w9, [x8]
  41c7d4:	cbnz	w9, 41c7ec <error@@Base+0x1d68>
  41c7d8:	adrp	x8, 440000 <PC+0x4798>
  41c7dc:	add	x8, x8, #0x294
  41c7e0:	ldr	w9, [x8]
  41c7e4:	str	w9, [sp, #16]
  41c7e8:	b	41c80c <error@@Base+0x1d88>
  41c7ec:	adrp	x8, 440000 <PC+0x4798>
  41c7f0:	add	x8, x8, #0x294
  41c7f4:	ldr	w9, [x8]
  41c7f8:	mov	w10, wzr
  41c7fc:	mov	w11, #0x1                   	// #1
  41c800:	cmp	w9, #0x0
  41c804:	csel	w9, w10, w11, ne  // ne = any
  41c808:	str	w9, [sp, #16]
  41c80c:	ldr	w8, [sp, #16]
  41c810:	stur	w8, [x29, #-12]
  41c814:	bl	405ef8 <clear@@Base+0x23b8>
  41c818:	and	w8, w0, #0x8
  41c81c:	cbz	w8, 41c834 <error@@Base+0x1db0>
  41c820:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41c824:	add	x8, x8, #0x820
  41c828:	ldr	x8, [x8]
  41c82c:	str	x8, [sp, #8]
  41c830:	b	41c854 <error@@Base+0x1dd0>
  41c834:	ldursw	x8, [x29, #-12]
  41c838:	mov	x9, #0x8                   	// #8
  41c83c:	mul	x8, x9, x8
  41c840:	adrp	x9, 440000 <PC+0x4798>
  41c844:	add	x9, x9, #0x2d8
  41c848:	add	x8, x9, x8
  41c84c:	ldr	x8, [x8]
  41c850:	str	x8, [sp, #8]
  41c854:	ldr	x8, [sp, #8]
  41c858:	adrp	x9, 440000 <PC+0x4798>
  41c85c:	add	x9, x9, #0x1c4
  41c860:	ldr	w10, [x9]
  41c864:	adrp	x9, 440000 <PC+0x4798>
  41c868:	add	x9, x9, #0x1ac
  41c86c:	ldr	w11, [x9]
  41c870:	subs	w10, w10, w11
  41c874:	adrp	x9, 440000 <PC+0x4798>
  41c878:	add	x9, x9, #0x1c8
  41c87c:	ldr	w11, [x9]
  41c880:	subs	w10, w10, w11
  41c884:	subs	w1, w10, #0x2
  41c888:	mov	x0, x8
  41c88c:	bl	41bb7c <error@@Base+0x10f8>
  41c890:	stur	x0, [x29, #-8]
  41c894:	adrp	x8, 440000 <PC+0x4798>
  41c898:	add	x8, x8, #0x190
  41c89c:	str	wzr, [x8]
  41c8a0:	ldur	x0, [x29, #-8]
  41c8a4:	ldp	x29, x30, [sp, #32]
  41c8a8:	add	sp, sp, #0x30
  41c8ac:	ret
  41c8b0:	stp	x29, x30, [sp, #-16]!
  41c8b4:	mov	x29, sp
  41c8b8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41c8bc:	add	x8, x8, #0x828
  41c8c0:	adrp	x9, 440000 <PC+0x4798>
  41c8c4:	add	x9, x9, #0x1c4
  41c8c8:	adrp	x10, 440000 <PC+0x4798>
  41c8cc:	add	x10, x10, #0x1ac
  41c8d0:	adrp	x11, 440000 <PC+0x4798>
  41c8d4:	add	x11, x11, #0x1c8
  41c8d8:	ldr	x0, [x8]
  41c8dc:	ldr	w12, [x9]
  41c8e0:	ldr	w13, [x10]
  41c8e4:	subs	w12, w12, w13
  41c8e8:	ldr	w13, [x11]
  41c8ec:	subs	w12, w12, w13
  41c8f0:	subs	w1, w12, #0x2
  41c8f4:	bl	41bb7c <error@@Base+0x10f8>
  41c8f8:	ldp	x29, x30, [sp], #16
  41c8fc:	ret
  41c900:	sub	sp, sp, #0x40
  41c904:	stp	x29, x30, [sp, #48]
  41c908:	add	x29, sp, #0x30
  41c90c:	adrp	x8, 440000 <PC+0x4798>
  41c910:	add	x8, x8, #0xb0
  41c914:	adrp	x9, 43f000 <PC+0x3798>
  41c918:	add	x9, x9, #0x8b0
  41c91c:	add	x9, x9, #0x800
  41c920:	mov	x10, x9
  41c924:	stur	x0, [x29, #-8]
  41c928:	ldur	x0, [x29, #-8]
  41c92c:	str	x8, [sp, #24]
  41c930:	str	x9, [sp, #16]
  41c934:	str	x10, [sp, #8]
  41c938:	bl	4017e0 <strlen@plt>
  41c93c:	stur	w0, [x29, #-12]
  41c940:	ldr	x8, [sp, #24]
  41c944:	ldr	x9, [x8]
  41c948:	ldursw	x10, [x29, #-12]
  41c94c:	add	x9, x9, x10
  41c950:	ldr	x10, [sp, #16]
  41c954:	cmp	x9, x10
  41c958:	b.cc	41c974 <error@@Base+0x1ef0>  // b.lo, b.ul, b.last
  41c95c:	ldr	x8, [sp, #24]
  41c960:	ldr	x9, [x8]
  41c964:	ldr	x10, [sp, #8]
  41c968:	subs	x9, x10, x9
  41c96c:	subs	x9, x9, #0x1
  41c970:	stur	w9, [x29, #-12]
  41c974:	ldr	x8, [sp, #24]
  41c978:	ldr	x0, [x8]
  41c97c:	ldur	x1, [x29, #-8]
  41c980:	ldursw	x2, [x29, #-12]
  41c984:	bl	401bc0 <strncpy@plt>
  41c988:	ldursw	x8, [x29, #-12]
  41c98c:	ldr	x9, [sp, #24]
  41c990:	ldr	x10, [x9]
  41c994:	add	x8, x10, x8
  41c998:	str	x8, [x9]
  41c99c:	ldr	x8, [x9]
  41c9a0:	mov	w11, #0x0                   	// #0
  41c9a4:	strb	w11, [x8]
  41c9a8:	ldp	x29, x30, [sp, #48]
  41c9ac:	add	sp, sp, #0x40
  41c9b0:	ret
  41c9b4:	sub	sp, sp, #0x30
  41c9b8:	stp	x29, x30, [sp, #32]
  41c9bc:	add	x29, sp, #0x20
  41c9c0:	stur	w0, [x29, #-4]
  41c9c4:	ldur	w0, [x29, #-4]
  41c9c8:	bl	41b45c <error@@Base+0x9d8>
  41c9cc:	str	x0, [sp, #16]
  41c9d0:	ldr	x8, [sp, #16]
  41c9d4:	mov	x9, #0xffffffffffffffff    	// #-1
  41c9d8:	mov	w10, #0x0                   	// #0
  41c9dc:	cmp	x8, x9
  41c9e0:	str	w10, [sp, #12]
  41c9e4:	b.ne	41ca20 <error@@Base+0x1f9c>  // b.any
  41c9e8:	ldur	w8, [x29, #-4]
  41c9ec:	cmp	w8, #0x0
  41c9f0:	cset	w8, lt  // lt = tstop
  41c9f4:	mov	w9, #0x0                   	// #0
  41c9f8:	str	w9, [sp, #12]
  41c9fc:	tbnz	w8, #0, 41ca20 <error@@Base+0x1f9c>
  41ca00:	ldur	w8, [x29, #-4]
  41ca04:	adrp	x9, 440000 <PC+0x4798>
  41ca08:	add	x9, x9, #0x1b8
  41ca0c:	ldr	w10, [x9]
  41ca10:	subs	w10, w10, #0x1
  41ca14:	cmp	w8, w10
  41ca18:	cset	w8, lt  // lt = tstop
  41ca1c:	str	w8, [sp, #12]
  41ca20:	ldr	w8, [sp, #12]
  41ca24:	tbnz	w8, #0, 41ca2c <error@@Base+0x1fa8>
  41ca28:	b	41ca48 <error@@Base+0x1fc4>
  41ca2c:	ldur	w8, [x29, #-4]
  41ca30:	add	w8, w8, #0x1
  41ca34:	stur	w8, [x29, #-4]
  41ca38:	mov	w0, w8
  41ca3c:	bl	41b45c <error@@Base+0x9d8>
  41ca40:	str	x0, [sp, #16]
  41ca44:	b	41c9d0 <error@@Base+0x1f4c>
  41ca48:	ldr	x8, [sp, #16]
  41ca4c:	mov	x9, #0xffffffffffffffff    	// #-1
  41ca50:	cmp	x8, x9
  41ca54:	b.ne	41ca60 <error@@Base+0x1fdc>  // b.any
  41ca58:	bl	404e18 <clear@@Base+0x12d8>
  41ca5c:	str	x0, [sp, #16]
  41ca60:	ldr	x0, [sp, #16]
  41ca64:	ldp	x29, x30, [sp, #32]
  41ca68:	add	sp, sp, #0x30
  41ca6c:	ret
  41ca70:	sub	sp, sp, #0x40
  41ca74:	stp	x29, x30, [sp, #48]
  41ca78:	add	x29, sp, #0x30
  41ca7c:	add	x8, sp, #0x11
  41ca80:	stur	x0, [x29, #-8]
  41ca84:	ldur	x0, [x29, #-8]
  41ca88:	mov	x1, x8
  41ca8c:	str	x8, [sp, #8]
  41ca90:	bl	41a690 <clear@@Base+0x16b50>
  41ca94:	ldr	x0, [sp, #8]
  41ca98:	bl	41c900 <error@@Base+0x1e7c>
  41ca9c:	ldp	x29, x30, [sp, #48]
  41caa0:	add	sp, sp, #0x40
  41caa4:	ret
  41caa8:	stp	x29, x30, [sp, #-16]!
  41caac:	mov	x29, sp
  41cab0:	adrp	x0, 421000 <winch@@Base+0x1e04>
  41cab4:	add	x0, x0, #0x7fd
  41cab8:	bl	41c900 <error@@Base+0x1e7c>
  41cabc:	ldp	x29, x30, [sp], #16
  41cac0:	ret
  41cac4:	sub	sp, sp, #0x30
  41cac8:	stp	x29, x30, [sp, #32]
  41cacc:	add	x29, sp, #0x20
  41cad0:	add	x8, sp, #0xf
  41cad4:	stur	w0, [x29, #-4]
  41cad8:	ldur	w0, [x29, #-4]
  41cadc:	mov	x1, x8
  41cae0:	str	x8, [sp]
  41cae4:	bl	41a848 <clear@@Base+0x16d08>
  41cae8:	ldr	x0, [sp]
  41caec:	bl	41c900 <error@@Base+0x1e7c>
  41caf0:	ldp	x29, x30, [sp, #32]
  41caf4:	add	sp, sp, #0x30
  41caf8:	ret
  41cafc:	sub	sp, sp, #0x40
  41cb00:	stp	x29, x30, [sp, #48]
  41cb04:	add	x29, sp, #0x30
  41cb08:	add	x8, sp, #0x11
  41cb0c:	stur	x0, [x29, #-8]
  41cb10:	ldur	x0, [x29, #-8]
  41cb14:	mov	x1, x8
  41cb18:	str	x8, [sp, #8]
  41cb1c:	bl	41a76c <clear@@Base+0x16c2c>
  41cb20:	ldr	x0, [sp, #8]
  41cb24:	bl	41c900 <error@@Base+0x1e7c>
  41cb28:	ldp	x29, x30, [sp, #48]
  41cb2c:	add	sp, sp, #0x40
  41cb30:	ret
  41cb34:	sub	sp, sp, #0x20
  41cb38:	stp	x29, x30, [sp, #16]
  41cb3c:	add	x29, sp, #0x10
  41cb40:	adrp	x0, 440000 <PC+0x4798>
  41cb44:	add	x0, x0, #0xb8
  41cb48:	adrp	x8, 440000 <PC+0x4798>
  41cb4c:	add	x8, x8, #0xd0
  41cb50:	str	x8, [sp, #8]
  41cb54:	bl	41cb6c <error@@Base+0x20e8>
  41cb58:	ldr	x0, [sp, #8]
  41cb5c:	bl	41cb6c <error@@Base+0x20e8>
  41cb60:	ldp	x29, x30, [sp, #16]
  41cb64:	add	sp, sp, #0x20
  41cb68:	ret
  41cb6c:	sub	sp, sp, #0x10
  41cb70:	mov	x8, xzr
  41cb74:	str	x0, [sp, #8]
  41cb78:	ldr	x9, [sp, #8]
  41cb7c:	str	x8, [x9]
  41cb80:	ldr	x9, [sp, #8]
  41cb84:	str	x8, [x9, #8]
  41cb88:	ldr	x8, [sp, #8]
  41cb8c:	str	wzr, [x8, #16]
  41cb90:	add	sp, sp, #0x10
  41cb94:	ret
  41cb98:	sub	sp, sp, #0x30
  41cb9c:	stp	x29, x30, [sp, #32]
  41cba0:	add	x29, sp, #0x20
  41cba4:	adrp	x8, 440000 <PC+0x4798>
  41cba8:	add	x8, x8, #0x208
  41cbac:	adrp	x9, 440000 <PC+0x4798>
  41cbb0:	add	x9, x9, #0xe8
  41cbb4:	stur	w0, [x29, #-4]
  41cbb8:	ldr	w10, [x8]
  41cbbc:	str	x9, [sp]
  41cbc0:	cbz	w10, 41cbc8 <error@@Base+0x2144>
  41cbc4:	bl	412c18 <clear@@Base+0xf0d8>
  41cbc8:	ldr	x8, [sp]
  41cbcc:	ldr	w9, [x8]
  41cbd0:	str	w9, [sp, #12]
  41cbd4:	ldur	w9, [x29, #-4]
  41cbd8:	cbnz	w9, 41cbf8 <error@@Base+0x2174>
  41cbdc:	ldr	x8, [sp]
  41cbe0:	ldr	w9, [x8]
  41cbe4:	cbz	w9, 41cbec <error@@Base+0x2168>
  41cbe8:	b	41cc98 <error@@Base+0x2214>
  41cbec:	mov	w8, #0x1                   	// #1
  41cbf0:	ldr	x9, [sp]
  41cbf4:	str	w8, [x9]
  41cbf8:	adrp	x8, 440000 <PC+0x4798>
  41cbfc:	add	x8, x8, #0x1d8
  41cc00:	ldr	w9, [x8]
  41cc04:	cbnz	w9, 41cc1c <error@@Base+0x2198>
  41cc08:	bl	412c18 <clear@@Base+0xf0d8>
  41cc0c:	ldr	w8, [sp, #12]
  41cc10:	ldr	x9, [sp]
  41cc14:	str	w8, [x9]
  41cc18:	b	41cc98 <error@@Base+0x2214>
  41cc1c:	stur	wzr, [x29, #-8]
  41cc20:	ldur	w8, [x29, #-8]
  41cc24:	adrp	x9, 440000 <PC+0x4798>
  41cc28:	add	x9, x9, #0x1b8
  41cc2c:	ldr	w10, [x9]
  41cc30:	add	w10, w10, #0x0
  41cc34:	subs	w10, w10, #0x1
  41cc38:	cmp	w8, w10
  41cc3c:	b.ge	41cc88 <error@@Base+0x2204>  // b.tcont
  41cc40:	ldur	w0, [x29, #-8]
  41cc44:	bl	41b45c <error@@Base+0x9d8>
  41cc48:	str	x0, [sp, #16]
  41cc4c:	ldr	x8, [sp, #16]
  41cc50:	mov	x9, #0xffffffffffffffff    	// #-1
  41cc54:	cmp	x8, x9
  41cc58:	b.ne	41cc60 <error@@Base+0x21dc>  // b.any
  41cc5c:	b	41cc78 <error@@Base+0x21f4>
  41cc60:	ldr	x0, [sp, #16]
  41cc64:	bl	411da4 <clear@@Base+0xe264>
  41cc68:	ldur	w8, [x29, #-8]
  41cc6c:	mov	w0, w8
  41cc70:	bl	403a50 <setlocale@plt+0x1df0>
  41cc74:	bl	41a46c <clear@@Base+0x1692c>
  41cc78:	ldur	w8, [x29, #-8]
  41cc7c:	add	w8, w8, #0x1
  41cc80:	stur	w8, [x29, #-8]
  41cc84:	b	41cc20 <error@@Base+0x219c>
  41cc88:	bl	403a0c <setlocale@plt+0x1dac>
  41cc8c:	ldr	w8, [sp, #12]
  41cc90:	ldr	x9, [sp]
  41cc94:	str	w8, [x9]
  41cc98:	ldp	x29, x30, [sp, #32]
  41cc9c:	add	sp, sp, #0x30
  41cca0:	ret
  41cca4:	sub	sp, sp, #0x50
  41cca8:	stp	x29, x30, [sp, #64]
  41ccac:	add	x29, sp, #0x40
  41ccb0:	adrp	x8, 438000 <winch@@Base+0x18e04>
  41ccb4:	add	x8, x8, #0x260
  41ccb8:	mov	x9, #0xffffffffffffffff    	// #-1
  41ccbc:	str	wzr, [sp, #20]
  41ccc0:	ldr	x10, [x8]
  41ccc4:	cmp	x10, x9
  41ccc8:	str	x8, [sp, #8]
  41cccc:	b.ne	41ccd4 <error@@Base+0x2250>  // b.any
  41ccd0:	b	41cde8 <error@@Base+0x2364>
  41ccd4:	ldr	x8, [sp, #8]
  41ccd8:	ldr	x9, [x8]
  41ccdc:	stur	x9, [x29, #-16]
  41cce0:	adrp	x9, 438000 <winch@@Base+0x18e04>
  41cce4:	add	x9, x9, #0x268
  41cce8:	ldr	x10, [x9]
  41ccec:	stur	x10, [x29, #-24]
  41ccf0:	mov	x10, #0xffffffffffffffff    	// #-1
  41ccf4:	str	x10, [x9]
  41ccf8:	str	x10, [x8]
  41ccfc:	adrp	x9, 440000 <PC+0x4798>
  41cd00:	add	x9, x9, #0x1d8
  41cd04:	ldr	w11, [x9]
  41cd08:	cbnz	w11, 41cd14 <error@@Base+0x2290>
  41cd0c:	bl	412c18 <clear@@Base+0xf0d8>
  41cd10:	b	41cde8 <error@@Base+0x2364>
  41cd14:	adrp	x8, 440000 <PC+0x4798>
  41cd18:	add	x8, x8, #0x208
  41cd1c:	ldr	w9, [x8]
  41cd20:	cbz	w9, 41cd28 <error@@Base+0x22a4>
  41cd24:	bl	412c18 <clear@@Base+0xf0d8>
  41cd28:	stur	wzr, [x29, #-4]
  41cd2c:	ldur	w8, [x29, #-4]
  41cd30:	adrp	x9, 440000 <PC+0x4798>
  41cd34:	add	x9, x9, #0x1b8
  41cd38:	ldr	w10, [x9]
  41cd3c:	add	w10, w10, #0x0
  41cd40:	subs	w10, w10, #0x1
  41cd44:	cmp	w8, w10
  41cd48:	b.ge	41cddc <error@@Base+0x2358>  // b.tcont
  41cd4c:	ldur	w0, [x29, #-4]
  41cd50:	bl	41b45c <error@@Base+0x9d8>
  41cd54:	str	x0, [sp, #32]
  41cd58:	ldr	x8, [sp, #32]
  41cd5c:	mov	x9, #0xffffffffffffffff    	// #-1
  41cd60:	cmp	x8, x9
  41cd64:	b.ne	41cd6c <error@@Base+0x22e8>  // b.any
  41cd68:	b	41cdcc <error@@Base+0x2348>
  41cd6c:	ldur	w8, [x29, #-4]
  41cd70:	add	w0, w8, #0x1
  41cd74:	bl	41b45c <error@@Base+0x9d8>
  41cd78:	str	x0, [sp, #24]
  41cd7c:	ldr	x9, [sp, #32]
  41cd80:	ldur	x10, [x29, #-24]
  41cd84:	cmp	x9, x10
  41cd88:	b.gt	41cdcc <error@@Base+0x2348>
  41cd8c:	ldr	x8, [sp, #24]
  41cd90:	mov	x9, #0xffffffffffffffff    	// #-1
  41cd94:	cmp	x8, x9
  41cd98:	b.eq	41cdac <error@@Base+0x2328>  // b.none
  41cd9c:	ldr	x8, [sp, #24]
  41cda0:	ldur	x9, [x29, #-16]
  41cda4:	cmp	x8, x9
  41cda8:	b.le	41cdcc <error@@Base+0x2348>
  41cdac:	ldr	x0, [sp, #32]
  41cdb0:	bl	411da4 <clear@@Base+0xe264>
  41cdb4:	ldur	w8, [x29, #-4]
  41cdb8:	mov	w0, w8
  41cdbc:	bl	403a50 <setlocale@plt+0x1df0>
  41cdc0:	bl	41a46c <clear@@Base+0x1692c>
  41cdc4:	mov	w8, #0x1                   	// #1
  41cdc8:	str	w8, [sp, #20]
  41cdcc:	ldur	w8, [x29, #-4]
  41cdd0:	add	w8, w8, #0x1
  41cdd4:	stur	w8, [x29, #-4]
  41cdd8:	b	41cd2c <error@@Base+0x22a8>
  41cddc:	ldr	w8, [sp, #20]
  41cde0:	cbz	w8, 41cde8 <error@@Base+0x2364>
  41cde4:	bl	403a0c <setlocale@plt+0x1dac>
  41cde8:	ldp	x29, x30, [sp, #64]
  41cdec:	add	sp, sp, #0x50
  41cdf0:	ret
  41cdf4:	stp	x29, x30, [sp, #-16]!
  41cdf8:	mov	x29, sp
  41cdfc:	adrp	x0, 440000 <PC+0x4798>
  41ce00:	add	x0, x0, #0xb8
  41ce04:	bl	41ce74 <error@@Base+0x23f0>
  41ce08:	cbnz	w0, 41ce38 <error@@Base+0x23b4>
  41ce0c:	adrp	x8, 440000 <PC+0x4798>
  41ce10:	add	x8, x8, #0xf0
  41ce14:	ldr	x8, [x8]
  41ce18:	cbnz	x8, 41ce34 <error@@Base+0x23b0>
  41ce1c:	adrp	x0, 426000 <winch@@Base+0x6e04>
  41ce20:	add	x0, x0, #0xca3
  41ce24:	mov	x8, xzr
  41ce28:	mov	x1, x8
  41ce2c:	bl	41aa84 <error@@Base>
  41ce30:	b	41ce6c <error@@Base+0x23e8>
  41ce34:	bl	41cee0 <error@@Base+0x245c>
  41ce38:	adrp	x0, 440000 <PC+0x4798>
  41ce3c:	add	x0, x0, #0xb8
  41ce40:	bl	41cefc <error@@Base+0x2478>
  41ce44:	adrp	x8, 440000 <PC+0x4798>
  41ce48:	add	x8, x8, #0xe8
  41ce4c:	ldr	w9, [x8]
  41ce50:	cmp	w9, #0x0
  41ce54:	cset	w9, ne  // ne = any
  41ce58:	eor	w9, w9, #0x1
  41ce5c:	and	w9, w9, #0x1
  41ce60:	str	w9, [x8]
  41ce64:	mov	w0, #0x1                   	// #1
  41ce68:	bl	41cb98 <error@@Base+0x2114>
  41ce6c:	ldp	x29, x30, [sp], #16
  41ce70:	ret
  41ce74:	sub	sp, sp, #0x20
  41ce78:	stp	x29, x30, [sp, #16]
  41ce7c:	add	x29, sp, #0x10
  41ce80:	str	x0, [sp]
  41ce84:	ldr	x8, [sp]
  41ce88:	ldr	w9, [x8, #16]
  41ce8c:	and	w9, w9, #0x1000
  41ce90:	cbnz	w9, 41ceb8 <error@@Base+0x2434>
  41ce94:	ldr	x8, [sp]
  41ce98:	ldr	x0, [x8]
  41ce9c:	bl	41b148 <error@@Base+0x6c4>
  41cea0:	cmp	w0, #0x0
  41cea4:	cset	w9, ne  // ne = any
  41cea8:	eor	w9, w9, #0x1
  41ceac:	and	w9, w9, #0x1
  41ceb0:	stur	w9, [x29, #-4]
  41ceb4:	b	41ced0 <error@@Base+0x244c>
  41ceb8:	ldr	x8, [sp]
  41cebc:	ldr	x8, [x8, #8]
  41cec0:	cmp	x8, #0x0
  41cec4:	cset	w9, ne  // ne = any
  41cec8:	and	w9, w9, #0x1
  41cecc:	stur	w9, [x29, #-4]
  41ced0:	ldur	w0, [x29, #-4]
  41ced4:	ldp	x29, x30, [sp, #16]
  41ced8:	add	sp, sp, #0x20
  41cedc:	ret
  41cee0:	stp	x29, x30, [sp, #-16]!
  41cee4:	mov	x29, sp
  41cee8:	adrp	x0, 440000 <PC+0x4798>
  41ceec:	add	x0, x0, #0xf0
  41cef0:	bl	41cf44 <error@@Base+0x24c0>
  41cef4:	ldp	x29, x30, [sp], #16
  41cef8:	ret
  41cefc:	sub	sp, sp, #0x20
  41cf00:	stp	x29, x30, [sp, #16]
  41cf04:	add	x29, sp, #0x10
  41cf08:	str	x0, [sp, #8]
  41cf0c:	ldr	x8, [sp, #8]
  41cf10:	ldr	x8, [x8, #8]
  41cf14:	cbz	x8, 41cf24 <error@@Base+0x24a0>
  41cf18:	ldr	x8, [sp, #8]
  41cf1c:	ldr	x0, [x8, #8]
  41cf20:	bl	401ac0 <free@plt>
  41cf24:	ldr	x8, [sp, #8]
  41cf28:	mov	x9, xzr
  41cf2c:	str	x9, [x8, #8]
  41cf30:	ldr	x0, [sp, #8]
  41cf34:	bl	41b098 <error@@Base+0x614>
  41cf38:	ldp	x29, x30, [sp, #16]
  41cf3c:	add	sp, sp, #0x20
  41cf40:	ret
  41cf44:	sub	sp, sp, #0x30
  41cf48:	stp	x29, x30, [sp, #32]
  41cf4c:	add	x29, sp, #0x20
  41cf50:	stur	x0, [x29, #-8]
  41cf54:	ldur	x8, [x29, #-8]
  41cf58:	ldr	x8, [x8]
  41cf5c:	str	x8, [sp, #16]
  41cf60:	ldr	x8, [sp, #16]
  41cf64:	cbz	x8, 41cf94 <error@@Base+0x2510>
  41cf68:	ldr	x8, [sp, #16]
  41cf6c:	ldr	x8, [x8, #8]
  41cf70:	str	x8, [sp, #8]
  41cf74:	ldr	x8, [sp, #16]
  41cf78:	ldr	x0, [x8, #16]
  41cf7c:	bl	401ac0 <free@plt>
  41cf80:	ldr	x0, [sp, #16]
  41cf84:	bl	401ac0 <free@plt>
  41cf88:	ldr	x8, [sp, #8]
  41cf8c:	str	x8, [sp, #16]
  41cf90:	b	41cf60 <error@@Base+0x24dc>
  41cf94:	ldur	x8, [x29, #-8]
  41cf98:	mov	x9, xzr
  41cf9c:	str	x9, [x8]
  41cfa0:	ldur	x8, [x29, #-8]
  41cfa4:	str	x9, [x8, #8]
  41cfa8:	ldur	x8, [x29, #-8]
  41cfac:	str	x9, [x8, #16]
  41cfb0:	ldur	x8, [x29, #-8]
  41cfb4:	str	x9, [x8, #24]
  41cfb8:	adrp	x8, 440000 <PC+0x4798>
  41cfbc:	add	x8, x8, #0x110
  41cfc0:	mov	x9, #0xffffffffffffffff    	// #-1
  41cfc4:	str	x9, [x8]
  41cfc8:	adrp	x8, 440000 <PC+0x4798>
  41cfcc:	add	x8, x8, #0x118
  41cfd0:	str	x9, [x8]
  41cfd4:	ldp	x29, x30, [sp, #32]
  41cfd8:	add	sp, sp, #0x30
  41cfdc:	ret
  41cfe0:	stp	x29, x30, [sp, #-16]!
  41cfe4:	mov	x29, sp
  41cfe8:	adrp	x0, 440000 <PC+0x4798>
  41cfec:	add	x0, x0, #0x120
  41cff0:	bl	41cf44 <error@@Base+0x24c0>
  41cff4:	ldp	x29, x30, [sp], #16
  41cff8:	ret
  41cffc:	sub	sp, sp, #0x20
  41d000:	str	x0, [sp, #24]
  41d004:	ldr	x8, [sp, #24]
  41d008:	ldr	x8, [x8, #16]
  41d00c:	str	x8, [sp, #16]
  41d010:	ldr	x8, [sp, #16]
  41d014:	mov	w9, #0x0                   	// #0
  41d018:	str	w9, [sp, #12]
  41d01c:	cbz	x8, 41d034 <error@@Base+0x25b0>
  41d020:	ldr	x8, [sp, #16]
  41d024:	ldr	x8, [x8, #16]
  41d028:	cmp	x8, #0x0
  41d02c:	cset	w9, ne  // ne = any
  41d030:	str	w9, [sp, #12]
  41d034:	ldr	w8, [sp, #12]
  41d038:	tbnz	w8, #0, 41d040 <error@@Base+0x25bc>
  41d03c:	b	41d050 <error@@Base+0x25cc>
  41d040:	ldr	x8, [sp, #16]
  41d044:	ldr	x8, [x8, #16]
  41d048:	str	x8, [sp, #16]
  41d04c:	b	41d010 <error@@Base+0x258c>
  41d050:	ldr	x0, [sp, #16]
  41d054:	add	sp, sp, #0x20
  41d058:	ret
  41d05c:	sub	sp, sp, #0x10
  41d060:	str	x0, [sp, #8]
  41d064:	ldr	x8, [sp, #8]
  41d068:	ldr	x0, [x8, #32]
  41d06c:	add	sp, sp, #0x10
  41d070:	ret
  41d074:	sub	sp, sp, #0x10
  41d078:	str	x0, [sp, #8]
  41d07c:	ldr	x8, [sp, #8]
  41d080:	ldr	x0, [x8, #24]
  41d084:	add	sp, sp, #0x10
  41d088:	ret
  41d08c:	sub	sp, sp, #0x30
  41d090:	str	x0, [sp, #32]
  41d094:	str	x1, [sp, #24]
  41d098:	ldr	x8, [sp, #32]
  41d09c:	ldr	x8, [x8, #24]
  41d0a0:	cbz	x8, 41d194 <error@@Base+0x2710>
  41d0a4:	str	wzr, [sp, #4]
  41d0a8:	str	wzr, [sp]
  41d0ac:	ldr	x8, [sp, #32]
  41d0b0:	ldr	x8, [x8, #24]
  41d0b4:	str	x8, [sp, #16]
  41d0b8:	ldr	x8, [sp, #24]
  41d0bc:	ldr	x9, [sp, #16]
  41d0c0:	ldr	x9, [x9, #56]
  41d0c4:	cmp	x8, x9
  41d0c8:	b.ge	41d100 <error@@Base+0x267c>  // b.tcont
  41d0cc:	ldr	x8, [sp, #16]
  41d0d0:	ldr	x8, [x8, #24]
  41d0d4:	cbz	x8, 41d0f0 <error@@Base+0x266c>
  41d0d8:	ldr	x8, [sp, #24]
  41d0dc:	ldr	x9, [sp, #16]
  41d0e0:	ldr	x9, [x9, #24]
  41d0e4:	ldr	x9, [x9, #56]
  41d0e8:	cmp	x8, x9
  41d0ec:	b.lt	41d0fc <error@@Base+0x2678>  // b.tstop
  41d0f0:	mov	w8, #0x1                   	// #1
  41d0f4:	str	w8, [sp]
  41d0f8:	b	41d180 <error@@Base+0x26fc>
  41d0fc:	b	41d120 <error@@Base+0x269c>
  41d100:	ldr	x8, [sp, #16]
  41d104:	ldr	x8, [x8, #32]
  41d108:	cbnz	x8, 41d120 <error@@Base+0x269c>
  41d10c:	mov	x8, xzr
  41d110:	str	x8, [sp, #16]
  41d114:	mov	w9, #0x1                   	// #1
  41d118:	str	w9, [sp]
  41d11c:	b	41d180 <error@@Base+0x26fc>
  41d120:	ldr	w8, [sp, #4]
  41d124:	cmp	w8, #0x2
  41d128:	b.lt	41d130 <error@@Base+0x26ac>  // b.tstop
  41d12c:	b	41d180 <error@@Base+0x26fc>
  41d130:	ldr	w8, [sp, #4]
  41d134:	add	w8, w8, #0x1
  41d138:	str	w8, [sp, #4]
  41d13c:	ldr	x9, [sp, #24]
  41d140:	ldr	x10, [sp, #16]
  41d144:	ldr	x10, [x10, #56]
  41d148:	cmp	x9, x10
  41d14c:	b.ge	41d168 <error@@Base+0x26e4>  // b.tcont
  41d150:	ldr	x8, [sp, #16]
  41d154:	ldr	x8, [x8, #24]
  41d158:	str	x8, [sp, #16]
  41d15c:	ldr	x9, [sp, #32]
  41d160:	str	x8, [x9, #24]
  41d164:	b	41d17c <error@@Base+0x26f8>
  41d168:	ldr	x8, [sp, #16]
  41d16c:	ldr	x8, [x8, #32]
  41d170:	str	x8, [sp, #16]
  41d174:	ldr	x9, [sp, #32]
  41d178:	str	x8, [x9, #24]
  41d17c:	b	41d0b8 <error@@Base+0x2634>
  41d180:	ldr	w8, [sp]
  41d184:	cbz	w8, 41d194 <error@@Base+0x2710>
  41d188:	ldr	x8, [sp, #16]
  41d18c:	str	x8, [sp, #40]
  41d190:	b	41d274 <error@@Base+0x27f0>
  41d194:	ldr	x8, [sp, #32]
  41d198:	ldr	x8, [x8, #16]
  41d19c:	str	x8, [sp, #16]
  41d1a0:	mov	x8, xzr
  41d1a4:	str	x8, [sp, #8]
  41d1a8:	ldr	x8, [sp, #16]
  41d1ac:	cbz	x8, 41d240 <error@@Base+0x27bc>
  41d1b0:	ldr	x8, [sp, #24]
  41d1b4:	ldr	x9, [sp, #16]
  41d1b8:	ldr	x9, [x9, #48]
  41d1bc:	cmp	x8, x9
  41d1c0:	b.ge	41d1ec <error@@Base+0x2768>  // b.tcont
  41d1c4:	ldr	x8, [sp, #16]
  41d1c8:	ldr	x8, [x8, #8]
  41d1cc:	cbz	x8, 41d1e8 <error@@Base+0x2764>
  41d1d0:	ldr	x8, [sp, #16]
  41d1d4:	str	x8, [sp, #8]
  41d1d8:	ldr	x8, [sp, #16]
  41d1dc:	ldr	x8, [x8, #8]
  41d1e0:	str	x8, [sp, #16]
  41d1e4:	b	41d1a8 <error@@Base+0x2724>
  41d1e8:	b	41d240 <error@@Base+0x27bc>
  41d1ec:	ldr	x8, [sp, #24]
  41d1f0:	ldr	x9, [sp, #16]
  41d1f4:	ldr	x9, [x9, #56]
  41d1f8:	cmp	x8, x9
  41d1fc:	b.lt	41d240 <error@@Base+0x27bc>  // b.tstop
  41d200:	ldr	x8, [sp, #16]
  41d204:	ldr	x8, [x8, #16]
  41d208:	cbz	x8, 41d21c <error@@Base+0x2798>
  41d20c:	ldr	x8, [sp, #16]
  41d210:	ldr	x8, [x8, #16]
  41d214:	str	x8, [sp, #16]
  41d218:	b	41d1a8 <error@@Base+0x2724>
  41d21c:	ldr	x8, [sp, #8]
  41d220:	cbz	x8, 41d230 <error@@Base+0x27ac>
  41d224:	ldr	x8, [sp, #8]
  41d228:	str	x8, [sp, #16]
  41d22c:	b	41d240 <error@@Base+0x27bc>
  41d230:	ldr	x8, [sp, #16]
  41d234:	str	x8, [sp, #8]
  41d238:	mov	x8, xzr
  41d23c:	str	x8, [sp, #16]
  41d240:	ldr	x8, [sp, #16]
  41d244:	cbz	x8, 41d258 <error@@Base+0x27d4>
  41d248:	ldr	x8, [sp, #16]
  41d24c:	ldr	x9, [sp, #32]
  41d250:	str	x8, [x9, #24]
  41d254:	b	41d26c <error@@Base+0x27e8>
  41d258:	ldr	x8, [sp, #8]
  41d25c:	cbz	x8, 41d26c <error@@Base+0x27e8>
  41d260:	ldr	x8, [sp, #8]
  41d264:	ldr	x9, [sp, #32]
  41d268:	str	x8, [x9, #24]
  41d26c:	ldr	x8, [sp, #16]
  41d270:	str	x8, [sp, #40]
  41d274:	ldr	x0, [sp, #40]
  41d278:	add	sp, sp, #0x30
  41d27c:	ret
  41d280:	sub	sp, sp, #0x30
  41d284:	stp	x29, x30, [sp, #32]
  41d288:	add	x29, sp, #0x20
  41d28c:	str	x0, [sp, #16]
  41d290:	bl	405ef8 <clear@@Base+0x23b8>
  41d294:	and	w8, w0, #0x8
  41d298:	cbz	w8, 41d2a4 <error@@Base+0x2820>
  41d29c:	stur	wzr, [x29, #-4]
  41d2a0:	b	41d2ec <error@@Base+0x2868>
  41d2a4:	ldr	x1, [sp, #16]
  41d2a8:	adrp	x0, 440000 <PC+0x4798>
  41d2ac:	add	x0, x0, #0x120
  41d2b0:	bl	41d08c <error@@Base+0x2608>
  41d2b4:	str	x0, [sp, #8]
  41d2b8:	ldr	x8, [sp, #8]
  41d2bc:	mov	w9, #0x0                   	// #0
  41d2c0:	str	w9, [sp, #4]
  41d2c4:	cbz	x8, 41d2e0 <error@@Base+0x285c>
  41d2c8:	ldr	x8, [sp, #16]
  41d2cc:	ldr	x9, [sp, #8]
  41d2d0:	ldr	x9, [x9, #48]
  41d2d4:	cmp	x8, x9
  41d2d8:	cset	w10, ge  // ge = tcont
  41d2dc:	str	w10, [sp, #4]
  41d2e0:	ldr	w8, [sp, #4]
  41d2e4:	and	w8, w8, #0x1
  41d2e8:	stur	w8, [x29, #-4]
  41d2ec:	ldur	w0, [x29, #-4]
  41d2f0:	ldp	x29, x30, [sp, #32]
  41d2f4:	add	sp, sp, #0x30
  41d2f8:	ret
  41d2fc:	sub	sp, sp, #0x30
  41d300:	stp	x29, x30, [sp, #32]
  41d304:	add	x29, sp, #0x20
  41d308:	str	x0, [sp, #16]
  41d30c:	bl	405ef8 <clear@@Base+0x23b8>
  41d310:	and	w8, w0, #0x8
  41d314:	cbz	w8, 41d324 <error@@Base+0x28a0>
  41d318:	ldr	x8, [sp, #16]
  41d31c:	stur	x8, [x29, #-8]
  41d320:	b	41d390 <error@@Base+0x290c>
  41d324:	ldr	x1, [sp, #16]
  41d328:	adrp	x0, 440000 <PC+0x4798>
  41d32c:	add	x0, x0, #0x120
  41d330:	bl	41d08c <error@@Base+0x2608>
  41d334:	str	x0, [sp, #8]
  41d338:	ldr	x8, [sp, #8]
  41d33c:	mov	w9, #0x0                   	// #0
  41d340:	str	w9, [sp, #4]
  41d344:	cbz	x8, 41d360 <error@@Base+0x28dc>
  41d348:	ldr	x8, [sp, #16]
  41d34c:	ldr	x9, [sp, #8]
  41d350:	ldr	x9, [x9, #48]
  41d354:	cmp	x8, x9
  41d358:	cset	w10, ge  // ge = tcont
  41d35c:	str	w10, [sp, #4]
  41d360:	ldr	w8, [sp, #4]
  41d364:	tbnz	w8, #0, 41d36c <error@@Base+0x28e8>
  41d368:	b	41d388 <error@@Base+0x2904>
  41d36c:	ldr	x8, [sp, #8]
  41d370:	ldr	x8, [x8, #56]
  41d374:	str	x8, [sp, #16]
  41d378:	ldr	x8, [sp, #8]
  41d37c:	ldr	x8, [x8, #32]
  41d380:	str	x8, [sp, #8]
  41d384:	b	41d338 <error@@Base+0x28b4>
  41d388:	ldr	x8, [sp, #16]
  41d38c:	stur	x8, [x29, #-8]
  41d390:	ldur	x0, [x29, #-8]
  41d394:	ldp	x29, x30, [sp, #32]
  41d398:	add	sp, sp, #0x30
  41d39c:	ret
  41d3a0:	sub	sp, sp, #0x30
  41d3a4:	stp	x29, x30, [sp, #32]
  41d3a8:	add	x29, sp, #0x20
  41d3ac:	str	x0, [sp, #16]
  41d3b0:	bl	405ef8 <clear@@Base+0x23b8>
  41d3b4:	and	w8, w0, #0x8
  41d3b8:	cbz	w8, 41d3c8 <error@@Base+0x2944>
  41d3bc:	ldr	x8, [sp, #16]
  41d3c0:	stur	x8, [x29, #-8]
  41d3c4:	b	41d44c <error@@Base+0x29c8>
  41d3c8:	ldr	x1, [sp, #16]
  41d3cc:	adrp	x0, 440000 <PC+0x4798>
  41d3d0:	add	x0, x0, #0x120
  41d3d4:	bl	41d08c <error@@Base+0x2608>
  41d3d8:	str	x0, [sp, #8]
  41d3dc:	ldr	x8, [sp, #8]
  41d3e0:	mov	w9, #0x0                   	// #0
  41d3e4:	str	w9, [sp, #4]
  41d3e8:	cbz	x8, 41d404 <error@@Base+0x2980>
  41d3ec:	ldr	x8, [sp, #16]
  41d3f0:	ldr	x9, [sp, #8]
  41d3f4:	ldr	x9, [x9, #48]
  41d3f8:	cmp	x8, x9
  41d3fc:	cset	w10, ge  // ge = tcont
  41d400:	str	w10, [sp, #4]
  41d404:	ldr	w8, [sp, #4]
  41d408:	tbnz	w8, #0, 41d410 <error@@Base+0x298c>
  41d40c:	b	41d444 <error@@Base+0x29c0>
  41d410:	ldr	x8, [sp, #8]
  41d414:	ldr	x8, [x8, #48]
  41d418:	str	x8, [sp, #16]
  41d41c:	ldr	x8, [sp, #16]
  41d420:	cbnz	x8, 41d428 <error@@Base+0x29a4>
  41d424:	b	41d444 <error@@Base+0x29c0>
  41d428:	ldr	x8, [sp, #16]
  41d42c:	subs	x8, x8, #0x1
  41d430:	str	x8, [sp, #16]
  41d434:	ldr	x8, [sp, #8]
  41d438:	ldr	x8, [x8, #24]
  41d43c:	str	x8, [sp, #8]
  41d440:	b	41d3dc <error@@Base+0x2958>
  41d444:	ldr	x8, [sp, #16]
  41d448:	stur	x8, [x29, #-8]
  41d44c:	ldur	x0, [x29, #-8]
  41d450:	ldp	x29, x30, [sp, #32]
  41d454:	add	sp, sp, #0x30
  41d458:	ret
  41d45c:	sub	sp, sp, #0x40
  41d460:	stp	x29, x30, [sp, #48]
  41d464:	add	x29, sp, #0x30
  41d468:	stur	x0, [x29, #-16]
  41d46c:	str	x1, [sp, #24]
  41d470:	str	w2, [sp, #20]
  41d474:	str	x3, [sp, #8]
  41d478:	ldr	x8, [sp, #8]
  41d47c:	cbz	x8, 41d488 <error@@Base+0x2a04>
  41d480:	ldr	x8, [sp, #8]
  41d484:	str	wzr, [x8]
  41d488:	adrp	x8, 440000 <PC+0x4798>
  41d48c:	add	x8, x8, #0x248
  41d490:	ldr	w9, [x8]
  41d494:	cbnz	w9, 41d4fc <error@@Base+0x2a78>
  41d498:	adrp	x8, 438000 <winch@@Base+0x18e04>
  41d49c:	add	x8, x8, #0x260
  41d4a0:	ldr	x8, [x8]
  41d4a4:	mov	x9, #0xffffffffffffffff    	// #-1
  41d4a8:	cmp	x8, x9
  41d4ac:	b.eq	41d4fc <error@@Base+0x2a78>  // b.none
  41d4b0:	ldur	x8, [x29, #-16]
  41d4b4:	adrp	x9, 438000 <winch@@Base+0x18e04>
  41d4b8:	add	x9, x9, #0x268
  41d4bc:	ldr	x9, [x9]
  41d4c0:	cmp	x8, x9
  41d4c4:	b.ge	41d4fc <error@@Base+0x2a78>  // b.tcont
  41d4c8:	ldr	x8, [sp, #24]
  41d4cc:	mov	x9, #0xffffffffffffffff    	// #-1
  41d4d0:	cmp	x8, x9
  41d4d4:	b.eq	41d4f0 <error@@Base+0x2a6c>  // b.none
  41d4d8:	ldr	x8, [sp, #24]
  41d4dc:	adrp	x9, 438000 <winch@@Base+0x18e04>
  41d4e0:	add	x9, x9, #0x260
  41d4e4:	ldr	x9, [x9]
  41d4e8:	cmp	x8, x9
  41d4ec:	b.le	41d4fc <error@@Base+0x2a78>
  41d4f0:	mov	w8, #0x1                   	// #1
  41d4f4:	stur	w8, [x29, #-4]
  41d4f8:	b	41d57c <error@@Base+0x2af8>
  41d4fc:	ldur	x0, [x29, #-16]
  41d500:	ldr	x1, [sp, #24]
  41d504:	bl	41d58c <error@@Base+0x2b08>
  41d508:	str	w0, [sp, #4]
  41d50c:	ldr	w8, [sp, #4]
  41d510:	cbnz	w8, 41d51c <error@@Base+0x2a98>
  41d514:	stur	wzr, [x29, #-4]
  41d518:	b	41d57c <error@@Base+0x2af8>
  41d51c:	ldr	x8, [sp, #8]
  41d520:	cbnz	x8, 41d530 <error@@Base+0x2aac>
  41d524:	mov	w8, #0x1                   	// #1
  41d528:	stur	w8, [x29, #-4]
  41d52c:	b	41d57c <error@@Base+0x2af8>
  41d530:	ldr	x8, [sp, #8]
  41d534:	mov	w9, #0x1                   	// #1
  41d538:	str	w9, [x8]
  41d53c:	adrp	x8, 440000 <PC+0x4798>
  41d540:	add	x8, x8, #0x2b4
  41d544:	ldr	w9, [x8]
  41d548:	cbnz	w9, 41d554 <error@@Base+0x2ad0>
  41d54c:	stur	wzr, [x29, #-4]
  41d550:	b	41d57c <error@@Base+0x2af8>
  41d554:	ldr	w8, [sp, #20]
  41d558:	cbnz	w8, 41d574 <error@@Base+0x2af0>
  41d55c:	adrp	x8, 440000 <PC+0x4798>
  41d560:	add	x8, x8, #0xe8
  41d564:	ldr	w9, [x8]
  41d568:	cbz	w9, 41d574 <error@@Base+0x2af0>
  41d56c:	stur	wzr, [x29, #-4]
  41d570:	b	41d57c <error@@Base+0x2af8>
  41d574:	mov	w8, #0x1                   	// #1
  41d578:	stur	w8, [x29, #-4]
  41d57c:	ldur	w0, [x29, #-4]
  41d580:	ldp	x29, x30, [sp, #48]
  41d584:	add	sp, sp, #0x40
  41d588:	ret
  41d58c:	sub	sp, sp, #0x30
  41d590:	stp	x29, x30, [sp, #32]
  41d594:	add	x29, sp, #0x20
  41d598:	adrp	x8, 440000 <PC+0x4798>
  41d59c:	add	x8, x8, #0xf0
  41d5a0:	stur	x0, [x29, #-8]
  41d5a4:	str	x1, [sp, #16]
  41d5a8:	ldur	x1, [x29, #-8]
  41d5ac:	mov	x0, x8
  41d5b0:	bl	41d08c <error@@Base+0x2608>
  41d5b4:	str	x0, [sp, #8]
  41d5b8:	ldr	x8, [sp, #8]
  41d5bc:	mov	w9, #0x0                   	// #0
  41d5c0:	str	w9, [sp, #4]
  41d5c4:	cbz	x8, 41d600 <error@@Base+0x2b7c>
  41d5c8:	ldr	x8, [sp, #16]
  41d5cc:	mov	x9, #0xffffffffffffffff    	// #-1
  41d5d0:	mov	w10, #0x1                   	// #1
  41d5d4:	cmp	x8, x9
  41d5d8:	str	w10, [sp]
  41d5dc:	b.eq	41d5f8 <error@@Base+0x2b74>  // b.none
  41d5e0:	ldr	x8, [sp, #16]
  41d5e4:	ldr	x9, [sp, #8]
  41d5e8:	ldr	x9, [x9, #48]
  41d5ec:	cmp	x8, x9
  41d5f0:	cset	w10, gt
  41d5f4:	str	w10, [sp]
  41d5f8:	ldr	w8, [sp]
  41d5fc:	str	w8, [sp, #4]
  41d600:	ldr	w8, [sp, #4]
  41d604:	and	w0, w8, #0x1
  41d608:	ldp	x29, x30, [sp, #32]
  41d60c:	add	sp, sp, #0x30
  41d610:	ret
  41d614:	sub	sp, sp, #0x20
  41d618:	stp	x29, x30, [sp, #16]
  41d61c:	add	x29, sp, #0x10
  41d620:	adrp	x8, 440000 <PC+0x4798>
  41d624:	add	x8, x8, #0xe8
  41d628:	adrp	x9, 440000 <PC+0x4798>
  41d62c:	add	x9, x9, #0x2b4
  41d630:	str	x8, [sp, #8]
  41d634:	str	x9, [sp]
  41d638:	bl	41cee0 <error@@Base+0x245c>
  41d63c:	ldr	x8, [sp, #8]
  41d640:	str	wzr, [x8]
  41d644:	ldr	x9, [sp]
  41d648:	ldr	w10, [x9]
  41d64c:	cmp	w10, #0x2
  41d650:	b.ne	41d658 <error@@Base+0x2bd4>  // b.any
  41d654:	bl	41d664 <error@@Base+0x2be0>
  41d658:	ldp	x29, x30, [sp, #16]
  41d65c:	add	sp, sp, #0x20
  41d660:	ret
  41d664:	sub	sp, sp, #0x40
  41d668:	stp	x29, x30, [sp, #48]
  41d66c:	add	x29, sp, #0x30
  41d670:	mov	w8, wzr
  41d674:	mov	x9, #0xffffffffffffffff    	// #-1
  41d678:	sub	x0, x29, #0x10
  41d67c:	mov	w1, w8
  41d680:	str	x9, [sp, #24]
  41d684:	bl	41b748 <error@@Base+0xcc4>
  41d688:	ldur	x9, [x29, #-16]
  41d68c:	ldr	x10, [sp, #24]
  41d690:	cmp	x9, x10
  41d694:	b.ne	41d69c <error@@Base+0x2c18>  // b.any
  41d698:	b	41d6d0 <error@@Base+0x2c4c>
  41d69c:	ldur	x0, [x29, #-16]
  41d6a0:	mov	w8, #0xfffffffe            	// #-2
  41d6a4:	str	x0, [sp, #16]
  41d6a8:	mov	w0, w8
  41d6ac:	bl	41b45c <error@@Base+0x9d8>
  41d6b0:	ldr	x9, [sp, #16]
  41d6b4:	str	x0, [sp, #8]
  41d6b8:	mov	x0, x9
  41d6bc:	ldr	x1, [sp, #8]
  41d6c0:	mov	w2, #0xffffffff            	// #-1
  41d6c4:	bl	41e1e0 <error@@Base+0x375c>
  41d6c8:	mov	w0, #0x1                   	// #1
  41d6cc:	bl	41cb98 <error@@Base+0x2114>
  41d6d0:	ldp	x29, x30, [sp, #48]
  41d6d4:	add	sp, sp, #0x40
  41d6d8:	ret
  41d6dc:	sub	sp, sp, #0x20
  41d6e0:	stp	x29, x30, [sp, #16]
  41d6e4:	add	x29, sp, #0x10
  41d6e8:	adrp	x8, 440000 <PC+0x4798>
  41d6ec:	add	x8, x8, #0x140
  41d6f0:	adrp	x9, 440000 <PC+0x4798>
  41d6f4:	add	x9, x9, #0xb8
  41d6f8:	ldr	w10, [x8]
  41d6fc:	str	x9, [sp, #8]
  41d700:	cbnz	w10, 41d720 <error@@Base+0x2c9c>
  41d704:	adrp	x8, 440000 <PC+0x4798>
  41d708:	add	x8, x8, #0x230
  41d70c:	ldr	w9, [x8]
  41d710:	adrp	x8, 440000 <PC+0x4798>
  41d714:	add	x8, x8, #0x144
  41d718:	str	w9, [x8]
  41d71c:	b	41d738 <error@@Base+0x2cb4>
  41d720:	adrp	x0, 440000 <PC+0x4798>
  41d724:	add	x0, x0, #0xb8
  41d728:	bl	41cefc <error@@Base+0x2478>
  41d72c:	ldr	x8, [sp, #8]
  41d730:	ldr	w0, [x8, #16]
  41d734:	bl	41d744 <error@@Base+0x2cc0>
  41d738:	ldp	x29, x30, [sp, #16]
  41d73c:	add	sp, sp, #0x20
  41d740:	ret
  41d744:	sub	sp, sp, #0x20
  41d748:	stp	x29, x30, [sp, #16]
  41d74c:	add	x29, sp, #0x10
  41d750:	adrp	x8, 43a000 <winch@@Base+0x1ae04>
  41d754:	add	x8, x8, #0x4c0
  41d758:	mov	w9, wzr
  41d75c:	str	w0, [sp, #8]
  41d760:	ldr	x0, [x8]
  41d764:	mov	w1, w9
  41d768:	bl	4078dc <clear@@Base+0x3d9c>
  41d76c:	bl	4082cc <clear@@Base+0x478c>
  41d770:	str	x0, [sp]
  41d774:	ldr	x8, [sp]
  41d778:	cbnz	x8, 41d784 <error@@Base+0x2d00>
  41d77c:	stur	wzr, [x29, #-4]
  41d780:	b	41d7dc <error@@Base+0x2d58>
  41d784:	ldr	x1, [sp]
  41d788:	ldr	w2, [sp, #8]
  41d78c:	adrp	x0, 440000 <PC+0x4798>
  41d790:	add	x0, x0, #0xb8
  41d794:	bl	41dadc <error@@Base+0x3058>
  41d798:	cmp	w0, #0x0
  41d79c:	cset	w8, ge  // ge = tcont
  41d7a0:	tbnz	w8, #0, 41d7ac <error@@Base+0x2d28>
  41d7a4:	stur	wzr, [x29, #-4]
  41d7a8:	b	41d7dc <error@@Base+0x2d58>
  41d7ac:	adrp	x8, 440000 <PC+0x4798>
  41d7b0:	add	x8, x8, #0x2b4
  41d7b4:	ldr	w9, [x8]
  41d7b8:	cmp	w9, #0x2
  41d7bc:	b.ne	41d7d4 <error@@Base+0x2d50>  // b.any
  41d7c0:	adrp	x8, 440000 <PC+0x4798>
  41d7c4:	add	x8, x8, #0xe8
  41d7c8:	ldr	w9, [x8]
  41d7cc:	cbnz	w9, 41d7d4 <error@@Base+0x2d50>
  41d7d0:	bl	41d664 <error@@Base+0x2be0>
  41d7d4:	mov	w8, #0x1                   	// #1
  41d7d8:	stur	w8, [x29, #-4]
  41d7dc:	ldur	w0, [x29, #-4]
  41d7e0:	ldp	x29, x30, [sp, #16]
  41d7e4:	add	sp, sp, #0x20
  41d7e8:	ret
  41d7ec:	sub	sp, sp, #0x50
  41d7f0:	stp	x29, x30, [sp, #64]
  41d7f4:	add	x29, sp, #0x40
  41d7f8:	adrp	x8, 440000 <PC+0x4798>
  41d7fc:	add	x8, x8, #0xb8
  41d800:	adrp	x9, 440000 <PC+0x4798>
  41d804:	add	x9, x9, #0x2b4
  41d808:	adrp	x10, 440000 <PC+0x4798>
  41d80c:	add	x10, x10, #0x248
  41d810:	adrp	x11, 440000 <PC+0x4798>
  41d814:	add	x11, x11, #0xe8
  41d818:	stur	w0, [x29, #-8]
  41d81c:	stur	x1, [x29, #-16]
  41d820:	stur	w2, [x29, #-20]
  41d824:	ldur	x12, [x29, #-16]
  41d828:	str	x8, [sp, #24]
  41d82c:	str	x9, [sp, #16]
  41d830:	str	x10, [sp, #8]
  41d834:	str	x11, [sp]
  41d838:	cbz	x12, 41d848 <error@@Base+0x2dc4>
  41d83c:	ldur	x8, [x29, #-16]
  41d840:	ldrb	w9, [x8]
  41d844:	cbnz	w9, 41d924 <error@@Base+0x2ea0>
  41d848:	ldur	w8, [x29, #-8]
  41d84c:	orr	w8, w8, #0x4000
  41d850:	stur	w8, [x29, #-8]
  41d854:	ldr	x0, [sp, #24]
  41d858:	bl	41ce74 <error@@Base+0x23f0>
  41d85c:	cbnz	w0, 41d88c <error@@Base+0x2e08>
  41d860:	ldur	w0, [x29, #-8]
  41d864:	bl	41d744 <error@@Base+0x2cc0>
  41d868:	cbnz	w0, 41d88c <error@@Base+0x2e08>
  41d86c:	adrp	x0, 426000 <winch@@Base+0x6e04>
  41d870:	add	x0, x0, #0xca3
  41d874:	mov	x8, xzr
  41d878:	mov	x1, x8
  41d87c:	bl	41aa84 <error@@Base>
  41d880:	mov	w9, #0xffffffff            	// #-1
  41d884:	stur	w9, [x29, #-4]
  41d888:	b	41dacc <error@@Base+0x3048>
  41d88c:	ldur	w8, [x29, #-8]
  41d890:	and	w8, w8, #0x1000
  41d894:	ldr	x9, [sp, #24]
  41d898:	ldr	w10, [x9, #16]
  41d89c:	and	w10, w10, #0x1000
  41d8a0:	cmp	w8, w10
  41d8a4:	b.eq	41d8c8 <error@@Base+0x2e44>  // b.none
  41d8a8:	adrp	x0, 426000 <winch@@Base+0x6e04>
  41d8ac:	add	x0, x0, #0xcc2
  41d8b0:	mov	x8, xzr
  41d8b4:	mov	x1, x8
  41d8b8:	bl	41aa84 <error@@Base>
  41d8bc:	mov	w9, #0xffffffff            	// #-1
  41d8c0:	stur	w9, [x29, #-4]
  41d8c4:	b	41dacc <error@@Base+0x3048>
  41d8c8:	ldr	x8, [sp, #16]
  41d8cc:	ldr	w9, [x8]
  41d8d0:	cmp	w9, #0x1
  41d8d4:	b.eq	41d8e4 <error@@Base+0x2e60>  // b.none
  41d8d8:	ldr	x8, [sp, #8]
  41d8dc:	ldr	w9, [x8]
  41d8e0:	cbz	w9, 41d8f0 <error@@Base+0x2e6c>
  41d8e4:	mov	w8, wzr
  41d8e8:	mov	w0, w8
  41d8ec:	bl	41cb98 <error@@Base+0x2114>
  41d8f0:	ldr	x8, [sp, #16]
  41d8f4:	ldr	w9, [x8]
  41d8f8:	cmp	w9, #0x2
  41d8fc:	b.ne	41d918 <error@@Base+0x2e94>  // b.any
  41d900:	ldr	x8, [sp]
  41d904:	ldr	w9, [x8]
  41d908:	cbz	w9, 41d918 <error@@Base+0x2e94>
  41d90c:	ldr	x8, [sp]
  41d910:	str	wzr, [x8]
  41d914:	bl	41d664 <error@@Base+0x2be0>
  41d918:	ldr	x8, [sp]
  41d91c:	str	wzr, [x8]
  41d920:	b	41d99c <error@@Base+0x2f18>
  41d924:	ldur	x1, [x29, #-16]
  41d928:	ldur	w2, [x29, #-8]
  41d92c:	ldr	x0, [sp, #24]
  41d930:	bl	41dadc <error@@Base+0x3058>
  41d934:	cmp	w0, #0x0
  41d938:	cset	w8, ge  // ge = tcont
  41d93c:	tbnz	w8, #0, 41d94c <error@@Base+0x2ec8>
  41d940:	mov	w8, #0xffffffff            	// #-1
  41d944:	stur	w8, [x29, #-4]
  41d948:	b	41dacc <error@@Base+0x3048>
  41d94c:	ldr	x8, [sp, #16]
  41d950:	ldr	w9, [x8]
  41d954:	cbnz	w9, 41d964 <error@@Base+0x2ee0>
  41d958:	ldr	x8, [sp, #8]
  41d95c:	ldr	w9, [x8]
  41d960:	cbz	w9, 41d97c <error@@Base+0x2ef8>
  41d964:	mov	w8, wzr
  41d968:	mov	w0, w8
  41d96c:	bl	41cb98 <error@@Base+0x2114>
  41d970:	ldr	x9, [sp]
  41d974:	str	wzr, [x9]
  41d978:	bl	41cee0 <error@@Base+0x245c>
  41d97c:	ldr	x8, [sp, #16]
  41d980:	ldr	w9, [x8]
  41d984:	cmp	w9, #0x2
  41d988:	b.eq	41d998 <error@@Base+0x2f14>  // b.none
  41d98c:	ldr	x8, [sp, #8]
  41d990:	ldr	w9, [x8]
  41d994:	cbz	w9, 41d99c <error@@Base+0x2f18>
  41d998:	bl	41d664 <error@@Base+0x2be0>
  41d99c:	ldur	w0, [x29, #-8]
  41d9a0:	bl	41dc08 <error@@Base+0x3184>
  41d9a4:	str	x0, [sp, #32]
  41d9a8:	ldr	x8, [sp, #32]
  41d9ac:	mov	x9, #0xffffffffffffffff    	// #-1
  41d9b0:	cmp	x8, x9
  41d9b4:	b.ne	41da14 <error@@Base+0x2f90>  // b.any
  41d9b8:	ldur	w8, [x29, #-8]
  41d9bc:	and	w8, w8, #0x200
  41d9c0:	cbz	w8, 41d9d0 <error@@Base+0x2f4c>
  41d9c4:	ldur	w8, [x29, #-20]
  41d9c8:	stur	w8, [x29, #-4]
  41d9cc:	b	41dacc <error@@Base+0x3048>
  41d9d0:	ldr	x8, [sp, #16]
  41d9d4:	ldr	w9, [x8]
  41d9d8:	cmp	w9, #0x1
  41d9dc:	b.eq	41d9ec <error@@Base+0x2f68>  // b.none
  41d9e0:	ldr	x8, [sp, #8]
  41d9e4:	ldr	w9, [x8]
  41d9e8:	cbz	w9, 41d9f4 <error@@Base+0x2f70>
  41d9ec:	mov	w0, #0x1                   	// #1
  41d9f0:	bl	41cb98 <error@@Base+0x2114>
  41d9f4:	adrp	x0, 426000 <winch@@Base+0x6e04>
  41d9f8:	add	x0, x0, #0xce1
  41d9fc:	mov	x8, xzr
  41da00:	mov	x1, x8
  41da04:	bl	41aa84 <error@@Base>
  41da08:	mov	w9, #0xffffffff            	// #-1
  41da0c:	stur	w9, [x29, #-4]
  41da10:	b	41dacc <error@@Base+0x3048>
  41da14:	add	x5, sp, #0x20
  41da18:	ldr	x0, [sp, #32]
  41da1c:	ldur	w2, [x29, #-8]
  41da20:	ldur	w3, [x29, #-20]
  41da24:	mov	x1, #0xffffffffffffffff    	// #-1
  41da28:	mov	w4, #0xffffffff            	// #-1
  41da2c:	mov	x8, xzr
  41da30:	mov	x6, x8
  41da34:	bl	41dde4 <error@@Base+0x3360>
  41da38:	stur	w0, [x29, #-20]
  41da3c:	ldur	w9, [x29, #-20]
  41da40:	cbz	w9, 41da84 <error@@Base+0x3000>
  41da44:	ldr	x8, [sp, #16]
  41da48:	ldr	w9, [x8]
  41da4c:	cmp	w9, #0x1
  41da50:	b.eq	41da60 <error@@Base+0x2fdc>  // b.none
  41da54:	ldr	x8, [sp, #8]
  41da58:	ldr	w9, [x8]
  41da5c:	cbz	w9, 41da78 <error@@Base+0x2ff4>
  41da60:	ldur	w8, [x29, #-20]
  41da64:	cmp	w8, #0x0
  41da68:	cset	w8, le
  41da6c:	tbnz	w8, #0, 41da78 <error@@Base+0x2ff4>
  41da70:	mov	w0, #0x1                   	// #1
  41da74:	bl	41cb98 <error@@Base+0x2114>
  41da78:	ldur	w8, [x29, #-20]
  41da7c:	stur	w8, [x29, #-4]
  41da80:	b	41dacc <error@@Base+0x3048>
  41da84:	ldur	w8, [x29, #-8]
  41da88:	and	w8, w8, #0x4
  41da8c:	cbnz	w8, 41daa4 <error@@Base+0x3020>
  41da90:	ldr	x0, [sp, #32]
  41da94:	adrp	x8, 440000 <PC+0x4798>
  41da98:	add	x8, x8, #0x26c
  41da9c:	ldr	w1, [x8]
  41daa0:	bl	4128ac <clear@@Base+0xed6c>
  41daa4:	ldr	x8, [sp, #16]
  41daa8:	ldr	w9, [x8]
  41daac:	cmp	w9, #0x1
  41dab0:	b.eq	41dac0 <error@@Base+0x303c>  // b.none
  41dab4:	ldr	x8, [sp, #8]
  41dab8:	ldr	w9, [x8]
  41dabc:	cbz	w9, 41dac8 <error@@Base+0x3044>
  41dac0:	mov	w0, #0x1                   	// #1
  41dac4:	bl	41cb98 <error@@Base+0x2114>
  41dac8:	stur	wzr, [x29, #-4]
  41dacc:	ldur	w0, [x29, #-4]
  41dad0:	ldp	x29, x30, [sp, #64]
  41dad4:	add	sp, sp, #0x50
  41dad8:	ret
  41dadc:	sub	sp, sp, #0x30
  41dae0:	stp	x29, x30, [sp, #32]
  41dae4:	add	x29, sp, #0x20
  41dae8:	str	x0, [sp, #16]
  41daec:	str	x1, [sp, #8]
  41daf0:	str	w2, [sp, #4]
  41daf4:	ldr	x8, [sp, #8]
  41daf8:	cbnz	x8, 41db0c <error@@Base+0x3088>
  41dafc:	ldr	x8, [sp, #16]
  41db00:	mov	x9, xzr
  41db04:	str	x9, [x8]
  41db08:	b	41db34 <error@@Base+0x30b0>
  41db0c:	ldr	x0, [sp, #8]
  41db10:	ldr	w1, [sp, #4]
  41db14:	ldr	x2, [sp, #16]
  41db18:	bl	41af04 <error@@Base+0x480>
  41db1c:	cmp	w0, #0x0
  41db20:	cset	w8, ge  // ge = tcont
  41db24:	tbnz	w8, #0, 41db34 <error@@Base+0x30b0>
  41db28:	mov	w8, #0xffffffff            	// #-1
  41db2c:	stur	w8, [x29, #-4]
  41db30:	b	41dbf8 <error@@Base+0x3174>
  41db34:	ldr	x8, [sp, #16]
  41db38:	ldr	x8, [x8, #8]
  41db3c:	cbz	x8, 41db4c <error@@Base+0x30c8>
  41db40:	ldr	x8, [sp, #16]
  41db44:	ldr	x0, [x8, #8]
  41db48:	bl	401ac0 <free@plt>
  41db4c:	ldr	x8, [sp, #16]
  41db50:	mov	x9, xzr
  41db54:	str	x9, [x8, #8]
  41db58:	ldr	x8, [sp, #8]
  41db5c:	cbz	x8, 41db90 <error@@Base+0x310c>
  41db60:	ldr	x0, [sp, #8]
  41db64:	bl	4017e0 <strlen@plt>
  41db68:	add	x8, x0, #0x1
  41db6c:	mov	w0, #0x1                   	// #1
  41db70:	mov	w1, w8
  41db74:	bl	40235c <setlocale@plt+0x6fc>
  41db78:	ldr	x9, [sp, #16]
  41db7c:	str	x0, [x9, #8]
  41db80:	ldr	x9, [sp, #16]
  41db84:	ldr	x0, [x9, #8]
  41db88:	ldr	x1, [sp, #8]
  41db8c:	bl	401af0 <strcpy@plt>
  41db90:	ldr	w8, [sp, #4]
  41db94:	ldr	x9, [sp, #16]
  41db98:	str	w8, [x9, #16]
  41db9c:	ldr	x0, [sp, #8]
  41dba0:	bl	41e6ec <error@@Base+0x3c68>
  41dba4:	adrp	x9, 440000 <PC+0x4798>
  41dba8:	add	x9, x9, #0x140
  41dbac:	str	w0, [x9]
  41dbb0:	ldr	w8, [x9]
  41dbb4:	cbz	w8, 41dbdc <error@@Base+0x3158>
  41dbb8:	adrp	x8, 440000 <PC+0x4798>
  41dbbc:	add	x8, x8, #0x230
  41dbc0:	ldr	w9, [x8]
  41dbc4:	cmp	w9, #0x2
  41dbc8:	b.eq	41dbdc <error@@Base+0x3158>  // b.none
  41dbcc:	adrp	x8, 440000 <PC+0x4798>
  41dbd0:	add	x8, x8, #0x144
  41dbd4:	str	wzr, [x8]
  41dbd8:	b	41dbf4 <error@@Base+0x3170>
  41dbdc:	adrp	x8, 440000 <PC+0x4798>
  41dbe0:	add	x8, x8, #0x230
  41dbe4:	ldr	w9, [x8]
  41dbe8:	adrp	x8, 440000 <PC+0x4798>
  41dbec:	add	x8, x8, #0x144
  41dbf0:	str	w9, [x8]
  41dbf4:	stur	wzr, [x29, #-4]
  41dbf8:	ldur	w0, [x29, #-4]
  41dbfc:	ldp	x29, x30, [sp, #32]
  41dc00:	add	sp, sp, #0x30
  41dc04:	ret
  41dc08:	sub	sp, sp, #0x30
  41dc0c:	stp	x29, x30, [sp, #32]
  41dc10:	add	x29, sp, #0x20
  41dc14:	adrp	x8, 440000 <PC+0x4798>
  41dc18:	add	x8, x8, #0x1b8
  41dc1c:	stur	w0, [x29, #-4]
  41dc20:	str	x8, [sp]
  41dc24:	bl	41b934 <error@@Base+0xeb0>
  41dc28:	cbz	w0, 41dc6c <error@@Base+0x31e8>
  41dc2c:	ldur	w8, [x29, #-4]
  41dc30:	and	w8, w8, #0x1
  41dc34:	cbz	w8, 41dc40 <error@@Base+0x31bc>
  41dc38:	str	xzr, [sp, #16]
  41dc3c:	b	41dc64 <error@@Base+0x31e0>
  41dc40:	bl	404e18 <clear@@Base+0x12d8>
  41dc44:	str	x0, [sp, #16]
  41dc48:	ldr	x8, [sp, #16]
  41dc4c:	mov	x9, #0xffffffffffffffff    	// #-1
  41dc50:	cmp	x8, x9
  41dc54:	b.ne	41dc64 <error@@Base+0x31e0>  // b.any
  41dc58:	bl	4054d4 <clear@@Base+0x1994>
  41dc5c:	bl	404e18 <clear@@Base+0x12d8>
  41dc60:	str	x0, [sp, #16]
  41dc64:	str	wzr, [sp, #12]
  41dc68:	b	41dd48 <error@@Base+0x32c4>
  41dc6c:	str	wzr, [sp, #8]
  41dc70:	adrp	x8, 440000 <PC+0x4798>
  41dc74:	add	x8, x8, #0x29c
  41dc78:	ldr	w9, [x8]
  41dc7c:	cmp	w9, #0x1
  41dc80:	b.ne	41dcac <error@@Base+0x3228>  // b.any
  41dc84:	ldur	w8, [x29, #-4]
  41dc88:	and	w8, w8, #0x1
  41dc8c:	cbz	w8, 41dca4 <error@@Base+0x3220>
  41dc90:	ldr	x8, [sp]
  41dc94:	ldr	w9, [x8]
  41dc98:	subs	w9, w9, #0x1
  41dc9c:	str	w9, [sp, #12]
  41dca0:	b	41dca8 <error@@Base+0x3224>
  41dca4:	str	wzr, [sp, #12]
  41dca8:	b	41dd1c <error@@Base+0x3298>
  41dcac:	adrp	x8, 440000 <PC+0x4798>
  41dcb0:	add	x8, x8, #0x29c
  41dcb4:	ldr	w9, [x8]
  41dcb8:	cmp	w9, #0x2
  41dcbc:	b.ne	41dcf4 <error@@Base+0x3270>  // b.any
  41dcc0:	ldur	w8, [x29, #-4]
  41dcc4:	and	w8, w8, #0x4000
  41dcc8:	cbnz	w8, 41dcf4 <error@@Base+0x3270>
  41dccc:	ldur	w8, [x29, #-4]
  41dcd0:	and	w8, w8, #0x1
  41dcd4:	cbz	w8, 41dce0 <error@@Base+0x325c>
  41dcd8:	str	wzr, [sp, #12]
  41dcdc:	b	41dcf0 <error@@Base+0x326c>
  41dce0:	ldr	x8, [sp]
  41dce4:	ldr	w9, [x8]
  41dce8:	subs	w9, w9, #0x1
  41dcec:	str	w9, [sp, #12]
  41dcf0:	b	41dd1c <error@@Base+0x3298>
  41dcf4:	adrp	x8, 440000 <PC+0x4798>
  41dcf8:	add	x8, x8, #0x26c
  41dcfc:	ldr	w0, [x8]
  41dd00:	bl	41b9e8 <error@@Base+0xf64>
  41dd04:	str	w0, [sp, #12]
  41dd08:	ldur	w9, [x29, #-4]
  41dd0c:	and	w9, w9, #0x1
  41dd10:	cbz	w9, 41dd1c <error@@Base+0x3298>
  41dd14:	mov	w8, #0x1                   	// #1
  41dd18:	str	w8, [sp, #8]
  41dd1c:	ldr	w0, [sp, #12]
  41dd20:	bl	41b45c <error@@Base+0x9d8>
  41dd24:	str	x0, [sp, #16]
  41dd28:	ldr	w8, [sp, #8]
  41dd2c:	cbz	w8, 41dd48 <error@@Base+0x32c4>
  41dd30:	ldr	x0, [sp, #16]
  41dd34:	mov	x8, xzr
  41dd38:	mov	x1, x8
  41dd3c:	mov	x2, x8
  41dd40:	bl	414a14 <clear@@Base+0x10ed4>
  41dd44:	str	x0, [sp, #16]
  41dd48:	ldur	w8, [x29, #-4]
  41dd4c:	and	w8, w8, #0x1
  41dd50:	cbz	w8, 41dd98 <error@@Base+0x3314>
  41dd54:	ldr	x8, [sp, #16]
  41dd58:	mov	x9, #0xffffffffffffffff    	// #-1
  41dd5c:	cmp	x8, x9
  41dd60:	b.ne	41dd94 <error@@Base+0x3310>  // b.any
  41dd64:	ldr	w8, [sp, #12]
  41dd68:	add	w8, w8, #0x1
  41dd6c:	str	w8, [sp, #12]
  41dd70:	ldr	x9, [sp]
  41dd74:	ldr	w10, [x9]
  41dd78:	cmp	w8, w10
  41dd7c:	b.lt	41dd84 <error@@Base+0x3300>  // b.tstop
  41dd80:	b	41dd94 <error@@Base+0x3310>
  41dd84:	ldr	w0, [sp, #12]
  41dd88:	bl	41b45c <error@@Base+0x9d8>
  41dd8c:	str	x0, [sp, #16]
  41dd90:	b	41dd54 <error@@Base+0x32d0>
  41dd94:	b	41ddd4 <error@@Base+0x3350>
  41dd98:	ldr	x8, [sp, #16]
  41dd9c:	mov	x9, #0xffffffffffffffff    	// #-1
  41dda0:	cmp	x8, x9
  41dda4:	b.ne	41ddd4 <error@@Base+0x3350>  // b.any
  41dda8:	ldr	w8, [sp, #12]
  41ddac:	subs	w8, w8, #0x1
  41ddb0:	str	w8, [sp, #12]
  41ddb4:	cmp	w8, #0x0
  41ddb8:	cset	w8, ge  // ge = tcont
  41ddbc:	tbnz	w8, #0, 41ddc4 <error@@Base+0x3340>
  41ddc0:	b	41ddd4 <error@@Base+0x3350>
  41ddc4:	ldr	w0, [sp, #12]
  41ddc8:	bl	41b45c <error@@Base+0x9d8>
  41ddcc:	str	x0, [sp, #16]
  41ddd0:	b	41dd98 <error@@Base+0x3314>
  41ddd4:	ldr	x0, [sp, #16]
  41ddd8:	ldp	x29, x30, [sp, #32]
  41dddc:	add	sp, sp, #0x30
  41dde0:	ret
  41dde4:	sub	sp, sp, #0xd0
  41dde8:	stp	x29, x30, [sp, #192]
  41ddec:	add	x29, sp, #0xc0
  41ddf0:	adrp	x8, 440000 <PC+0x4798>
  41ddf4:	add	x8, x8, #0xd0
  41ddf8:	adrp	x9, 440000 <PC+0x4798>
  41ddfc:	add	x9, x9, #0xb8
  41de00:	stur	x0, [x29, #-16]
  41de04:	stur	x1, [x29, #-24]
  41de08:	stur	w2, [x29, #-28]
  41de0c:	stur	w3, [x29, #-32]
  41de10:	stur	w4, [x29, #-36]
  41de14:	stur	x5, [x29, #-48]
  41de18:	stur	x6, [x29, #-56]
  41de1c:	ldur	x0, [x29, #-16]
  41de20:	str	x8, [sp, #16]
  41de24:	str	x9, [sp, #8]
  41de28:	bl	415f74 <clear@@Base+0x12434>
  41de2c:	stur	x0, [x29, #-88]
  41de30:	ldur	x8, [x29, #-16]
  41de34:	str	x8, [sp, #48]
  41de38:	adrp	x8, 440000 <PC+0x4798>
  41de3c:	add	x8, x8, #0x2f0
  41de40:	ldr	w9, [x8]
  41de44:	and	w9, w9, #0x3
  41de48:	cbz	w9, 41de58 <error@@Base+0x33d4>
  41de4c:	mov	w8, #0xffffffff            	// #-1
  41de50:	stur	w8, [x29, #-4]
  41de54:	b	41e1d0 <error@@Base+0x374c>
  41de58:	ldur	x8, [x29, #-24]
  41de5c:	mov	x9, #0xffffffffffffffff    	// #-1
  41de60:	cmp	x8, x9
  41de64:	b.eq	41de78 <error@@Base+0x33f4>  // b.none
  41de68:	ldur	x8, [x29, #-16]
  41de6c:	ldur	x9, [x29, #-24]
  41de70:	cmp	x8, x9
  41de74:	b.ge	41de80 <error@@Base+0x33fc>  // b.tcont
  41de78:	ldur	w8, [x29, #-36]
  41de7c:	cbnz	w8, 41dea0 <error@@Base+0x341c>
  41de80:	ldur	x8, [x29, #-56]
  41de84:	cbz	x8, 41de94 <error@@Base+0x3410>
  41de88:	ldur	x8, [x29, #-16]
  41de8c:	ldur	x9, [x29, #-56]
  41de90:	str	x8, [x9]
  41de94:	ldur	w8, [x29, #-32]
  41de98:	stur	w8, [x29, #-4]
  41de9c:	b	41e1d0 <error@@Base+0x374c>
  41dea0:	ldur	w8, [x29, #-36]
  41dea4:	cmp	w8, #0x0
  41dea8:	cset	w8, le
  41deac:	tbnz	w8, #0, 41debc <error@@Base+0x3438>
  41deb0:	ldur	w8, [x29, #-36]
  41deb4:	subs	w8, w8, #0x1
  41deb8:	stur	w8, [x29, #-36]
  41debc:	ldur	w8, [x29, #-28]
  41dec0:	and	w8, w8, #0x1
  41dec4:	cbz	w8, 41defc <error@@Base+0x3478>
  41dec8:	ldur	x8, [x29, #-16]
  41decc:	str	x8, [sp, #56]
  41ded0:	ldur	x0, [x29, #-16]
  41ded4:	sub	x1, x29, #0x40
  41ded8:	sub	x2, x29, #0x4c
  41dedc:	bl	414a14 <clear@@Base+0x10ed4>
  41dee0:	stur	x0, [x29, #-16]
  41dee4:	ldur	x8, [x29, #-88]
  41dee8:	cbz	x8, 41def8 <error@@Base+0x3474>
  41deec:	ldur	x8, [x29, #-88]
  41def0:	add	x8, x8, #0x1
  41def4:	stur	x8, [x29, #-88]
  41def8:	b	41df2c <error@@Base+0x34a8>
  41defc:	ldur	x0, [x29, #-16]
  41df00:	sub	x1, x29, #0x40
  41df04:	sub	x2, x29, #0x4c
  41df08:	bl	414cac <clear@@Base+0x1116c>
  41df0c:	stur	x0, [x29, #-16]
  41df10:	ldur	x8, [x29, #-16]
  41df14:	str	x8, [sp, #56]
  41df18:	ldur	x8, [x29, #-88]
  41df1c:	cbz	x8, 41df2c <error@@Base+0x34a8>
  41df20:	ldur	x8, [x29, #-88]
  41df24:	subs	x8, x8, #0x1
  41df28:	stur	x8, [x29, #-88]
  41df2c:	ldur	x8, [x29, #-16]
  41df30:	mov	x9, #0xffffffffffffffff    	// #-1
  41df34:	cmp	x8, x9
  41df38:	b.ne	41df5c <error@@Base+0x34d8>  // b.any
  41df3c:	ldur	x8, [x29, #-56]
  41df40:	cbz	x8, 41df50 <error@@Base+0x34cc>
  41df44:	ldr	x8, [sp, #48]
  41df48:	ldur	x9, [x29, #-56]
  41df4c:	str	x8, [x9]
  41df50:	ldur	w8, [x29, #-32]
  41df54:	stur	w8, [x29, #-4]
  41df58:	b	41e1d0 <error@@Base+0x374c>
  41df5c:	adrp	x8, 440000 <PC+0x4798>
  41df60:	add	x8, x8, #0x234
  41df64:	ldr	w9, [x8]
  41df68:	cbz	w9, 41df94 <error@@Base+0x3510>
  41df6c:	ldur	x8, [x29, #-16]
  41df70:	ldr	x9, [sp, #48]
  41df74:	subs	x8, x8, x9
  41df78:	mov	w0, w8
  41df7c:	bl	4018b0 <abs@plt>
  41df80:	cmp	w0, #0x800
  41df84:	b.le	41df94 <error@@Base+0x3510>
  41df88:	ldur	x0, [x29, #-88]
  41df8c:	ldur	x1, [x29, #-16]
  41df90:	bl	415d10 <clear@@Base+0x121d0>
  41df94:	ldur	x8, [x29, #-16]
  41df98:	str	x8, [sp, #48]
  41df9c:	ldr	x0, [sp, #56]
  41dfa0:	bl	41d280 <error@@Base+0x27fc>
  41dfa4:	cbz	w0, 41dfac <error@@Base+0x3528>
  41dfa8:	b	41de38 <error@@Base+0x33b4>
  41dfac:	bl	41e770 <error@@Base+0x3cec>
  41dfb0:	str	w0, [sp, #80]
  41dfb4:	sub	x3, x29, #0x4c
  41dfb8:	ldur	w0, [x29, #-76]
  41dfbc:	ldr	w1, [sp, #80]
  41dfc0:	str	x3, [sp]
  41dfc4:	bl	40cdfc <clear@@Base+0x92bc>
  41dfc8:	str	w0, [sp, #76]
  41dfcc:	ldr	w1, [sp, #76]
  41dfd0:	mov	w0, #0x1                   	// #1
  41dfd4:	bl	40235c <setlocale@plt+0x6fc>
  41dfd8:	stur	x0, [x29, #-72]
  41dfdc:	ldr	w0, [sp, #76]
  41dfe0:	bl	40ce38 <clear@@Base+0x92f8>
  41dfe4:	str	x0, [sp, #64]
  41dfe8:	ldur	x0, [x29, #-72]
  41dfec:	ldur	x1, [x29, #-64]
  41dff0:	ldr	x2, [sp, #64]
  41dff4:	ldr	w4, [sp, #80]
  41dff8:	ldr	x3, [sp]
  41dffc:	bl	40cea0 <clear@@Base+0x9360>
  41e000:	ldur	w8, [x29, #-28]
  41e004:	and	w8, w8, #0x10
  41e008:	cbnz	w8, 41e054 <error@@Base+0x35d0>
  41e00c:	adrp	x8, 440000 <PC+0x4798>
  41e010:	add	x8, x8, #0x118
  41e014:	ldr	x8, [x8]
  41e018:	mov	x9, #0xffffffffffffffff    	// #-1
  41e01c:	cmp	x8, x9
  41e020:	b.eq	41e054 <error@@Base+0x35d0>  // b.none
  41e024:	ldr	x8, [sp, #56]
  41e028:	adrp	x9, 440000 <PC+0x4798>
  41e02c:	add	x9, x9, #0x118
  41e030:	ldr	x9, [x9]
  41e034:	cmp	x8, x9
  41e038:	b.lt	41e054 <error@@Base+0x35d0>  // b.tstop
  41e03c:	ldr	x8, [sp, #56]
  41e040:	adrp	x9, 440000 <PC+0x4798>
  41e044:	add	x9, x9, #0x110
  41e048:	ldr	x9, [x9]
  41e04c:	cmp	x8, x9
  41e050:	b.lt	41e0cc <error@@Base+0x3648>  // b.tstop
  41e054:	ldr	x0, [sp, #16]
  41e058:	bl	41ce74 <error@@Base+0x23f0>
  41e05c:	cbz	w0, 41e0cc <error@@Base+0x3648>
  41e060:	ldr	x8, [sp, #16]
  41e064:	ldr	x0, [x8]
  41e068:	ldr	x1, [x8, #8]
  41e06c:	ldur	x2, [x29, #-72]
  41e070:	ldur	w3, [x29, #-76]
  41e074:	ldr	w7, [x8, #16]
  41e078:	add	x4, sp, #0x60
  41e07c:	add	x5, sp, #0x58
  41e080:	mov	w9, wzr
  41e084:	mov	w6, w9
  41e088:	bl	41b168 <error@@Base+0x6e4>
  41e08c:	str	w0, [sp, #44]
  41e090:	ldr	w9, [sp, #44]
  41e094:	cbz	w9, 41e0cc <error@@Base+0x3648>
  41e098:	ldr	x8, [sp, #56]
  41e09c:	add	x1, sp, #0x18
  41e0a0:	str	x8, [sp, #24]
  41e0a4:	ldur	x8, [x29, #-16]
  41e0a8:	str	x8, [sp, #32]
  41e0ac:	adrp	x0, 440000 <PC+0x4798>
  41e0b0:	add	x0, x0, #0x120
  41e0b4:	bl	41e83c <error@@Base+0x3db8>
  41e0b8:	ldur	x0, [x29, #-72]
  41e0bc:	bl	401ac0 <free@plt>
  41e0c0:	ldr	x0, [sp, #64]
  41e0c4:	bl	401ac0 <free@plt>
  41e0c8:	b	41de38 <error@@Base+0x33b4>
  41e0cc:	ldr	x0, [sp, #8]
  41e0d0:	bl	41ce74 <error@@Base+0x23f0>
  41e0d4:	cbz	w0, 41e1bc <error@@Base+0x3738>
  41e0d8:	ldr	x8, [sp, #8]
  41e0dc:	ldr	x0, [x8]
  41e0e0:	ldr	x1, [x8, #8]
  41e0e4:	ldur	x2, [x29, #-72]
  41e0e8:	ldur	w3, [x29, #-76]
  41e0ec:	ldur	w7, [x29, #-28]
  41e0f0:	add	x4, sp, #0x60
  41e0f4:	add	x5, sp, #0x58
  41e0f8:	mov	w9, wzr
  41e0fc:	mov	w6, w9
  41e100:	bl	41b168 <error@@Base+0x6e4>
  41e104:	str	w0, [sp, #84]
  41e108:	ldr	w9, [sp, #84]
  41e10c:	cbz	w9, 41e1bc <error@@Base+0x3738>
  41e110:	ldur	w8, [x29, #-28]
  41e114:	and	w8, w8, #0x10
  41e118:	cbz	w8, 41e140 <error@@Base+0x36bc>
  41e11c:	ldr	x0, [sp, #56]
  41e120:	ldur	x1, [x29, #-72]
  41e124:	ldur	w2, [x29, #-76]
  41e128:	ldr	x3, [sp, #64]
  41e12c:	ldr	x4, [sp, #96]
  41e130:	ldr	x5, [sp, #88]
  41e134:	ldr	w6, [sp, #80]
  41e138:	bl	41ed10 <error@@Base+0x428c>
  41e13c:	b	41e1bc <error@@Base+0x3738>
  41e140:	ldur	w8, [x29, #-32]
  41e144:	subs	w8, w8, #0x1
  41e148:	stur	w8, [x29, #-32]
  41e14c:	cmp	w8, #0x0
  41e150:	cset	w8, gt
  41e154:	tbnz	w8, #0, 41e1bc <error@@Base+0x3738>
  41e158:	adrp	x8, 440000 <PC+0x4798>
  41e15c:	add	x8, x8, #0x2b4
  41e160:	ldr	w9, [x8]
  41e164:	cmp	w9, #0x1
  41e168:	b.ne	41e190 <error@@Base+0x370c>  // b.any
  41e16c:	bl	41cee0 <error@@Base+0x245c>
  41e170:	ldr	x0, [sp, #56]
  41e174:	ldur	x1, [x29, #-72]
  41e178:	ldur	w2, [x29, #-76]
  41e17c:	ldr	x3, [sp, #64]
  41e180:	ldr	x4, [sp, #96]
  41e184:	ldr	x5, [sp, #88]
  41e188:	ldr	w6, [sp, #80]
  41e18c:	bl	41ed10 <error@@Base+0x428c>
  41e190:	ldur	x0, [x29, #-72]
  41e194:	bl	401ac0 <free@plt>
  41e198:	ldr	x0, [sp, #64]
  41e19c:	bl	401ac0 <free@plt>
  41e1a0:	ldur	x8, [x29, #-48]
  41e1a4:	cbz	x8, 41e1b4 <error@@Base+0x3730>
  41e1a8:	ldr	x8, [sp, #56]
  41e1ac:	ldur	x9, [x29, #-48]
  41e1b0:	str	x8, [x9]
  41e1b4:	stur	wzr, [x29, #-4]
  41e1b8:	b	41e1d0 <error@@Base+0x374c>
  41e1bc:	ldur	x0, [x29, #-72]
  41e1c0:	bl	401ac0 <free@plt>
  41e1c4:	ldr	x0, [sp, #64]
  41e1c8:	bl	401ac0 <free@plt>
  41e1cc:	b	41de38 <error@@Base+0x33b4>
  41e1d0:	ldur	w0, [x29, #-4]
  41e1d4:	ldp	x29, x30, [sp, #192]
  41e1d8:	add	sp, sp, #0xd0
  41e1dc:	ret
  41e1e0:	sub	sp, sp, #0x80
  41e1e4:	stp	x29, x30, [sp, #112]
  41e1e8:	add	x29, sp, #0x70
  41e1ec:	adrp	x8, 440000 <PC+0x4798>
  41e1f0:	add	x8, x8, #0x118
  41e1f4:	adrp	x9, 440000 <PC+0x4798>
  41e1f8:	add	x9, x9, #0x110
  41e1fc:	adrp	x10, 440000 <PC+0x4798>
  41e200:	add	x10, x10, #0xb8
  41e204:	adrp	x11, 43c000 <PC+0x798>
  41e208:	add	x11, x11, #0x868
  41e20c:	stur	x0, [x29, #-8]
  41e210:	stur	x1, [x29, #-16]
  41e214:	stur	w2, [x29, #-20]
  41e218:	ldr	x12, [x8]
  41e21c:	stur	x12, [x29, #-32]
  41e220:	ldr	x12, [x9]
  41e224:	stur	x12, [x29, #-40]
  41e228:	mov	x0, x10
  41e22c:	str	x8, [sp, #32]
  41e230:	str	x9, [sp, #24]
  41e234:	str	x10, [sp, #16]
  41e238:	str	x11, [sp, #8]
  41e23c:	bl	41ce74 <error@@Base+0x23f0>
  41e240:	cbnz	w0, 41e250 <error@@Base+0x37cc>
  41e244:	bl	41e640 <error@@Base+0x3bbc>
  41e248:	cbnz	w0, 41e250 <error@@Base+0x37cc>
  41e24c:	b	41e634 <error@@Base+0x3bb0>
  41e250:	ldur	x8, [x29, #-8]
  41e254:	add	x0, x8, #0x1
  41e258:	mov	x8, xzr
  41e25c:	mov	x1, x8
  41e260:	mov	x2, x8
  41e264:	bl	414cac <clear@@Base+0x1116c>
  41e268:	stur	x0, [x29, #-8]
  41e26c:	ldur	w9, [x29, #-20]
  41e270:	cmp	w9, #0x0
  41e274:	cset	w9, ge  // ge = tcont
  41e278:	tbnz	w9, #0, 41e288 <error@@Base+0x3804>
  41e27c:	mov	x8, #0xffffffffffffffff    	// #-1
  41e280:	str	x8, [sp, #56]
  41e284:	b	41e2cc <error@@Base+0x3848>
  41e288:	ldur	x8, [x29, #-8]
  41e28c:	str	x8, [sp, #56]
  41e290:	str	wzr, [sp, #48]
  41e294:	ldr	w8, [sp, #48]
  41e298:	ldur	w9, [x29, #-20]
  41e29c:	cmp	w8, w9
  41e2a0:	b.ge	41e2cc <error@@Base+0x3848>  // b.tcont
  41e2a4:	ldr	x0, [sp, #56]
  41e2a8:	mov	x8, xzr
  41e2ac:	mov	x1, x8
  41e2b0:	mov	x2, x8
  41e2b4:	bl	414a14 <clear@@Base+0x10ed4>
  41e2b8:	str	x0, [sp, #56]
  41e2bc:	ldr	w8, [sp, #48]
  41e2c0:	add	w8, w8, #0x1
  41e2c4:	str	w8, [sp, #48]
  41e2c8:	b	41e294 <error@@Base+0x3810>
  41e2cc:	ldr	x8, [sp, #32]
  41e2d0:	ldr	x9, [x8]
  41e2d4:	mov	x10, #0xffffffffffffffff    	// #-1
  41e2d8:	cmp	x9, x10
  41e2dc:	b.eq	41e318 <error@@Base+0x3894>  // b.none
  41e2e0:	ldur	x8, [x29, #-16]
  41e2e4:	mov	x9, #0xffffffffffffffff    	// #-1
  41e2e8:	cmp	x8, x9
  41e2ec:	b.eq	41e304 <error@@Base+0x3880>  // b.none
  41e2f0:	ldur	x8, [x29, #-16]
  41e2f4:	ldr	x9, [sp, #32]
  41e2f8:	ldr	x10, [x9]
  41e2fc:	cmp	x8, x10
  41e300:	b.lt	41e318 <error@@Base+0x3894>  // b.tstop
  41e304:	ldur	x8, [x29, #-8]
  41e308:	ldr	x9, [sp, #24]
  41e30c:	ldr	x10, [x9]
  41e310:	cmp	x8, x10
  41e314:	b.le	41e358 <error@@Base+0x38d4>
  41e318:	bl	41cee0 <error@@Base+0x245c>
  41e31c:	bl	41cfe0 <error@@Base+0x255c>
  41e320:	ldur	x8, [x29, #-16]
  41e324:	mov	x9, #0xffffffffffffffff    	// #-1
  41e328:	cmp	x8, x9
  41e32c:	b.eq	41e34c <error@@Base+0x38c8>  // b.none
  41e330:	ldr	x8, [sp, #8]
  41e334:	ldr	w9, [x8]
  41e338:	mov	w10, #0x3                   	// #3
  41e33c:	mul	w9, w10, w9
  41e340:	ldur	x11, [x29, #-16]
  41e344:	add	x11, x11, w9, sxtw
  41e348:	stur	x11, [x29, #-16]
  41e34c:	ldur	x8, [x29, #-8]
  41e350:	stur	x8, [x29, #-32]
  41e354:	b	41e420 <error@@Base+0x399c>
  41e358:	ldur	x8, [x29, #-16]
  41e35c:	mov	x9, #0xffffffffffffffff    	// #-1
  41e360:	cmp	x8, x9
  41e364:	b.ne	41e36c <error@@Base+0x38e8>  // b.any
  41e368:	b	41e3ac <error@@Base+0x3928>
  41e36c:	ldur	x8, [x29, #-16]
  41e370:	ldr	x9, [sp, #24]
  41e374:	ldr	x10, [x9]
  41e378:	cmp	x8, x10
  41e37c:	b.le	41e3a0 <error@@Base+0x391c>
  41e380:	ldr	x8, [sp, #8]
  41e384:	ldr	w9, [x8]
  41e388:	mov	w10, #0x3                   	// #3
  41e38c:	mul	w9, w10, w9
  41e390:	ldur	x11, [x29, #-16]
  41e394:	add	x11, x11, w9, sxtw
  41e398:	stur	x11, [x29, #-16]
  41e39c:	b	41e3ac <error@@Base+0x3928>
  41e3a0:	ldr	x8, [sp, #32]
  41e3a4:	ldr	x9, [x8]
  41e3a8:	stur	x9, [x29, #-16]
  41e3ac:	ldur	x8, [x29, #-8]
  41e3b0:	ldr	x9, [sp, #32]
  41e3b4:	ldr	x10, [x9]
  41e3b8:	cmp	x8, x10
  41e3bc:	b.ge	41e414 <error@@Base+0x3990>  // b.tcont
  41e3c0:	ldur	x8, [x29, #-8]
  41e3c4:	ldr	x9, [sp, #8]
  41e3c8:	ldr	w10, [x9]
  41e3cc:	mov	w11, #0x3                   	// #3
  41e3d0:	mul	w10, w11, w10
  41e3d4:	mov	w0, w10
  41e3d8:	sxtw	x12, w0
  41e3dc:	cmp	x8, x12
  41e3e0:	b.ge	41e3ec <error@@Base+0x3968>  // b.tcont
  41e3e4:	stur	xzr, [x29, #-8]
  41e3e8:	b	41e408 <error@@Base+0x3984>
  41e3ec:	ldr	x8, [sp, #8]
  41e3f0:	ldr	w9, [x8]
  41e3f4:	mov	w10, #0x3                   	// #3
  41e3f8:	mul	w9, w10, w9
  41e3fc:	ldur	x11, [x29, #-8]
  41e400:	subs	x11, x11, w9, sxtw
  41e404:	stur	x11, [x29, #-8]
  41e408:	ldur	x8, [x29, #-8]
  41e40c:	stur	x8, [x29, #-32]
  41e410:	b	41e420 <error@@Base+0x399c>
  41e414:	ldr	x8, [sp, #24]
  41e418:	ldr	x9, [x8]
  41e41c:	stur	x9, [x29, #-8]
  41e420:	ldur	x8, [x29, #-16]
  41e424:	mov	x9, #0xffffffffffffffff    	// #-1
  41e428:	cmp	x8, x9
  41e42c:	b.eq	41e458 <error@@Base+0x39d4>  // b.none
  41e430:	ldr	x8, [sp, #56]
  41e434:	mov	x9, #0xffffffffffffffff    	// #-1
  41e438:	cmp	x8, x9
  41e43c:	b.eq	41e458 <error@@Base+0x39d4>  // b.none
  41e440:	ldur	x8, [x29, #-16]
  41e444:	ldr	x9, [sp, #56]
  41e448:	cmp	x8, x9
  41e44c:	b.le	41e458 <error@@Base+0x39d4>
  41e450:	ldr	x8, [sp, #56]
  41e454:	stur	x8, [x29, #-16]
  41e458:	ldur	x8, [x29, #-16]
  41e45c:	mov	x9, #0xffffffffffffffff    	// #-1
  41e460:	cmp	x8, x9
  41e464:	b.eq	41e478 <error@@Base+0x39f4>  // b.none
  41e468:	ldur	x8, [x29, #-16]
  41e46c:	ldur	x9, [x29, #-8]
  41e470:	cmp	x8, x9
  41e474:	b.le	41e61c <error@@Base+0x3b98>
  41e478:	mov	w8, #0x11                  	// #17
  41e47c:	str	w8, [sp, #44]
  41e480:	ldr	x9, [sp, #16]
  41e484:	ldr	w8, [x9, #16]
  41e488:	and	w8, w8, #0x1000
  41e48c:	ldr	w10, [sp, #44]
  41e490:	orr	w8, w10, w8
  41e494:	str	w8, [sp, #44]
  41e498:	ldur	x0, [x29, #-8]
  41e49c:	ldur	x1, [x29, #-16]
  41e4a0:	ldr	w2, [sp, #44]
  41e4a4:	ldur	w4, [x29, #-20]
  41e4a8:	mov	w8, wzr
  41e4ac:	mov	w3, w8
  41e4b0:	mov	x9, xzr
  41e4b4:	mov	x5, x9
  41e4b8:	sub	x6, x29, #0x30
  41e4bc:	bl	41dde4 <error@@Base+0x3360>
  41e4c0:	str	w0, [sp, #52]
  41e4c4:	ldr	w8, [sp, #52]
  41e4c8:	cmp	w8, #0x0
  41e4cc:	cset	w8, ge  // ge = tcont
  41e4d0:	tbnz	w8, #0, 41e4d8 <error@@Base+0x3a54>
  41e4d4:	b	41e634 <error@@Base+0x3bb0>
  41e4d8:	ldr	x8, [sp, #24]
  41e4dc:	ldr	x9, [x8]
  41e4e0:	mov	x10, #0xffffffffffffffff    	// #-1
  41e4e4:	cmp	x9, x10
  41e4e8:	b.eq	41e500 <error@@Base+0x3a7c>  // b.none
  41e4ec:	ldur	x8, [x29, #-48]
  41e4f0:	ldr	x9, [sp, #24]
  41e4f4:	ldr	x10, [x9]
  41e4f8:	cmp	x8, x10
  41e4fc:	b.le	41e508 <error@@Base+0x3a84>
  41e500:	ldur	x8, [x29, #-48]
  41e504:	stur	x8, [x29, #-40]
  41e508:	ldr	x8, [sp, #24]
  41e50c:	ldr	x9, [x8]
  41e510:	mov	x10, #0xffffffffffffffff    	// #-1
  41e514:	cmp	x9, x10
  41e518:	b.eq	41e530 <error@@Base+0x3aac>  // b.none
  41e51c:	ldur	x8, [x29, #-40]
  41e520:	ldr	x9, [sp, #24]
  41e524:	ldr	x10, [x9]
  41e528:	cmp	x8, x10
  41e52c:	b.le	41e590 <error@@Base+0x3b0c>
  41e530:	ldur	x8, [x29, #-48]
  41e534:	ldur	x9, [x29, #-40]
  41e538:	cmp	x8, x9
  41e53c:	b.lt	41e590 <error@@Base+0x3b0c>  // b.tstop
  41e540:	ldur	x8, [x29, #-48]
  41e544:	subs	x0, x8, #0x1
  41e548:	bl	41d280 <error@@Base+0x27fc>
  41e54c:	cbz	w0, 41e590 <error@@Base+0x3b0c>
  41e550:	ldur	x8, [x29, #-40]
  41e554:	stur	x8, [x29, #-8]
  41e558:	ldur	x0, [x29, #-40]
  41e55c:	mov	x8, xzr
  41e560:	mov	x1, x8
  41e564:	mov	x2, x8
  41e568:	bl	414a14 <clear@@Base+0x10ed4>
  41e56c:	stur	x0, [x29, #-16]
  41e570:	ldur	x8, [x29, #-16]
  41e574:	mov	x9, #0xffffffffffffffff    	// #-1
  41e578:	cmp	x8, x9
  41e57c:	b.ne	41e584 <error@@Base+0x3b00>  // b.any
  41e580:	b	41e61c <error@@Base+0x3b98>
  41e584:	mov	w8, #0x1                   	// #1
  41e588:	stur	w8, [x29, #-20]
  41e58c:	b	41e498 <error@@Base+0x3a14>
  41e590:	ldr	x8, [sp, #32]
  41e594:	ldr	x9, [x8]
  41e598:	mov	x10, #0xffffffffffffffff    	// #-1
  41e59c:	cmp	x9, x10
  41e5a0:	b.eq	41e5b8 <error@@Base+0x3b34>  // b.none
  41e5a4:	ldur	x8, [x29, #-32]
  41e5a8:	ldr	x9, [sp, #32]
  41e5ac:	ldr	x10, [x9]
  41e5b0:	cmp	x8, x10
  41e5b4:	b.ge	41e61c <error@@Base+0x3b98>  // b.tcont
  41e5b8:	ldur	x8, [x29, #-32]
  41e5bc:	cmp	x8, #0x0
  41e5c0:	cset	w9, le
  41e5c4:	tbnz	w9, #0, 41e61c <error@@Base+0x3b98>
  41e5c8:	ldur	x0, [x29, #-32]
  41e5cc:	bl	41d280 <error@@Base+0x27fc>
  41e5d0:	cbz	w0, 41e61c <error@@Base+0x3b98>
  41e5d4:	ldur	x8, [x29, #-32]
  41e5d8:	stur	x8, [x29, #-16]
  41e5dc:	ldur	x0, [x29, #-32]
  41e5e0:	mov	x8, xzr
  41e5e4:	mov	x1, x8
  41e5e8:	mov	x2, x8
  41e5ec:	bl	414cac <clear@@Base+0x1116c>
  41e5f0:	stur	x0, [x29, #-8]
  41e5f4:	ldur	x8, [x29, #-8]
  41e5f8:	mov	x9, #0xffffffffffffffff    	// #-1
  41e5fc:	cmp	x8, x9
  41e600:	b.ne	41e608 <error@@Base+0x3b84>  // b.any
  41e604:	b	41e61c <error@@Base+0x3b98>
  41e608:	ldur	x8, [x29, #-8]
  41e60c:	stur	x8, [x29, #-32]
  41e610:	mov	w9, #0x1                   	// #1
  41e614:	stur	w9, [x29, #-20]
  41e618:	b	41e498 <error@@Base+0x3a14>
  41e61c:	ldur	x8, [x29, #-32]
  41e620:	ldr	x9, [sp, #32]
  41e624:	str	x8, [x9]
  41e628:	ldur	x8, [x29, #-40]
  41e62c:	ldr	x10, [sp, #24]
  41e630:	str	x8, [x10]
  41e634:	ldp	x29, x30, [sp, #112]
  41e638:	add	sp, sp, #0x80
  41e63c:	ret
  41e640:	sub	sp, sp, #0x20
  41e644:	stp	x29, x30, [sp, #16]
  41e648:	add	x29, sp, #0x10
  41e64c:	bl	405ef8 <clear@@Base+0x23b8>
  41e650:	and	w8, w0, #0x8
  41e654:	cbz	w8, 41e660 <error@@Base+0x3bdc>
  41e658:	stur	wzr, [x29, #-4]
  41e65c:	b	41e670 <error@@Base+0x3bec>
  41e660:	adrp	x0, 440000 <PC+0x4798>
  41e664:	add	x0, x0, #0xd0
  41e668:	bl	41ce74 <error@@Base+0x23f0>
  41e66c:	stur	w0, [x29, #-4]
  41e670:	ldur	w0, [x29, #-4]
  41e674:	ldp	x29, x30, [sp, #16]
  41e678:	add	sp, sp, #0x20
  41e67c:	ret
  41e680:	sub	sp, sp, #0x20
  41e684:	stp	x29, x30, [sp, #16]
  41e688:	add	x29, sp, #0x10
  41e68c:	str	x0, [sp, #8]
  41e690:	str	w1, [sp, #4]
  41e694:	bl	41cfe0 <error@@Base+0x255c>
  41e698:	ldr	x8, [sp, #8]
  41e69c:	cbz	x8, 41e6ac <error@@Base+0x3c28>
  41e6a0:	ldr	x8, [sp, #8]
  41e6a4:	ldrb	w9, [x8]
  41e6a8:	cbnz	w9, 41e6bc <error@@Base+0x3c38>
  41e6ac:	adrp	x0, 440000 <PC+0x4798>
  41e6b0:	add	x0, x0, #0xd0
  41e6b4:	bl	41cefc <error@@Base+0x2478>
  41e6b8:	b	41e6d0 <error@@Base+0x3c4c>
  41e6bc:	ldr	x1, [sp, #8]
  41e6c0:	ldr	w2, [sp, #4]
  41e6c4:	adrp	x0, 440000 <PC+0x4798>
  41e6c8:	add	x0, x0, #0xd0
  41e6cc:	bl	41dadc <error@@Base+0x3058>
  41e6d0:	adrp	x8, 440000 <PC+0x4798>
  41e6d4:	add	x8, x8, #0x20c
  41e6d8:	mov	w9, #0x1                   	// #1
  41e6dc:	str	w9, [x8]
  41e6e0:	ldp	x29, x30, [sp, #16]
  41e6e4:	add	sp, sp, #0x20
  41e6e8:	ret
  41e6ec:	sub	sp, sp, #0x40
  41e6f0:	stp	x29, x30, [sp, #48]
  41e6f4:	add	x29, sp, #0x30
  41e6f8:	stur	x0, [x29, #-16]
  41e6fc:	ldur	x8, [x29, #-16]
  41e700:	ldur	x0, [x29, #-16]
  41e704:	str	x8, [sp, #8]
  41e708:	bl	4017e0 <strlen@plt>
  41e70c:	ldr	x8, [sp, #8]
  41e710:	add	x9, x8, x0
  41e714:	str	x9, [sp, #24]
  41e718:	ldur	x8, [x29, #-16]
  41e71c:	ldr	x9, [sp, #24]
  41e720:	cmp	x8, x9
  41e724:	b.cs	41e75c <error@@Base+0x3cd8>  // b.hs, b.nlast
  41e728:	ldr	x2, [sp, #24]
  41e72c:	sub	x0, x29, #0x10
  41e730:	mov	w1, #0x1                   	// #1
  41e734:	bl	406f4c <clear@@Base+0x340c>
  41e738:	str	x0, [sp, #16]
  41e73c:	ldr	x8, [sp, #16]
  41e740:	mov	w0, w8
  41e744:	bl	401b30 <iswupper@plt>
  41e748:	cbz	w0, 41e758 <error@@Base+0x3cd4>
  41e74c:	mov	w8, #0x1                   	// #1
  41e750:	stur	w8, [x29, #-4]
  41e754:	b	41e760 <error@@Base+0x3cdc>
  41e758:	b	41e718 <error@@Base+0x3c94>
  41e75c:	stur	wzr, [x29, #-4]
  41e760:	ldur	w0, [x29, #-4]
  41e764:	ldp	x29, x30, [sp, #48]
  41e768:	add	sp, sp, #0x40
  41e76c:	ret
  41e770:	sub	sp, sp, #0x10
  41e774:	adrp	x8, 440000 <PC+0x4798>
  41e778:	add	x8, x8, #0x144
  41e77c:	adrp	x9, 440000 <PC+0x4798>
  41e780:	add	x9, x9, #0x28c
  41e784:	str	wzr, [sp, #12]
  41e788:	ldr	w10, [x8]
  41e78c:	str	x9, [sp]
  41e790:	cbnz	w10, 41e7a0 <error@@Base+0x3d1c>
  41e794:	ldr	x8, [sp]
  41e798:	ldr	w9, [x8]
  41e79c:	cbnz	w9, 41e7f4 <error@@Base+0x3d70>
  41e7a0:	adrp	x8, 440000 <PC+0x4798>
  41e7a4:	add	x8, x8, #0x144
  41e7a8:	ldr	w9, [x8]
  41e7ac:	cbz	w9, 41e7bc <error@@Base+0x3d38>
  41e7b0:	ldr	w8, [sp, #12]
  41e7b4:	orr	w8, w8, #0x1
  41e7b8:	str	w8, [sp, #12]
  41e7bc:	ldr	x8, [sp]
  41e7c0:	ldr	w9, [x8]
  41e7c4:	cbnz	w9, 41e7d4 <error@@Base+0x3d50>
  41e7c8:	ldr	w8, [sp, #12]
  41e7cc:	orr	w8, w8, #0x2
  41e7d0:	str	w8, [sp, #12]
  41e7d4:	ldr	x8, [sp]
  41e7d8:	ldr	w9, [x8]
  41e7dc:	cmp	w9, #0x2
  41e7e0:	b.eq	41e7f0 <error@@Base+0x3d6c>  // b.none
  41e7e4:	ldr	w8, [sp, #12]
  41e7e8:	orr	w8, w8, #0x4
  41e7ec:	str	w8, [sp, #12]
  41e7f0:	b	41e810 <error@@Base+0x3d8c>
  41e7f4:	ldr	x8, [sp]
  41e7f8:	ldr	w9, [x8]
  41e7fc:	cmp	w9, #0x2
  41e800:	b.eq	41e810 <error@@Base+0x3d8c>  // b.none
  41e804:	ldr	w8, [sp, #12]
  41e808:	orr	w8, w8, #0x4
  41e80c:	str	w8, [sp, #12]
  41e810:	adrp	x8, 440000 <PC+0x4798>
  41e814:	add	x8, x8, #0x290
  41e818:	ldr	w9, [x8]
  41e81c:	cmp	w9, #0x2
  41e820:	b.ne	41e830 <error@@Base+0x3dac>  // b.any
  41e824:	ldr	w8, [sp, #12]
  41e828:	orr	w8, w8, #0x8
  41e82c:	str	w8, [sp, #12]
  41e830:	ldr	w0, [sp, #12]
  41e834:	add	sp, sp, #0x10
  41e838:	ret
  41e83c:	sub	sp, sp, #0x40
  41e840:	stp	x29, x30, [sp, #48]
  41e844:	add	x29, sp, #0x30
  41e848:	stur	x0, [x29, #-8]
  41e84c:	stur	x1, [x29, #-16]
  41e850:	ldur	x8, [x29, #-16]
  41e854:	ldr	x8, [x8]
  41e858:	ldur	x9, [x29, #-16]
  41e85c:	ldr	x9, [x9, #8]
  41e860:	cmp	x8, x9
  41e864:	b.lt	41e86c <error@@Base+0x3de8>  // b.tstop
  41e868:	b	41ed04 <error@@Base+0x4280>
  41e86c:	ldur	x8, [x29, #-8]
  41e870:	ldr	x8, [x8, #16]
  41e874:	str	x8, [sp, #24]
  41e878:	ldr	x8, [sp, #24]
  41e87c:	cbnz	x8, 41e8b8 <error@@Base+0x3e34>
  41e880:	ldur	x0, [x29, #-8]
  41e884:	bl	41ee20 <error@@Base+0x439c>
  41e888:	str	x0, [sp, #16]
  41e88c:	ldr	x8, [sp, #16]
  41e890:	ldur	x9, [x29, #-16]
  41e894:	ldr	q0, [x9]
  41e898:	str	q0, [x8, #48]
  41e89c:	ldr	x8, [sp, #16]
  41e8a0:	ldur	x9, [x29, #-8]
  41e8a4:	str	x8, [x9, #16]
  41e8a8:	ldr	x8, [sp, #16]
  41e8ac:	ldur	x9, [x29, #-8]
  41e8b0:	str	x8, [x9, #24]
  41e8b4:	b	41ed04 <error@@Base+0x4280>
  41e8b8:	ldur	x8, [x29, #-16]
  41e8bc:	ldr	x8, [x8]
  41e8c0:	ldr	x9, [sp, #24]
  41e8c4:	ldr	x9, [x9, #48]
  41e8c8:	cmp	x8, x9
  41e8cc:	b.ge	41e918 <error@@Base+0x3e94>  // b.tcont
  41e8d0:	ldur	x8, [x29, #-16]
  41e8d4:	ldr	x8, [x8, #8]
  41e8d8:	ldr	x9, [sp, #24]
  41e8dc:	ldr	x9, [x9, #48]
  41e8e0:	cmp	x8, x9
  41e8e4:	b.le	41e8f8 <error@@Base+0x3e74>
  41e8e8:	ldr	x8, [sp, #24]
  41e8ec:	ldr	x8, [x8, #48]
  41e8f0:	ldur	x9, [x29, #-16]
  41e8f4:	str	x8, [x9, #8]
  41e8f8:	ldr	x8, [sp, #24]
  41e8fc:	ldr	x8, [x8, #8]
  41e900:	cbz	x8, 41e914 <error@@Base+0x3e90>
  41e904:	ldr	x8, [sp, #24]
  41e908:	ldr	x8, [x8, #8]
  41e90c:	str	x8, [sp, #24]
  41e910:	b	41e8b8 <error@@Base+0x3e34>
  41e914:	b	41e978 <error@@Base+0x3ef4>
  41e918:	ldur	x8, [x29, #-16]
  41e91c:	ldr	x8, [x8]
  41e920:	ldr	x9, [sp, #24]
  41e924:	ldr	x9, [x9, #56]
  41e928:	cmp	x8, x9
  41e92c:	b.ge	41e95c <error@@Base+0x3ed8>  // b.tcont
  41e930:	ldr	x8, [sp, #24]
  41e934:	ldr	x8, [x8, #56]
  41e938:	ldur	x9, [x29, #-16]
  41e93c:	str	x8, [x9]
  41e940:	ldur	x8, [x29, #-16]
  41e944:	ldr	x8, [x8]
  41e948:	ldur	x9, [x29, #-16]
  41e94c:	ldr	x9, [x9, #8]
  41e950:	cmp	x8, x9
  41e954:	b.lt	41e95c <error@@Base+0x3ed8>  // b.tstop
  41e958:	b	41ed04 <error@@Base+0x4280>
  41e95c:	ldr	x8, [sp, #24]
  41e960:	ldr	x8, [x8, #16]
  41e964:	cbz	x8, 41e978 <error@@Base+0x3ef4>
  41e968:	ldr	x8, [sp, #24]
  41e96c:	ldr	x8, [x8, #16]
  41e970:	str	x8, [sp, #24]
  41e974:	b	41e8b8 <error@@Base+0x3e34>
  41e978:	ldur	x8, [x29, #-16]
  41e97c:	ldr	x8, [x8]
  41e980:	ldr	x9, [sp, #24]
  41e984:	ldr	x9, [x9, #48]
  41e988:	cmp	x8, x9
  41e98c:	b.ge	41ea58 <error@@Base+0x3fd4>  // b.tcont
  41e990:	ldur	x8, [x29, #-16]
  41e994:	ldr	x8, [x8, #8]
  41e998:	ldr	x9, [sp, #24]
  41e99c:	ldr	x9, [x9, #48]
  41e9a0:	cmp	x8, x9
  41e9a4:	b.ne	41e9bc <error@@Base+0x3f38>  // b.any
  41e9a8:	ldur	x8, [x29, #-16]
  41e9ac:	ldr	x8, [x8]
  41e9b0:	ldr	x9, [sp, #24]
  41e9b4:	str	x8, [x9, #48]
  41e9b8:	b	41ed04 <error@@Base+0x4280>
  41e9bc:	ldr	x8, [sp, #24]
  41e9c0:	ldr	x8, [x8, #24]
  41e9c4:	cbz	x8, 41e9fc <error@@Base+0x3f78>
  41e9c8:	ldr	x8, [sp, #24]
  41e9cc:	ldr	x8, [x8, #24]
  41e9d0:	ldr	x8, [x8, #56]
  41e9d4:	ldur	x9, [x29, #-16]
  41e9d8:	ldr	x9, [x9]
  41e9dc:	cmp	x8, x9
  41e9e0:	b.ne	41e9fc <error@@Base+0x3f78>  // b.any
  41e9e4:	ldur	x8, [x29, #-16]
  41e9e8:	ldr	x8, [x8, #8]
  41e9ec:	ldr	x9, [sp, #24]
  41e9f0:	ldr	x9, [x9, #24]
  41e9f4:	str	x8, [x9, #56]
  41e9f8:	b	41ed04 <error@@Base+0x4280>
  41e9fc:	ldur	x0, [x29, #-8]
  41ea00:	bl	41ee20 <error@@Base+0x439c>
  41ea04:	str	x0, [sp, #16]
  41ea08:	ldr	x8, [sp, #24]
  41ea0c:	str	x0, [x8, #8]
  41ea10:	ldr	x8, [sp, #24]
  41ea14:	ldr	x9, [sp, #16]
  41ea18:	str	x8, [x9, #32]
  41ea1c:	ldr	x8, [sp, #24]
  41ea20:	ldr	x8, [x8, #24]
  41ea24:	cbz	x8, 41ea48 <error@@Base+0x3fc4>
  41ea28:	ldr	x8, [sp, #24]
  41ea2c:	ldr	x8, [x8, #24]
  41ea30:	ldr	x9, [sp, #16]
  41ea34:	str	x8, [x9, #24]
  41ea38:	ldr	x8, [sp, #16]
  41ea3c:	ldr	x9, [sp, #24]
  41ea40:	ldr	x9, [x9, #24]
  41ea44:	str	x8, [x9, #32]
  41ea48:	ldr	x8, [sp, #16]
  41ea4c:	ldr	x9, [sp, #24]
  41ea50:	str	x8, [x9, #24]
  41ea54:	b	41eb1c <error@@Base+0x4098>
  41ea58:	ldr	x8, [sp, #24]
  41ea5c:	ldr	x8, [x8, #56]
  41ea60:	ldur	x9, [x29, #-16]
  41ea64:	ldr	x9, [x9]
  41ea68:	cmp	x8, x9
  41ea6c:	b.ne	41ea84 <error@@Base+0x4000>  // b.any
  41ea70:	ldur	x8, [x29, #-16]
  41ea74:	ldr	x8, [x8, #8]
  41ea78:	ldr	x9, [sp, #24]
  41ea7c:	str	x8, [x9, #56]
  41ea80:	b	41ed04 <error@@Base+0x4280>
  41ea84:	ldr	x8, [sp, #24]
  41ea88:	ldr	x8, [x8, #32]
  41ea8c:	cbz	x8, 41eac4 <error@@Base+0x4040>
  41ea90:	ldur	x8, [x29, #-16]
  41ea94:	ldr	x8, [x8, #8]
  41ea98:	ldr	x9, [sp, #24]
  41ea9c:	ldr	x9, [x9, #32]
  41eaa0:	ldr	x9, [x9, #48]
  41eaa4:	cmp	x8, x9
  41eaa8:	b.ne	41eac4 <error@@Base+0x4040>  // b.any
  41eaac:	ldur	x8, [x29, #-16]
  41eab0:	ldr	x8, [x8]
  41eab4:	ldr	x9, [sp, #24]
  41eab8:	ldr	x9, [x9, #32]
  41eabc:	str	x8, [x9, #48]
  41eac0:	b	41ed04 <error@@Base+0x4280>
  41eac4:	ldur	x0, [x29, #-8]
  41eac8:	bl	41ee20 <error@@Base+0x439c>
  41eacc:	str	x0, [sp, #16]
  41ead0:	ldr	x8, [sp, #24]
  41ead4:	str	x0, [x8, #16]
  41ead8:	ldr	x8, [sp, #24]
  41eadc:	ldr	x9, [sp, #16]
  41eae0:	str	x8, [x9, #24]
  41eae4:	ldr	x8, [sp, #24]
  41eae8:	ldr	x8, [x8, #32]
  41eaec:	cbz	x8, 41eb10 <error@@Base+0x408c>
  41eaf0:	ldr	x8, [sp, #24]
  41eaf4:	ldr	x8, [x8, #32]
  41eaf8:	ldr	x9, [sp, #16]
  41eafc:	str	x8, [x9, #32]
  41eb00:	ldr	x8, [sp, #16]
  41eb04:	ldr	x9, [sp, #24]
  41eb08:	ldr	x9, [x9, #32]
  41eb0c:	str	x8, [x9, #24]
  41eb10:	ldr	x8, [sp, #16]
  41eb14:	ldr	x9, [sp, #24]
  41eb18:	str	x8, [x9, #32]
  41eb1c:	ldr	x8, [sp, #24]
  41eb20:	ldr	x9, [sp, #16]
  41eb24:	str	x8, [x9]
  41eb28:	ldr	x8, [sp, #16]
  41eb2c:	mov	w10, #0x1                   	// #1
  41eb30:	str	w10, [x8, #40]
  41eb34:	ldr	x8, [sp, #16]
  41eb38:	ldur	x9, [x29, #-16]
  41eb3c:	ldr	q0, [x9]
  41eb40:	str	q0, [x8, #48]
  41eb44:	ldr	x8, [sp, #16]
  41eb48:	ldr	x8, [x8]
  41eb4c:	cbnz	x8, 41eb5c <error@@Base+0x40d8>
  41eb50:	ldr	x8, [sp, #16]
  41eb54:	str	wzr, [x8, #40]
  41eb58:	b	41ed04 <error@@Base+0x4280>
  41eb5c:	ldr	x8, [sp, #16]
  41eb60:	ldr	x8, [x8]
  41eb64:	ldr	w9, [x8, #40]
  41eb68:	cbnz	w9, 41eb70 <error@@Base+0x40ec>
  41eb6c:	b	41ed04 <error@@Base+0x4280>
  41eb70:	ldr	x8, [sp, #16]
  41eb74:	ldr	x8, [x8]
  41eb78:	ldr	x8, [x8]
  41eb7c:	ldr	x8, [x8, #8]
  41eb80:	str	x8, [sp, #8]
  41eb84:	ldr	x8, [sp, #16]
  41eb88:	ldr	x8, [x8]
  41eb8c:	ldr	x9, [sp, #8]
  41eb90:	cmp	x8, x9
  41eb94:	b.ne	41ebac <error@@Base+0x4128>  // b.any
  41eb98:	ldr	x8, [sp, #16]
  41eb9c:	ldr	x8, [x8]
  41eba0:	ldr	x8, [x8]
  41eba4:	ldr	x8, [x8, #16]
  41eba8:	str	x8, [sp, #8]
  41ebac:	ldr	x8, [sp, #8]
  41ebb0:	cbz	x8, 41ebf4 <error@@Base+0x4170>
  41ebb4:	ldr	x8, [sp, #8]
  41ebb8:	ldr	w9, [x8, #40]
  41ebbc:	cbz	w9, 41ebf4 <error@@Base+0x4170>
  41ebc0:	ldr	x8, [sp, #16]
  41ebc4:	ldr	x8, [x8]
  41ebc8:	str	wzr, [x8, #40]
  41ebcc:	ldr	x8, [sp, #8]
  41ebd0:	str	wzr, [x8, #40]
  41ebd4:	ldr	x8, [sp, #16]
  41ebd8:	ldr	x8, [x8]
  41ebdc:	ldr	x8, [x8]
  41ebe0:	str	x8, [sp, #16]
  41ebe4:	ldr	x8, [sp, #16]
  41ebe8:	mov	w9, #0x1                   	// #1
  41ebec:	str	w9, [x8, #40]
  41ebf0:	b	41eb44 <error@@Base+0x40c0>
  41ebf4:	ldr	x8, [sp, #16]
  41ebf8:	ldr	x9, [sp, #16]
  41ebfc:	ldr	x9, [x9]
  41ec00:	ldr	x9, [x9, #16]
  41ec04:	cmp	x8, x9
  41ec08:	b.ne	41ec4c <error@@Base+0x41c8>  // b.any
  41ec0c:	ldr	x8, [sp, #16]
  41ec10:	ldr	x8, [x8]
  41ec14:	ldr	x9, [sp, #16]
  41ec18:	ldr	x9, [x9]
  41ec1c:	ldr	x9, [x9]
  41ec20:	ldr	x9, [x9, #8]
  41ec24:	cmp	x8, x9
  41ec28:	b.ne	41ec4c <error@@Base+0x41c8>  // b.any
  41ec2c:	ldur	x0, [x29, #-8]
  41ec30:	ldr	x8, [sp, #16]
  41ec34:	ldr	x1, [x8]
  41ec38:	bl	41ee70 <error@@Base+0x43ec>
  41ec3c:	ldr	x8, [sp, #16]
  41ec40:	ldr	x8, [x8, #8]
  41ec44:	str	x8, [sp, #16]
  41ec48:	b	41eca0 <error@@Base+0x421c>
  41ec4c:	ldr	x8, [sp, #16]
  41ec50:	ldr	x9, [sp, #16]
  41ec54:	ldr	x9, [x9]
  41ec58:	ldr	x9, [x9, #8]
  41ec5c:	cmp	x8, x9
  41ec60:	b.ne	41eca0 <error@@Base+0x421c>  // b.any
  41ec64:	ldr	x8, [sp, #16]
  41ec68:	ldr	x8, [x8]
  41ec6c:	ldr	x9, [sp, #16]
  41ec70:	ldr	x9, [x9]
  41ec74:	ldr	x9, [x9]
  41ec78:	ldr	x9, [x9, #16]
  41ec7c:	cmp	x8, x9
  41ec80:	b.ne	41eca0 <error@@Base+0x421c>  // b.any
  41ec84:	ldur	x0, [x29, #-8]
  41ec88:	ldr	x8, [sp, #16]
  41ec8c:	ldr	x1, [x8]
  41ec90:	bl	41ef38 <error@@Base+0x44b4>
  41ec94:	ldr	x8, [sp, #16]
  41ec98:	ldr	x8, [x8, #16]
  41ec9c:	str	x8, [sp, #16]
  41eca0:	ldr	x8, [sp, #16]
  41eca4:	ldr	x8, [x8]
  41eca8:	str	wzr, [x8, #40]
  41ecac:	ldr	x8, [sp, #16]
  41ecb0:	ldr	x8, [x8]
  41ecb4:	ldr	x8, [x8]
  41ecb8:	mov	w9, #0x1                   	// #1
  41ecbc:	str	w9, [x8, #40]
  41ecc0:	ldr	x8, [sp, #16]
  41ecc4:	ldr	x10, [sp, #16]
  41ecc8:	ldr	x10, [x10]
  41eccc:	ldr	x10, [x10, #8]
  41ecd0:	cmp	x8, x10
  41ecd4:	b.ne	41ecf0 <error@@Base+0x426c>  // b.any
  41ecd8:	ldur	x0, [x29, #-8]
  41ecdc:	ldr	x8, [sp, #16]
  41ece0:	ldr	x8, [x8]
  41ece4:	ldr	x1, [x8]
  41ece8:	bl	41ef38 <error@@Base+0x44b4>
  41ecec:	b	41ed04 <error@@Base+0x4280>
  41ecf0:	ldur	x0, [x29, #-8]
  41ecf4:	ldr	x8, [sp, #16]
  41ecf8:	ldr	x8, [x8]
  41ecfc:	ldr	x1, [x8]
  41ed00:	bl	41ee70 <error@@Base+0x43ec>
  41ed04:	ldp	x29, x30, [sp, #48]
  41ed08:	add	sp, sp, #0x40
  41ed0c:	ret
  41ed10:	sub	sp, sp, #0x60
  41ed14:	stp	x29, x30, [sp, #80]
  41ed18:	add	x29, sp, #0x50
  41ed1c:	adrp	x8, 440000 <PC+0x4798>
  41ed20:	add	x8, x8, #0xb8
  41ed24:	stur	x0, [x29, #-8]
  41ed28:	stur	x1, [x29, #-16]
  41ed2c:	stur	w2, [x29, #-20]
  41ed30:	stur	x3, [x29, #-32]
  41ed34:	str	x4, [sp, #40]
  41ed38:	str	x5, [sp, #32]
  41ed3c:	str	w6, [sp, #28]
  41ed40:	ldur	x9, [x29, #-16]
  41ed44:	ldursw	x10, [x29, #-20]
  41ed48:	add	x9, x9, x10
  41ed4c:	str	x9, [sp, #8]
  41ed50:	ldur	x9, [x29, #-16]
  41ed54:	str	x9, [sp, #16]
  41ed58:	str	x8, [sp]
  41ed5c:	ldr	x8, [sp, #40]
  41ed60:	cbz	x8, 41ed6c <error@@Base+0x42e8>
  41ed64:	ldr	x8, [sp, #32]
  41ed68:	cbnz	x8, 41ed70 <error@@Base+0x42ec>
  41ed6c:	b	41ee14 <error@@Base+0x4390>
  41ed70:	ldur	x0, [x29, #-8]
  41ed74:	ldr	x8, [sp, #40]
  41ed78:	ldur	x9, [x29, #-16]
  41ed7c:	subs	x8, x8, x9
  41ed80:	ldr	x9, [sp, #32]
  41ed84:	ldur	x10, [x29, #-16]
  41ed88:	subs	x9, x9, x10
  41ed8c:	ldur	x3, [x29, #-32]
  41ed90:	mov	w1, w8
  41ed94:	mov	w2, w9
  41ed98:	bl	41f100 <error@@Base+0x467c>
  41ed9c:	ldr	x10, [sp, #32]
  41eda0:	ldr	x11, [sp, #16]
  41eda4:	cmp	x10, x11
  41eda8:	b.ls	41edb8 <error@@Base+0x4334>  // b.plast
  41edac:	ldr	x8, [sp, #32]
  41edb0:	str	x8, [sp, #16]
  41edb4:	b	41eddc <error@@Base+0x4358>
  41edb8:	ldr	x8, [sp, #16]
  41edbc:	ldr	x9, [sp, #8]
  41edc0:	cmp	x8, x9
  41edc4:	b.eq	41edd8 <error@@Base+0x4354>  // b.none
  41edc8:	ldr	x8, [sp, #16]
  41edcc:	add	x8, x8, #0x1
  41edd0:	str	x8, [sp, #16]
  41edd4:	b	41eddc <error@@Base+0x4358>
  41edd8:	b	41ee14 <error@@Base+0x4390>
  41eddc:	ldr	x8, [sp]
  41ede0:	ldr	x0, [x8]
  41ede4:	ldr	x1, [x8, #8]
  41ede8:	ldr	x2, [sp, #16]
  41edec:	ldr	x9, [sp, #8]
  41edf0:	ldr	x10, [sp, #16]
  41edf4:	subs	x9, x9, x10
  41edf8:	ldr	w7, [x8, #16]
  41edfc:	mov	w3, w9
  41ee00:	add	x4, sp, #0x28
  41ee04:	add	x5, sp, #0x20
  41ee08:	mov	w6, #0x1                   	// #1
  41ee0c:	bl	41b168 <error@@Base+0x6e4>
  41ee10:	cbnz	w0, 41ed5c <error@@Base+0x42d8>
  41ee14:	ldp	x29, x30, [sp, #80]
  41ee18:	add	sp, sp, #0x60
  41ee1c:	ret
  41ee20:	sub	sp, sp, #0x20
  41ee24:	stp	x29, x30, [sp, #16]
  41ee28:	add	x29, sp, #0x10
  41ee2c:	str	x0, [sp, #8]
  41ee30:	ldr	x0, [sp, #8]
  41ee34:	bl	41f000 <error@@Base+0x457c>
  41ee38:	str	x0, [sp]
  41ee3c:	ldr	x8, [sp]
  41ee40:	ldr	x8, [x8, #16]
  41ee44:	ldr	x9, [sp]
  41ee48:	ldrsw	x10, [x9, #4]
  41ee4c:	mov	w11, w10
  41ee50:	add	w11, w11, #0x1
  41ee54:	str	w11, [x9, #4]
  41ee58:	mov	x9, #0x40                  	// #64
  41ee5c:	mul	x9, x9, x10
  41ee60:	add	x0, x8, x9
  41ee64:	ldp	x29, x30, [sp, #16]
  41ee68:	add	sp, sp, #0x20
  41ee6c:	ret
  41ee70:	sub	sp, sp, #0x30
  41ee74:	str	x0, [sp, #40]
  41ee78:	str	x1, [sp, #32]
  41ee7c:	ldr	x8, [sp, #32]
  41ee80:	ldr	x8, [x8]
  41ee84:	str	x8, [sp, #24]
  41ee88:	ldr	x8, [sp, #32]
  41ee8c:	ldr	x8, [x8, #16]
  41ee90:	str	x8, [sp, #16]
  41ee94:	ldr	x8, [sp, #32]
  41ee98:	ldr	x8, [x8, #16]
  41ee9c:	ldr	x8, [x8, #8]
  41eea0:	str	x8, [sp, #8]
  41eea4:	ldr	x8, [sp, #24]
  41eea8:	cbz	x8, 41eee0 <error@@Base+0x445c>
  41eeac:	ldr	x8, [sp, #32]
  41eeb0:	ldr	x9, [sp, #24]
  41eeb4:	ldr	x9, [x9, #8]
  41eeb8:	cmp	x8, x9
  41eebc:	b.ne	41eed0 <error@@Base+0x444c>  // b.any
  41eec0:	ldr	x8, [sp, #16]
  41eec4:	ldr	x9, [sp, #24]
  41eec8:	str	x8, [x9, #8]
  41eecc:	b	41eedc <error@@Base+0x4458>
  41eed0:	ldr	x8, [sp, #16]
  41eed4:	ldr	x9, [sp, #24]
  41eed8:	str	x8, [x9, #16]
  41eedc:	b	41eeec <error@@Base+0x4468>
  41eee0:	ldr	x8, [sp, #16]
  41eee4:	ldr	x9, [sp, #40]
  41eee8:	str	x8, [x9, #16]
  41eeec:	ldr	x8, [sp, #32]
  41eef0:	ldr	x9, [sp, #16]
  41eef4:	str	x8, [x9, #8]
  41eef8:	ldr	x8, [sp, #8]
  41eefc:	ldr	x9, [sp, #32]
  41ef00:	str	x8, [x9, #16]
  41ef04:	ldr	x8, [sp, #24]
  41ef08:	ldr	x9, [sp, #16]
  41ef0c:	str	x8, [x9]
  41ef10:	ldr	x8, [sp, #16]
  41ef14:	ldr	x9, [sp, #32]
  41ef18:	str	x8, [x9]
  41ef1c:	ldr	x8, [sp, #8]
  41ef20:	cbz	x8, 41ef30 <error@@Base+0x44ac>
  41ef24:	ldr	x8, [sp, #32]
  41ef28:	ldr	x9, [sp, #8]
  41ef2c:	str	x8, [x9]
  41ef30:	add	sp, sp, #0x30
  41ef34:	ret
  41ef38:	sub	sp, sp, #0x30
  41ef3c:	str	x0, [sp, #40]
  41ef40:	str	x1, [sp, #32]
  41ef44:	ldr	x8, [sp, #32]
  41ef48:	ldr	x8, [x8]
  41ef4c:	str	x8, [sp, #24]
  41ef50:	ldr	x8, [sp, #32]
  41ef54:	ldr	x8, [x8, #8]
  41ef58:	str	x8, [sp, #16]
  41ef5c:	ldr	x8, [sp, #32]
  41ef60:	ldr	x8, [x8, #8]
  41ef64:	ldr	x8, [x8, #16]
  41ef68:	str	x8, [sp, #8]
  41ef6c:	ldr	x8, [sp, #24]
  41ef70:	cbz	x8, 41efa8 <error@@Base+0x4524>
  41ef74:	ldr	x8, [sp, #32]
  41ef78:	ldr	x9, [sp, #24]
  41ef7c:	ldr	x9, [x9, #16]
  41ef80:	cmp	x8, x9
  41ef84:	b.ne	41ef98 <error@@Base+0x4514>  // b.any
  41ef88:	ldr	x8, [sp, #16]
  41ef8c:	ldr	x9, [sp, #24]
  41ef90:	str	x8, [x9, #16]
  41ef94:	b	41efa4 <error@@Base+0x4520>
  41ef98:	ldr	x8, [sp, #16]
  41ef9c:	ldr	x9, [sp, #24]
  41efa0:	str	x8, [x9, #8]
  41efa4:	b	41efb4 <error@@Base+0x4530>
  41efa8:	ldr	x8, [sp, #16]
  41efac:	ldr	x9, [sp, #40]
  41efb0:	str	x8, [x9, #16]
  41efb4:	ldr	x8, [sp, #32]
  41efb8:	ldr	x9, [sp, #16]
  41efbc:	str	x8, [x9, #16]
  41efc0:	ldr	x8, [sp, #8]
  41efc4:	ldr	x9, [sp, #32]
  41efc8:	str	x8, [x9, #8]
  41efcc:	ldr	x8, [sp, #24]
  41efd0:	ldr	x9, [sp, #16]
  41efd4:	str	x8, [x9]
  41efd8:	ldr	x8, [sp, #16]
  41efdc:	ldr	x9, [sp, #32]
  41efe0:	str	x8, [x9]
  41efe4:	ldr	x8, [sp, #8]
  41efe8:	cbz	x8, 41eff8 <error@@Base+0x4574>
  41efec:	ldr	x8, [sp, #32]
  41eff0:	ldr	x9, [sp, #8]
  41eff4:	str	x8, [x9]
  41eff8:	add	sp, sp, #0x30
  41effc:	ret
  41f000:	sub	sp, sp, #0x30
  41f004:	stp	x29, x30, [sp, #32]
  41f008:	add	x29, sp, #0x20
  41f00c:	mov	w8, #0x1                   	// #1
  41f010:	str	x0, [sp, #16]
  41f014:	str	w8, [sp, #12]
  41f018:	ldr	x9, [sp, #16]
  41f01c:	ldr	x9, [x9, #8]
  41f020:	cbz	x9, 41f06c <error@@Base+0x45e8>
  41f024:	ldr	x8, [sp, #16]
  41f028:	ldr	x8, [x8, #8]
  41f02c:	ldr	w9, [x8, #4]
  41f030:	ldr	x8, [sp, #16]
  41f034:	ldr	x8, [x8, #8]
  41f038:	ldr	w10, [x8]
  41f03c:	cmp	w9, w10
  41f040:	b.ge	41f054 <error@@Base+0x45d0>  // b.tcont
  41f044:	ldr	x8, [sp, #16]
  41f048:	ldr	x8, [x8, #8]
  41f04c:	stur	x8, [x29, #-8]
  41f050:	b	41f0f0 <error@@Base+0x466c>
  41f054:	ldr	x8, [sp, #16]
  41f058:	ldr	x8, [x8, #8]
  41f05c:	ldr	w9, [x8]
  41f060:	mov	w10, #0x2                   	// #2
  41f064:	mul	w9, w9, w10
  41f068:	str	w9, [sp, #12]
  41f06c:	mov	w0, #0x1                   	// #1
  41f070:	mov	w1, #0x18                  	// #24
  41f074:	bl	40235c <setlocale@plt+0x6fc>
  41f078:	str	x0, [sp]
  41f07c:	ldr	w0, [sp, #12]
  41f080:	mov	w1, #0x40                  	// #64
  41f084:	bl	40235c <setlocale@plt+0x6fc>
  41f088:	ldr	x8, [sp]
  41f08c:	str	x0, [x8, #16]
  41f090:	ldr	w9, [sp, #12]
  41f094:	ldr	x8, [sp]
  41f098:	str	w9, [x8]
  41f09c:	ldr	x8, [sp]
  41f0a0:	str	wzr, [x8, #4]
  41f0a4:	ldr	x8, [sp]
  41f0a8:	mov	x10, xzr
  41f0ac:	str	x10, [x8, #8]
  41f0b0:	ldr	x8, [sp, #16]
  41f0b4:	ldr	x8, [x8, #8]
  41f0b8:	cbz	x8, 41f0d0 <error@@Base+0x464c>
  41f0bc:	ldr	x8, [sp]
  41f0c0:	ldr	x9, [sp, #16]
  41f0c4:	ldr	x9, [x9, #8]
  41f0c8:	str	x8, [x9, #8]
  41f0cc:	b	41f0dc <error@@Base+0x4658>
  41f0d0:	ldr	x8, [sp]
  41f0d4:	ldr	x9, [sp, #16]
  41f0d8:	str	x8, [x9]
  41f0dc:	ldr	x8, [sp]
  41f0e0:	ldr	x9, [sp, #16]
  41f0e4:	str	x8, [x9, #8]
  41f0e8:	ldr	x8, [sp]
  41f0ec:	stur	x8, [x29, #-8]
  41f0f0:	ldur	x0, [x29, #-8]
  41f0f4:	ldp	x29, x30, [sp, #32]
  41f0f8:	add	sp, sp, #0x30
  41f0fc:	ret
  41f100:	sub	sp, sp, #0x40
  41f104:	stp	x29, x30, [sp, #48]
  41f108:	add	x29, sp, #0x30
  41f10c:	stur	x0, [x29, #-8]
  41f110:	stur	w1, [x29, #-12]
  41f114:	stur	w2, [x29, #-16]
  41f118:	str	x3, [sp, #24]
  41f11c:	ldur	x8, [x29, #-8]
  41f120:	ldr	x9, [sp, #24]
  41f124:	ldursw	x10, [x29, #-12]
  41f128:	ldrsw	x9, [x9, x10, lsl #2]
  41f12c:	add	x8, x8, x9
  41f130:	str	x8, [sp, #8]
  41f134:	ldur	w11, [x29, #-12]
  41f138:	add	w11, w11, #0x1
  41f13c:	str	w11, [sp, #4]
  41f140:	ldr	w8, [sp, #4]
  41f144:	ldur	w9, [x29, #-16]
  41f148:	cmp	w8, w9
  41f14c:	b.gt	41f1f0 <error@@Base+0x476c>
  41f150:	ldr	x8, [sp, #24]
  41f154:	ldrsw	x9, [sp, #4]
  41f158:	ldr	w10, [x8, x9, lsl #2]
  41f15c:	ldr	x8, [sp, #24]
  41f160:	ldr	w11, [sp, #4]
  41f164:	subs	w11, w11, #0x1
  41f168:	ldr	w11, [x8, w11, sxtw #2]
  41f16c:	add	w11, w11, #0x1
  41f170:	cmp	w10, w11
  41f174:	b.ne	41f188 <error@@Base+0x4704>  // b.any
  41f178:	ldr	w8, [sp, #4]
  41f17c:	ldur	w9, [x29, #-16]
  41f180:	cmp	w8, w9
  41f184:	b.ne	41f1e0 <error@@Base+0x475c>  // b.any
  41f188:	ldur	x8, [x29, #-8]
  41f18c:	ldr	x9, [sp, #24]
  41f190:	ldr	w10, [sp, #4]
  41f194:	subs	w10, w10, #0x1
  41f198:	ldrsw	x9, [x9, w10, sxtw #2]
  41f19c:	add	x8, x8, x9
  41f1a0:	add	x8, x8, #0x1
  41f1a4:	add	x1, sp, #0x8
  41f1a8:	str	x8, [sp, #16]
  41f1ac:	adrp	x0, 440000 <PC+0x4798>
  41f1b0:	add	x0, x0, #0xf0
  41f1b4:	bl	41e83c <error@@Base+0x3db8>
  41f1b8:	ldr	w10, [sp, #4]
  41f1bc:	ldur	w11, [x29, #-16]
  41f1c0:	cmp	w10, w11
  41f1c4:	b.ge	41f1e0 <error@@Base+0x475c>  // b.tcont
  41f1c8:	ldur	x8, [x29, #-8]
  41f1cc:	ldr	x9, [sp, #24]
  41f1d0:	ldrsw	x10, [sp, #4]
  41f1d4:	ldrsw	x9, [x9, x10, lsl #2]
  41f1d8:	add	x8, x8, x9
  41f1dc:	str	x8, [sp, #8]
  41f1e0:	ldr	w8, [sp, #4]
  41f1e4:	add	w8, w8, #0x1
  41f1e8:	str	w8, [sp, #4]
  41f1ec:	b	41f140 <error@@Base+0x46bc>
  41f1f0:	ldp	x29, x30, [sp, #48]
  41f1f4:	add	sp, sp, #0x40
  41f1f8:	ret

000000000041f1fc <winch@@Base>:
  41f1fc:	sub	sp, sp, #0x30
  41f200:	stp	x29, x30, [sp, #32]
  41f204:	add	x29, sp, #0x20
  41f208:	mov	w8, #0x1c                  	// #28
  41f20c:	adrp	x1, 41f000 <error@@Base+0x457c>
  41f210:	add	x1, x1, #0x1fc
  41f214:	adrp	x9, 440000 <PC+0x4798>
  41f218:	add	x9, x9, #0x2f0
  41f21c:	adrp	x10, 440000 <PC+0x4798>
  41f220:	add	x10, x10, #0x2c0
  41f224:	stur	w0, [x29, #-4]
  41f228:	mov	w0, w8
  41f22c:	str	x9, [sp, #16]
  41f230:	str	x10, [sp, #8]
  41f234:	bl	4018e0 <signal@plt>
  41f238:	ldr	x9, [sp, #16]
  41f23c:	ldr	w8, [x9]
  41f240:	orr	w8, w8, #0x4
  41f244:	str	w8, [x9]
  41f248:	ldr	x10, [sp, #8]
  41f24c:	ldr	w8, [x10]
  41f250:	cbz	w8, 41f258 <winch@@Base+0x5c>
  41f254:	bl	41a2a4 <clear@@Base+0x16764>
  41f258:	ldp	x29, x30, [sp, #32]
  41f25c:	add	sp, sp, #0x30
  41f260:	ret
  41f264:	sub	sp, sp, #0x20
  41f268:	stp	x29, x30, [sp, #16]
  41f26c:	add	x29, sp, #0x10
  41f270:	stur	w0, [x29, #-4]
  41f274:	ldur	w8, [x29, #-4]
  41f278:	cbz	w8, 41f2e0 <winch@@Base+0xe4>
  41f27c:	mov	w0, #0x2                   	// #2
  41f280:	adrp	x1, 41f000 <error@@Base+0x457c>
  41f284:	add	x1, x1, #0x344
  41f288:	bl	4018e0 <signal@plt>
  41f28c:	mov	w8, #0x14                  	// #20
  41f290:	mov	w0, w8
  41f294:	adrp	x1, 41f000 <error@@Base+0x457c>
  41f298:	add	x1, x1, #0x3bc
  41f29c:	bl	4018e0 <signal@plt>
  41f2a0:	mov	w8, #0x1c                  	// #28
  41f2a4:	mov	w0, w8
  41f2a8:	adrp	x1, 41f000 <error@@Base+0x457c>
  41f2ac:	add	x1, x1, #0x1fc
  41f2b0:	bl	4018e0 <signal@plt>
  41f2b4:	mov	w8, #0x3                   	// #3
  41f2b8:	mov	w0, w8
  41f2bc:	mov	x9, #0x1                   	// #1
  41f2c0:	mov	x1, x9
  41f2c4:	bl	4018e0 <signal@plt>
  41f2c8:	mov	w8, #0xf                   	// #15
  41f2cc:	mov	w0, w8
  41f2d0:	adrp	x1, 41f000 <error@@Base+0x457c>
  41f2d4:	add	x1, x1, #0x424
  41f2d8:	bl	4018e0 <signal@plt>
  41f2dc:	b	41f338 <winch@@Base+0x13c>
  41f2e0:	mov	w0, #0x2                   	// #2
  41f2e4:	mov	x8, xzr
  41f2e8:	mov	x1, x8
  41f2ec:	str	x8, [sp]
  41f2f0:	bl	4018e0 <signal@plt>
  41f2f4:	mov	w9, #0x14                  	// #20
  41f2f8:	mov	w0, w9
  41f2fc:	ldr	x1, [sp]
  41f300:	bl	4018e0 <signal@plt>
  41f304:	mov	w9, #0x1c                  	// #28
  41f308:	mov	w0, w9
  41f30c:	mov	x8, #0x1                   	// #1
  41f310:	mov	x1, x8
  41f314:	bl	4018e0 <signal@plt>
  41f318:	mov	w9, #0x3                   	// #3
  41f31c:	mov	w0, w9
  41f320:	ldr	x1, [sp]
  41f324:	bl	4018e0 <signal@plt>
  41f328:	mov	w9, #0xf                   	// #15
  41f32c:	mov	w0, w9
  41f330:	ldr	x1, [sp]
  41f334:	bl	4018e0 <signal@plt>
  41f338:	ldp	x29, x30, [sp, #16]
  41f33c:	add	sp, sp, #0x20
  41f340:	ret
  41f344:	sub	sp, sp, #0x30
  41f348:	stp	x29, x30, [sp, #32]
  41f34c:	add	x29, sp, #0x20
  41f350:	mov	w8, #0x2                   	// #2
  41f354:	adrp	x1, 41f000 <error@@Base+0x457c>
  41f358:	add	x1, x1, #0x344
  41f35c:	adrp	x9, 440000 <PC+0x4798>
  41f360:	add	x9, x9, #0x2f0
  41f364:	adrp	x10, 440000 <PC+0x4798>
  41f368:	add	x10, x10, #0x2c0
  41f36c:	stur	w0, [x29, #-4]
  41f370:	stur	w8, [x29, #-8]
  41f374:	str	x1, [sp, #16]
  41f378:	str	x9, [sp, #8]
  41f37c:	str	x10, [sp]
  41f380:	bl	403af8 <setlocale@plt+0x1e98>
  41f384:	ldur	w0, [x29, #-8]
  41f388:	ldr	x1, [sp, #16]
  41f38c:	bl	4018e0 <signal@plt>
  41f390:	ldr	x9, [sp, #8]
  41f394:	ldr	w8, [x9]
  41f398:	orr	w8, w8, #0x1
  41f39c:	str	w8, [x9]
  41f3a0:	ldr	x10, [sp]
  41f3a4:	ldr	w8, [x10]
  41f3a8:	cbz	w8, 41f3b0 <winch@@Base+0x1b4>
  41f3ac:	bl	41a2a4 <clear@@Base+0x16764>
  41f3b0:	ldp	x29, x30, [sp, #32]
  41f3b4:	add	sp, sp, #0x30
  41f3b8:	ret
  41f3bc:	sub	sp, sp, #0x30
  41f3c0:	stp	x29, x30, [sp, #32]
  41f3c4:	add	x29, sp, #0x20
  41f3c8:	mov	w8, #0x14                  	// #20
  41f3cc:	adrp	x1, 41f000 <error@@Base+0x457c>
  41f3d0:	add	x1, x1, #0x3bc
  41f3d4:	adrp	x9, 440000 <PC+0x4798>
  41f3d8:	add	x9, x9, #0x2f0
  41f3dc:	adrp	x10, 440000 <PC+0x4798>
  41f3e0:	add	x10, x10, #0x2c0
  41f3e4:	stur	w0, [x29, #-4]
  41f3e8:	mov	w0, w8
  41f3ec:	str	x9, [sp, #16]
  41f3f0:	str	x10, [sp, #8]
  41f3f4:	bl	4018e0 <signal@plt>
  41f3f8:	ldr	x9, [sp, #16]
  41f3fc:	ldr	w8, [x9]
  41f400:	orr	w8, w8, #0x2
  41f404:	str	w8, [x9]
  41f408:	ldr	x10, [sp, #8]
  41f40c:	ldr	w8, [x10]
  41f410:	cbz	w8, 41f418 <winch@@Base+0x21c>
  41f414:	bl	41a2a4 <clear@@Base+0x16764>
  41f418:	ldp	x29, x30, [sp, #32]
  41f41c:	add	sp, sp, #0x30
  41f420:	ret
  41f424:	sub	sp, sp, #0x20
  41f428:	stp	x29, x30, [sp, #16]
  41f42c:	add	x29, sp, #0x10
  41f430:	mov	w8, #0xf                   	// #15
  41f434:	stur	w0, [x29, #-4]
  41f438:	mov	w0, w8
  41f43c:	bl	4022b4 <setlocale@plt+0x654>
  41f440:	ldp	x29, x30, [sp, #16]
  41f444:	add	sp, sp, #0x20
  41f448:	ret
  41f44c:	sub	sp, sp, #0x50
  41f450:	stp	x29, x30, [sp, #64]
  41f454:	add	x29, sp, #0x40
  41f458:	adrp	x8, 440000 <PC+0x4798>
  41f45c:	add	x8, x8, #0x2f0
  41f460:	adrp	x9, 440000 <PC+0x4798>
  41f464:	add	x9, x9, #0x1b8
  41f468:	ldr	w10, [x8]
  41f46c:	stur	w10, [x29, #-4]
  41f470:	stur	x9, [x29, #-24]
  41f474:	cbnz	w10, 41f47c <winch@@Base+0x280>
  41f478:	b	41f5f0 <winch@@Base+0x3f4>
  41f47c:	adrp	x8, 440000 <PC+0x4798>
  41f480:	add	x8, x8, #0x2f0
  41f484:	str	wzr, [x8]
  41f488:	ldur	w9, [x29, #-4]
  41f48c:	and	w9, w9, #0x2
  41f490:	cbz	w9, 41f53c <winch@@Base+0x340>
  41f494:	mov	w8, #0x16                  	// #22
  41f498:	mov	w0, w8
  41f49c:	mov	x9, #0x1                   	// #1
  41f4a0:	mov	x1, x9
  41f4a4:	stur	w8, [x29, #-28]
  41f4a8:	bl	4018e0 <signal@plt>
  41f4ac:	bl	403ba0 <clear@@Base+0x60>
  41f4b0:	bl	4038f0 <setlocale@plt+0x1c90>
  41f4b4:	bl	41a5b0 <clear@@Base+0x16a70>
  41f4b8:	mov	w8, wzr
  41f4bc:	mov	w0, w8
  41f4c0:	bl	402548 <setlocale@plt+0x8e8>
  41f4c4:	ldur	w0, [x29, #-28]
  41f4c8:	mov	x9, xzr
  41f4cc:	mov	x1, x9
  41f4d0:	str	x9, [sp, #24]
  41f4d4:	bl	4018e0 <signal@plt>
  41f4d8:	mov	w8, #0x14                  	// #20
  41f4dc:	mov	w0, w8
  41f4e0:	ldr	x1, [sp, #24]
  41f4e4:	str	w8, [sp, #20]
  41f4e8:	bl	4018e0 <signal@plt>
  41f4ec:	bl	401920 <getpid@plt>
  41f4f0:	ldr	w1, [sp, #20]
  41f4f4:	bl	401870 <kill@plt>
  41f4f8:	ldr	w8, [sp, #20]
  41f4fc:	mov	w0, w8
  41f500:	adrp	x1, 41f000 <error@@Base+0x457c>
  41f504:	add	x1, x1, #0x3bc
  41f508:	bl	4018e0 <signal@plt>
  41f50c:	mov	w8, #0x1                   	// #1
  41f510:	mov	w0, w8
  41f514:	str	w8, [sp, #16]
  41f518:	bl	402548 <setlocale@plt+0x8e8>
  41f51c:	bl	4037c0 <setlocale@plt+0x1b60>
  41f520:	adrp	x9, 440000 <PC+0x4798>
  41f524:	add	x9, x9, #0x20c
  41f528:	ldr	w8, [sp, #16]
  41f52c:	str	w8, [x9]
  41f530:	ldur	w10, [x29, #-4]
  41f534:	orr	w10, w10, #0x4
  41f538:	stur	w10, [x29, #-4]
  41f53c:	ldur	w8, [x29, #-4]
  41f540:	and	w8, w8, #0x4
  41f544:	cbz	w8, 41f5cc <winch@@Base+0x3d0>
  41f548:	adrp	x8, 440000 <PC+0x4798>
  41f54c:	add	x8, x8, #0x1c4
  41f550:	ldr	w9, [x8]
  41f554:	stur	w9, [x29, #-8]
  41f558:	ldur	x10, [x29, #-24]
  41f55c:	ldr	w9, [x10]
  41f560:	stur	w9, [x29, #-12]
  41f564:	str	x8, [sp, #8]
  41f568:	bl	402cfc <setlocale@plt+0x109c>
  41f56c:	ldr	x8, [sp, #8]
  41f570:	ldr	w9, [x8]
  41f574:	ldur	w11, [x29, #-8]
  41f578:	cmp	w9, w11
  41f57c:	b.ne	41f594 <winch@@Base+0x398>  // b.any
  41f580:	ldur	x8, [x29, #-24]
  41f584:	ldr	w9, [x8]
  41f588:	ldur	w10, [x29, #-12]
  41f58c:	cmp	w9, w10
  41f590:	b.eq	41f5bc <winch@@Base+0x3c0>  // b.none
  41f594:	ldur	x8, [x29, #-24]
  41f598:	ldr	w9, [x8]
  41f59c:	add	w9, w9, #0x1
  41f5a0:	mov	w10, #0x2                   	// #2
  41f5a4:	sdiv	w9, w9, w10
  41f5a8:	adrp	x11, 440000 <PC+0x4798>
  41f5ac:	add	x11, x11, #0x1a0
  41f5b0:	str	w9, [x11]
  41f5b4:	bl	417c80 <clear@@Base+0x14140>
  41f5b8:	bl	417ecc <clear@@Base+0x1438c>
  41f5bc:	adrp	x8, 440000 <PC+0x4798>
  41f5c0:	add	x8, x8, #0x20c
  41f5c4:	mov	w9, #0x1                   	// #1
  41f5c8:	str	w9, [x8]
  41f5cc:	ldur	w8, [x29, #-4]
  41f5d0:	and	w8, w8, #0x1
  41f5d4:	cbz	w8, 41f5f0 <winch@@Base+0x3f4>
  41f5d8:	adrp	x8, 440000 <PC+0x4798>
  41f5dc:	add	x8, x8, #0x298
  41f5e0:	ldr	w9, [x8]
  41f5e4:	cbz	w9, 41f5f0 <winch@@Base+0x3f4>
  41f5e8:	mov	w0, #0x2                   	// #2
  41f5ec:	bl	4022b4 <setlocale@plt+0x654>
  41f5f0:	ldp	x29, x30, [sp, #64]
  41f5f4:	add	sp, sp, #0x50
  41f5f8:	ret
  41f5fc:	sub	sp, sp, #0x20
  41f600:	stp	x29, x30, [sp, #16]
  41f604:	add	x29, sp, #0x10
  41f608:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41f60c:	add	x8, x8, #0x840
  41f610:	ldr	x9, [x8]
  41f614:	str	x9, [sp, #8]
  41f618:	cmp	x9, x8
  41f61c:	b.eq	41f66c <winch@@Base+0x470>  // b.none
  41f620:	ldr	x8, [sp, #8]
  41f624:	ldr	x8, [x8, #8]
  41f628:	ldr	x9, [sp, #8]
  41f62c:	ldr	x9, [x9]
  41f630:	str	x8, [x9, #8]
  41f634:	ldr	x8, [sp, #8]
  41f638:	ldr	x8, [x8]
  41f63c:	ldr	x9, [sp, #8]
  41f640:	ldr	x9, [x9, #8]
  41f644:	str	x8, [x9]
  41f648:	ldr	x8, [sp, #8]
  41f64c:	ldr	x0, [x8, #16]
  41f650:	bl	401ac0 <free@plt>
  41f654:	ldr	x8, [sp, #8]
  41f658:	ldr	x0, [x8, #32]
  41f65c:	bl	401ac0 <free@plt>
  41f660:	ldr	x0, [sp, #8]
  41f664:	bl	401ac0 <free@plt>
  41f668:	b	41f608 <winch@@Base+0x40c>
  41f66c:	adrp	x8, 440000 <PC+0x4798>
  41f670:	add	x8, x8, #0x148
  41f674:	mov	x9, xzr
  41f678:	str	x9, [x8]
  41f67c:	adrp	x8, 440000 <PC+0x4798>
  41f680:	add	x8, x8, #0x150
  41f684:	str	wzr, [x8]
  41f688:	adrp	x8, 440000 <PC+0x4798>
  41f68c:	add	x8, x8, #0x154
  41f690:	str	wzr, [x8]
  41f694:	ldp	x29, x30, [sp, #16]
  41f698:	add	sp, sp, #0x20
  41f69c:	ret
  41f6a0:	sub	sp, sp, #0x20
  41f6a4:	stp	x29, x30, [sp, #16]
  41f6a8:	add	x29, sp, #0x10
  41f6ac:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41f6b0:	add	x8, x8, #0x838
  41f6b4:	adrp	x1, 426000 <winch@@Base+0x6e04>
  41f6b8:	add	x1, x1, #0xd18
  41f6bc:	ldr	x0, [x8]
  41f6c0:	str	x8, [sp]
  41f6c4:	bl	401aa0 <strcmp@plt>
  41f6c8:	cbnz	w0, 41f6d8 <winch@@Base+0x4dc>
  41f6cc:	mov	w8, #0x2                   	// #2
  41f6d0:	stur	w8, [x29, #-4]
  41f6d4:	b	41f7a8 <winch@@Base+0x5ac>
  41f6d8:	ldr	x8, [sp]
  41f6dc:	ldr	x0, [x8]
  41f6e0:	adrp	x1, 426000 <winch@@Base+0x6e04>
  41f6e4:	add	x1, x1, #0xd1e
  41f6e8:	bl	401aa0 <strcmp@plt>
  41f6ec:	cbnz	w0, 41f6fc <winch@@Base+0x500>
  41f6f0:	mov	w8, #0x3                   	// #3
  41f6f4:	stur	w8, [x29, #-4]
  41f6f8:	b	41f7a8 <winch@@Base+0x5ac>
  41f6fc:	ldr	x8, [sp]
  41f700:	ldr	x0, [x8]
  41f704:	adrp	x1, 426000 <winch@@Base+0x6e04>
  41f708:	add	x1, x1, #0xd25
  41f70c:	bl	401aa0 <strcmp@plt>
  41f710:	cbnz	w0, 41f720 <winch@@Base+0x524>
  41f714:	mov	w8, #0x4                   	// #4
  41f718:	stur	w8, [x29, #-4]
  41f71c:	b	41f7a8 <winch@@Base+0x5ac>
  41f720:	ldr	x8, [sp]
  41f724:	ldr	x0, [x8]
  41f728:	adrp	x1, 426000 <winch@@Base+0x6e04>
  41f72c:	add	x1, x1, #0xd2b
  41f730:	bl	401aa0 <strcmp@plt>
  41f734:	cbnz	w0, 41f744 <winch@@Base+0x548>
  41f738:	mov	w8, #0x5                   	// #5
  41f73c:	stur	w8, [x29, #-4]
  41f740:	b	41f7a8 <winch@@Base+0x5ac>
  41f744:	ldr	x8, [sp]
  41f748:	ldr	x0, [x8]
  41f74c:	adrp	x1, 420000 <winch@@Base+0xe04>
  41f750:	add	x1, x1, #0xca6
  41f754:	bl	401aa0 <strcmp@plt>
  41f758:	cbnz	w0, 41f768 <winch@@Base+0x56c>
  41f75c:	mov	w8, #0x1                   	// #1
  41f760:	stur	w8, [x29, #-4]
  41f764:	b	41f7a8 <winch@@Base+0x5ac>
  41f768:	ldr	x8, [sp]
  41f76c:	ldr	x0, [x8]
  41f770:	mov	w9, wzr
  41f774:	mov	w1, w9
  41f778:	bl	401960 <open@plt>
  41f77c:	str	w0, [sp, #8]
  41f780:	ldr	w9, [sp, #8]
  41f784:	cmp	w9, #0x0
  41f788:	cset	w9, lt  // lt = tstop
  41f78c:	tbnz	w9, #0, 41f7a0 <winch@@Base+0x5a4>
  41f790:	ldr	w0, [sp, #8]
  41f794:	bl	401a60 <close@plt>
  41f798:	stur	wzr, [x29, #-4]
  41f79c:	b	41f7a8 <winch@@Base+0x5ac>
  41f7a0:	mov	w8, #0x2                   	// #2
  41f7a4:	stur	w8, [x29, #-4]
  41f7a8:	ldur	w0, [x29, #-4]
  41f7ac:	ldp	x29, x30, [sp, #16]
  41f7b0:	add	sp, sp, #0x20
  41f7b4:	ret
  41f7b8:	sub	sp, sp, #0x30
  41f7bc:	stp	x29, x30, [sp, #32]
  41f7c0:	add	x29, sp, #0x20
  41f7c4:	stur	x0, [x29, #-8]
  41f7c8:	bl	41f6a0 <winch@@Base+0x4a4>
  41f7cc:	stur	w0, [x29, #-12]
  41f7d0:	ldur	w8, [x29, #-12]
  41f7d4:	cbnz	w8, 41f7e8 <winch@@Base+0x5ec>
  41f7d8:	ldur	x0, [x29, #-8]
  41f7dc:	bl	41f9e8 <winch@@Base+0x7ec>
  41f7e0:	str	w0, [sp, #16]
  41f7e4:	b	41f7f8 <winch@@Base+0x5fc>
  41f7e8:	ldur	x0, [x29, #-8]
  41f7ec:	ldur	w1, [x29, #-12]
  41f7f0:	bl	420090 <winch@@Base+0xe94>
  41f7f4:	str	w0, [sp, #16]
  41f7f8:	ldr	w8, [sp, #16]
  41f7fc:	subs	w8, w8, #0x0
  41f800:	mov	w9, w8
  41f804:	ubfx	x9, x9, #0, #32
  41f808:	cmp	x9, #0x4
  41f80c:	str	x9, [sp, #8]
  41f810:	b.hi	41f874 <winch@@Base+0x678>  // b.pmore
  41f814:	adrp	x8, 426000 <winch@@Base+0x6e04>
  41f818:	add	x8, x8, #0xcf4
  41f81c:	ldr	x11, [sp, #8]
  41f820:	ldrsw	x10, [x8, x11, lsl #2]
  41f824:	add	x9, x8, x10
  41f828:	br	x9
  41f82c:	b	41f874 <winch@@Base+0x678>
  41f830:	adrp	x0, 426000 <winch@@Base+0x6e04>
  41f834:	add	x0, x0, #0xd31
  41f838:	mov	x8, xzr
  41f83c:	mov	x1, x8
  41f840:	bl	41aa84 <error@@Base>
  41f844:	b	41f874 <winch@@Base+0x678>
  41f848:	adrp	x0, 426000 <winch@@Base+0x6e04>
  41f84c:	add	x0, x0, #0xd3e
  41f850:	mov	x8, xzr
  41f854:	mov	x1, x8
  41f858:	bl	41aa84 <error@@Base>
  41f85c:	b	41f874 <winch@@Base+0x678>
  41f860:	adrp	x0, 426000 <winch@@Base+0x6e04>
  41f864:	add	x0, x0, #0xd57
  41f868:	mov	x8, xzr
  41f86c:	mov	x1, x8
  41f870:	bl	41aa84 <error@@Base>
  41f874:	ldp	x29, x30, [sp, #32]
  41f878:	add	sp, sp, #0x30
  41f87c:	ret
  41f880:	sub	sp, sp, #0x20
  41f884:	stp	x29, x30, [sp, #16]
  41f888:	add	x29, sp, #0x10
  41f88c:	adrp	x8, 440000 <PC+0x4798>
  41f890:	add	x8, x8, #0x148
  41f894:	ldr	x8, [x8]
  41f898:	cbnz	x8, 41f8a8 <winch@@Base+0x6ac>
  41f89c:	mov	x8, #0xffffffffffffffff    	// #-1
  41f8a0:	str	x8, [sp, #8]
  41f8a4:	b	41f8d0 <winch@@Base+0x6d4>
  41f8a8:	adrp	x8, 440000 <PC+0x4798>
  41f8ac:	add	x8, x8, #0x148
  41f8b0:	ldr	x8, [x8]
  41f8b4:	ldr	x8, [x8, #24]
  41f8b8:	cbz	x8, 41f8c8 <winch@@Base+0x6cc>
  41f8bc:	bl	420a58 <winch@@Base+0x185c>
  41f8c0:	str	x0, [sp, #8]
  41f8c4:	b	41f8d0 <winch@@Base+0x6d4>
  41f8c8:	bl	41fe40 <winch@@Base+0xc44>
  41f8cc:	str	x0, [sp, #8]
  41f8d0:	ldr	x0, [sp, #8]
  41f8d4:	ldp	x29, x30, [sp, #16]
  41f8d8:	add	sp, sp, #0x20
  41f8dc:	ret
  41f8e0:	sub	sp, sp, #0x20
  41f8e4:	stp	x29, x30, [sp, #16]
  41f8e8:	add	x29, sp, #0x10
  41f8ec:	mov	x8, xzr
  41f8f0:	stur	w0, [x29, #-4]
  41f8f4:	str	x8, [sp]
  41f8f8:	ldur	w8, [x29, #-4]
  41f8fc:	subs	w9, w8, #0x1
  41f900:	stur	w9, [x29, #-4]
  41f904:	cmp	w8, #0x0
  41f908:	cset	w8, le
  41f90c:	tbnz	w8, #0, 41f91c <winch@@Base+0x720>
  41f910:	bl	4208b0 <winch@@Base+0x16b4>
  41f914:	str	x0, [sp]
  41f918:	b	41f8f8 <winch@@Base+0x6fc>
  41f91c:	ldr	x0, [sp]
  41f920:	ldp	x29, x30, [sp, #16]
  41f924:	add	sp, sp, #0x20
  41f928:	ret
  41f92c:	sub	sp, sp, #0x20
  41f930:	stp	x29, x30, [sp, #16]
  41f934:	add	x29, sp, #0x10
  41f938:	mov	x8, xzr
  41f93c:	stur	w0, [x29, #-4]
  41f940:	str	x8, [sp]
  41f944:	ldur	w8, [x29, #-4]
  41f948:	subs	w9, w8, #0x1
  41f94c:	stur	w9, [x29, #-4]
  41f950:	cmp	w8, #0x0
  41f954:	cset	w8, le
  41f958:	tbnz	w8, #0, 41f968 <winch@@Base+0x76c>
  41f95c:	bl	42097c <winch@@Base+0x1780>
  41f960:	str	x0, [sp]
  41f964:	b	41f944 <winch@@Base+0x748>
  41f968:	ldr	x0, [sp]
  41f96c:	ldp	x29, x30, [sp, #16]
  41f970:	add	sp, sp, #0x20
  41f974:	ret
  41f978:	adrp	x8, 440000 <PC+0x4798>
  41f97c:	add	x8, x8, #0x154
  41f980:	ldr	w0, [x8]
  41f984:	ret
  41f988:	adrp	x8, 440000 <PC+0x4798>
  41f98c:	add	x8, x8, #0x150
  41f990:	ldr	w0, [x8]
  41f994:	ret
  41f998:	sub	sp, sp, #0x20
  41f99c:	stp	x29, x30, [sp, #16]
  41f9a0:	add	x29, sp, #0x10
  41f9a4:	adrp	x8, 440000 <PC+0x4798>
  41f9a8:	add	x8, x8, #0x148
  41f9ac:	ldr	x8, [x8]
  41f9b0:	cbnz	x8, 41f9c0 <winch@@Base+0x7c4>
  41f9b4:	mov	w8, #0x1                   	// #1
  41f9b8:	stur	w8, [x29, #-4]
  41f9bc:	b	41f9d8 <winch@@Base+0x7dc>
  41f9c0:	adrp	x8, 440000 <PC+0x4798>
  41f9c4:	add	x8, x8, #0x148
  41f9c8:	ldr	x8, [x8]
  41f9cc:	ldr	x0, [x8, #16]
  41f9d0:	bl	40e76c <clear@@Base+0xac2c>
  41f9d4:	stur	w0, [x29, #-4]
  41f9d8:	ldur	w0, [x29, #-4]
  41f9dc:	ldp	x29, x30, [sp, #16]
  41f9e0:	add	sp, sp, #0x20
  41f9e4:	ret
  41f9e8:	stp	x29, x30, [sp, #-32]!
  41f9ec:	str	x28, [sp, #16]
  41f9f0:	mov	x29, sp
  41f9f4:	sub	sp, sp, #0x480
  41f9f8:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  41f9fc:	add	x8, x8, #0x838
  41fa00:	adrp	x1, 421000 <winch@@Base+0x1e04>
  41fa04:	add	x1, x1, #0x21e
  41fa08:	adrp	x9, 440000 <PC+0x4798>
  41fa0c:	add	x9, x9, #0x154
  41fa10:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  41fa14:	add	x10, x10, #0x840
  41fa18:	stur	x0, [x29, #-16]
  41fa1c:	ldr	x0, [x8]
  41fa20:	str	x1, [sp, #32]
  41fa24:	str	x9, [sp, #24]
  41fa28:	str	x10, [sp, #16]
  41fa2c:	bl	40f600 <clear@@Base+0xbac0>
  41fa30:	stur	x0, [x29, #-24]
  41fa34:	ldur	x0, [x29, #-24]
  41fa38:	ldr	x1, [sp, #32]
  41fa3c:	bl	401940 <fopen@plt>
  41fa40:	stur	x0, [x29, #-32]
  41fa44:	ldur	x0, [x29, #-24]
  41fa48:	bl	401ac0 <free@plt>
  41fa4c:	ldur	x8, [x29, #-32]
  41fa50:	cbnz	x8, 41fa60 <winch@@Base+0x864>
  41fa54:	mov	w8, #0x1                   	// #1
  41fa58:	stur	w8, [x29, #-4]
  41fa5c:	b	41fd50 <winch@@Base+0xb54>
  41fa60:	bl	41f5fc <winch@@Base+0x400>
  41fa64:	ldr	x8, [sp, #24]
  41fa68:	str	wzr, [x8]
  41fa6c:	ldur	x0, [x29, #-16]
  41fa70:	bl	4017e0 <strlen@plt>
  41fa74:	stur	w0, [x29, #-36]
  41fa78:	ldur	x2, [x29, #-32]
  41fa7c:	add	x0, sp, #0x34
  41fa80:	mov	w1, #0x400                 	// #1024
  41fa84:	bl	401c30 <fgets@plt>
  41fa88:	cbz	x0, 41fd08 <winch@@Base+0xb0c>
  41fa8c:	ldrb	w8, [sp, #52]
  41fa90:	cmp	w8, #0x21
  41fa94:	b.ne	41fa9c <winch@@Base+0x8a0>  // b.any
  41fa98:	b	41fa78 <winch@@Base+0x87c>
  41fa9c:	ldur	x0, [x29, #-16]
  41faa0:	ldursw	x2, [x29, #-36]
  41faa4:	add	x1, sp, #0x34
  41faa8:	bl	401990 <strncmp@plt>
  41faac:	cbnz	w0, 41fad8 <winch@@Base+0x8dc>
  41fab0:	ldursw	x8, [x29, #-36]
  41fab4:	add	x9, sp, #0x34
  41fab8:	ldrb	w10, [x9, x8]
  41fabc:	cmp	w10, #0x20
  41fac0:	b.eq	41fadc <winch@@Base+0x8e0>  // b.none
  41fac4:	ldursw	x8, [x29, #-36]
  41fac8:	add	x9, sp, #0x34
  41facc:	ldrb	w10, [x9, x8]
  41fad0:	cmp	w10, #0x9
  41fad4:	b.eq	41fadc <winch@@Base+0x8e0>  // b.none
  41fad8:	b	41fa78 <winch@@Base+0x87c>
  41fadc:	mov	x8, xzr
  41fae0:	stur	x8, [x29, #-64]
  41fae4:	ldursw	x8, [x29, #-36]
  41fae8:	add	x9, sp, #0x34
  41faec:	add	x0, x9, x8
  41faf0:	bl	4023d0 <setlocale@plt+0x770>
  41faf4:	stur	x0, [x29, #-24]
  41faf8:	ldur	x8, [x29, #-24]
  41fafc:	ldrb	w10, [x8]
  41fb00:	cbnz	w10, 41fb08 <winch@@Base+0x90c>
  41fb04:	b	41fa78 <winch@@Base+0x87c>
  41fb08:	ldur	x8, [x29, #-24]
  41fb0c:	stur	x8, [x29, #-56]
  41fb10:	ldur	x8, [x29, #-24]
  41fb14:	ldrb	w9, [x8]
  41fb18:	mov	w10, #0x0                   	// #0
  41fb1c:	cmp	w9, #0x20
  41fb20:	str	w10, [sp, #12]
  41fb24:	b.eq	41fb54 <winch@@Base+0x958>  // b.none
  41fb28:	ldur	x8, [x29, #-24]
  41fb2c:	ldrb	w9, [x8]
  41fb30:	mov	w10, #0x0                   	// #0
  41fb34:	cmp	w9, #0x9
  41fb38:	str	w10, [sp, #12]
  41fb3c:	b.eq	41fb54 <winch@@Base+0x958>  // b.none
  41fb40:	ldur	x8, [x29, #-24]
  41fb44:	ldrb	w9, [x8]
  41fb48:	cmp	w9, #0x0
  41fb4c:	cset	w9, ne  // ne = any
  41fb50:	str	w9, [sp, #12]
  41fb54:	ldr	w8, [sp, #12]
  41fb58:	tbnz	w8, #0, 41fb60 <winch@@Base+0x964>
  41fb5c:	b	41fb70 <winch@@Base+0x974>
  41fb60:	ldur	x8, [x29, #-24]
  41fb64:	add	x8, x8, #0x1
  41fb68:	stur	x8, [x29, #-24]
  41fb6c:	b	41fb10 <winch@@Base+0x914>
  41fb70:	ldur	x8, [x29, #-24]
  41fb74:	add	x9, x8, #0x1
  41fb78:	stur	x9, [x29, #-24]
  41fb7c:	mov	w10, #0x0                   	// #0
  41fb80:	strb	w10, [x8]
  41fb84:	ldur	x0, [x29, #-24]
  41fb88:	bl	4023d0 <setlocale@plt+0x770>
  41fb8c:	stur	x0, [x29, #-24]
  41fb90:	ldur	x8, [x29, #-24]
  41fb94:	ldrb	w10, [x8]
  41fb98:	cbnz	w10, 41fba0 <winch@@Base+0x9a4>
  41fb9c:	b	41fa78 <winch@@Base+0x87c>
  41fba0:	stur	wzr, [x29, #-68]
  41fba4:	sub	x0, x29, #0x18
  41fba8:	mov	x8, xzr
  41fbac:	mov	x1, x8
  41fbb0:	sub	x2, x29, #0x4c
  41fbb4:	bl	4192e8 <clear@@Base+0x157a8>
  41fbb8:	mov	w1, w0
  41fbbc:	sxtw	x8, w1
  41fbc0:	stur	x8, [x29, #-48]
  41fbc4:	ldur	w9, [x29, #-76]
  41fbc8:	cbz	w9, 41fcac <winch@@Base+0xab0>
  41fbcc:	stur	xzr, [x29, #-48]
  41fbd0:	ldur	x8, [x29, #-24]
  41fbd4:	add	x9, x8, #0x1
  41fbd8:	stur	x9, [x29, #-24]
  41fbdc:	ldrb	w10, [x8]
  41fbe0:	stur	w10, [x29, #-72]
  41fbe4:	ldur	x8, [x29, #-24]
  41fbe8:	ldrb	w10, [x8]
  41fbec:	cmp	w10, #0x5e
  41fbf0:	b.ne	41fc00 <winch@@Base+0xa04>  // b.any
  41fbf4:	ldur	x8, [x29, #-24]
  41fbf8:	add	x8, x8, #0x1
  41fbfc:	stur	x8, [x29, #-24]
  41fc00:	ldur	x8, [x29, #-24]
  41fc04:	stur	x8, [x29, #-64]
  41fc08:	ldur	x8, [x29, #-24]
  41fc0c:	ldrb	w9, [x8]
  41fc10:	ldur	w10, [x29, #-72]
  41fc14:	mov	w11, #0x0                   	// #0
  41fc18:	cmp	w9, w10
  41fc1c:	str	w11, [sp, #8]
  41fc20:	b.eq	41fc38 <winch@@Base+0xa3c>  // b.none
  41fc24:	ldur	x8, [x29, #-24]
  41fc28:	ldrb	w9, [x8]
  41fc2c:	cmp	w9, #0x0
  41fc30:	cset	w9, ne  // ne = any
  41fc34:	str	w9, [sp, #8]
  41fc38:	ldr	w8, [sp, #8]
  41fc3c:	tbnz	w8, #0, 41fc44 <winch@@Base+0xa48>
  41fc40:	b	41fc70 <winch@@Base+0xa74>
  41fc44:	ldur	x8, [x29, #-24]
  41fc48:	ldrb	w9, [x8]
  41fc4c:	cmp	w9, #0x5c
  41fc50:	b.ne	41fc60 <winch@@Base+0xa64>  // b.any
  41fc54:	ldur	x8, [x29, #-24]
  41fc58:	add	x8, x8, #0x1
  41fc5c:	stur	x8, [x29, #-24]
  41fc60:	ldur	x8, [x29, #-24]
  41fc64:	add	x8, x8, #0x1
  41fc68:	stur	x8, [x29, #-24]
  41fc6c:	b	41fc08 <winch@@Base+0xa0c>
  41fc70:	ldur	x8, [x29, #-24]
  41fc74:	ldurb	w9, [x8, #-1]
  41fc78:	cmp	w9, #0x24
  41fc7c:	cset	w9, eq  // eq = none
  41fc80:	and	w9, w9, #0x1
  41fc84:	stur	w9, [x29, #-68]
  41fc88:	ldur	w9, [x29, #-68]
  41fc8c:	cbz	w9, 41fca0 <winch@@Base+0xaa4>
  41fc90:	ldur	x8, [x29, #-24]
  41fc94:	mov	x9, #0xffffffffffffffff    	// #-1
  41fc98:	add	x8, x8, x9
  41fc9c:	stur	x8, [x29, #-24]
  41fca0:	ldur	x8, [x29, #-24]
  41fca4:	mov	w9, #0x0                   	// #0
  41fca8:	strb	w9, [x8]
  41fcac:	ldur	x0, [x29, #-16]
  41fcb0:	ldur	x1, [x29, #-56]
  41fcb4:	ldur	x2, [x29, #-48]
  41fcb8:	ldur	x3, [x29, #-64]
  41fcbc:	ldur	w4, [x29, #-68]
  41fcc0:	bl	41fd64 <winch@@Base+0xb68>
  41fcc4:	str	x0, [sp, #40]
  41fcc8:	ldr	x8, [sp, #40]
  41fccc:	ldr	x9, [sp, #16]
  41fcd0:	str	x9, [x8]
  41fcd4:	ldr	x8, [x9, #8]
  41fcd8:	ldr	x10, [sp, #40]
  41fcdc:	str	x8, [x10, #8]
  41fce0:	ldr	x8, [sp, #40]
  41fce4:	ldr	x10, [x9, #8]
  41fce8:	str	x8, [x10]
  41fcec:	ldr	x8, [sp, #40]
  41fcf0:	str	x8, [x9, #8]
  41fcf4:	ldr	x8, [sp, #24]
  41fcf8:	ldr	w11, [x8]
  41fcfc:	add	w11, w11, #0x1
  41fd00:	str	w11, [x8]
  41fd04:	b	41fa78 <winch@@Base+0x87c>
  41fd08:	ldur	x0, [x29, #-32]
  41fd0c:	bl	4018f0 <fclose@plt>
  41fd10:	ldr	x8, [sp, #24]
  41fd14:	ldr	w9, [x8]
  41fd18:	cbnz	w9, 41fd28 <winch@@Base+0xb2c>
  41fd1c:	mov	w8, #0x2                   	// #2
  41fd20:	stur	w8, [x29, #-4]
  41fd24:	b	41fd50 <winch@@Base+0xb54>
  41fd28:	ldr	x8, [sp, #16]
  41fd2c:	ldr	x9, [x8]
  41fd30:	adrp	x10, 440000 <PC+0x4798>
  41fd34:	add	x10, x10, #0x148
  41fd38:	str	x9, [x10]
  41fd3c:	adrp	x9, 440000 <PC+0x4798>
  41fd40:	add	x9, x9, #0x150
  41fd44:	mov	w11, #0x1                   	// #1
  41fd48:	str	w11, [x9]
  41fd4c:	stur	wzr, [x29, #-4]
  41fd50:	ldur	w0, [x29, #-4]
  41fd54:	add	sp, sp, #0x480
  41fd58:	ldr	x28, [sp, #16]
  41fd5c:	ldp	x29, x30, [sp], #32
  41fd60:	ret
  41fd64:	sub	sp, sp, #0x50
  41fd68:	stp	x29, x30, [sp, #64]
  41fd6c:	add	x29, sp, #0x40
  41fd70:	mov	w8, #0x30                  	// #48
  41fd74:	mov	w9, #0x1                   	// #1
  41fd78:	stur	x0, [x29, #-8]
  41fd7c:	stur	x1, [x29, #-16]
  41fd80:	stur	x2, [x29, #-24]
  41fd84:	str	x3, [sp, #32]
  41fd88:	str	w4, [sp, #28]
  41fd8c:	mov	w0, w8
  41fd90:	mov	w1, w9
  41fd94:	str	w9, [sp, #12]
  41fd98:	bl	40235c <setlocale@plt+0x6fc>
  41fd9c:	str	x0, [sp, #16]
  41fda0:	ldur	x0, [x29, #-16]
  41fda4:	bl	4017e0 <strlen@plt>
  41fda8:	add	x10, x0, #0x1
  41fdac:	mov	w0, w10
  41fdb0:	ldr	w1, [sp, #12]
  41fdb4:	bl	40235c <setlocale@plt+0x6fc>
  41fdb8:	ldr	x11, [sp, #16]
  41fdbc:	str	x0, [x11, #16]
  41fdc0:	ldr	x11, [sp, #16]
  41fdc4:	ldr	x0, [x11, #16]
  41fdc8:	ldur	x1, [x29, #-16]
  41fdcc:	bl	401af0 <strcpy@plt>
  41fdd0:	ldur	x11, [x29, #-24]
  41fdd4:	ldr	x12, [sp, #16]
  41fdd8:	str	x11, [x12, #24]
  41fddc:	ldr	w8, [sp, #28]
  41fde0:	ldr	x11, [sp, #16]
  41fde4:	strb	w8, [x11, #40]
  41fde8:	ldr	x11, [sp, #32]
  41fdec:	cbnz	x11, 41fe00 <winch@@Base+0xc04>
  41fdf0:	ldr	x8, [sp, #16]
  41fdf4:	mov	x9, xzr
  41fdf8:	str	x9, [x8, #32]
  41fdfc:	b	41fe30 <winch@@Base+0xc34>
  41fe00:	ldr	x0, [sp, #32]
  41fe04:	bl	4017e0 <strlen@plt>
  41fe08:	add	x8, x0, #0x1
  41fe0c:	mov	w0, w8
  41fe10:	mov	w1, #0x1                   	// #1
  41fe14:	bl	40235c <setlocale@plt+0x6fc>
  41fe18:	ldr	x9, [sp, #16]
  41fe1c:	str	x0, [x9, #32]
  41fe20:	ldr	x9, [sp, #16]
  41fe24:	ldr	x0, [x9, #32]
  41fe28:	ldr	x1, [sp, #32]
  41fe2c:	bl	401af0 <strcpy@plt>
  41fe30:	ldr	x0, [sp, #16]
  41fe34:	ldp	x29, x30, [sp, #64]
  41fe38:	add	sp, sp, #0x50
  41fe3c:	ret
  41fe40:	sub	sp, sp, #0x70
  41fe44:	stp	x29, x30, [sp, #96]
  41fe48:	add	x29, sp, #0x60
  41fe4c:	stur	xzr, [x29, #-16]
  41fe50:	ldur	x0, [x29, #-16]
  41fe54:	bl	415f74 <clear@@Base+0x12434>
  41fe58:	stur	x0, [x29, #-32]
  41fe5c:	str	wzr, [sp, #44]
  41fe60:	ldr	w8, [sp, #44]
  41fe64:	cmp	w8, #0x0
  41fe68:	cset	w8, ne  // ne = any
  41fe6c:	eor	w8, w8, #0x1
  41fe70:	tbnz	w8, #0, 41fe78 <winch@@Base+0xc7c>
  41fe74:	b	41ffc4 <winch@@Base+0xdc8>
  41fe78:	adrp	x8, 440000 <PC+0x4798>
  41fe7c:	add	x8, x8, #0x2f0
  41fe80:	ldr	w9, [x8]
  41fe84:	and	w9, w9, #0x3
  41fe88:	cbz	w9, 41fe98 <winch@@Base+0xc9c>
  41fe8c:	mov	x8, #0xffffffffffffffff    	// #-1
  41fe90:	stur	x8, [x29, #-8]
  41fe94:	b	41ffcc <winch@@Base+0xdd0>
  41fe98:	ldur	x8, [x29, #-16]
  41fe9c:	stur	x8, [x29, #-24]
  41fea0:	ldur	x0, [x29, #-16]
  41fea4:	add	x1, sp, #0x30
  41fea8:	sub	x2, x29, #0x24
  41feac:	bl	414a14 <clear@@Base+0x10ed4>
  41feb0:	stur	x0, [x29, #-16]
  41feb4:	ldur	x8, [x29, #-32]
  41feb8:	cbz	x8, 41fec8 <winch@@Base+0xccc>
  41febc:	ldur	x8, [x29, #-32]
  41fec0:	add	x8, x8, #0x1
  41fec4:	stur	x8, [x29, #-32]
  41fec8:	ldur	x8, [x29, #-16]
  41fecc:	mov	x9, #0xffffffffffffffff    	// #-1
  41fed0:	cmp	x8, x9
  41fed4:	b.ne	41fef8 <winch@@Base+0xcfc>  // b.any
  41fed8:	adrp	x0, 426000 <winch@@Base+0x6e04>
  41fedc:	add	x0, x0, #0xd68
  41fee0:	mov	x8, xzr
  41fee4:	mov	x1, x8
  41fee8:	bl	41aa84 <error@@Base>
  41feec:	mov	x8, #0xffffffffffffffff    	// #-1
  41fef0:	stur	x8, [x29, #-8]
  41fef4:	b	41ffcc <winch@@Base+0xdd0>
  41fef8:	adrp	x8, 440000 <PC+0x4798>
  41fefc:	add	x8, x8, #0x234
  41ff00:	ldr	w9, [x8]
  41ff04:	cbz	w9, 41ff14 <winch@@Base+0xd18>
  41ff08:	ldur	x0, [x29, #-32]
  41ff0c:	ldur	x1, [x29, #-16]
  41ff10:	bl	415d10 <clear@@Base+0x121d0>
  41ff14:	adrp	x8, 440000 <PC+0x4798>
  41ff18:	add	x8, x8, #0x290
  41ff1c:	ldr	w9, [x8]
  41ff20:	cmp	w9, #0x2
  41ff24:	b.eq	41ff44 <winch@@Base+0xd48>  // b.none
  41ff28:	ldr	x0, [sp, #48]
  41ff2c:	ldur	x1, [x29, #-24]
  41ff30:	bl	41ffdc <winch@@Base+0xde0>
  41ff34:	cbz	w0, 41ff40 <winch@@Base+0xd44>
  41ff38:	mov	w8, #0x1                   	// #1
  41ff3c:	str	w8, [sp, #44]
  41ff40:	b	41ffc0 <winch@@Base+0xdc4>
  41ff44:	mov	w8, #0x8                   	// #8
  41ff48:	str	w8, [sp, #40]
  41ff4c:	sub	x3, x29, #0x24
  41ff50:	ldur	w0, [x29, #-36]
  41ff54:	ldr	w1, [sp, #40]
  41ff58:	str	x3, [sp, #8]
  41ff5c:	bl	40cdfc <clear@@Base+0x92bc>
  41ff60:	str	w0, [sp, #36]
  41ff64:	ldr	w0, [sp, #36]
  41ff68:	bl	40ce38 <clear@@Base+0x92f8>
  41ff6c:	str	x0, [sp, #24]
  41ff70:	ldr	w1, [sp, #36]
  41ff74:	mov	w0, #0x1                   	// #1
  41ff78:	bl	40235c <setlocale@plt+0x6fc>
  41ff7c:	str	x0, [sp, #16]
  41ff80:	ldr	x0, [sp, #16]
  41ff84:	ldr	x1, [sp, #48]
  41ff88:	ldr	x2, [sp, #24]
  41ff8c:	ldr	w4, [sp, #40]
  41ff90:	ldr	x3, [sp, #8]
  41ff94:	bl	40cea0 <clear@@Base+0x9360>
  41ff98:	ldr	x0, [sp, #16]
  41ff9c:	ldur	x1, [x29, #-24]
  41ffa0:	bl	41ffdc <winch@@Base+0xde0>
  41ffa4:	cbz	w0, 41ffb0 <winch@@Base+0xdb4>
  41ffa8:	mov	w8, #0x1                   	// #1
  41ffac:	str	w8, [sp, #44]
  41ffb0:	ldr	x0, [sp, #24]
  41ffb4:	bl	401ac0 <free@plt>
  41ffb8:	ldr	x0, [sp, #16]
  41ffbc:	bl	401ac0 <free@plt>
  41ffc0:	b	41fe60 <winch@@Base+0xc64>
  41ffc4:	ldur	x8, [x29, #-24]
  41ffc8:	stur	x8, [x29, #-8]
  41ffcc:	ldur	x0, [x29, #-8]
  41ffd0:	ldp	x29, x30, [sp, #96]
  41ffd4:	add	sp, sp, #0x70
  41ffd8:	ret
  41ffdc:	sub	sp, sp, #0x40
  41ffe0:	stp	x29, x30, [sp, #48]
  41ffe4:	add	x29, sp, #0x30
  41ffe8:	adrp	x8, 440000 <PC+0x4798>
  41ffec:	add	x8, x8, #0x148
  41fff0:	stur	x0, [x29, #-16]
  41fff4:	str	x1, [sp, #24]
  41fff8:	ldr	x9, [x8]
  41fffc:	ldr	x0, [x9, #32]
  420000:	str	x8, [sp, #8]
  420004:	bl	4017e0 <strlen@plt>
  420008:	str	w0, [sp, #20]
  42000c:	ldr	x8, [sp, #8]
  420010:	ldr	x9, [x8]
  420014:	ldr	x0, [x9, #32]
  420018:	ldur	x1, [x29, #-16]
  42001c:	ldrsw	x2, [sp, #20]
  420020:	bl	401990 <strncmp@plt>
  420024:	cbnz	w0, 42007c <winch@@Base+0xe80>
  420028:	ldr	x8, [sp, #8]
  42002c:	ldr	x9, [x8]
  420030:	ldrb	w10, [x9, #40]
  420034:	cbz	w10, 42005c <winch@@Base+0xe60>
  420038:	ldur	x8, [x29, #-16]
  42003c:	ldrsw	x9, [sp, #20]
  420040:	ldrb	w10, [x8, x9]
  420044:	cbz	w10, 42005c <winch@@Base+0xe60>
  420048:	ldur	x8, [x29, #-16]
  42004c:	ldrsw	x9, [sp, #20]
  420050:	ldrb	w10, [x8, x9]
  420054:	cmp	w10, #0xd
  420058:	b.ne	42007c <winch@@Base+0xe80>  // b.any
  42005c:	ldr	x0, [sp, #24]
  420060:	bl	415f74 <clear@@Base+0x12434>
  420064:	ldr	x8, [sp, #8]
  420068:	ldr	x9, [x8]
  42006c:	str	x0, [x9, #24]
  420070:	mov	w10, #0x1                   	// #1
  420074:	stur	w10, [x29, #-4]
  420078:	b	420080 <winch@@Base+0xe84>
  42007c:	stur	wzr, [x29, #-4]
  420080:	ldur	w0, [x29, #-4]
  420084:	ldp	x29, x30, [sp, #48]
  420088:	add	sp, sp, #0x40
  42008c:	ret
  420090:	sub	sp, sp, #0x1d0
  420094:	stp	x29, x30, [sp, #432]
  420098:	str	x28, [sp, #448]
  42009c:	add	x29, sp, #0x1b0
  4200a0:	adrp	x8, 440000 <PC+0x4798>
  4200a4:	add	x8, x8, #0x154
  4200a8:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  4200ac:	add	x9, x9, #0x860
  4200b0:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  4200b4:	add	x10, x10, #0x840
  4200b8:	stur	x0, [x29, #-16]
  4200bc:	stur	w1, [x29, #-20]
  4200c0:	ldur	w11, [x29, #-20]
  4200c4:	cmp	w11, #0x1
  4200c8:	str	x8, [sp, #64]
  4200cc:	str	x9, [sp, #56]
  4200d0:	str	x10, [sp, #48]
  4200d4:	b.eq	4200ec <winch@@Base+0xef0>  // b.none
  4200d8:	ldur	x8, [x29, #-16]
  4200dc:	cbnz	x8, 4200ec <winch@@Base+0xef0>
  4200e0:	mov	w8, #0x1                   	// #1
  4200e4:	stur	w8, [x29, #-4]
  4200e8:	b	4204a4 <winch@@Base+0x12a8>
  4200ec:	bl	41f5fc <winch@@Base+0x400>
  4200f0:	ldr	x8, [sp, #64]
  4200f4:	str	wzr, [x8]
  4200f8:	ldur	w9, [x29, #-20]
  4200fc:	cmp	w9, #0x1
  420100:	b.ne	420128 <winch@@Base+0xf2c>  // b.any
  420104:	ldr	x8, [sp, #56]
  420108:	ldr	x9, [x8]
  42010c:	str	x9, [sp, #144]
  420110:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  420114:	add	x9, x9, #0x838
  420118:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  42011c:	add	x10, x10, #0x830
  420120:	str	x10, [x9]
  420124:	b	420284 <winch@@Base+0x1088>
  420128:	adrp	x0, 426000 <winch@@Base+0x6e04>
  42012c:	add	x0, x0, #0xd76
  420130:	bl	40d610 <clear@@Base+0x9ad0>
  420134:	str	x0, [sp, #104]
  420138:	ldr	x0, [sp, #104]
  42013c:	bl	40d6cc <clear@@Base+0x9b8c>
  420140:	cbz	w0, 420150 <winch@@Base+0xf54>
  420144:	mov	w8, #0x1                   	// #1
  420148:	stur	w8, [x29, #-4]
  42014c:	b	4204a4 <winch@@Base+0x12a8>
  420150:	ldur	w8, [x29, #-20]
  420154:	subs	w8, w8, #0x2
  420158:	mov	w9, w8
  42015c:	ubfx	x9, x9, #0, #32
  420160:	cmp	x9, #0x3
  420164:	str	x9, [sp, #40]
  420168:	b.hi	4201c4 <winch@@Base+0xfc8>  // b.pmore
  42016c:	adrp	x8, 426000 <winch@@Base+0x6e04>
  420170:	add	x8, x8, #0xd08
  420174:	ldr	x11, [sp, #40]
  420178:	ldrsw	x10, [x8, x11, lsl #2]
  42017c:	add	x9, x8, x10
  420180:	br	x9
  420184:	adrp	x8, 420000 <winch@@Base+0xe04>
  420188:	add	x8, x8, #0xeab
  42018c:	str	x8, [sp, #120]
  420190:	b	4201d0 <winch@@Base+0xfd4>
  420194:	adrp	x8, 421000 <winch@@Base+0x1e04>
  420198:	add	x8, x8, #0x21e
  42019c:	str	x8, [sp, #120]
  4201a0:	b	4201d0 <winch@@Base+0xfd4>
  4201a4:	adrp	x8, 422000 <winch@@Base+0x2e04>
  4201a8:	add	x8, x8, #0x1d5
  4201ac:	str	x8, [sp, #120]
  4201b0:	b	4201d0 <winch@@Base+0xfd4>
  4201b4:	adrp	x8, 421000 <winch@@Base+0x1e04>
  4201b8:	add	x8, x8, #0x575
  4201bc:	str	x8, [sp, #120]
  4201c0:	b	4201d0 <winch@@Base+0xfd4>
  4201c4:	mov	w8, #0x3                   	// #3
  4201c8:	stur	w8, [x29, #-4]
  4201cc:	b	4204a4 <winch@@Base+0x12a8>
  4201d0:	ldur	x0, [x29, #-16]
  4201d4:	bl	40f7b8 <clear@@Base+0xbc78>
  4201d8:	str	x0, [sp, #112]
  4201dc:	ldr	x8, [sp, #112]
  4201e0:	cbnz	x8, 4201ec <winch@@Base+0xff0>
  4201e4:	ldur	x8, [x29, #-16]
  4201e8:	str	x8, [sp, #112]
  4201ec:	ldr	x0, [sp, #104]
  4201f0:	bl	4017e0 <strlen@plt>
  4201f4:	ldr	x8, [sp, #120]
  4201f8:	str	x0, [sp, #32]
  4201fc:	mov	x0, x8
  420200:	bl	4017e0 <strlen@plt>
  420204:	ldr	x8, [sp, #32]
  420208:	add	x9, x8, x0
  42020c:	ldr	x0, [sp, #112]
  420210:	str	x9, [sp, #24]
  420214:	bl	4017e0 <strlen@plt>
  420218:	ldr	x8, [sp, #24]
  42021c:	add	x9, x8, x0
  420220:	add	x9, x9, #0x5
  420224:	mov	w0, w9
  420228:	mov	w1, #0x1                   	// #1
  42022c:	bl	40235c <setlocale@plt+0x6fc>
  420230:	str	x0, [sp, #128]
  420234:	ldr	x0, [sp, #128]
  420238:	ldr	x2, [sp, #104]
  42023c:	ldr	x3, [sp, #120]
  420240:	ldr	x4, [sp, #112]
  420244:	adrp	x1, 426000 <winch@@Base+0x6e04>
  420248:	add	x1, x1, #0xd85
  42024c:	bl	401850 <sprintf@plt>
  420250:	ldr	x8, [sp, #112]
  420254:	ldur	x10, [x29, #-16]
  420258:	cmp	x8, x10
  42025c:	b.eq	420268 <winch@@Base+0x106c>  // b.none
  420260:	ldr	x0, [sp, #112]
  420264:	bl	401ac0 <free@plt>
  420268:	ldr	x0, [sp, #128]
  42026c:	adrp	x1, 421000 <winch@@Base+0x1e04>
  420270:	add	x1, x1, #0x21e
  420274:	bl	401970 <popen@plt>
  420278:	str	x0, [sp, #144]
  42027c:	ldr	x0, [sp, #128]
  420280:	bl	401ac0 <free@plt>
  420284:	ldr	x8, [sp, #144]
  420288:	cbz	x8, 42045c <winch@@Base+0x1260>
  42028c:	ldr	x2, [sp, #144]
  420290:	add	x0, sp, #0x9c
  420294:	mov	w1, #0x100                 	// #256
  420298:	bl	401c30 <fgets@plt>
  42029c:	cbz	x0, 42040c <winch@@Base+0x1210>
  4202a0:	adrp	x8, 440000 <PC+0x4798>
  4202a4:	add	x8, x8, #0x2f0
  4202a8:	ldr	w9, [x8]
  4202ac:	cbz	w9, 4202d8 <winch@@Base+0x10dc>
  4202b0:	ldr	x8, [sp, #144]
  4202b4:	ldr	x9, [sp, #56]
  4202b8:	ldr	x10, [x9]
  4202bc:	cmp	x8, x10
  4202c0:	b.eq	4202cc <winch@@Base+0x10d0>  // b.none
  4202c4:	ldr	x0, [sp, #144]
  4202c8:	bl	401bd0 <pclose@plt>
  4202cc:	mov	w8, #0x4                   	// #4
  4202d0:	stur	w8, [x29, #-4]
  4202d4:	b	4204a4 <winch@@Base+0x12a8>
  4202d8:	add	x0, sp, #0x9c
  4202dc:	bl	4017e0 <strlen@plt>
  4202e0:	str	w0, [sp, #76]
  4202e4:	ldr	w8, [sp, #76]
  4202e8:	cmp	w8, #0x0
  4202ec:	cset	w8, le
  4202f0:	tbnz	w8, #0, 420330 <winch@@Base+0x1134>
  4202f4:	ldr	w8, [sp, #76]
  4202f8:	subs	w8, w8, #0x1
  4202fc:	add	x9, sp, #0x9c
  420300:	ldrb	w8, [x9, w8, sxtw]
  420304:	cmp	w8, #0xa
  420308:	b.ne	420330 <winch@@Base+0x1134>  // b.any
  42030c:	ldr	w8, [sp, #76]
  420310:	subs	w8, w8, #0x1
  420314:	mov	w0, w8
  420318:	sxtw	x9, w0
  42031c:	add	x10, sp, #0x9c
  420320:	add	x9, x10, x9
  420324:	mov	w8, #0x0                   	// #0
  420328:	strb	w8, [x9]
  42032c:	b	42036c <winch@@Base+0x1170>
  420330:	ldr	x0, [sp, #144]
  420334:	bl	4019c0 <fgetc@plt>
  420338:	str	w0, [sp, #72]
  42033c:	ldr	w8, [sp, #72]
  420340:	mov	w9, #0x0                   	// #0
  420344:	cmp	w8, #0xa
  420348:	str	w9, [sp, #20]
  42034c:	b.eq	420364 <winch@@Base+0x1168>  // b.none
  420350:	ldr	w8, [sp, #72]
  420354:	mov	w9, #0xffffffff            	// #-1
  420358:	cmp	w8, w9
  42035c:	cset	w8, ne  // ne = any
  420360:	str	w8, [sp, #20]
  420364:	ldr	w8, [sp, #20]
  420368:	tbnz	w8, #0, 420330 <winch@@Base+0x1134>
  42036c:	add	x0, sp, #0x9c
  420370:	add	x1, sp, #0x60
  420374:	add	x2, sp, #0x58
  420378:	add	x3, sp, #0x50
  42037c:	bl	4204b8 <winch@@Base+0x12bc>
  420380:	cbz	w0, 420388 <winch@@Base+0x118c>
  420384:	b	42040c <winch@@Base+0x1210>
  420388:	ldr	x0, [sp, #96]
  42038c:	ldr	x1, [sp, #88]
  420390:	ldr	x8, [sp, #80]
  420394:	str	x0, [sp, #8]
  420398:	mov	x0, x8
  42039c:	str	x1, [sp]
  4203a0:	bl	401910 <atoi@plt>
  4203a4:	mov	w1, w0
  4203a8:	sxtw	x2, w1
  4203ac:	ldr	x0, [sp, #8]
  4203b0:	ldr	x1, [sp]
  4203b4:	mov	x8, xzr
  4203b8:	mov	x3, x8
  4203bc:	mov	w9, wzr
  4203c0:	mov	w4, w9
  4203c4:	bl	41fd64 <winch@@Base+0xb68>
  4203c8:	str	x0, [sp, #136]
  4203cc:	ldr	x8, [sp, #136]
  4203d0:	ldr	x10, [sp, #48]
  4203d4:	str	x10, [x8]
  4203d8:	ldr	x8, [x10, #8]
  4203dc:	ldr	x11, [sp, #136]
  4203e0:	str	x8, [x11, #8]
  4203e4:	ldr	x8, [sp, #136]
  4203e8:	ldr	x11, [x10, #8]
  4203ec:	str	x8, [x11]
  4203f0:	ldr	x8, [sp, #136]
  4203f4:	str	x8, [x10, #8]
  4203f8:	ldr	x8, [sp, #64]
  4203fc:	ldr	w9, [x8]
  420400:	add	w9, w9, #0x1
  420404:	str	w9, [x8]
  420408:	b	42028c <winch@@Base+0x1090>
  42040c:	ldr	x8, [sp, #144]
  420410:	ldr	x9, [sp, #56]
  420414:	ldr	x10, [x9]
  420418:	cmp	x8, x10
  42041c:	b.eq	42045c <winch@@Base+0x1260>  // b.none
  420420:	ldr	x0, [sp, #144]
  420424:	bl	401bd0 <pclose@plt>
  420428:	cbz	w0, 42045c <winch@@Base+0x1260>
  42042c:	mov	x8, xzr
  420430:	adrp	x9, 440000 <PC+0x4798>
  420434:	add	x9, x9, #0x148
  420438:	str	x8, [x9]
  42043c:	adrp	x8, 440000 <PC+0x4798>
  420440:	add	x8, x8, #0x150
  420444:	str	wzr, [x8]
  420448:	ldr	x8, [sp, #64]
  42044c:	str	wzr, [x8]
  420450:	mov	w10, #0x1                   	// #1
  420454:	stur	w10, [x29, #-4]
  420458:	b	4204a4 <winch@@Base+0x12a8>
  42045c:	ldr	x8, [sp, #48]
  420460:	ldr	x9, [x8]
  420464:	str	x9, [sp, #136]
  420468:	ldr	x9, [sp, #136]
  42046c:	cmp	x9, x8
  420470:	b.ne	420480 <winch@@Base+0x1284>  // b.any
  420474:	mov	w8, #0x2                   	// #2
  420478:	stur	w8, [x29, #-4]
  42047c:	b	4204a4 <winch@@Base+0x12a8>
  420480:	ldr	x8, [sp, #136]
  420484:	adrp	x9, 440000 <PC+0x4798>
  420488:	add	x9, x9, #0x148
  42048c:	str	x8, [x9]
  420490:	adrp	x8, 440000 <PC+0x4798>
  420494:	add	x8, x8, #0x150
  420498:	mov	w10, #0x1                   	// #1
  42049c:	str	w10, [x8]
  4204a0:	stur	wzr, [x29, #-4]
  4204a4:	ldur	w0, [x29, #-4]
  4204a8:	ldr	x28, [sp, #448]
  4204ac:	ldp	x29, x30, [sp, #432]
  4204b0:	add	sp, sp, #0x1d0
  4204b4:	ret
  4204b8:	sub	sp, sp, #0x60
  4204bc:	stp	x29, x30, [sp, #80]
  4204c0:	add	x29, sp, #0x50
  4204c4:	stur	x0, [x29, #-16]
  4204c8:	stur	x1, [x29, #-24]
  4204cc:	stur	x2, [x29, #-32]
  4204d0:	str	x3, [sp, #40]
  4204d4:	ldur	x8, [x29, #-16]
  4204d8:	str	x8, [sp, #32]
  4204dc:	ldr	x8, [sp, #32]
  4204e0:	ldur	x9, [x29, #-24]
  4204e4:	str	x8, [x9]
  4204e8:	ldr	x8, [sp, #32]
  4204ec:	ldrb	w9, [x8]
  4204f0:	mov	w10, #0x0                   	// #0
  4204f4:	str	w10, [sp, #28]
  4204f8:	cbz	w9, 420520 <winch@@Base+0x1324>
  4204fc:	bl	401ab0 <__ctype_b_loc@plt>
  420500:	ldr	x8, [x0]
  420504:	ldr	x9, [sp, #32]
  420508:	ldrb	w10, [x9]
  42050c:	ldrh	w10, [x8, w10, sxtw #1]
  420510:	tst	w10, #0x2000
  420514:	cset	w10, ne  // ne = any
  420518:	eor	w10, w10, #0x1
  42051c:	str	w10, [sp, #28]
  420520:	ldr	w8, [sp, #28]
  420524:	tbnz	w8, #0, 42052c <winch@@Base+0x1330>
  420528:	b	42053c <winch@@Base+0x1340>
  42052c:	ldr	x8, [sp, #32]
  420530:	add	x8, x8, #0x1
  420534:	str	x8, [sp, #32]
  420538:	b	4204e8 <winch@@Base+0x12ec>
  42053c:	ldr	x8, [sp, #32]
  420540:	ldrb	w9, [x8]
  420544:	cbnz	w9, 420554 <winch@@Base+0x1358>
  420548:	mov	w8, #0xffffffff            	// #-1
  42054c:	stur	w8, [x29, #-4]
  420550:	b	4208a0 <winch@@Base+0x16a4>
  420554:	ldr	x8, [sp, #32]
  420558:	add	x9, x8, #0x1
  42055c:	str	x9, [sp, #32]
  420560:	mov	w10, #0x0                   	// #0
  420564:	strb	w10, [x8]
  420568:	ldr	x8, [sp, #32]
  42056c:	ldrb	w9, [x8]
  420570:	mov	w10, #0x0                   	// #0
  420574:	str	w10, [sp, #24]
  420578:	cbz	w9, 42059c <winch@@Base+0x13a0>
  42057c:	bl	401ab0 <__ctype_b_loc@plt>
  420580:	ldr	x8, [x0]
  420584:	ldr	x9, [sp, #32]
  420588:	ldrb	w10, [x9]
  42058c:	ldrh	w10, [x8, w10, sxtw #1]
  420590:	tst	w10, #0x2000
  420594:	cset	w10, ne  // ne = any
  420598:	str	w10, [sp, #24]
  42059c:	ldr	w8, [sp, #24]
  4205a0:	tbnz	w8, #0, 4205a8 <winch@@Base+0x13ac>
  4205a4:	b	4205b8 <winch@@Base+0x13bc>
  4205a8:	ldr	x8, [sp, #32]
  4205ac:	add	x8, x8, #0x1
  4205b0:	str	x8, [sp, #32]
  4205b4:	b	420568 <winch@@Base+0x136c>
  4205b8:	ldr	x8, [sp, #32]
  4205bc:	ldrb	w9, [x8]
  4205c0:	cbnz	w9, 4205d0 <winch@@Base+0x13d4>
  4205c4:	mov	w8, #0xffffffff            	// #-1
  4205c8:	stur	w8, [x29, #-4]
  4205cc:	b	4208a0 <winch@@Base+0x16a4>
  4205d0:	bl	401ab0 <__ctype_b_loc@plt>
  4205d4:	ldr	x8, [x0]
  4205d8:	ldr	x9, [sp, #32]
  4205dc:	ldrb	w10, [x9]
  4205e0:	ldrh	w10, [x8, w10, sxtw #1]
  4205e4:	and	w10, w10, #0x800
  4205e8:	cbnz	w10, 420690 <winch@@Base+0x1494>
  4205ec:	ldr	x8, [sp, #32]
  4205f0:	ldrb	w9, [x8]
  4205f4:	mov	w10, #0x0                   	// #0
  4205f8:	str	w10, [sp, #20]
  4205fc:	cbz	w9, 420624 <winch@@Base+0x1428>
  420600:	bl	401ab0 <__ctype_b_loc@plt>
  420604:	ldr	x8, [x0]
  420608:	ldr	x9, [sp, #32]
  42060c:	ldrb	w10, [x9]
  420610:	ldrh	w10, [x8, w10, sxtw #1]
  420614:	tst	w10, #0x2000
  420618:	cset	w10, ne  // ne = any
  42061c:	eor	w10, w10, #0x1
  420620:	str	w10, [sp, #20]
  420624:	ldr	w8, [sp, #20]
  420628:	tbnz	w8, #0, 420630 <winch@@Base+0x1434>
  42062c:	b	420640 <winch@@Base+0x1444>
  420630:	ldr	x8, [sp, #32]
  420634:	add	x8, x8, #0x1
  420638:	str	x8, [sp, #32]
  42063c:	b	4205ec <winch@@Base+0x13f0>
  420640:	ldr	x8, [sp, #32]
  420644:	ldrb	w9, [x8]
  420648:	mov	w10, #0x0                   	// #0
  42064c:	str	w10, [sp, #16]
  420650:	cbz	w9, 420674 <winch@@Base+0x1478>
  420654:	bl	401ab0 <__ctype_b_loc@plt>
  420658:	ldr	x8, [x0]
  42065c:	ldr	x9, [sp, #32]
  420660:	ldrb	w10, [x9]
  420664:	ldrh	w10, [x8, w10, sxtw #1]
  420668:	tst	w10, #0x2000
  42066c:	cset	w10, ne  // ne = any
  420670:	str	w10, [sp, #16]
  420674:	ldr	w8, [sp, #16]
  420678:	tbnz	w8, #0, 420680 <winch@@Base+0x1484>
  42067c:	b	420690 <winch@@Base+0x1494>
  420680:	ldr	x8, [sp, #32]
  420684:	add	x8, x8, #0x1
  420688:	str	x8, [sp, #32]
  42068c:	b	420640 <winch@@Base+0x1444>
  420690:	bl	401ab0 <__ctype_b_loc@plt>
  420694:	ldr	x8, [x0]
  420698:	ldr	x9, [sp, #32]
  42069c:	ldrb	w10, [x9]
  4206a0:	ldrh	w10, [x8, w10, sxtw #1]
  4206a4:	and	w10, w10, #0x800
  4206a8:	cbnz	w10, 4206b8 <winch@@Base+0x14bc>
  4206ac:	mov	w8, #0xffffffff            	// #-1
  4206b0:	stur	w8, [x29, #-4]
  4206b4:	b	4208a0 <winch@@Base+0x16a4>
  4206b8:	ldr	x8, [sp, #32]
  4206bc:	ldr	x9, [sp, #40]
  4206c0:	str	x8, [x9]
  4206c4:	ldr	x8, [sp, #32]
  4206c8:	ldr	x9, [sp, #40]
  4206cc:	str	x8, [x9]
  4206d0:	ldr	x8, [sp, #32]
  4206d4:	ldrb	w9, [x8]
  4206d8:	mov	w10, #0x0                   	// #0
  4206dc:	str	w10, [sp, #12]
  4206e0:	cbz	w9, 420708 <winch@@Base+0x150c>
  4206e4:	bl	401ab0 <__ctype_b_loc@plt>
  4206e8:	ldr	x8, [x0]
  4206ec:	ldr	x9, [sp, #32]
  4206f0:	ldrb	w10, [x9]
  4206f4:	ldrh	w10, [x8, w10, sxtw #1]
  4206f8:	tst	w10, #0x2000
  4206fc:	cset	w10, ne  // ne = any
  420700:	eor	w10, w10, #0x1
  420704:	str	w10, [sp, #12]
  420708:	ldr	w8, [sp, #12]
  42070c:	tbnz	w8, #0, 420714 <winch@@Base+0x1518>
  420710:	b	420724 <winch@@Base+0x1528>
  420714:	ldr	x8, [sp, #32]
  420718:	add	x8, x8, #0x1
  42071c:	str	x8, [sp, #32]
  420720:	b	4206d0 <winch@@Base+0x14d4>
  420724:	ldr	x8, [sp, #32]
  420728:	ldrb	w9, [x8]
  42072c:	cbnz	w9, 42073c <winch@@Base+0x1540>
  420730:	mov	w8, #0xffffffff            	// #-1
  420734:	stur	w8, [x29, #-4]
  420738:	b	4208a0 <winch@@Base+0x16a4>
  42073c:	ldr	x8, [sp, #32]
  420740:	add	x9, x8, #0x1
  420744:	str	x9, [sp, #32]
  420748:	mov	w10, #0x0                   	// #0
  42074c:	strb	w10, [x8]
  420750:	ldr	x8, [sp, #32]
  420754:	ldrb	w9, [x8]
  420758:	mov	w10, #0x0                   	// #0
  42075c:	str	w10, [sp, #8]
  420760:	cbz	w9, 420784 <winch@@Base+0x1588>
  420764:	bl	401ab0 <__ctype_b_loc@plt>
  420768:	ldr	x8, [x0]
  42076c:	ldr	x9, [sp, #32]
  420770:	ldrb	w10, [x9]
  420774:	ldrh	w10, [x8, w10, sxtw #1]
  420778:	tst	w10, #0x2000
  42077c:	cset	w10, ne  // ne = any
  420780:	str	w10, [sp, #8]
  420784:	ldr	w8, [sp, #8]
  420788:	tbnz	w8, #0, 420790 <winch@@Base+0x1594>
  42078c:	b	4207a0 <winch@@Base+0x15a4>
  420790:	ldr	x8, [sp, #32]
  420794:	add	x8, x8, #0x1
  420798:	str	x8, [sp, #32]
  42079c:	b	420750 <winch@@Base+0x1554>
  4207a0:	ldr	x8, [sp, #32]
  4207a4:	ldrb	w9, [x8]
  4207a8:	cbnz	w9, 4207b8 <winch@@Base+0x15bc>
  4207ac:	mov	w8, #0xffffffff            	// #-1
  4207b0:	stur	w8, [x29, #-4]
  4207b4:	b	4208a0 <winch@@Base+0x16a4>
  4207b8:	ldr	x8, [sp, #32]
  4207bc:	ldur	x9, [x29, #-32]
  4207c0:	str	x8, [x9]
  4207c4:	ldr	x8, [sp, #32]
  4207c8:	ldur	x9, [x29, #-32]
  4207cc:	str	x8, [x9]
  4207d0:	ldr	x8, [sp, #32]
  4207d4:	ldrb	w9, [x8]
  4207d8:	mov	w10, #0x0                   	// #0
  4207dc:	str	w10, [sp, #4]
  4207e0:	cbz	w9, 420808 <winch@@Base+0x160c>
  4207e4:	bl	401ab0 <__ctype_b_loc@plt>
  4207e8:	ldr	x8, [x0]
  4207ec:	ldr	x9, [sp, #32]
  4207f0:	ldrb	w10, [x9]
  4207f4:	ldrh	w10, [x8, w10, sxtw #1]
  4207f8:	tst	w10, #0x2000
  4207fc:	cset	w10, ne  // ne = any
  420800:	eor	w10, w10, #0x1
  420804:	str	w10, [sp, #4]
  420808:	ldr	w8, [sp, #4]
  42080c:	tbnz	w8, #0, 420814 <winch@@Base+0x1618>
  420810:	b	420824 <winch@@Base+0x1628>
  420814:	ldr	x8, [sp, #32]
  420818:	add	x8, x8, #0x1
  42081c:	str	x8, [sp, #32]
  420820:	b	4207d0 <winch@@Base+0x15d4>
  420824:	ldr	x8, [sp, #32]
  420828:	ldrb	w9, [x8]
  42082c:	cbnz	w9, 42083c <winch@@Base+0x1640>
  420830:	mov	w8, #0xffffffff            	// #-1
  420834:	stur	w8, [x29, #-4]
  420838:	b	4208a0 <winch@@Base+0x16a4>
  42083c:	ldr	x8, [sp, #32]
  420840:	mov	w9, #0x0                   	// #0
  420844:	strb	w9, [x8]
  420848:	ldur	x8, [x29, #-24]
  42084c:	ldr	x0, [x8]
  420850:	bl	4017e0 <strlen@plt>
  420854:	cbz	x0, 420898 <winch@@Base+0x169c>
  420858:	ldr	x8, [sp, #40]
  42085c:	ldr	x0, [x8]
  420860:	bl	4017e0 <strlen@plt>
  420864:	cbz	x0, 420898 <winch@@Base+0x169c>
  420868:	ldur	x8, [x29, #-32]
  42086c:	ldr	x0, [x8]
  420870:	bl	4017e0 <strlen@plt>
  420874:	cbz	x0, 420898 <winch@@Base+0x169c>
  420878:	ldr	x8, [sp, #40]
  42087c:	ldr	x0, [x8]
  420880:	bl	401910 <atoi@plt>
  420884:	cmp	w0, #0x0
  420888:	cset	w9, le
  42088c:	tbnz	w9, #0, 420898 <winch@@Base+0x169c>
  420890:	stur	wzr, [x29, #-4]
  420894:	b	4208a0 <winch@@Base+0x16a4>
  420898:	mov	w8, #0xffffffff            	// #-1
  42089c:	stur	w8, [x29, #-4]
  4208a0:	ldur	w0, [x29, #-4]
  4208a4:	ldp	x29, x30, [sp, #80]
  4208a8:	add	sp, sp, #0x60
  4208ac:	ret
  4208b0:	sub	sp, sp, #0x20
  4208b4:	adrp	x8, 440000 <PC+0x4798>
  4208b8:	add	x8, x8, #0x148
  4208bc:	adrp	x9, 440000 <PC+0x4798>
  4208c0:	add	x9, x9, #0x150
  4208c4:	ldr	x10, [x8]
  4208c8:	str	x8, [sp, #8]
  4208cc:	str	x9, [sp]
  4208d0:	cbnz	x10, 4208e0 <winch@@Base+0x16e4>
  4208d4:	mov	x8, xzr
  4208d8:	str	x8, [sp, #24]
  4208dc:	b	420970 <winch@@Base+0x1774>
  4208e0:	ldr	x8, [sp, #8]
  4208e4:	ldr	x9, [x8]
  4208e8:	ldr	x9, [x9]
  4208ec:	str	x9, [sp, #16]
  4208f0:	ldr	x9, [sp, #16]
  4208f4:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  4208f8:	add	x10, x10, #0x840
  4208fc:	cmp	x9, x10
  420900:	b.ne	420944 <winch@@Base+0x1748>  // b.any
  420904:	adrp	x8, 440000 <PC+0x4798>
  420908:	add	x8, x8, #0x158
  42090c:	ldr	w9, [x8]
  420910:	cbnz	w9, 420920 <winch@@Base+0x1724>
  420914:	mov	x8, xzr
  420918:	str	x8, [sp, #24]
  42091c:	b	420970 <winch@@Base+0x1774>
  420920:	adrp	x8, 43b000 <winch@@Base+0x1be04>
  420924:	add	x8, x8, #0x840
  420928:	ldr	x8, [x8]
  42092c:	ldr	x9, [sp, #8]
  420930:	str	x8, [x9]
  420934:	mov	w10, #0x1                   	// #1
  420938:	ldr	x8, [sp]
  42093c:	str	w10, [x8]
  420940:	b	420960 <winch@@Base+0x1764>
  420944:	ldr	x8, [sp, #16]
  420948:	ldr	x9, [sp, #8]
  42094c:	str	x8, [x9]
  420950:	ldr	x8, [sp]
  420954:	ldr	w10, [x8]
  420958:	add	w10, w10, #0x1
  42095c:	str	w10, [x8]
  420960:	ldr	x8, [sp, #8]
  420964:	ldr	x9, [x8]
  420968:	ldr	x9, [x9, #16]
  42096c:	str	x9, [sp, #24]
  420970:	ldr	x0, [sp, #24]
  420974:	add	sp, sp, #0x20
  420978:	ret
  42097c:	sub	sp, sp, #0x30
  420980:	adrp	x8, 440000 <PC+0x4798>
  420984:	add	x8, x8, #0x148
  420988:	adrp	x9, 43b000 <winch@@Base+0x1be04>
  42098c:	add	x9, x9, #0x840
  420990:	adrp	x10, 440000 <PC+0x4798>
  420994:	add	x10, x10, #0x150
  420998:	ldr	x11, [x8]
  42099c:	str	x8, [sp, #24]
  4209a0:	str	x9, [sp, #16]
  4209a4:	str	x10, [sp, #8]
  4209a8:	cbnz	x11, 4209b8 <winch@@Base+0x17bc>
  4209ac:	mov	x8, xzr
  4209b0:	str	x8, [sp, #40]
  4209b4:	b	420a4c <winch@@Base+0x1850>
  4209b8:	ldr	x8, [sp, #24]
  4209bc:	ldr	x9, [x8]
  4209c0:	ldr	x9, [x9, #8]
  4209c4:	str	x9, [sp, #32]
  4209c8:	ldr	x9, [sp, #32]
  4209cc:	adrp	x10, 43b000 <winch@@Base+0x1be04>
  4209d0:	add	x10, x10, #0x840
  4209d4:	cmp	x9, x10
  4209d8:	b.ne	420a20 <winch@@Base+0x1824>  // b.any
  4209dc:	adrp	x8, 440000 <PC+0x4798>
  4209e0:	add	x8, x8, #0x158
  4209e4:	ldr	w9, [x8]
  4209e8:	cbnz	w9, 4209f8 <winch@@Base+0x17fc>
  4209ec:	mov	x8, xzr
  4209f0:	str	x8, [sp, #40]
  4209f4:	b	420a4c <winch@@Base+0x1850>
  4209f8:	ldr	x8, [sp, #16]
  4209fc:	ldr	x9, [x8, #8]
  420a00:	ldr	x10, [sp, #24]
  420a04:	str	x9, [x10]
  420a08:	adrp	x9, 440000 <PC+0x4798>
  420a0c:	add	x9, x9, #0x154
  420a10:	ldr	w11, [x9]
  420a14:	ldr	x9, [sp, #8]
  420a18:	str	w11, [x9]
  420a1c:	b	420a3c <winch@@Base+0x1840>
  420a20:	ldr	x8, [sp, #32]
  420a24:	ldr	x9, [sp, #24]
  420a28:	str	x8, [x9]
  420a2c:	ldr	x8, [sp, #8]
  420a30:	ldr	w10, [x8]
  420a34:	subs	w10, w10, #0x1
  420a38:	str	w10, [x8]
  420a3c:	ldr	x8, [sp, #24]
  420a40:	ldr	x9, [x8]
  420a44:	ldr	x9, [x9, #16]
  420a48:	str	x9, [sp, #40]
  420a4c:	ldr	x0, [sp, #40]
  420a50:	add	sp, sp, #0x30
  420a54:	ret
  420a58:	sub	sp, sp, #0x20
  420a5c:	stp	x29, x30, [sp, #16]
  420a60:	add	x29, sp, #0x10
  420a64:	adrp	x8, 440000 <PC+0x4798>
  420a68:	add	x8, x8, #0x148
  420a6c:	ldr	x8, [x8]
  420a70:	cbnz	x8, 420a80 <winch@@Base+0x1884>
  420a74:	mov	x8, #0xffffffffffffffff    	// #-1
  420a78:	str	x8, [sp, #8]
  420a7c:	b	420a98 <winch@@Base+0x189c>
  420a80:	adrp	x8, 440000 <PC+0x4798>
  420a84:	add	x8, x8, #0x148
  420a88:	ldr	x8, [x8]
  420a8c:	ldr	x0, [x8, #24]
  420a90:	bl	416334 <clear@@Base+0x127f4>
  420a94:	str	x0, [sp, #8]
  420a98:	ldr	x0, [sp, #8]
  420a9c:	ldp	x29, x30, [sp, #16]
  420aa0:	add	sp, sp, #0x20
  420aa4:	ret
  420aa8:	sub	sp, sp, #0x20
  420aac:	stp	x29, x30, [sp, #16]
  420ab0:	add	x29, sp, #0x10
  420ab4:	adrp	x0, 425000 <winch@@Base+0x5e04>
  420ab8:	add	x0, x0, #0x4a3
  420abc:	mov	w8, wzr
  420ac0:	adrp	x9, 440000 <PC+0x4798>
  420ac4:	add	x9, x9, #0x2f4
  420ac8:	mov	w1, w8
  420acc:	str	x9, [sp, #8]
  420ad0:	bl	401960 <open@plt>
  420ad4:	ldr	x9, [sp, #8]
  420ad8:	str	w0, [x9]
  420adc:	ldr	w8, [x9]
  420ae0:	cmp	w8, #0x0
  420ae4:	cset	w8, ge  // ge = tcont
  420ae8:	tbnz	w8, #0, 420af8 <winch@@Base+0x18fc>
  420aec:	mov	w8, #0x2                   	// #2
  420af0:	ldr	x9, [sp, #8]
  420af4:	str	w8, [x9]
  420af8:	ldp	x29, x30, [sp, #16]
  420afc:	add	sp, sp, #0x20
  420b00:	ret
  420b04:	ret
  420b08:	sub	sp, sp, #0x10
  420b0c:	mov	w8, #0x1                   	// #1
  420b10:	str	w8, [sp, #12]
  420b14:	ldr	w0, [sp, #12]
  420b18:	add	sp, sp, #0x10
  420b1c:	ret
  420b20:	sub	sp, sp, #0x20
  420b24:	stp	x29, x30, [sp, #16]
  420b28:	add	x29, sp, #0x10
  420b2c:	adrp	x8, 440000 <PC+0x4798>
  420b30:	add	x8, x8, #0x2f4
  420b34:	ldr	w0, [x8]
  420b38:	add	x1, sp, #0x3
  420b3c:	mov	w2, #0x1                   	// #1
  420b40:	bl	41a150 <clear@@Base+0x16610>
  420b44:	str	w0, [sp, #4]
  420b48:	ldrb	w9, [sp, #3]
  420b4c:	sturb	w9, [x29, #-5]
  420b50:	ldr	w9, [sp, #4]
  420b54:	mov	w10, #0xfffffffe            	// #-2
  420b58:	cmp	w9, w10
  420b5c:	b.ne	420b6c <winch@@Base+0x1970>  // b.any
  420b60:	mov	w8, #0xfffffffe            	// #-2
  420b64:	stur	w8, [x29, #-4]
  420b68:	b	420bac <winch@@Base+0x19b0>
  420b6c:	ldr	w8, [sp, #4]
  420b70:	cmp	w8, #0x0
  420b74:	cset	w8, ge  // ge = tcont
  420b78:	tbnz	w8, #0, 420b84 <winch@@Base+0x1988>
  420b7c:	mov	w0, #0x1                   	// #1
  420b80:	bl	4022b4 <setlocale@plt+0x654>
  420b84:	ldurb	w8, [x29, #-5]
  420b88:	cbnz	w8, 420b94 <winch@@Base+0x1998>
  420b8c:	mov	w8, #0xe0                  	// #224
  420b90:	sturb	w8, [x29, #-5]
  420b94:	ldr	w8, [sp, #4]
  420b98:	cmp	w8, #0x1
  420b9c:	b.ne	420b2c <winch@@Base+0x1930>  // b.any
  420ba0:	ldurb	w8, [x29, #-5]
  420ba4:	and	w8, w8, #0xff
  420ba8:	stur	w8, [x29, #-4]
  420bac:	ldur	w0, [x29, #-4]
  420bb0:	ldp	x29, x30, [sp, #16]
  420bb4:	add	sp, sp, #0x20
  420bb8:	ret
  420bbc:	nop
  420bc0:	stp	x29, x30, [sp, #-64]!
  420bc4:	mov	x29, sp
  420bc8:	stp	x19, x20, [sp, #16]
  420bcc:	adrp	x20, 437000 <winch@@Base+0x17e04>
  420bd0:	add	x20, x20, #0xde0
  420bd4:	stp	x21, x22, [sp, #32]
  420bd8:	adrp	x21, 437000 <winch@@Base+0x17e04>
  420bdc:	add	x21, x21, #0xdd8
  420be0:	sub	x20, x20, x21
  420be4:	mov	w22, w0
  420be8:	stp	x23, x24, [sp, #48]
  420bec:	mov	x23, x1
  420bf0:	mov	x24, x2
  420bf4:	bl	401790 <memcpy@plt-0x40>
  420bf8:	cmp	xzr, x20, asr #3
  420bfc:	b.eq	420c28 <winch@@Base+0x1a2c>  // b.none
  420c00:	asr	x20, x20, #3
  420c04:	mov	x19, #0x0                   	// #0
  420c08:	ldr	x3, [x21, x19, lsl #3]
  420c0c:	mov	x2, x24
  420c10:	add	x19, x19, #0x1
  420c14:	mov	x1, x23
  420c18:	mov	w0, w22
  420c1c:	blr	x3
  420c20:	cmp	x20, x19
  420c24:	b.ne	420c08 <winch@@Base+0x1a0c>  // b.any
  420c28:	ldp	x19, x20, [sp, #16]
  420c2c:	ldp	x21, x22, [sp, #32]
  420c30:	ldp	x23, x24, [sp, #48]
  420c34:	ldp	x29, x30, [sp], #64
  420c38:	ret
  420c3c:	nop
  420c40:	ret
  420c44:	nop
  420c48:	mov	x2, x1
  420c4c:	mov	x1, x0
  420c50:	mov	w0, #0x0                   	// #0
  420c54:	b	401c00 <__xstat@plt>
  420c58:	mov	x2, x1
  420c5c:	mov	w1, w0
  420c60:	mov	w0, #0x0                   	// #0
  420c64:	b	401b50 <__fxstat@plt>

Disassembly of section .fini:

0000000000420c68 <.fini>:
  420c68:	stp	x29, x30, [sp, #-16]!
  420c6c:	mov	x29, sp
  420c70:	ldp	x29, x30, [sp], #16
  420c74:	ret
