###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-19.ucsd.edu)
#  Generated on:      Wed Mar 12 19:53:29 2025
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > fullchip.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[158]                                     (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_158_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.483
= Slack Time                   -0.683
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.263
     = Beginpoint Arrival Time       1.263
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_158_ | CP ^        |        |       |   1.263 |    0.580 | 
     | core_instance/psum_mem_instance/Q_reg_158_ | CP ^ -> Q ^ | EDFQD1 | 0.220 |   1.482 |    0.799 | 
     |                                            | out[158] ^  |        | 0.001 |   1.483 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[133]                                     (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_133_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.476
= Slack Time                   -0.676
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.265
     = Beginpoint Arrival Time       1.265
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_133_ | CP ^        |        |       |   1.265 |    0.589 | 
     | core_instance/psum_mem_instance/Q_reg_133_ | CP ^ -> Q ^ | EDFQD2 | 0.206 |   1.470 |    0.794 | 
     |                                            | out[133] ^  |        | 0.006 |   1.476 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[155]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_155_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.475
= Slack Time                   -0.675
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.262
     = Beginpoint Arrival Time       1.262
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_155_ | CP ^        |        |       |   1.262 |    0.587 | 
     | core_instance/psum_mem_instance/Q_reg_155_ | CP ^ -> Q v | EDFQD1 | 0.213 |   1.475 |    0.800 | 
     |                                            | out[155] v  |        | 0.000 |   1.475 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[150]                                     (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_150_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.475
= Slack Time                   -0.675
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.263
     = Beginpoint Arrival Time       1.263
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_150_ | CP ^        |        |       |   1.263 |    0.588 | 
     | core_instance/psum_mem_instance/Q_reg_150_ | CP ^ -> Q ^ | EDFQD1 | 0.211 |   1.474 |    0.799 | 
     |                                            | out[150] ^  |        | 0.001 |   1.475 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[149]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_149_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.451
= Slack Time                   -0.651
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.261
     = Beginpoint Arrival Time       1.261
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_149_ | CP ^        |        |       |   1.261 |    0.610 | 
     | core_instance/psum_mem_instance/Q_reg_149_ | CP ^ -> Q v | EDFQD2 | 0.190 |   1.451 |    0.800 | 
     |                                            | out[149] v  |        | 0.000 |   1.451 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 

