
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118744                       # Number of seconds simulated
sim_ticks                                118743638538                       # Number of ticks simulated
final_tick                               1176602459851                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 119901                       # Simulator instruction rate (inst/s)
host_op_rate                                   154475                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3301942                       # Simulator tick rate (ticks/s)
host_mem_usage                               16952168                       # Number of bytes of host memory used
host_seconds                                 35961.76                       # Real time elapsed on the host
sim_insts                                  4311846217                       # Number of instructions simulated
sim_ops                                    5555194276                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       771456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1178880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       242816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       412032                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2611840                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1499520                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1499520                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6027                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9210                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3219                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20405                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11715                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11715                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6496820                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9927942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      2044876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3469929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                21995620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10780                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12628213                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12628213                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12628213                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6496820                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9927942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      2044876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3469929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               34623834                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142549387                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23165469                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19076948                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1930444                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9425584                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8664870                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438004                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87966                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104453592                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128020829                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23165469                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11102874                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27183539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6257349                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4533594                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12100585                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572074                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140465603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113282064     80.65%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2780838      1.98%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2363067      1.68%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380233      1.69%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265466      1.61%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124557      0.80%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779976      0.56%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978722      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13510680      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140465603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162508                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.898081                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103285859                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5945894                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26836135                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109292                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4288414                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3729415                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6465                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154421520                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51171                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4288414                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103799808                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3502432                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1293224                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26421221                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1160496                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152977949                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          489                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402281                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623292                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8498                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214031913                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713062874                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713062874                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45772688                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33645                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17623                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3801691                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15186757                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7903376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310236                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1676560                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149126061                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33644                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139187764                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109397                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25191869                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57153236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1600                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140465603                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.990903                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586015                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83098378     59.16%     59.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23714958     16.88%     76.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11949962      8.51%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7815253      5.56%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6901095      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704045      1.93%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066682      2.18%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119414      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95816      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140465603                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977106     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157084     12.02%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172403     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114953154     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013060      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359811     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845717      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139187764                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.976418                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306593                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009387                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420257121                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174352249                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135080901                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140494357                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201791                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974628                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1273                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          687                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       161706                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          604                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4288414                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2846222                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249537                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149159705                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1161646                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15186757                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7903376                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17622                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198501                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13045                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          687                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148427                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084767                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233194                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136820300                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110899                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2367464                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955034                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19290556                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7844135                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.959810                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135087514                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135080901                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81523450                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221152451                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.947608                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368630                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26745823                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1955472                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136177189                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.898990                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714057                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87077507     63.94%     63.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22506433     16.53%     80.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809442      7.94%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816078      3.54%     91.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763599      2.76%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1539114      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562031      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1097667      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005318      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136177189                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005318                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282339610                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302624206                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2083784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.425494                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.425494                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.701511                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.701511                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618290850                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186396387                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145795986                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142549387                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21015398                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18418601                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1637007                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10439088                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10148819                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1462243                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51391                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110833484                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116826110                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21015398                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11611062                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23767118                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5347429                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1807689                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12633013                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1033035                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140109148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.948186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116342030     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1194497      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2190816      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1834691      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3368135      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3641731      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          793489      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          622927      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10120832      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140109148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147425                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.819548                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110009195                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2811837                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23568702                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23442                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3695971                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2254692                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4892                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     131830318                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3695971                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110448066                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1316738                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       737740                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23141895                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       768737                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     130908489                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83309                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       452912                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    173838031                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    593954083                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    593954083                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    140322027                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33515995                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18673                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9339                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2481938                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21805117                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4229125                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78339                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       942274                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         129381457                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        121566096                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        97445                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21385359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45975649                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140109148                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867653                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478310                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     89519090     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20591598     14.70%     78.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10339703      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6801188      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7076632      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3661707      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1635961      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       405453      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77816      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140109148                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         302391     60.04%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125293     24.88%     84.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        75969     15.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     95949358     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1017569      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9334      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20390444     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4199391      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     121566096                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.852800                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             503653                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004143                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383842438                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150785780                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    118821031                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122069749                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       227703                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3925645                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       129538                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3695971                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         892854                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48123                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    129400128                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45886                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21805117                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4229125                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9339                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32114                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          199                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          293                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       791920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       972474                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1764394                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120261176                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20075788                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1304920                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24274979                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18525861                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4199191                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.843646                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             118928090                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            118821031                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68640092                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        162916904                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.833543                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421320                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94297053                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107101228                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22299766                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1641463                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136413177                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.785124                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660974                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     96636390     70.84%     70.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15432115     11.31%     82.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11161407      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2495304      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2838031      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1004782      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4214341      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       848149      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1782658      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136413177                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94297053                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107101228                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21979059                       # Number of memory references committed
system.switch_cpus1.commit.loads             17879472                       # Number of loads committed
system.switch_cpus1.commit.membars               9332                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16773340                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         93488629                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1446462                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1782658                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264031513                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          262498040                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2440239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94297053                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107101228                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94297053                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.511706                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.511706                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.661504                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.661504                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       556415742                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      156080473                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138315288                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18664                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142549387                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23978644                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19447249                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2046949                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9859684                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9229856                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2579585                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95027                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104762568                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131110098                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23978644                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11809441                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28855197                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6663182                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2599225                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12237524                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1608480                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140807092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.139602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.543529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111951895     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2031560      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3720463      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3372901      2.40%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2146245      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1759753      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1020675      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1063688      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13739912      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140807092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168213                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.919752                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103701274                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3986211                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28483329                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        47940                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4588332                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4145946                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1774                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158653921                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        13661                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4588332                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104536272                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1084519                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1717471                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27677264                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1203228                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156882692                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        228387                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       519468                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    221926286                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    730522290                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    730522290                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175707330                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46218927                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34603                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17302                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4323693                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14866823                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7379433                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83908                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1651237                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153907603                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34604                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143037139                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       161217                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26959444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59148166                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    140807092                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015838                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560780                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80888011     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24664510     17.52%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12966295      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7493033      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8295259      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3075771      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2734186      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       524283      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165744      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140807092                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         572991     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        117773     14.16%     83.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141118     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120453115     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2024017      1.42%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17301      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13201514      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7341192      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143037139                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.003422                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             831882                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427874466                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180901864                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139895060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143869021                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       275774                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3412399                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       123102                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4588332                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         702761                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107541                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153942207                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        61546                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14866823                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7379433                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17302                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         93189                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1144715                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1142821                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2287536                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140674375                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12679757                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2362761                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20020581                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20017927                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7340824                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.986847                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140023456                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139895060                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81631083                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229238666                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.981380                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356096                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102331635                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126000172                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27942471                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2071132                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136218760                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924984                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694756                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84385920     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24011462     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11929512      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4058089      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4994800      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1750105      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1232445      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1020392      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2836035      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136218760                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102331635                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126000172                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18710750                       # Number of memory references committed
system.switch_cpus2.commit.loads             11454422                       # Number of loads committed
system.switch_cpus2.commit.membars              17302                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18186735                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113516515                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2598744                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2836035                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287325368                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312473831                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1742295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102331635                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126000172                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102331635                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.393014                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.393014                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.717868                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.717868                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       633415918                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195828307                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147837229                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34604                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142549387                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22211991                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18310907                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1983067                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9168413                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8526177                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2331691                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87953                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108238285                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122007982                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22211991                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10857868                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25512562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5864661                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2845982                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12558071                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1641890                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140445308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.066739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.486633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114932746     81.83%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1331628      0.95%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1887186      1.34%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2463365      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2763278      1.97%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2054434      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1184362      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1735595      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12092714      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140445308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155820                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.855900                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107046171                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4436367                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25056339                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58187                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3848243                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3547741                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147231864                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1322                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3848243                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107789737                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1051440                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2058014                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24373882                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1323986                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146253437                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          243                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        266324                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       547981                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          148                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    203957038                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683278257                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683278257                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166678963                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37278056                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38647                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22376                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4000020                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13899271                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7223159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119385                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1574409                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142131818                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38613                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133028149                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27377                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20418775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48183527                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6073                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140445308                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.947188                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.506327                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84145202     59.91%     59.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22680667     16.15%     76.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12566559      8.95%     85.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8096003      5.76%     90.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7431611      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2962774      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1799475      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514945      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248072      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140445308                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63998     22.76%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93875     33.38%     56.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123349     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111680496     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2028730      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16271      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12135923      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7166729      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133028149                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.933207                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281222                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    406810204                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162589539                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130484801                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133309371                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       326155                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2900157                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          153                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          333                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173067                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          200                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3848243                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         790687                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108606                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142170431                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1366308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13899271                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7223159                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22343                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83022                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          333                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1167210                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1118901                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2286111                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131228529                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11971070                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1799619                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19136127                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18390070                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7165057                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.920583                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130484999                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130484801                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76431833                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207610538                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.915366                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368150                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97615620                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119973795                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22205683                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32540                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2015488                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136597065                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.878304                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684719                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87963573     64.40%     64.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23382077     17.12%     81.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9187023      6.73%     88.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4724837      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4122492      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1980648      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1717141      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       807085      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2712189      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136597065                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97615620                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119973795                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18049206                       # Number of memory references committed
system.switch_cpus3.commit.loads             10999114                       # Number of loads committed
system.switch_cpus3.commit.membars              16270                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17206979                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108140177                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2447978                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2712189                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276064354                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288207252                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45530                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2104079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97615620                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119973795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97615620                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.460313                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.460313                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.684785                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.684785                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591322717                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181044242                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137915272                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32540                       # number of misc regfile writes
system.l20.replacements                          6037                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1075051                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38805                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.703930                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11953.534569                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.812622                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3082.149243                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088167                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17718.415399                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364793                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000299                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094060                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.540723                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        90511                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  90511                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37751                       # number of Writeback hits
system.l20.Writeback_hits::total                37751                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        90511                       # number of demand (read+write) hits
system.l20.demand_hits::total                   90511                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        90511                       # number of overall hits
system.l20.overall_hits::total                  90511                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6027                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6037                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6027                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6037                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6027                       # number of overall misses
system.l20.overall_misses::total                 6037                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2947291                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1756048693                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1758995984                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2947291                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1756048693                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1758995984                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2947291                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1756048693                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1758995984                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96538                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96548                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37751                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37751                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96538                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96548                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96538                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96548                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062431                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062528                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062431                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062528                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062431                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062528                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 294729.100000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 291363.645761                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 291369.220474                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 294729.100000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 291363.645761                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 291369.220474                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 294729.100000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 291363.645761                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 291369.220474                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4361                       # number of writebacks
system.l20.writebacks::total                     4361                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6027                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6037                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6027                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6037                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6027                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6037                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2308670                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1371048063                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1373356733                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2308670                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1371048063                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1373356733                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2308670                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1371048063                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1373356733                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062431                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062528                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062431                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062528                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062431                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062528                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       230867                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 227484.331010                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 227489.934239                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       230867                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 227484.331010                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 227489.934239                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       230867                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 227484.331010                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 227489.934239                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9224                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          264815                       # Total number of references to valid blocks.
system.l21.sampled_refs                         41992                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.306320                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6262.139684                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.995701                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4684.980485                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.396889                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21803.487241                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.191105                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.142974                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000104                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.665390                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37351                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37351                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13693                       # number of Writeback hits
system.l21.Writeback_hits::total                13693                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37351                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37351                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37351                       # number of overall hits
system.l21.overall_hits::total                  37351                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9210                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9224                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9210                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9224                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9210                       # number of overall misses
system.l21.overall_misses::total                 9224                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4666159                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3022009673                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3026675832                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4666159                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3022009673                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3026675832                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4666159                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3022009673                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3026675832                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46561                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46575                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13693                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13693                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46561                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46575                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46561                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46575                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.197805                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.198046                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.197805                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.198046                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.197805                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.198046                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 328122.657220                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 328130.510841                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 328122.657220                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 328130.510841                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 328122.657220                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 328130.510841                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2923                       # number of writebacks
system.l21.writebacks::total                     2923                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9210                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9224                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9210                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9224                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9210                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9224                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2432936184                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2436708177                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2432936184                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2436708177                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2432936184                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2436708177                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197805                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.198046                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.197805                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.198046                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.197805                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.198046                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264162.452117                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264170.444167                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264162.452117                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264170.444167                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264162.452117                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264170.444167                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1911                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          470209                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34679                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.558897                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         7075.163872                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.996662                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   972.077714                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           107.042506                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         24599.719247                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.215917                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.029665                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.003267                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.750724                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37955                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37955                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11491                       # number of Writeback hits
system.l22.Writeback_hits::total                11491                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37955                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37955                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37955                       # number of overall hits
system.l22.overall_hits::total                  37955                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1897                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1911                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1897                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1911                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1897                       # number of overall misses
system.l22.overall_misses::total                 1911                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4189886                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    553250912                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      557440798                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4189886                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    553250912                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       557440798                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4189886                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    553250912                       # number of overall miss cycles
system.l22.overall_miss_latency::total      557440798                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39852                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39866                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11491                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11491                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39852                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39866                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39852                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39866                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.047601                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.047936                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.047601                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.047936                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.047601                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.047936                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 291645.182920                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 291701.097855                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 291645.182920                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 291701.097855                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 291645.182920                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 291701.097855                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1801                       # number of writebacks
system.l22.writebacks::total                     1801                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1897                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1911                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1897                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1911                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1897                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1911                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    432066445                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    435361853                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    432066445                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    435361853                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    432066445                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    435361853                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.047601                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.047936                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.047601                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.047936                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.047601                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.047936                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 227763.017923                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 227818.866039                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 227763.017923                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 227818.866039                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 227763.017923                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 227818.866039                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3233                       # number of replacements
system.l23.tagsinuse                     32767.976591                       # Cycle average of tags in use
system.l23.total_refs                          743807                       # Total number of references to valid blocks.
system.l23.sampled_refs                         36001                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.660732                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13034.927459                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.995871                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1614.145155                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             5.583244                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18099.324862                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.397794                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000427                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.049260                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000170                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.552348                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        47829                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47829                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           27287                       # number of Writeback hits
system.l23.Writeback_hits::total                27287                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        47829                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47829                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        47829                       # number of overall hits
system.l23.overall_hits::total                  47829                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3214                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3228                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3219                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3233                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3219                       # number of overall misses
system.l23.overall_misses::total                 3233                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4493978                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1047511250                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1052005228                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1783799                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1783799                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4493978                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1049295049                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1053789027                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4493978                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1049295049                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1053789027                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51043                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51057                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        27287                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            27287                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51048                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51062                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51048                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51062                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062967                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.063223                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.063058                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.063315                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.063058                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.063315                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 320998.428571                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 325921.359676                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 325900.008674                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 356759.800000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 356759.800000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 320998.428571                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 325969.260329                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 325947.734921                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 320998.428571                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 325969.260329                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 325947.734921                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2630                       # number of writebacks
system.l23.writebacks::total                     2630                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3214                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3228                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3219                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3233                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3219                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3233                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3600323                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    842087916                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    845688239                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1463724                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1463724                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3600323                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    843551640                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    847151963                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3600323                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    843551640                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    847151963                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062967                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.063223                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.063058                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.063315                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.063058                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.063315                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 257165.928571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 262006.196640                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 261985.204151                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 292744.800000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 292744.800000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 257165.928571                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 262053.942218                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 262032.775441                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 257165.928571                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 262053.942218                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 262032.775441                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.812617                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012108236                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840196.792727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.812617                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12100575                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12100575                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12100575                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12100575                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12100575                       # number of overall hits
system.cpu0.icache.overall_hits::total       12100575                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3135291                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3135291                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3135291                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3135291                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3135291                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3135291                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12100585                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12100585                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12100585                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12100585                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12100585                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12100585                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 313529.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 313529.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 313529.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 313529.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 313529.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 313529.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3030291                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3030291                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3030291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3030291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3030291                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3030291                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 303029.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 303029.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 303029.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 303029.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 303029.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 303029.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96538                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191230081                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96794                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1975.639823                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500044                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499956                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916016                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083984                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10965590                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10965590                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17217                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17217                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18675020                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18675020                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18675020                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18675020                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399014                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399014                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399109                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399109                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399109                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399109                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  35975020255                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  35975020255                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15666441                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15666441                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  35990686696                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  35990686696                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  35990686696                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  35990686696                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11364604                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11364604                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074129                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074129                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074129                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074129                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035110                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035110                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020924                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020924                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020924                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020924                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90159.794531                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90159.794531                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 164909.905263                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 164909.905263                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90177.587316                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90177.587316                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90177.587316                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90177.587316                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37751                       # number of writebacks
system.cpu0.dcache.writebacks::total            37751                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302476                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302476                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302571                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302571                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302571                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302571                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96538                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96538                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96538                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96538                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7855146452                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7855146452                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7855146452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7855146452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7855146452                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7855146452                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005061                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005061                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005061                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005061                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81368.439910                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81368.439910                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81368.439910                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81368.439910                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81368.439910                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81368.439910                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995694                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924098987                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708131.214418                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995694                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12632997                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12632997                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12632997                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12632997                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12632997                       # number of overall hits
system.cpu1.icache.overall_hits::total       12632997                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5583410                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5583410                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5583410                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5583410                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5583410                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5583410                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12633013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12633013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12633013                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12633013                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12633013                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12633013                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 348963.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 348963.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 348963.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4782359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4782359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4782359                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 341597.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46561                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227242278                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46817                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4853.841083                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.303363                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.696637                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825404                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174596                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18173496                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18173496                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4080907                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4080907                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9339                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9339                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9332                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22254403                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22254403                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22254403                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22254403                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       165900                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165900                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       165900                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        165900                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       165900                       # number of overall misses
system.cpu1.dcache.overall_misses::total       165900                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24874881199                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24874881199                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24874881199                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24874881199                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24874881199                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24874881199                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18339396                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18339396                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4080907                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4080907                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22420303                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22420303                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22420303                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22420303                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009046                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009046                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007400                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007400                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007400                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007400                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 149939.006624                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 149939.006624                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 149939.006624                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 149939.006624                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 149939.006624                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 149939.006624                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13693                       # number of writebacks
system.cpu1.dcache.writebacks::total            13693                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119339                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119339                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119339                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119339                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119339                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119339                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46561                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46561                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46561                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46561                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46561                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46561                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5530573902                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5530573902                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5530573902                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5530573902                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5530573902                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5530573902                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118781.252593                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 118781.252593                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 118781.252593                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118781.252593                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 118781.252593                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118781.252593                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996654                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015197381                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192650.930886                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996654                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12237507                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12237507                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12237507                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12237507                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12237507                       # number of overall hits
system.cpu2.icache.overall_hits::total       12237507                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5167659                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5167659                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12237524                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12237524                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12237524                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12237524                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12237524                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12237524                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39852                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168894316                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40108                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4210.988232                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.868338                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.131662                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905736                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094264                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9537654                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9537654                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7222294                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7222294                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17302                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17302                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17302                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17302                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16759948                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16759948                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16759948                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16759948                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120546                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120546                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120546                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120546                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120546                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120546                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12012379494                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12012379494                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12012379494                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12012379494                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12012379494                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12012379494                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9658200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9658200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7222294                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7222294                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17302                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17302                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16880494                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16880494                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16880494                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16880494                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012481                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012481                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007141                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007141                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007141                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007141                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 99649.756060                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99649.756060                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 99649.756060                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99649.756060                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 99649.756060                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99649.756060                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11491                       # number of writebacks
system.cpu2.dcache.writebacks::total            11491                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80694                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80694                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80694                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80694                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80694                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80694                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39852                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39852                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39852                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39852                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39852                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39852                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3041531538                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3041531538                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3041531538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3041531538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3041531538                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3041531538                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76320.674947                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76320.674947                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 76320.674947                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76320.674947                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 76320.674947                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76320.674947                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995864                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015781475                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043825.905433                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995864                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12558054                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12558054                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12558054                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12558054                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12558054                       # number of overall hits
system.cpu3.icache.overall_hits::total       12558054                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5356251                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5356251                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5356251                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5356251                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5356251                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5356251                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12558071                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12558071                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12558071                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12558071                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12558071                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12558071                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 315073.588235                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 315073.588235                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 315073.588235                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 315073.588235                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 315073.588235                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 315073.588235                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4610178                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4610178                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4610178                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4610178                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4610178                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4610178                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 329298.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 329298.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 329298.428571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 329298.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 329298.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 329298.428571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51048                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172428630                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51304                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3360.919811                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.206855                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.793145                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910964                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089036                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8913123                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8913123                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7012934                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7012934                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17142                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17142                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16270                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16270                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15926057                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15926057                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15926057                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15926057                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148314                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148314                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3631                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3631                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151945                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151945                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151945                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151945                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14185229279                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14185229279                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    922268638                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    922268638                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15107497917                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15107497917                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15107497917                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15107497917                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9061437                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9061437                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7016565                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7016565                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16270                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16270                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16078002                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16078002                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16078002                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16078002                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016368                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016368                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000517                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000517                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009450                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009450                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009450                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009450                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 95643.225043                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 95643.225043                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 253998.523272                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 253998.523272                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 99427.410688                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99427.410688                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 99427.410688                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99427.410688                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2926213                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 209015.214286                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        27287                       # number of writebacks
system.cpu3.dcache.writebacks::total            27287                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97271                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97271                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3626                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3626                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100897                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100897                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100897                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100897                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51043                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51043                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51048                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51048                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51048                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51048                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4201468506                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4201468506                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1825299                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1825299                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4203293805                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4203293805                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4203293805                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4203293805                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005633                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005633                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003175                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003175                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003175                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003175                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 82312.334816                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 82312.334816                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 365059.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 365059.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 82340.029090                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82340.029090                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 82340.029090                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82340.029090                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
