
Power.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000034  00800100  00000a46  00000ada  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a46  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000012  00800134  00800134  00000b0e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b0e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000b40  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000d8  00000000  00000000  00000b80  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001342  00000000  00000000  00000c58  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000996  00000000  00000000  00001f9a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b93  00000000  00000000  00002930  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002b4  00000000  00000000  000034c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000616  00000000  00000000  00003778  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b20  00000000  00000000  00003d8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  000048ae  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	19 c0       	rjmp	.+50     	; 0x34 <__ctors_end>
   2:	3a c2       	rjmp	.+1140   	; 0x478 <__vector_1>
   4:	32 c0       	rjmp	.+100    	; 0x6a <__bad_interrupt>
   6:	31 c0       	rjmp	.+98     	; 0x6a <__bad_interrupt>
   8:	30 c0       	rjmp	.+96     	; 0x6a <__bad_interrupt>
   a:	2f c0       	rjmp	.+94     	; 0x6a <__bad_interrupt>
   c:	2e c0       	rjmp	.+92     	; 0x6a <__bad_interrupt>
   e:	00 c2       	rjmp	.+1024   	; 0x410 <__vector_7>
  10:	27 c2       	rjmp	.+1102   	; 0x460 <__vector_8>
  12:	2b c0       	rjmp	.+86     	; 0x6a <__bad_interrupt>
  14:	fd c0       	rjmp	.+506    	; 0x210 <__vector_10>
  16:	29 c0       	rjmp	.+82     	; 0x6a <__bad_interrupt>
  18:	28 c0       	rjmp	.+80     	; 0x6a <__bad_interrupt>
  1a:	3f c1       	rjmp	.+638    	; 0x29a <__vector_13>
  1c:	26 c0       	rjmp	.+76     	; 0x6a <__bad_interrupt>
  1e:	25 c0       	rjmp	.+74     	; 0x6a <__bad_interrupt>
  20:	24 c0       	rjmp	.+72     	; 0x6a <__bad_interrupt>
  22:	23 c0       	rjmp	.+70     	; 0x6a <__bad_interrupt>
  24:	22 c0       	rjmp	.+68     	; 0x6a <__bad_interrupt>
  26:	21 c0       	rjmp	.+66     	; 0x6a <__bad_interrupt>
  28:	20 c0       	rjmp	.+64     	; 0x6a <__bad_interrupt>
  2a:	d2 c0       	rjmp	.+420    	; 0x1d0 <__vector_21>
  2c:	1e c0       	rjmp	.+60     	; 0x6a <__bad_interrupt>
  2e:	6b c2       	rjmp	.+1238   	; 0x506 <__vector_23>
  30:	1c c0       	rjmp	.+56     	; 0x6a <__bad_interrupt>
  32:	1b c0       	rjmp	.+54     	; 0x6a <__bad_interrupt>

00000034 <__ctors_end>:
  34:	11 24       	eor	r1, r1
  36:	1f be       	out	0x3f, r1	; 63
  38:	cf ef       	ldi	r28, 0xFF	; 255
  3a:	d4 e0       	ldi	r29, 0x04	; 4
  3c:	de bf       	out	0x3e, r29	; 62
  3e:	cd bf       	out	0x3d, r28	; 61

00000040 <__do_copy_data>:
  40:	11 e0       	ldi	r17, 0x01	; 1
  42:	a0 e0       	ldi	r26, 0x00	; 0
  44:	b1 e0       	ldi	r27, 0x01	; 1
  46:	e6 e4       	ldi	r30, 0x46	; 70
  48:	fa e0       	ldi	r31, 0x0A	; 10
  4a:	02 c0       	rjmp	.+4      	; 0x50 <__do_copy_data+0x10>
  4c:	05 90       	lpm	r0, Z+
  4e:	0d 92       	st	X+, r0
  50:	a4 33       	cpi	r26, 0x34	; 52
  52:	b1 07       	cpc	r27, r17
  54:	d9 f7       	brne	.-10     	; 0x4c <__do_copy_data+0xc>

00000056 <__do_clear_bss>:
  56:	21 e0       	ldi	r18, 0x01	; 1
  58:	a4 e3       	ldi	r26, 0x34	; 52
  5a:	b1 e0       	ldi	r27, 0x01	; 1
  5c:	01 c0       	rjmp	.+2      	; 0x60 <.do_clear_bss_start>

0000005e <.do_clear_bss_loop>:
  5e:	1d 92       	st	X+, r1

00000060 <.do_clear_bss_start>:
  60:	a6 34       	cpi	r26, 0x46	; 70
  62:	b2 07       	cpc	r27, r18
  64:	e1 f7       	brne	.-8      	; 0x5e <.do_clear_bss_loop>
  66:	90 d2       	rcall	.+1312   	; 0x588 <main>
  68:	ec c4       	rjmp	.+2520   	; 0xa42 <_exit>

0000006a <__bad_interrupt>:
  6a:	ca cf       	rjmp	.-108    	; 0x0 <__vectors>

0000006c <_Z9LCDnibbleh>:
#define F_CPU 8000000UL
#include <util/delay.h>
#include "twi.h"
#include "lcdtwi.h"

void LCDnibble(uint8_t nibble) {
  6c:	cf 93       	push	r28
  6e:	c8 2f       	mov	r28, r24
	twi_send(nibble | LCD_EN); //Data pins output, RW=0, EN=1
  70:	84 60       	ori	r24, 0x04	; 4
  72:	40 d4       	rcall	.+2176   	; 0x8f4 <_Z8twi_sendh>
	twi_send(nibble); //Data pins output, RW=0, EN=0
  74:	8c 2f       	mov	r24, r28
  76:	3e d4       	rcall	.+2172   	; 0x8f4 <_Z8twi_sendh>
}
  78:	cf 91       	pop	r28
  7a:	08 95       	ret

0000007c <_Z7LCDBytehh>:

void LCDByte(uint8_t c, uint8_t isdata) //Sends one byte to the LCD in 4bit mode
{
  7c:	1f 93       	push	r17
  7e:	cf 93       	push	r28
  80:	df 93       	push	r29
  82:	16 2f       	mov	r17, r22
	uint8_t hn,ln;	//Nibbles

	hn = c & 0xF0;
  84:	d8 2f       	mov	r29, r24
  86:	d0 7f       	andi	r29, 0xF0	; 240
	ln = c << 4;
  88:	c8 2f       	mov	r28, r24
  8a:	c2 95       	swap	r28
  8c:	c0 7f       	andi	r28, 0xF0	; 240

	twi_start();
  8e:	29 d4       	rcall	.+2130   	; 0x8e2 <_Z9twi_startv>
	twi_send(LCD_TWI_WR);
  90:	8e e4       	ldi	r24, 0x4E	; 78
  92:	30 d4       	rcall	.+2144   	; 0x8f4 <_Z8twi_sendh>
	if (isdata) //RS=1
  94:	11 23       	and	r17, r17
  96:	29 f0       	breq	.+10     	; 0xa2 <_Z7LCDBytehh+0x26>
	{
		hn |= LCD_RS;
  98:	d1 60       	ori	r29, 0x01	; 1
		ln |= LCD_RS;
  9a:	c1 60       	ori	r28, 0x01	; 1
		twi_send(LCD_RS | LCD_BL); //Data pins 0, RW=0, RS=1
  9c:	89 e0       	ldi	r24, 0x09	; 9
  9e:	2a d4       	rcall	.+2132   	; 0x8f4 <_Z8twi_sendh>
  a0:	02 c0       	rjmp	.+4      	; 0xa6 <_Z7LCDBytehh+0x2a>
	}
	else
		twi_send(LCD_BL); //Data pins 0, RW=0, RS=0
  a2:	88 e0       	ldi	r24, 0x08	; 8
  a4:	27 d4       	rcall	.+2126   	; 0x8f4 <_Z8twi_sendh>

	LCDnibble(hn | LCD_BL); //Send higher nibble
  a6:	8d 2f       	mov	r24, r29
  a8:	88 60       	ori	r24, 0x08	; 8
  aa:	e0 df       	rcall	.-64     	; 0x6c <_Z9LCDnibbleh>
	LCDnibble(ln | LCD_BL); //Send lower nibble
  ac:	8c 2f       	mov	r24, r28
  ae:	88 60       	ori	r24, 0x08	; 8
  b0:	dd df       	rcall	.-70     	; 0x6c <_Z9LCDnibbleh>
	twi_stop();
  b2:	2b d4       	rcall	.+2134   	; 0x90a <_Z8twi_stopv>
}
  b4:	df 91       	pop	r29
  b6:	cf 91       	pop	r28
  b8:	1f 91       	pop	r17
  ba:	08 95       	ret

000000bc <_Z9LCDBufferPKhj>:
void LCDBuffer(const uint8_t *buf, size_t size) //Sends a buffer of a given size in 4 bit mode
{
  bc:	ef 92       	push	r14
  be:	ff 92       	push	r15
  c0:	0f 93       	push	r16
  c2:	1f 93       	push	r17
  c4:	cf 93       	push	r28
  c6:	df 93       	push	r29
  c8:	e8 2e       	mov	r14, r24
  ca:	f9 2e       	mov	r15, r25
  cc:	eb 01       	movw	r28, r22
	twi_start();
  ce:	09 d4       	rcall	.+2066   	; 0x8e2 <_Z9twi_startv>
	twi_send(LCD_TWI_WR);
  d0:	8e e4       	ldi	r24, 0x4E	; 78
  d2:	10 d4       	rcall	.+2080   	; 0x8f4 <_Z8twi_sendh>
	twi_send(LCD_RS | LCD_BL); //Data pins 0, RW=0, RS=1
  d4:	89 e0       	ldi	r24, 0x09	; 9
  d6:	0e d4       	rcall	.+2076   	; 0x8f4 <_Z8twi_sendh>
	while (size-- > 0)
  d8:	20 97       	sbiw	r28, 0x00	; 0
  da:	99 f0       	breq	.+38     	; 0x102 <_Z9LCDBufferPKhj+0x46>
  dc:	0e 2d       	mov	r16, r14
  de:	1f 2d       	mov	r17, r15
  e0:	78 01       	movw	r14, r16
	{
		LCDnibble((*buf & 0xF0) | LCD_RS | LCD_BL); //Send higher nibble
  e2:	f8 01       	movw	r30, r16
  e4:	81 91       	ld	r24, Z+
  e6:	8f 01       	movw	r16, r30
  e8:	80 7f       	andi	r24, 0xF0	; 240
  ea:	89 60       	ori	r24, 0x09	; 9
  ec:	bf df       	rcall	.-130    	; 0x6c <_Z9LCDnibbleh>
		LCDnibble((*buf++ << 4) | LCD_RS | LCD_BL); //Send lower nibble
  ee:	f7 01       	movw	r30, r14
  f0:	80 81       	ld	r24, Z
  f2:	f0 e1       	ldi	r31, 0x10	; 16
  f4:	8f 9f       	mul	r24, r31
  f6:	c0 01       	movw	r24, r0
  f8:	11 24       	eor	r1, r1
  fa:	89 60       	ori	r24, 0x09	; 9
  fc:	b7 df       	rcall	.-146    	; 0x6c <_Z9LCDnibbleh>
  fe:	21 97       	sbiw	r28, 0x01	; 1
void LCDBuffer(const uint8_t *buf, size_t size) //Sends a buffer of a given size in 4 bit mode
{
	twi_start();
	twi_send(LCD_TWI_WR);
	twi_send(LCD_RS | LCD_BL); //Data pins 0, RW=0, RS=1
	while (size-- > 0)
 100:	79 f7       	brne	.-34     	; 0xe0 <_Z9LCDBufferPKhj+0x24>
	{
		LCDnibble((*buf & 0xF0) | LCD_RS | LCD_BL); //Send higher nibble
		LCDnibble((*buf++ << 4) | LCD_RS | LCD_BL); //Send lower nibble
	}
	twi_stop();
 102:	03 d4       	rcall	.+2054   	; 0x90a <_Z8twi_stopv>
}
 104:	df 91       	pop	r29
 106:	cf 91       	pop	r28
 108:	1f 91       	pop	r17
 10a:	0f 91       	pop	r16
 10c:	ff 90       	pop	r15
 10e:	ef 90       	pop	r14
 110:	08 95       	ret

00000112 <_Z7LCDInitv>:

void LCDInit(void) {
	//This function Initializes the LCD module, must be called before calling LCD related functions
	//Set IO Ports
	twi_start();
 112:	e7 d3       	rcall	.+1998   	; 0x8e2 <_Z9twi_startv>
	twi_send(LCD_TWI_WR);
 114:	8e e4       	ldi	r24, 0x4E	; 78
 116:	ee d3       	rcall	.+2012   	; 0x8f4 <_Z8twi_sendh>
	twi_send(0x00);
 118:	80 e0       	ldi	r24, 0x00	; 0
 11a:	ec d3       	rcall	.+2008   	; 0x8f4 <_Z8twi_sendh>
	twi_stop();
 11c:	f6 d3       	rcall	.+2028   	; 0x90a <_Z8twi_stopv>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 11e:	2f e7       	ldi	r18, 0x7F	; 127
 120:	82 e4       	ldi	r24, 0x42	; 66
 122:	90 e1       	ldi	r25, 0x10	; 16
 124:	21 50       	subi	r18, 0x01	; 1
 126:	80 40       	sbci	r24, 0x00	; 0
 128:	90 40       	sbci	r25, 0x00	; 0
 12a:	e1 f7       	brne	.-8      	; 0x124 <_Z7LCDInitv+0x12>
 12c:	00 c0       	rjmp	.+0      	; 0x12e <_Z7LCDInitv+0x1c>
 12e:	00 00       	nop
	_delay_ms(666); //After power on wait for LCD to initialize
	twi_start();
 130:	d8 d3       	rcall	.+1968   	; 0x8e2 <_Z9twi_startv>
	twi_send(LCD_TWI_WR);
 132:	8e e4       	ldi	r24, 0x4E	; 78
 134:	df d3       	rcall	.+1982   	; 0x8f4 <_Z8twi_sendh>
	LCDnibble(0x20 | LCD_BL);
 136:	88 e2       	ldi	r24, 0x28	; 40
 138:	99 df       	rcall	.-206    	; 0x6c <_Z9LCDnibbleh>
	twi_stop();
 13a:	e7 d3       	rcall	.+1998   	; 0x90a <_Z8twi_stopv>
 13c:	8f ec       	ldi	r24, 0xCF	; 207
 13e:	97 e0       	ldi	r25, 0x07	; 7
 140:	01 97       	sbiw	r24, 0x01	; 1
 142:	f1 f7       	brne	.-4      	; 0x140 <_Z7LCDInitv+0x2e>
 144:	00 c0       	rjmp	.+0      	; 0x146 <_Z7LCDInitv+0x34>
 146:	00 00       	nop
	_delay_ms(1);
	LCDCmd(0x28);
 148:	60 e0       	ldi	r22, 0x00	; 0
 14a:	88 e2       	ldi	r24, 0x28	; 40
 14c:	97 df       	rcall	.-210    	; 0x7c <_Z7LCDBytehh>
	LCDCmd(0x0C);
 14e:	60 e0       	ldi	r22, 0x00	; 0
 150:	8c e0       	ldi	r24, 0x0C	; 12
 152:	94 df       	rcall	.-216    	; 0x7c <_Z7LCDBytehh>
 154:	08 95       	ret

00000156 <_Z11uint2bufferhj>:
	6,9,9,6,0,0,0,0,
	14,31,19,21,21,25,31,0
};

void uint2buffer(uint8_t k_index, uint16_t k_value)
{
 156:	ef 92       	push	r14
 158:	ff 92       	push	r15
 15a:	0f 93       	push	r16
 15c:	1f 93       	push	r17
 15e:	cf 93       	push	r28
 160:	df 93       	push	r29
 162:	f8 2e       	mov	r15, r24
 164:	8b 01       	movw	r16, r22
	uint8_t stx, sti, hide_zero = 0, k_data;
	uint16_t divider = 1000;
 166:	28 ee       	ldi	r18, 0xE8	; 232
 168:	33 e0       	ldi	r19, 0x03	; 3
	14,31,19,21,21,25,31,0
};

void uint2buffer(uint8_t k_index, uint16_t k_value)
{
	uint8_t stx, sti, hide_zero = 0, k_data;
 16a:	d0 e0       	ldi	r29, 0x00	; 0
	uint16_t divider = 1000;
	for (stx = 0; stx < 4; stx++)
 16c:	c0 e0       	ldi	r28, 0x00	; 0
		k_value -= sti * divider;
		if (!sti && !hide_zero && stx < 3)
		k_data = 0x20;
		else
		{
			hide_zero = 1;
 16e:	ee 24       	eor	r14, r14
 170:	e3 94       	inc	r14
 172:	ef 2d       	mov	r30, r15
 174:	ec 0f       	add	r30, r28
{
	uint8_t stx, sti, hide_zero = 0, k_data;
	uint16_t divider = 1000;
	for (stx = 0; stx < 4; stx++)
	{
		sti = k_value / divider;
 176:	c8 01       	movw	r24, r16
 178:	b9 01       	movw	r22, r18
 17a:	e2 d3       	rcall	.+1988   	; 0x940 <__udivmodhi4>
		k_value -= sti * divider;
 17c:	62 9f       	mul	r22, r18
 17e:	c0 01       	movw	r24, r0
 180:	63 9f       	mul	r22, r19
 182:	90 0d       	add	r25, r0
 184:	11 24       	eor	r1, r1
 186:	08 1b       	sub	r16, r24
 188:	19 0b       	sbc	r17, r25
		if (!sti && !hide_zero && stx < 3)
 18a:	61 11       	cpse	r22, r1
 18c:	04 c0       	rjmp	.+8      	; 0x196 <_Z11uint2bufferhj+0x40>
 18e:	d1 11       	cpse	r29, r1
 190:	02 c0       	rjmp	.+4      	; 0x196 <_Z11uint2bufferhj+0x40>
 192:	c3 30       	cpi	r28, 0x03	; 3
 194:	20 f0       	brcs	.+8      	; 0x19e <_Z11uint2bufferhj+0x48>
		k_data = 0x20;
		else
		{
			hide_zero = 1;
			k_data = sti + 0x30;
 196:	40 e3       	ldi	r20, 0x30	; 48
 198:	46 0f       	add	r20, r22
		k_value -= sti * divider;
		if (!sti && !hide_zero && stx < 3)
		k_data = 0x20;
		else
		{
			hide_zero = 1;
 19a:	de 2d       	mov	r29, r14
 19c:	01 c0       	rjmp	.+2      	; 0x1a0 <_Z11uint2bufferhj+0x4a>
	for (stx = 0; stx < 4; stx++)
	{
		sti = k_value / divider;
		k_value -= sti * divider;
		if (!sti && !hide_zero && stx < 3)
		k_data = 0x20;
 19e:	40 e2       	ldi	r20, 0x20	; 32
		else
		{
			hide_zero = 1;
			k_data = sti + 0x30;
		}
		divider /= 10;
 1a0:	ad ec       	ldi	r26, 0xCD	; 205
 1a2:	bc ec       	ldi	r27, 0xCC	; 204
 1a4:	32 d4       	rcall	.+2148   	; 0xa0a <__umulhisi3>
 1a6:	9c 01       	movw	r18, r24
 1a8:	36 95       	lsr	r19
 1aa:	27 95       	ror	r18
 1ac:	36 95       	lsr	r19
 1ae:	27 95       	ror	r18
 1b0:	36 95       	lsr	r19
 1b2:	27 95       	ror	r18
		buffer[k_index++] = k_data;
 1b4:	f0 e0       	ldi	r31, 0x00	; 0
 1b6:	e0 50       	subi	r30, 0x00	; 0
 1b8:	ff 4f       	sbci	r31, 0xFF	; 255
 1ba:	40 83       	st	Z, r20

void uint2buffer(uint8_t k_index, uint16_t k_value)
{
	uint8_t stx, sti, hide_zero = 0, k_data;
	uint16_t divider = 1000;
	for (stx = 0; stx < 4; stx++)
 1bc:	cf 5f       	subi	r28, 0xFF	; 255
 1be:	c4 30       	cpi	r28, 0x04	; 4
 1c0:	c1 f6       	brne	.-80     	; 0x172 <_Z11uint2bufferhj+0x1c>
			k_data = sti + 0x30;
		}
		divider /= 10;
		buffer[k_index++] = k_data;
	}
}
 1c2:	df 91       	pop	r29
 1c4:	cf 91       	pop	r28
 1c6:	1f 91       	pop	r17
 1c8:	0f 91       	pop	r16
 1ca:	ff 90       	pop	r15
 1cc:	ef 90       	pop	r14
 1ce:	08 95       	ret

000001d0 <__vector_21>:

ISR (ADC_vect)
{
 1d0:	1f 92       	push	r1
 1d2:	0f 92       	push	r0
 1d4:	0f b6       	in	r0, 0x3f	; 63
 1d6:	0f 92       	push	r0
 1d8:	11 24       	eor	r1, r1
 1da:	2f 93       	push	r18
 1dc:	3f 93       	push	r19
 1de:	8f 93       	push	r24
 1e0:	9f 93       	push	r25
	adcResult += ADC;
 1e2:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
 1e6:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
 1ea:	20 91 44 01 	lds	r18, 0x0144	; 0x800144 <adcResult>
 1ee:	30 91 45 01 	lds	r19, 0x0145	; 0x800145 <adcResult+0x1>
 1f2:	82 0f       	add	r24, r18
 1f4:	93 1f       	adc	r25, r19
 1f6:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <adcResult+0x1>
 1fa:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <adcResult>
}
 1fe:	9f 91       	pop	r25
 200:	8f 91       	pop	r24
 202:	3f 91       	pop	r19
 204:	2f 91       	pop	r18
 206:	0f 90       	pop	r0
 208:	0f be       	out	0x3f, r0	; 63
 20a:	0f 90       	pop	r0
 20c:	1f 90       	pop	r1
 20e:	18 95       	reti

00000210 <__vector_10>:

ISR (TIMER1_CAPT_vect)
{
 210:	1f 92       	push	r1
 212:	0f 92       	push	r0
 214:	0f b6       	in	r0, 0x3f	; 63
 216:	0f 92       	push	r0
 218:	11 24       	eor	r1, r1
 21a:	2f 93       	push	r18
 21c:	3f 93       	push	r19
 21e:	8f 93       	push	r24
 220:	9f 93       	push	r25
 222:	af 93       	push	r26
 224:	bf 93       	push	r27
	static uint8_t ovfFirst = 0;
	if (!captCtr++)
 226:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <captCtr>
 22a:	90 91 3b 01 	lds	r25, 0x013B	; 0x80013b <captCtr+0x1>
 22e:	9c 01       	movw	r18, r24
 230:	2f 5f       	subi	r18, 0xFF	; 255
 232:	3f 4f       	sbci	r19, 0xFF	; 255
 234:	30 93 3b 01 	sts	0x013B, r19	; 0x80013b <captCtr+0x1>
 238:	20 93 3a 01 	sts	0x013A, r18	; 0x80013a <captCtr>
 23c:	89 2b       	or	r24, r25
 23e:	69 f4       	brne	.+26     	; 0x25a <__vector_10+0x4a>
	{
		captFirst = ICR1;
 240:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>
 244:	90 91 87 00 	lds	r25, 0x0087	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
 248:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <captFirst+0x1>
 24c:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <captFirst>
		ovfFirst = captOvfCtr;
 250:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <captOvfCtr>
 254:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <_ZZ11__vector_10E8ovfFirst>
 258:	0e c0       	rjmp	.+28     	; 0x276 <__vector_10+0x66>
	}
	else
		captSum = ICR1;
 25a:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>
 25e:	90 91 87 00 	lds	r25, 0x0087	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
 262:	a0 e0       	ldi	r26, 0x00	; 0
 264:	b0 e0       	ldi	r27, 0x00	; 0
 266:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <captSum>
 26a:	90 93 37 01 	sts	0x0137, r25	; 0x800137 <captSum+0x1>
 26e:	a0 93 38 01 	sts	0x0138, r26	; 0x800138 <captSum+0x2>
 272:	b0 93 39 01 	sts	0x0139, r27	; 0x800139 <captSum+0x3>
	lastOvf = captOvfCtr - ovfFirst;
 276:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <captOvfCtr>
 27a:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <_ZZ11__vector_10E8ovfFirst>
 27e:	89 1b       	sub	r24, r25
 280:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <lastOvf>
}
 284:	bf 91       	pop	r27
 286:	af 91       	pop	r26
 288:	9f 91       	pop	r25
 28a:	8f 91       	pop	r24
 28c:	3f 91       	pop	r19
 28e:	2f 91       	pop	r18
 290:	0f 90       	pop	r0
 292:	0f be       	out	0x3f, r0	; 63
 294:	0f 90       	pop	r0
 296:	1f 90       	pop	r1
 298:	18 95       	reti

0000029a <__vector_13>:

ISR (TIMER1_OVF_vect)
{
 29a:	1f 92       	push	r1
 29c:	0f 92       	push	r0
 29e:	0f b6       	in	r0, 0x3f	; 63
 2a0:	0f 92       	push	r0
 2a2:	11 24       	eor	r1, r1
 2a4:	cf 92       	push	r12
 2a6:	df 92       	push	r13
 2a8:	ef 92       	push	r14
 2aa:	ff 92       	push	r15
 2ac:	0f 93       	push	r16
 2ae:	1f 93       	push	r17
 2b0:	2f 93       	push	r18
 2b2:	3f 93       	push	r19
 2b4:	4f 93       	push	r20
 2b6:	5f 93       	push	r21
 2b8:	6f 93       	push	r22
 2ba:	7f 93       	push	r23
 2bc:	8f 93       	push	r24
 2be:	9f 93       	push	r25
 2c0:	af 93       	push	r26
 2c2:	bf 93       	push	r27
 2c4:	cf 93       	push	r28
 2c6:	df 93       	push	r29
 2c8:	ef 93       	push	r30
 2ca:	ff 93       	push	r31
	captOvfCtr++;
 2cc:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <captOvfCtr>
 2d0:	8f 5f       	subi	r24, 0xFF	; 255
 2d2:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <captOvfCtr>
	if (OCR0B < currentPWM)
 2d6:	88 b5       	in	r24, 0x28	; 40
 2d8:	20 91 21 01 	lds	r18, 0x0121	; 0x800121 <currentPWM>
 2dc:	30 91 22 01 	lds	r19, 0x0122	; 0x800122 <currentPWM+0x1>
 2e0:	90 e0       	ldi	r25, 0x00	; 0
 2e2:	82 17       	cp	r24, r18
 2e4:	93 07       	cpc	r25, r19
 2e6:	24 f4       	brge	.+8      	; 0x2f0 <__vector_13+0x56>
		OCR0B++;
 2e8:	88 b5       	in	r24, 0x28	; 40
 2ea:	8f 5f       	subi	r24, 0xFF	; 255
 2ec:	88 bd       	out	0x28, r24	; 40
 2ee:	0c c0       	rjmp	.+24     	; 0x308 <__vector_13+0x6e>
	else if (OCR0B > currentPWM)
 2f0:	88 b5       	in	r24, 0x28	; 40
 2f2:	20 91 21 01 	lds	r18, 0x0121	; 0x800121 <currentPWM>
 2f6:	30 91 22 01 	lds	r19, 0x0122	; 0x800122 <currentPWM+0x1>
 2fa:	90 e0       	ldi	r25, 0x00	; 0
 2fc:	28 17       	cp	r18, r24
 2fe:	39 07       	cpc	r19, r25
 300:	1c f4       	brge	.+6      	; 0x308 <__vector_13+0x6e>
		OCR0B--;
 302:	88 b5       	in	r24, 0x28	; 40
 304:	81 50       	subi	r24, 0x01	; 1
 306:	88 bd       	out	0x28, r24	; 40

	if (captOvfCtr >= 16) //~1s period
 308:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <captOvfCtr>
 30c:	80 31       	cpi	r24, 0x10	; 16
 30e:	08 f4       	brcc	.+2      	; 0x312 <__vector_13+0x78>
 310:	61 c0       	rjmp	.+194    	; 0x3d4 <__vector_13+0x13a>
	{
		if (captCtr > 1)
 312:	c0 91 3a 01 	lds	r28, 0x013A	; 0x80013a <captCtr>
 316:	d0 91 3b 01 	lds	r29, 0x013B	; 0x80013b <captCtr+0x1>
 31a:	c2 30       	cpi	r28, 0x02	; 2
 31c:	d1 05       	cpc	r29, r1
 31e:	e8 f1       	brcs	.+122    	; 0x39a <__vector_13+0x100>
		{
			captSum += (uint32_t)lastOvf << 16;
			captSum -= captFirst;
			captSum /= 10;
 320:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <lastOvf>
 324:	90 e0       	ldi	r25, 0x00	; 0
 326:	a0 e0       	ldi	r26, 0x00	; 0
 328:	b0 e0       	ldi	r27, 0x00	; 0
 32a:	dc 01       	movw	r26, r24
 32c:	99 27       	eor	r25, r25
 32e:	88 27       	eor	r24, r24
 330:	20 91 3c 01 	lds	r18, 0x013C	; 0x80013c <captFirst>
 334:	30 91 3d 01 	lds	r19, 0x013D	; 0x80013d <captFirst+0x1>
 338:	82 1b       	sub	r24, r18
 33a:	93 0b       	sbc	r25, r19
 33c:	a1 09       	sbc	r26, r1
 33e:	b1 09       	sbc	r27, r1
 340:	40 91 36 01 	lds	r20, 0x0136	; 0x800136 <captSum>
 344:	50 91 37 01 	lds	r21, 0x0137	; 0x800137 <captSum+0x1>
 348:	60 91 38 01 	lds	r22, 0x0138	; 0x800138 <captSum+0x2>
 34c:	70 91 39 01 	lds	r23, 0x0139	; 0x800139 <captSum+0x3>
 350:	8c 01       	movw	r16, r24
 352:	9d 01       	movw	r18, r26
 354:	04 0f       	add	r16, r20
 356:	15 1f       	adc	r17, r21
 358:	26 1f       	adc	r18, r22
 35a:	37 1f       	adc	r19, r23
 35c:	c9 01       	movw	r24, r18
 35e:	b8 01       	movw	r22, r16
 360:	2a e0       	ldi	r18, 0x0A	; 10
 362:	30 e0       	ldi	r19, 0x00	; 0
 364:	40 e0       	ldi	r20, 0x00	; 0
 366:	50 e0       	ldi	r21, 0x00	; 0
 368:	12 d3       	rcall	.+1572   	; 0x98e <__udivmodsi4>
 36a:	69 01       	movw	r12, r18
 36c:	7a 01       	movw	r14, r20
 36e:	20 93 36 01 	sts	0x0136, r18	; 0x800136 <captSum>
 372:	30 93 37 01 	sts	0x0137, r19	; 0x800137 <captSum+0x1>
 376:	40 93 38 01 	sts	0x0138, r20	; 0x800138 <captSum+0x2>
 37a:	50 93 39 01 	sts	0x0139, r21	; 0x800139 <captSum+0x3>
			uint32_t temp = (F_CPU * 3 / 8UL) * (captCtr - 1);
			uint2buffer(17, (uint16_t)(temp / captSum));
 37e:	de 01       	movw	r26, r28
 380:	11 97       	sbiw	r26, 0x01	; 1
 382:	20 ec       	ldi	r18, 0xC0	; 192
 384:	36 ec       	ldi	r19, 0xC6	; 198
 386:	4d e2       	ldi	r20, 0x2D	; 45
 388:	50 e0       	ldi	r21, 0x00	; 0
 38a:	51 d3       	rcall	.+1698   	; 0xa2e <__muluhisi3>
 38c:	a7 01       	movw	r20, r14
 38e:	96 01       	movw	r18, r12
 390:	fe d2       	rcall	.+1532   	; 0x98e <__udivmodsi4>
 392:	b9 01       	movw	r22, r18
 394:	81 e1       	ldi	r24, 0x11	; 17
 396:	df de       	rcall	.-578    	; 0x156 <_Z11uint2bufferhj>
 398:	04 c0       	rjmp	.+8      	; 0x3a2 <__vector_13+0x108>
		}
		else
			uint2buffer(17, 0);
 39a:	60 e0       	ldi	r22, 0x00	; 0
 39c:	70 e0       	ldi	r23, 0x00	; 0
 39e:	81 e1       	ldi	r24, 0x11	; 17
 3a0:	da de       	rcall	.-588    	; 0x156 <_Z11uint2bufferhj>
		captOvfCtr = 0;
 3a2:	10 92 3f 01 	sts	0x013F, r1	; 0x80013f <captOvfCtr>
		TickFlag = true;
 3a6:	81 e0       	ldi	r24, 0x01	; 1
 3a8:	80 93 41 01 	sts	0x0141, r24	; 0x800141 <TickFlag>
		captCtr = 0;
 3ac:	10 92 3b 01 	sts	0x013B, r1	; 0x80013b <captCtr+0x1>
 3b0:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <captCtr>
		adcResult >>= 4;
 3b4:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <adcResult>
 3b8:	90 91 45 01 	lds	r25, 0x0145	; 0x800145 <adcResult+0x1>
 3bc:	95 95       	asr	r25
 3be:	87 95       	ror	r24
 3c0:	95 95       	asr	r25
 3c2:	87 95       	ror	r24
 3c4:	95 95       	asr	r25
 3c6:	87 95       	ror	r24
 3c8:	95 95       	asr	r25
 3ca:	87 95       	ror	r24
 3cc:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <adcResult+0x1>
 3d0:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <adcResult>
	}
	//ADC conversion routine
	ADCSRA |= (1 << ADSC); //Start conversion
 3d4:	ea e7       	ldi	r30, 0x7A	; 122
 3d6:	f0 e0       	ldi	r31, 0x00	; 0
 3d8:	80 81       	ld	r24, Z
 3da:	80 64       	ori	r24, 0x40	; 64
 3dc:	80 83       	st	Z, r24
}
 3de:	ff 91       	pop	r31
 3e0:	ef 91       	pop	r30
 3e2:	df 91       	pop	r29
 3e4:	cf 91       	pop	r28
 3e6:	bf 91       	pop	r27
 3e8:	af 91       	pop	r26
 3ea:	9f 91       	pop	r25
 3ec:	8f 91       	pop	r24
 3ee:	7f 91       	pop	r23
 3f0:	6f 91       	pop	r22
 3f2:	5f 91       	pop	r21
 3f4:	4f 91       	pop	r20
 3f6:	3f 91       	pop	r19
 3f8:	2f 91       	pop	r18
 3fa:	1f 91       	pop	r17
 3fc:	0f 91       	pop	r16
 3fe:	ff 90       	pop	r15
 400:	ef 90       	pop	r14
 402:	df 90       	pop	r13
 404:	cf 90       	pop	r12
 406:	0f 90       	pop	r0
 408:	0f be       	out	0x3f, r0	; 63
 40a:	0f 90       	pop	r0
 40c:	1f 90       	pop	r1
 40e:	18 95       	reti

00000410 <__vector_7>:

ISR (TIMER2_COMPA_vect)
{
 410:	1f 92       	push	r1
 412:	0f 92       	push	r0
 414:	0f b6       	in	r0, 0x3f	; 63
 416:	0f 92       	push	r0
 418:	11 24       	eor	r1, r1
 41a:	8f 93       	push	r24
	if (!Discharged && !We_Are_OffLine)
 41c:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <Discharged>
 420:	81 11       	cpse	r24, r1
 422:	02 c0       	rjmp	.+4      	; 0x428 <__vector_7+0x18>
 424:	59 9b       	sbis	0x0b, 1	; 11
 426:	0a c0       	rjmp	.+20     	; 0x43c <__vector_7+0x2c>
		_delay_us(66); //Dead time
		DC_MOS_On;
		ChargeReq = true;
		TCNT2 = 0;
	}
	toffCnt = 0;
 428:	10 92 43 01 	sts	0x0143, r1	; 0x800143 <toffCnt+0x1>
 42c:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <toffCnt>

	TIFR2 = (1 << OCF2B) | (1 << OCF2A);
 430:	86 e0       	ldi	r24, 0x06	; 6
 432:	87 bb       	out	0x17, r24	; 23
	TIMSK2 = (1 << OCIE2B); //Disable timeout and enable 10ms interrupt
 434:	84 e0       	ldi	r24, 0x04	; 4
 436:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__EEPROM_REGION_LENGTH__+0x7f0070>
}
 43a:	0c c0       	rjmp	.+24     	; 0x454 <__vector_7+0x44>

ISR (TIMER2_COMPA_vect)
{
	if (!Discharged && !We_Are_OffLine)
	{
		AC_MOS_Off;
 43c:	58 98       	cbi	0x0b, 0	; 11
		Charger_Off;
 43e:	29 98       	cbi	0x05, 1	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 440:	80 eb       	ldi	r24, 0xB0	; 176
 442:	8a 95       	dec	r24
 444:	f1 f7       	brne	.-4      	; 0x442 <__vector_7+0x32>
		_delay_us(66); //Dead time
		DC_MOS_On;
 446:	59 9a       	sbi	0x0b, 1	; 11
		ChargeReq = true;
 448:	81 e0       	ldi	r24, 0x01	; 1
 44a:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <ChargeReq>
		TCNT2 = 0;
 44e:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__EEPROM_REGION_LENGTH__+0x7f00b2>
 452:	ea cf       	rjmp	.-44     	; 0x428 <__vector_7+0x18>
	}
	toffCnt = 0;

	TIFR2 = (1 << OCF2B) | (1 << OCF2A);
	TIMSK2 = (1 << OCIE2B); //Disable timeout and enable 10ms interrupt
}
 454:	8f 91       	pop	r24
 456:	0f 90       	pop	r0
 458:	0f be       	out	0x3f, r0	; 63
 45a:	0f 90       	pop	r0
 45c:	1f 90       	pop	r1
 45e:	18 95       	reti

00000460 <__vector_8>:

ISR (TIMER2_COMPB_vect)
{
 460:	1f 92       	push	r1
 462:	0f 92       	push	r0
 464:	0f b6       	in	r0, 0x3f	; 63
 466:	0f 92       	push	r0
 468:	11 24       	eor	r1, r1
	TCNT2 = 0;
 46a:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__EEPROM_REGION_LENGTH__+0x7f00b2>
}
 46e:	0f 90       	pop	r0
 470:	0f be       	out	0x3f, r0	; 63
 472:	0f 90       	pop	r0
 474:	1f 90       	pop	r1
 476:	18 95       	reti

00000478 <__vector_1>:

ISR (INT0_vect) //Mains voltage sense
{
 478:	1f 92       	push	r1
 47a:	0f 92       	push	r0
 47c:	0f b6       	in	r0, 0x3f	; 63
 47e:	0f 92       	push	r0
 480:	11 24       	eor	r1, r1
 482:	2f 93       	push	r18
 484:	8f 93       	push	r24
 486:	9f 93       	push	r25
	static bool trig = false;
	if (PORTD & (1 << PORTD2)) //Rising edge: mains voltage below threshold
 488:	5a 9b       	sbis	0x0b, 2	; 11
 48a:	13 c0       	rjmp	.+38     	; 0x4b2 <__vector_1+0x3a>
	{
		if (trig)
 48c:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <__data_end>
 490:	88 23       	and	r24, r24
 492:	59 f0       	breq	.+22     	; 0x4aa <__vector_1+0x32>
		{
			TCNT2 = 0; //Clear timer 2
 494:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__EEPROM_REGION_LENGTH__+0x7f00b2>
 498:	8f e5       	ldi	r24, 0x5F	; 95
 49a:	94 e0       	ldi	r25, 0x04	; 4
 49c:	01 97       	sbiw	r24, 0x01	; 1
 49e:	f1 f7       	brne	.-4      	; 0x49c <__vector_1+0x24>
 4a0:	00 c0       	rjmp	.+0      	; 0x4a2 <__vector_1+0x2a>
 4a2:	00 00       	nop
			_delay_us(560); //At 230VAC provides delay to hit zero crossing
			AC_MOS_On;
 4a4:	58 9a       	sbi	0x0b, 0	; 11
			trig = false;
 4a6:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <__data_end>
		}
		TIMSK2 = (1 << OCIE2A); //Disable 10ms and enable timeout interrupt
 4aa:	82 e0       	ldi	r24, 0x02	; 2
 4ac:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__EEPROM_REGION_LENGTH__+0x7f0070>
 4b0:	1e c0       	rjmp	.+60     	; 0x4ee <__vector_1+0x76>
	}
	else //Falling edge: mains voltage above threshold
	{
		if (toffCnt < 500) //~5s delay
 4b2:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <toffCnt>
 4b6:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <toffCnt+0x1>
 4ba:	84 3f       	cpi	r24, 0xF4	; 244
 4bc:	91 40       	sbci	r25, 0x01	; 1
 4be:	50 f4       	brcc	.+20     	; 0x4d4 <__vector_1+0x5c>
			toffCnt++;
 4c0:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <toffCnt>
 4c4:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <toffCnt+0x1>
 4c8:	01 96       	adiw	r24, 0x01	; 1
 4ca:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <toffCnt+0x1>
 4ce:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <toffCnt>
 4d2:	0b c0       	rjmp	.+22     	; 0x4ea <__vector_1+0x72>
		else if (!(PORTD & ((1 << PORTD0) | (1 << PORTD1)))) //Both MOS switches are off
 4d4:	8b b1       	in	r24, 0x0b	; 11
 4d6:	83 70       	andi	r24, 0x03	; 3
 4d8:	21 f4       	brne	.+8      	; 0x4e2 <__vector_1+0x6a>
			trig = true;
 4da:	81 e0       	ldi	r24, 0x01	; 1
 4dc:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <__data_end>
 4e0:	04 c0       	rjmp	.+8      	; 0x4ea <__vector_1+0x72>
		else if (!(PORTD & (1 << PORTD0))) //DC MOS should be turned off first
 4e2:	58 99       	sbic	0x0b, 0	; 11
 4e4:	02 c0       	rjmp	.+4      	; 0x4ea <__vector_1+0x72>
			ACSR = (1 << ACBG) | (1 << ACIE); //Enable toggle interrupt
 4e6:	88 e4       	ldi	r24, 0x48	; 72
 4e8:	80 bf       	out	0x30, r24	; 48
		TIMSK2 = 0; //Disable timeout and 10ms interrupts
 4ea:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__EEPROM_REGION_LENGTH__+0x7f0070>
	}
	TCNT2 = 0; //Clear timer 2
 4ee:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__EEPROM_REGION_LENGTH__+0x7f00b2>
	TIFR2 = (1 << OCF2B) | (1 << OCF2A);
 4f2:	86 e0       	ldi	r24, 0x06	; 6
 4f4:	87 bb       	out	0x17, r24	; 23
}
 4f6:	9f 91       	pop	r25
 4f8:	8f 91       	pop	r24
 4fa:	2f 91       	pop	r18
 4fc:	0f 90       	pop	r0
 4fe:	0f be       	out	0x3f, r0	; 63
 500:	0f 90       	pop	r0
 502:	1f 90       	pop	r1
 504:	18 95       	reti

00000506 <__vector_23>:

ISR (ANALOG_COMP_vect)
{
 506:	1f 92       	push	r1
 508:	0f 92       	push	r0
 50a:	0f b6       	in	r0, 0x3f	; 63
 50c:	0f 92       	push	r0
 50e:	11 24       	eor	r1, r1
 510:	8f 93       	push	r24
	ACSR = (1 << ACBG); //Disable interrupt
 512:	80 e4       	ldi	r24, 0x40	; 64
 514:	80 bf       	out	0x30, r24	; 48
	DC_MOS_Off;
 516:	59 98       	cbi	0x0b, 1	; 11
 518:	80 eb       	ldi	r24, 0xB0	; 176
 51a:	8a 95       	dec	r24
 51c:	f1 f7       	brne	.-4      	; 0x51a <__vector_23+0x14>
	_delay_us(66); //Dead time
	AC_MOS_On;
 51e:	58 9a       	sbi	0x0b, 0	; 11
}
 520:	8f 91       	pop	r24
 522:	0f 90       	pop	r0
 524:	0f be       	out	0x3f, r0	; 63
 526:	0f 90       	pop	r0
 528:	1f 90       	pop	r1
 52a:	18 95       	reti

0000052c <_Z7mcuInitv>:

inline void mcuInit()
{
	//Port B: pin 1 - charger on, pin 2 - charger select
	DDRB = (1 << DDB1) | (1 << DDB2);
 52c:	86 e0       	ldi	r24, 0x06	; 6
 52e:	84 b9       	out	0x04, r24	; 4
	//Port C: pin 5 - SCL
	DDRC = (1 << DDC5);
 530:	90 e2       	ldi	r25, 0x20	; 32
 532:	97 b9       	out	0x07, r25	; 7
	//Port D: 0 - mains switch, 1 - DC switch, 5 - cooler PWM
	DDRD = (1 << DDD0) | (1 << DDD1) | (1 << DDD5);
 534:	93 e2       	ldi	r25, 0x23	; 35
 536:	9a b9       	out	0x0a, r25	; 10
	//External interrupts: INT0 enabled
	EICRA = (1 << ISC00); //Any logical change generates an interrupt
 538:	91 e0       	ldi	r25, 0x01	; 1
 53a:	90 93 69 00 	sts	0x0069, r25	; 0x800069 <__EEPROM_REGION_LENGTH__+0x7f0069>
	EIMSK = (1 << INT0);
 53e:	9d bb       	out	0x1d, r25	; 29
	//Timer 0: 8MHz, phase and frequency correct PWM with top in OCR0A
	TCCR0A = (1 << COM0B1) | (1 << WGM00);
 540:	21 e2       	ldi	r18, 0x21	; 33
 542:	24 bd       	out	0x24, r18	; 36
	TCCR0B = (1 << WGM02) | (1 << CS00);
 544:	99 e0       	ldi	r25, 0x09	; 9
 546:	95 bd       	out	0x25, r25	; 37
	OCR0A = FanMax; //~25kHz
 548:	90 ea       	ldi	r25, 0xA0	; 160
 54a:	97 bd       	out	0x27, r25	; 39
	OCR0B = 64; //40% DC at power-on
 54c:	90 e4       	ldi	r25, 0x40	; 64
 54e:	98 bd       	out	0x28, r25	; 40
	//Timer 1: 1MHz, input capture and overflow interrupt
	TCCR1B = (1 << ICNC1) | (1 << CS11); //~15 overflows/s
 550:	32 e8       	ldi	r19, 0x82	; 130
 552:	30 93 81 00 	sts	0x0081, r19	; 0x800081 <__EEPROM_REGION_LENGTH__+0x7f0081>
	TIMSK1 = (1 << TOIE1) | (1 << ICIE1);
 556:	20 93 6f 00 	sts	0x006F, r18	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>
	//Timer 2: 7812Hz, interrupt on OC2A
	TCCR2B = (1 << CS22) | (1 << CS21) | (1 << CS20);
 55a:	27 e0       	ldi	r18, 0x07	; 7
 55c:	20 93 b1 00 	sts	0x00B1, r18	; 0x8000b1 <__EEPROM_REGION_LENGTH__+0x7f00b1>
	OCR2A = 13; //1.79ms timeout: ~140VAC minimum input voltage
 560:	2d e0       	ldi	r18, 0x0D	; 13
 562:	20 93 b3 00 	sts	0x00B3, r18	; 0x8000b3 <__EEPROM_REGION_LENGTH__+0x7f00b3>
	OCR2B = 77; //10ms period
 566:	2d e4       	ldi	r18, 0x4D	; 77
 568:	20 93 b4 00 	sts	0x00B4, r18	; 0x8000b4 <__EEPROM_REGION_LENGTH__+0x7f00b4>
	//Analog comparator: 1.1v on AIN0
	ACSR = (1 << ACBG);
 56c:	90 bf       	out	0x30, r25	; 48
	//ADC: 1.1v reference, ADC6 input, 125kHz, interrupt
	ADMUX = (1 << REFS0) | (1 << REFS1) | (1 << MUX2) | (1 << MUX1);
 56e:	96 ec       	ldi	r25, 0xC6	; 198
 570:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__EEPROM_REGION_LENGTH__+0x7f007c>
	ADCSRA = (1 << ADEN) | (1 << ADIE) | (1 << ADPS2) | (1 << ADPS1);
 574:	9e e8       	ldi	r25, 0x8E	; 142
 576:	90 93 7a 00 	sts	0x007A, r25	; 0x80007a <__EEPROM_REGION_LENGTH__+0x7f007a>
	//TWI: 25kHz
	TWBR = 117; //1 byte transfer time ~250µs
 57a:	95 e7       	ldi	r25, 0x75	; 117
 57c:	90 93 b8 00 	sts	0x00B8, r25	; 0x8000b8 <__EEPROM_REGION_LENGTH__+0x7f00b8>
	//Power reduction: SPI and USART
	PRR = (1 << PRSPI) | (1 << PRUSART0);
 580:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__EEPROM_REGION_LENGTH__+0x7f0064>
	sei();
 584:	78 94       	sei
 586:	08 95       	ret

00000588 <main>:
int main(void)
{
	uint32_t chrgCnt = 5;
	int32_t k;
	int16_t m, ths1, ths2;
	mcuInit();
 588:	d1 df       	rcall	.-94     	; 0x52c <_Z7mcuInitv>

	LCDInit();
 58a:	c3 dd       	rcall	.-1146   	; 0x112 <_Z7LCDInitv>
	LCDCmd(0x40);
 58c:	60 e0       	ldi	r22, 0x00	; 0
 58e:	80 e4       	ldi	r24, 0x40	; 64
 590:	75 dd       	rcall	.-1302   	; 0x7c <_Z7LCDBytehh>
	LCDBuffer(custom_chars, 16);
 592:	60 e1       	ldi	r22, 0x10	; 16
 594:	70 e0       	ldi	r23, 0x00	; 0
 596:	83 e2       	ldi	r24, 0x23	; 35
 598:	91 e0       	ldi	r25, 0x01	; 1
 59a:	90 dd       	rcall	.-1248   	; 0xbc <_Z9LCDBufferPKhj>

	twi_start();
 59c:	a2 d1       	rcall	.+836    	; 0x8e2 <_Z9twi_startv>
	twi_send(THS1_TWI_WR);
 59e:	80 e9       	ldi	r24, 0x90	; 144
 5a0:	a9 d1       	rcall	.+850    	; 0x8f4 <_Z8twi_sendh>
	twi_send(0x00); //Temperature register
 5a2:	80 e0       	ldi	r24, 0x00	; 0
 5a4:	a7 d1       	rcall	.+846    	; 0x8f4 <_Z8twi_sendh>
	twi_stop();
 5a6:	b1 d1       	rcall	.+866    	; 0x90a <_Z8twi_stopv>
	twi_start();
 5a8:	9c d1       	rcall	.+824    	; 0x8e2 <_Z9twi_startv>
	twi_send(THS2_TWI_WR);
 5aa:	8e e9       	ldi	r24, 0x9E	; 158
 5ac:	a3 d1       	rcall	.+838    	; 0x8f4 <_Z8twi_sendh>
	twi_send(0x00); //Temperature register
 5ae:	80 e0       	ldi	r24, 0x00	; 0
 5b0:	a1 d1       	rcall	.+834    	; 0x8f4 <_Z8twi_sendh>
	twi_stop();
 5b2:	ab d1       	rcall	.+854    	; 0x90a <_Z8twi_stopv>
	twi_start();
 5b4:	96 d1       	rcall	.+812    	; 0x8e2 <_Z9twi_startv>
	twi_send(IOUT_TWI_WR);
 5b6:	80 e8       	ldi	r24, 0x80	; 128
 5b8:	9d d1       	rcall	.+826    	; 0x8f4 <_Z8twi_sendh>
	twi_send(0x00); //Configuration
 5ba:	80 e0       	ldi	r24, 0x00	; 0
 5bc:	9b d1       	rcall	.+822    	; 0x8f4 <_Z8twi_sendh>
	twi_send(0x31); //MSB: gain /4
 5be:	81 e3       	ldi	r24, 0x31	; 49
 5c0:	99 d1       	rcall	.+818    	; 0x8f4 <_Z8twi_sendh>
	twi_send(0xFD); //LSB: 128 samples, shunt voltage continuous sampling
 5c2:	8d ef       	ldi	r24, 0xFD	; 253
 5c4:	97 d1       	rcall	.+814    	; 0x8f4 <_Z8twi_sendh>
	twi_stop();
 5c6:	a1 d1       	rcall	.+834    	; 0x90a <_Z8twi_stopv>
	sei();
}

int main(void)
{
	uint32_t chrgCnt = 5;
 5c8:	0f 2e       	mov	r0, r31
 5ca:	f5 e0       	ldi	r31, 0x05	; 5
 5cc:	4f 2e       	mov	r4, r31
 5ce:	51 2c       	mov	r5, r1
 5d0:	61 2c       	mov	r6, r1
 5d2:	71 2c       	mov	r7, r1
 5d4:	f0 2d       	mov	r31, r0
		twi_send(THS2_TWI_RD);
		ths2 = (int16_t)twi_receive(1) << 2;
		ths2 |= twi_receive(0) >> 6;
		twi_stop();
		uint2buffer(0, (ths2 + 2) >> 2);
		buffer[0] = 0x74;
 5d6:	0f 2e       	mov	r0, r31
 5d8:	f0 e0       	ldi	r31, 0x00	; 0
 5da:	cf 2e       	mov	r12, r31
 5dc:	f1 e0       	ldi	r31, 0x01	; 1
 5de:	df 2e       	mov	r13, r31
 5e0:	f0 2d       	mov	r31, r0
			adcResult += k / adcResult; //Corrected battery voltage (now without ESR)
		if (adcResult > Bat_12p)
			m = 12 + (adcResult - Bat_12p) / Charge_HDiv;
		else
			m = (adcResult - Bat_1p) / Charge_LDiv;
		uint2buffer(10, m > 100 ? 100 : m < 0 ? 0 : m);
 5e2:	21 2c       	mov	r2, r1
 5e4:	31 2c       	mov	r3, r1
	twi_send(0xFD); //LSB: 128 samples, shunt voltage continuous sampling
	twi_stop();
    /* Replace with your application code */
    while (true)
	{
		while (!TickFlag); //~1s period
 5e6:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <TickFlag>
 5ea:	88 23       	and	r24, r24
 5ec:	e1 f3       	breq	.-8      	; 0x5e6 <main+0x5e>
		twi_start();
 5ee:	79 d1       	rcall	.+754    	; 0x8e2 <_Z9twi_startv>
		twi_send(THS1_TWI_RD);
 5f0:	81 e9       	ldi	r24, 0x91	; 145
 5f2:	80 d1       	rcall	.+768    	; 0x8f4 <_Z8twi_sendh>
		ths1 = (int16_t)twi_receive(1) << 2;
 5f4:	81 e0       	ldi	r24, 0x01	; 1
 5f6:	92 d1       	rcall	.+804    	; 0x91c <_Z11twi_receiveh>
 5f8:	24 e0       	ldi	r18, 0x04	; 4
 5fa:	82 9f       	mul	r24, r18
 5fc:	70 01       	movw	r14, r0
 5fe:	11 24       	eor	r1, r1
		ths1 |= twi_receive(0) >> 6;
 600:	80 e0       	ldi	r24, 0x00	; 0
 602:	8c d1       	rcall	.+792    	; 0x91c <_Z11twi_receiveh>
 604:	90 e0       	ldi	r25, 0x00	; 0
 606:	08 2e       	mov	r0, r24
 608:	89 2f       	mov	r24, r25
 60a:	00 0c       	add	r0, r0
 60c:	88 1f       	adc	r24, r24
 60e:	99 0b       	sbc	r25, r25
 610:	00 0c       	add	r0, r0
 612:	88 1f       	adc	r24, r24
 614:	99 1f       	adc	r25, r25
 616:	e8 2a       	or	r14, r24
 618:	f9 2a       	or	r15, r25
		twi_stop();
 61a:	77 d1       	rcall	.+750    	; 0x90a <_Z8twi_stopv>
		uint2buffer(3, (ths1 + 2) >> 2);
 61c:	b7 01       	movw	r22, r14
 61e:	6e 5f       	subi	r22, 0xFE	; 254
 620:	7f 4f       	sbci	r23, 0xFF	; 255
 622:	75 95       	asr	r23
 624:	67 95       	ror	r22
 626:	75 95       	asr	r23
 628:	67 95       	ror	r22
 62a:	83 e0       	ldi	r24, 0x03	; 3
 62c:	94 dd       	rcall	.-1240   	; 0x156 <_Z11uint2bufferhj>

		twi_start();
 62e:	59 d1       	rcall	.+690    	; 0x8e2 <_Z9twi_startv>
		twi_send(THS2_TWI_RD);
 630:	8f e9       	ldi	r24, 0x9F	; 159
 632:	60 d1       	rcall	.+704    	; 0x8f4 <_Z8twi_sendh>
		ths2 = (int16_t)twi_receive(1) << 2;
 634:	81 e0       	ldi	r24, 0x01	; 1
 636:	72 d1       	rcall	.+740    	; 0x91c <_Z11twi_receiveh>
 638:	08 2f       	mov	r16, r24
		ths2 |= twi_receive(0) >> 6;
 63a:	80 e0       	ldi	r24, 0x00	; 0
 63c:	6f d1       	rcall	.+734    	; 0x91c <_Z11twi_receiveh>
 63e:	10 e0       	ldi	r17, 0x00	; 0
 640:	00 0f       	add	r16, r16
 642:	11 1f       	adc	r17, r17
 644:	00 0f       	add	r16, r16
 646:	11 1f       	adc	r17, r17
 648:	90 e0       	ldi	r25, 0x00	; 0
 64a:	08 2e       	mov	r0, r24
 64c:	89 2f       	mov	r24, r25
 64e:	00 0c       	add	r0, r0
 650:	88 1f       	adc	r24, r24
 652:	99 0b       	sbc	r25, r25
 654:	00 0c       	add	r0, r0
 656:	88 1f       	adc	r24, r24
 658:	99 1f       	adc	r25, r25
 65a:	08 2b       	or	r16, r24
 65c:	19 2b       	or	r17, r25
		twi_stop();
 65e:	55 d1       	rcall	.+682    	; 0x90a <_Z8twi_stopv>
		uint2buffer(0, (ths2 + 2) >> 2);
 660:	b8 01       	movw	r22, r16
 662:	6e 5f       	subi	r22, 0xFE	; 254
 664:	7f 4f       	sbci	r23, 0xFF	; 255
 666:	75 95       	asr	r23
 668:	67 95       	ror	r22
 66a:	75 95       	asr	r23
 66c:	67 95       	ror	r22
 66e:	80 e0       	ldi	r24, 0x00	; 0
 670:	72 dd       	rcall	.-1308   	; 0x156 <_Z11uint2bufferhj>
		buffer[0] = 0x74;
 672:	24 e7       	ldi	r18, 0x74	; 116
 674:	f6 01       	movw	r30, r12
 676:	20 83       	st	Z, r18
		buffer[4] = 0x2F;
 678:	8f e2       	ldi	r24, 0x2F	; 47
 67a:	84 83       	std	Z+4, r24	; 0x04

		twi_start();
 67c:	32 d1       	rcall	.+612    	; 0x8e2 <_Z9twi_startv>
		twi_send(IOUT_TWI_WR);
 67e:	80 e8       	ldi	r24, 0x80	; 128
 680:	39 d1       	rcall	.+626    	; 0x8f4 <_Z8twi_sendh>
		twi_send(0x01); //Shunt voltage
 682:	81 e0       	ldi	r24, 0x01	; 1
 684:	37 d1       	rcall	.+622    	; 0x8f4 <_Z8twi_sendh>
		twi_start();
 686:	2d d1       	rcall	.+602    	; 0x8e2 <_Z9twi_startv>
		twi_send(IOUT_TWI_RD);
 688:	81 e8       	ldi	r24, 0x81	; 129
 68a:	34 d1       	rcall	.+616    	; 0x8f4 <_Z8twi_sendh>
		k = (int16_t)twi_receive(1) << 8;
 68c:	81 e0       	ldi	r24, 0x01	; 1
 68e:	46 d1       	rcall	.+652    	; 0x91c <_Z11twi_receiveh>
 690:	88 2e       	mov	r8, r24
 692:	91 2c       	mov	r9, r1
 694:	98 2c       	mov	r9, r8
 696:	88 24       	eor	r8, r8
 698:	09 2c       	mov	r0, r9
 69a:	00 0c       	add	r0, r0
 69c:	aa 08       	sbc	r10, r10
 69e:	bb 08       	sbc	r11, r11
		k |= twi_receive(0);
 6a0:	80 e0       	ldi	r24, 0x00	; 0
 6a2:	3c d1       	rcall	.+632    	; 0x91c <_Z11twi_receiveh>
 6a4:	88 2a       	or	r8, r24
		twi_stop();
 6a6:	31 d1       	rcall	.+610    	; 0x90a <_Z8twi_stopv>
		k *= 222; //V_out
 6a8:	ae ed       	ldi	r26, 0xDE	; 222
 6aa:	b0 e0       	ldi	r27, 0x00	; 0
 6ac:	a5 01       	movw	r20, r10
 6ae:	94 01       	movw	r18, r8
 6b0:	be d1       	rcall	.+892    	; 0xa2e <__muluhisi3>
		k /= 2500; //R_sense * 100, result: power in watts
 6b2:	24 ec       	ldi	r18, 0xC4	; 196
 6b4:	39 e0       	ldi	r19, 0x09	; 9
 6b6:	40 e0       	ldi	r20, 0x00	; 0
 6b8:	50 e0       	ldi	r21, 0x00	; 0
 6ba:	8b d1       	rcall	.+790    	; 0x9d2 <__divmodsi4>
 6bc:	49 01       	movw	r8, r18
 6be:	5a 01       	movw	r10, r20
		uint2buffer(26, k);
 6c0:	b9 01       	movw	r22, r18
 6c2:	8a e1       	ldi	r24, 0x1A	; 26
 6c4:	48 dd       	rcall	.-1392   	; 0x156 <_Z11uint2bufferhj>

		k *= Bat_ESR;
		adcResult <<= 1;
 6c6:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <adcResult>
 6ca:	90 91 45 01 	lds	r25, 0x0145	; 0x800145 <adcResult+0x1>
 6ce:	88 0f       	add	r24, r24
 6d0:	99 1f       	adc	r25, r25
 6d2:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <adcResult+0x1>
 6d6:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <adcResult>
		if (adcResult > 0) //Prevent divide by zero
 6da:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <adcResult>
 6de:	90 91 45 01 	lds	r25, 0x0145	; 0x800145 <adcResult+0x1>
 6e2:	18 16       	cp	r1, r24
 6e4:	19 06       	cpc	r1, r25
 6e6:	c4 f4       	brge	.+48     	; 0x718 <main+0x190>
			adcResult += k / adcResult; //Corrected battery voltage (now without ESR)
 6e8:	e0 91 44 01 	lds	r30, 0x0144	; 0x800144 <adcResult>
 6ec:	f0 91 45 01 	lds	r31, 0x0145	; 0x800145 <adcResult+0x1>
 6f0:	c0 91 44 01 	lds	r28, 0x0144	; 0x800144 <adcResult>
 6f4:	d0 91 45 01 	lds	r29, 0x0145	; 0x800145 <adcResult+0x1>
 6f8:	a7 e9       	ldi	r26, 0x97	; 151
 6fa:	ba ea       	ldi	r27, 0xAA	; 170
 6fc:	a5 01       	movw	r20, r10
 6fe:	94 01       	movw	r18, r8
 700:	96 d1       	rcall	.+812    	; 0xa2e <__muluhisi3>
 702:	9f 01       	movw	r18, r30
 704:	ff 0f       	add	r31, r31
 706:	44 0b       	sbc	r20, r20
 708:	55 0b       	sbc	r21, r21
 70a:	63 d1       	rcall	.+710    	; 0x9d2 <__divmodsi4>
 70c:	c2 0f       	add	r28, r18
 70e:	d3 1f       	adc	r29, r19
 710:	d0 93 45 01 	sts	0x0145, r29	; 0x800145 <adcResult+0x1>
 714:	c0 93 44 01 	sts	0x0144, r28	; 0x800144 <adcResult>
		if (adcResult > Bat_12p)
 718:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <adcResult>
 71c:	90 91 45 01 	lds	r25, 0x0145	; 0x800145 <adcResult+0x1>
 720:	8f 38       	cpi	r24, 0x8F	; 143
 722:	95 46       	sbci	r25, 0x65	; 101
 724:	64 f0       	brlt	.+24     	; 0x73e <main+0x1b6>
			m = 12 + (adcResult - Bat_12p) / Charge_HDiv;
 726:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <adcResult>
 72a:	90 91 45 01 	lds	r25, 0x0145	; 0x800145 <adcResult+0x1>
 72e:	8e 58       	subi	r24, 0x8E	; 142
 730:	95 46       	sbci	r25, 0x65	; 101
 732:	62 e4       	ldi	r22, 0x42	; 66
 734:	70 e0       	ldi	r23, 0x00	; 0
 736:	18 d1       	rcall	.+560    	; 0x968 <__divmodhi4>
 738:	eb 01       	movw	r28, r22
 73a:	2c 96       	adiw	r28, 0x0c	; 12
 73c:	0a c0       	rjmp	.+20     	; 0x752 <main+0x1ca>
		else
			m = (adcResult - Bat_1p) / Charge_LDiv;
 73e:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <adcResult>
 742:	90 91 45 01 	lds	r25, 0x0145	; 0x800145 <adcResult+0x1>
 746:	8a 5b       	subi	r24, 0xBA	; 186
 748:	9b 45       	sbci	r25, 0x5B	; 91
 74a:	62 ed       	ldi	r22, 0xD2	; 210
 74c:	70 e0       	ldi	r23, 0x00	; 0
 74e:	0c d1       	rcall	.+536    	; 0x968 <__divmodhi4>
 750:	eb 01       	movw	r28, r22
		uint2buffer(10, m > 100 ? 100 : m < 0 ? 0 : m);
 752:	c5 36       	cpi	r28, 0x65	; 101
 754:	d1 05       	cpc	r29, r1
 756:	3c f4       	brge	.+14     	; 0x766 <main+0x1de>
 758:	6c 2f       	mov	r22, r28
 75a:	7d 2f       	mov	r23, r29
 75c:	dd 23       	and	r29, r29
 75e:	2c f4       	brge	.+10     	; 0x76a <main+0x1e2>
 760:	62 2d       	mov	r22, r2
 762:	73 2d       	mov	r23, r3
 764:	02 c0       	rjmp	.+4      	; 0x76a <main+0x1e2>
 766:	64 e6       	ldi	r22, 0x64	; 100
 768:	70 e0       	ldi	r23, 0x00	; 0
 76a:	8a e0       	ldi	r24, 0x0A	; 10
 76c:	f4 dc       	rcall	.-1560   	; 0x156 <_Z11uint2bufferhj>
		buffer[10] = 0x01;
 76e:	81 e0       	ldi	r24, 0x01	; 1
 770:	f6 01       	movw	r30, r12
 772:	82 87       	std	Z+10, r24	; 0x0a

		if (m < 1 && We_Are_OffLine) //Check battery charge level
 774:	1c 16       	cp	r1, r28
 776:	1d 06       	cpc	r1, r29
 778:	14 f0       	brlt	.+4      	; 0x77e <main+0x1f6>
 77a:	59 99       	sbic	0x0b, 1	; 11
 77c:	ad c0       	rjmp	.+346    	; 0x8d8 <main+0x350>
		}

		if (ths2 > ths1)
			ths1 = ths2;
		//Cooler regulation
		k = ths1 - TSEN_MIN; //dT
 77e:	e0 16       	cp	r14, r16
 780:	f1 06       	cpc	r15, r17
 782:	0c f4       	brge	.+2      	; 0x786 <main+0x1fe>
 784:	78 01       	movw	r14, r16
 786:	d7 01       	movw	r26, r14
 788:	a8 5c       	subi	r26, 0xC8	; 200
 78a:	b1 09       	sbc	r27, r1
		k *= FanMax - FanMin;
 78c:	28 e8       	ldi	r18, 0x88	; 136
 78e:	30 e0       	ldi	r19, 0x00	; 0
 790:	48 d1       	rcall	.+656    	; 0xa22 <__usmulhisi3>
 792:	4b 01       	movw	r8, r22
 794:	5c 01       	movw	r10, r24
		k /= TSEN_MAX - TSEN_MIN; //Upper bound of regulation
		m = (int16_t)k + FanMin; //A
 796:	28 e7       	ldi	r18, 0x78	; 120
 798:	30 e0       	ldi	r19, 0x00	; 0
 79a:	40 e0       	ldi	r20, 0x00	; 0
 79c:	50 e0       	ldi	r21, 0x00	; 0
 79e:	19 d1       	rcall	.+562    	; 0x9d2 <__divmodsi4>
 7a0:	28 5e       	subi	r18, 0xE8	; 232
 7a2:	3f 4f       	sbci	r19, 0xFF	; 255
		if (m > currentPWM)
 7a4:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <currentPWM>
 7a8:	90 91 22 01 	lds	r25, 0x0122	; 0x800122 <currentPWM+0x1>
 7ac:	82 17       	cp	r24, r18
 7ae:	93 07       	cpc	r25, r19
 7b0:	54 f4       	brge	.+20     	; 0x7c6 <main+0x23e>
			currentPWM = m > FanMax ? FanMax : m;
 7b2:	21 3a       	cpi	r18, 0xA1	; 161
 7b4:	31 05       	cpc	r19, r1
 7b6:	14 f0       	brlt	.+4      	; 0x7bc <main+0x234>
 7b8:	20 ea       	ldi	r18, 0xA0	; 160
 7ba:	30 e0       	ldi	r19, 0x00	; 0
 7bc:	30 93 22 01 	sts	0x0122, r19	; 0x800122 <currentPWM+0x1>
 7c0:	20 93 21 01 	sts	0x0121, r18	; 0x800121 <currentPWM>
 7c4:	1d c0       	rjmp	.+58     	; 0x800 <main+0x278>
		else
		{
			k = ths1 - TSEN_MIN + ((TSEN_MAX - TSEN_MIN) >> 3); //Add 12.5% hysteresis
			k *= FanMax - FanMin;
 7c6:	c5 01       	movw	r24, r10
 7c8:	b4 01       	movw	r22, r8
 7ca:	68 50       	subi	r22, 0x08	; 8
 7cc:	78 4f       	sbci	r23, 0xF8	; 248
 7ce:	8f 4f       	sbci	r24, 0xFF	; 255
 7d0:	9f 4f       	sbci	r25, 0xFF	; 255
			k /= TSEN_MAX - TSEN_MIN; //Lower bound of regulation
			m = (int16_t)k + FanMin; //A
 7d2:	28 e7       	ldi	r18, 0x78	; 120
 7d4:	30 e0       	ldi	r19, 0x00	; 0
 7d6:	40 e0       	ldi	r20, 0x00	; 0
 7d8:	50 e0       	ldi	r21, 0x00	; 0
 7da:	fb d0       	rcall	.+502    	; 0x9d2 <__divmodsi4>
 7dc:	28 5e       	subi	r18, 0xE8	; 232
 7de:	3f 4f       	sbci	r19, 0xFF	; 255
			if (m < currentPWM)
 7e0:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <currentPWM>
 7e4:	90 91 22 01 	lds	r25, 0x0122	; 0x800122 <currentPWM+0x1>
 7e8:	28 17       	cp	r18, r24
 7ea:	39 07       	cpc	r19, r25
 7ec:	4c f4       	brge	.+18     	; 0x800 <main+0x278>
				currentPWM = m < FanMin ? FanMin : m;
 7ee:	28 31       	cpi	r18, 0x18	; 24
 7f0:	31 05       	cpc	r19, r1
 7f2:	14 f4       	brge	.+4      	; 0x7f8 <main+0x270>
 7f4:	28 e1       	ldi	r18, 0x18	; 24
 7f6:	30 e0       	ldi	r19, 0x00	; 0
 7f8:	30 93 22 01 	sts	0x0122, r19	; 0x800122 <currentPWM+0x1>
 7fc:	20 93 21 01 	sts	0x0121, r18	; 0x800121 <currentPWM>
		}

		if (!(PORTB & (1 << PORTB1))) //Charger is off
 800:	29 99       	sbic	0x05, 1	; 5
 802:	23 c0       	rjmp	.+70     	; 0x84a <main+0x2c2>
		{
			if (!We_Are_OffLine)
 804:	59 99       	sbic	0x0b, 1	; 11
 806:	05 c0       	rjmp	.+10     	; 0x812 <main+0x28a>
				chrgCnt--;
 808:	f1 e0       	ldi	r31, 0x01	; 1
 80a:	4f 1a       	sub	r4, r31
 80c:	51 08       	sbc	r5, r1
 80e:	61 08       	sbc	r6, r1
 810:	71 08       	sbc	r7, r1
			if (chrgCnt == 1)
 812:	21 e0       	ldi	r18, 0x01	; 1
 814:	42 16       	cp	r4, r18
 816:	51 04       	cpc	r5, r1
 818:	61 04       	cpc	r6, r1
 81a:	71 04       	cpc	r7, r1
 81c:	21 f4       	brne	.+8      	; 0x826 <main+0x29e>
			{
				if (!BMS_B_Selected)
 81e:	2a 99       	sbic	0x05, 2	; 5
 820:	38 c0       	rjmp	.+112    	; 0x892 <main+0x30a>
					BMS_Sel_B;
 822:	2a 9a       	sbi	0x05, 2	; 5
 824:	36 c0       	rjmp	.+108    	; 0x892 <main+0x30a>
			}
			else if (chrgCnt == 0)
 826:	41 14       	cp	r4, r1
 828:	51 04       	cpc	r5, r1
 82a:	61 04       	cpc	r6, r1
 82c:	71 04       	cpc	r7, r1
 82e:	49 f4       	brne	.+18     	; 0x842 <main+0x2ba>
			{
				Charger_On; //Power on the charger
 830:	29 9a       	sbi	0x05, 1	; 5
				chrgCnt = 6;
 832:	0f 2e       	mov	r0, r31
 834:	f6 e0       	ldi	r31, 0x06	; 6
 836:	4f 2e       	mov	r4, r31
 838:	51 2c       	mov	r5, r1
 83a:	61 2c       	mov	r6, r1
 83c:	71 2c       	mov	r7, r1
 83e:	f0 2d       	mov	r31, r0
 840:	28 c0       	rjmp	.+80     	; 0x892 <main+0x30a>
			}
			else if (BMS_B_Selected) //Happens when BMS 2 finishes charge cycle
 842:	2a 9b       	sbis	0x05, 2	; 5
 844:	26 c0       	rjmp	.+76     	; 0x892 <main+0x30a>
				BMS_Sel_A;
 846:	2a 98       	cbi	0x05, 2	; 5
 848:	24 c0       	rjmp	.+72     	; 0x892 <main+0x30a>
		}
		else if (!We_Are_OffLine)
 84a:	59 99       	sbic	0x0b, 1	; 11
 84c:	22 c0       	rjmp	.+68     	; 0x892 <main+0x30a>
		{
			if (!(PORTD & (1 << PORTD4))) //To detect continuous low level
 84e:	5c 99       	sbic	0x0b, 4	; 11
 850:	05 c0       	rjmp	.+10     	; 0x85c <main+0x2d4>
				chrgCnt--;
 852:	81 e0       	ldi	r24, 0x01	; 1
 854:	48 1a       	sub	r4, r24
 856:	51 08       	sbc	r5, r1
 858:	61 08       	sbc	r6, r1
 85a:	71 08       	sbc	r7, r1
			if (chrgCnt == 0) //Charge for the selected BMS finished
 85c:	41 14       	cp	r4, r1
 85e:	51 04       	cpc	r5, r1
 860:	61 04       	cpc	r6, r1
 862:	71 04       	cpc	r7, r1
 864:	b1 f4       	brne	.+44     	; 0x892 <main+0x30a>
			{
				Charger_Off;
 866:	29 98       	cbi	0x05, 1	; 5
				if (BMS_B_Selected)
 868:	2a 9b       	sbis	0x05, 2	; 5
 86a:	0c c0       	rjmp	.+24     	; 0x884 <main+0x2fc>
				{
					chrgCnt = 135000; //1.5 days delay
					Discharged = false;
 86c:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <Discharged>
			if (chrgCnt == 0) //Charge for the selected BMS finished
			{
				Charger_Off;
				if (BMS_B_Selected)
				{
					chrgCnt = 135000; //1.5 days delay
 870:	0f 2e       	mov	r0, r31
 872:	f8 e5       	ldi	r31, 0x58	; 88
 874:	4f 2e       	mov	r4, r31
 876:	ff e0       	ldi	r31, 0x0F	; 15
 878:	5f 2e       	mov	r5, r31
 87a:	f2 e0       	ldi	r31, 0x02	; 2
 87c:	6f 2e       	mov	r6, r31
 87e:	71 2c       	mov	r7, r1
 880:	f0 2d       	mov	r31, r0
 882:	07 c0       	rjmp	.+14     	; 0x892 <main+0x30a>
					Discharged = false;
				}
				else
					chrgCnt = 5;
 884:	0f 2e       	mov	r0, r31
 886:	f5 e0       	ldi	r31, 0x05	; 5
 888:	4f 2e       	mov	r4, r31
 88a:	51 2c       	mov	r5, r1
 88c:	61 2c       	mov	r6, r1
 88e:	71 2c       	mov	r7, r1
 890:	f0 2d       	mov	r31, r0
			}
		}
			
		if (ChargeReq)
 892:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <ChargeReq>
 896:	88 23       	and	r24, r24
 898:	49 f0       	breq	.+18     	; 0x8ac <main+0x324>
		{
			ChargeReq = false;
 89a:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <ChargeReq>
			chrgCnt = 6; //Set minimum delay
 89e:	0f 2e       	mov	r0, r31
 8a0:	f6 e0       	ldi	r31, 0x06	; 6
 8a2:	4f 2e       	mov	r4, r31
 8a4:	51 2c       	mov	r5, r1
 8a6:	61 2c       	mov	r6, r1
 8a8:	71 2c       	mov	r7, r1
 8aa:	f0 2d       	mov	r31, r0
		}
		adcResult = 0;
 8ac:	30 92 45 01 	sts	0x0145, r3	; 0x800145 <adcResult+0x1>
 8b0:	20 92 44 01 	sts	0x0144, r2	; 0x800144 <adcResult>
		LCDCmd(0x80);
 8b4:	60 e0       	ldi	r22, 0x00	; 0
 8b6:	80 e8       	ldi	r24, 0x80	; 128
 8b8:	e1 db       	rcall	.-2110   	; 0x7c <_Z7LCDBytehh>
		LCDBuffer(buffer, 16);
 8ba:	60 e1       	ldi	r22, 0x10	; 16
 8bc:	70 e0       	ldi	r23, 0x00	; 0
 8be:	c6 01       	movw	r24, r12
 8c0:	fd db       	rcall	.-2054   	; 0xbc <_Z9LCDBufferPKhj>
		LCDCmd(0xC0);
 8c2:	60 e0       	ldi	r22, 0x00	; 0
 8c4:	80 ec       	ldi	r24, 0xC0	; 192
 8c6:	da db       	rcall	.-2124   	; 0x7c <_Z7LCDBytehh>
		LCDBuffer(buffer + 16, 16);
 8c8:	60 e1       	ldi	r22, 0x10	; 16
 8ca:	70 e0       	ldi	r23, 0x00	; 0
 8cc:	80 e1       	ldi	r24, 0x10	; 16
 8ce:	91 e0       	ldi	r25, 0x01	; 1
 8d0:	f5 db       	rcall	.-2070   	; 0xbc <_Z9LCDBufferPKhj>
		TickFlag = false;
 8d2:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <TickFlag>
	twi_send(0x00); //Configuration
	twi_send(0x31); //MSB: gain /4
	twi_send(0xFD); //LSB: 128 samples, shunt voltage continuous sampling
	twi_stop();
    /* Replace with your application code */
    while (true)
 8d6:	87 ce       	rjmp	.-754    	; 0x5e6 <main+0x5e>
		uint2buffer(10, m > 100 ? 100 : m < 0 ? 0 : m);
		buffer[10] = 0x01;

		if (m < 1 && We_Are_OffLine) //Check battery charge level
		{
			Discharged = true;
 8d8:	81 e0       	ldi	r24, 0x01	; 1
 8da:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <Discharged>
			DC_MOS_Off;
 8de:	59 98       	cbi	0x0b, 1	; 11
 8e0:	4e cf       	rjmp	.-356    	; 0x77e <main+0x1f6>

000008e2 <_Z9twi_startv>:
 *  Author: Andrew
 */
#include <avr/io.h>

void twi_start(void) {
	TWCR = (1 << TWEN) | (1 << TWSTA) | (1 << TWINT);
 8e2:	84 ea       	ldi	r24, 0xA4	; 164
 8e4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__EEPROM_REGION_LENGTH__+0x7f00bc>
	while (!(TWCR & (1 << TWINT)));
 8e8:	ec eb       	ldi	r30, 0xBC	; 188
 8ea:	f0 e0       	ldi	r31, 0x00	; 0
 8ec:	80 81       	ld	r24, Z
 8ee:	88 23       	and	r24, r24
 8f0:	ec f7       	brge	.-6      	; 0x8ec <_Z9twi_startv+0xa>
}
 8f2:	08 95       	ret

000008f4 <_Z8twi_sendh>:

void twi_send(uint8_t data) {
	TWDR = data;
 8f4:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__EEPROM_REGION_LENGTH__+0x7f00bb>
	TWCR = (1 << TWEN) | (1 << TWINT);
 8f8:	84 e8       	ldi	r24, 0x84	; 132
 8fa:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__EEPROM_REGION_LENGTH__+0x7f00bc>
	while (!(TWCR & (1 << TWINT)));
 8fe:	ec eb       	ldi	r30, 0xBC	; 188
 900:	f0 e0       	ldi	r31, 0x00	; 0
 902:	80 81       	ld	r24, Z
 904:	88 23       	and	r24, r24
 906:	ec f7       	brge	.-6      	; 0x902 <_Z8twi_sendh+0xe>
}
 908:	08 95       	ret

0000090a <_Z8twi_stopv>:

void twi_stop(void) {
	TWCR = (1 << TWEN) | (1 << TWSTO) | (1 << TWINT);
 90a:	84 e9       	ldi	r24, 0x94	; 148
 90c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__EEPROM_REGION_LENGTH__+0x7f00bc>
	while (!(TWCR & 0x10));
 910:	ec eb       	ldi	r30, 0xBC	; 188
 912:	f0 e0       	ldi	r31, 0x00	; 0
 914:	80 81       	ld	r24, Z
 916:	84 ff       	sbrs	r24, 4
 918:	fd cf       	rjmp	.-6      	; 0x914 <_Z8twi_stopv+0xa>
}
 91a:	08 95       	ret

0000091c <_Z11twi_receiveh>:

uint8_t twi_receive(uint8_t ack) {
	if (ack > 0)
 91c:	88 23       	and	r24, r24
 91e:	31 f0       	breq	.+12     	; 0x92c <_Z11twi_receiveh+0x10>
		TWCR = (1 << TWEN) | (1 << TWEA) | (1 << TWINT);
 920:	84 ec       	ldi	r24, 0xC4	; 196
 922:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__EEPROM_REGION_LENGTH__+0x7f00bc>
	else
		TWCR = (1 << TWEN) | (1 << TWINT);
	while (!(TWCR & (1 << TWINT)));
 926:	ec eb       	ldi	r30, 0xBC	; 188
 928:	f0 e0       	ldi	r31, 0x00	; 0
 92a:	04 c0       	rjmp	.+8      	; 0x934 <_Z11twi_receiveh+0x18>

uint8_t twi_receive(uint8_t ack) {
	if (ack > 0)
		TWCR = (1 << TWEN) | (1 << TWEA) | (1 << TWINT);
	else
		TWCR = (1 << TWEN) | (1 << TWINT);
 92c:	84 e8       	ldi	r24, 0x84	; 132
 92e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__EEPROM_REGION_LENGTH__+0x7f00bc>
 932:	f9 cf       	rjmp	.-14     	; 0x926 <_Z11twi_receiveh+0xa>
	while (!(TWCR & (1 << TWINT)));
 934:	80 81       	ld	r24, Z
 936:	88 23       	and	r24, r24
 938:	ec f7       	brge	.-6      	; 0x934 <_Z11twi_receiveh+0x18>
	return TWDR;
 93a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__EEPROM_REGION_LENGTH__+0x7f00bb>
 93e:	08 95       	ret

00000940 <__udivmodhi4>:
 940:	aa 1b       	sub	r26, r26
 942:	bb 1b       	sub	r27, r27
 944:	51 e1       	ldi	r21, 0x11	; 17
 946:	07 c0       	rjmp	.+14     	; 0x956 <__udivmodhi4_ep>

00000948 <__udivmodhi4_loop>:
 948:	aa 1f       	adc	r26, r26
 94a:	bb 1f       	adc	r27, r27
 94c:	a6 17       	cp	r26, r22
 94e:	b7 07       	cpc	r27, r23
 950:	10 f0       	brcs	.+4      	; 0x956 <__udivmodhi4_ep>
 952:	a6 1b       	sub	r26, r22
 954:	b7 0b       	sbc	r27, r23

00000956 <__udivmodhi4_ep>:
 956:	88 1f       	adc	r24, r24
 958:	99 1f       	adc	r25, r25
 95a:	5a 95       	dec	r21
 95c:	a9 f7       	brne	.-22     	; 0x948 <__udivmodhi4_loop>
 95e:	80 95       	com	r24
 960:	90 95       	com	r25
 962:	bc 01       	movw	r22, r24
 964:	cd 01       	movw	r24, r26
 966:	08 95       	ret

00000968 <__divmodhi4>:
 968:	97 fb       	bst	r25, 7
 96a:	07 2e       	mov	r0, r23
 96c:	16 f4       	brtc	.+4      	; 0x972 <__divmodhi4+0xa>
 96e:	00 94       	com	r0
 970:	06 d0       	rcall	.+12     	; 0x97e <__divmodhi4_neg1>
 972:	77 fd       	sbrc	r23, 7
 974:	08 d0       	rcall	.+16     	; 0x986 <__divmodhi4_neg2>
 976:	e4 df       	rcall	.-56     	; 0x940 <__udivmodhi4>
 978:	07 fc       	sbrc	r0, 7
 97a:	05 d0       	rcall	.+10     	; 0x986 <__divmodhi4_neg2>
 97c:	3e f4       	brtc	.+14     	; 0x98c <__divmodhi4_exit>

0000097e <__divmodhi4_neg1>:
 97e:	90 95       	com	r25
 980:	81 95       	neg	r24
 982:	9f 4f       	sbci	r25, 0xFF	; 255
 984:	08 95       	ret

00000986 <__divmodhi4_neg2>:
 986:	70 95       	com	r23
 988:	61 95       	neg	r22
 98a:	7f 4f       	sbci	r23, 0xFF	; 255

0000098c <__divmodhi4_exit>:
 98c:	08 95       	ret

0000098e <__udivmodsi4>:
 98e:	a1 e2       	ldi	r26, 0x21	; 33
 990:	1a 2e       	mov	r1, r26
 992:	aa 1b       	sub	r26, r26
 994:	bb 1b       	sub	r27, r27
 996:	fd 01       	movw	r30, r26
 998:	0d c0       	rjmp	.+26     	; 0x9b4 <__udivmodsi4_ep>

0000099a <__udivmodsi4_loop>:
 99a:	aa 1f       	adc	r26, r26
 99c:	bb 1f       	adc	r27, r27
 99e:	ee 1f       	adc	r30, r30
 9a0:	ff 1f       	adc	r31, r31
 9a2:	a2 17       	cp	r26, r18
 9a4:	b3 07       	cpc	r27, r19
 9a6:	e4 07       	cpc	r30, r20
 9a8:	f5 07       	cpc	r31, r21
 9aa:	20 f0       	brcs	.+8      	; 0x9b4 <__udivmodsi4_ep>
 9ac:	a2 1b       	sub	r26, r18
 9ae:	b3 0b       	sbc	r27, r19
 9b0:	e4 0b       	sbc	r30, r20
 9b2:	f5 0b       	sbc	r31, r21

000009b4 <__udivmodsi4_ep>:
 9b4:	66 1f       	adc	r22, r22
 9b6:	77 1f       	adc	r23, r23
 9b8:	88 1f       	adc	r24, r24
 9ba:	99 1f       	adc	r25, r25
 9bc:	1a 94       	dec	r1
 9be:	69 f7       	brne	.-38     	; 0x99a <__udivmodsi4_loop>
 9c0:	60 95       	com	r22
 9c2:	70 95       	com	r23
 9c4:	80 95       	com	r24
 9c6:	90 95       	com	r25
 9c8:	9b 01       	movw	r18, r22
 9ca:	ac 01       	movw	r20, r24
 9cc:	bd 01       	movw	r22, r26
 9ce:	cf 01       	movw	r24, r30
 9d0:	08 95       	ret

000009d2 <__divmodsi4>:
 9d2:	05 2e       	mov	r0, r21
 9d4:	97 fb       	bst	r25, 7
 9d6:	16 f4       	brtc	.+4      	; 0x9dc <__divmodsi4+0xa>
 9d8:	00 94       	com	r0
 9da:	0f d0       	rcall	.+30     	; 0x9fa <__negsi2>
 9dc:	57 fd       	sbrc	r21, 7
 9de:	05 d0       	rcall	.+10     	; 0x9ea <__divmodsi4_neg2>
 9e0:	d6 df       	rcall	.-84     	; 0x98e <__udivmodsi4>
 9e2:	07 fc       	sbrc	r0, 7
 9e4:	02 d0       	rcall	.+4      	; 0x9ea <__divmodsi4_neg2>
 9e6:	46 f4       	brtc	.+16     	; 0x9f8 <__divmodsi4_exit>
 9e8:	08 c0       	rjmp	.+16     	; 0x9fa <__negsi2>

000009ea <__divmodsi4_neg2>:
 9ea:	50 95       	com	r21
 9ec:	40 95       	com	r20
 9ee:	30 95       	com	r19
 9f0:	21 95       	neg	r18
 9f2:	3f 4f       	sbci	r19, 0xFF	; 255
 9f4:	4f 4f       	sbci	r20, 0xFF	; 255
 9f6:	5f 4f       	sbci	r21, 0xFF	; 255

000009f8 <__divmodsi4_exit>:
 9f8:	08 95       	ret

000009fa <__negsi2>:
 9fa:	90 95       	com	r25
 9fc:	80 95       	com	r24
 9fe:	70 95       	com	r23
 a00:	61 95       	neg	r22
 a02:	7f 4f       	sbci	r23, 0xFF	; 255
 a04:	8f 4f       	sbci	r24, 0xFF	; 255
 a06:	9f 4f       	sbci	r25, 0xFF	; 255
 a08:	08 95       	ret

00000a0a <__umulhisi3>:
 a0a:	a2 9f       	mul	r26, r18
 a0c:	b0 01       	movw	r22, r0
 a0e:	b3 9f       	mul	r27, r19
 a10:	c0 01       	movw	r24, r0
 a12:	a3 9f       	mul	r26, r19
 a14:	01 d0       	rcall	.+2      	; 0xa18 <__umulhisi3+0xe>
 a16:	b2 9f       	mul	r27, r18
 a18:	70 0d       	add	r23, r0
 a1a:	81 1d       	adc	r24, r1
 a1c:	11 24       	eor	r1, r1
 a1e:	91 1d       	adc	r25, r1
 a20:	08 95       	ret

00000a22 <__usmulhisi3>:
 a22:	f3 df       	rcall	.-26     	; 0xa0a <__umulhisi3>

00000a24 <__usmulhisi3_tail>:
 a24:	b7 ff       	sbrs	r27, 7
 a26:	08 95       	ret
 a28:	82 1b       	sub	r24, r18
 a2a:	93 0b       	sbc	r25, r19
 a2c:	08 95       	ret

00000a2e <__muluhisi3>:
 a2e:	ed df       	rcall	.-38     	; 0xa0a <__umulhisi3>
 a30:	a5 9f       	mul	r26, r21
 a32:	90 0d       	add	r25, r0
 a34:	b4 9f       	mul	r27, r20
 a36:	90 0d       	add	r25, r0
 a38:	a4 9f       	mul	r26, r20
 a3a:	80 0d       	add	r24, r0
 a3c:	91 1d       	adc	r25, r1
 a3e:	11 24       	eor	r1, r1
 a40:	08 95       	ret

00000a42 <_exit>:
 a42:	f8 94       	cli

00000a44 <__stop_program>:
 a44:	ff cf       	rjmp	.-2      	; 0xa44 <__stop_program>
