# ---------------------------------------------------------------------------------
# Created on Thu Jun 19 11:40:28 -0600 2025 with report_failfast (2018.05.04)
# ---------------------------------------------------------------------------------

#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7s25csga225-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 23.83% | OK     |
#  | FD                                                        | 50%       | 11.08% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.44%  | OK     |
#  | MUXF7                                                     | 15%       | 0.97%  | OK     |
#  | DSP48                                                     | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 5.56%  | OK     |
#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 5.56%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 5      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 72     | REVIEW |
#  | Control Sets                                              | 274       | 128    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+

"Id","design.part","design.top","design.run.pr.cell","design.run.pr.pblock","design.run.slr","design.run.regions","utilization.clb.lut","utilization.clb.ff","utilization.ram.tile","utilization.uram.tile","utilization.dsp","design.failure","utilization.clb.lut.pct","utilization.clb.ff.pct","utilization.clb.lutmem.pct","utilization.clb.carry8.pct","utilization.clb.f7mux.pct","utilization.clb.f8mux.pct","design.cells.hlutnm.pct","utilization.dsp.pct","utilization.ram.tile.pct","utilization.uram.tile.pct","utilization.bigblocks.pct","utilization.clk.all","utilization.ctrlsets.uniq","design.dont_touch","design.cells.maxavgfo","design.nets.nonfdhfn","methodology.timing-6","methodology.timing-7","methodology.timing-8","methodology.timing-14","methodology.timing-35","design.device.maxlvls.lut","design.device.maxlvls.net"
"Description","Part","Top","PR (Cell)","PR (Pblock)","SLR-Level Analysis","Clock Regions","LUT(#)","FD(#)","RAMB/FIFO(#)","URAM(#)","DSP48(#)","Criteria to review","LUT(%)","FD(%)","LUTRAM+SRL(%)","CARRY8(%)","MUXF7(%)","MUXF8(%)","LUT Combining(%)","DSP48(%)","RAMB/FIFO(%)","URAM(%)","DSP48+RAMB+URAM (Avg)(%)","BUFGCE* + BUFGCTRL","Control Sets","DONT_TOUCH(#)","Average Fanout for modules > 100k cells","Non-FD high fanout nets > 10k loads","TIMING-6","TIMING-7","TIMING-8","TIMING-14","TIMING-35","Number of paths above max LUT budgeting 0.300ns","Number of paths above max Net budgeting 0.208ns"
"Value","xc7s25csga225-1","TOP_Tatyana","","","","","3479","3235","2.5","n/a","0","1","23.83","11.08","1.44","n/a","0.97","0.88","5.59","0.00","5.56","5.56","5.56","5","128","72","0","0","0","0","0","0","0","0","0"

