{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 13 22:42:32 2009 " "Info: Processing started: Mon Jul 13 22:42:32 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off plaketa -c plaketa " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off plaketa -c plaketa" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Info: Found design unit 1: ALU-behavioral" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behv " "Info: Found design unit 1: Adder-behv" {  } { { "CPU/Adder.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Adder.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info: Found entity 1: Adder" {  } { { "CPU/Adder.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Adder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/ALUcontrol.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/ALUcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUcontrol-behavior " "Info: Found design unit 1: ALUcontrol-behavior" {  } { { "CPU/ALUcontrol.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALUcontrol.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Info: Found entity 1: ALUcontrol" {  } { { "CPU/ALUcontrol.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALUcontrol.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/AndGate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/AndGate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndGate-behav " "Info: Found design unit 1: AndGate-behav" {  } { { "CPU/AndGate.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/AndGate.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Info: Found entity 1: AndGate" {  } { { "CPU/AndGate.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/AndGate.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-behav " "Info: Found design unit 1: compare-behav" {  } { { "CPU/compare.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/compare.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Info: Found entity 1: compare" {  } { { "CPU/compare.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/compare.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/components.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file CPU/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Info: Found design unit 1: components" {  } { { "CPU/components.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/components.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-behavioral " "Info: Found design unit 1: Control-behavioral" {  } { { "CPU/Control.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Control.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Info: Found entity 1: Control" {  } { { "CPU/Control.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Control.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Controls.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/Controls.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controls-struct " "Info: Found design unit 1: Controls-struct" {  } { { "CPU/Controls.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Controls.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Controls " "Info: Found entity 1: Controls" {  } { { "CPU/Controls.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Controls.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Decode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/Decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-struct " "Info: Found design unit 1: Decode-struct" {  } { { "CPU/Decode.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Decode.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Info: Found entity 1: Decode" {  } { { "CPU/Decode.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Decode.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Execute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/Execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-structure " "Info: Found design unit 1: Execute-structure" {  } { { "CPU/Execute.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Execute.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Info: Found entity 1: Execute" {  } { { "CPU/Execute.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Execute.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Fetch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/Fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-behav " "Info: Found design unit 1: fetch-behav" {  } { { "CPU/Fetch.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Fetch.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Info: Found entity 1: fetch" {  } { { "CPU/Fetch.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Fetch.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FlushCtrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/FlushCtrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlushCtrl-behavioral " "Info: Found design unit 1: FlushCtrl-behavioral" {  } { { "CPU/FlushCtrl.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/FlushCtrl.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FlushCtrl " "Info: Found entity 1: FlushCtrl" {  } { { "CPU/FlushCtrl.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/FlushCtrl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Forwarder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/Forwarder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forwarder-behave " "Info: Found design unit 1: Forwarder-behave" {  } { { "CPU/Forwarder.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Forwarder.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Forwarder " "Info: Found entity 1: Forwarder" {  } { { "CPU/Forwarder.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Forwarder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Hazard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/Hazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hazard-behavior " "Info: Found design unit 1: Hazard-behavior" {  } { { "CPU/Hazard.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Hazard.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Hazard " "Info: Found entity 1: Hazard" {  } { { "CPU/Hazard.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Hazard.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/mux2to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-behavior " "Info: Found design unit 1: mux2to1-behavior" {  } { { "CPU/mux2to1.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/mux2to1.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Info: Found entity 1: mux2to1" {  } { { "CPU/mux2to1.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/mux2to1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/mux3to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-behavior " "Info: Found design unit 1: mux3to1-behavior" {  } { { "CPU/mux3to1.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/mux3to1.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Info: Found entity 1: mux3to1" {  } { { "CPU/mux3to1.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/mux3to1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavior " "Info: Found design unit 1: pc-behavior" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Processor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor-structure " "Info: Found design unit 1: Processor-structure" {  } { { "CPU/Processor.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Info: Found entity 1: Processor" {  } { { "CPU/Processor.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/RegFile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/RegFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-behavior " "Info: Found design unit 1: RegFile-behavior" {  } { { "CPU/RegFile.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/RegFile.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Info: Found entity 1: RegFile" {  } { { "CPU/RegFile.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/RegFile.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Register_EX_MEM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/Register_EX_MEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_EX_MEM-behavior " "Info: Found design unit 1: Register_EX_MEM-behavior" {  } { { "CPU/Register_EX_MEM.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_EX_MEM.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Register_EX_MEM " "Info: Found entity 1: Register_EX_MEM" {  } { { "CPU/Register_EX_MEM.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_EX_MEM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Register_ID_EX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/Register_ID_EX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_ID_EX-behavior " "Info: Found design unit 1: Register_ID_EX-behavior" {  } { { "CPU/Register_ID_EX.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_ID_EX.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Register_ID_EX " "Info: Found entity 1: Register_ID_EX" {  } { { "CPU/Register_ID_EX.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_ID_EX.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Register_IF_ID.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/Register_IF_ID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_IF_ID-behavior " "Info: Found design unit 1: Register_IF_ID-behavior" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Register_IF_ID " "Info: Found entity 1: Register_IF_ID" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Register_MEM_WB.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/Register_MEM_WB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_MEM_WB-behavior " "Info: Found design unit 1: Register_MEM_WB-behavior" {  } { { "CPU/Register_MEM_WB.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_MEM_WB.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Register_MEM_WB " "Info: Found entity 1: Register_MEM_WB" {  } { { "CPU/Register_MEM_WB.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_MEM_WB.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/shift_left_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-behavioral " "Info: Found design unit 1: shift_left_2-behavioral" {  } { { "CPU/shift_left_2.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/shift_left_2.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Info: Found entity 1: shift_left_2" {  } { { "CPU/shift_left_2.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/shift_left_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/sign_ext.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU/sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-behavior " "Info: Found design unit 1: sign_ext-behavior" {  } { { "CPU/sign_ext.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/sign_ext.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Info: Found entity 1: sign_ext" {  } { { "CPU/sign_ext.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/sign_ext.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-SYN " "Info: Found design unit 1: data_memory-SYN" {  } { { "data_memory.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/data_memory.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Info: Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/data_memory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-SYN " "Info: Found design unit 1: instruction_memory-SYN" {  } { { "instruction_memory.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/instruction_memory.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Info: Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/instruction_memory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GraphicCard/DigitD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file GraphicCard/DigitD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitD-Structure " "Info: Found design unit 1: DigitD-Structure" {  } { { "GraphicCard/DigitD.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/GraphicCard/DigitD.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DigitD " "Info: Found entity 1: DigitD" {  } { { "GraphicCard/DigitD.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/GraphicCard/DigitD.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GraphicCard/GraphicCard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file GraphicCard/GraphicCard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GraphicCard-Structure " "Info: Found design unit 1: GraphicCard-Structure" {  } { { "GraphicCard/GraphicCard.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/GraphicCard/GraphicCard.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GraphicCard " "Info: Found entity 1: GraphicCard" {  } { { "GraphicCard/GraphicCard.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/GraphicCard/GraphicCard.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GraphicCard/RegPlay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file GraphicCard/RegPlay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegPlay-Structure " "Info: Found design unit 1: RegPlay-Structure" {  } { { "GraphicCard/RegPlay.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/GraphicCard/RegPlay.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegPlay " "Info: Found entity 1: RegPlay" {  } { { "GraphicCard/RegPlay.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/GraphicCard/RegPlay.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plaketa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file plaketa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plaketa-struct " "Info: Found design unit 1: plaketa-struct" {  } { { "plaketa.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/plaketa.vhd" 90 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 plaketa " "Info: Found entity 1: plaketa" {  } { { "plaketa.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/plaketa.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "plaketa " "Info: Elaborating entity \"plaketa\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:inm " "Info: Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:inm\"" {  } { { "plaketa.vhd" "inm" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/plaketa.vhd" 192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:inm\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:inm\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/instruction_memory.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:inm\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"instruction_memory:inm\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/instruction_memory.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:inm\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"instruction_memory:inm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./EXE/instructions.mipsp " "Info: Parameter \"init_file\" = \"./EXE/instructions.mipsp\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction_memory.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/instruction_memory.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d691.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d691 " "Info: Found entity 1: altsyncram_d691" {  } { { "db/altsyncram_d691.tdf" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/db/altsyncram_d691.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d691 instruction_memory:inm\|altsyncram:altsyncram_component\|altsyncram_d691:auto_generated " "Info: Elaborating entity \"altsyncram_d691\" for hierarchy \"instruction_memory:inm\|altsyncram:altsyncram_component\|altsyncram_d691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info: Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/db/decode_1oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa instruction_memory:inm\|altsyncram:altsyncram_component\|altsyncram_d691:auto_generated\|decode_1oa:deep_decode " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"instruction_memory:inm\|altsyncram:altsyncram_component\|altsyncram_d691:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_d691.tdf" "deep_decode" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/db/altsyncram_d691.tdf" 39 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Info: Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/db/mux_0kb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb instruction_memory:inm\|altsyncram:altsyncram_component\|altsyncram_d691:auto_generated\|mux_0kb:mux2 " "Info: Elaborating entity \"mux_0kb\" for hierarchy \"instruction_memory:inm\|altsyncram:altsyncram_component\|altsyncram_d691:auto_generated\|mux_0kb:mux2\"" {  } { { "db/altsyncram_d691.tdf" "mux2" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/db/altsyncram_d691.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data " "Info: Elaborating entity \"data_memory\" for hierarchy \"data_memory:data\"" {  } { { "plaketa.vhd" "data" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/plaketa.vhd" 193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "altsyncram_component" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/data_memory.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"data_memory:data\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/data_memory.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"data_memory:data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./EXE/data.mipsp " "Info: Parameter \"init_file\" = \"./EXE/data.mipsp\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Info: Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Info: Parameter \"widthad_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "data_memory.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/data_memory.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ed1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8ed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ed1 " "Info: Found entity 1: altsyncram_8ed1" {  } { { "db/altsyncram_8ed1.tdf" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/db/altsyncram_8ed1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ed1 data_memory:data\|altsyncram:altsyncram_component\|altsyncram_8ed1:auto_generated " "Info: Elaborating entity \"altsyncram_8ed1\" for hierarchy \"data_memory:data\|altsyncram:altsyncram_component\|altsyncram_8ed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera9.0/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Info: Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/db/decode_4oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa data_memory:data\|altsyncram:altsyncram_component\|altsyncram_8ed1:auto_generated\|decode_4oa:decode3 " "Info: Elaborating entity \"decode_4oa\" for hierarchy \"data_memory:data\|altsyncram:altsyncram_component\|altsyncram_8ed1:auto_generated\|decode_4oa:decode3\"" {  } { { "db/altsyncram_8ed1.tdf" "decode3" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/db/altsyncram_8ed1.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa data_memory:data\|altsyncram:altsyncram_component\|altsyncram_8ed1:auto_generated\|decode_4oa:deep_decode " "Info: Elaborating entity \"decode_4oa\" for hierarchy \"data_memory:data\|altsyncram:altsyncram_component\|altsyncram_8ed1:auto_generated\|decode_4oa:deep_decode\"" {  } { { "db/altsyncram_8ed1.tdf" "deep_decode" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/db/altsyncram_8ed1.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3kb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3kb " "Info: Found entity 1: mux_3kb" {  } { { "db/mux_3kb.tdf" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/db/mux_3kb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3kb data_memory:data\|altsyncram:altsyncram_component\|altsyncram_8ed1:auto_generated\|mux_3kb:mux2 " "Info: Elaborating entity \"mux_3kb\" for hierarchy \"data_memory:data\|altsyncram:altsyncram_component\|altsyncram_8ed1:auto_generated\|mux_3kb:mux2\"" {  } { { "db/altsyncram_8ed1.tdf" "mux2" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/db/altsyncram_8ed1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:processorM " "Info: Elaborating entity \"Processor\" for hierarchy \"Processor:processorM\"" {  } { { "plaketa.vhd" "processorM" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/plaketa.vhd" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IF_ID_Flush Processor.vhd(31) " "Warning (10541): VHDL Signal Declaration warning at Processor.vhd(31): used implicit default value for signal \"IF_ID_Flush\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU/Processor.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWrite Processor.vhd(34) " "Warning (10541): VHDL Signal Declaration warning at Processor.vhd(34): used implicit default value for signal \"RegWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU/Processor.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode Processor.vhd(39) " "Warning (10036): Verilog HDL or VHDL warning at Processor.vhd(39): object \"opcode\" assigned a value but never read" {  } { { "CPU/Processor.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCSrc_no_use Processor.vhd(40) " "Warning (10036): Verilog HDL or VHDL warning at Processor.vhd(40): object \"PCSrc_no_use\" assigned a value but never read" {  } { { "CPU/Processor.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Branch_from_EX_MEM Processor.vhd(59) " "Warning (10036): Verilog HDL or VHDL warning at Processor.vhd(59): object \"Branch_from_EX_MEM\" assigned a value but never read" {  } { { "CPU/Processor.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_from_EX_MEM Processor.vhd(59) " "Warning (10036): Verilog HDL or VHDL warning at Processor.vhd(59): object \"MemRead_from_EX_MEM\" assigned a value but never read" {  } { { "CPU/Processor.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_from_EX_MEM Processor.vhd(60) " "Warning (10036): Verilog HDL or VHDL warning at Processor.vhd(60): object \"PC_from_EX_MEM\" assigned a value but never read" {  } { { "CPU/Processor.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_from_EX_MEM Processor.vhd(61) " "Warning (10036): Verilog HDL or VHDL warning at Processor.vhd(61): object \"zero_from_EX_MEM\" assigned a value but never read" {  } { { "CPU/Processor.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch Processor:processorM\|fetch:FetchStage " "Info: Elaborating entity \"fetch\" for hierarchy \"Processor:processorM\|fetch:FetchStage\"" {  } { { "CPU/Processor.vhd" "FetchStage" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_carry Fetch.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at Fetch.vhd(21): object \"pc_carry\" assigned a value but never read" {  } { { "CPU/Fetch.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Fetch.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc Processor:processorM\|fetch:FetchStage\|pc:PCreg " "Info: Elaborating entity \"pc\" for hierarchy \"Processor:processorM\|fetch:FetchStage\|pc:PCreg\"" {  } { { "CPU/Fetch.vhd" "PCreg" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Fetch.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextPC PC.vhd(19) " "Warning (10631): VHDL Process Statement warning at PC.vhd(19): inferring latch(es) for signal or variable \"nextPC\", which holds its previous value in one or more paths through the process" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[0\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[0\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[1\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[1\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[2\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[2\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[3\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[3\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[4\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[4\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[5\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[5\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[6\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[6\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[7\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[7\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[8\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[8\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[9\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[9\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[10\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[10\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[11\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[11\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[12\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[12\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[13\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[13\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[14\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[14\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextPC\[15\] PC.vhd(19) " "Info (10041): Inferred latch for \"nextPC\[15\]\" at PC.vhd(19)" {  } { { "CPU/PC.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/PC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Processor:processorM\|fetch:FetchStage\|mux2to1:PC_MUX " "Info: Elaborating entity \"mux2to1\" for hierarchy \"Processor:processorM\|fetch:FetchStage\|mux2to1:PC_MUX\"" {  } { { "CPU/Fetch.vhd" "PC_MUX" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Fetch.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Processor:processorM\|fetch:FetchStage\|Adder:PC_adder " "Info: Elaborating entity \"Adder\" for hierarchy \"Processor:processorM\|fetch:FetchStage\|Adder:PC_adder\"" {  } { { "CPU/Fetch.vhd" "PC_adder" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Fetch.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_IF_ID Processor:processorM\|Register_IF_ID:IF_ID_Register " "Info: Elaborating entity \"Register_IF_ID\" for hierarchy \"Processor:processorM\|Register_IF_ID:IF_ID_Register\"" {  } { { "CPU/Processor.vhd" "IF_ID_Register" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_ID_Write Register_IF_ID.vhd(22) " "Warning (10492): VHDL Process Statement warning at Register_IF_ID.vhd(22): signal \"IF_ID_Write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inPC Register_IF_ID.vhd(23) " "Warning (10492): VHDL Process Statement warning at Register_IF_ID.vhd(23): signal \"inPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inInstruction Register_IF_ID.vhd(24) " "Warning (10492): VHDL Process Statement warning at Register_IF_ID.vhd(24): signal \"inInstruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_Flush Register_IF_ID.vhd(25) " "Warning (10492): VHDL Process Statement warning at Register_IF_ID.vhd(25): signal \"IF_Flush\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outPC Register_IF_ID.vhd(20) " "Warning (10631): VHDL Process Statement warning at Register_IF_ID.vhd(20): inferring latch(es) for signal or variable \"outPC\", which holds its previous value in one or more paths through the process" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outInstruction Register_IF_ID.vhd(20) " "Warning (10631): VHDL Process Statement warning at Register_IF_ID.vhd(20): inferring latch(es) for signal or variable \"outInstruction\", which holds its previous value in one or more paths through the process" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[0\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[0\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[1\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[1\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[2\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[2\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[3\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[3\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[4\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[4\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[5\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[5\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[6\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[6\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[7\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[7\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[8\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[8\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[9\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[9\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[10\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[10\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[11\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[11\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[12\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[12\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[13\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[13\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[14\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[14\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[15\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outInstruction\[15\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[0\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[0\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[1\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[1\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[2\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[2\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[3\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[3\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[4\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[4\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[5\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[5\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[6\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[6\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[7\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[7\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[8\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[8\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[9\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[9\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[10\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[10\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[11\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[11\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[12\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[12\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[13\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[13\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[14\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[14\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[15\] Register_IF_ID.vhd(20) " "Info (10041): Inferred latch for \"outPC\[15\]\" at Register_IF_ID.vhd(20)" {  } { { "CPU/Register_IF_ID.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Register_IF_ID.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Processor:processorM\|Decode:DecodeStage " "Info: Elaborating entity \"Decode\" for hierarchy \"Processor:processorM\|Decode:DecodeStage\"" {  } { { "CPU/Processor.vhd" "DecodeStage" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "branch_carry Decode.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at Decode.vhd(30): object \"branch_carry\" assigned a value but never read" {  } { { "CPU/Decode.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Decode.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile Processor:processorM\|Decode:DecodeStage\|RegFile:Reg_File " "Info: Elaborating entity \"RegFile\" for hierarchy \"Processor:processorM\|Decode:DecodeStage\|RegFile:Reg_File\"" {  } { { "CPU/Decode.vhd" "Reg_File" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Decode.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers RegFile.vhd(51) " "Warning (10492): VHDL Process Statement warning at RegFile.vhd(51): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/RegFile.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/RegFile.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_out RegFile.vhd(53) " "Warning (10492): VHDL Process Statement warning at RegFile.vhd(53): signal \"reg_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/RegFile.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/RegFile.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext Processor:processorM\|Decode:DecodeStage\|sign_ext:sign_extend " "Info: Elaborating entity \"sign_ext\" for hierarchy \"Processor:processorM\|Decode:DecodeStage\|sign_ext:sign_extend\"" {  } { { "CPU/Decode.vhd" "sign_extend" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Decode.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 Processor:processorM\|Decode:DecodeStage\|shift_left_2:SLL2 " "Info: Elaborating entity \"shift_left_2\" for hierarchy \"Processor:processorM\|Decode:DecodeStage\|shift_left_2:SLL2\"" {  } { { "CPU/Decode.vhd" "SLL2" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Decode.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare Processor:processorM\|Decode:DecodeStage\|compare:comparator " "Info: Elaborating entity \"compare\" for hierarchy \"Processor:processorM\|Decode:DecodeStage\|compare:comparator\"" {  } { { "CPU/Decode.vhd" "comparator" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Decode.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate Processor:processorM\|Decode:DecodeStage\|AndGate:PCSrcDecide " "Info: Elaborating entity \"AndGate\" for hierarchy \"Processor:processorM\|Decode:DecodeStage\|AndGate:PCSrcDecide\"" {  } { { "CPU/Decode.vhd" "PCSrcDecide" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Decode.vhd" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controls Processor:processorM\|Controls:ControlUnits " "Info: Elaborating entity \"Controls\" for hierarchy \"Processor:processorM\|Controls:ControlUnits\"" {  } { { "CPU/Processor.vhd" "ControlUnits" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "prev_rt_addr Controls.vhd(25) " "Warning (10541): VHDL Signal Declaration warning at Controls.vhd(25): used implicit default value for signal \"prev_rt_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU/Controls.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Controls.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset Controls.vhd(26) " "Warning (10541): VHDL Signal Declaration warning at Controls.vhd(26): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU/Controls.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Controls.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Processor:processorM\|Controls:ControlUnits\|Control:ControlUnit " "Info: Elaborating entity \"Control\" for hierarchy \"Processor:processorM\|Controls:ControlUnits\|Control:ControlUnit\"" {  } { { "CPU/Controls.vhd" "ControlUnit" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Controls.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard Processor:processorM\|Controls:ControlUnits\|Hazard:HazardUnit " "Info: Elaborating entity \"Hazard\" for hierarchy \"Processor:processorM\|Controls:ControlUnits\|Hazard:HazardUnit\"" {  } { { "CPU/Controls.vhd" "HazardUnit" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Controls.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlushCtrl Processor:processorM\|Controls:ControlUnits\|FlushCtrl:FlushMux " "Info: Elaborating entity \"FlushCtrl\" for hierarchy \"Processor:processorM\|Controls:ControlUnits\|FlushCtrl:FlushMux\"" {  } { { "CPU/Controls.vhd" "FlushMux" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Controls.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inMemtoReg FlushCtrl.vhd(36) " "Warning (10492): VHDL Process Statement warning at FlushCtrl.vhd(36): signal \"inMemtoReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/FlushCtrl.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/FlushCtrl.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inRegWrite FlushCtrl.vhd(37) " "Warning (10492): VHDL Process Statement warning at FlushCtrl.vhd(37): signal \"inRegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/FlushCtrl.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/FlushCtrl.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inBranch FlushCtrl.vhd(38) " "Warning (10492): VHDL Process Statement warning at FlushCtrl.vhd(38): signal \"inBranch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/FlushCtrl.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/FlushCtrl.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inMemRead FlushCtrl.vhd(39) " "Warning (10492): VHDL Process Statement warning at FlushCtrl.vhd(39): signal \"inMemRead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/FlushCtrl.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/FlushCtrl.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inMemWrite FlushCtrl.vhd(40) " "Warning (10492): VHDL Process Statement warning at FlushCtrl.vhd(40): signal \"inMemWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/FlushCtrl.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/FlushCtrl.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inRegDst FlushCtrl.vhd(41) " "Warning (10492): VHDL Process Statement warning at FlushCtrl.vhd(41): signal \"inRegDst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/FlushCtrl.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/FlushCtrl.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inALUop FlushCtrl.vhd(42) " "Warning (10492): VHDL Process Statement warning at FlushCtrl.vhd(42): signal \"inALUop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/FlushCtrl.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/FlushCtrl.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inALUSrc FlushCtrl.vhd(43) " "Warning (10492): VHDL Process Statement warning at FlushCtrl.vhd(43): signal \"inALUSrc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/FlushCtrl.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/FlushCtrl.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_ID_EX Processor:processorM\|Register_ID_EX:ID_EX_Register " "Info: Elaborating entity \"Register_ID_EX\" for hierarchy \"Processor:processorM\|Register_ID_EX:ID_EX_Register\"" {  } { { "CPU/Processor.vhd" "ID_EX_Register" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Processor:processorM\|Execute:ExecuteStage " "Info: Elaborating entity \"Execute\" for hierarchy \"Processor:processorM\|Execute:ExecuteStage\"" {  } { { "CPU/Processor.vhd" "ExecuteStage" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarder Processor:processorM\|Execute:ExecuteStage\|Forwarder:Fwd " "Info: Elaborating entity \"Forwarder\" for hierarchy \"Processor:processorM\|Execute:ExecuteStage\|Forwarder:Fwd\"" {  } { { "CPU/Execute.vhd" "Fwd" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Execute.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALUSrc Forwarder.vhd(43) " "Warning (10492): VHDL Process Statement warning at Forwarder.vhd(43): signal \"ALUSrc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/Forwarder.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Forwarder.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 Processor:processorM\|Execute:ExecuteStage\|mux3to1:selectorA " "Info: Elaborating entity \"mux3to1\" for hierarchy \"Processor:processorM\|Execute:ExecuteStage\|mux3to1:selectorA\"" {  } { { "CPU/Execute.vhd" "selectorA" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Execute.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol Processor:processorM\|Execute:ExecuteStage\|ALUcontrol:ALUctrl " "Info: Elaborating entity \"ALUcontrol\" for hierarchy \"Processor:processorM\|Execute:ExecuteStage\|ALUcontrol:ALUctrl\"" {  } { { "CPU/Execute.vhd" "ALUctrl" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Execute.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "func ALUcontrol.vhd(20) " "Warning (10540): VHDL Signal Declaration warning at ALUcontrol.vhd(20): used explicit default value for signal \"func\" because signal was never assigned a value" {  } { { "CPU/ALUcontrol.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALUcontrol.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func ALUcontrol.vhd(28) " "Warning (10492): VHDL Process Statement warning at ALUcontrol.vhd(28): signal \"func\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/ALUcontrol.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALUcontrol.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:processorM\|Execute:ExecuteStage\|ALU:ALU_unit " "Info: Elaborating entity \"ALU\" for hierarchy \"Processor:processorM\|Execute:ExecuteStage\|ALU:ALU_unit\"" {  } { { "CPU/Execute.vhd" "ALU_unit" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Execute.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(34) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(34): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(34) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(34): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(36) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(36): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(36) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(36): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(38) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(38): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(38) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(38): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(40) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(40): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(40) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(40): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(43) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(43): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(46) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(46): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(52) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(52): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(52) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(52): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU/ALU.vhd" "" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Processor:processorM\|Execute:ExecuteStage\|mux2to1:RegDstMux " "Info: Elaborating entity \"mux2to1\" for hierarchy \"Processor:processorM\|Execute:ExecuteStage\|mux2to1:RegDstMux\"" {  } { { "CPU/Execute.vhd" "RegDstMux" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Execute.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_EX_MEM Processor:processorM\|Register_EX_MEM:EX_MEM_Register " "Info: Elaborating entity \"Register_EX_MEM\" for hierarchy \"Processor:processorM\|Register_EX_MEM:EX_MEM_Register\"" {  } { { "CPU/Processor.vhd" "EX_MEM_Register" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_MEM_WB Processor:processorM\|Register_MEM_WB:MEM_WB_Register " "Info: Elaborating entity \"Register_MEM_WB\" for hierarchy \"Processor:processorM\|Register_MEM_WB:MEM_WB_Register\"" {  } { { "CPU/Processor.vhd" "MEM_WB_Register" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/CPU/Processor.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicCard GraphicCard:GC " "Info: Elaborating entity \"GraphicCard\" for hierarchy \"GraphicCard:GC\"" {  } { { "plaketa.vhd" "GC" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/plaketa.vhd" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegPlay GraphicCard:GC\|RegPlay:rp " "Info: Elaborating entity \"RegPlay\" for hierarchy \"GraphicCard:GC\|RegPlay:rp\"" {  } { { "GraphicCard/GraphicCard.vhd" "rp" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/GraphicCard/GraphicCard.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitD GraphicCard:GC\|RegPlay:rp\|DigitD:dig0 " "Info: Elaborating entity \"DigitD\" for hierarchy \"GraphicCard:GC\|RegPlay:rp\|DigitD:dig0\"" {  } { { "GraphicCard/RegPlay.vhd" "dig0" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/GraphicCard/RegPlay.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock3232323232323232323232323232323232323232323232323232323232323232 processorM " "Error: Port \"clock3232323232323232323232323232323232323232323232323232323232323232\" does not exist in macrofunction \"processorM\"" {  } { { "plaketa.vhd" "processorM" { Text "/mnt/data/projects/GITrepos/MIPSnbit/Project/plaketa.vhd" 196 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  45 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 45 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Error: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 13 22:42:34 2009 " "Error: Processing ended: Mon Jul 13 22:42:34 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
