
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18156 
WARNING: [Synth 8-2611] redeclaration of ansi port segment is not allowed [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/hexTo7seg.v:37]
WARNING: [Synth 8-976] segment has already been declared [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/hexTo7seg.v:37]
WARNING: [Synth 8-2654] second declaration of segment ignored [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/hexTo7seg.v:37]
INFO: [Synth 8-994] segment is declared here [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/hexTo7seg.v:25]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 392.957 ; gain = 114.664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/main.v:3]
	Parameter newball bound to: 1'b0 
	Parameter play bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'nGate' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/nGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'nGate' (1#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/nGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'btn' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/btn.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/singlePulser.v:36]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (3#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'btn' (4#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/btn.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/baudrate_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (5#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/baudrate_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/uart_rx.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/uart_rx.v:24]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (6#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/uart_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/uart_tx.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/uart_tx.v:30]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (7#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/uart_tx.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/uart.v:39]
INFO: [Synth 8-6155] done synthesizing module 'uart' (8#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/vga_controller.v:2]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HMAX bound to: 799 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VMAX bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (9#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/vga_controller.v:2]
INFO: [Synth 8-6157] synthesizing module 'pong' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/pong.v:3]
	Parameter X_MAX bound to: 639 - type: integer 
	Parameter Y_MAX bound to: 479 - type: integer 
	Parameter T_WALL_T bound to: 1 - type: integer 
	Parameter T_WALL_B bound to: 8 - type: integer 
	Parameter B_WALL_T bound to: 472 - type: integer 
	Parameter B_WALL_B bound to: 479 - type: integer 
	Parameter PAD_HEIGHT bound to: 72 - type: integer 
	Parameter PAD_VELOCITY bound to: 3 - type: integer 
	Parameter X_PAD_L bound to: 36 - type: integer 
	Parameter X_PAD_R bound to: 42 - type: integer 
	Parameter X_PAD2_L bound to: 597 - type: integer 
	Parameter X_PAD2_R bound to: 603 - type: integer 
	Parameter BALL_SIZE bound to: 8 - type: integer 
	Parameter BALL_VELOCITY_POS bound to: 2 - type: integer 
	Parameter BALL_VELOCITY_NEG bound to: -2 - type: integer 
WARNING: [Synth 8-5788] Register rad_way_reg in module pong is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/pong.v:94]
INFO: [Synth 8-6155] done synthesizing module 'pong' (10#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/pong.v:3]
INFO: [Synth 8-6157] synthesizing module 'pongScore' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/pongScore.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pongScore' (11#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/pongScore.v:3]
INFO: [Synth 8-6157] synthesizing module 'pongTxt' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/pongTxt.v:3]
	Parameter X_MAX bound to: 639 - type: integer 
	Parameter Y_MAX bound to: 479 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/ascii_rom.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/ascii_rom.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (12#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/ascii_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pongTxt' (13#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/pongTxt.v:3]
INFO: [Synth 8-6157] synthesizing module 'quad7seg' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/quad7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7seg' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/hexTo7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7seg' (14#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/hexTo7seg.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/quad7seg.v:66]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/quad7seg.v:66]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/quad7seg.v:66]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/quad7seg.v:66]
INFO: [Synth 8-6155] done synthesizing module 'quad7seg' (15#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/quad7seg.v:23]
WARNING: [Synth 8-3848] Net vgaRed in module/entity main does not have driver. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/main.v:11]
WARNING: [Synth 8-3848] Net vgaBlue in module/entity main does not have driver. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/main.v:12]
WARNING: [Synth 8-3848] Net vgaGreen in module/entity main does not have driver. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/main.v:13]
INFO: [Synth 8-6155] done synthesizing module 'main' (16#1) [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-3331] design pongTxt has unconnected port x[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 434.758 ; gain = 156.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 434.758 ; gain = 156.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 434.758 ; gain = 156.465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/constrs_1/new/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 773.855 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 773.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 773.875 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 773.875 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 773.875 ; gain = 495.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 773.875 ; gain = 495.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 773.875 ; gain = 495.582
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "receiving0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sending0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_25MHz" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v_count_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_delta_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y_delta_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p1_dig1_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p2_dig1_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'bit_addr_reg' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/pongTxt.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'row_addr_reg' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/pongTxt.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'char_addr_reg' [C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.srcs/sources_1/new/pongTxt.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 773.875 ; gain = 495.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 49    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   6 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 20    
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module singlePulser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
Module baudrate_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module uart 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pong 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 6     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 6     
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module pongScore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ascii_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module pongTxt 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
Module nGate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module quad7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "vga_unit/w_25MHz" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nolabel_line62/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nolabel_line62/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nolabel_line49/rx/receiving0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nolabel_line49/rx/data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nolabel_line49/tx/sending0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nolabel_line49/tx/bit_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_unit/v_count_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'nolabel_line86/char_addr_reg[4]' (LD) to 'nolabel_line86/char_addr_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line86/char_addr_reg[6] )
INFO: [Synth 8-3886] merging instance 'nolabel_line62/x_delta_reg_reg[3]' (FDCE) to 'nolabel_line62/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/x_delta_reg_reg[4]' (FDCE) to 'nolabel_line62/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/x_delta_reg_reg[5]' (FDCE) to 'nolabel_line62/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/x_delta_reg_reg[6]' (FDCE) to 'nolabel_line62/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/x_delta_reg_reg[7]' (FDCE) to 'nolabel_line62/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/x_delta_reg_reg[8]' (FDCE) to 'nolabel_line62/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/x_delta_reg_reg[9]' (FDCE) to 'nolabel_line62/x_delta_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/x_delta_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line62/x_delta_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line62/y_delta_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line62/y_delta_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'nolabel_line62/y_delta_reg_reg[2]' (FDCE) to 'nolabel_line62/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/y_delta_reg_reg[3]' (FDCE) to 'nolabel_line62/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/y_delta_reg_reg[4]' (FDCE) to 'nolabel_line62/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/y_delta_reg_reg[5]' (FDCE) to 'nolabel_line62/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/y_delta_reg_reg[6]' (FDCE) to 'nolabel_line62/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/y_delta_reg_reg[7]' (FDCE) to 'nolabel_line62/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/y_delta_reg_reg[8]' (FDCE) to 'nolabel_line62/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[4]' (FDCE) to 'rgb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[5]' (FDCE) to 'rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[6]' (FDCE) to 'rgb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[7]' (FDCE) to 'rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[1]' (FDCE) to 'rgb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[3]' (FDCE) to 'rgb_reg_reg[10]'
WARNING: [Synth 8-3332] Sequential element (nolabel_line86/char_addr_reg[6]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 773.875 ; gain = 495.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------------------------+---------------+----------------+
|Module Name | RTL Object                             | Depth x Width | Implemented As | 
+------------+----------------------------------------+---------------+----------------+
|main        | nolabel_line86/ascii_unit/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+----------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/nolabel_line86/ascii_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 773.875 ; gain = 495.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 815.188 ; gain = 536.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance nolabel_line86/ascii_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 816.230 ; gain = 537.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 816.230 ; gain = 537.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 816.230 ; gain = 537.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 816.230 ; gain = 537.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 816.230 ; gain = 537.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 816.230 ; gain = 537.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 816.230 ; gain = 537.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    52|
|3     |LUT1     |    35|
|4     |LUT2     |    68|
|5     |LUT3     |    50|
|6     |LUT4     |   133|
|7     |LUT5     |    58|
|8     |LUT6     |   117|
|9     |RAMB18E1 |     1|
|10    |FDCE     |   101|
|11    |FDPE     |     8|
|12    |FDRE     |   121|
|13    |LD       |    12|
|14    |IBUF     |     4|
|15    |OBUF     |    26|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |   788|
|2     |  fdivTarget         |nGate           |     2|
|3     |  \genblk1[0].fdiv   |nGate_0         |     2|
|4     |  \genblk1[10].fdiv  |nGate_1         |     2|
|5     |  \genblk1[11].fdiv  |nGate_2         |     2|
|6     |  \genblk1[12].fdiv  |nGate_3         |     2|
|7     |  \genblk1[13].fdiv  |nGate_4         |     2|
|8     |  \genblk1[14].fdiv  |nGate_5         |     2|
|9     |  \genblk1[15].fdiv  |nGate_6         |     2|
|10    |  \genblk1[16].fdiv  |nGate_7         |     2|
|11    |  \genblk1[17].fdiv  |nGate_8         |     2|
|12    |  \genblk1[1].fdiv   |nGate_9         |     2|
|13    |  \genblk1[2].fdiv   |nGate_10        |     2|
|14    |  \genblk1[3].fdiv   |nGate_11        |     2|
|15    |  \genblk1[4].fdiv   |nGate_12        |     2|
|16    |  \genblk1[5].fdiv   |nGate_13        |     2|
|17    |  \genblk1[6].fdiv   |nGate_14        |     2|
|18    |  \genblk1[7].fdiv   |nGate_15        |     2|
|19    |  \genblk1[8].fdiv   |nGate_16        |     2|
|20    |  \genblk1[9].fdiv   |nGate_17        |     2|
|21    |  nolabel_line112    |quad7seg        |     8|
|22    |  nolabel_line49     |uart            |   176|
|23    |    baudrate_gen     |baudrate_gen    |    60|
|24    |    rx               |uart_rx         |    46|
|25    |    tx               |uart_tx         |    44|
|26    |  nolabel_line62     |pong            |   299|
|27    |  nolabel_line76     |pongScore       |    53|
|28    |  nolabel_line86     |pongTxt         |    16|
|29    |    ascii_unit       |ascii_rom       |     4|
|30    |  reset_btn          |btn             |     6|
|31    |    deb_inst         |debounce_19     |     4|
|32    |    pulser_inst      |singlePulser_20 |     2|
|33    |  start_btn          |btn_18          |     6|
|34    |    deb_inst         |debounce        |     4|
|35    |    pulser_inst      |singlePulser    |     2|
|36    |  vga_unit           |vga_controller  |   147|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 816.230 ; gain = 537.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 816.230 ; gain = 198.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 816.230 ; gain = 537.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 40 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 816.230 ; gain = 549.727
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.230 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/iHC/Desktop/2110361HWSYNLAB/pongGame.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 07:10:08 2023...
