INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab4_3_1/lab4_3_1.srcs/sources_1/imports/lab4_3_1/lab2_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab4_3_1/lab4_3_1.srcs/sources_1/imports/lab4_3_1/rca_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/lab4_3_1/lab4_3_1.srcs/sources_1/new/rca_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_dataflow_tb
