-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FIR_Cascade_HLS_FIR_filter_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    FIR_delays_read : IN STD_LOGIC_VECTOR (15 downto 0);
    FIR_delays_read_22 : IN STD_LOGIC_VECTOR (15 downto 0);
    FIR_delays_read_23 : IN STD_LOGIC_VECTOR (15 downto 0);
    FIR_delays_read_24 : IN STD_LOGIC_VECTOR (15 downto 0);
    FIR_delays_write : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of FIR_Cascade_HLS_FIR_filter_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_81B2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000000110110010";
    constant ap_const_lv27_7FFFEB0 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111111010110000";

attribute shreg_extract : string;
    signal FIR_delays_write_read_reg_180 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal FIR_delays_write_read_reg_180_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_write_read_reg_180_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_write_read_reg_180_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_15_reg_186 : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_15_reg_186_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_15_reg_186_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_15_reg_186_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_16_reg_192 : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_16_reg_192_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_16_reg_192_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_16_reg_192_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_17_reg_197 : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_17_reg_197_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_17_reg_197_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_17_reg_197_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_18_reg_203 : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_18_reg_203_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_161_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln66_5_fu_70_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal FIR_delays_read_cast_fu_83_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln61_fu_80_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp2_fu_86_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1_fu_92_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_2_fu_104_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl_fu_100_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl14_fu_112_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp3_fu_116_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_169_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_161_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_169_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_161_ce : STD_LOGIC;
    signal grp_fu_169_ce : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal FIR_delays_read_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_22_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_23_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_24_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_write_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_4_int_reg : STD_LOGIC_VECTOR (15 downto 0);

    component FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mac_muladd_16s_16ns_26s_32_4_0_U111 : component FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 26,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln66_5_fu_70_p0,
        din1 => grp_fu_161_p1,
        din2 => tmp3_fu_116_p2,
        ce => grp_fu_161_ce,
        dout => grp_fu_161_p3);

    ama_addmuladd_16s_16s_10s_32s_32_4_0_U112 : component FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 10,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FIR_delays_read_17_reg_197,
        din1 => FIR_delays_read_15_reg_186,
        din2 => grp_fu_169_p2,
        din3 => grp_fu_161_p3,
        ce => grp_fu_169_ce,
        dout => grp_fu_169_p4);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                FIR_delays_read_15_reg_186 <= FIR_delays_read_24_int_reg;
                FIR_delays_read_15_reg_186_pp0_iter1_reg <= FIR_delays_read_15_reg_186;
                FIR_delays_read_15_reg_186_pp0_iter2_reg <= FIR_delays_read_15_reg_186_pp0_iter1_reg;
                FIR_delays_read_15_reg_186_pp0_iter3_reg <= FIR_delays_read_15_reg_186_pp0_iter2_reg;
                FIR_delays_read_16_reg_192 <= FIR_delays_read_23_int_reg;
                FIR_delays_read_16_reg_192_pp0_iter1_reg <= FIR_delays_read_16_reg_192;
                FIR_delays_read_16_reg_192_pp0_iter2_reg <= FIR_delays_read_16_reg_192_pp0_iter1_reg;
                FIR_delays_read_16_reg_192_pp0_iter3_reg <= FIR_delays_read_16_reg_192_pp0_iter2_reg;
                FIR_delays_read_17_reg_197 <= FIR_delays_read_22_int_reg;
                FIR_delays_read_17_reg_197_pp0_iter1_reg <= FIR_delays_read_17_reg_197;
                FIR_delays_read_17_reg_197_pp0_iter2_reg <= FIR_delays_read_17_reg_197_pp0_iter1_reg;
                FIR_delays_read_17_reg_197_pp0_iter3_reg <= FIR_delays_read_17_reg_197_pp0_iter2_reg;
                FIR_delays_read_18_reg_203 <= FIR_delays_read_int_reg;
                FIR_delays_read_18_reg_203_pp0_iter1_reg <= FIR_delays_read_18_reg_203;
                FIR_delays_write_read_reg_180 <= FIR_delays_write_int_reg;
                FIR_delays_write_read_reg_180_pp0_iter1_reg <= FIR_delays_write_read_reg_180;
                FIR_delays_write_read_reg_180_pp0_iter2_reg <= FIR_delays_write_read_reg_180_pp0_iter1_reg;
                FIR_delays_write_read_reg_180_pp0_iter3_reg <= FIR_delays_write_read_reg_180_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                FIR_delays_read_22_int_reg <= FIR_delays_read_22;
                FIR_delays_read_23_int_reg <= FIR_delays_read_23;
                FIR_delays_read_24_int_reg <= FIR_delays_read_24;
                FIR_delays_read_int_reg <= FIR_delays_read;
                FIR_delays_write_int_reg <= FIR_delays_write;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= grp_fu_169_p4(31 downto 16);
                ap_return_1_int_reg <= FIR_delays_read_17_reg_197_pp0_iter3_reg;
                ap_return_2_int_reg <= FIR_delays_read_16_reg_192_pp0_iter3_reg;
                ap_return_3_int_reg <= FIR_delays_read_15_reg_186_pp0_iter3_reg;
                ap_return_4_int_reg <= FIR_delays_write_read_reg_180_pp0_iter3_reg;
            end if;
        end if;
    end process;
        FIR_delays_read_cast_fu_83_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(FIR_delays_read_18_reg_203_pp0_iter1_reg),17));

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(grp_fu_169_p4, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= grp_fu_169_p4(31 downto 16);
        else 
            ap_return_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_1_assign_proc : process(FIR_delays_read_17_reg_197_pp0_iter3_reg, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= FIR_delays_read_17_reg_197_pp0_iter3_reg;
        else 
            ap_return_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_2_assign_proc : process(FIR_delays_read_16_reg_192_pp0_iter3_reg, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= FIR_delays_read_16_reg_192_pp0_iter3_reg;
        else 
            ap_return_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_3_assign_proc : process(FIR_delays_read_15_reg_186_pp0_iter3_reg, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= FIR_delays_read_15_reg_186_pp0_iter3_reg;
        else 
            ap_return_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_4_assign_proc : process(FIR_delays_write_read_reg_180_pp0_iter3_reg, ap_ce_reg, ap_return_4_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_4 <= ap_return_4_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_4 <= FIR_delays_write_read_reg_180_pp0_iter3_reg;
        else 
            ap_return_4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_161_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_161_ce <= ap_const_logic_1;
        else 
            grp_fu_161_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_161_p1 <= ap_const_lv32_81B2(16 - 1 downto 0);

    grp_fu_169_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_169_ce <= ap_const_logic_1;
        else 
            grp_fu_169_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_169_p2 <= ap_const_lv27_7FFFEB0(10 - 1 downto 0);
        p_shl14_fu_112_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_104_p3),26));

        p_shl_fu_100_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_92_p3),26));

        sext_ln61_fu_80_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(FIR_delays_write_read_reg_180_pp0_iter1_reg),17));

    sext_ln66_5_fu_70_p0 <= FIR_delays_read_23_int_reg;
    tmp2_fu_86_p2 <= std_logic_vector(signed(FIR_delays_read_cast_fu_83_p1) + signed(sext_ln61_fu_80_p1));
    tmp3_fu_116_p2 <= std_logic_vector(signed(p_shl_fu_100_p1) - signed(p_shl14_fu_112_p1));
    tmp_1_fu_92_p3 <= (tmp2_fu_86_p2 & ap_const_lv8_0);
    tmp_2_fu_104_p3 <= (tmp2_fu_86_p2 & ap_const_lv2_0);
end behav;
