`timescale 1 ns / 1 ps
module stimulus_CSM_22bit_pipelined;

	wire    [43:0]  mul_out_pipelined;
	reg     [21:0]  a, b;
	reg             clk, rstn;

	reg     [21:0]  mat_a_input      [0:99];
	reg     [21:0]  mat_b_input      [0:99];
	reg     [43:0]  mat_mult_output  [0:99];
	reg     [43:0]  mat_out;

	integer i, k, err_pipelined;

    CSM_RCA_22bit_pipelined MULT0(.mul(mul_out_pipelined), .a(a), .b(b), .clk(clk), .rstn(rstn));
	// pipeline만 보는 코드
	always #5 clk <= ~clk;

	initial	begin
		clk <= 1; rstn <= 0;
		#12
		rstn <= 1;
		#1050 $stop;
	end

	initial	begin
		$readmemh("a_input.txt", mat_a_input);
		$readmemh("b_input.txt", mat_b_input);
		i = 0;
		#(20);

		for(i = 0; i < 100; i = i + 1)
		begin
			a = mat_a_input[i];
			b = mat_b_input[i];
			#(10);
		end

	end

    initial	begin
		$readmemh("mult_output.txt", mat_mult_output);
        err_pipelined = 0;
		k = 0;
		#(40);

		for(k = 0; k < 100; k = k + 1) begin
			mat_out <= mat_mult_output[k];
			#(2);
			if((mul_out_pipelined != mat_out))
				err_pipelined = err_pipelined + 1;
			#(8);
		end
		$stop;
	end

endmodule
