/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [30:0] celloutsig_0_7z;
  reg [19:0] celloutsig_0_8z;
  reg [4:0] celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  reg [8:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  reg [11:0] celloutsig_1_18z;
  wire [27:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_8z[0] | ~(celloutsig_1_8z[0]);
  assign celloutsig_0_5z = in_data[94] | ~(celloutsig_0_1z);
  assign celloutsig_0_1z = in_data[78] | ~(celloutsig_0_0z[7]);
  assign celloutsig_0_3z = in_data[95] ^ in_data[10];
  assign celloutsig_1_1z = in_data[154] ^ celloutsig_1_0z[10];
  assign celloutsig_1_14z = { celloutsig_1_0z[6:1], celloutsig_1_1z } + { celloutsig_1_10z[3:0], celloutsig_1_8z };
  assign celloutsig_1_15z = { celloutsig_1_11z[9], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z } + { in_data[138:134], celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[44:16], celloutsig_0_4z, celloutsig_0_2z } + { celloutsig_0_0z[10:4], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_0z[13:7] + celloutsig_0_7z[14:8];
  assign celloutsig_1_2z = in_data[170:168] + in_data[110:108];
  assign celloutsig_0_18z = { celloutsig_0_10z[2:1], celloutsig_0_16z, celloutsig_0_14z } === in_data[21:18];
  assign celloutsig_1_11z = { celloutsig_1_3z[9:2], celloutsig_1_2z, celloutsig_1_9z } % { 1'h1, celloutsig_1_3z };
  assign celloutsig_1_4z = celloutsig_1_3z[10:4] % { 1'h1, in_data[176:171] };
  assign celloutsig_0_16z = celloutsig_0_9z[2:0] !== { celloutsig_0_0z[15], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_2z = { in_data[43:41], celloutsig_0_1z } !== in_data[85:82];
  assign celloutsig_1_19z = { celloutsig_1_18z[11:6], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_14z } | { celloutsig_1_0z[19:0], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_10z = celloutsig_0_7z[15:12] | { celloutsig_0_8z[13:11], celloutsig_0_6z };
  assign celloutsig_1_5z = { celloutsig_1_0z[16:7], celloutsig_1_4z } | { celloutsig_1_3z[9:3], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_4z = & in_data[78:74];
  assign celloutsig_0_12z = & { celloutsig_0_6z, in_data[84:79] };
  assign celloutsig_0_22z = & { celloutsig_0_14z, celloutsig_0_8z[19:1], celloutsig_0_3z };
  assign celloutsig_0_26z = | { celloutsig_0_22z, celloutsig_0_20z[6:1], celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_8z[10:8] >> { celloutsig_0_8z[3:2], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[162:142] <<< in_data[124:104];
  assign celloutsig_0_0z = in_data[35:19] - in_data[25:9];
  assign celloutsig_0_20z = { celloutsig_0_9z[3:0], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_18z } - celloutsig_0_7z[19:10];
  assign celloutsig_0_25z = celloutsig_0_20z[9:4] - { celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_1_3z = { in_data[177:169], celloutsig_1_1z, celloutsig_1_1z } - { in_data[178:175], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_2z[1]) | celloutsig_1_2z[0]);
  assign celloutsig_1_7z = ~((celloutsig_1_4z[2] & in_data[123]) | in_data[121]);
  assign celloutsig_0_6z = ~((celloutsig_0_2z & celloutsig_0_5z) | celloutsig_0_3z);
  always_latch
    if (clkin_data[128]) celloutsig_1_8z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_8z = { celloutsig_1_3z[4:3], celloutsig_1_1z };
  always_latch
    if (clkin_data[128]) celloutsig_1_10z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_10z = celloutsig_1_0z[11:3];
  always_latch
    if (!clkin_data[128]) celloutsig_1_18z = 12'h000;
    else if (clkin_data[32]) celloutsig_1_18z = { celloutsig_1_15z[4:0], celloutsig_1_4z };
  always_latch
    if (clkin_data[96]) celloutsig_0_8z = 20'h00000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_8z = { celloutsig_0_7z[29:12], celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_9z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_9z = celloutsig_0_7z[12:8];
  always_latch
    if (!clkin_data[96]) celloutsig_0_15z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_15z = { celloutsig_0_8z[10], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_13z = ~((in_data[150] & celloutsig_1_8z[0]) | (celloutsig_1_5z[16] & celloutsig_1_5z[10]));
  assign celloutsig_0_14z = ~((celloutsig_0_11z[1] & celloutsig_0_9z[3]) | (celloutsig_0_8z[15] & celloutsig_0_13z[1]));
  assign { out_data[139:128], out_data[123:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
