
*** Running vivado
    with args -log oled_ctrl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source oled_ctrl.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source oled_ctrl.tcl -notrace
Command: synth_design -top oled_ctrl -part xc7a200tsbg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1028.211 ; gain = 234.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'oled_ctrl' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ctrl.vhd:24]
INFO: [Synth 8-3491] module 'oled_init' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_init.vhd:13' bound to instance 'Initialize' of component 'oled_init' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ctrl.vhd:67]
INFO: [Synth 8-638] synthesizing module 'oled_init' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_init.vhd:26]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_init.vhd:92]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/spi_ctrl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (1#1) [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/spi_ctrl.vhd:24]
INFO: [Synth 8-3491] module 'delay' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_init.vhd:100]
INFO: [Synth 8-638] synthesizing module 'delay' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'oled_init' (3#1) [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_init.vhd:26]
WARNING: [Synth 8-5640] Port 'temp' is missing in component declaration [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ctrl.vhd:39]
INFO: [Synth 8-3491] module 'oled_ex' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:14' bound to instance 'Example' of component 'oled_ex' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ctrl.vhd:78]
INFO: [Synth 8-638] synthesizing module 'oled_ex' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:25]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:111]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:161]
INFO: [Synth 8-3491] module 'delay' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:170]
INFO: [Synth 8-3491] module 'ascii_rom' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/ascii_rom.vhd:12' bound to instance 'char_lib_comp' of component 'ascii_rom' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:177]
INFO: [Synth 8-638] synthesizing module 'ascii_rom' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/ascii_rom.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ascii_rom' (4#1) [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/ascii_rom.vhd:18]
WARNING: [Synth 8-3848] Net temp_delay_ms in module/entity oled_ex does not have driver. [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'oled_ex' (5#1) [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:25]
INFO: [Synth 8-226] default block is never used [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ctrl.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'oled_ctrl' (6#1) [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ctrl.vhd:24]
WARNING: [Synth 8-3331] design ascii_rom has unconnected port addr[10]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[31]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[30]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[29]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[28]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[27]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[26]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[25]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[24]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[23]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[22]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[21]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[20]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[19]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[18]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[17]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[16]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[15]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[14]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[13]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[12]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[11]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[10]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[9]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[8]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[7]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[6]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[5]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[4]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[3]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[2]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[1]
WARNING: [Synth 8-3331] design oled_ex has unconnected port temp[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.719 ; gain = 307.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1101.719 ; gain = 307.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1101.719 ; gain = 307.914
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1101.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/constrs_1/imports/NVideoTest/Nexys-Video-Master.xdc]
Finished Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/constrs_1/imports/NVideoTest/Nexys-Video-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/constrs_1/imports/NVideoTest/Nexys-Video-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/oled_ctrl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/oled_ctrl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1214.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1214.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1214.336 ; gain = 420.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1214.336 ; gain = 420.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1214.336 ; gain = 420.531
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'spi_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'delay'
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,7][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,8][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,9][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,10][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,11][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,12][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,13][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,14][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,15][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,0][7:0]' into 'current_screen_reg[0,3][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,2][7:0]' into 'current_screen_reg[0,4][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,3][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,4][7:0]' into 'current_screen_reg[0,6][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,5][7:0]' into 'current_screen_reg[0,6][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,6][7:0]' into 'current_screen_reg[0,6][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,7][7:0]' into 'current_screen_reg[0,6][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,8][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,9][7:0]' into 'current_screen_reg[0,6][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,10][7:0]' into 'current_screen_reg[0,6][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,11][7:0]' into 'current_screen_reg[0,6][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,12][7:0]' into 'current_screen_reg[0,6][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,13][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,14][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,15][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,0][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,1][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,2][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,3][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,4][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,5][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,6][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,7][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,8][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,9][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,10][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,11][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,12][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,13][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,14][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,15][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,0][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,1][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,2][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,3][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,4][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,5][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,6][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,7][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,8][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,9][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,10][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,11][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,12][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,13][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,14][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,15][7:0]' into 'current_screen_reg[0,5][7:0]' [D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.srcs/sources_1/imports/rtl/oled_ex.vhd:193]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'oled_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    send |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'spi_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    hold |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
          oledinitialize |                             0010 |                               01
             oledexample |                             0100 |                               10
                    done |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'oled_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1214.336 ; gain = 420.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	  27 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  27 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	  16 Input      3 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 23    
	  28 Input      1 Bit        Muxes := 10    
	  27 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module oled_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module spi_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module delay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module oled_init 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 10    
Module ascii_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module oled_ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  27 Input     11 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	  27 Input      2 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register Example/temp_addr_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,6][0]' (FDE) to 'Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,6][7]' (FDE) to 'Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][7]' (FDE) to 'Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][7]' (FDE) to 'Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][7]' (FDE) to 'Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,1][7]' (FDE) to 'Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][7]' (FDE) to 'Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,3][7]' (FDE) to 'Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,5][7]' (FDE) to 'Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][0]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][0]' (FDE) to 'Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][0]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,1][0]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][0]' (FDE) to 'Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,3][0]' (FDE) to 'Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,5][0]' (FDE) to 'Example/current_screen_reg[0,6][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,6][1]' (FDE) to 'Example/current_screen_reg[0,6][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][1]' (FDE) to 'Example/current_screen_reg[0,6][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][1]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][1]' (FDE) to 'Example/current_screen_reg[0,6][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,1][1]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][1]' (FDE) to 'Example/current_screen_reg[0,6][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,3][1]' (FDE) to 'Example/current_screen_reg[0,6][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,5][1]' (FDE) to 'Example/current_screen_reg[0,6][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,6][2]' (FDE) to 'Example/current_screen_reg[0,6][3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][2]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][2]' (FDE) to 'Example/current_screen_reg[0,6][3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][2]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,1][2]' (FDE) to 'Example/current_screen_reg[0,6][3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][2]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,3][2]' (FDE) to 'Example/current_screen_reg[0,6][3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,5][2]' (FDE) to 'Example/current_screen_reg[0,6][3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,6][3]' (FDE) to 'Example/current_screen_reg[0,6][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][3]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][3]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][3]' (FDE) to 'Example/current_screen_reg[0,6][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,1][3]' (FDE) to 'Example/current_screen_reg[0,6][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][3]' (FDE) to 'Example/current_screen_reg[0,6][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,3][3]' (FDE) to 'Example/current_screen_reg[0,6][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,5][3]' (FDE) to 'Example/current_screen_reg[0,6][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,6][4]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][4]' (FDE) to 'Example/current_screen_reg[0,6][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][4]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][4]' (FDE) to 'Example/current_screen_reg[0,6][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,1][4]' (FDE) to 'Example/current_screen_reg[0,6][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][4]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,3][4]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,5][4]' (FDE) to 'Example/current_screen_reg[0,6][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,6][5]' (FDE) to 'Example/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][5]' (FDE) to 'Example/after_update_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][5]' (FDE) to 'Example/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][5]' (FDE) to 'Example/after_update_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,1][5]' (FDE) to 'Example/after_update_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][5]' (FDE) to 'Example/after_update_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,3][5]' (FDE) to 'Example/after_update_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,5][5]' (FDE) to 'Example/after_update_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,6][6]' (FDE) to 'Example/current_screen_reg[0,4][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][6]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][6]' (FDE) to 'Example/current_screen_reg[0,5][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][6]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[1,1][6]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][6]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,3][6]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/current_screen_reg[0,5][6] )
INFO: [Synth 8-3886] merging instance 'Example/after_char_state_reg[3]' (FDE) to 'Example/after_char_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'Example/after_update_state_reg[4]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/after_update_state_reg[2]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Example/after_update_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/after_char_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Initialize/temp_dc_reg )
WARNING: [Synth 8-3332] Sequential element (Initialize/spi_comp/FSM_onehot_current_state_reg[3]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Initialize/delay_comp/FSM_onehot_current_state_reg[3]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/spi_comp/FSM_onehot_current_state_reg[3]) is unused and will be removed from module oled_ctrl.
WARNING: [Synth 8-3332] Sequential element (Example/delay_comp/FSM_onehot_current_state_reg[3]) is unused and will be removed from module oled_ctrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1214.336 ; gain = 420.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------------------+---------------+----------------+
|Module Name | RTL Object                     | Depth x Width | Implemented As | 
+------------+--------------------------------+---------------+----------------+
|oled_init   | after_state                    | 32x1          | LUT            | 
|oled_init   | after_state                    | 32x5          | LUT            | 
|oled_init   | temp_sdata                     | 32x1          | LUT            | 
|oled_init   | temp_sdata                     | 32x8          | LUT            | 
|oled_ex     | after_state                    | 32x1          | LUT            | 
|oled_ex     | temp_addr                      | 32x1          | LUT            | 
|oled_ctrl   | Initialize/after_state         | 32x5          | LUT            | 
|oled_ctrl   | Initialize/temp_sdata          | 32x8          | LUT            | 
|oled_ctrl   | Initialize/after_state         | 32x1          | LUT            | 
|oled_ctrl   | Initialize/temp_sdata          | 32x1          | LUT            | 
|oled_ctrl   | Example/after_state            | 32x1          | LUT            | 
|oled_ctrl   | Example/temp_addr              | 32x1          | LUT            | 
|oled_ctrl   | Example/char_lib_comp/dout_reg | 1024x8        | Block RAM      | 
+------------+--------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1214.336 ; gain = 420.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1214.336 ; gain = 420.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance Example/char_lib_comp/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1214.336 ; gain = 420.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1219.492 ; gain = 425.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1219.492 ; gain = 425.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1219.492 ; gain = 425.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1219.492 ; gain = 425.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1219.492 ; gain = 425.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1219.492 ; gain = 425.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    18|
|3     |LUT1     |    14|
|4     |LUT2     |    13|
|5     |LUT3     |    32|
|6     |LUT4     |    29|
|7     |LUT5     |    51|
|8     |LUT6     |    46|
|9     |MUXF7    |     2|
|10    |RAMB18E1 |     1|
|11    |FDRE     |   180|
|12    |FDSE     |     9|
|13    |IBUF     |     2|
|14    |OBUF     |     6|
+------+---------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |   404|
|2     |  Example         |oled_ex    |   228|
|3     |    char_lib_comp |ascii_rom  |     5|
|4     |    delay_comp    |delay_0    |    60|
|5     |    spi_comp      |spi_ctrl_1 |    47|
|6     |  Initialize      |oled_init  |   163|
|7     |    delay_comp    |delay      |    61|
|8     |    spi_comp      |spi_ctrl   |    49|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1219.492 ; gain = 425.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1219.492 ; gain = 313.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1219.492 ; gain = 425.688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1231.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1231.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1231.559 ; gain = 780.945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1231.559 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Entertaiment/Programy/VHDL/VHDL/oled_nexys_video/NVideoTest.runs/synth_1/oled_ctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file oled_ctrl_utilization_synth.rpt -pb oled_ctrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 23 19:07:50 2020...
