<?xml version="1.0" ?>
<HDLGen>
	<genFolder>
		<vhdl_folder>Untitled2\VHDL\model</vhdl_folder>
		<vhdl_folder>Untitled2\VHDL\testbench</vhdl_folder>
		<vhdl_folder>Untitled2\VHDL\AMDprj</vhdl_folder>
	</genFolder>
	<projectManager>
		<settings>
			<name>Untitled2</name>
			<location>E:\BE_Project\Project\Project_files\HDLGen_files\HDLGen\Projects</location>
		</settings>
		<EDA>
			<tool>
				<name>Xilinx Vivado</name>
				<dir/>
				<version>2019.1</version>
			</tool>
		</EDA>
		<HDL>
			<language>
				<name>VHDL</name>
			</language>
		</HDL>
	</projectManager>
	<hdlDesign>
		<header>
			<compName>fasd</compName>
			<title>asdf</title>
			<description>asdf</description>
			<authors>asdf</authors>
			<company>dsfg</company>
			<email>asdf</email>
			<date>17/07/2022</date>
		</header>
		<clkAndRst/>
		<entityIOPorts>
			<signal>
				<name>gsdf</name>
				<mode>out</mode>
				<type>std_logic_vector(2 downto 0)</type>
				<description>gsd</description>
			</signal>
		</entityIOPorts>
		<internalSignals>
			<signal>
				<name>sdfg</name>
				<type>std_logic_vector</type>
				<description>sdfg</description>
			</signal>
		</internalSignals>
		<architecture>
			<archName>gsd</archName>
			<process>
				<label>sdfg</label>
				<defaultOutput>gsdf,'0'</defaultOutput>
			</process>
		</architecture>
	</hdlDesign>
</HDLGen>