HADCchip|9.05

# External Libraries:

Ltech_EFXH035A|tech_EFXH035A

Ltech_ngspice|tech_ngspice

# Cell sim_ADCchip_top;1{sch}
Csim_ADCchip_top;1{sch}||schematic|1419906701670|1420847793285||FACET_schematic_page_size()Sa|USER_drawing_designer_name()SSherif
Itech_EFXH035A:AnalysisProcessCorners;1{ic}|Analysis@0||60|44|||D5G4;|ATTR_DEV(D3G1;NPUTX-11;Y-5.5;)I1|ATTR_LOT(D3G1;NPUTX-11;Y-4.5;)S1|ATTR_corners(D3G1;NPX-11;Y2.5;)Stm|ATTR_montecarloruns(D6G1;NPX-11;Y-3.5;)I0|ATTR_nSigma(D3G1;NPX-11;)S3s
Itech_ngspice:VPULSE;1{ic}|VPULSE@0||-85|-24|||D5G4;|ATTR_DC(C14;D6G1;NOLPX4.5;Y-3.5;)S0|ATTR_PER(D6G1;NOLPX4.5;Y-2.5;)S10|ATTR_PW(D6G1;NOLPX4.5;Y-1.5;)S9|ATTR_TD(D6G1;NOLPX4.5;Y1.5;)S1u|ATTR_TF(D6G1;NOLPX4.5;Y-0.5;)S100n|ATTR_TR(D6G1;NOLPX4.5;Y0.5;)S100n|ATTR_V1(D6G1;NOLPX4.5;Y3.5;)S0|ATTR_V2(D6G1;NOLPX4.5;Y2.5;)S0.7
Itech_ngspice:VPULSE;1{ic}|VPULSE@1||25|39|||D5G4;|ATTR_DC(C14;D6G1;NOLPX4.5;Y-3.5;)S0|ATTR_PER(D6G1;NOLPX4.5;Y-2.5;)S10|ATTR_PW(D6G1;NOLPX4.5;Y-1.5;)S9|ATTR_TD(D6G1;NOLPX4.5;Y1.5;)S1u|ATTR_TF(D6G1;NOLPX4.5;Y-0.5;)S100n|ATTR_TR(D6G1;NOLPX4.5;Y0.5;)S100n|ATTR_V1(D6G1;NOLPX4.5;Y3.5;)S0|ATTR_V2(D6G1;NOLPX4.5;Y2.5;)S3.3
Itech_ngspice:VPULSE;1{ic}|VPULSE@2||5|39|||D5G4;|ATTR_DC(C14;D6G1;NOLPX4.5;Y-3.5;)S0|ATTR_PER(D6G1;NOLPX4.5;Y-2.5;)S10|ATTR_PW(D6G1;NOLPX4.5;Y-1.5;)S9|ATTR_TD(D6G1;NOLPX4.5;Y1.5;)S1u|ATTR_TF(D6G1;NOLPX4.5;Y-0.5;)S100n|ATTR_TR(D6G1;NOLPX4.5;Y0.5;)S100n|ATTR_V1(D6G1;NOLPX4.5;Y3.5;)S0|ATTR_V2(D6G1;NOLPX4.5;Y2.5;)S1.2
Itech_ngspice:VPULSE;1{ic}|V_CLK|D5G1;|-70|-24|||D5G4;|ATTR_DC(C14;D6G1;NOLPX4.5;Y-3.5;)S0|ATTR_PER(D6G1;NOLPX4.5;Y-2.5;)S1u|ATTR_PW(D6G1;NOLPX4.5;Y-1.5;)S490n|ATTR_TD(D6G1;NOLPX4.5;Y1.5;)S10u|ATTR_TF(D6G1;NOLPX4.5;Y-0.5;)S10n|ATTR_TR(D6G1;NOLPX4.5;Y0.5;)S10n|ATTR_V1(D6G1;NOLPX4.5;Y3.5;)S0|ATTR_V2(D6G1;NOLPX4.5;Y2.5;)S3.3
Itech_ngspice:VPULSE;1{ic}|V_RESB|D5G1;|-40|-24|||D5G4;|ATTR_DC(C14;D6G1;NOLPX4.5;Y-3.5;)S0|ATTR_PER(D6G1;NOLPX4.5;Y-2.5;)S11|ATTR_PW(D6G1;NOLPX4.5;Y-1.5;)S10|ATTR_TD(D6G1;NOLPX4.5;Y1.5;)S12.75u|ATTR_TF(D6G1;NOLPX4.5;Y-0.5;)S10n|ATTR_TR(D6G1;NOLPX4.5;Y0.5;)S10n|ATTR_V1(D6G1;NOLPX4.5;Y3.5;)S0|ATTR_V2(D6G1;NOLPX4.5;Y2.5;)S3.3
Itech_ngspice:VPULSE;1{ic}|V_START|D5G1;|-55|-24|||D5G4;|ATTR_DC(C14;D6G1;NOLPX4.5;Y-3.5;)S0|ATTR_PER(D6G1;NOLPX4.5;Y-2.5;)S10|ATTR_PW(D6G1;NOLPX4.5;Y-1.5;)S3u|ATTR_TD(D6G1;NOLPX4.5;Y1.5;)S14.75u|ATTR_TF(D6G1;NOLPX4.5;Y-0.5;)S10n|ATTR_TR(D6G1;NOLPX4.5;Y0.5;)S10n|ATTR_V1(D6G1;NOLPX4.5;Y3.5;)S0|ATTR_V2(D6G1;NOLPX4.5;Y2.5;)S3.3
IADCchip_top;1{ic}|adc|D5G1;|-25|20|||D5G4;
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||30.5|5||||
NOff-Page|conn@1||30.5|0||||
Itech_ngspice:dotOPTIONS;1{ic}|dotOPTIO@1||61|17.25|||D5G4;|ATTR_options(D3G1;PUTX-5.5;Y-1;)Sreltol=0.01
Itech_ngspice:dotTRAN_UIC;1{ic}|dotTRAN_@0||62.5|26|||D5G4;|ATTR_tmax(D3G1;NPUTY-1.5;)S""|ATTR_tstart(D3G1;NPUTX-6;Y0.5;)I0|ATTR_tstep(D3G1;NPUTX-6;Y-1.5;)S10n|ATTR_tstop(D3G1;NPUTX-6;Y-0.5;)S40u
NGround|gnd@1||25|18||||
NGround|gnd@2||-85|-33.5||||
NWire_Pin|pin@27||25|30||||
NWire_Pin|pin@28||5|30||||
NWire_Pin|pin@29||5|45||||
NWire_Pin|pin@30||0|45||||
NWire_Pin|pin@31||25|50||||
NWire_Pin|pin@32||-10|50||||
NWire_Pin|pin@33||-15|30||||
NWire_Pin|pin@34||-10|30||||
NWire_Pin|pin@35||-85|4.5||||
NWire_Pin|pin@36||-85|5||||
NWire_Pin|pin@39||-70|-0.5||||
NWire_Pin|pin@40||-70|0||||
NWire_Pin|pin@43||-55|-5||||
NWire_Pin|pin@46||-40|-10||||
NWire_Pin|pin@47||-15|-30.5||||
NWire_Pin|pin@48||-85|-30.5||||
NWire_Pin|pin@49||-10|-30.5||||
NWire_Pin|pin@50||-40|-30.5||||
NWire_Pin|pin@51||-55|-30.5||||
NWire_Pin|pin@52||-70|-30.5||||
Awire|clock|D5G1;||S0|adc|XCLOCK|-30|0|pin@40||-70|0
Awire|in|D5G1;||S0|adc|XIN|-30|5|pin@36||-85|5
Awire|net@40|||S2700|gnd@1||25|20|pin@27||25|30
Awire|net@41|||S0|pin@27||25|30|pin@28||5|30
Awire|net@42|||S900|pin@28||5|30|adc|XVREFL|5|25
Awire|net@44|||S900|VPULSE@2|N2|5|35|pin@28||5|30
Awire|net@45|||S2700|VPULSE@2|N1|5|43|pin@29||5|45
Awire|net@46|||S0|pin@29||5|45|pin@30||0|45
Awire|net@48|||S900|VPULSE@1|N2|25|35|pin@27||25|30
Awire|net@49|||S2700|VPULSE@1|N1|25|43|pin@31||25|50
Awire|net@52|||S2700|adc|VDD|-15|25|pin@33||-15|30
Awire|net@53|||S900|pin@32||-10|50|pin@34||-10|30
Awire|net@54|||S900|pin@34||-10|30|adc|VDDA|-10|25
Awire|net@55|||S1800|pin@33||-15|30|pin@34||-10|30
Awire|net@56|||S2700|VPULSE@0|N1|-85|-20|pin@35||-85|4.5
Awire|net@57|||S2700|pin@35||-85|4.5|pin@36||-85|5
Awire|net@60|||S2700|V_CLK|N1|-70|-20|pin@39||-70|-0.5
Awire|net@61|||S2700|pin@39||-70|-0.5|pin@40||-70|0
Awire|net@65|||S2700|V_START|N1|-55|-20|pin@43||-55|-5
Awire|net@69|||S2700|V_RESB|N1|-40|-20|pin@46||-40|-10
Awire|net@71|||S900|adc|VSS|-15|-25|pin@47||-15|-30.5
Awire|net@72|||900|VPULSE@0|N2|-85|-28|pin@48||-85|-30.5
Awire|net@73|||900|pin@48||-85|-30.5|gnd@2||-85|-31.5
Awire|net@75|||S900|adc|VSSA|-10|-25|pin@49||-10|-30.5
Awire|net@76|||S0|pin@49||-10|-30.5|pin@47||-15|-30.5
Awire|net@77|||S0|pin@47||-15|-30.5|pin@50||-40|-30.5
Awire|net@79|||S900|V_RESB|N2|-40|-28|pin@50||-40|-30.5
Awire|net@80|||S0|pin@50||-40|-30.5|pin@51||-55|-30.5
Awire|net@82|||S900|V_START|N2|-55|-28|pin@51||-55|-30.5
Awire|net@83|||S0|pin@51||-55|-30.5|pin@52||-70|-30.5
Awire|net@84|||S0|pin@52||-70|-30.5|pin@48||-85|-30.5
Awire|net@85|||S900|V_CLK|N2|-70|-28|pin@52||-70|-30.5
Awire|net@86|||S1800|adc|XEOC|20|0|conn@1|a|28.5|0
Abus|net@87|||IJ0|conn@0|a|28.5|5|adc|XDOUT[9:0]|20|5
Awire|resb|D5G1;||S1800|pin@46||-40|-10|adc|XRESB|-30|-10
Awire|start|D5G1;||S1800|pin@43||-55|-5|adc|XSTART|-30|-5
Awire|vdd|D5G1;||S0|pin@31||25|50|pin@32||-10|50
Awire|vrefh|D5G1;||S900|pin@30||0|45|adc|XVREFH|0|25
Edout[9:0]||D5G2;X5.5;|conn@0|y|O
Eeoc||D5G2;X2;|conn@1|y|O
X
