--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml disp_mux_test.twx disp_mux_test.ncd -o disp_mux_test.twr
disp_mux_test.pcf -ucf disp_mux_test.ucf

Design file:              disp_mux_test.ncd
Physical constraint file: disp_mux_test.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock crap
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    2.166(R)|    0.581(R)|crap_BUFGP        |   0.000|
btn<1>      |    1.996(R)|    0.480(R)|crap_BUFGP        |   0.000|
btn<2>      |    2.143(R)|    0.878(R)|crap_BUFGP        |   0.000|
poop        |    1.816(R)|    0.756(R)|crap_BUFGP        |   0.000|
sw<0>       |    1.917(R)|    0.498(R)|crap_BUFGP        |   0.000|
sw<1>       |    1.396(R)|    0.904(R)|crap_BUFGP        |   0.000|
sw<2>       |    1.606(R)|    0.729(R)|crap_BUFGP        |   0.000|
sw<3>       |    1.375(R)|    0.779(R)|crap_BUFGP        |   0.000|
sw<4>       |    0.771(R)|    1.151(R)|crap_BUFGP        |   0.000|
sw<5>       |    1.026(R)|    1.197(R)|crap_BUFGP        |   0.000|
sw<6>       |    0.941(R)|    0.861(R)|crap_BUFGP        |   0.000|
sw<7>       |    0.809(R)|    0.907(R)|crap_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock crap to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |   10.061(R)|crap_BUFGP        |   0.000|
an<2>       |   11.020(R)|crap_BUFGP        |   0.000|
an<3>       |   11.720(R)|crap_BUFGP        |   0.000|
sseg<0>     |   11.921(R)|crap_BUFGP        |   0.000|
sseg<1>     |   12.533(R)|crap_BUFGP        |   0.000|
sseg<2>     |   11.668(R)|crap_BUFGP        |   0.000|
sseg<3>     |   11.217(R)|crap_BUFGP        |   0.000|
sseg<4>     |   11.028(R)|crap_BUFGP        |   0.000|
sseg<5>     |   11.265(R)|crap_BUFGP        |   0.000|
sseg<6>     |   11.708(R)|crap_BUFGP        |   0.000|
sseg<7>     |   11.912(R)|crap_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock crap
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
crap           |    4.130|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 31 12:53:06 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



