0.7
2020.2
Oct 19 2021
03:16:22
D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab5/simulation_models/simulation_models.sim/sim_1/synth/timing/xsim/tb_main_lut_time_synth.v,1649621430,verilog,,D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab5/simulation_models/simulation_models.srcs/sim_1/new/tb_main_lut.v,,blk_mem_gen_0;blk_mem_gen_generic_cstr;blk_mem_gen_prim_width;blk_mem_gen_prim_wrapper_init;blk_mem_gen_top;blk_mem_gen_v8_4_5;blk_mem_gen_v8_4_5_synth;glbl;main_lut,,,,,,,,
D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab5/simulation_models/simulation_models.srcs/sim_1/new/tb_main_lut.v,1649620401,verilog,,,,tb_main_lut,,,,,,,,
