$date
	Sat Sep 22 14:11:16 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralDecoder $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # enable $end
$var wire 1 $ out3 $end
$var wire 1 % out2 $end
$var wire 1 & out1 $end
$var wire 1 ' out0 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 ( out3 $end
$var wire 1 ) out2 $end
$var wire 1 * out1 $end
$var wire 1 + out0 $end
$var reg 1 , addr0 $end
$var reg 1 - addr1 $end
$var reg 1 . enable $end
$scope module decoder $end
$var wire 1 , address0 $end
$var wire 1 / address0andAddress1 $end
$var wire 1 0 address0andnAddress1 $end
$var wire 1 1 address0norAddress1 $end
$var wire 1 - address1 $end
$var wire 1 . enable $end
$var wire 1 2 nAddress0 $end
$var wire 1 3 nAddress0andAddress1 $end
$var wire 1 4 nAddress1 $end
$var wire 1 + out0 $end
$var wire 1 * out1 $end
$var wire 1 ) out2 $end
$var wire 1 ( out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x4
x3
x2
x1
x0
x/
0.
0-
0,
x+
x*
x)
x(
x'
x&
x%
x$
z#
z"
z!
$end
#50000
14
12
0(
0)
0*
0+
0/
03
00
11
#1000000
1,
#1050000
02
01
10
#2000000
1-
0,
#2050000
04
12
00
#2100000
13
#3000000
1,
#3050000
02
1/
#3100000
03
#4000000
0-
0,
1.
#4050000
14
12
11
0/
1(
#4100000
1+
0(
#5000000
1,
#5050000
02
01
10
#5100000
0+
1*
#6000000
1-
0,
#6050000
04
12
00
#6100000
13
0*
#6150000
1)
#7000000
1,
#7050000
02
1/
#7100000
03
1(
#7150000
0)
#8000000
