package freechips.rocketchip.uintr

import chisel3._

/**
  * Top module for zynq fpga, which will be wrapped with SoC block design.
  */
class ZynqTop(implicit p: Parameters) extends Module {
  // TODO
}