<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>v_tpg</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.378</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>2924</FF>
            <LUT>6729</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_AWVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWADDR</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WDATA</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WSTRB</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARADDR</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RDATA</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RRESP</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BRESP</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>v_tpg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>v_tpg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>v_tpg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDATA</name>
            <Object>s_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TVALID</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TREADY</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDEST</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TKEEP</name>
            <Object>s_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TSTRB</name>
            <Object>s_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TUSER</name>
            <Object>s_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TLAST</name>
            <Object>s_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TID</name>
            <Object>s_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fid_in</name>
            <Object>fid_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDATA</name>
            <Object>m_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TVALID</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TREADY</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDEST</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TKEEP</name>
            <Object>m_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TSTRB</name>
            <Object>m_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TUSER</name>
            <Object>m_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TLAST</name>
            <Object>m_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TID</name>
            <Object>m_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fid</name>
            <Object>fid</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>v_tpg</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_reg_unsigned_short_s_fu_421</InstName>
                    <ModuleName>reg_unsigned_short_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>421</ID>
                </Instance>
                <Instance>
                    <InstName>grp_v_tpgHlsDataFlow_fu_287</InstName>
                    <ModuleName>v_tpgHlsDataFlow</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>287</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>AXIvideo2MultiPixStream_U0</InstName>
                            <ModuleName>AXIvideo2MultiPixStream</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>184</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_s_fu_261</InstName>
                                    <ModuleName>reg_unsigned_short_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>261</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_s_fu_267</InstName>
                                    <ModuleName>reg_unsigned_short_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>267</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>185</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_width</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>205</ID>
                                    <BindInstances>j_4_fu_256_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_235</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>235</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i_4_fu_335_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tpgBackground_U0</InstName>
                            <ModuleName>tpgBackground</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>211</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357</InstName>
                                    <ModuleName>tpgBackground_Pipeline_VITIS_LOOP_520_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>357</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_reg_ap_uint_10_s_fu_1763</InstName>
                                            <ModuleName>reg_ap_uint_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>1763</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln1530_fu_1551_p2 add_ln840_1_fu_1569_p2 sub_ln841_1_fu_1613_p2 add_ln1548_fu_1629_p2 add_ln840_4_fu_1651_p2 sub_ln841_4_fu_1695_p2 add_ln1548_1_fu_1711_p2 add_ln840_8_fu_1733_p2 add_ln840_2_fu_2266_p2 sub_ln841_2_fu_2318_p2 add_ln840_5_fu_2336_p2 sub_ln841_5_fu_2364_p2 add_ln840_7_fu_2382_p2 add_ln1348_fu_1877_p2 add_ln840_fu_1899_p2 sub_ln841_fu_1943_p2 add_ln1367_fu_1959_p2 add_ln840_3_fu_1981_p2 sub_ln841_3_fu_2025_p2 add_ln1367_1_fu_2041_p2 add_ln840_6_fu_2063_p2 ret_V_fu_2464_p2 add_ln186_fu_2475_p2 sub_ln186_fu_2485_p2 add_ln1212_fu_2500_p2 ret_V_5_fu_2548_p2 add_ln186_1_fu_2559_p2 sub_ln186_1_fu_2569_p2 add_ln1212_1_fu_2584_p2 x_3_fu_2183_p2 tpgBarSelYuv_y_U tpgBarSelYuv_u_U tpgBarSelYuv_v_U tpgBarSelRgb_r_U tpgBarSelRgb_g_U tpgBarSelRgb_b_U tpgTartanBarArray_U tpgCheckerBoardArray_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln1196_fu_643_p2 add_ln1328_fu_659_p2 add_ln214_fu_675_p2 add_ln1329_fu_681_p2 add_ln1496_fu_701_p2 sub40_i_fu_707_p2 add_ln1404_fu_720_p2 add_ln518_fu_759_p2 add_ln705_fu_813_p2 blkYuv_U whiYuv_U blkYuv_1_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>MultiPixStream2AXIvideo_U0</InstName>
                            <ModuleName>MultiPixStream2AXIvideo</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>309</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_149</InstName>
                                    <ModuleName>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>149</ID>
                                    <BindInstances>j_2_fu_296_p2 counter</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_fu_205_p2 i_2_fu_261_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>srcYUV_U ovrlayYUV_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln457_fu_437_p2 add_ln462_fu_468_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>reg_unsigned_short_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.333 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.333 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>33</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start</Name>
            <Loops>
                <loop_wait_for_start/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>0.427</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.666 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.666 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_start>
                        <Name>loop_wait_for_start</Name>
                        <Slack>2.43</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_start>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_width</Name>
            <Loops>
                <loop_width/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.403</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.836 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_width>
                        <Name>loop_width</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2048</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 2049</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 6.829 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_width>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>127</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1550</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_256_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:805" URAM="0" VARIABLE="j_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol</Name>
            <Loops>
                <loop_wait_for_eol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>0.854</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.666 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.666 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_eol>
                        <Name>loop_wait_for_eol</Name>
                        <Slack>2.43</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_eol>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream</Name>
            <Loops>
                <loop_height/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.378</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>4447446</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.823 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 4447446</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height>
                        <Name>loop_height</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 4447440</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 14.823 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>7</min>
                                <max>2059</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>7 ~ 2059</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205</Instance>
                            <Instance>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_235</Instance>
                        </InstanceList>
                    </loop_height>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>367</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1893</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_335_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:800" URAM="0" VARIABLE="i_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reg_ap_uint_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.333 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.333 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>tpgBackground_Pipeline_VITIS_LOOP_520_2</Name>
            <Loops>
                <VITIS_LOOP_520_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.250</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_520_2>
                        <Name>VITIS_LOOP_520_2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_reg_ap_uint_10_s_fu_1763</Instance>
                        </InstanceList>
                    </VITIS_LOOP_520_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1074</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2669</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1530_fu_1551_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1530" URAM="0" VARIABLE="add_ln1530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_1_fu_1569_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln841_1_fu_1613_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:841" URAM="0" VARIABLE="sub_ln841_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_fu_1629_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1548" URAM="0" VARIABLE="add_ln1548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_4_fu_1651_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln841_4_fu_1695_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:841" URAM="0" VARIABLE="sub_ln841_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_1_fu_1711_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1548" URAM="0" VARIABLE="add_ln1548_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_8_fu_1733_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_2_fu_2266_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln841_2_fu_2318_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:841" URAM="0" VARIABLE="sub_ln841_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_5_fu_2336_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln841_5_fu_2364_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:841" URAM="0" VARIABLE="sub_ln841_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_7_fu_2382_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1348_fu_1877_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1348" URAM="0" VARIABLE="add_ln1348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_1899_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln841_fu_1943_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:841" URAM="0" VARIABLE="sub_ln841"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1367_fu_1959_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367" URAM="0" VARIABLE="add_ln1367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_3_fu_1981_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln841_3_fu_2025_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:841" URAM="0" VARIABLE="sub_ln841_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1367_1_fu_2041_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367" URAM="0" VARIABLE="add_ln1367_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_6_fu_2063_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_2464_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_2475_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln186_fu_2485_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186" URAM="0" VARIABLE="sub_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1212_fu_2500_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1212" URAM="0" VARIABLE="add_ln1212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_5_fu_2548_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_1_fu_2559_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln186_1_fu_2569_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186" URAM="0" VARIABLE="sub_ln186_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1212_1_fu_2584_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1212" URAM="0" VARIABLE="add_ln1212_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_520_2" OPTYPE="add" PRAGMA="" RTLNAME="x_3_fu_2183_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:520" URAM="0" VARIABLE="x_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="tpgBarSelYuv_y_U" SOURCE="" URAM="0" VARIABLE="tpgBarSelYuv_y"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="tpgBarSelYuv_u_U" SOURCE="" URAM="0" VARIABLE="tpgBarSelYuv_u"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="tpgBarSelYuv_v_U" SOURCE="" URAM="0" VARIABLE="tpgBarSelYuv_v"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="tpgBarSelRgb_r_U" SOURCE="" URAM="0" VARIABLE="tpgBarSelRgb_r"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="tpgBarSelRgb_g_U" SOURCE="" URAM="0" VARIABLE="tpgBarSelRgb_g"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="tpgBarSelRgb_b_U" SOURCE="" URAM="0" VARIABLE="tpgBarSelRgb_b"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="tpgTartanBarArray_U" SOURCE="" URAM="0" VARIABLE="tpgTartanBarArray"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="tpgCheckerBoardArray_U" SOURCE="" URAM="0" VARIABLE="tpgCheckerBoardArray"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tpgBackground</Name>
            <Loops>
                <VITIS_LOOP_518_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.250</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_518_1>
                        <Name>VITIS_LOOP_518_1</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357</Instance>
                        </InstanceList>
                    </VITIS_LOOP_518_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1500</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3160</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1196_fu_643_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196" URAM="0" VARIABLE="add_ln1196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1328_fu_659_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1328" URAM="0" VARIABLE="add_ln1328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_675_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1329_fu_681_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1329" URAM="0" VARIABLE="add_ln1329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1496_fu_701_p2" SOURCE="D:/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496" URAM="0" VARIABLE="add_ln1496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub40_i_fu_707_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196" URAM="0" VARIABLE="sub40_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1404_fu_720_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404" URAM="0" VARIABLE="add_ln1404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_518_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln518_fu_759_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518" URAM="0" VARIABLE="add_ln518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln705_fu_813_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705" URAM="0" VARIABLE="add_ln705"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="blkYuv_U" SOURCE="" URAM="0" VARIABLE="blkYuv"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="whiYuv_U" SOURCE="" URAM="0" VARIABLE="whiYuv"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="blkYuv_1_U" SOURCE="" URAM="0" VARIABLE="blkYuv_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2</Name>
            <Loops>
                <VITIS_LOOP_936_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.615</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.836 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_936_2>
                        <Name>VITIS_LOOP_936_2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2048</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 2048</Latency>
                        <AbsoluteTimeLatency>3.333 ns ~ 6.826 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_936_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>343</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_936_2" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_296_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936" URAM="0" VARIABLE="j_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_936_2" OPTYPE="add" PRAGMA="" RTLNAME="counter" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:960" URAM="0" VARIABLE="add_ln960"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MultiPixStream2AXIvideo</Name>
            <Loops>
                <VITIS_LOOP_934_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.615</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>4436641</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.787 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 4436641</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_934_1>
                        <Name>VITIS_LOOP_934_1</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 4436640</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 14.787 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>2054</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 2054</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_149</Instance>
                        </InstanceList>
                    </VITIS_LOOP_934_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>142</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>532</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_205_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:883" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_934_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_261_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:934" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_tpgHlsDataFlow</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.378</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>2209</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5749</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcYUV_U" SOURCE="" URAM="0" VARIABLE="srcYUV"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ovrlayYUV_U" SOURCE="" URAM="0" VARIABLE="ovrlayYUV"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_tpg</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.378</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>2924</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6729</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln457_fu_437_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:457" URAM="0" VARIABLE="add_ln457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln462_fu_468_p2" SOURCE="E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/exdes_v_tpg_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:462" URAM="0" VARIABLE="add_ln462"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>srcYUV_U</Name>
            <ParentInst>grp_v_tpgHlsDataFlow_fu_287</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ovrlayYUV_U</Name>
            <ParentInst>grp_v_tpgHlsDataFlow_fu_287</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_export library="ip" vendor="xilinx.com" version="8.2"/>
        <config_rtl module_prefix="exdes_v_tpg_0_"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="s_axis_video" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;48&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_video" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="height" index="1" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="width" index="2" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="field_id" index="3" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="field_id" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fid_in" index="4" direction="in" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="fid_in" name="fid_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="passthruStartX" index="5" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="passthruStartX" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="passthruStartY" index="6" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="passthruStartY" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="passthruEndX" index="7" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="passthruEndX" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="passthruEndY" index="8" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="passthruEndY" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="enableInput" index="9" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="enableInput" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bckgndId" index="10" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="bckgndId" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ovrlayId" index="11" direction="unused" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ovrlayId" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="maskId" index="12" direction="unused" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="maskId" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="motionSpeed" index="13" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="motionSpeed" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="colorFormat" index="14" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="colorFormat" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="crossHairX" index="15" direction="unused" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="crossHairX" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="crossHairY" index="16" direction="unused" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="crossHairY" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ZplateHorContStart" index="17" direction="unused" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ZplateHorContStart" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ZplateHorContDelta" index="18" direction="unused" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ZplateHorContDelta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ZplateVerContStart" index="19" direction="unused" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ZplateVerContStart" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ZplateVerContDelta" index="20" direction="unused" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ZplateVerContDelta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="boxSize" index="21" direction="unused" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="boxSize" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="boxColorR" index="22" direction="unused" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="boxColorR" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="boxColorG" index="23" direction="unused" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="boxColorG" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="boxColorB" index="24" direction="unused" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="boxColorB" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dpDynamicRange" index="25" direction="unused" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="dpDynamicRange" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dpYUVCoef" index="26" direction="unused" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="dpYUVCoef" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bck_motion_en" index="27" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="bck_motion_en" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_video" index="28" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;48&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_video" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fid" index="29" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="fid" name="fid" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_CTRL_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_CTRL_ARADDR</port>
                <port>s_axi_CTRL_ARREADY</port>
                <port>s_axi_CTRL_ARVALID</port>
                <port>s_axi_CTRL_AWADDR</port>
                <port>s_axi_CTRL_AWREADY</port>
                <port>s_axi_CTRL_AWVALID</port>
                <port>s_axi_CTRL_BREADY</port>
                <port>s_axi_CTRL_BRESP</port>
                <port>s_axi_CTRL_BVALID</port>
                <port>s_axi_CTRL_RDATA</port>
                <port>s_axi_CTRL_RREADY</port>
                <port>s_axi_CTRL_RRESP</port>
                <port>s_axi_CTRL_RVALID</port>
                <port>s_axi_CTRL_WDATA</port>
                <port>s_axi_CTRL_WREADY</port>
                <port>s_axi_CTRL_WSTRB</port>
                <port>s_axi_CTRL_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="height" access="W" description="Data signal of height" range="32">
                    <fields>
                        <field offset="0" width="16" name="height" access="W" description="Bit 15 to 0 of height"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="width" access="W" description="Data signal of width" range="32">
                    <fields>
                        <field offset="0" width="16" name="width" access="W" description="Bit 15 to 0 of width"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="bckgndId" access="W" description="Data signal of bckgndId" range="32">
                    <fields>
                        <field offset="0" width="8" name="bckgndId" access="W" description="Bit 7 to 0 of bckgndId"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="ovrlayId" access="W" description="Data signal of ovrlayId" range="32">
                    <fields>
                        <field offset="0" width="8" name="ovrlayId" access="W" description="Bit 7 to 0 of ovrlayId"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="maskId" access="W" description="Data signal of maskId" range="32">
                    <fields>
                        <field offset="0" width="8" name="maskId" access="W" description="Bit 7 to 0 of maskId"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="motionSpeed" access="W" description="Data signal of motionSpeed" range="32">
                    <fields>
                        <field offset="0" width="8" name="motionSpeed" access="W" description="Bit 7 to 0 of motionSpeed"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="colorFormat" access="W" description="Data signal of colorFormat" range="32">
                    <fields>
                        <field offset="0" width="8" name="colorFormat" access="W" description="Bit 7 to 0 of colorFormat"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="crossHairX" access="W" description="Data signal of crossHairX" range="32">
                    <fields>
                        <field offset="0" width="16" name="crossHairX" access="W" description="Bit 15 to 0 of crossHairX"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="crossHairY" access="W" description="Data signal of crossHairY" range="32">
                    <fields>
                        <field offset="0" width="16" name="crossHairY" access="W" description="Bit 15 to 0 of crossHairY"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x58" name="ZplateHorContStart" access="W" description="Data signal of ZplateHorContStart" range="32">
                    <fields>
                        <field offset="0" width="16" name="ZplateHorContStart" access="W" description="Bit 15 to 0 of ZplateHorContStart"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="ZplateHorContDelta" access="W" description="Data signal of ZplateHorContDelta" range="32">
                    <fields>
                        <field offset="0" width="16" name="ZplateHorContDelta" access="W" description="Bit 15 to 0 of ZplateHorContDelta"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="ZplateVerContStart" access="W" description="Data signal of ZplateVerContStart" range="32">
                    <fields>
                        <field offset="0" width="16" name="ZplateVerContStart" access="W" description="Bit 15 to 0 of ZplateVerContStart"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x70" name="ZplateVerContDelta" access="W" description="Data signal of ZplateVerContDelta" range="32">
                    <fields>
                        <field offset="0" width="16" name="ZplateVerContDelta" access="W" description="Bit 15 to 0 of ZplateVerContDelta"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x78" name="boxSize" access="W" description="Data signal of boxSize" range="32">
                    <fields>
                        <field offset="0" width="16" name="boxSize" access="W" description="Bit 15 to 0 of boxSize"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x80" name="boxColorR" access="W" description="Data signal of boxColorR" range="32">
                    <fields>
                        <field offset="0" width="16" name="boxColorR" access="W" description="Bit 15 to 0 of boxColorR"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x88" name="boxColorG" access="W" description="Data signal of boxColorG" range="32">
                    <fields>
                        <field offset="0" width="16" name="boxColorG" access="W" description="Bit 15 to 0 of boxColorG"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x90" name="boxColorB" access="W" description="Data signal of boxColorB" range="32">
                    <fields>
                        <field offset="0" width="16" name="boxColorB" access="W" description="Bit 15 to 0 of boxColorB"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x98" name="enableInput" access="W" description="Data signal of enableInput" range="32">
                    <fields>
                        <field offset="0" width="8" name="enableInput" access="W" description="Bit 7 to 0 of enableInput"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa0" name="passthruStartX" access="W" description="Data signal of passthruStartX" range="32">
                    <fields>
                        <field offset="0" width="16" name="passthruStartX" access="W" description="Bit 15 to 0 of passthruStartX"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa8" name="passthruStartY" access="W" description="Data signal of passthruStartY" range="32">
                    <fields>
                        <field offset="0" width="16" name="passthruStartY" access="W" description="Bit 15 to 0 of passthruStartY"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb0" name="passthruEndX" access="W" description="Data signal of passthruEndX" range="32">
                    <fields>
                        <field offset="0" width="16" name="passthruEndX" access="W" description="Bit 15 to 0 of passthruEndX"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb8" name="passthruEndY" access="W" description="Data signal of passthruEndY" range="32">
                    <fields>
                        <field offset="0" width="16" name="passthruEndY" access="W" description="Bit 15 to 0 of passthruEndY"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc0" name="dpDynamicRange" access="W" description="Data signal of dpDynamicRange" range="32">
                    <fields>
                        <field offset="0" width="8" name="dpDynamicRange" access="W" description="Bit 7 to 0 of dpDynamicRange"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc8" name="dpYUVCoef" access="W" description="Data signal of dpYUVCoef" range="32">
                    <fields>
                        <field offset="0" width="8" name="dpYUVCoef" access="W" description="Bit 7 to 0 of dpYUVCoef"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd0" name="field_id" access="W" description="Data signal of field_id" range="32">
                    <fields>
                        <field offset="0" width="16" name="field_id" access="W" description="Bit 15 to 0 of field_id"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd8" name="bck_motion_en" access="W" description="Data signal of bck_motion_en" range="32">
                    <fields>
                        <field offset="0" width="16" name="bck_motion_en" access="W" description="Bit 15 to 0 of bck_motion_en"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="field_id"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="passthruStartX"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="168" argName="passthruStartY"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="176" argName="passthruEndX"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="passthruEndY"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="152" argName="enableInput"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="bckgndId"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="ovrlayId"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="maskId"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="motionSpeed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="colorFormat"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="crossHairX"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="crossHairY"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="ZplateHorContStart"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="ZplateHorContDelta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="ZplateVerContStart"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="ZplateVerContDelta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="boxSize"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="boxColorR"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="boxColorG"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144" argName="boxColorB"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="192" argName="dpDynamicRange"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="200" argName="dpYUVCoef"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="216" argName="bck_motion_en"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL:s_axis_video:m_axis_video</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="s_axis_video" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="48" portPrefix="s_axis_video_">
            <ports>
                <port>s_axis_video_TDATA</port>
                <port>s_axis_video_TDEST</port>
                <port>s_axis_video_TID</port>
                <port>s_axis_video_TKEEP</port>
                <port>s_axis_video_TLAST</port>
                <port>s_axis_video_TREADY</port>
                <port>s_axis_video_TSTRB</port>
                <port>s_axis_video_TUSER</port>
                <port>s_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_video"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fid_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="fid_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>fid_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="fid_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_video" type="axi4stream" busTypeName="axis" mode="master" dataWidth="48" portPrefix="m_axis_video_">
            <ports>
                <port>m_axis_video_TDATA</port>
                <port>m_axis_video_TDEST</port>
                <port>m_axis_video_TID</port>
                <port>m_axis_video_TKEEP</port>
                <port>m_axis_video_TLAST</port>
                <port>m_axis_video_TREADY</port>
                <port>m_axis_video_TSTRB</port>
                <port>m_axis_video_TUSER</port>
                <port>m_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_video"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fid" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="fid">DATA</portMap>
            </portMaps>
            <ports>
                <port>fid</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="fid"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL">32, 8, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL">height, 0x10, 32, W, Data signal of height, </column>
                    <column name="s_axi_CTRL">width, 0x18, 32, W, Data signal of width, </column>
                    <column name="s_axi_CTRL">bckgndId, 0x20, 32, W, Data signal of bckgndId, </column>
                    <column name="s_axi_CTRL">ovrlayId, 0x28, 32, W, Data signal of ovrlayId, </column>
                    <column name="s_axi_CTRL">maskId, 0x30, 32, W, Data signal of maskId, </column>
                    <column name="s_axi_CTRL">motionSpeed, 0x38, 32, W, Data signal of motionSpeed, </column>
                    <column name="s_axi_CTRL">colorFormat, 0x40, 32, W, Data signal of colorFormat, </column>
                    <column name="s_axi_CTRL">crossHairX, 0x48, 32, W, Data signal of crossHairX, </column>
                    <column name="s_axi_CTRL">crossHairY, 0x50, 32, W, Data signal of crossHairY, </column>
                    <column name="s_axi_CTRL">ZplateHorContStart, 0x58, 32, W, Data signal of ZplateHorContStart, </column>
                    <column name="s_axi_CTRL">ZplateHorContDelta, 0x60, 32, W, Data signal of ZplateHorContDelta, </column>
                    <column name="s_axi_CTRL">ZplateVerContStart, 0x68, 32, W, Data signal of ZplateVerContStart, </column>
                    <column name="s_axi_CTRL">ZplateVerContDelta, 0x70, 32, W, Data signal of ZplateVerContDelta, </column>
                    <column name="s_axi_CTRL">boxSize, 0x78, 32, W, Data signal of boxSize, </column>
                    <column name="s_axi_CTRL">boxColorR, 0x80, 32, W, Data signal of boxColorR, </column>
                    <column name="s_axi_CTRL">boxColorG, 0x88, 32, W, Data signal of boxColorG, </column>
                    <column name="s_axi_CTRL">boxColorB, 0x90, 32, W, Data signal of boxColorB, </column>
                    <column name="s_axi_CTRL">enableInput, 0x98, 32, W, Data signal of enableInput, </column>
                    <column name="s_axi_CTRL">passthruStartX, 0xa0, 32, W, Data signal of passthruStartX, </column>
                    <column name="s_axi_CTRL">passthruStartY, 0xa8, 32, W, Data signal of passthruStartY, </column>
                    <column name="s_axi_CTRL">passthruEndX, 0xb0, 32, W, Data signal of passthruEndX, </column>
                    <column name="s_axi_CTRL">passthruEndY, 0xb8, 32, W, Data signal of passthruEndY, </column>
                    <column name="s_axi_CTRL">dpDynamicRange, 0xc0, 32, W, Data signal of dpDynamicRange, </column>
                    <column name="s_axi_CTRL">dpYUVCoef, 0xc8, 32, W, Data signal of dpYUVCoef, </column>
                    <column name="s_axi_CTRL">field_id, 0xd0, 32, W, Data signal of field_id, </column>
                    <column name="s_axi_CTRL">bck_motion_en, 0xd8, 32, W, Data signal of bck_motion_en, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="m_axis_video">both, 48, 1, 1, 6, 1, 1, 6, 1, 1, </column>
                    <column name="s_axis_video">both, 48, 1, 1, 6, 1, 1, 6, 1, 1, </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="fid">ap_none, 1, , </column>
                    <column name="fid_in">ap_none, 1, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="s_axis_video">in, stream&lt;hls::axis&lt;ap_uint&lt;48&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="height">in, unsigned short&amp;</column>
                    <column name="width">in, unsigned short&amp;</column>
                    <column name="field_id">in, unsigned short&amp;</column>
                    <column name="fid_in">in, bool&amp;</column>
                    <column name="passthruStartX">in, unsigned short&amp;</column>
                    <column name="passthruStartY">in, unsigned short&amp;</column>
                    <column name="passthruEndX">in, unsigned short&amp;</column>
                    <column name="passthruEndY">in, unsigned short&amp;</column>
                    <column name="enableInput">in, unsigned char&amp;</column>
                    <column name="bckgndId">in, unsigned char&amp;</column>
                    <column name="ovrlayId">unused, unsigned char&amp;</column>
                    <column name="maskId">unused, unsigned char&amp;</column>
                    <column name="motionSpeed">in, unsigned char&amp;</column>
                    <column name="colorFormat">in, unsigned char&amp;</column>
                    <column name="crossHairX">unused, unsigned short&amp;</column>
                    <column name="crossHairY">unused, unsigned short&amp;</column>
                    <column name="ZplateHorContStart">unused, unsigned short&amp;</column>
                    <column name="ZplateHorContDelta">unused, unsigned short&amp;</column>
                    <column name="ZplateVerContStart">unused, unsigned short&amp;</column>
                    <column name="ZplateVerContDelta">unused, unsigned short&amp;</column>
                    <column name="boxSize">unused, unsigned short&amp;</column>
                    <column name="boxColorR">unused, unsigned short&amp;</column>
                    <column name="boxColorG">unused, unsigned short&amp;</column>
                    <column name="boxColorB">unused, unsigned short&amp;</column>
                    <column name="dpDynamicRange">unused, unsigned char&amp;</column>
                    <column name="dpYUVCoef">unused, unsigned char&amp;</column>
                    <column name="bck_motion_en">in, unsigned short&amp;</column>
                    <column name="m_axis_video">out, stream&lt;hls::axis&lt;ap_uint&lt;48&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="fid">out, bool&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="s_axis_video">s_axis_video, interface, , </column>
                    <column name="height">s_axi_CTRL, register, name=height offset=0x10 range=32, </column>
                    <column name="width">s_axi_CTRL, register, name=width offset=0x18 range=32, </column>
                    <column name="field_id">s_axi_CTRL, register, name=field_id offset=0xd0 range=32, </column>
                    <column name="fid_in">fid_in, port, , </column>
                    <column name="passthruStartX">s_axi_CTRL, register, name=passthruStartX offset=0xa0 range=32, </column>
                    <column name="passthruStartY">s_axi_CTRL, register, name=passthruStartY offset=0xa8 range=32, </column>
                    <column name="passthruEndX">s_axi_CTRL, register, name=passthruEndX offset=0xb0 range=32, </column>
                    <column name="passthruEndY">s_axi_CTRL, register, name=passthruEndY offset=0xb8 range=32, </column>
                    <column name="enableInput">s_axi_CTRL, register, name=enableInput offset=0x98 range=32, </column>
                    <column name="bckgndId">s_axi_CTRL, register, name=bckgndId offset=0x20 range=32, </column>
                    <column name="ovrlayId">s_axi_CTRL, register, name=ovrlayId offset=0x28 range=32, </column>
                    <column name="maskId">s_axi_CTRL, register, name=maskId offset=0x30 range=32, </column>
                    <column name="motionSpeed">s_axi_CTRL, register, name=motionSpeed offset=0x38 range=32, </column>
                    <column name="colorFormat">s_axi_CTRL, register, name=colorFormat offset=0x40 range=32, </column>
                    <column name="crossHairX">s_axi_CTRL, register, name=crossHairX offset=0x48 range=32, </column>
                    <column name="crossHairY">s_axi_CTRL, register, name=crossHairY offset=0x50 range=32, </column>
                    <column name="ZplateHorContStart">s_axi_CTRL, register, name=ZplateHorContStart offset=0x58 range=32, </column>
                    <column name="ZplateHorContDelta">s_axi_CTRL, register, name=ZplateHorContDelta offset=0x60 range=32, </column>
                    <column name="ZplateVerContStart">s_axi_CTRL, register, name=ZplateVerContStart offset=0x68 range=32, </column>
                    <column name="ZplateVerContDelta">s_axi_CTRL, register, name=ZplateVerContDelta offset=0x70 range=32, </column>
                    <column name="boxSize">s_axi_CTRL, register, name=boxSize offset=0x78 range=32, </column>
                    <column name="boxColorR">s_axi_CTRL, register, name=boxColorR offset=0x80 range=32, </column>
                    <column name="boxColorG">s_axi_CTRL, register, name=boxColorG offset=0x88 range=32, </column>
                    <column name="boxColorB">s_axi_CTRL, register, name=boxColorB offset=0x90 range=32, </column>
                    <column name="dpDynamicRange">s_axi_CTRL, register, name=dpDynamicRange offset=0xc0 range=32, </column>
                    <column name="dpYUVCoef">s_axi_CTRL, register, name=dpYUVCoef offset=0xc8 range=32, </column>
                    <column name="bck_motion_en">s_axi_CTRL, register, name=bck_motion_en offset=0xd8 range=32, </column>
                    <column name="m_axis_video">m_axis_video, interface, , </column>
                    <column name="fid">fid, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_axi_io.h:47" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_axi_io.h:54" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_axi_io.h:62" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_axi_io.h:70" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_axi_io.h:76" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_axi_io.h:83" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_axi_io.h:91" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_axi_io.h:99" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:117" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:131" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:145" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:157" status="valid" parentFunction="kernel_and_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:163" status="valid" parentFunction="kernel_and_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:175" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:184" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:193" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:202" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:216" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:227" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:238" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:249" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:262" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:274" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:290" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:320" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:329" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:356" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:357" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:388" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:389" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:428" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:429" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:460" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:461" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:492" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:493" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:524" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:531" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:532" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:556" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:565" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:566" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:588" status="valid" parentFunction="reduce_opr" variable="dst_buffer" isDirective="0" options="variable=dst_buffer complete dim=1"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:589" status="valid" parentFunction="reduce_opr" variable="dst_buffer" isDirective="0" options="variable=dst_buffer complete dim=2"/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:596" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:601" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:602" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:705" status="valid" parentFunction="mins" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:725" status="valid" parentFunction="maxs" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:929" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:941" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1012" status="valid" parentFunction="cmps" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1088" status="valid" parentFunction="range" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1089" status="valid" parentFunction="range" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1108" status="valid" parentFunction="sum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1124" status="valid" parentFunction="avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1142" status="valid" parentFunction="avg" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1219" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1234" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1235" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1262" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1278" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1279" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1314" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1329" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1330" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1379" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1395" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1396" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1491" status="valid" parentFunction="threshold" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1492" status="valid" parentFunction="threshold" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1532" status="valid" parentFunction="consume" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1533" status="valid" parentFunction="consume" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1559" status="valid" parentFunction="duplicate" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1560" status="valid" parentFunction="duplicate" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1590" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1591" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1623" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1624" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1659" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1660" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1692" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1693" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1725" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1726" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1761" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_arithm.h:1762" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:183" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:184" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:188" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:189" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:194" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:195" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:200" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:201" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:206" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:207" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:217" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:219" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:238" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:240" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:247" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:250" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:258" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:261" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:269" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:272" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:280" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:283" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:292" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:295" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:303" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:306" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:315" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:318" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:326" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:329" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:341" status="valid" parentFunction="scalar_to_yuv422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:349" status="valid" parentFunction="yuv422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:359" status="valid" parentFunction="scalar_to_yuv444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:368" status="valid" parentFunction="yuv444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:379" status="valid" parentFunction="scalar_to_rgb_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:388" status="valid" parentFunction="rgb_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:399" status="valid" parentFunction="scalar_to_yuva422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:408" status="valid" parentFunction="yuva422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:419" status="valid" parentFunction="scalar_to_yuva444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:429" status="valid" parentFunction="yuva444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:441" status="valid" parentFunction="scalar_to_rgba_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:451" status="valid" parentFunction="rgba_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:463" status="valid" parentFunction="scalar_to_yuva420_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:471" status="valid" parentFunction="yuva420_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:481" status="valid" parentFunction="scalar_to_yuvd422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:490" status="valid" parentFunction="yuvd422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:501" status="valid" parentFunction="scalar_to_yuvd444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:511" status="valid" parentFunction="yuvd444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:523" status="valid" parentFunction="scalar_to_rgbd_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:533" status="valid" parentFunction="rgbd_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:545" status="valid" parentFunction="scalar_to_bayer_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:552" status="valid" parentFunction="bayer_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:561" status="valid" parentFunction="scalar_to_luma_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:568" status="valid" parentFunction="luma_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:590" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:597" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="aggregate" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:598" status="valid" parentFunction="write" variable="data_stream" isDirective="0" options="variable=data_stream"/>
        <Pragma type="protocol" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:604" status="valid" parentFunction="write" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:606" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:615" status="valid" parentFunction="operator&gt;&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:622" status="valid" parentFunction="operator&lt;&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:640" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:646" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:652" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:658" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:667" status="valid" parentFunction="assignto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:674" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="protocol" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:681" status="valid" parentFunction="read" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:683" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:692" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:698" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="aggregate" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:699" status="valid" parentFunction="write" variable="data_stream" isDirective="0" options="variable=data_stream"/>
        <Pragma type="protocol" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:705" status="valid" parentFunction="write" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:707" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:715" status="valid" parentFunction="operator&gt;&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:721" status="valid" parentFunction="operator&lt;&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:727" status="valid" parentFunction="empty" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:730" status="valid" parentFunction="empty" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:742" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:748" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_core.h:753" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:49" status="valid" parentFunction="fast_pixel_diff" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:91" status="valid" parentFunction="corescore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:99" status="valid" parentFunction="corescore" variable="flag_d_min2" isDirective="0" options="variable=flag_d_min2 dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:100" status="valid" parentFunction="corescore" variable="flag_d_max2" isDirective="0" options="variable=flag_d_max2 dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:101" status="valid" parentFunction="corescore" variable="flag_d_min4" isDirective="0" options="variable=flag_d_min4 dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:102" status="valid" parentFunction="corescore" variable="flag_d_max4" isDirective="0" options="variable=flag_d_max4 dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:160" status="valid" parentFunction="fast_judge" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:161" status="valid" parentFunction="fast_judge" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:163" status="valid" parentFunction="fast_judge" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:193" status="valid" parentFunction="fast_nonmax" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:235" status="valid" parentFunction="fast_t_opr" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:236" status="valid" parentFunction="fast_t_opr" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:246" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:247" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:324" status="valid" parentFunction="fastx" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:352" status="valid" parentFunction="fast_t_opr" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:353" status="valid" parentFunction="fast_t_opr" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:363" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:364" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:446" status="valid" parentFunction="fastx" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:474" status="valid" parentFunction="paintmask" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_fast.h:475" status="valid" parentFunction="paintmask" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:59" status="valid" parentFunction="haarfeature" variable="rect" isDirective="0" options="variable=rect complete dim=1"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:70" status="valid" parentFunction="haarclassifier&lt;feature_max&gt;" variable="haar_feature" isDirective="0" options="variable=haar_feature complete dim=1"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:85" status="valid" parentFunction="haarstageclassifier&lt;stage, classifier_all, feature_max&gt;" variable="classifier" isDirective="0" options="variable=classifier complete dim=1"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:174" status="valid" parentFunction="intergral_win" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:191" status="valid" parentFunction="icvevalhidhaarclassifier" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:192" status="valid" parentFunction="icvevalhidhaarclassifier" variable="classifier" isDirective="0" options="variable=classifier"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:227" status="valid" parentFunction="runhaarclassifiercascade" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:284" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:285" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:286" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="expression_balance" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:289" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:398" status="valid" parentFunction="haarclassifierobject" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:462" status="valid" parentFunction="combin_mask" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_haar.h:503" status="valid" parentFunction="haarclassifierobject_group" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:88" status="valid" parentFunction="ismax" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:115" status="valid" parentFunction="findmax" variable="" isDirective="0" options="MAX=ROWS"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:118" status="valid" parentFunction="findmax" variable="" isDirective="0" options="ARRAY INTER FALSE"/>
        <Pragma type="loop_tripcount" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:119" status="valid" parentFunction="findmax" variable="" isDirective="0" options="MAX=COLS"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:120" status="valid" parentFunction="findmax" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:121" status="valid" parentFunction="findmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:184" status="valid" parentFunction="calcim" variable="" isDirective="0" options="MAX=ROWS"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:187" status="valid" parentFunction="calcim" variable="" isDirective="0" options="ARRAY INTER FALSE"/>
        <Pragma type="loop_tripcount" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:188" status="valid" parentFunction="calcim" variable="" isDirective="0" options="MAX=COLS"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:189" status="valid" parentFunction="calcim" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:190" status="valid" parentFunction="calcim" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:214" status="valid" parentFunction="harris_opr" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:215" status="valid" parentFunction="harris_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:270" status="valid" parentFunction="cornerharris" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_harris.h:311" status="valid" parentFunction="harris" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_histogram.h:64" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_histogram.h:80" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_histogram.h:81" status="valid" parentFunction="equalize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_histogram.h:82" status="valid" parentFunction="equalize" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="latency" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_histogram.h:98" status="valid" parentFunction="equalize" variable="" isDirective="0" options="min=0 max=1"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_histogram.h:143" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_histogram.h:154" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_histogram.h:178" status="valid" parentFunction="equalizehist" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:104" status="valid" parentFunction="houghpolar" variable="addr" isDirective="0" options="variable=addr complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:105" status="valid" parentFunction="houghpolar" variable="accbuf" isDirective="0" options="variable=accbuf complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:111" status="valid" parentFunction="houghpolar" variable="sinval" isDirective="0" options="variable=sinval complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:112" status="valid" parentFunction="houghpolar" variable="cosval" isDirective="0" options="variable=cosval complete dim=0"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:117" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:135" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:136" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:178" status="valid" parentFunction="sort_insert" variable="&amp;accum_buf" isDirective="0" options="variable=&amp;accum_buf complete dim=1"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:179" status="valid" parentFunction="sort_insert" variable="lines_val" isDirective="0" options="variable=lines_val complete dim=1"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:180" status="valid" parentFunction="sort_insert" variable="lines" isDirective="0" options="variable=lines complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:181" status="valid" parentFunction="sort_insert" variable="&amp;accum_win" isDirective="0" options="variable=&amp;accum_win complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:182" status="valid" parentFunction="sort_insert" variable="lines_flag" isDirective="0" options="variable=lines_flag complete dim=0"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:198" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options="array intra false"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:199" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:200" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_hough.h:320" status="valid" parentFunction="houghlines2" variable="_accum" isDirective="0" options="variable=_accum complete dim=1"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgbase.h:115" status="valid" parentFunction="borderinterpolate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgbase.h:161" status="valid" parentFunction="normalizeanchor" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgbase.h:188" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options="min=20 max=2000"/>
        <Pragma type="loop_tripcount" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgbase.h:190" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options="min=20 max=2000"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgbase.h:192" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:152" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:178" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:280" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:302" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:316" status="valid" parentFunction="getstructuringelement" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:373" status="valid" parentFunction="fill_pixelkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:396" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:413" status="valid" parentFunction="filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:414" status="valid" parentFunction="filter" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:415" status="valid" parentFunction="filter" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:416" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:417" status="valid" parentFunction="filter" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:447" status="valid" parentFunction="filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:448" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:449" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:527" status="valid" parentFunction="get_parameters" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:589" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:598" status="valid" parentFunction="filter" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:599" status="valid" parentFunction="filter" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:600" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:601" status="valid" parentFunction="filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:628" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:629" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:716" status="valid" parentFunction="column_filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:717" status="valid" parentFunction="column_filter" variable="&amp;kernelY" isDirective="0" options="variable=&amp;kernelY complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:718" status="valid" parentFunction="column_filter" variable="src_kernel_winY" isDirective="0" options="variable=src_kernel_winY complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:719" status="valid" parentFunction="column_filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:762" status="valid" parentFunction="column_filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:763" status="valid" parentFunction="column_filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:764" status="valid" parentFunction="column_filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:850" status="valid" parentFunction="row_filter" variable="&amp;kernelX" isDirective="0" options="variable=&amp;kernelX complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:851" status="valid" parentFunction="row_filter" variable="src_kernel_winX" isDirective="0" options="variable=src_kernel_winX complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:852" status="valid" parentFunction="row_filter" variable="src_kernel_winX_temp" isDirective="0" options="variable=src_kernel_winX_temp complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:853" status="valid" parentFunction="row_filter" variable="row_buf" isDirective="0" options="variable=row_buf complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:854" status="valid" parentFunction="row_filter" variable="l_border_buf" isDirective="0" options="variable=l_border_buf complete dim=1"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:855" status="valid" parentFunction="row_filter" variable="r_border_buf" isDirective="0" options="variable=r_border_buf complete dim=1"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:911" status="valid" parentFunction="row_filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:912" status="valid" parentFunction="row_filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:913" status="valid" parentFunction="row_filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:979" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:980" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1002" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1023" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1034" status="valid" parentFunction="filter" variable="&amp;kernelX" isDirective="0" options="variable=&amp;kernelX complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1035" status="valid" parentFunction="filter" variable="&amp;kernelY" isDirective="0" options="variable=&amp;kernelY complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1036" status="valid" parentFunction="filter" variable="src_kernel_winX" isDirective="0" options="variable=src_kernel_winX complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1037" status="valid" parentFunction="filter" variable="src_kernel_winX_temp" isDirective="0" options="variable=src_kernel_winX_temp complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1038" status="valid" parentFunction="filter" variable="src_kernel_winY" isDirective="0" options="variable=src_kernel_winY complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1039" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1060" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1061" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1130" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1157" status="valid" parentFunction="filter_opr_iter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1159" status="valid" parentFunction="filter_opr_iter" variable="internal" isDirective="0" options="dim=1 type=complete variable=internal"/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1163" status="valid" parentFunction="filter_opr_iter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1174" status="valid" parentFunction="morp_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1196" status="valid" parentFunction="morp_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1241" status="valid" parentFunction="erode" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1268" status="valid" parentFunction="dilate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1493" status="valid" parentFunction="convert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1509" status="valid" parentFunction="max" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1518" status="valid" parentFunction="min" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1555" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1566" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1707" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1772" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1783" status="valid" parentFunction="apply" variable="tab" isDirective="0" options="variable=tab dim=0 complete"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1822" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1905" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1916" status="valid" parentFunction="apply" variable="tab" isDirective="0" options="variable=tab dim=0 complete"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1971" status="valid" parentFunction="cvtcolor" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1972" status="valid" parentFunction="cvtcolor" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1998" status="valid" parentFunction="integral" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:1999" status="valid" parentFunction="integral" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2038" status="valid" parentFunction="integral" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2039" status="valid" parentFunction="integral" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2075" status="valid" parentFunction="init_scale_coefficients" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2106" status="valid" parentFunction="scale_operator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2146" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= temp_in dim=0 complete"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2147" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= temp_out dim=0 complete"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2148" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= h_fir dim=0 complete"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2149" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= v_fir dim=0 complete"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2150" status="valid" parentFunction="resize_opr_bicubic" variable="hcoeffs" isDirective="0" options="variable=hcoeffs dim=2 complete"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2151" status="valid" parentFunction="resize_opr_bicubic" variable="vcoeffs" isDirective="0" options="variable=vcoeffs dim=2 complete"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2173" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2174" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="off"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2175" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2317" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2318" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2319" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2501" status="valid" parentFunction="convertscale" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2502" status="valid" parentFunction="convertscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2530" status="valid" parentFunction="convertscaleabs" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2531" status="valid" parentFunction="convertscaleabs" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2639" status="valid" parentFunction="getgaussiankernel" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2776" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2787" status="valid" parentFunction="pyrup_opr" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2788" status="valid" parentFunction="pyrup_opr" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2789" status="valid" parentFunction="pyrup_opr" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2790" status="valid" parentFunction="pyrup_opr" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2791" status="valid" parentFunction="pyrup_opr" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2803" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2804" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2805" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2972" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2983" status="valid" parentFunction="pyrdown_opr" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2984" status="valid" parentFunction="pyrdown_opr" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2985" status="valid" parentFunction="pyrdown_opr" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2986" status="valid" parentFunction="pyrdown_opr" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:2987" status="valid" parentFunction="pyrdown_opr" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:3004" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:3005" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_imgproc.h:3006" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:66" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:67" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:74" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:75" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:97" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:98" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:127" status="valid" parentFunction="mat2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:128" status="valid" parentFunction="mat2axivideo" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:176" status="valid" parentFunction="array2mat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:177" status="valid" parentFunction="array2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:183" status="valid" parentFunction="array2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:242" status="valid" parentFunction="mat2array" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:243" status="valid" parentFunction="mat2array" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_io.h:248" status="valid" parentFunction="mat2array" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:52" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:53" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:114" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:124" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:126" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:152" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:162" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:164" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:190" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:200" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:202" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:228" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:238" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:240" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:265" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:297" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:307" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:332" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:363" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:394" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:404" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:429" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:460" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:491" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:500" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:532" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:542" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:552" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:562" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:572" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:582" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:592" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:602" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:612" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:624" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:625" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:626" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:627" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:678" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:689" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:718" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:729" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:757" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:789" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:821" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:825" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:834" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:843" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:853" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:863" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:873" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:883" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_reshape" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:912" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val dim=1"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:913" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:914" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:966" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:977" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:1006" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:1017" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:1045" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:1077" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:1109" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:1113" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:1122" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:1131" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:1141" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:1151" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:1161" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_mem.h:1171" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:164" status="valid" parentFunction="prefilternorm" variable="tmp" isDirective="0" options="variable=tmp complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:166" status="valid" parentFunction="prefilternorm" variable="tmp" isDirective="0" options="variable=tmp complete dim=0"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:178" status="valid" parentFunction="prefilternorm" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:179" status="valid" parentFunction="prefilternorm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:229" status="valid" parentFunction="clip" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:242" status="valid" parentFunction="absdiff" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:265" status="valid" parentFunction="updatetexture" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:282" status="valid" parentFunction="sad_compute_inc" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:307" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:308" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:336" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:337" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="inline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:348" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:349" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:387" status="valid" parentFunction="sadblockmatching" variable="l_tmp" isDirective="0" options="variable=l_tmp complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:389" status="valid" parentFunction="sadblockmatching" variable="r_tmp" isDirective="0" options="variable=r_tmp complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:392" status="valid" parentFunction="sadblockmatching" variable="sad" isDirective="0" options="variable=sad complete dim=0"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:394" status="valid" parentFunction="sadblockmatching" variable="sad_cols" isDirective="0" options="variable=sad_cols complete dim=0"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:411" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:412" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:416" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:419" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_stereobm.h:575" status="valid" parentFunction="findstereocorrespondencebm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_undistort.h:229" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_undistort.h:232" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_undistort.h:233" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_undistort.h:274" status="valid" parentFunction="remap_linear" variable="buf" isDirective="0" options="complete variable=buf dim=2"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_undistort.h:275" status="valid" parentFunction="remap_linear" variable="buf" isDirective="0" options="complete variable=buf dim=4"/>
        <Pragma type="loop_flatten" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_undistort.h:289" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_undistort.h:292" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_undistort.h:293" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_undistort.h:673" status="valid" parentFunction="initundistortrectifymapinverse" variable="distCoeffs" isDirective="0" options="variable=distCoeffs complete"/>
        <Pragma type="pipeline" location="e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/src/hls/hls_video_undistort.h:687" status="valid" parentFunction="initundistortrectifymapinverse" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="prj/sol/.autopilot/db/v_tpg.cpp:287" status="valid" parentFunction="v_tpghlsdataflow" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_tpg.cpp:289" status="valid" parentFunction="v_tpghlsdataflow" variable="bckgndYUV" isDirective="0" options="variable=bckgndYUV depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_tpg.cpp:290" status="valid" parentFunction="v_tpghlsdataflow" variable="ovrlayYUV" isDirective="0" options="variable=ovrlayYUV depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_tpg.cpp:293" status="valid" parentFunction="v_tpghlsdataflow" variable="srcYUV" isDirective="0" options="variable=srcYUV depth=16"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:383" status="warning" parentFunction="v_tpg" variable="&amp;s_axis_video" isDirective="0" options="axis port=&amp;s_axis_video register">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="extra token before variable expression is ignored"/>
        </Pragma>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:386" status="valid" parentFunction="v_tpg" variable="m_axis_video" isDirective="0" options="axis port=m_axis_video register"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:388" status="valid" parentFunction="v_tpg" variable="height" isDirective="0" options="s_axilite port=height bundle=CTRL offset=0x10"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:389" status="valid" parentFunction="v_tpg" variable="width" isDirective="0" options="s_axilite port=width bundle=CTRL offset=0x18"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:392" status="valid" parentFunction="v_tpg" variable="passthruStartX" isDirective="0" options="s_axilite port=passthruStartX bundle=CTRL offset=0xa0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:393" status="valid" parentFunction="v_tpg" variable="passthruStartY" isDirective="0" options="s_axilite port=passthruStartY bundle=CTRL offset=0xa8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:394" status="valid" parentFunction="v_tpg" variable="passthruEndX" isDirective="0" options="s_axilite port=passthruEndX bundle=CTRL offset=0xb0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:395" status="valid" parentFunction="v_tpg" variable="passthruEndY" isDirective="0" options="s_axilite port=passthruEndY bundle=CTRL offset=0xb8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:396" status="valid" parentFunction="v_tpg" variable="enableInput" isDirective="0" options="s_axilite port=enableInput bundle=CTRL offset=0x98"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:399" status="valid" parentFunction="v_tpg" variable="bckgndId" isDirective="0" options="s_axilite port=bckgndId bundle=CTRL offset=0x20"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:400" status="valid" parentFunction="v_tpg" variable="ovrlayId" isDirective="0" options="s_axilite port=ovrlayId bundle=CTRL offset=0x28"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:401" status="valid" parentFunction="v_tpg" variable="maskId" isDirective="0" options="s_axilite port=maskId bundle=CTRL offset=0x30"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:402" status="valid" parentFunction="v_tpg" variable="motionSpeed" isDirective="0" options="s_axilite port=motionSpeed bundle=CTRL offset=0x38"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:403" status="valid" parentFunction="v_tpg" variable="colorFormat" isDirective="0" options="s_axilite port=colorFormat bundle=CTRL offset=0x40"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:404" status="valid" parentFunction="v_tpg" variable="crossHairX" isDirective="0" options="s_axilite port=crossHairX bundle=CTRL offset=0x48"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:405" status="valid" parentFunction="v_tpg" variable="crossHairY" isDirective="0" options="s_axilite port=crossHairY bundle=CTRL offset=0x50"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:406" status="valid" parentFunction="v_tpg" variable="ZplateHorContStart" isDirective="0" options="s_axilite port=ZplateHorContStart bundle=CTRL offset=0x58"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:407" status="valid" parentFunction="v_tpg" variable="ZplateHorContDelta" isDirective="0" options="s_axilite port=ZplateHorContDelta bundle=CTRL offset=0x60"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:408" status="valid" parentFunction="v_tpg" variable="ZplateVerContStart" isDirective="0" options="s_axilite port=ZplateVerContStart bundle=CTRL offset=0x68"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:409" status="valid" parentFunction="v_tpg" variable="ZplateVerContDelta" isDirective="0" options="s_axilite port=ZplateVerContDelta bundle=CTRL offset=0x70"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:410" status="valid" parentFunction="v_tpg" variable="boxSize" isDirective="0" options="s_axilite port=boxSize bundle=CTRL offset=0x78"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:411" status="valid" parentFunction="v_tpg" variable="boxColorR" isDirective="0" options="s_axilite port=boxColorR bundle=CTRL offset=0x80"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:412" status="valid" parentFunction="v_tpg" variable="boxColorG" isDirective="0" options="s_axilite port=boxColorG bundle=CTRL offset=0x88"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:413" status="valid" parentFunction="v_tpg" variable="boxColorB" isDirective="0" options="s_axilite port=boxColorB bundle=CTRL offset=0x90"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:414" status="valid" parentFunction="v_tpg" variable="dpDynamicRange" isDirective="0" options="s_axilite port=dpDynamicRange bundle=CTRL offset=0xc0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:415" status="valid" parentFunction="v_tpg" variable="dpYUVCoef" isDirective="0" options="s_axilite port=dpYUVCoef bundle=CTRL offset=0xc8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:416" status="valid" parentFunction="v_tpg" variable="field_id" isDirective="0" options="s_axilite port=field_id bundle=CTRL offset=0xd0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:417" status="valid" parentFunction="v_tpg" variable="bck_motion_en" isDirective="0" options="s_axilite port=bck_motion_en bundle=CTRL offset=0xd8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:418" status="valid" parentFunction="v_tpg" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:420" status="valid" parentFunction="v_tpg" variable="width" isDirective="0" options="variable=width"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:421" status="valid" parentFunction="v_tpg" variable="height" isDirective="0" options="variable=height"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:422" status="valid" parentFunction="v_tpg" variable="field_id" isDirective="0" options="variable=field_id"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:423" status="valid" parentFunction="v_tpg" variable="bck_motion_en" isDirective="0" options="variable=bck_motion_en"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_tpg.cpp:424" status="valid" parentFunction="v_tpg" variable="fid" isDirective="0" options="ap_none port=fid"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:425" status="valid" parentFunction="v_tpg" variable="fid_in" isDirective="0" options="variable=fid_in"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:428" status="valid" parentFunction="v_tpg" variable="passthruStartX" isDirective="0" options="variable=passthruStartX"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:429" status="valid" parentFunction="v_tpg" variable="passthruStartY" isDirective="0" options="variable=passthruStartY"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:430" status="valid" parentFunction="v_tpg" variable="passthruEndX" isDirective="0" options="variable=passthruEndX"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:431" status="valid" parentFunction="v_tpg" variable="passthruEndY" isDirective="0" options="variable=passthruEndY"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:432" status="valid" parentFunction="v_tpg" variable="enableInput" isDirective="0" options="variable=enableInput"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:435" status="valid" parentFunction="v_tpg" variable="bckgndId" isDirective="0" options="variable=bckgndId"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:436" status="valid" parentFunction="v_tpg" variable="ovrlayId" isDirective="0" options="variable=ovrlayId"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:437" status="valid" parentFunction="v_tpg" variable="maskId" isDirective="0" options="variable=maskId"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:438" status="valid" parentFunction="v_tpg" variable="motionSpeed" isDirective="0" options="variable=motionSpeed"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:439" status="valid" parentFunction="v_tpg" variable="colorFormat" isDirective="0" options="variable=colorFormat"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:440" status="valid" parentFunction="v_tpg" variable="crossHairX" isDirective="0" options="variable=crossHairX"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:441" status="valid" parentFunction="v_tpg" variable="crossHairY" isDirective="0" options="variable=crossHairY"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:442" status="valid" parentFunction="v_tpg" variable="ZplateHorContStart" isDirective="0" options="variable=ZplateHorContStart"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:443" status="valid" parentFunction="v_tpg" variable="ZplateHorContDelta" isDirective="0" options="variable=ZplateHorContDelta"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:444" status="valid" parentFunction="v_tpg" variable="ZplateVerContStart" isDirective="0" options="variable=ZplateVerContStart"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:445" status="valid" parentFunction="v_tpg" variable="ZplateVerContDelta" isDirective="0" options="variable=ZplateVerContDelta"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:446" status="valid" parentFunction="v_tpg" variable="boxSize" isDirective="0" options="variable=boxSize"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:447" status="valid" parentFunction="v_tpg" variable="boxColorR" isDirective="0" options="variable=boxColorR"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:448" status="valid" parentFunction="v_tpg" variable="boxColorG" isDirective="0" options="variable=boxColorG"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:449" status="valid" parentFunction="v_tpg" variable="boxColorB" isDirective="0" options="variable=boxColorB"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:450" status="valid" parentFunction="v_tpg" variable="dpDynamicRange" isDirective="0" options="variable=dpDynamicRange"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_tpg.cpp:451" status="valid" parentFunction="v_tpg" variable="dpYUVCoef" isDirective="0" options="variable=dpYUVCoef"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_tpg.cpp:522" status="valid" parentFunction="tpgbackground" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_tpg.cpp:523" status="valid" parentFunction="tpgbackground" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_tpg.cpp:731" status="valid" parentFunction="tpgforeground" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_tpg.cpp:732" status="valid" parentFunction="tpgforeground" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_tpg.cpp:794" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_tpg.cpp:795" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_tpg.cpp:807" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_tpg.cpp:808" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_tpg.cpp:831" status="valid" parentFunction="axivideo2multipixstream" variable="map" isDirective="0" options="variable=map complete dim=0"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_tpg.cpp:854" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_tpg.cpp:855" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_tpg.cpp:938" status="valid" parentFunction="multipixstream2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_tpg.cpp:939" status="valid" parentFunction="multipixstream2axivideo" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

