Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 18:07:23 2024
| Host         : Vihaan-FlowX13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver_1/divider/slowClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.366        0.000                      0                  520        0.167        0.000                      0                  520        4.500        0.000                       0                   279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.366        0.000                      0                  520        0.167        0.000                      0                  520        4.500        0.000                       0                   279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.014ns (25.036%)  route 3.036ns (74.964%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.714     5.317    rotation_1/CLK
    SLICE_X2Y81          FDRE                                         r  rotation_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  rotation_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.866     6.700    rotation_1/counter_reg[13]
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     6.824 r  rotation_1/display_state[1]_i_5/O
                         net (fo=1, routed)           0.546     7.371    rotation_1/display_state[1]_i_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.289     7.784    rotation_1/display_state[1]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.908 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.353    rotation_1/display_state[1]_i_2_n_0
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.890     9.367    rotation_1/counter[0]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  rotation_1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.594    15.017    rotation_1/CLK
    SLICE_X2Y80          FDRE                                         r  rotation_1/counter_reg[10]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    14.732    rotation_1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.014ns (25.036%)  route 3.036ns (74.964%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.714     5.317    rotation_1/CLK
    SLICE_X2Y81          FDRE                                         r  rotation_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  rotation_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.866     6.700    rotation_1/counter_reg[13]
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     6.824 r  rotation_1/display_state[1]_i_5/O
                         net (fo=1, routed)           0.546     7.371    rotation_1/display_state[1]_i_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.289     7.784    rotation_1/display_state[1]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.908 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.353    rotation_1/display_state[1]_i_2_n_0
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.890     9.367    rotation_1/counter[0]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  rotation_1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.594    15.017    rotation_1/CLK
    SLICE_X2Y80          FDRE                                         r  rotation_1/counter_reg[11]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    14.732    rotation_1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.014ns (25.036%)  route 3.036ns (74.964%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.714     5.317    rotation_1/CLK
    SLICE_X2Y81          FDRE                                         r  rotation_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  rotation_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.866     6.700    rotation_1/counter_reg[13]
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     6.824 r  rotation_1/display_state[1]_i_5/O
                         net (fo=1, routed)           0.546     7.371    rotation_1/display_state[1]_i_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.289     7.784    rotation_1/display_state[1]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.908 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.353    rotation_1/display_state[1]_i_2_n_0
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.890     9.367    rotation_1/counter[0]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  rotation_1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.594    15.017    rotation_1/CLK
    SLICE_X2Y80          FDRE                                         r  rotation_1/counter_reg[8]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    14.732    rotation_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.014ns (25.036%)  route 3.036ns (74.964%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.714     5.317    rotation_1/CLK
    SLICE_X2Y81          FDRE                                         r  rotation_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  rotation_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.866     6.700    rotation_1/counter_reg[13]
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     6.824 r  rotation_1/display_state[1]_i_5/O
                         net (fo=1, routed)           0.546     7.371    rotation_1/display_state[1]_i_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.289     7.784    rotation_1/display_state[1]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.908 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.353    rotation_1/display_state[1]_i_2_n_0
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.890     9.367    rotation_1/counter[0]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  rotation_1/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.594    15.017    rotation_1/CLK
    SLICE_X2Y80          FDRE                                         r  rotation_1/counter_reg[9]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    14.732    rotation_1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 generate_pulse/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_pulse/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.014ns (22.758%)  route 3.442ns (77.242%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.721     5.324    generate_pulse/CLK
    SLICE_X2Y87          FDRE                                         r  generate_pulse/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 f  generate_pulse/counter_reg[5]/Q
                         net (fo=4, routed)           1.169     7.011    generate_pulse/counter_reg_n_0_[5]
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.135 f  generate_pulse/counter[31]_i_14/O
                         net (fo=1, routed)           0.491     7.626    generate_pulse/counter[31]_i_14_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.750 r  generate_pulse/counter[31]_i_7/O
                         net (fo=1, routed)           0.282     8.032    generate_pulse/counter[31]_i_7_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I1_O)        0.124     8.156 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.499     9.655    generate_pulse/counter[31]_i_4_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.124     9.779 r  generate_pulse/counter[31]_i_3/O
                         net (fo=1, routed)           0.000     9.779    generate_pulse/p_1_in[31]
    SLICE_X5Y92          FDRE                                         r  generate_pulse/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.602    15.025    generate_pulse/CLK
    SLICE_X5Y92          FDRE                                         r  generate_pulse/counter_reg[31]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)        0.031    15.279    generate_pulse/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.014ns (25.922%)  route 2.898ns (74.078%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.714     5.317    rotation_1/CLK
    SLICE_X2Y81          FDRE                                         r  rotation_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  rotation_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.866     6.700    rotation_1/counter_reg[13]
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     6.824 r  rotation_1/display_state[1]_i_5/O
                         net (fo=1, routed)           0.546     7.371    rotation_1/display_state[1]_i_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.289     7.784    rotation_1/display_state[1]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.908 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.353    rotation_1/display_state[1]_i_2_n_0
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.752     9.228    rotation_1/counter[0]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  rotation_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.594    15.017    rotation_1/CLK
    SLICE_X2Y79          FDRE                                         r  rotation_1/counter_reg[4]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    14.732    rotation_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.014ns (25.922%)  route 2.898ns (74.078%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.714     5.317    rotation_1/CLK
    SLICE_X2Y81          FDRE                                         r  rotation_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  rotation_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.866     6.700    rotation_1/counter_reg[13]
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     6.824 r  rotation_1/display_state[1]_i_5/O
                         net (fo=1, routed)           0.546     7.371    rotation_1/display_state[1]_i_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.289     7.784    rotation_1/display_state[1]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.908 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.353    rotation_1/display_state[1]_i_2_n_0
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.752     9.228    rotation_1/counter[0]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  rotation_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.594    15.017    rotation_1/CLK
    SLICE_X2Y79          FDRE                                         r  rotation_1/counter_reg[5]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    14.732    rotation_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.014ns (25.922%)  route 2.898ns (74.078%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.714     5.317    rotation_1/CLK
    SLICE_X2Y81          FDRE                                         r  rotation_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  rotation_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.866     6.700    rotation_1/counter_reg[13]
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     6.824 r  rotation_1/display_state[1]_i_5/O
                         net (fo=1, routed)           0.546     7.371    rotation_1/display_state[1]_i_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.289     7.784    rotation_1/display_state[1]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.908 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.353    rotation_1/display_state[1]_i_2_n_0
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.752     9.228    rotation_1/counter[0]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  rotation_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.594    15.017    rotation_1/CLK
    SLICE_X2Y79          FDRE                                         r  rotation_1/counter_reg[6]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    14.732    rotation_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.014ns (25.922%)  route 2.898ns (74.078%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.714     5.317    rotation_1/CLK
    SLICE_X2Y81          FDRE                                         r  rotation_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  rotation_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.866     6.700    rotation_1/counter_reg[13]
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     6.824 r  rotation_1/display_state[1]_i_5/O
                         net (fo=1, routed)           0.546     7.371    rotation_1/display_state[1]_i_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.289     7.784    rotation_1/display_state[1]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.908 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.353    rotation_1/display_state[1]_i_2_n_0
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.752     9.228    rotation_1/counter[0]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  rotation_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.594    15.017    rotation_1/CLK
    SLICE_X2Y79          FDRE                                         r  rotation_1/counter_reg[7]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    14.732    rotation_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.014ns (25.960%)  route 2.892ns (74.040%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.714     5.317    rotation_1/CLK
    SLICE_X2Y81          FDRE                                         r  rotation_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 r  rotation_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.866     6.700    rotation_1/counter_reg[13]
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     6.824 r  rotation_1/display_state[1]_i_5/O
                         net (fo=1, routed)           0.546     7.371    rotation_1/display_state[1]_i_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.495 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.289     7.784    rotation_1/display_state[1]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.908 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.444     8.353    rotation_1/display_state[1]_i_2_n_0
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.746     9.223    rotation_1/counter[0]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  rotation_1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.597    15.020    rotation_1/CLK
    SLICE_X2Y82          FDRE                                         r  rotation_1/counter_reg[16]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    14.735    rotation_1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 tracker/mile_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_converter/r_bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.838%)  route 0.063ns (23.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.597     1.516    tracker/CLK
    SLICE_X6Y82          FDRE                                         r  tracker/mile_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  tracker/mile_reg[1]/Q
                         net (fo=2, routed)           0.063     1.743    distance_converter/mile_reg[0]
    SLICE_X7Y82          LUT3 (Prop_lut3_I2_O)        0.045     1.788 r  distance_converter/r_bin[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.788    distance_converter/r_bin[1]_i_1__0_n_0
    SLICE_X7Y82          FDRE                                         r  distance_converter/r_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.866     2.031    distance_converter/CLK
    SLICE_X7Y82          FDRE                                         r  distance_converter/r_bin_reg[1]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.092     1.621    distance_converter/r_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 distance_converter/bcd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/display_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.598     1.517    distance_converter/CLK
    SLICE_X5Y83          FDRE                                         r  distance_converter/bcd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  distance_converter/bcd_reg[10]/Q
                         net (fo=1, routed)           0.114     1.773    rotation_1/display_value_reg[15]_0[10]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.818 r  rotation_1/display_value[10]_i_1/O
                         net (fo=1, routed)           0.000     1.818    rotation_1/display_value[10]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  rotation_1/display_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.870     2.035    rotation_1/CLK
    SLICE_X1Y83          FDRE                                         r  rotation_1/display_value_reg[10]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.092     1.647    rotation_1/display_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 step_count_converter/w_bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            step_count_converter/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.597     1.516    step_count_converter/CLK
    SLICE_X4Y82          FDRE                                         r  step_count_converter/w_bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  step_count_converter/w_bcd_reg[1]/Q
                         net (fo=5, routed)           0.141     1.798    step_count_converter/w_bcd_reg_n_0_[1]
    SLICE_X3Y82          FDRE                                         r  step_count_converter/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.869     2.034    step_count_converter/CLK
    SLICE_X3Y82          FDRE                                         r  step_count_converter/bcd_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.072     1.626    step_count_converter/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 step_count_converter/w_bcd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            step_count_converter/bcd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.276%)  route 0.151ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.597     1.516    step_count_converter/CLK
    SLICE_X4Y82          FDRE                                         r  step_count_converter/w_bcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  step_count_converter/w_bcd_reg[3]/Q
                         net (fo=4, routed)           0.151     1.808    step_count_converter/w_bcd_reg_n_0_[3]
    SLICE_X3Y82          FDRE                                         r  step_count_converter/bcd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.869     2.034    step_count_converter/CLK
    SLICE_X3Y82          FDRE                                         r  step_count_converter/bcd_reg[4]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.071     1.625    step_count_converter/bcd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 step_count_converter/bcd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/display_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.598     1.517    step_count_converter/CLK
    SLICE_X3Y82          FDRE                                         r  step_count_converter/bcd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  step_count_converter/bcd_reg[13]/Q
                         net (fo=1, routed)           0.103     1.762    rotation_1/Q[13]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.807 r  rotation_1/display_value[13]_i_1/O
                         net (fo=1, routed)           0.000     1.807    rotation_1/display_value[13]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  rotation_1/display_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.868     2.033    rotation_1/CLK
    SLICE_X3Y81          FDRE                                         r  rotation_1/display_value_reg[13]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.622    rotation_1/display_value_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 step_count_converter/w_bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            step_count_converter/bcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.238%)  route 0.151ns (51.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.597     1.516    step_count_converter/CLK
    SLICE_X4Y82          FDRE                                         r  step_count_converter/w_bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  step_count_converter/w_bcd_reg[0]/Q
                         net (fo=6, routed)           0.151     1.809    step_count_converter/w_bcd_reg_n_0_[0]
    SLICE_X3Y82          FDRE                                         r  step_count_converter/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.869     2.034    step_count_converter/CLK
    SLICE_X3Y82          FDRE                                         r  step_count_converter/bcd_reg[1]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.070     1.624    step_count_converter/bcd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 tracker/mile_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_converter/r_bin_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.215ns (69.511%)  route 0.094ns (30.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.598     1.517    tracker/CLK
    SLICE_X6Y83          FDRE                                         r  tracker/mile_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  tracker/mile_reg[7]/Q
                         net (fo=2, routed)           0.094     1.776    distance_converter/mile_reg[6]
    SLICE_X7Y83          LUT3 (Prop_lut3_I2_O)        0.051     1.827 r  distance_converter/r_bin[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    distance_converter/r_bin[7]_i_1__0_n_0
    SLICE_X7Y83          FDRE                                         r  distance_converter/r_bin_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.867     2.032    distance_converter/CLK
    SLICE_X7Y83          FDRE                                         r  distance_converter/r_bin_reg[7]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.107     1.637    distance_converter/r_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 step_count_converter/w_bcd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            step_count_converter/bcd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.832%)  route 0.142ns (50.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.599     1.518    step_count_converter/CLK
    SLICE_X4Y85          FDRE                                         r  step_count_converter/w_bcd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  step_count_converter/w_bcd_reg[10]/Q
                         net (fo=4, routed)           0.142     1.801    step_count_converter/w_bcd_reg_n_0_[10]
    SLICE_X2Y85          FDRE                                         r  step_count_converter/bcd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.872     2.037    step_count_converter/CLK
    SLICE_X2Y85          FDRE                                         r  step_count_converter/bcd_reg[11]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.052     1.609    step_count_converter/bcd_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 distance_converter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_converter/FSM_sequential_state_reg[1]_inv/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.596     1.515    distance_converter/CLK
    SLICE_X6Y81          FDRE                                         r  distance_converter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 f  distance_converter/counter_reg[0]/Q
                         net (fo=5, routed)           0.095     1.775    distance_converter/counter_reg_n_0_[0]
    SLICE_X7Y81          LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  distance_converter/FSM_sequential_state[1]_inv_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    distance_converter/state__0[1]
    SLICE_X7Y81          FDSE                                         r  distance_converter/FSM_sequential_state_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.865     2.030    distance_converter/CLK
    SLICE_X7Y81          FDSE                                         r  distance_converter/FSM_sequential_state_reg[1]_inv/C
                         clock pessimism             -0.501     1.528    
    SLICE_X7Y81          FDSE (Hold_fdse_C_D)         0.092     1.620    distance_converter/FSM_sequential_state_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 distance_converter/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_converter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.653%)  route 0.157ns (45.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.596     1.515    distance_converter/CLK
    SLICE_X7Y81          FDRE                                         r  distance_converter/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  distance_converter/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.157     1.813    distance_converter/Q[0]
    SLICE_X6Y81          LUT3 (Prop_lut3_I2_O)        0.048     1.861 r  distance_converter/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.861    distance_converter/counter[1]_i_1__2_n_0
    SLICE_X6Y81          FDRE                                         r  distance_converter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.865     2.030    distance_converter/CLK
    SLICE_X6Y81          FDRE                                         r  distance_converter/counter_reg[1]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.131     1.659    distance_converter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X9Y91     debounce_START/counter_rg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y91     debounce_START/counter_rg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y91     debounce_START/counter_rg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y91     debounce_START/counter_rg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y91     debounce_START/isig_rg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y91     debounce_START/isig_sync_rg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y91     debounce_START/sig_d_rg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y91     debounce_START/sig_debounced_rg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y91     debounce_START/sig_rg_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     debounce_START/isig_rg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     debounce_START/isig_rg_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     debounce_START/counter_rg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     debounce_START/isig_rg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     debounce_START/isig_rg_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.005ns  (logic 4.702ns (52.223%)  route 4.302ns (47.777%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          1.577     2.208    rotation_1/DP[1]
    SLICE_X1Y81          LUT6 (Prop_lut6_I4_O)        0.124     2.332 r  rotation_1/cathode_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.332    rotation_1/cathode_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     2.549 r  rotation_1/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.725     5.274    cathode_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730     9.005 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.005    cathode[1]
    R10                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.661ns  (logic 4.724ns (54.542%)  route 3.937ns (45.458%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          1.212     1.843    rotation_1/DP[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.124     1.967 r  rotation_1/cathode_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.967    rotation_1/cathode_OBUF[0]_inst_i_3_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I1_O)      0.217     2.184 r  rotation_1/cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.725     4.909    cathode_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.752     8.661 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.661    cathode[0]
    T10                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.542ns  (logic 4.697ns (54.992%)  route 3.844ns (45.008%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          1.031     1.662    rotation_1/DP[1]
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     1.786 r  rotation_1/cathode_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.786    rotation_1/cathode_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y84          MUXF7 (Prop_muxf7_I1_O)      0.217     2.003 r  rotation_1/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.813     4.816    cathode_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.725     8.542 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.542    cathode[3]
    K13                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.401ns  (logic 4.703ns (55.978%)  route 3.698ns (44.022%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          1.382     2.013    rotation_1/DP[1]
    SLICE_X0Y81          LUT6 (Prop_lut6_I4_O)        0.124     2.137 r  rotation_1/cathode_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.137    rotation_1/cathode_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I0_O)      0.212     2.349 r  rotation_1/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.317     4.665    cathode_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.736     8.401 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.401    cathode[5]
    T11                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.994ns  (logic 4.294ns (53.715%)  route 3.700ns (46.285%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          1.029     1.660    rotation_1/DP[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I1_O)        0.124     1.784 r  rotation_1/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.671     4.455    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539     7.994 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     7.994    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.941ns  (logic 4.329ns (54.519%)  route 3.612ns (45.481%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.631     0.631 f  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.693     1.324    display_driver_1/Q[0]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.124     1.448 r  display_driver_1/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.919     4.367    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.941 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.941    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.840ns  (logic 4.535ns (57.845%)  route 3.305ns (42.155%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.693     1.324    display_driver_1/Q[0]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.150     1.474 r  display_driver_1/anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.612     4.086    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     7.840 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.840    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.791ns  (logic 4.684ns (60.122%)  route 3.107ns (39.878%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          1.180     1.811    rotation_1/DP[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.124     1.935 r  rotation_1/cathode_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.935    rotation_1/cathode_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I1_O)      0.217     2.152 r  rotation_1/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.927     4.079    cathode_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712     7.791 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.791    cathode[6]
    L18                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.736ns  (logic 4.640ns (59.983%)  route 3.096ns (40.017%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          0.819     1.450    rotation_1/DP[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.124     1.574 r  rotation_1/cathode_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.574    rotation_1/cathode_OBUF[2]_inst_i_3_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I1_O)      0.217     1.791 r  rotation_1/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.276     4.068    cathode_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.668     7.736 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.736    cathode[2]
    K16                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.477ns  (logic 4.527ns (60.536%)  route 2.951ns (39.464%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.631     0.631 f  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          0.684     1.315    display_driver_1/Q[1]
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.152     1.467 r  display_driver_1/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.267     3.734    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744     7.477 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.477    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_driver_1/refresh_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.240ns (56.481%)  route 0.185ns (43.519%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.185     0.380    display_driver_1/Q[0]
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.425 r  display_driver_1/refresh_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.425    display_driver_1/refresh_counter[1]_i_1_n_0
    SLICE_X0Y87          FDCE                                         r  display_driver_1/refresh_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_driver_1/refresh_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.240ns (55.066%)  route 0.196ns (44.934%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.195     0.195 f  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.196     0.391    display_driver_1/Q[0]
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.045     0.436 r  display_driver_1/refresh_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.436    display_driver_1/refresh_counter[0]_i_1_n_0
    SLICE_X0Y87          FDCE                                         r  display_driver_1/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/refresh_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.253ns (39.709%)  route 0.384ns (60.291%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=216, routed)         0.384     0.637    display_driver_1/rst_IBUF
    SLICE_X0Y87          FDCE                                         f  display_driver_1/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/refresh_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.253ns (39.709%)  route 0.384ns (60.291%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=216, routed)         0.384     0.637    display_driver_1/rst_IBUF
    SLICE_X0Y87          FDCE                                         f  display_driver_1/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.581ns (68.519%)  route 0.726ns (31.481%))
  Logic Levels:           3  (FDCE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.285     0.480    rotation_1/DP[0]
    SLICE_X0Y83          MUXF7 (Prop_muxf7_S_O)       0.085     0.565 r  rotation_1/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.006    cathode_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.301     2.308 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.308    cathode[6]
    L18                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.535ns (66.297%)  route 0.781ns (33.703%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.196     0.391    display_driver_1/Q[0]
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.042     0.433 r  display_driver_1/anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.585     1.018    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     2.316 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.316    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.541ns (66.543%)  route 0.775ns (33.457%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.195     0.195 f  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.185     0.380    display_driver_1/Q[0]
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.043     0.423 r  display_driver_1/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.590     1.013    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     2.316 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.316    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.537ns (65.124%)  route 0.823ns (34.876%))
  Logic Levels:           3  (FDCE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.249     0.444    rotation_1/DP[0]
    SLICE_X0Y84          MUXF7 (Prop_muxf7_S_O)       0.085     0.529 r  rotation_1/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.574     1.103    cathode_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.257     2.361 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.361    cathode[2]
    K16                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.577ns (66.665%)  route 0.789ns (33.335%))
  Logic Levels:           3  (FDCE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[0]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  display_driver_1/refresh_counter_reg[0]/Q
                         net (fo=14, routed)          0.317     0.512    rotation_1/DP[0]
    SLICE_X0Y82          MUXF7 (Prop_muxf7_S_O)       0.085     0.597 r  rotation_1/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.472     1.069    cathode_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.297     2.366 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.366    cathode[4]
    P15                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.480ns (59.162%)  route 1.021ns (40.838%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  display_driver_1/refresh_counter_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.195     0.195 f  display_driver_1/refresh_counter_reg[1]/Q
                         net (fo=20, routed)          0.264     0.459    rotation_1/DP[1]
    SLICE_X0Y84          LUT4 (Prop_lut4_I2_O)        0.045     0.504 r  rotation_1/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.758     1.261    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.240     2.501 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     2.501    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rotation_1/display_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.504ns  (logic 5.012ns (52.738%)  route 4.492ns (47.262%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.714     5.317    rotation_1/CLK
    SLICE_X3Y81          FDRE                                         r  rotation_1/display_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  rotation_1/display_value_reg[15]/Q
                         net (fo=7, routed)           0.821     6.556    rotation_1/sel0[3]
    SLICE_X1Y81          LUT4 (Prop_lut4_I0_O)        0.329     6.885 r  rotation_1/cathode_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.858     7.743    rotation_1/cathode_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.327     8.070 r  rotation_1/cathode_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.070    rotation_1/cathode_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y84          MUXF7 (Prop_muxf7_I0_O)      0.212     8.282 r  rotation_1/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.813    11.096    cathode_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.725    14.821 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.821    cathode[3]
    K13                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.262ns  (logic 4.884ns (52.735%)  route 4.378ns (47.265%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.717     5.320    rotation_1/CLK
    SLICE_X1Y83          FDRE                                         r  rotation_1/display_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  rotation_1/display_value_reg[10]/Q
                         net (fo=7, routed)           1.016     6.791    rotation_1/display_value_reg_n_0_[10]
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.154     6.945 r  rotation_1/cathode_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.638     7.583    rotation_1/cathode_OBUF[1]_inst_i_5_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I5_O)        0.327     7.910 r  rotation_1/cathode_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.910    rotation_1/cathode_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     8.127 r  rotation_1/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.725    10.852    cathode_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730    14.582 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.582    cathode[1]
    R10                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.993ns  (logic 5.034ns (55.977%)  route 3.959ns (44.023%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.714     5.317    rotation_1/CLK
    SLICE_X3Y81          FDRE                                         r  rotation_1/display_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  rotation_1/display_value_reg[15]/Q
                         net (fo=7, routed)           0.936     6.672    rotation_1/sel0[3]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.325     6.997 r  rotation_1/cathode_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.298     7.295    rotation_1/cathode_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.326     7.621 r  rotation_1/cathode_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.621    rotation_1/cathode_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I0_O)      0.212     7.833 r  rotation_1/cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.725    10.558    cathode_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.752    14.310 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.310    cathode[0]
    T10                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.664ns  (logic 4.589ns (52.966%)  route 4.075ns (47.034%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.716     5.319    rotation_1/CLK
    SLICE_X4Y83          FDRE                                         r  rotation_1/display_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  rotation_1/display_value_reg[9]/Q
                         net (fo=7, routed)           1.002     6.777    rotation_1/display_value_reg_n_0_[9]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.901 r  rotation_1/cathode_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.796     7.698    rotation_1/cathode_OBUF[2]_inst_i_5_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.822 r  rotation_1/cathode_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.822    rotation_1/cathode_OBUF[2]_inst_i_3_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I1_O)      0.217     8.039 r  rotation_1/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.276    10.315    cathode_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.668    13.983 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.983    cathode[2]
    K16                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.501ns  (logic 4.763ns (56.024%)  route 3.738ns (43.976%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.716     5.319    rotation_1/CLK
    SLICE_X4Y83          FDRE                                         r  rotation_1/display_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  rotation_1/display_value_reg[14]/Q
                         net (fo=7, routed)           0.984     6.721    rotation_1/sel0[2]
    SLICE_X0Y81          LUT4 (Prop_lut4_I2_O)        0.299     7.020 r  rotation_1/cathode_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.808     7.828    rotation_1/cathode_OBUF[4]_inst_i_4_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.952 r  rotation_1/cathode_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.952    rotation_1/cathode_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y82          MUXF7 (Prop_muxf7_I0_O)      0.212     8.164 r  rotation_1/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.947    10.111    cathode_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.709    13.820 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.820    cathode[4]
    P15                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.470ns  (logic 4.866ns (57.455%)  route 3.604ns (42.545%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.717     5.320    rotation_1/CLK
    SLICE_X1Y83          FDRE                                         r  rotation_1/display_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  rotation_1/display_value_reg[11]/Q
                         net (fo=7, routed)           1.025     6.801    rotation_1/display_value_reg_n_0_[11]
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.154     6.955 r  rotation_1/cathode_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.651     7.606    rotation_1/cathode_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.327     7.933 r  rotation_1/cathode_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.933    rotation_1/cathode_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I1_O)      0.217     8.150 r  rotation_1/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.927    10.077    cathode_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712    13.790 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.790    cathode[6]
    L18                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.301ns  (logic 4.657ns (56.096%)  route 3.645ns (43.904%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.717     5.320    rotation_1/CLK
    SLICE_X1Y83          FDRE                                         r  rotation_1/display_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  rotation_1/display_value_reg[11]/Q
                         net (fo=7, routed)           1.025     6.801    rotation_1/display_value_reg_n_0_[11]
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.925 r  rotation_1/cathode_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.303     7.228    rotation_1/cathode_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.352 r  rotation_1/cathode_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.352    rotation_1/cathode_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     7.569 r  rotation_1/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.317     9.885    cathode_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.736    13.621 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.621    cathode[5]
    T11                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_type_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 4.119ns (54.884%)  route 3.386ns (45.116%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.717     5.320    rotation_1/CLK
    SLICE_X1Y83          FDRE                                         r  rotation_1/display_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  rotation_1/display_type_reg[0]/Q
                         net (fo=1, routed)           0.715     6.491    rotation_1/display_type[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.124     6.615 r  rotation_1/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.671     9.285    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539    12.824 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    12.824    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tracker/OFLOW_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.418ns  (logic 3.976ns (61.955%)  route 2.442ns (38.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.723     5.326    tracker/CLK
    SLICE_X1Y90          FDRE                                         r  tracker/OFLOW_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  tracker/OFLOW_reg/Q
                         net (fo=1, routed)           2.442     8.223    overflow_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.744 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    11.744    overflow
    H17                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tracker/OFLOW_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.362ns (67.272%)  route 0.663ns (32.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.603     1.522    tracker/CLK
    SLICE_X1Y90          FDRE                                         r  tracker/OFLOW_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  tracker/OFLOW_reg/Q
                         net (fo=1, routed)           0.663     2.326    overflow_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.547 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     3.547    overflow
    H17                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.549ns (74.303%)  route 0.536ns (25.697%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.599     1.518    rotation_1/CLK
    SLICE_X1Y83          FDRE                                         r  rotation_1/display_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  rotation_1/display_value_reg[5]/Q
                         net (fo=7, routed)           0.094     1.753    rotation_1/display_value_reg_n_0_[5]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  rotation_1/cathode_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.798    rotation_1/cathode_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y83          MUXF7 (Prop_muxf7_I0_O)      0.062     1.860 r  rotation_1/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.302    cathode_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.301     3.603 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.603    cathode[6]
    L18                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.508ns (68.923%)  route 0.680ns (31.077%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.600     1.519    rotation_1/CLK
    SLICE_X1Y84          FDRE                                         r  rotation_1/display_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  rotation_1/display_value_reg[2]/Q
                         net (fo=7, routed)           0.106     1.766    rotation_1/display_value_reg_n_0_[2]
    SLICE_X0Y84          LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  rotation_1/cathode_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.811    rotation_1/cathode_OBUF[2]_inst_i_3_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I1_O)      0.065     1.876 r  rotation_1/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.574     2.450    cathode_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.257     3.708 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.708    cathode[2]
    K16                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.545ns (67.892%)  route 0.731ns (32.108%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.599     1.518    rotation_1/CLK
    SLICE_X1Y83          FDRE                                         r  rotation_1/display_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  rotation_1/display_value_reg[5]/Q
                         net (fo=7, routed)           0.259     1.919    rotation_1/display_value_reg_n_0_[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.964 r  rotation_1/cathode_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.964    rotation_1/cathode_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     2.026 r  rotation_1/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.472     2.497    cathode_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.297     3.795 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.795    cathode[4]
    P15                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_type_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.426ns (59.245%)  route 0.981ns (40.755%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.600     1.519    rotation_1/CLK
    SLICE_X0Y84          FDRE                                         r  rotation_1/display_type_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  rotation_1/display_type_reg[1]/Q
                         net (fo=1, routed)           0.223     1.883    rotation_1/display_type[1]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.045     1.928 r  rotation_1/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.758     2.686    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.926 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.926    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.572ns (64.306%)  route 0.873ns (35.694%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.597     1.516    rotation_1/CLK
    SLICE_X1Y81          FDRE                                         r  rotation_1/display_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  rotation_1/display_value_reg[4]/Q
                         net (fo=7, routed)           0.254     1.911    rotation_1/display_value_reg_n_0_[4]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.045     1.956 r  rotation_1/cathode_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.956    rotation_1/cathode_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I0_O)      0.062     2.018 r  rotation_1/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.619     2.637    cathode_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.324     3.961 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.961    cathode[5]
    T11                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.570ns (61.565%)  route 0.980ns (38.435%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.598     1.517    rotation_1/CLK
    SLICE_X1Y82          FDRE                                         r  rotation_1/display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rotation_1/display_value_reg[3]/Q
                         net (fo=7, routed)           0.195     1.853    rotation_1/display_value_reg_n_0_[3]
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.045     1.898 r  rotation_1/cathode_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.898    rotation_1/cathode_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y81          MUXF7 (Prop_muxf7_I1_O)      0.065     1.963 r  rotation_1/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.786     2.749    cathode_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.319     4.068 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.068    cathode[1]
    R10                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.588ns (61.962%)  route 0.975ns (38.038%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.597     1.516    rotation_1/CLK
    SLICE_X1Y81          FDRE                                         r  rotation_1/display_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  rotation_1/display_value_reg[4]/Q
                         net (fo=7, routed)           0.189     1.846    rotation_1/display_value_reg_n_0_[4]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  rotation_1/cathode_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.891    rotation_1/cathode_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y82          MUXF7 (Prop_muxf7_I0_O)      0.062     1.953 r  rotation_1/cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.786     2.739    cathode_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.340     4.080 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.080    cathode[0]
    T10                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotation_1/display_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.562ns (60.041%)  route 1.040ns (39.959%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.600     1.519    rotation_1/CLK
    SLICE_X1Y84          FDRE                                         r  rotation_1/display_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  rotation_1/display_value_reg[6]/Q
                         net (fo=7, routed)           0.222     1.883    rotation_1/display_value_reg_n_0_[6]
    SLICE_X1Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.928 r  rotation_1/cathode_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.928    rotation_1/cathode_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y84          MUXF7 (Prop_muxf7_I0_O)      0.062     1.990 r  rotation_1/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.817     2.807    cathode_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.314     4.121 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.121    cathode[3]
    K13                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           346 Endpoints
Min Delay           346 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            generate_pulse/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.852ns (34.399%)  route 3.531ns (65.601%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  mode_IBUF[1]_inst/O
                         net (fo=36, routed)          1.391     2.870    generate_pulse/mode_IBUF[1]
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124     2.994 f  generate_pulse/counter[31]_i_8/O
                         net (fo=1, routed)           0.641     3.635    generate_pulse/counter[31]_i_8_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.759 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.499     5.259    generate_pulse/counter[31]_i_4_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.124     5.383 r  generate_pulse/counter[31]_i_3/O
                         net (fo=1, routed)           0.000     5.383    generate_pulse/p_1_in[31]
    SLICE_X5Y92          FDRE                                         r  generate_pulse/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.602     5.025    generate_pulse/CLK
    SLICE_X5Y92          FDRE                                         r  generate_pulse/counter_reg[31]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            generate_pulse/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.215ns  (logic 1.852ns (35.508%)  route 3.363ns (64.492%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  mode_IBUF[1]_inst/O
                         net (fo=36, routed)          1.391     2.870    generate_pulse/mode_IBUF[1]
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124     2.994 f  generate_pulse/counter[31]_i_8/O
                         net (fo=1, routed)           0.641     3.635    generate_pulse/counter[31]_i_8_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.759 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.331     5.091    generate_pulse/counter[31]_i_4_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.124     5.215 r  generate_pulse/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     5.215    generate_pulse/p_1_in[30]
    SLICE_X5Y92          FDRE                                         r  generate_pulse/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.602     5.025    generate_pulse/CLK
    SLICE_X5Y92          FDRE                                         r  generate_pulse/counter_reg[30]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            generate_pulse/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.210ns  (logic 1.852ns (35.542%)  route 3.358ns (64.458%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  mode_IBUF[1]_inst/O
                         net (fo=36, routed)          1.391     2.870    generate_pulse/mode_IBUF[1]
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124     2.994 f  generate_pulse/counter[31]_i_8/O
                         net (fo=1, routed)           0.641     3.635    generate_pulse/counter[31]_i_8_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.759 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.326     5.086    generate_pulse/counter[31]_i_4_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.124     5.210 r  generate_pulse/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     5.210    generate_pulse/p_1_in[28]
    SLICE_X5Y92          FDRE                                         r  generate_pulse/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.602     5.025    generate_pulse/CLK
    SLICE_X5Y92          FDRE                                         r  generate_pulse/counter_reg[28]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            generate_pulse/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.852ns (36.370%)  route 3.239ns (63.630%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  mode_IBUF[1]_inst/O
                         net (fo=36, routed)          1.391     2.870    generate_pulse/mode_IBUF[1]
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124     2.994 f  generate_pulse/counter[31]_i_8/O
                         net (fo=1, routed)           0.641     3.635    generate_pulse/counter[31]_i_8_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.759 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.208     4.967    generate_pulse/counter[31]_i_4_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I1_O)        0.124     5.091 r  generate_pulse/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     5.091    generate_pulse/p_1_in[5]
    SLICE_X2Y87          FDRE                                         r  generate_pulse/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.601     5.024    generate_pulse/CLK
    SLICE_X2Y87          FDRE                                         r  generate_pulse/counter_reg[5]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            generate_pulse/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 1.852ns (36.441%)  route 3.229ns (63.559%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  mode_IBUF[1]_inst/O
                         net (fo=36, routed)          1.391     2.870    generate_pulse/mode_IBUF[1]
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124     2.994 r  generate_pulse/counter[31]_i_8/O
                         net (fo=1, routed)           0.641     3.635    generate_pulse/counter[31]_i_8_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.759 f  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.198     4.957    generate_pulse/counter[31]_i_4_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.124     5.081 r  generate_pulse/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.081    generate_pulse/p_1_in[0]
    SLICE_X2Y87          FDRE                                         r  generate_pulse/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.601     5.024    generate_pulse/CLK
    SLICE_X2Y87          FDRE                                         r  generate_pulse/counter_reg[0]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            generate_pulse/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.069ns  (logic 1.852ns (36.529%)  route 3.217ns (63.471%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  mode_IBUF[1]_inst/O
                         net (fo=36, routed)          1.391     2.870    generate_pulse/mode_IBUF[1]
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124     2.994 f  generate_pulse/counter[31]_i_8/O
                         net (fo=1, routed)           0.641     3.635    generate_pulse/counter[31]_i_8_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.759 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.186     4.945    generate_pulse/counter[31]_i_4_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.124     5.069 r  generate_pulse/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.069    generate_pulse/p_1_in[1]
    SLICE_X6Y87          FDRE                                         r  generate_pulse/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.599     5.022    generate_pulse/CLK
    SLICE_X6Y87          FDRE                                         r  generate_pulse/counter_reg[1]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            generate_pulse/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.055ns  (logic 1.852ns (36.625%)  route 3.204ns (63.375%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  mode_IBUF[1]_inst/O
                         net (fo=36, routed)          1.391     2.870    generate_pulse/mode_IBUF[1]
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124     2.994 f  generate_pulse/counter[31]_i_8/O
                         net (fo=1, routed)           0.641     3.635    generate_pulse/counter[31]_i_8_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.759 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.172     4.931    generate_pulse/counter[31]_i_4_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I1_O)        0.124     5.055 r  generate_pulse/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     5.055    generate_pulse/p_1_in[26]
    SLICE_X5Y91          FDRE                                         r  generate_pulse/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.602     5.025    generate_pulse/CLK
    SLICE_X5Y91          FDRE                                         r  generate_pulse/counter_reg[26]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            generate_pulse/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 1.852ns (36.661%)  route 3.199ns (63.339%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  mode_IBUF[1]_inst/O
                         net (fo=36, routed)          1.391     2.870    generate_pulse/mode_IBUF[1]
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124     2.994 f  generate_pulse/counter[31]_i_8/O
                         net (fo=1, routed)           0.641     3.635    generate_pulse/counter[31]_i_8_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.759 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.167     4.926    generate_pulse/counter[31]_i_4_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I1_O)        0.124     5.050 r  generate_pulse/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     5.050    generate_pulse/p_1_in[25]
    SLICE_X5Y91          FDRE                                         r  generate_pulse/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.602     5.025    generate_pulse/CLK
    SLICE_X5Y91          FDRE                                         r  generate_pulse/counter_reg[25]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            generate_pulse/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 1.852ns (36.873%)  route 3.170ns (63.127%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  mode_IBUF[1]_inst/O
                         net (fo=36, routed)          1.391     2.870    generate_pulse/mode_IBUF[1]
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124     2.994 f  generate_pulse/counter[31]_i_8/O
                         net (fo=1, routed)           0.641     3.635    generate_pulse/counter[31]_i_8_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.759 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.138     4.897    generate_pulse/counter[31]_i_4_n_0
    SLICE_X6Y92          LUT5 (Prop_lut5_I1_O)        0.124     5.021 r  generate_pulse/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     5.021    generate_pulse/p_1_in[29]
    SLICE_X6Y92          FDRE                                         r  generate_pulse/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.602     5.025    generate_pulse/CLK
    SLICE_X6Y92          FDRE                                         r  generate_pulse/counter_reg[29]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            generate_pulse/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.852ns (37.063%)  route 3.144ns (62.937%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  mode_IBUF[1]_inst/O
                         net (fo=36, routed)          1.391     2.870    generate_pulse/mode_IBUF[1]
    SLICE_X5Y90          LUT3 (Prop_lut3_I2_O)        0.124     2.994 f  generate_pulse/counter[31]_i_8/O
                         net (fo=1, routed)           0.641     3.635    generate_pulse/counter[31]_i_8_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.759 r  generate_pulse/counter[31]_i_4/O
                         net (fo=33, routed)          1.113     4.872    generate_pulse/counter[31]_i_4_n_0
    SLICE_X6Y89          LUT5 (Prop_lut5_I1_O)        0.124     4.996 r  generate_pulse/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     4.996    generate_pulse/p_1_in[14]
    SLICE_X6Y89          FDRE                                         r  generate_pulse/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.601     5.024    generate_pulse/CLK
    SLICE_X6Y89          FDRE                                         r  generate_pulse/counter_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tracker/total_steps_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.253ns (36.257%)  route 0.445ns (63.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  rst_IBUF_inst/O
                         net (fo=216, routed)         0.445     0.698    tracker/rst_IBUF
    SLICE_X3Y86          FDRE                                         r  tracker/total_steps_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.872     2.037    tracker/CLK
    SLICE_X3Y86          FDRE                                         r  tracker/total_steps_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tracker/total_steps_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.253ns (36.257%)  route 0.445ns (63.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  rst_IBUF_inst/O
                         net (fo=216, routed)         0.445     0.698    tracker/rst_IBUF
    SLICE_X3Y86          FDRE                                         r  tracker/total_steps_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.872     2.037    tracker/CLK
    SLICE_X3Y86          FDRE                                         r  tracker/total_steps_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tracker/total_steps_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.253ns (36.257%)  route 0.445ns (63.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  rst_IBUF_inst/O
                         net (fo=216, routed)         0.445     0.698    tracker/rst_IBUF
    SLICE_X3Y86          FDRE                                         r  tracker/total_steps_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.872     2.037    tracker/CLK
    SLICE_X3Y86          FDRE                                         r  tracker/total_steps_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tracker/total_steps_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.253ns (36.257%)  route 0.445ns (63.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  rst_IBUF_inst/O
                         net (fo=216, routed)         0.445     0.698    tracker/rst_IBUF
    SLICE_X3Y86          FDRE                                         r  tracker/total_steps_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.872     2.037    tracker/CLK
    SLICE_X3Y86          FDRE                                         r  tracker/total_steps_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tracker/step_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.253ns (35.776%)  route 0.454ns (64.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  rst_IBUF_inst/O
                         net (fo=216, routed)         0.454     0.707    tracker/rst_IBUF
    SLICE_X5Y87          FDRE                                         r  tracker/step_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.870     2.035    tracker/CLK
    SLICE_X5Y87          FDRE                                         r  tracker/step_count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tracker/step_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.253ns (35.776%)  route 0.454ns (64.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  rst_IBUF_inst/O
                         net (fo=216, routed)         0.454     0.707    tracker/rst_IBUF
    SLICE_X5Y87          FDRE                                         r  tracker/step_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.870     2.035    tracker/CLK
    SLICE_X5Y87          FDRE                                         r  tracker/step_count_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.253ns (35.465%)  route 0.460ns (64.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=216, routed)         0.460     0.713    display_driver_1/divider/rst_IBUF
    SLICE_X1Y88          FDCE                                         f  display_driver_1/divider/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.875     2.040    display_driver_1/divider/slowClk_reg_0
    SLICE_X1Y88          FDCE                                         r  display_driver_1/divider/counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.253ns (35.250%)  route 0.465ns (64.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=216, routed)         0.465     0.718    display_driver_1/divider/rst_IBUF
    SLICE_X0Y88          FDCE                                         f  display_driver_1/divider/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.875     2.040    display_driver_1/divider/slowClk_reg_0
    SLICE_X0Y88          FDCE                                         r  display_driver_1/divider/counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.253ns (35.250%)  route 0.465ns (64.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=216, routed)         0.465     0.718    display_driver_1/divider/rst_IBUF
    SLICE_X0Y88          FDCE                                         f  display_driver_1/divider/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.875     2.040    display_driver_1/divider/slowClk_reg_0
    SLICE_X0Y88          FDCE                                         r  display_driver_1/divider/counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.253ns (35.250%)  route 0.465ns (64.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=216, routed)         0.465     0.718    display_driver_1/divider/rst_IBUF
    SLICE_X0Y88          FDCE                                         f  display_driver_1/divider/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.875     2.040    display_driver_1/divider/slowClk_reg_0
    SLICE_X0Y88          FDCE                                         r  display_driver_1/divider/counter_reg[3]/C





