{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701305105111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701305105111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 19:45:04 2023 " "Processing started: Wed Nov 29 19:45:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701305105111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701305105111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701305105111 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701305108088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_rami.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div_rami.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_rami-a " "Found design unit 1: clk_div_rami-a" {  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305109760 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_rami " "Found entity 1: clk_div_rami" {  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305109760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305109760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-bdf_type " "Found design unit 1: receiver-bdf_type" {  } { { "receiver.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/receiver.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305109807 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/receiver.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305109807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305109807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitrightshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitrightshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRightShiftRegister-Structural " "Found design unit 1: eightBitRightShiftRegister-Structural" {  } { { "eightBitRightShiftRegister.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/eightBitRightShiftRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305109838 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRightShiftRegister " "Found entity 1: eightBitRightShiftRegister" {  } { { "eightBitRightShiftRegister.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/eightBitRightShiftRegister.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305109838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305109838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_bit_register_reset_increment.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file three_bit_register_reset_increment.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_bit_register_reset_increment-Structural " "Found design unit 1: three_bit_register_reset_increment-Structural" {  } { { "three_bit_register_reset_increment.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/three_bit_register_reset_increment.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305109901 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_bit_register_reset_increment " "Found entity 1: three_bit_register_reset_increment" {  } { { "three_bit_register_reset_increment.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/three_bit_register_reset_increment.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305109901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305109901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_bit_counter_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file three_bit_counter_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_bit_counter_logic-Structural " "Found design unit 1: three_bit_counter_logic-Structural" {  } { { "three_bit_counter_logic.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/three_bit_counter_logic.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305109963 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_bit_counter_logic " "Found entity 1: three_bit_counter_logic" {  } { { "three_bit_counter_logic.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/three_bit_counter_logic.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305109963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305109963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_fsm_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file receiver_fsm_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receiver_FSM_controller-Structual " "Found design unit 1: Receiver_FSM_controller-Structual" {  } { { "Receiver_FSM_controller.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/Receiver_FSM_controller.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110010 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receiver_FSM_controller " "Found entity 1: Receiver_FSM_controller" {  } { { "Receiver_FSM_controller.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/Receiver_FSM_controller.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-arch " "Found design unit 1: mux_4to1-arch" {  } { { "mux_4to1.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux_4to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110057 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux_4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3VHDL-structural " "Found design unit 1: lab3VHDL-structural" {  } { { "lab3VHDL.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/lab3VHDL.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110104 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3VHDL " "Found entity 1: lab3VHDL" {  } { { "lab3VHDL.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/lab3VHDL.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "timer.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/timer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110151 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.vhd 0 0 " "Found 0 design units, including 0 entities, in source file project.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110260 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "oneBitAdder.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/oneBitAdder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110307 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "oneBitAdder.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/oneBitAdder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_4-rtl " "Found design unit 1: mux2x1_4-rtl" {  } { { "mux2x1_4.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110354 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4 " "Found entity 1: mux2x1_4" {  } { { "mux2x1_4.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Controller-rtl " "Found design unit 1: FSM_Controller-rtl" {  } { { "FSM_Controller.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/FSM_Controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110401 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Controller " "Found entity 1: FSM_Controller" {  } { { "FSM_Controller.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/FSM_Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitComparator-rtl " "Found design unit 1: fourBitComparator-rtl" {  } { { "fourBitComparator.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/fourBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110463 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitComparator " "Found entity 1: fourBitComparator" {  } { { "fourBitComparator.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/fourBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register_reset_increment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_register_reset_increment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_register_reset_increment-Structural " "Found design unit 1: four_bit_register_reset_increment-Structural" {  } { { "four_bit_register_reset_increment.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/four_bit_register_reset_increment.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110526 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register_reset_increment " "Found entity 1: four_bit_register_reset_increment" {  } { { "four_bit_register_reset_increment.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/four_bit_register_reset_increment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitaddersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitaddersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitAdderSub-rtl " "Found design unit 1: fiveBitAdderSub-rtl" {  } { { "fiveBitAdderSub.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/fiveBitAdderSub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110588 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitAdderSub " "Found entity 1: fiveBitAdderSub" {  } { { "fiveBitAdderSub.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/fiveBitAdderSub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitAdder-rtl " "Found design unit 1: fiveBitAdder-rtl" {  } { { "fiveBitAdder.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/fiveBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110635 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitAdder " "Found entity 1: fiveBitAdder" {  } { { "fiveBitAdder.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/fiveBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110698 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-rtl " "Found design unit 1: dec_7seg-rtl" {  } { { "dec_7seg.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/dec_7seg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110745 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/dec_7seg.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_2-rtl " "Found design unit 1: debouncer_2-rtl" {  } { { "debouncer_2.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/debouncer_2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110807 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_2 " "Found entity 1: debouncer_2" {  } { { "debouncer_2.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/debouncer_2.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-structural " "Found design unit 1: counter-structural" {  } { { "counter.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110854 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tasinda.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tasinda.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tasinda " "Found entity 1: Tasinda" {  } { { "Tasinda.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/Tasinda.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305110979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305110979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/endFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111042 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tx_controller-Structural " "Found design unit 1: Tx_controller-Structural" {  } { { "Tx_controller.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/Tx_controller.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111088 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tx_controller " "Found entity 1: Tx_controller" {  } { { "Tx_controller.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/Tx_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitbcddecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitbcddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitBCDDecoder-structural " "Found design unit 1: fourBitBCDDecoder-structural" {  } { { "fourBitBCDDecoder.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/fourBitBCDDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111151 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitBCDDecoder " "Found entity 1: fourBitBCDDecoder" {  } { { "fourBitBCDDecoder.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/fourBitBCDDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_right_shift_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 8bit_right_shift_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_right_shift_register-Structural " "Found design unit 1: eight_bit_right_shift_register-Structural" {  } { { "8bit_RIGHT_shift_register.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/8bit_RIGHT_shift_register.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111198 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_right_shift_register " "Found entity 1: eight_bit_right_shift_register" {  } { { "8bit_RIGHT_shift_register.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/8bit_RIGHT_shift_register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_register_load.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 8bit_register_load.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "8bit_register_load.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/8bit_register_load.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111260 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "8bit_register_load.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/8bit_register_load.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_counter_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 4bit_counter_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_counter_logic-Structural " "Found design unit 1: four_bit_counter_logic-Structural" {  } { { "4bit_counter_logic.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/4bit_counter_logic.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111307 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_counter_logic " "Found entity 1: four_bit_counter_logic" {  } { { "4bit_counter_logic.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/4bit_counter_logic.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testing " "Found entity 1: testing" {  } { { "testing.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/testing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_to_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_to_one_mux-Structural " "Found design unit 1: two_to_one_mux-Structural" {  } { { "two_to_one_mux.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/two_to_one_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111401 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/two_to_one_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testing_counter " "Found entity 1: testing_counter" {  } { { "testing_counter.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/testing_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testing_bus " "Found entity 1: testing_bus" {  } { { "testing_bus.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/testing_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txdesign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file txdesign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TxDesign " "Found entity 1: TxDesign" {  } { { "TxDesign.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/TxDesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_FSM-structural " "Found design unit 1: UART_FSM-structural" {  } { { "UART_FSM.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/UART_FSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111635 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_FSM " "Found entity 1: UART_FSM" {  } { { "UART_FSM.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/UART_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectdraft.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectdraft.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectDraft " "Found entity 1: projectDraft" {  } { { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_32to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32to8-Structural " "Found design unit 1: mux_32to8-Structural" {  } { { "mux_32to8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux_32to8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111745 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32to8 " "Found entity 1: mux_32to8" {  } { { "mux_32to8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux_32to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8bit_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8bit_8to1-Structural " "Found design unit 1: mux_8bit_8to1-Structural" {  } { { "mux_8bit_8to1.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux_8bit_8to1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111791 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit_8to1 " "Found entity 1: mux_8bit_8to1" {  } { { "mux_8bit_8to1.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux_8bit_8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_8-rtl " "Found design unit 1: mux2x1_8-rtl" {  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111854 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8 " "Found entity 1: mux2x1_8" {  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregistersingle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregistersingle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegisterSingle-rtl " "Found design unit 1: eightBitRegisterSingle-rtl" {  } { { "eightBitRegisterSingle.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/eightBitRegisterSingle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111901 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegisterSingle " "Found entity 1: eightBitRegisterSingle" {  } { { "eightBitRegisterSingle.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/eightBitRegisterSingle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bushandleruart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bushandleruart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusHandlerUART-Structural " "Found design unit 1: BusHandlerUART-Structural" {  } { { "BusHandlerUART.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/BusHandlerUART.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111963 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusHandlerUART " "Found entity 1: BusHandlerUART" {  } { { "BusHandlerUART.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/BusHandlerUART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305111963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305111963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-baudgen " "Found design unit 1: clk_divider-baudgen" {  } { { "clk_divider.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305112026 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305112026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305112026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file baud_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 baud_test " "Found entity 1: baud_test" {  } { { "baud_test.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/baud_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305112073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305112073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_clk.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing_clk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testing_clk " "Found entity 1: testing_clk" {  } { { "testing_clk.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/testing_clk.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305112120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305112120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baud_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_gen-baudgen " "Found design unit 1: baud_gen-baudgen" {  } { { "baud_gen.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/baud_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305112167 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_gen " "Found entity 1: baud_gen" {  } { { "baud_gen.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/baud_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305112167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305112167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/trigger_maker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/trigger_maker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger_maker-behavioral " "Found design unit 1: trigger_maker-behavioral" {  } { { "output_files/trigger_maker.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/output_files/trigger_maker.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305112229 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger_maker " "Found entity 1: trigger_maker" {  } { { "output_files/trigger_maker.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/output_files/trigger_maker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305112229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305112229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/signalgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/signalgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalGenerator-Behavioral " "Found design unit 1: SignalGenerator-Behavioral" {  } { { "output_files/SignalGenerator.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/output_files/SignalGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305112276 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalGenerator " "Found entity 1: SignalGenerator" {  } { { "output_files/SignalGenerator.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/output_files/SignalGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305112276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701305112276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectDraft " "Elaborating entity \"projectDraft\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701305112968 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "startTX " "Pin \"startTX\" is missing source" {  } { { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 640 2192 2368 656 "startTX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1701305113061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tx.bdf 1 1 " "Using design file tx.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Found entity 1: Tx" {  } { { "tx.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/tx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701305113390 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701305113390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx Tx:inst " "Elaborating entity \"Tx\" for hierarchy \"Tx:inst\"" {  } { { "projectDraft.bdf" "inst" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 536 1744 1944 696 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305113405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endFF_2 Tx:inst\|endFF_2:inst13 " "Elaborating entity \"endFF_2\" for hierarchy \"Tx:inst\|endFF_2:inst13\"" {  } { { "tx.bdf" "inst13" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/tx.bdf" { { 432 1360 1536 544 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305113452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_controller Tx:inst\|Tx_controller:inst " "Elaborating entity \"Tx_controller\" for hierarchy \"Tx:inst\|Tx_controller:inst\"" {  } { { "tx.bdf" "inst" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/tx.bdf" { { 664 592 792 872 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305113499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 Tx:inst\|Tx_controller:inst\|enARdFF_2:dff0 " "Elaborating entity \"enARdFF_2\" for hierarchy \"Tx:inst\|Tx_controller:inst\|enARdFF_2:dff0\"" {  } { { "Tx_controller.vhd" "dff0" { Text "Z:/CEG 3155 Labs/Project - Copy/project/Tx_controller.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305113546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_register_reset_increment Tx:inst\|four_bit_register_reset_increment:inst1 " "Elaborating entity \"four_bit_register_reset_increment\" for hierarchy \"Tx:inst\|four_bit_register_reset_increment:inst1\"" {  } { { "tx.bdf" "inst1" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/tx.bdf" { { 912 1016 1208 1024 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305113608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux Tx:inst\|four_bit_register_reset_increment:inst1\|two_to_one_mux:mux0 " "Elaborating entity \"two_to_one_mux\" for hierarchy \"Tx:inst\|four_bit_register_reset_increment:inst1\|two_to_one_mux:mux0\"" {  } { { "four_bit_register_reset_increment.vhd" "mux0" { Text "Z:/CEG 3155 Labs/Project - Copy/project/four_bit_register_reset_increment.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305113655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_counter_logic Tx:inst\|four_bit_register_reset_increment:inst1\|four_bit_counter_logic:logic " "Elaborating entity \"four_bit_counter_logic\" for hierarchy \"Tx:inst\|four_bit_register_reset_increment:inst1\|four_bit_counter_logic:logic\"" {  } { { "four_bit_register_reset_increment.vhd" "logic" { Text "Z:/CEG 3155 Labs/Project - Copy/project/four_bit_register_reset_increment.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305113749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_right_shift_register Tx:inst\|eight_bit_right_shift_register:inst5 " "Elaborating entity \"eight_bit_right_shift_register\" for hierarchy \"Tx:inst\|eight_bit_right_shift_register:inst5\"" {  } { { "tx.bdf" "inst5" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/tx.bdf" { { 408 864 1080 552 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305113858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister Tx:inst\|eightBitRegister:inst4 " "Elaborating entity \"eightBitRegister\" for hierarchy \"Tx:inst\|eightBitRegister:inst4\"" {  } { { "tx.bdf" "inst4" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/tx.bdf" { { 240 864 1072 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305114171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue 8bit_register_load.vhdl(15) " "Verilog HDL or VHDL warning at 8bit_register_load.vhdl(15): object \"int_notValue\" assigned a value but never read" {  } { { "8bit_register_load.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/8bit_register_load.vhdl" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305114186 "|projectDraft|Tx:inst|eightBitRegister:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_FSM UART_FSM:inst5 " "Elaborating entity \"UART_FSM\" for hierarchy \"UART_FSM:inst5\"" {  } { { "projectDraft.bdf" "inst5" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 240 616 880 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305114343 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "char6 UART_FSM.vhd(28) " "Verilog HDL or VHDL warning at UART_FSM.vhd(28): object \"char6\" assigned a value but never read" {  } { { "UART_FSM.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/UART_FSM.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305114397 "|projectDraft|UART_FSM:inst5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "AddressBus\[0\] UART_FSM.vhd(14) " "Using initial value X (don't care) for net \"AddressBus\[0\]\" at UART_FSM.vhd(14)" {  } { { "UART_FSM.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/UART_FSM.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701305114397 "|projectDraft|UART_FSM:inst5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SelTxRx\[0\] UART_FSM.vhd(14) " "Using initial value X (don't care) for net \"SelTxRx\[0\]\" at UART_FSM.vhd(14)" {  } { { "UART_FSM.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/UART_FSM.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701305114397 "|projectDraft|UART_FSM:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32to8 UART_FSM:inst5\|mux_32to8:muxMainD " "Elaborating entity \"mux_32to8\" for hierarchy \"UART_FSM:inst5\|mux_32to8:muxMainD\"" {  } { { "UART_FSM.vhd" "muxMainD" { Text "Z:/CEG 3155 Labs/Project - Copy/project/UART_FSM.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305114460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 UART_FSM:inst5\|mux_32to8:muxMainD\|mux_4to1:\\gen:0:uut " "Elaborating entity \"mux_4to1\" for hierarchy \"UART_FSM:inst5\|mux_32to8:muxMainD\|mux_4to1:\\gen:0:uut\"" {  } { { "mux_32to8.vhd" "\\gen:0:uut" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux_32to8.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305114522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter UART_FSM:inst5\|counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"UART_FSM:inst5\|counter:counter1\"" {  } { { "UART_FSM.vhd" "counter1" { Text "Z:/CEG 3155 Labs/Project - Copy/project/UART_FSM.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305114986 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notA counter.vhd(14) " "Verilog HDL or VHDL warning at counter.vhd(14): object \"int_notA\" assigned a value but never read" {  } { { "counter.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/counter.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305115001 "|projectDraft|UART_FSM:inst5|counter:counter1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notB counter.vhd(14) " "Verilog HDL or VHDL warning at counter.vhd(14): object \"int_notB\" assigned a value but never read" {  } { { "counter.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/counter.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305115001 "|projectDraft|UART_FSM:inst5|counter:counter1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notC counter.vhd(14) " "Verilog HDL or VHDL warning at counter.vhd(14): object \"int_notC\" assigned a value but never read" {  } { { "counter.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/counter.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305115001 "|projectDraft|UART_FSM:inst5|counter:counter1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notD counter.vhd(14) " "Verilog HDL or VHDL warning at counter.vhd(14): object \"int_notD\" assigned a value but never read" {  } { { "counter.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/counter.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305115001 "|projectDraft|UART_FSM:inst5|counter:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8bit_8to1 UART_FSM:inst5\|mux_8bit_8to1:muxCounter " "Elaborating entity \"mux_8bit_8to1\" for hierarchy \"UART_FSM:inst5\|mux_8bit_8to1:muxCounter\"" {  } { { "UART_FSM.vhd" "muxCounter" { Text "Z:/CEG 3155 Labs/Project - Copy/project/UART_FSM.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305115079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8 UART_FSM:inst5\|mux_8bit_8to1:muxCounter\|mux2x1_8:mux3 " "Elaborating entity \"mux2x1_8\" for hierarchy \"UART_FSM:inst5\|mux_8bit_8to1:muxCounter\|mux2x1_8:mux3\"" {  } { { "mux_8bit_8to1.vhd" "mux3" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux_8bit_8to1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305115454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_gen baud_gen:inst6 " "Elaborating entity \"baud_gen\" for hierarchy \"baud_gen:inst6\"" {  } { { "projectDraft.bdf" "inst6" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 864 936 1096 976 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305115517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusHandlerUART BusHandlerUART:inst8 " "Elaborating entity \"BusHandlerUART\" for hierarchy \"BusHandlerUART:inst8\"" {  } { { "projectDraft.bdf" "inst8" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 440 1016 1328 584 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305115564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:inst3 " "Elaborating entity \"receiver\" for hierarchy \"receiver:inst3\"" {  } { { "projectDraft.bdf" "inst3" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 328 1744 1960 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305115939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_bit_register_reset_increment receiver:inst3\|three_bit_register_reset_increment:b2v_b " "Elaborating entity \"three_bit_register_reset_increment\" for hierarchy \"receiver:inst3\|three_bit_register_reset_increment:b2v_b\"" {  } { { "receiver.vhd" "b2v_b" { Text "Z:/CEG 3155 Labs/Project - Copy/project/receiver.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305116017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_bit_counter_logic receiver:inst3\|three_bit_register_reset_increment:b2v_b\|three_bit_counter_logic:logic " "Elaborating entity \"three_bit_counter_logic\" for hierarchy \"receiver:inst3\|three_bit_register_reset_increment:b2v_b\|three_bit_counter_logic:logic\"" {  } { { "three_bit_register_reset_increment.vhdl" "logic" { Text "Z:/CEG 3155 Labs/Project - Copy/project/three_bit_register_reset_increment.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305116111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver_FSM_controller receiver:inst3\|Receiver_FSM_controller:b2v_inst4 " "Elaborating entity \"Receiver_FSM_controller\" for hierarchy \"receiver:inst3\|Receiver_FSM_controller:b2v_inst4\"" {  } { { "receiver.vhd" "b2v_inst4" { Text "Z:/CEG 3155 Labs/Project - Copy/project/receiver.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305116486 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "anystate Receiver_FSM_controller.vhdl(31) " "Verilog HDL or VHDL warning at Receiver_FSM_controller.vhdl(31): object \"anystate\" assigned a value but never read" {  } { { "Receiver_FSM_controller.vhdl" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/Receiver_FSM_controller.vhdl" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305116517 "|projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRightShiftRegister receiver:inst3\|eightBitRightShiftRegister:b2v_RSR " "Elaborating entity \"eightBitRightShiftRegister\" for hierarchy \"receiver:inst3\|eightBitRightShiftRegister:b2v_RSR\"" {  } { { "receiver.vhd" "b2v_RSR" { Text "Z:/CEG 3155 Labs/Project - Copy/project/receiver.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305116804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegisterSingle eightBitRegisterSingle:inst7 " "Elaborating entity \"eightBitRegisterSingle\" for hierarchy \"eightBitRegisterSingle:inst7\"" {  } { { "projectDraft.bdf" "inst7" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 640 1160 1344 880 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305116976 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue0 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue0\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305116991 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue1 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue1\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305116991 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue2 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue2\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305116991 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue3 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue3\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305116991 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue4 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue4\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305116991 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue5 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue5\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305116991 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue6 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue6\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305116991 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue7 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue7\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305116991 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3VHDL lab3VHDL:inst14 " "Elaborating entity \"lab3VHDL\" for hierarchy \"lab3VHDL:inst14\"" {  } { { "projectDraft.bdf" "inst14" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 48 344 568 224 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305117163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer lab3VHDL:inst14\|timer:b2v_inst " "Elaborating entity \"timer\" for hierarchy \"lab3VHDL:inst14\|timer:b2v_inst\"" {  } { { "lab3VHDL.vhd" "b2v_inst" { Text "Z:/CEG 3155 Labs/Project - Copy/project/lab3VHDL.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305117210 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notA timer.vhd(15) " "Verilog HDL or VHDL warning at timer.vhd(15): object \"int_notA\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/timer.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305117226 "|projectDraft|lab3VHDL:inst14|timer:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notB timer.vhd(15) " "Verilog HDL or VHDL warning at timer.vhd(15): object \"int_notB\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/timer.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305117226 "|projectDraft|lab3VHDL:inst14|timer:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notC timer.vhd(15) " "Verilog HDL or VHDL warning at timer.vhd(15): object \"int_notC\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/timer.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305117226 "|projectDraft|lab3VHDL:inst14|timer:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notD timer.vhd(15) " "Verilog HDL or VHDL warning at timer.vhd(15): object \"int_notD\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/timer.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305117241 "|projectDraft|lab3VHDL:inst14|timer:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg lab3VHDL:inst14\|dec_7seg:b2v_inst19 " "Elaborating entity \"dec_7seg\" for hierarchy \"lab3VHDL:inst14\|dec_7seg:b2v_inst19\"" {  } { { "lab3VHDL.vhd" "b2v_inst19" { Text "Z:/CEG 3155 Labs/Project - Copy/project/lab3VHDL.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305117319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_2 lab3VHDL:inst14\|debouncer_2:b2v_inst23 " "Elaborating entity \"debouncer_2\" for hierarchy \"lab3VHDL:inst14\|debouncer_2:b2v_inst23\"" {  } { { "lab3VHDL.vhd" "b2v_inst23" { Text "Z:/CEG 3155 Labs/Project - Copy/project/lab3VHDL.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305117402 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_q1Output debouncer_2.vhd(37) " "Verilog HDL or VHDL warning at debouncer_2.vhd(37): object \"int_q1Output\" assigned a value but never read" {  } { { "debouncer_2.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/debouncer_2.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305117433 "|projectDraft|lab3VHDL:inst14|debouncer_2:b2v_inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Controller lab3VHDL:inst14\|FSM_Controller:b2v_inst3 " "Elaborating entity \"FSM_Controller\" for hierarchy \"lab3VHDL:inst14\|FSM_Controller:b2v_inst3\"" {  } { { "lab3VHDL.vhd" "b2v_inst3" { Text "Z:/CEG 3155 Labs/Project - Copy/project/lab3VHDL.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305117480 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notq1 FSM_Controller.vhd(13) " "Verilog HDL or VHDL warning at FSM_Controller.vhd(13): object \"notq1\" assigned a value but never read" {  } { { "FSM_Controller.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/FSM_Controller.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305117511 "|projectDraft|lab3VHDL:inst14|FSM_Controller:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notq0 FSM_Controller.vhd(13) " "Verilog HDL or VHDL warning at FSM_Controller.vhd(13): object \"notq0\" assigned a value but never read" {  } { { "FSM_Controller.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/FSM_Controller.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701305117511 "|projectDraft|lab3VHDL:inst14|FSM_Controller:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_4 lab3VHDL:inst14\|mux2x1_4:b2v_inst6 " "Elaborating entity \"mux2x1_4\" for hierarchy \"lab3VHDL:inst14\|mux2x1_4:b2v_inst6\"" {  } { { "lab3VHDL.vhd" "b2v_inst6" { Text "Z:/CEG 3155 Labs/Project - Copy/project/lab3VHDL.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305117729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitBCDDecoder lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8 " "Elaborating entity \"fourBitBCDDecoder\" for hierarchy \"lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\"" {  } { { "lab3VHDL.vhd" "b2v_inst8" { Text "Z:/CEG 3155 Labs/Project - Copy/project/lab3VHDL.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305117791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitAdderSub lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\|fiveBitAdderSub:sub " "Elaborating entity \"fiveBitAdderSub\" for hierarchy \"lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\|fiveBitAdderSub:sub\"" {  } { { "fourBitBCDDecoder.vhd" "sub" { Text "Z:/CEG 3155 Labs/Project - Copy/project/fourBitBCDDecoder.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305117838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitAdder lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\|fiveBitAdderSub:sub\|fiveBitAdder:add " "Elaborating entity \"fiveBitAdder\" for hierarchy \"lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\|fiveBitAdderSub:sub\|fiveBitAdder:add\"" {  } { { "fiveBitAdderSub.vhd" "add" { Text "Z:/CEG 3155 Labs/Project - Copy/project/fiveBitAdderSub.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305117885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\|fiveBitAdderSub:sub\|fiveBitAdder:add\|oneBitAdder:add4 " "Elaborating entity \"oneBitAdder\" for hierarchy \"lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\|fiveBitAdderSub:sub\|fiveBitAdder:add\|oneBitAdder:add4\"" {  } { { "fiveBitAdder.vhd" "add4" { Text "Z:/CEG 3155 Labs/Project - Copy/project/fiveBitAdder.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305117932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitComparator lab3VHDL:inst14\|fourBitComparator:b2v_inst9 " "Elaborating entity \"fourBitComparator\" for hierarchy \"lab3VHDL:inst14\|fourBitComparator:b2v_inst9\"" {  } { { "lab3VHDL.vhd" "b2v_inst9" { Text "Z:/CEG 3155 Labs/Project - Copy/project/lab3VHDL.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305118054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator lab3VHDL:inst14\|fourBitComparator:b2v_inst9\|oneBitComparator:comp3 " "Elaborating entity \"oneBitComparator\" for hierarchy \"lab3VHDL:inst14\|fourBitComparator:b2v_inst9\|oneBitComparator:comp3\"" {  } { { "fourBitComparator.vhd" "comp3" { Text "Z:/CEG 3155 Labs/Project - Copy/project/fourBitComparator.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305118101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_rami clk_div_rami:inst1 " "Elaborating entity \"clk_div_rami\" for hierarchy \"clk_div_rami:inst1\"" {  } { { "projectDraft.bdf" "inst1" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 312 -80 128 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701305118198 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "baud_gen:inst6\|Mux0 " "Found clock multiplexer baud_gen:inst6\|Mux0" {  } { { "baud_gen.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/baud_gen.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1701305119074 "|projectDraft|baud_gen:inst6|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1701305119074 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "startTX GND " "Pin \"startTX\" is stuck at GND" {  } { { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 640 2192 2368 656 "startTX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701305120423 "|projectDraft|startTX"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVSEG2\[6\] VCC " "Pin \"SEVSEG2\[6\]\" is stuck at VCC" {  } { { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 136 568 744 152 "SEVSEG2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701305120423 "|projectDraft|SEVSEG2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVSEG2\[2\] GND " "Pin \"SEVSEG2\[2\]\" is stuck at GND" {  } { { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 136 568 744 152 "SEVSEG2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701305120423 "|projectDraft|SEVSEG2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVSEG2\[1\] GND " "Pin \"SEVSEG2\[1\]\" is stuck at GND" {  } { { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 136 568 744 152 "SEVSEG2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701305120423 "|projectDraft|SEVSEG2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U_AddressBus\[0\] GND " "Pin \"U_AddressBus\[0\]\" is stuck at GND" {  } { { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 272 1408 1603 288 "U_AddressBus\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701305120423 "|projectDraft|U_AddressBus[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U_SetTxRx\[0\] GND " "Pin \"U_SetTxRx\[0\]\" is stuck at GND" {  } { { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 288 1408 1586 304 "U_SetTxRx\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701305120423 "|projectDraft|U_SetTxRx[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701305120423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701305120673 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701305126449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305126449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701305127308 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701305127308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "209 " "Implemented 209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701305127308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701305127308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701305127511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 19:45:27 2023 " "Processing ended: Wed Nov 29 19:45:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701305127511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701305127511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701305127511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701305127511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701305131477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701305131477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 19:45:29 2023 " "Processing started: Wed Nov 29 19:45:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701305131477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701305131477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701305131477 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701305132097 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1701305132112 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1701305132112 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1701305132696 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701305132759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701305132837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701305132869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701305132869 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701305133744 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701305133822 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701305135479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701305135479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701305135479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701305135479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701305135479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701305135479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701305135479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701305135479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701305135479 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701305135479 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 788 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701305135557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701305135557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701305135557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 794 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701305135557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 796 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701305135557 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701305135557 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701305135572 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 78 " "No exact pin location assignment(s) for 40 pins of 78 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCLkx8 " "Pin BCLkx8 not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { BCLkx8 } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 944 1696 1872 960 "BCLkx8" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCLkx8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_SetBaudRate " "Pin U_SetBaudRate not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { U_SetBaudRate } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 256 1408 1584 272 "U_SetBaudRate" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U_SetBaudRate } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_rnotW " "Pin U_rnotW not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { U_rnotW } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 304 1408 1584 320 "U_rnotW" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U_rnotW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "startTX " "Pin startTX not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { startTX } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 640 2192 2368 656 "startTX" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { startTX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[7\] " "Pin BusOutput\[7\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { BusOutput[7] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusOutput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[6\] " "Pin BusOutput\[6\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { BusOutput[6] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusOutput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[5\] " "Pin BusOutput\[5\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { BusOutput[5] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusOutput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[4\] " "Pin BusOutput\[4\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { BusOutput[4] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusOutput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[3\] " "Pin BusOutput\[3\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { BusOutput[3] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusOutput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[2\] " "Pin BusOutput\[2\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { BusOutput[2] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusOutput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[1\] " "Pin BusOutput\[1\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { BusOutput[1] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusOutput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[0\] " "Pin BusOutput\[0\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { BusOutput[0] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusOutput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTS\[2\] " "Pin MSTS\[2\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { MSTS[2] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 152 696 872 168 "MSTS" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSTS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTS\[1\] " "Pin MSTS\[1\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { MSTS[1] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 152 696 872 168 "MSTS" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSTS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTS\[0\] " "Pin MSTS\[0\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { MSTS[0] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 152 696 872 168 "MSTS" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSTS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG1\[6\] " "Pin SEVSEG1\[6\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG1[6] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 120 568 744 136 "SEVSEG1" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG1\[5\] " "Pin SEVSEG1\[5\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG1[5] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 120 568 744 136 "SEVSEG1" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG1\[4\] " "Pin SEVSEG1\[4\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG1[4] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 120 568 744 136 "SEVSEG1" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG1\[3\] " "Pin SEVSEG1\[3\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG1[3] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 120 568 744 136 "SEVSEG1" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG1\[2\] " "Pin SEVSEG1\[2\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG1[2] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 120 568 744 136 "SEVSEG1" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG1\[1\] " "Pin SEVSEG1\[1\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG1[1] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 120 568 744 136 "SEVSEG1" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG1\[0\] " "Pin SEVSEG1\[0\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG1[0] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 120 568 744 136 "SEVSEG1" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG2\[6\] " "Pin SEVSEG2\[6\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG2[6] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 136 568 744 152 "SEVSEG2" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG2\[5\] " "Pin SEVSEG2\[5\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG2[5] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 136 568 744 152 "SEVSEG2" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG2\[4\] " "Pin SEVSEG2\[4\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG2[4] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 136 568 744 152 "SEVSEG2" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG2\[3\] " "Pin SEVSEG2\[3\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG2[3] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 136 568 744 152 "SEVSEG2" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG2\[2\] " "Pin SEVSEG2\[2\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG2[2] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 136 568 744 152 "SEVSEG2" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG2\[1\] " "Pin SEVSEG2\[1\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG2[1] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 136 568 744 152 "SEVSEG2" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEVSEG2\[0\] " "Pin SEVSEG2\[0\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SEVSEG2[0] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 136 568 744 152 "SEVSEG2" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SEVSEG2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTS\[2\] " "Pin SSTS\[2\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SSTS[2] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 168 696 872 184 "SSTS" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSTS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTS\[1\] " "Pin SSTS\[1\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SSTS[1] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 168 696 872 184 "SSTS" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSTS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTS\[0\] " "Pin SSTS\[0\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { SSTS[0] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 168 696 872 184 "SSTS" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SSTS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_AddressBus\[1\] " "Pin U_AddressBus\[1\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { U_AddressBus[1] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 272 1408 1603 288 "U_AddressBus" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U_AddressBus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_AddressBus\[0\] " "Pin U_AddressBus\[0\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { U_AddressBus[0] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 272 1408 1603 288 "U_AddressBus" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U_AddressBus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_o_counter\[3\] " "Pin U_o_counter\[3\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { U_o_counter[3] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 344 880 1064 360 "U_o_counter" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U_o_counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_o_counter\[2\] " "Pin U_o_counter\[2\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { U_o_counter[2] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 344 880 1064 360 "U_o_counter" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U_o_counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_o_counter\[1\] " "Pin U_o_counter\[1\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { U_o_counter[1] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 344 880 1064 360 "U_o_counter" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U_o_counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_o_counter\[0\] " "Pin U_o_counter\[0\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { U_o_counter[0] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 344 880 1064 360 "U_o_counter" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U_o_counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_SetTxRx\[1\] " "Pin U_SetTxRx\[1\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { U_SetTxRx[1] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 288 1408 1586 304 "U_SetTxRx" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U_SetTxRx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_SetTxRx\[0\] " "Pin U_SetTxRx\[0\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { U_SetTxRx[0] } } } { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 288 1408 1586 304 "U_SetTxRx" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U_SetTxRx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701305137322 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1701305137322 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701305138494 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701305138494 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux0\|\\gen:7:uut\|dout~0\|combout " "Node \"inst8\|MUX\|mux0\|\\gen:7:uut\|dout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F~8\|dataa " "Node \"inst5\|mux2x1_8_1\|F~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F~8\|combout " "Node \"inst5\|mux2x1_8_1\|F~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux0\|\\gen:7:uut\|dout~0\|datab " "Node \"inst8\|MUX\|mux0\|\\gen:7:uut\|dout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""}  } { { "mux_4to1.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux_4to1.vhd" 7 -1 0 } } { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701305138510 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[6\]~10\|combout " "Node \"inst5\|mux2x1_8_1\|F\[6\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[6\]~9\|dataa " "Node \"inst5\|mux2x1_8_1\|F\[6\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[6\]~9\|combout " "Node \"inst5\|mux2x1_8_1\|F\[6\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[6\]~10\|datad " "Node \"inst5\|mux2x1_8_1\|F\[6\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""}  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701305138510 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[5\]~14\|combout " "Node \"inst5\|mux2x1_8_1\|F\[5\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[5\]~14\|datab " "Node \"inst5\|mux2x1_8_1\|F\[5\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""}  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701305138510 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux0\|\\gen:4:uut\|dout~0\|combout " "Node \"inst8\|MUX\|mux0\|\\gen:4:uut\|dout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[4\]~17\|datab " "Node \"inst5\|mux2x1_8_1\|F\[4\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[4\]~17\|combout " "Node \"inst5\|mux2x1_8_1\|F\[4\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux0\|\\gen:4:uut\|dout~0\|datab " "Node \"inst8\|MUX\|mux0\|\\gen:4:uut\|dout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""}  } { { "mux_4to1.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux_4to1.vhd" 7 -1 0 } } { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701305138510 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux3\|F~0\|combout " "Node \"inst8\|MUX\|mux3\|F~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[3\]~20\|datab " "Node \"inst5\|mux2x1_8_1\|F\[3\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[3\]~20\|combout " "Node \"inst5\|mux2x1_8_1\|F\[3\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[3\]~21\|datac " "Node \"inst5\|mux2x1_8_1\|F\[3\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[3\]~21\|combout " "Node \"inst5\|mux2x1_8_1\|F\[3\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux3\|F~0\|datac " "Node \"inst8\|MUX\|mux3\|F~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""}  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701305138510 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux3\|F~1\|combout " "Node \"inst8\|MUX\|mux3\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[2\]~23\|dataa " "Node \"inst5\|mux2x1_8_1\|F\[2\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[2\]~23\|combout " "Node \"inst5\|mux2x1_8_1\|F\[2\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux3\|F~1\|datac " "Node \"inst8\|MUX\|mux3\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""}  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701305138510 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[1\]~27\|combout " "Node \"inst5\|mux2x1_8_1\|F\[1\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[1\]~24\|datab " "Node \"inst5\|mux2x1_8_1\|F\[1\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[1\]~24\|combout " "Node \"inst5\|mux2x1_8_1\|F\[1\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[1\]~27\|datab " "Node \"inst5\|mux2x1_8_1\|F\[1\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""}  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701305138510 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[0\]~30\|combout " "Node \"inst5\|mux2x1_8_1\|F\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[0\]~30\|datab " "Node \"inst5\|mux2x1_8_1\|F\[0\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305138510 ""}  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701305138510 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|Mux0  from: datac  to: combout " "Cell: inst6\|Mux0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701305138510 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701305138510 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701305138525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701305138525 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701305138525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701305138557 ""}  } { { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 128 -272 -104 144 "GClock" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 774 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701305138557 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baud_gen:inst6\|Mux0  " "Automatically promoted node baud_gen:inst6\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701305138557 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BCLkx8~output " "Destination node BCLkx8~output" {  } { { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 944 1696 1872 960 "BCLkx8" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCLkx8~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 708 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701305138557 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701305138557 ""}  } { { "baud_gen.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/baud_gen.vhd" 44 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baud_gen:inst6|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701305138557 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baud_gen:inst6\|ctr3\[2\]  " "Automatically promoted node baud_gen:inst6\|ctr3\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baud_gen:inst6\|ctr3\[2\]~0 " "Destination node baud_gen:inst6\|ctr3\[2\]~0" {  } { { "baud_gen.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/baud_gen.vhd" 49 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baud_gen:inst6|ctr3[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BClk~output " "Destination node BClk~output" {  } { { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project - Copy/project/projectDraft.bdf" { { 960 1696 1872 976 "BClk" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BClk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } { { "baud_gen.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/baud_gen.vhd" 49 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baud_gen:inst6|ctr3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701305138572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_1Hz  " "Automatically promoted node clk_div_rami:inst1\|clock_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 42 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701305138572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_100hz_int  " "Automatically promoted node clk_div_rami:inst1\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_rami:inst1\|clock_100hz_int~0 " "Destination node clk_div_rami:inst1\|clock_100hz_int~0" {  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 53 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_100hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 666 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 53 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_100hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701305138572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_100Khz_int  " "Automatically promoted node clk_div_rami:inst1\|clock_100Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_rami:inst1\|clock_100Khz_int~0 " "Destination node clk_div_rami:inst1\|clock_100Khz_int~0" {  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_100Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_100Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701305138572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_10Hz_int  " "Automatically promoted node clk_div_rami:inst1\|clock_10Hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_rami:inst1\|clock_10Hz_int~0 " "Destination node clk_div_rami:inst1\|clock_10Hz_int~0" {  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 53 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_10Hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 661 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 53 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_10Hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701305138572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_10Khz_int  " "Automatically promoted node clk_div_rami:inst1\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_rami:inst1\|clock_10Khz_int~0 " "Destination node clk_div_rami:inst1\|clock_10Khz_int~0" {  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_10Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_10Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701305138572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_1Khz_int  " "Automatically promoted node clk_div_rami:inst1\|clock_1Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_rami:inst1\|clock_1Khz_int~0 " "Destination node clk_div_rami:inst1\|clock_1Khz_int~0" {  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_1Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_1Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701305138572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_1Mhz_int  " "Automatically promoted node clk_div_rami:inst1\|clock_1Mhz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701305138572 ""}  } { { "clk_div_rami.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_1Mhz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701305138572 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701305139947 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701305139963 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701305139963 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701305139963 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701305139963 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701305139963 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701305139979 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701305139979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701305139994 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1701305140010 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701305140010 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 0 40 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1701305140025 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1701305140025 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701305140025 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701305140025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701305140025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701305140025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701305140025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 13 52 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 13 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701305140025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701305140025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 22 50 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701305140025 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 1 70 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701305140025 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1701305140025 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701305140025 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RxD " "Node \"RxD\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RxD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1701305140104 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701305140104 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701305140104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701305145842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701305146170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701305146202 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701305150358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701305150358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701305151186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X46_Y61 X57_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73" {  } { { "loc" "" { Generic "Z:/CEG 3155 Labs/Project - Copy/project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} 46 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1701305154390 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701305154390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701305156537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1701305156537 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701305156537 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1701305156568 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701305156713 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701305157284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701305157409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701305157925 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701305158530 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701305159707 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/CEG 3155 Labs/Project - Copy/project/output_files/Project.fit.smsg " "Generated suppressed messages file Z:/CEG 3155 Labs/Project - Copy/project/output_files/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701305160082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5351 " "Peak virtual memory: 5351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701305162161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 19:46:02 2023 " "Processing ended: Wed Nov 29 19:46:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701305162161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701305162161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701305162161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701305162161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701305165208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701305165208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 19:46:04 2023 " "Processing started: Wed Nov 29 19:46:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701305165208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701305165208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701305165208 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701305170219 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701305170368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701305173293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 19:46:13 2023 " "Processing ended: Wed Nov 29 19:46:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701305173293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701305173293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701305173293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701305173293 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701305174121 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701305176435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701305176451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 19:46:14 2023 " "Processing started: Wed Nov 29 19:46:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701305176451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701305176451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701305176451 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1701305177107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701305178572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1701305178572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1701305178666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1701305178666 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1701305179426 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1701305179426 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baud_gen:inst6\|Clkdiv41 baud_gen:inst6\|Clkdiv41 " "create_clock -period 1.000 -name baud_gen:inst6\|Clkdiv41 baud_gen:inst6\|Clkdiv41" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179426 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GClock GClock " "create_clock -period 1.000 -name GClock GClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179426 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baud_gen:inst6\|ctr3\[2\] baud_gen:inst6\|ctr3\[2\] " "create_clock -period 1.000 -name baud_gen:inst6\|ctr3\[2\] baud_gen:inst6\|ctr3\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179426 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BaudSel\[0\] BaudSel\[0\] " "create_clock -period 1.000 -name BaudSel\[0\] BaudSel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179426 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_1Hz clk_div_rami:inst1\|clock_1Hz " "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_1Hz clk_div_rami:inst1\|clock_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179426 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_10Hz_int clk_div_rami:inst1\|clock_10Hz_int " "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_10Hz_int clk_div_rami:inst1\|clock_10Hz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179426 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_100hz_int clk_div_rami:inst1\|clock_100hz_int " "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_100hz_int clk_div_rami:inst1\|clock_100hz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179426 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_1Khz_int clk_div_rami:inst1\|clock_1Khz_int " "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_1Khz_int clk_div_rami:inst1\|clock_1Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179426 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_10Khz_int clk_div_rami:inst1\|clock_10Khz_int " "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_10Khz_int clk_div_rami:inst1\|clock_10Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179426 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_100Khz_int clk_div_rami:inst1\|clock_100Khz_int " "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_100Khz_int clk_div_rami:inst1\|clock_100Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179426 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_1Mhz_int clk_div_rami:inst1\|clock_1Mhz_int " "create_clock -period 1.000 -name clk_div_rami:inst1\|clock_1Mhz_int clk_div_rami:inst1\|clock_1Mhz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179426 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179426 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[0\]~30\|combout " "Node \"inst5\|mux2x1_8_1\|F\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[0\]~30\|datac " "Node \"inst5\|mux2x1_8_1\|F\[0\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""}  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1701305179441 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux3\|F~0\|combout " "Node \"inst8\|MUX\|mux3\|F~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[3\]~20\|datab " "Node \"inst5\|mux2x1_8_1\|F\[3\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[3\]~20\|combout " "Node \"inst5\|mux2x1_8_1\|F\[3\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[3\]~21\|datab " "Node \"inst5\|mux2x1_8_1\|F\[3\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[3\]~21\|combout " "Node \"inst5\|mux2x1_8_1\|F\[3\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux3\|F~0\|dataa " "Node \"inst8\|MUX\|mux3\|F~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""}  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1701305179441 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux0\|\\gen:7:uut\|dout~0\|combout " "Node \"inst8\|MUX\|mux0\|\\gen:7:uut\|dout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F~8\|datab " "Node \"inst5\|mux2x1_8_1\|F~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F~8\|combout " "Node \"inst5\|mux2x1_8_1\|F~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux0\|\\gen:7:uut\|dout~0\|datac " "Node \"inst8\|MUX\|mux0\|\\gen:7:uut\|dout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""}  } { { "mux_4to1.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux_4to1.vhd" 7 -1 0 } } { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1701305179441 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[6\]~10\|combout " "Node \"inst5\|mux2x1_8_1\|F\[6\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[6\]~9\|datac " "Node \"inst5\|mux2x1_8_1\|F\[6\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[6\]~9\|combout " "Node \"inst5\|mux2x1_8_1\|F\[6\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[6\]~10\|datab " "Node \"inst5\|mux2x1_8_1\|F\[6\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""}  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1701305179441 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[5\]~14\|combout " "Node \"inst5\|mux2x1_8_1\|F\[5\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[5\]~14\|datac " "Node \"inst5\|mux2x1_8_1\|F\[5\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""}  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1701305179441 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux0\|\\gen:4:uut\|dout~0\|combout " "Node \"inst8\|MUX\|mux0\|\\gen:4:uut\|dout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[4\]~17\|dataa " "Node \"inst5\|mux2x1_8_1\|F\[4\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[4\]~17\|combout " "Node \"inst5\|mux2x1_8_1\|F\[4\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux0\|\\gen:4:uut\|dout~0\|datac " "Node \"inst8\|MUX\|mux0\|\\gen:4:uut\|dout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""}  } { { "mux_4to1.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux_4to1.vhd" 7 -1 0 } } { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1701305179441 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux3\|F~1\|combout " "Node \"inst8\|MUX\|mux3\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[2\]~23\|datab " "Node \"inst5\|mux2x1_8_1\|F\[2\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[2\]~23\|combout " "Node \"inst5\|mux2x1_8_1\|F\[2\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux3\|F~1\|datab " "Node \"inst8\|MUX\|mux3\|F~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""}  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1701305179441 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[1\]~27\|combout " "Node \"inst5\|mux2x1_8_1\|F\[1\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[1\]~24\|dataa " "Node \"inst5\|mux2x1_8_1\|F\[1\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[1\]~24\|combout " "Node \"inst5\|mux2x1_8_1\|F\[1\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[1\]~27\|dataa " "Node \"inst5\|mux2x1_8_1\|F\[1\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701305179441 ""}  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1701305179441 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|Mux0  from: datad  to: combout " "Cell: inst6\|Mux0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179847 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1701305179847 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1701305179847 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1701305179847 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1701305179863 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1701305180004 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1701305180082 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1701305180082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.077 " "Worst-case setup slack is -4.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.077       -51.220 baud_gen:inst6\|ctr3\[2\]  " "   -4.077       -51.220 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.356        -8.887 clk_div_rami:inst1\|clock_1Hz  " "   -2.356        -8.887 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.820       -14.064 GClock  " "   -1.820       -14.064 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.036        -5.238 baud_gen:inst6\|Clkdiv41  " "   -1.036        -5.238 baud_gen:inst6\|Clkdiv41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031       -25.019 BaudSel\[0\]  " "   -1.031       -25.019 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596        -1.053 clk_div_rami:inst1\|clock_1Khz_int  " "   -0.596        -1.053 clk_div_rami:inst1\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592        -1.108 clk_div_rami:inst1\|clock_1Mhz_int  " "   -0.592        -1.108 clk_div_rami:inst1\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589        -1.050 clk_div_rami:inst1\|clock_100hz_int  " "   -0.589        -1.050 clk_div_rami:inst1\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585        -1.043 clk_div_rami:inst1\|clock_100Khz_int  " "   -0.585        -1.043 clk_div_rami:inst1\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585        -1.035 clk_div_rami:inst1\|clock_10Khz_int  " "   -0.585        -1.035 clk_div_rami:inst1\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237        -0.664 clk_div_rami:inst1\|clock_10Hz_int  " "   -0.237        -0.664 clk_div_rami:inst1\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305180113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.659 " "Worst-case hold slack is -0.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659        -0.659 BaudSel\[0\]  " "   -0.659        -0.659 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425        -0.425 clk_div_rami:inst1\|clock_1Mhz_int  " "   -0.425        -0.425 clk_div_rami:inst1\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.402        -0.402 clk_div_rami:inst1\|clock_10Khz_int  " "   -0.402        -0.402 clk_div_rami:inst1\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361        -0.361 clk_div_rami:inst1\|clock_1Khz_int  " "   -0.361        -0.361 clk_div_rami:inst1\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292        -0.292 clk_div_rami:inst1\|clock_100Khz_int  " "   -0.292        -0.292 clk_div_rami:inst1\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271        -0.271 clk_div_rami:inst1\|clock_100hz_int  " "   -0.271        -0.271 clk_div_rami:inst1\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 baud_gen:inst6\|ctr3\[2\]  " "    0.385         0.000 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386         0.000 clk_div_rami:inst1\|clock_1Hz  " "    0.386         0.000 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 GClock  " "    0.392         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 clk_div_rami:inst1\|clock_10Hz_int  " "    0.402         0.000 clk_div_rami:inst1\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 baud_gen:inst6\|Clkdiv41  " "    0.445         0.000 baud_gen:inst6\|Clkdiv41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305180160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.456 " "Worst-case recovery slack is -1.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.456        -8.761 BaudSel\[0\]  " "   -1.456        -8.761 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.219        -8.764 baud_gen:inst6\|ctr3\[2\]  " "   -1.219        -8.764 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.001        -5.636 clk_div_rami:inst1\|clock_1Hz  " "   -1.001        -5.636 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305180207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.893 " "Worst-case removal slack is 0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893         0.000 clk_div_rami:inst1\|clock_1Hz  " "    0.893         0.000 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945         0.000 baud_gen:inst6\|ctr3\[2\]  " "    0.945         0.000 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.143         0.000 BaudSel\[0\]  " "    1.143         0.000 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305180238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -49.260 BaudSel\[0\]  " "   -3.000       -49.260 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.845 GClock  " "   -3.000       -24.845 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -38.550 baud_gen:inst6\|ctr3\[2\]  " "   -1.285       -38.550 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -10.280 baud_gen:inst6\|Clkdiv41  " "   -1.285       -10.280 baud_gen:inst6\|Clkdiv41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -8.995 clk_div_rami:inst1\|clock_1Hz  " "   -1.285        -8.995 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 clk_div_rami:inst1\|clock_100Khz_int  " "   -1.285        -5.140 clk_div_rami:inst1\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 clk_div_rami:inst1\|clock_100hz_int  " "   -1.285        -5.140 clk_div_rami:inst1\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 clk_div_rami:inst1\|clock_10Hz_int  " "   -1.285        -5.140 clk_div_rami:inst1\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 clk_div_rami:inst1\|clock_10Khz_int  " "   -1.285        -5.140 clk_div_rami:inst1\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 clk_div_rami:inst1\|clock_1Khz_int  " "   -1.285        -5.140 clk_div_rami:inst1\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 clk_div_rami:inst1\|clock_1Mhz_int  " "   -1.285        -5.140 clk_div_rami:inst1\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305180285 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1701305182088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1701305182119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1701305182971 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|Mux0  from: datad  to: combout " "Cell: inst6\|Mux0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183139 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1701305183139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183155 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1701305183201 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1701305183201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.640 " "Worst-case setup slack is -3.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.640       -44.333 baud_gen:inst6\|ctr3\[2\]  " "   -3.640       -44.333 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.075        -7.641 clk_div_rami:inst1\|clock_1Hz  " "   -2.075        -7.641 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.523       -10.998 GClock  " "   -1.523       -10.998 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848       -19.818 BaudSel\[0\]  " "   -0.848       -19.818 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.819        -3.980 baud_gen:inst6\|Clkdiv41  " "   -0.819        -3.980 baud_gen:inst6\|Clkdiv41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.434        -0.596 clk_div_rami:inst1\|clock_1Khz_int  " "   -0.434        -0.596 clk_div_rami:inst1\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431        -0.599 clk_div_rami:inst1\|clock_1Mhz_int  " "   -0.431        -0.599 clk_div_rami:inst1\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427        -0.593 clk_div_rami:inst1\|clock_100hz_int  " "   -0.427        -0.593 clk_div_rami:inst1\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424        -0.588 clk_div_rami:inst1\|clock_100Khz_int  " "   -0.424        -0.588 clk_div_rami:inst1\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423        -0.579 clk_div_rami:inst1\|clock_10Khz_int  " "   -0.423        -0.579 clk_div_rami:inst1\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113        -0.294 clk_div_rami:inst1\|clock_10Hz_int  " "   -0.113        -0.294 clk_div_rami:inst1\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305183233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.550 " "Worst-case hold slack is -0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550        -0.624 BaudSel\[0\]  " "   -0.550        -0.624 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310        -0.310 clk_div_rami:inst1\|clock_1Mhz_int  " "   -0.310        -0.310 clk_div_rami:inst1\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278        -0.278 clk_div_rami:inst1\|clock_10Khz_int  " "   -0.278        -0.278 clk_div_rami:inst1\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238        -0.238 clk_div_rami:inst1\|clock_1Khz_int  " "   -0.238        -0.238 clk_div_rami:inst1\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178        -0.178 clk_div_rami:inst1\|clock_100Khz_int  " "   -0.178        -0.178 clk_div_rami:inst1\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160        -0.160 clk_div_rami:inst1\|clock_100hz_int  " "   -0.160        -0.160 clk_div_rami:inst1\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337         0.000 baud_gen:inst6\|ctr3\[2\]  " "    0.337         0.000 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 clk_div_rami:inst1\|clock_1Hz  " "    0.338         0.000 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351         0.000 GClock  " "    0.351         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 clk_div_rami:inst1\|clock_10Hz_int  " "    0.353         0.000 clk_div_rami:inst1\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 baud_gen:inst6\|Clkdiv41  " "    0.398         0.000 baud_gen:inst6\|Clkdiv41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305183311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.229 " "Worst-case recovery slack is -1.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.229        -6.783 BaudSel\[0\]  " "   -1.229        -6.783 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.992        -7.038 baud_gen:inst6\|ctr3\[2\]  " "   -0.992        -7.038 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.831        -4.497 clk_div_rami:inst1\|clock_1Hz  " "   -0.831        -4.497 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305183350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.838 " "Worst-case removal slack is 0.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838         0.000 clk_div_rami:inst1\|clock_1Hz  " "    0.838         0.000 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846         0.000 baud_gen:inst6\|ctr3\[2\]  " "    0.846         0.000 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043         0.000 BaudSel\[0\]  " "    1.043         0.000 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305183397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -49.260 BaudSel\[0\]  " "   -3.000       -49.260 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.845 GClock  " "   -3.000       -24.845 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -38.550 baud_gen:inst6\|ctr3\[2\]  " "   -1.285       -38.550 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -10.280 baud_gen:inst6\|Clkdiv41  " "   -1.285       -10.280 baud_gen:inst6\|Clkdiv41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -8.995 clk_div_rami:inst1\|clock_1Hz  " "   -1.285        -8.995 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 clk_div_rami:inst1\|clock_100Khz_int  " "   -1.285        -5.140 clk_div_rami:inst1\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 clk_div_rami:inst1\|clock_100hz_int  " "   -1.285        -5.140 clk_div_rami:inst1\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 clk_div_rami:inst1\|clock_10Hz_int  " "   -1.285        -5.140 clk_div_rami:inst1\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 clk_div_rami:inst1\|clock_10Khz_int  " "   -1.285        -5.140 clk_div_rami:inst1\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 clk_div_rami:inst1\|clock_1Khz_int  " "   -1.285        -5.140 clk_div_rami:inst1\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 clk_div_rami:inst1\|clock_1Mhz_int  " "   -1.285        -5.140 clk_div_rami:inst1\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305183444 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1701305185466 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|Mux0  from: datad  to: combout " "Cell: inst6\|Mux0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185873 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1701305185873 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185873 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1701305185888 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1701305185888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.496 " "Worst-case setup slack is -1.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.496       -11.987 baud_gen:inst6\|ctr3\[2\]  " "   -1.496       -11.987 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660        -2.375 clk_div_rami:inst1\|clock_1Hz  " "   -0.660        -2.375 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.396        -0.785 GClock  " "   -0.396        -0.785 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012         0.000 BaudSel\[0\]  " "    0.012         0.000 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020         0.000 baud_gen:inst6\|Clkdiv41  " "    0.020         0.000 baud_gen:inst6\|Clkdiv41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_div_rami:inst1\|clock_1Khz_int  " "    0.215         0.000 clk_div_rami:inst1\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218         0.000 clk_div_rami:inst1\|clock_1Mhz_int  " "    0.218         0.000 clk_div_rami:inst1\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221         0.000 clk_div_rami:inst1\|clock_100hz_int  " "    0.221         0.000 clk_div_rami:inst1\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225         0.000 clk_div_rami:inst1\|clock_100Khz_int  " "    0.225         0.000 clk_div_rami:inst1\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226         0.000 clk_div_rami:inst1\|clock_10Khz_int  " "    0.226         0.000 clk_div_rami:inst1\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 clk_div_rami:inst1\|clock_10Hz_int  " "    0.392         0.000 clk_div_rami:inst1\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305185935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.519 " "Worst-case hold slack is -0.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.519        -0.519 BaudSel\[0\]  " "   -0.519        -0.519 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357        -0.357 clk_div_rami:inst1\|clock_10Khz_int  " "   -0.357        -0.357 clk_div_rami:inst1\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343        -0.343 clk_div_rami:inst1\|clock_1Khz_int  " "   -0.343        -0.343 clk_div_rami:inst1\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315        -0.315 clk_div_rami:inst1\|clock_1Mhz_int  " "   -0.315        -0.315 clk_div_rami:inst1\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303        -0.303 clk_div_rami:inst1\|clock_100hz_int  " "   -0.303        -0.303 clk_div_rami:inst1\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.298        -0.298 clk_div_rami:inst1\|clock_100Khz_int  " "   -0.298        -0.298 clk_div_rami:inst1\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172         0.000 baud_gen:inst6\|ctr3\[2\]  " "    0.172         0.000 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 clk_div_rami:inst1\|clock_1Hz  " "    0.173         0.000 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 GClock  " "    0.175         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 clk_div_rami:inst1\|clock_10Hz_int  " "    0.181         0.000 clk_div_rami:inst1\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 baud_gen:inst6\|Clkdiv41  " "    0.208         0.000 baud_gen:inst6\|Clkdiv41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305185982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.190 " "Worst-case recovery slack is -0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.190        -0.190 BaudSel\[0\]  " "   -0.190        -0.190 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105        -0.592 baud_gen:inst6\|ctr3\[2\]  " "   -0.105        -0.592 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038        -0.152 clk_div_rami:inst1\|clock_1Hz  " "   -0.038        -0.152 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305186045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.443 " "Worst-case removal slack is 0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443         0.000 clk_div_rami:inst1\|clock_1Hz  " "    0.443         0.000 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467         0.000 baud_gen:inst6\|ctr3\[2\]  " "    0.467         0.000 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546         0.000 BaudSel\[0\]  " "    0.546         0.000 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305186091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -46.216 BaudSel\[0\]  " "   -3.000       -46.216 BaudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -21.053 GClock  " "   -3.000       -21.053 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -30.000 baud_gen:inst6\|ctr3\[2\]  " "   -1.000       -30.000 baud_gen:inst6\|ctr3\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 baud_gen:inst6\|Clkdiv41  " "   -1.000        -8.000 baud_gen:inst6\|Clkdiv41 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 clk_div_rami:inst1\|clock_1Hz  " "   -1.000        -7.000 clk_div_rami:inst1\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 clk_div_rami:inst1\|clock_100Khz_int  " "   -1.000        -4.000 clk_div_rami:inst1\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 clk_div_rami:inst1\|clock_100hz_int  " "   -1.000        -4.000 clk_div_rami:inst1\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 clk_div_rami:inst1\|clock_10Hz_int  " "   -1.000        -4.000 clk_div_rami:inst1\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 clk_div_rami:inst1\|clock_10Khz_int  " "   -1.000        -4.000 clk_div_rami:inst1\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 clk_div_rami:inst1\|clock_1Khz_int  " "   -1.000        -4.000 clk_div_rami:inst1\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 clk_div_rami:inst1\|clock_1Mhz_int  " "   -1.000        -4.000 clk_div_rami:inst1\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1701305186138 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1701305189290 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1701305189290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701305190071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 19:46:30 2023 " "Processing ended: Wed Nov 29 19:46:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701305190071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701305190071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701305190071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701305190071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701305196223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701305196223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 19:46:35 2023 " "Processing started: Wed Nov 29 19:46:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701305196223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701305196223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701305196223 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project.vo C:/Users/jadme/Downloads/project/Project/simulation/qsim// simulation " "Generated file Project.vo in folder \"C:/Users/jadme/Downloads/project/Project/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1701305198216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701305198450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 19:46:38 2023 " "Processing ended: Wed Nov 29 19:46:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701305198450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701305198450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701305198450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701305198450 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus II Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701305199279 ""}
