Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 28 22:22:22 2025
| Host         : DESKTOP-NV7NN3N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 1304 register/latch pins with no clock driven by root clock pin: ClkDiv/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce/ck_div/clk_out_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sevenSegmentDisplay/divclk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4995 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.619        0.000                      0                   89        0.230        0.000                      0                   89        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
fpga_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk            5.963        0.000                      0                   45        0.230        0.000                      0                   45        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fpga_clk           fpga_clk                 1.619        0.000                      0                   44        5.961        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.014ns (24.852%)  route 3.066ns (75.148%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.559     5.105    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.518     5.623 r  debounce/ck_div/counter_reg[13]/Q
                         net (fo=2, routed)           0.820     6.443    debounce/ck_div/counter[13]
    SLICE_X42Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.567 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.676     7.243    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.303     7.671    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.267     9.061    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.185 r  debounce/ck_div/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.185    debounce/ck_div/counter_0[13]
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.808    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
                         clock pessimism              0.297    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X42Y34         FDCE (Setup_fdce_C_D)        0.079    15.149    debounce/ck_div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.046ns (25.437%)  route 3.066ns (74.563%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.559     5.105    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.518     5.623 r  debounce/ck_div/counter_reg[13]/Q
                         net (fo=2, routed)           0.820     6.443    debounce/ck_div/counter[13]
    SLICE_X42Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.567 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.676     7.243    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.303     7.671    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.267     9.061    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.156     9.217 r  debounce/ck_div/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.217    debounce/ck_div/counter_0[17]
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.808    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[17]/C
                         clock pessimism              0.297    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X42Y34         FDCE (Setup_fdce_C_D)        0.118    15.188    debounce/ck_div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.014ns (24.968%)  route 3.047ns (75.032%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.559     5.105    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.518     5.623 r  debounce/ck_div/counter_reg[13]/Q
                         net (fo=2, routed)           0.820     6.443    debounce/ck_div/counter[13]
    SLICE_X42Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.567 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.676     7.243    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.303     7.671    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.248     9.042    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.166 r  debounce/ck_div/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.166    debounce/ck_div/counter_0[12]
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.808    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[12]/C
                         clock pessimism              0.297    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X42Y34         FDCE (Setup_fdce_C_D)        0.079    15.149    debounce/ck_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.952ns (23.903%)  route 3.031ns (76.097%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.559     5.105    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDCE (Prop_fdce_C_Q)         0.456     5.561 f  sevenSegmentDisplay/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.873     6.434    sevenSegmentDisplay/divclk_cnt_reg_n_0_[14]
    SLICE_X57Y30         LUT4 (Prop_lut4_I2_O)        0.124     6.558 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.627     7.184    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.667     7.975    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.099 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.865     8.964    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.088 r  sevenSegmentDisplay/divclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.088    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.808    sevenSegmentDisplay/CLK
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
                         clock pessimism              0.272    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X57Y28         FDCE (Setup_fdce_C_D)        0.029    15.074    sevenSegmentDisplay/divclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.043ns (25.500%)  route 3.047ns (74.500%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.559     5.105    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.518     5.623 r  debounce/ck_div/counter_reg[13]/Q
                         net (fo=2, routed)           0.820     6.443    debounce/ck_div/counter[13]
    SLICE_X42Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.567 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.676     7.243    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.303     7.671    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.248     9.042    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.153     9.195 r  debounce/ck_div/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.195    debounce/ck_div/counter_0[16]
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.808    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[16]/C
                         clock pessimism              0.297    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X42Y34         FDCE (Setup_fdce_C_D)        0.118    15.188    debounce/ck_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.980ns (24.434%)  route 3.031ns (75.566%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.559     5.105    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDCE (Prop_fdce_C_Q)         0.456     5.561 f  sevenSegmentDisplay/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.873     6.434    sevenSegmentDisplay/divclk_cnt_reg_n_0_[14]
    SLICE_X57Y30         LUT4 (Prop_lut4_I2_O)        0.124     6.558 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.627     7.184    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.667     7.975    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.099 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.865     8.964    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.152     9.116 r  sevenSegmentDisplay/divclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.116    sevenSegmentDisplay/divclk_cnt[2]
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.808    sevenSegmentDisplay/CLK
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/C
                         clock pessimism              0.272    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X57Y28         FDCE (Setup_fdce_C_D)        0.075    15.120    sevenSegmentDisplay/divclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.014ns (25.094%)  route 3.027ns (74.906%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.559     5.105    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.518     5.623 r  debounce/ck_div/counter_reg[13]/Q
                         net (fo=2, routed)           0.820     6.443    debounce/ck_div/counter[13]
    SLICE_X42Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.567 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.676     7.243    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.303     7.671    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.228     9.022    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.146 r  debounce/ck_div/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.146    debounce/ck_div/counter_0[11]
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.808    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
                         clock pessimism              0.297    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X42Y34         FDCE (Setup_fdce_C_D)        0.081    15.151    debounce/ck_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 1.042ns (25.609%)  route 3.027ns (74.391%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.559     5.105    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.518     5.623 r  debounce/ck_div/counter_reg[13]/Q
                         net (fo=2, routed)           0.820     6.443    debounce/ck_div/counter[13]
    SLICE_X42Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.567 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.676     7.243    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.303     7.671    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.795 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.228     9.022    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.152     9.174 r  debounce/ck_div/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.174    debounce/ck_div/counter_0[15]
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.808    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[15]/C
                         clock pessimism              0.297    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X42Y34         FDCE (Setup_fdce_C_D)        0.118    15.188    debounce/ck_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.952ns (24.064%)  route 3.004ns (75.936%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.559     5.105    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDCE (Prop_fdce_C_Q)         0.456     5.561 f  sevenSegmentDisplay/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.873     6.434    sevenSegmentDisplay/divclk_cnt_reg_n_0_[14]
    SLICE_X57Y30         LUT4 (Prop_lut4_I2_O)        0.124     6.558 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.627     7.184    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.667     7.975    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.099 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.838     8.937    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.061 r  sevenSegmentDisplay/divclk_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.061    sevenSegmentDisplay/divclk_cnt[16]
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/C
                         clock pessimism              0.296    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y30         FDCE (Setup_fdce_C_D)        0.031    15.101    sevenSegmentDisplay/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.981ns (24.616%)  route 3.004ns (75.384%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.559     5.105    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDCE (Prop_fdce_C_Q)         0.456     5.561 f  sevenSegmentDisplay/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.873     6.434    sevenSegmentDisplay/divclk_cnt_reg_n_0_[14]
    SLICE_X57Y30         LUT4 (Prop_lut4_I2_O)        0.124     6.558 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.627     7.184    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.667     7.975    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.099 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.838     8.937    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.153     9.090 r  sevenSegmentDisplay/divclk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.090    sevenSegmentDisplay/divclk_cnt[7]
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[7]/C
                         clock pessimism              0.296    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y30         FDCE (Setup_fdce_C_D)        0.075    15.145    sevenSegmentDisplay/divclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  6.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.577%)  route 0.164ns (46.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.464    sevenSegmentDisplay/CLK
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.164     1.769    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X57Y30         LUT3 (Prop_lut3_I1_O)        0.048     1.817 r  sevenSegmentDisplay/divclk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.817    sevenSegmentDisplay/divclk_cnt[9]
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.978    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[9]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X57Y30         FDCE (Hold_fdce_C_D)         0.107     1.587    sevenSegmentDisplay/divclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.179%)  route 0.164ns (46.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.464    sevenSegmentDisplay/CLK
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.164     1.769    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X57Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.814 r  sevenSegmentDisplay/divclk_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.814    sevenSegmentDisplay/divclk_cnt[11]
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.978    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X57Y30         FDCE (Hold_fdce_C_D)         0.091     1.571    sevenSegmentDisplay/divclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.190ns (50.408%)  route 0.187ns (49.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.464    sevenSegmentDisplay/CLK
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.187     1.792    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.049     1.841 r  sevenSegmentDisplay/divclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.841    sevenSegmentDisplay/divclk_cnt[4]
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     1.976    sevenSegmentDisplay/CLK
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X57Y28         FDCE (Hold_fdce_C_D)         0.107     1.571    sevenSegmentDisplay/divclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debounce/ck_div/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.465    debounce/ck_div/CLK
    SLICE_X44Y33         FDCE                                         r  debounce/ck_div/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  debounce/ck_div/clk_out_reg/Q
                         net (fo=3, routed)           0.185     1.791    debounce/ck_div/q_reg
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.836 r  debounce/ck_div/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.836    debounce/ck_div/clk_out_i_1__0_n_0
    SLICE_X44Y33         FDCE                                         r  debounce/ck_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.978    debounce/ck_div/CLK
    SLICE_X44Y33         FDCE                                         r  debounce/ck_div/clk_out_reg/C
                         clock pessimism             -0.513     1.465    
    SLICE_X44Y33         FDCE (Hold_fdce_C_D)         0.091     1.556    debounce/ck_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.876%)  route 0.187ns (50.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.464    sevenSegmentDisplay/CLK
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.187     1.792    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.837 r  sevenSegmentDisplay/divclk_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.837    sevenSegmentDisplay/divclk_cnt[15]
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     1.976    sevenSegmentDisplay/CLK
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[15]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X57Y28         FDCE (Hold_fdce_C_D)         0.092     1.556    sevenSegmentDisplay/divclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upg_rst_reg/D
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk fall@5.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.191ns (49.328%)  route 0.196ns (50.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 6.973 - 5.000 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.196     6.804    upg_rst
    SLICE_X57Y26         LUT3 (Prop_lut3_I1_O)        0.045     6.849 r  upg_rst_i_1/O
                         net (fo=1, routed)           0.000     6.849    upg_rst_i_1_n_0
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     5.434 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.152 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     6.973    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.462    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.098     6.560    upg_rst_reg
  -------------------------------------------------------------------
                         required time                         -6.560    
                         arrival time                           6.849    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ClkDiv/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.469    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  ClkDiv/clk_out_reg/Q
                         net (fo=4, routed)           0.197     1.807    ClkDiv/clk
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.852 r  ClkDiv/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.852    ClkDiv/clk_out_i_1_n_0
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/C
                         clock pessimism             -0.514     1.469    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.091     1.560    ClkDiv/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.189ns (43.400%)  route 0.246ns (56.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.464    sevenSegmentDisplay/CLK
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.246     1.851    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.048     1.899 r  sevenSegmentDisplay/divclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.899    sevenSegmentDisplay/divclk_cnt[6]
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.977    sevenSegmentDisplay/CLK
    SLICE_X55Y29         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/C
                         clock pessimism             -0.479     1.498    
    SLICE_X55Y29         FDCE (Hold_fdce_C_D)         0.107     1.605    sevenSegmentDisplay/divclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ClkDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.469    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  ClkDiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.172     1.769    ClkDiv/counter[3]
    SLICE_X36Y45         LUT4 (Prop_lut4_I3_O)        0.102     1.871 r  ClkDiv/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    ClkDiv/counter[3]_i_1_n_0
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[3]/C
                         clock pessimism             -0.514     1.469    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.107     1.576    ClkDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.184ns (43.420%)  route 0.240ns (56.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.464    sevenSegmentDisplay/CLK
    SLICE_X57Y28         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.240     1.845    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X57Y30         LUT3 (Prop_lut3_I1_O)        0.043     1.888 r  sevenSegmentDisplay/divclk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.888    sevenSegmentDisplay/divclk_cnt[5]
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.978    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X57Y30         FDCE (Hold_fdce_C_D)         0.107     1.587    sevenSegmentDisplay/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  fpga_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y33   debounce/ck_div/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y32   debounce/ck_div/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y34   debounce/ck_div/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y34   debounce/ck_div/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   debounce/ck_div/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y31   debounce/ck_div/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y31   debounce/ck_div/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   debounce/ck_div/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   debounce/ck_div/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   debounce/ck_div/counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   debounce/ck_div/counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   debounce/ck_div/counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   debounce/ck_div/counter_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   sevenSegmentDisplay/divclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   debounce/ck_div/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   debounce/ck_div/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   debounce/ck_div/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   debounce/ck_div/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   debounce/ck_div/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   debounce/ck_div/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   debounce/ck_div/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   sevenSegmentDisplay/divclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   sevenSegmentDisplay/divclk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   sevenSegmentDisplay/divclk_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.961ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.908ns  (logic 0.583ns (20.045%)  route 2.325ns (79.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 10.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.553    10.099    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.459    10.558 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.113    11.671    decoder/dut1/upg_rst
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.124    11.795 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         1.212    13.008    sevenSegmentDisplay/upg_rst_reg
    SLICE_X55Y30         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.808    sevenSegmentDisplay/CLK
    SLICE_X55Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.627    sevenSegmentDisplay/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_reg/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.908ns  (logic 0.583ns (20.045%)  route 2.325ns (79.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 10.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.553    10.099    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.459    10.558 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.113    11.671    decoder/dut1/upg_rst
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.124    11.795 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         1.212    13.008    sevenSegmentDisplay/upg_rst_reg
    SLICE_X55Y30         FDCE                                         f  sevenSegmentDisplay/divclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.441    14.808    sevenSegmentDisplay/CLK
    SLICE_X55Y30         FDCE                                         r  sevenSegmentDisplay/divclk_reg/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.627    sevenSegmentDisplay/divclk_reg
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.871ns  (logic 0.583ns (20.308%)  route 2.288ns (79.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 10.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.553    10.099    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.459    10.558 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.113    11.671    decoder/dut1/upg_rst
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.124    11.795 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         1.175    12.970    sevenSegmentDisplay/upg_rst_reg
    SLICE_X57Y30         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X57Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.641    sevenSegmentDisplay/divclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.871ns  (logic 0.583ns (20.308%)  route 2.288ns (79.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 10.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.553    10.099    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.459    10.558 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.113    11.671    decoder/dut1/upg_rst
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.124    11.795 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         1.175    12.970    sevenSegmentDisplay/upg_rst_reg
    SLICE_X57Y30         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X57Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.641    sevenSegmentDisplay/divclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.871ns  (logic 0.583ns (20.308%)  route 2.288ns (79.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 10.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.553    10.099    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.459    10.558 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.113    11.671    decoder/dut1/upg_rst
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.124    11.795 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         1.175    12.970    sevenSegmentDisplay/upg_rst_reg
    SLICE_X57Y30         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X57Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.641    sevenSegmentDisplay/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.871ns  (logic 0.583ns (20.308%)  route 2.288ns (79.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 10.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.553    10.099    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.459    10.558 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.113    11.671    decoder/dut1/upg_rst
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.124    11.795 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         1.175    12.970    sevenSegmentDisplay/upg_rst_reg
    SLICE_X57Y30         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X57Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.641    sevenSegmentDisplay/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.871ns  (logic 0.583ns (20.308%)  route 2.288ns (79.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 10.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.553    10.099    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.459    10.558 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.113    11.671    decoder/dut1/upg_rst
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.124    11.795 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         1.175    12.970    sevenSegmentDisplay/upg_rst_reg
    SLICE_X57Y30         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[7]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X57Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.641    sevenSegmentDisplay/divclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.871ns  (logic 0.583ns (20.308%)  route 2.288ns (79.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 10.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.553    10.099    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.459    10.558 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.113    11.671    decoder/dut1/upg_rst
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.124    11.795 f  decoder/dut1/registers[1][7]_i_2/O
                         net (fo=135, routed)         1.175    12.970    sevenSegmentDisplay/upg_rst_reg
    SLICE_X57Y30         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.442    14.809    sevenSegmentDisplay/CLK
    SLICE_X57Y30         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[9]/C
                         clock pessimism              0.272    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X57Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.641    sevenSegmentDisplay/divclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/clk_out_reg/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.796ns  (logic 0.583ns (20.849%)  route 2.213ns (79.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 10.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.553    10.099    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.459    10.558 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.369    11.928    ClkDiv/upg_rst
    SLICE_X38Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.052 f  ClkDiv/counter[3]_i_2/O
                         net (fo=6, routed)           0.844    12.896    ClkDiv/clk_out_reg_0
    SLICE_X36Y45         FDCE                                         f  ClkDiv/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.812    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    ClkDiv/clk_out_reg
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[0]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.796ns  (logic 0.583ns (20.849%)  route 2.213ns (79.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns = ( 10.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.553    10.099    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.459    10.558 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.369    11.928    ClkDiv/upg_rst
    SLICE_X38Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.052 f  ClkDiv/counter[3]_i_2/O
                         net (fo=6, routed)           0.844    12.896    ClkDiv/clk_out_reg_0
    SLICE_X36Y45         FDCE                                         f  ClkDiv/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.812    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[0]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    ClkDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                  1.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.961ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[5]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.964ns  (logic 0.191ns (19.805%)  route 0.773ns (80.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.592     7.200    decoder/dut1/upg_rst
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.045     7.245 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         0.182     7.426    debounce/ck_div/upg_rst_reg
    SLICE_X42Y32         FDCE                                         f  debounce/ck_div/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     1.976    debounce/ck_div/CLK
    SLICE_X42Y32         FDCE                                         r  debounce/ck_div/counter_reg[5]/C
                         clock pessimism             -0.479     1.497    
                         clock uncertainty            0.035     1.532    
    SLICE_X42Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.465    debounce/ck_div/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           7.426    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[6]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.964ns  (logic 0.191ns (19.805%)  route 0.773ns (80.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.592     7.200    decoder/dut1/upg_rst
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.045     7.245 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         0.182     7.426    debounce/ck_div/upg_rst_reg
    SLICE_X42Y32         FDCE                                         f  debounce/ck_div/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     1.976    debounce/ck_div/CLK
    SLICE_X42Y32         FDCE                                         r  debounce/ck_div/counter_reg[6]/C
                         clock pessimism             -0.479     1.497    
                         clock uncertainty            0.035     1.532    
    SLICE_X42Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.465    debounce/ck_div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           7.426    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[8]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.964ns  (logic 0.191ns (19.805%)  route 0.773ns (80.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.592     7.200    decoder/dut1/upg_rst
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.045     7.245 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         0.182     7.426    debounce/ck_div/upg_rst_reg
    SLICE_X42Y32         FDCE                                         f  debounce/ck_div/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     1.976    debounce/ck_div/CLK
    SLICE_X42Y32         FDCE                                         r  debounce/ck_div/counter_reg[8]/C
                         clock pessimism             -0.479     1.497    
                         clock uncertainty            0.035     1.532    
    SLICE_X42Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.465    debounce/ck_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           7.426    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[9]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.964ns  (logic 0.191ns (19.805%)  route 0.773ns (80.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.592     7.200    decoder/dut1/upg_rst
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.045     7.245 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         0.182     7.426    debounce/ck_div/upg_rst_reg
    SLICE_X42Y32         FDCE                                         f  debounce/ck_div/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     1.976    debounce/ck_div/CLK
    SLICE_X42Y32         FDCE                                         r  debounce/ck_div/counter_reg[9]/C
                         clock pessimism             -0.479     1.497    
                         clock uncertainty            0.035     1.532    
    SLICE_X42Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.465    debounce/ck_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           7.426    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.013ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/clk_out_reg/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.993ns  (logic 0.191ns (19.230%)  route 0.802ns (80.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.592     7.200    decoder/dut1/upg_rst
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.045     7.245 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         0.211     7.455    debounce/ck_div/upg_rst_reg
    SLICE_X44Y33         FDCE                                         f  debounce/ck_div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.978    debounce/ck_div/CLK
    SLICE_X44Y33         FDCE                                         r  debounce/ck_div/clk_out_reg/C
                         clock pessimism             -0.479     1.499    
                         clock uncertainty            0.035     1.534    
    SLICE_X44Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    debounce/ck_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           7.455    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[1]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.993ns  (logic 0.191ns (19.230%)  route 0.802ns (80.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.592     7.200    decoder/dut1/upg_rst
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.045     7.245 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         0.211     7.455    debounce/ck_div/upg_rst_reg
    SLICE_X44Y33         FDCE                                         f  debounce/ck_div/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.978    debounce/ck_div/CLK
    SLICE_X44Y33         FDCE                                         r  debounce/ck_div/counter_reg[1]/C
                         clock pessimism             -0.479     1.499    
                         clock uncertainty            0.035     1.534    
    SLICE_X44Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    debounce/ck_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           7.455    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.041ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[10]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.047ns  (logic 0.191ns (18.250%)  route 0.856ns (81.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.592     7.200    decoder/dut1/upg_rst
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.045     7.245 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         0.264     7.509    debounce/ck_div/upg_rst_reg
    SLICE_X42Y34         FDCE                                         f  debounce/ck_div/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.978    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
                         clock pessimism             -0.479     1.499    
                         clock uncertainty            0.035     1.534    
    SLICE_X42Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.467    debounce/ck_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           7.509    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[11]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.047ns  (logic 0.191ns (18.250%)  route 0.856ns (81.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.592     7.200    decoder/dut1/upg_rst
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.045     7.245 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         0.264     7.509    debounce/ck_div/upg_rst_reg
    SLICE_X42Y34         FDCE                                         f  debounce/ck_div/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.978    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
                         clock pessimism             -0.479     1.499    
                         clock uncertainty            0.035     1.534    
    SLICE_X42Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.467    debounce/ck_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           7.509    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[12]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.047ns  (logic 0.191ns (18.250%)  route 0.856ns (81.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.592     7.200    decoder/dut1/upg_rst
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.045     7.245 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         0.264     7.509    debounce/ck_div/upg_rst_reg
    SLICE_X42Y34         FDCE                                         f  debounce/ck_div/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.978    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[12]/C
                         clock pessimism             -0.479     1.499    
                         clock uncertainty            0.035     1.534    
    SLICE_X42Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.467    debounce/ck_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           7.509    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[13]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.047ns  (logic 0.191ns (18.250%)  route 0.856ns (81.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     6.462    fpga_clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.592     7.200    decoder/dut1/upg_rst
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.045     7.245 f  decoder/dut1/pc[0]_i_2/O
                         net (fo=127, routed)         0.264     7.509    debounce/ck_div/upg_rst_reg
    SLICE_X42Y34         FDCE                                         f  debounce/ck_div/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.827     1.978    debounce/ck_div/CLK
    SLICE_X42Y34         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
                         clock pessimism             -0.479     1.499    
                         clock uncertainty            0.035     1.534    
    SLICE_X42Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.467    debounce/ck_div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           7.509    
  -------------------------------------------------------------------
                         slack                                  6.041    





