<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='133' type='Optional&lt;int64_t&gt; llvm::getConstantVRegSExtVal(llvm::Register VReg, const llvm::MachineRegisterInfo &amp; MRI)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='131'>/// If \p VReg is defined by a G_CONSTANT fits in int64_t
/// returns it.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MIPatternMatch.h' l='60' u='c' c='_ZN4llvm14MIPatternMatch13ConstantMatch5matchERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2265' u='c' c='_ZN4llvm14CombinerHelper28matchCombineConstPtrAddToI2PERNS_12MachineInstrERl'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='276' ll='282' type='Optional&lt;int64_t&gt; llvm::getConstantVRegSExtVal(llvm::Register VReg, const llvm::MachineRegisterInfo &amp; MRI)'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2771' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5875' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector14renderTruncImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='4229' u='c' c='_ZL20getConstantZext32ValN4llvm8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2644' u='c' c='_ZL5isNotRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1327' u='c' c='_ZL16setBufferOffsetsRN4llvm16MachineIRBuilderERKNS_22AMDGPURegisterBankInfoENS_8RegisterERS5_S6_RlNS_5AlignE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='482' u='c' c='_ZL16X86SelectAddressRKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERNS_14X86AddressModeE'/>
