// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition"

// DATE "12/08/2023 02:08:47"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module microprocessor (
	clk,
	reset,
	i_pins,
	pm_data,
	pm_address,
	rom_address,
	pc,
	ir,
	from_PS,
	from_ID,
	from_CU,
	reg_enables,
	zero_flag,
	NOPC8,
	NOPCF,
	NOPD8,
	NOPDF,
	hold_out,
	start_hold,
	end_hold,
	hold,
	cache_wren,
	cache_rdoffset,
	cache_wroffset,
	hold_count,
	o_reg,
	i,
	m,
	x0,
	x1,
	y0,
	y1,
	r,
	cache_wrline,
	cache_rdline);
input 	clk;
input 	reset;
input 	[3:0] i_pins;
output 	[7:0] pm_data;
output 	[7:0] pm_address;
output 	[7:0] rom_address;
output 	[7:0] pc;
output 	[7:0] ir;
output 	[7:0] from_PS;
output 	[7:0] from_ID;
output 	[7:0] from_CU;
output 	[8:0] reg_enables;
output 	zero_flag;
output 	NOPC8;
output 	NOPCF;
output 	NOPD8;
output 	NOPDF;
output 	hold_out;
output 	start_hold;
output 	end_hold;
output 	hold;
output 	cache_wren;
output 	[2:0] cache_rdoffset;
output 	[2:0] cache_wroffset;
output 	[2:0] hold_count;
output 	[3:0] o_reg;
output 	[3:0] i;
output 	[3:0] m;
output 	[3:0] x0;
output 	[3:0] x1;
output 	[3:0] y0;
output 	[3:0] y1;
output 	[3:0] r;
output 	[1:0] cache_wrline;
output 	[1:0] cache_rdline;

// Design Ports Information
// pm_data[0]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[2]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[5]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[0]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[5]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[7]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[3]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[4]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[5]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[6]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[0]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[1]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[2]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[3]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[5]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[0]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[1]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[3]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[5]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[6]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[7]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[1]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[3]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[4]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[5]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[6]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[7]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[2]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[3]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[4]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[5]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[6]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[7]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[0]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[2]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[3]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[4]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[5]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[6]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[7]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[8]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero_flag	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPC8	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPCF	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPD8	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPDF	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_out	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_hold	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// end_hold	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wren	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdoffset[0]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdoffset[1]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdoffset[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wroffset[0]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wroffset[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wroffset[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[0]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[1]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[0]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[1]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[2]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[0]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[1]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[3]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[0]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[1]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[3]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[1]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[3]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[0]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[1]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[2]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[3]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[0]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[1]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[3]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[1]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[2]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wrline[0]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wrline[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdline[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdline[1]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[3]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pm_data[0]~output_o ;
wire \pm_data[1]~output_o ;
wire \pm_data[2]~output_o ;
wire \pm_data[3]~output_o ;
wire \pm_data[4]~output_o ;
wire \pm_data[5]~output_o ;
wire \pm_data[6]~output_o ;
wire \pm_data[7]~output_o ;
wire \pm_address[0]~output_o ;
wire \pm_address[1]~output_o ;
wire \pm_address[2]~output_o ;
wire \pm_address[3]~output_o ;
wire \pm_address[4]~output_o ;
wire \pm_address[5]~output_o ;
wire \pm_address[6]~output_o ;
wire \pm_address[7]~output_o ;
wire \rom_address[0]~output_o ;
wire \rom_address[1]~output_o ;
wire \rom_address[2]~output_o ;
wire \rom_address[3]~output_o ;
wire \rom_address[4]~output_o ;
wire \rom_address[5]~output_o ;
wire \rom_address[6]~output_o ;
wire \rom_address[7]~output_o ;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \ir[0]~output_o ;
wire \ir[1]~output_o ;
wire \ir[2]~output_o ;
wire \ir[3]~output_o ;
wire \ir[4]~output_o ;
wire \ir[5]~output_o ;
wire \ir[6]~output_o ;
wire \ir[7]~output_o ;
wire \from_PS[0]~output_o ;
wire \from_PS[1]~output_o ;
wire \from_PS[2]~output_o ;
wire \from_PS[3]~output_o ;
wire \from_PS[4]~output_o ;
wire \from_PS[5]~output_o ;
wire \from_PS[6]~output_o ;
wire \from_PS[7]~output_o ;
wire \from_ID[0]~output_o ;
wire \from_ID[1]~output_o ;
wire \from_ID[2]~output_o ;
wire \from_ID[3]~output_o ;
wire \from_ID[4]~output_o ;
wire \from_ID[5]~output_o ;
wire \from_ID[6]~output_o ;
wire \from_ID[7]~output_o ;
wire \from_CU[0]~output_o ;
wire \from_CU[1]~output_o ;
wire \from_CU[2]~output_o ;
wire \from_CU[3]~output_o ;
wire \from_CU[4]~output_o ;
wire \from_CU[5]~output_o ;
wire \from_CU[6]~output_o ;
wire \from_CU[7]~output_o ;
wire \reg_enables[0]~output_o ;
wire \reg_enables[1]~output_o ;
wire \reg_enables[2]~output_o ;
wire \reg_enables[3]~output_o ;
wire \reg_enables[4]~output_o ;
wire \reg_enables[5]~output_o ;
wire \reg_enables[6]~output_o ;
wire \reg_enables[7]~output_o ;
wire \reg_enables[8]~output_o ;
wire \zero_flag~output_o ;
wire \NOPC8~output_o ;
wire \NOPCF~output_o ;
wire \NOPD8~output_o ;
wire \NOPDF~output_o ;
wire \hold_out~output_o ;
wire \start_hold~output_o ;
wire \end_hold~output_o ;
wire \hold~output_o ;
wire \cache_wren~output_o ;
wire \cache_rdoffset[0]~output_o ;
wire \cache_rdoffset[1]~output_o ;
wire \cache_rdoffset[2]~output_o ;
wire \cache_wroffset[0]~output_o ;
wire \cache_wroffset[1]~output_o ;
wire \cache_wroffset[2]~output_o ;
wire \hold_count[0]~output_o ;
wire \hold_count[1]~output_o ;
wire \hold_count[2]~output_o ;
wire \o_reg[0]~output_o ;
wire \o_reg[1]~output_o ;
wire \o_reg[2]~output_o ;
wire \o_reg[3]~output_o ;
wire \i[0]~output_o ;
wire \i[1]~output_o ;
wire \i[2]~output_o ;
wire \i[3]~output_o ;
wire \m[0]~output_o ;
wire \m[1]~output_o ;
wire \m[2]~output_o ;
wire \m[3]~output_o ;
wire \x0[0]~output_o ;
wire \x0[1]~output_o ;
wire \x0[2]~output_o ;
wire \x0[3]~output_o ;
wire \x1[0]~output_o ;
wire \x1[1]~output_o ;
wire \x1[2]~output_o ;
wire \x1[3]~output_o ;
wire \y0[0]~output_o ;
wire \y0[1]~output_o ;
wire \y0[2]~output_o ;
wire \y0[3]~output_o ;
wire \y1[0]~output_o ;
wire \y1[1]~output_o ;
wire \y1[2]~output_o ;
wire \y1[3]~output_o ;
wire \r[0]~output_o ;
wire \r[1]~output_o ;
wire \r[2]~output_o ;
wire \r[3]~output_o ;
wire \cache_wrline[0]~output_o ;
wire \cache_wrline[1]~output_o ;
wire \cache_rdline[0]~output_o ;
wire \cache_rdline[1]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \sync_reset~feeder_combout ;
wire \sync_reset~q ;
wire \prog_sequencer|sync_reset_1~q ;
wire \prog_sequencer|hold_count~0_combout ;
wire \prog_sequencer|cache_rdline[0]~1_combout ;
wire \prog_sequencer|Add0~5 ;
wire \prog_sequencer|Add0~6_combout ;
wire \prog_sequencer|cache_rdline[0]~2_combout ;
wire \prog_sequencer|hold_count~1_combout ;
wire \prog_sequencer|always10~0_combout ;
wire \prog_sequencer|hold_count~2_combout ;
wire \cache|ShiftLeft0~2_combout ;
wire \prog_sequencer|end_hold~0_combout ;
wire \prog_sequencer|valid~0_combout ;
wire \prog_sequencer|start_hold~1_combout ;
wire \prog_sequencer|from_PS[7]~feeder_combout ;
wire \prog_sequencer|start_hold~combout ;
wire \prog_sequencer|rom_address[2]~2_combout ;
wire \prog_sequencer|rom_address[3]~3_combout ;
wire \prog_sequencer|rom_address[4]~4_combout ;
wire \prog_sequencer|rom_address[3]~5_combout ;
wire \prog_sequencer|Add0~7 ;
wire \prog_sequencer|Add0~8_combout ;
wire \prog_sequencer|rom_address[4]~6_combout ;
wire \prog_sequencer|rom_address[4]~7_combout ;
wire \prog_sequencer|Add0~0_combout ;
wire \prog_sequencer|cache_rdoffset[0]~0_combout ;
wire \prog_sequencer|cache_rdoffset[0]~1_combout ;
wire \prog_sequencer|Decoder0~0_combout ;
wire \prog_sequencer|tagID[0][1]~q ;
wire \prog_sequencer|tagID[2][2]~0_combout ;
wire \prog_sequencer|tagID[2][1]~q ;
wire \prog_sequencer|rom_address[6]~11_combout ;
wire \prog_sequencer|tagID[3][2]~2_combout ;
wire \prog_sequencer|tagID[3][1]~q ;
wire \prog_sequencer|tagID[1][1]~1_combout ;
wire \prog_sequencer|tagID[1][1]~q ;
wire \prog_sequencer|rom_address[6]~12_combout ;
wire \prog_sequencer|pm_addr[6]~7_combout ;
wire \prog_sequencer|rom_address[6]~13_combout ;
wire \prog_sequencer|tagID[3][2]~q ;
wire \prog_sequencer|tagID[0][2]~q ;
wire \prog_sequencer|tagID[1][2]~q ;
wire \prog_sequencer|rom_address[7]~14_combout ;
wire \prog_sequencer|rom_address[7]~15_combout ;
wire \prog_sequencer|pm_addr[7]~8_combout ;
wire \prog_sequencer|rom_address[7]~16_combout ;
wire \cache|ShiftLeft0~0_combout ;
wire \cache|ShiftLeft0~1_combout ;
wire \id_in[1]~25_combout ;
wire \id_in[1]~26_combout ;
wire \cache|ShiftLeft0~5_combout ;
wire \cache|ShiftLeft0~4_combout ;
wire \cache|ShiftLeft0~3_combout ;
wire \cache|ShiftLeft0~6_combout ;
wire \id_in[1]~27_combout ;
wire \id_in[1]~28_combout ;
wire \id_in[1]~29_combout ;
wire \prog_sequencer|Add0~9 ;
wire \prog_sequencer|Add0~10_combout ;
wire \prog_sequencer|pm_addr[5]~0_combout ;
wire \prog_sequencer|pm_addr[5]~1_combout ;
wire \prog_sequencer|pm_addr[5]~6_combout ;
wire \prog_sequencer|tagID[0][0]~q ;
wire \prog_sequencer|tagID[1][0]~q ;
wire \prog_sequencer|rom_address[5]~8_combout ;
wire \prog_sequencer|tagID[3][0]~q ;
wire \prog_sequencer|tagID[2][0]~q ;
wire \prog_sequencer|rom_address[5]~9_combout ;
wire \prog_sequencer|rom_address[5]~10_combout ;
wire \id_in[3]~35_combout ;
wire \id_in[3]~36_combout ;
wire \id_in[3]~37_combout ;
wire \id_in[3]~38_combout ;
wire \id_in[3]~39_combout ;
wire \prog_sequencer|Add0~11 ;
wire \prog_sequencer|Add0~13 ;
wire \prog_sequencer|Add0~14_combout ;
wire \prog_sequencer|pm_addr[7]~4_combout ;
wire \prog_sequencer|pm_addr[7]~5_combout ;
wire \prog_sequencer|tagID[2][2]~q ;
wire \prog_sequencer|Mux0~0_combout ;
wire \prog_sequencer|Mux0~1_combout ;
wire \prog_sequencer|start_hold~2_combout ;
wire \prog_sequencer|rom_address[1]~1_combout ;
wire \id_in[0]~20_combout ;
wire \id_in[0]~21_combout ;
wire \id_in[0]~22_combout ;
wire \id_in[0]~23_combout ;
wire \id_in[0]~24_combout ;
wire \prog_sequencer|cache_rdline[1]~3_combout ;
wire \prog_sequencer|cache_rdline[1]~4_combout ;
wire \id_in[4]~2_combout ;
wire \id_in[4]~3_combout ;
wire \id_in[4]~0_combout ;
wire \id_in[4]~1_combout ;
wire \id_in[4]~4_combout ;
wire \id_in[6]~5_combout ;
wire \id_in[6]~6_combout ;
wire \id_in[6]~7_combout ;
wire \id_in[6]~8_combout ;
wire \id_in[6]~9_combout ;
wire \id_in[5]~12_combout ;
wire \id_in[5]~13_combout ;
wire \id_in[5]~10_combout ;
wire \id_in[5]~11_combout ;
wire \id_in[5]~14_combout ;
wire \id_in[7]~15_combout ;
wire \id_in[7]~16_combout ;
wire \id_in[7]~17_combout ;
wire \id_in[7]~18_combout ;
wire \id_in[7]~19_combout ;
wire \prog_sequencer|always2~0_combout ;
wire \instr_decoder|from_ID[4]~10_combout ;
wire \instr_decoder|source_sel[2]~3_combout ;
wire \instr_decoder|source_sel[0]~2_combout ;
wire \instr_decoder|Equal20~0_combout ;
wire \instr_decoder|Equal20~1_combout ;
wire \instr_decoder|source_sel[0]~4_combout ;
wire \instr_decoder|source_sel[3]~6_combout ;
wire \instr_decoder|source_sel[2]~5_combout ;
wire \comp_unit|Mux3~4_combout ;
wire \i_pins[0]~input_o ;
wire \instr_decoder|from_ID[2]~3_combout ;
wire \instr_decoder|from_ID[2]~14_combout ;
wire \instr_decoder|source_sel[1]~0_combout ;
wire \instr_decoder|source_sel[1]~1_combout ;
wire \instr_decoder|from_ID[3]~8_combout ;
wire \instr_decoder|from_ID[3]~9_combout ;
wire \instr_decoder|Equal4~1_combout ;
wire \instr_decoder|Equal5~0_combout ;
wire \instr_decoder|from_ID[1]~7_combout ;
wire \comp_unit|Mux3~5_combout ;
wire \comp_unit|Mux3~6_combout ;
wire \comp_unit|Mux3~7_combout ;
wire \instr_decoder|Equal13~0_combout ;
wire \instr_decoder|Equal4~2_combout ;
wire \instr_decoder|from_ID[5]~11_combout ;
wire \comp_unit|i[0]~4_combout ;
wire \instr_decoder|i_sel~0_combout ;
wire \instr_decoder|Equal4~3_combout ;
wire \instr_decoder|Equal4~4_combout ;
wire \instr_decoder|Equal5~1_combout ;
wire \instr_decoder|Equal1~0_combout ;
wire \instr_decoder|reg_en~6_combout ;
wire \instr_decoder|reg_en~7_combout ;
wire \comp_unit|always15~0_combout ;
wire \instr_decoder|from_ID[6]~12_combout ;
wire \comp_unit|Mux3~2_combout ;
wire \comp_unit|alu_out[3]~6_combout ;
wire \comp_unit|alu_out[3]~13_combout ;
wire \instr_decoder|Equal0~0_combout ;
wire \comp_unit|y[3]~2_combout ;
wire \comp_unit|from_CU[3]~feeder_combout ;
wire \instr_decoder|Equal4~0_combout ;
wire \instr_decoder|from_ID[0]~6_combout ;
wire \instr_decoder|Equal9~0_combout ;
wire \instr_decoder|x_sel~0_combout ;
wire \comp_unit|alu_out~10_combout ;
wire \comp_unit|y[0]~0_combout ;
wire \comp_unit|i[0]~5 ;
wire \comp_unit|i[1]~6_combout ;
wire \i_pins[1]~input_o ;
wire \comp_unit|Mux2~2_combout ;
wire \comp_unit|Mux2~3_combout ;
wire \comp_unit|x[1]~3_combout ;
wire \comp_unit|alu_out~25_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~1 ;
wire \comp_unit|Mult0|auto_generated|op_3~2_combout ;
wire \comp_unit|alu_out[1]~26_combout ;
wire \comp_unit|alu_out[1]~27_combout ;
wire \comp_unit|alu_out[3]~7_combout ;
wire \comp_unit|alu_out[3]~8_combout ;
wire \comp_unit|Add2~1 ;
wire \comp_unit|Add2~2_combout ;
wire \i_pins[2]~input_o ;
wire \comp_unit|Mux1~4_combout ;
wire \comp_unit|Mux1~5_combout ;
wire \comp_unit|Mux1~6_combout ;
wire \comp_unit|m[2]~feeder_combout ;
wire \comp_unit|i[1]~7 ;
wire \comp_unit|i[2]~8_combout ;
wire \comp_unit|x[2]~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~3 ;
wire \comp_unit|Mult0|auto_generated|op_3~4_combout ;
wire \comp_unit|alu_out~18_combout ;
wire \comp_unit|alu_out[2]~19_combout ;
wire \comp_unit|alu_out[2]~20_combout ;
wire \comp_unit|Add2~3 ;
wire \comp_unit|Add2~4_combout ;
wire \comp_unit|Add0~5_combout ;
wire \comp_unit|Add1~1 ;
wire \comp_unit|Add1~3 ;
wire \comp_unit|Add1~4_combout ;
wire \comp_unit|alu_out[2]~15_combout ;
wire \comp_unit|x[3]~1_combout ;
wire \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~1 ;
wire \comp_unit|Mult0|auto_generated|op_1~3 ;
wire \comp_unit|Mult0|auto_generated|op_1~5 ;
wire \comp_unit|Mult0|auto_generated|op_1~7 ;
wire \comp_unit|Mult0|auto_generated|op_1~8_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~4_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~5 ;
wire \comp_unit|Mult0|auto_generated|op_3~7 ;
wire \comp_unit|Mult0|auto_generated|op_3~9 ;
wire \comp_unit|Mult0|auto_generated|op_3~11 ;
wire \comp_unit|Mult0|auto_generated|op_3~12_combout ;
wire \comp_unit|alu_out[2]~16_combout ;
wire \comp_unit|alu_out[2]~17_combout ;
wire \comp_unit|alu_out[2]~21_combout ;
wire \comp_unit|r[2]~feeder_combout ;
wire \comp_unit|Mux1~2_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[12][2]~feeder_combout ;
wire \instr_decoder|from_ID[7]~13_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[12][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[14][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~16_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[15][2]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[15][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[13][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~15_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~17_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[5][2]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[5][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[7][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[6][2]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[6][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[4][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~8_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~9_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[1][2]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[1][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[3][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[2][2]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[2][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[0][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~10_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~11_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~11_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[10][2]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[10][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[8][2]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[8][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~12_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[9][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[11][2]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[11][2]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~13_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~14_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~18_combout ;
wire \comp_unit|Mux1~3_combout ;
wire \comp_unit|Mux1~7_combout ;
wire \comp_unit|Mux1~8_combout ;
wire \comp_unit|y[2]~3_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~6_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~10_combout ;
wire \comp_unit|Add0~6_combout ;
wire \comp_unit|Add1~2_combout ;
wire \comp_unit|alu_out[1]~22_combout ;
wire \comp_unit|alu_out[1]~23_combout ;
wire \comp_unit|alu_out[1]~24_combout ;
wire \comp_unit|alu_out[1]~28_combout ;
wire \comp_unit|r[1]~feeder_combout ;
wire \comp_unit|Mux2~4_combout ;
wire \comp_unit|Mux2~13_combout ;
wire \comp_unit|Mux2~9_combout ;
wire \comp_unit|Mux2~10_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[1][1]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[1][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[3][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[2][1]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[2][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[0][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~6_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~7_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[5][1]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[5][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[7][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[6][1]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[6][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[4][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~4_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~5_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[15][1]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[15][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[13][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~7_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[10][1]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[10][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[8][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~8_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[9][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[11][1]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[11][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~9_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[14][1]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[14][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[12][1]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~10_combout ;
wire \comp_unit|Mux2~5_combout ;
wire \comp_unit|Mux2~6_combout ;
wire \comp_unit|Mux2~7_combout ;
wire \comp_unit|Mux2~8_combout ;
wire \comp_unit|Mux2~11_combout ;
wire \comp_unit|Mux2~12_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~6_combout ;
wire \comp_unit|alu_out[3]~11_combout ;
wire \comp_unit|alu_out[3]~12_combout ;
wire \comp_unit|Add0~4_combout ;
wire \comp_unit|Add1~5 ;
wire \comp_unit|Add1~6_combout ;
wire \comp_unit|alu_out[3]~4_combout ;
wire \comp_unit|Add2~5 ;
wire \comp_unit|Add2~6_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~9 ;
wire \comp_unit|Mult0|auto_generated|op_1~10_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~13 ;
wire \comp_unit|Mult0|auto_generated|op_3~14_combout ;
wire \comp_unit|alu_out[3]~5_combout ;
wire \comp_unit|alu_out[3]~9_combout ;
wire \comp_unit|alu_out[3]~14_combout ;
wire \comp_unit|Mux0~2_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[9][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[11][3]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[11][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~20_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[10][3]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[10][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[8][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~19_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~21_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[14][3]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[14][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[12][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~23_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[15][3]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[15][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[13][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~22_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~24_combout ;
wire \comp_unit|Mux0~3_combout ;
wire \comp_unit|Mux0~4_combout ;
wire \comp_unit|Mux0~6_combout ;
wire \comp_unit|Mux0~7_combout ;
wire \comp_unit|Mux0~8_combout ;
wire \i_pins[3]~input_o ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[5][3]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[5][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[7][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[6][3]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[6][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[4][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~12_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~13_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[1][3]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[1][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[3][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[2][3]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[2][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[0][3]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~14_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~15_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~25_combout ;
wire \comp_unit|Mux0~5_combout ;
wire \comp_unit|Mux0~9_combout ;
wire \comp_unit|Mux0~10_combout ;
wire \comp_unit|i[2]~9 ;
wire \comp_unit|i[3]~10_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[1][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[3][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[2][0]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[2][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[0][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~2_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~3_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[5][0]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[5][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[7][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[6][0]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[6][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[4][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~0_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~1_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[14][0]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[14][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[12][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~0_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[10][0]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[10][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[8][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~1_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[15][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[13][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~3_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[11][0]~feeder_combout ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[11][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|dffs[9][0]~q ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~2_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~4_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~5_combout ;
wire \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~6_combout ;
wire \comp_unit|Mux3~3_combout ;
wire \comp_unit|Mux3~8_combout ;
wire \comp_unit|Mux3~9_combout ;
wire \comp_unit|from_CU[0]~feeder_combout ;
wire \comp_unit|x[0]~0_combout ;
wire \comp_unit|alu_out~1_combout ;
wire \comp_unit|Add2~0_combout ;
wire \comp_unit|alu_out~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~0_combout ;
wire \comp_unit|Mux7~0_combout ;
wire \comp_unit|Mux7~1_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~8_combout ;
wire \comp_unit|Add1~0_combout ;
wire \comp_unit|alu_out~2_combout ;
wire \comp_unit|Mux7~2_combout ;
wire \comp_unit|Mux7~3_combout ;
wire \comp_unit|alu_out[0]~3_combout ;
wire \comp_unit|Equal0~0_combout ;
wire \comp_unit|r_eq_0~feeder_combout ;
wire \comp_unit|r_eq_0~q ;
wire \prog_sequencer|always2~1_combout ;
wire \prog_sequencer|cache_rdline[1]~0_combout ;
wire \prog_sequencer|Add0~1 ;
wire \prog_sequencer|Add0~2_combout ;
wire \prog_sequencer|cache_rdoffset[1]~2_combout ;
wire \prog_sequencer|cache_rdoffset[1]~3_combout ;
wire \prog_sequencer|Add0~3 ;
wire \prog_sequencer|Add0~4_combout ;
wire \prog_sequencer|cache_rdoffset[2]~4_combout ;
wire \prog_sequencer|cache_rdoffset[2]~5_combout ;
wire \id_in[2]~30_combout ;
wire \id_in[2]~31_combout ;
wire \id_in[2]~32_combout ;
wire \id_in[2]~33_combout ;
wire \id_in[2]~34_combout ;
wire \prog_sequencer|Add0~12_combout ;
wire \prog_sequencer|pm_addr[6]~2_combout ;
wire \prog_sequencer|pm_addr[6]~3_combout ;
wire \prog_sequencer|Mux1~0_combout ;
wire \prog_sequencer|Mux1~1_combout ;
wire \prog_sequencer|Mux2~0_combout ;
wire \prog_sequencer|Mux2~1_combout ;
wire \prog_sequencer|start_hold~0_combout ;
wire \prog_sequencer|hold_out~0_combout ;
wire \prog_sequencer|cache_wren~q ;
wire \prog_sequencer|cache_wroffset[0]~0_combout ;
wire \prog_sequencer|rom_address[0]~0_combout ;
wire \instr_decoder|reg_en[8]~3_combout ;
wire \instr_decoder|reg_en[8]~8_combout ;
wire \instr_decoder|Equal0~1_combout ;
wire \instr_decoder|Equal0~2_combout ;
wire \instr_decoder|Equal1~1_combout ;
wire \instr_decoder|Equal2~0_combout ;
wire \instr_decoder|Equal3~0_combout ;
wire \prog_sequencer|end_hold~1_combout ;
wire \comp_unit|o_reg[0]~feeder_combout ;
wire \comp_unit|o_reg[1]~feeder_combout ;
wire \comp_unit|o_reg[2]~feeder_combout ;
wire \comp_unit|o_reg[3]~feeder_combout ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode159w ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode179w ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode139w ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode129w ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode49w ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode12w ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode39w ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode29w ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode89w ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode59w ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode79w ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode69w ;
wire [1:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode119w ;
wire [4:0] \comp_unit|Mult0|auto_generated|le5a ;
wire [1:0] \prog_sequencer|cache_wrline ;
wire [3:0] \comp_unit|y1 ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode169w ;
wire [7:0] \instr_decoder|ir ;
wire [3:0] \comp_unit|i ;
wire [63:0] \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode149w ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|ffaddress ;
wire [7:0] \prog_mem|altsyncram_component|auto_generated|q_a ;
wire [3:0] \prog_sequencer|valid ;
wire [1:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w ;
wire [5:0] \comp_unit|Mult0|auto_generated|le3a ;
wire [2:0] \prog_sequencer|cache_wroffset ;
wire [7:0] \comp_unit|from_CU ;
wire [3:0] \comp_unit|o_reg ;
wire [3:0] \comp_unit|m ;
wire [3:0] \comp_unit|y0 ;
wire [3:0] \comp_unit|r ;
wire [3:0] \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode108w ;
wire [7:0] \prog_sequencer|from_PS ;
wire [5:0] \comp_unit|Mult0|auto_generated|le4a ;

wire [17:0] \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [35:0] \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \prog_mem|altsyncram_component|auto_generated|q_a [0] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \prog_mem|altsyncram_component|auto_generated|q_a [1] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \prog_mem|altsyncram_component|auto_generated|q_a [2] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \prog_mem|altsyncram_component|auto_generated|q_a [3] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \prog_mem|altsyncram_component|auto_generated|q_a [4] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \prog_mem|altsyncram_component|auto_generated|q_a [5] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \prog_mem|altsyncram_component|auto_generated|q_a [6] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \prog_mem|altsyncram_component|auto_generated|q_a [7] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [32] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [33] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [1];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [34] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [2];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [35] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [3];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [36] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [4];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [37] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [5];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [38] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [6];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [39] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [7];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [40] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [9];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [41] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [10];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [42] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [11];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [43] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [12];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [44] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [13];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [45] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [14];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [46] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [15];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [47] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [16];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [48] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [18];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [49] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [19];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [50] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [20];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [51] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [21];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [52] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [22];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [53] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [23];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [54] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [24];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [55] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [25];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [56] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [27];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [57] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [28];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [58] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [29];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [59] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [30];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [60] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [31];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [61] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [32];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [62] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [33];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [63] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [34];

assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [0] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [1] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [2] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [3] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [4] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [5] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [6] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [7] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [8] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [9] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [10] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [11] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [12] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [13] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [14] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [15] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [16] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [17] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [18] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [19] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [20] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [21] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [22] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [23] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [24] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [25] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [26] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [27] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [28] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [29] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [30] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [31] = \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \pm_data[0]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[0]~output .bus_hold = "false";
defparam \pm_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \pm_data[1]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[1]~output .bus_hold = "false";
defparam \pm_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \pm_data[2]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[2]~output .bus_hold = "false";
defparam \pm_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \pm_data[3]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[3]~output .bus_hold = "false";
defparam \pm_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \pm_data[4]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[4]~output .bus_hold = "false";
defparam \pm_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \pm_data[5]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[5]~output .bus_hold = "false";
defparam \pm_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \pm_data[6]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[6]~output .bus_hold = "false";
defparam \pm_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \pm_data[7]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[7]~output .bus_hold = "false";
defparam \pm_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \pm_address[0]~output (
	.i(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[0]~output .bus_hold = "false";
defparam \pm_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \pm_address[1]~output (
	.i(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[1]~output .bus_hold = "false";
defparam \pm_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \pm_address[2]~output (
	.i(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[2]~output .bus_hold = "false";
defparam \pm_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \pm_address[3]~output (
	.i(\prog_sequencer|cache_rdline[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[3]~output .bus_hold = "false";
defparam \pm_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \pm_address[4]~output (
	.i(\prog_sequencer|cache_rdline[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[4]~output .bus_hold = "false";
defparam \pm_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \pm_address[5]~output (
	.i(\prog_sequencer|pm_addr[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[5]~output .bus_hold = "false";
defparam \pm_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \pm_address[6]~output (
	.i(\prog_sequencer|pm_addr[6]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[6]~output .bus_hold = "false";
defparam \pm_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \pm_address[7]~output (
	.i(\prog_sequencer|pm_addr[7]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[7]~output .bus_hold = "false";
defparam \pm_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \rom_address[0]~output (
	.i(\prog_sequencer|rom_address[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[0]~output .bus_hold = "false";
defparam \rom_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \rom_address[1]~output (
	.i(\prog_sequencer|rom_address[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[1]~output .bus_hold = "false";
defparam \rom_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \rom_address[2]~output (
	.i(\prog_sequencer|rom_address[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[2]~output .bus_hold = "false";
defparam \rom_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \rom_address[3]~output (
	.i(\prog_sequencer|rom_address[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[3]~output .bus_hold = "false";
defparam \rom_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \rom_address[4]~output (
	.i(\prog_sequencer|rom_address[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[4]~output .bus_hold = "false";
defparam \rom_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \rom_address[5]~output (
	.i(\prog_sequencer|rom_address[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[5]~output .bus_hold = "false";
defparam \rom_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \rom_address[6]~output (
	.i(\prog_sequencer|rom_address[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[6]~output .bus_hold = "false";
defparam \rom_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \rom_address[7]~output (
	.i(\prog_sequencer|rom_address[7]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[7]~output .bus_hold = "false";
defparam \rom_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \pc[0]~output (
	.i(\prog_sequencer|from_PS [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \pc[1]~output (
	.i(\prog_sequencer|from_PS [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \pc[2]~output (
	.i(\prog_sequencer|from_PS [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \pc[3]~output (
	.i(\prog_sequencer|cache_wrline [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \pc[4]~output (
	.i(\prog_sequencer|cache_wrline [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \pc[5]~output (
	.i(\prog_sequencer|from_PS [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \pc[6]~output (
	.i(\prog_sequencer|from_PS [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \pc[7]~output (
	.i(\prog_sequencer|from_PS [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \ir[0]~output (
	.i(\instr_decoder|ir [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[0]~output .bus_hold = "false";
defparam \ir[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \ir[1]~output (
	.i(\instr_decoder|ir [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[1]~output .bus_hold = "false";
defparam \ir[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \ir[2]~output (
	.i(\instr_decoder|ir [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[2]~output .bus_hold = "false";
defparam \ir[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \ir[3]~output (
	.i(\instr_decoder|ir [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[3]~output .bus_hold = "false";
defparam \ir[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \ir[4]~output (
	.i(\instr_decoder|ir [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[4]~output .bus_hold = "false";
defparam \ir[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \ir[5]~output (
	.i(\instr_decoder|ir [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[5]~output .bus_hold = "false";
defparam \ir[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \ir[6]~output (
	.i(\instr_decoder|ir [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[6]~output .bus_hold = "false";
defparam \ir[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \ir[7]~output (
	.i(\instr_decoder|ir [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[7]~output .bus_hold = "false";
defparam \ir[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \from_PS[0]~output (
	.i(\prog_sequencer|from_PS [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[0]~output .bus_hold = "false";
defparam \from_PS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \from_PS[1]~output (
	.i(\prog_sequencer|from_PS [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[1]~output .bus_hold = "false";
defparam \from_PS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \from_PS[2]~output (
	.i(\prog_sequencer|from_PS [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[2]~output .bus_hold = "false";
defparam \from_PS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \from_PS[3]~output (
	.i(\prog_sequencer|cache_wrline [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[3]~output .bus_hold = "false";
defparam \from_PS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \from_PS[4]~output (
	.i(\prog_sequencer|cache_wrline [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[4]~output .bus_hold = "false";
defparam \from_PS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \from_PS[5]~output (
	.i(\prog_sequencer|from_PS [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[5]~output .bus_hold = "false";
defparam \from_PS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \from_PS[6]~output (
	.i(\prog_sequencer|from_PS [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[6]~output .bus_hold = "false";
defparam \from_PS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \from_PS[7]~output (
	.i(\prog_sequencer|from_PS [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[7]~output .bus_hold = "false";
defparam \from_PS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \from_ID[0]~output (
	.i(\instr_decoder|from_ID[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[0]~output .bus_hold = "false";
defparam \from_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \from_ID[1]~output (
	.i(\instr_decoder|from_ID[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[1]~output .bus_hold = "false";
defparam \from_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \from_ID[2]~output (
	.i(\instr_decoder|from_ID[2]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[2]~output .bus_hold = "false";
defparam \from_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \from_ID[3]~output (
	.i(\instr_decoder|from_ID[3]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[3]~output .bus_hold = "false";
defparam \from_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \from_ID[4]~output (
	.i(\instr_decoder|from_ID[4]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[4]~output .bus_hold = "false";
defparam \from_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \from_ID[5]~output (
	.i(\instr_decoder|from_ID[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[5]~output .bus_hold = "false";
defparam \from_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \from_ID[6]~output (
	.i(\instr_decoder|from_ID[6]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[6]~output .bus_hold = "false";
defparam \from_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \from_ID[7]~output (
	.i(\instr_decoder|from_ID[7]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[7]~output .bus_hold = "false";
defparam \from_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \from_CU[0]~output (
	.i(\comp_unit|from_CU [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[0]~output .bus_hold = "false";
defparam \from_CU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \from_CU[1]~output (
	.i(\comp_unit|from_CU [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[1]~output .bus_hold = "false";
defparam \from_CU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \from_CU[2]~output (
	.i(\comp_unit|from_CU [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[2]~output .bus_hold = "false";
defparam \from_CU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \from_CU[3]~output (
	.i(\comp_unit|from_CU [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[3]~output .bus_hold = "false";
defparam \from_CU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \from_CU[4]~output (
	.i(\comp_unit|from_CU [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[4]~output .bus_hold = "false";
defparam \from_CU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \from_CU[5]~output (
	.i(\comp_unit|from_CU [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[5]~output .bus_hold = "false";
defparam \from_CU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \from_CU[6]~output (
	.i(\comp_unit|from_CU [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[6]~output .bus_hold = "false";
defparam \from_CU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \from_CU[7]~output (
	.i(\comp_unit|from_CU [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[7]~output .bus_hold = "false";
defparam \from_CU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \reg_enables[0]~output (
	.i(\instr_decoder|from_ID[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[0]~output .bus_hold = "false";
defparam \reg_enables[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \reg_enables[1]~output (
	.i(\instr_decoder|from_ID[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[1]~output .bus_hold = "false";
defparam \reg_enables[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \reg_enables[2]~output (
	.i(\instr_decoder|from_ID[2]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[2]~output .bus_hold = "false";
defparam \reg_enables[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \reg_enables[3]~output (
	.i(\instr_decoder|from_ID[3]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[3]~output .bus_hold = "false";
defparam \reg_enables[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \reg_enables[4]~output (
	.i(\instr_decoder|from_ID[4]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[4]~output .bus_hold = "false";
defparam \reg_enables[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \reg_enables[5]~output (
	.i(\instr_decoder|from_ID[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[5]~output .bus_hold = "false";
defparam \reg_enables[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \reg_enables[6]~output (
	.i(\instr_decoder|from_ID[6]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[6]~output .bus_hold = "false";
defparam \reg_enables[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \reg_enables[7]~output (
	.i(\instr_decoder|from_ID[7]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[7]~output .bus_hold = "false";
defparam \reg_enables[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \reg_enables[8]~output (
	.i(\instr_decoder|reg_en[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[8]~output .bus_hold = "false";
defparam \reg_enables[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \zero_flag~output (
	.i(\comp_unit|r_eq_0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zero_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \zero_flag~output .bus_hold = "false";
defparam \zero_flag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \NOPC8~output (
	.i(\instr_decoder|Equal0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPC8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPC8~output .bus_hold = "false";
defparam \NOPC8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \NOPCF~output (
	.i(\instr_decoder|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPCF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPCF~output .bus_hold = "false";
defparam \NOPCF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \NOPD8~output (
	.i(\instr_decoder|Equal2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPD8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPD8~output .bus_hold = "false";
defparam \NOPD8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \NOPDF~output (
	.i(\instr_decoder|Equal3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPDF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPDF~output .bus_hold = "false";
defparam \NOPDF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \hold_out~output (
	.i(\prog_sequencer|hold_out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_out~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_out~output .bus_hold = "false";
defparam \hold_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \start_hold~output (
	.i(\prog_sequencer|start_hold~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\start_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \start_hold~output .bus_hold = "false";
defparam \start_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \end_hold~output (
	.i(\prog_sequencer|end_hold~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \end_hold~output .bus_hold = "false";
defparam \end_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \hold~output (
	.i(\prog_sequencer|cache_wren~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold~output_o ),
	.obar());
// synopsys translate_off
defparam \hold~output .bus_hold = "false";
defparam \hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \cache_wren~output (
	.i(\prog_sequencer|cache_wren~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wren~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wren~output .bus_hold = "false";
defparam \cache_wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \cache_rdoffset[0]~output (
	.i(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdoffset[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdoffset[0]~output .bus_hold = "false";
defparam \cache_rdoffset[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \cache_rdoffset[1]~output (
	.i(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdoffset[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdoffset[1]~output .bus_hold = "false";
defparam \cache_rdoffset[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \cache_rdoffset[2]~output (
	.i(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdoffset[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdoffset[2]~output .bus_hold = "false";
defparam \cache_rdoffset[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \cache_wroffset[0]~output (
	.i(\prog_sequencer|cache_wroffset [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wroffset[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wroffset[0]~output .bus_hold = "false";
defparam \cache_wroffset[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \cache_wroffset[1]~output (
	.i(\prog_sequencer|cache_wroffset [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wroffset[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wroffset[1]~output .bus_hold = "false";
defparam \cache_wroffset[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \cache_wroffset[2]~output (
	.i(\prog_sequencer|cache_wroffset [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wroffset[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wroffset[2]~output .bus_hold = "false";
defparam \cache_wroffset[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \hold_count[0]~output (
	.i(\prog_sequencer|cache_wroffset [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[0]~output .bus_hold = "false";
defparam \hold_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \hold_count[1]~output (
	.i(\prog_sequencer|cache_wroffset [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[1]~output .bus_hold = "false";
defparam \hold_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \hold_count[2]~output (
	.i(\prog_sequencer|cache_wroffset [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[2]~output .bus_hold = "false";
defparam \hold_count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \o_reg[0]~output (
	.i(\comp_unit|o_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[0]~output .bus_hold = "false";
defparam \o_reg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \o_reg[1]~output (
	.i(\comp_unit|o_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[1]~output .bus_hold = "false";
defparam \o_reg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \o_reg[2]~output (
	.i(\comp_unit|o_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[2]~output .bus_hold = "false";
defparam \o_reg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \o_reg[3]~output (
	.i(\comp_unit|o_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[3]~output .bus_hold = "false";
defparam \o_reg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \i[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[0]~output .bus_hold = "false";
defparam \i[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \i[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[1]~output .bus_hold = "false";
defparam \i[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \i[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[2]~output .bus_hold = "false";
defparam \i[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \i[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[3]~output .bus_hold = "false";
defparam \i[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \m[0]~output (
	.i(\comp_unit|m [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[0]~output .bus_hold = "false";
defparam \m[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \m[1]~output (
	.i(\comp_unit|m [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[1]~output .bus_hold = "false";
defparam \m[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \m[2]~output (
	.i(\comp_unit|m [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[2]~output .bus_hold = "false";
defparam \m[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \m[3]~output (
	.i(\comp_unit|m [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[3]~output .bus_hold = "false";
defparam \m[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \x0[0]~output (
	.i(\comp_unit|from_CU [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[0]~output .bus_hold = "false";
defparam \x0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \x0[1]~output (
	.i(\comp_unit|from_CU [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[1]~output .bus_hold = "false";
defparam \x0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \x0[2]~output (
	.i(\comp_unit|from_CU [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[2]~output .bus_hold = "false";
defparam \x0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \x0[3]~output (
	.i(\comp_unit|from_CU [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[3]~output .bus_hold = "false";
defparam \x0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \x1[0]~output (
	.i(\comp_unit|from_CU [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[0]~output .bus_hold = "false";
defparam \x1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \x1[1]~output (
	.i(\comp_unit|from_CU [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[1]~output .bus_hold = "false";
defparam \x1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \x1[2]~output (
	.i(\comp_unit|from_CU [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[2]~output .bus_hold = "false";
defparam \x1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \x1[3]~output (
	.i(\comp_unit|from_CU [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[3]~output .bus_hold = "false";
defparam \x1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \y0[0]~output (
	.i(\comp_unit|y0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[0]~output .bus_hold = "false";
defparam \y0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \y0[1]~output (
	.i(\comp_unit|y0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[1]~output .bus_hold = "false";
defparam \y0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \y0[2]~output (
	.i(\comp_unit|y0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[2]~output .bus_hold = "false";
defparam \y0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \y0[3]~output (
	.i(\comp_unit|y0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[3]~output .bus_hold = "false";
defparam \y0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \y1[0]~output (
	.i(\comp_unit|y1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[0]~output .bus_hold = "false";
defparam \y1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \y1[1]~output (
	.i(\comp_unit|y1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[1]~output .bus_hold = "false";
defparam \y1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \y1[2]~output (
	.i(\comp_unit|y1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[2]~output .bus_hold = "false";
defparam \y1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \y1[3]~output (
	.i(\comp_unit|y1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[3]~output .bus_hold = "false";
defparam \y1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \r[0]~output (
	.i(\comp_unit|r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \r[1]~output (
	.i(\comp_unit|r [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \r[2]~output (
	.i(\comp_unit|r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \r[3]~output (
	.i(\comp_unit|r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \cache_wrline[0]~output (
	.i(\prog_sequencer|cache_wrline [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wrline[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wrline[0]~output .bus_hold = "false";
defparam \cache_wrline[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \cache_wrline[1]~output (
	.i(\prog_sequencer|cache_wrline [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wrline[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wrline[1]~output .bus_hold = "false";
defparam \cache_wrline[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \cache_rdline[0]~output (
	.i(\prog_sequencer|cache_rdline[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdline[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdline[0]~output .bus_hold = "false";
defparam \cache_rdline[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \cache_rdline[1]~output (
	.i(\prog_sequencer|cache_rdline[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdline[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdline[1]~output .bus_hold = "false";
defparam \cache_rdline[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N20
cycloneive_lcell_comb \sync_reset~feeder (
// Equation(s):
// \sync_reset~feeder_combout  = \reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\sync_reset~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sync_reset~feeder .lut_mask = 16'hFF00;
defparam \sync_reset~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y62_N21
dffeas sync_reset(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sync_reset~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam sync_reset.is_wysiwyg = "true";
defparam sync_reset.power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y63_N17
dffeas \prog_sequencer|sync_reset_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sync_reset~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|sync_reset_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|sync_reset_1 .is_wysiwyg = "true";
defparam \prog_sequencer|sync_reset_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N20
cycloneive_lcell_comb \prog_sequencer|hold_count~0 (
// Equation(s):
// \prog_sequencer|hold_count~0_combout  = (!\prog_sequencer|cache_wroffset [0] & ((\prog_sequencer|sync_reset_1~q ) # (!\sync_reset~q )))

	.dataa(\sync_reset~q ),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|sync_reset_1~q ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_count~0 .lut_mask = 16'h0F05;
defparam \prog_sequencer|hold_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y64_N17
dffeas \prog_sequencer|from_PS[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[6]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|from_PS [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|from_PS[6] .is_wysiwyg = "true";
defparam \prog_sequencer|from_PS[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y64_N9
dffeas \prog_sequencer|from_PS[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|from_PS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|from_PS[2] .is_wysiwyg = "true";
defparam \prog_sequencer|from_PS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N24
cycloneive_lcell_comb \prog_sequencer|cache_rdline[0]~1 (
// Equation(s):
// \prog_sequencer|cache_rdline[0]~1_combout  = (\prog_sequencer|cache_wren~q  & (!\sync_reset~q  & \prog_sequencer|cache_wrline [0]))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|cache_wrline [0]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdline[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdline[0]~1 .lut_mask = 16'h0A00;
defparam \prog_sequencer|cache_rdline[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N8
cycloneive_lcell_comb \prog_sequencer|Add0~4 (
// Equation(s):
// \prog_sequencer|Add0~4_combout  = (\prog_sequencer|from_PS [2] & (\prog_sequencer|Add0~3  $ (GND))) # (!\prog_sequencer|from_PS [2] & (!\prog_sequencer|Add0~3  & VCC))
// \prog_sequencer|Add0~5  = CARRY((\prog_sequencer|from_PS [2] & !\prog_sequencer|Add0~3 ))

	.dataa(gnd),
	.datab(\prog_sequencer|from_PS [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add0~3 ),
	.combout(\prog_sequencer|Add0~4_combout ),
	.cout(\prog_sequencer|Add0~5 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~4 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N10
cycloneive_lcell_comb \prog_sequencer|Add0~6 (
// Equation(s):
// \prog_sequencer|Add0~6_combout  = (\prog_sequencer|cache_wrline [0] & (!\prog_sequencer|Add0~5 )) # (!\prog_sequencer|cache_wrline [0] & ((\prog_sequencer|Add0~5 ) # (GND)))
// \prog_sequencer|Add0~7  = CARRY((!\prog_sequencer|Add0~5 ) # (!\prog_sequencer|cache_wrline [0]))

	.dataa(\prog_sequencer|cache_wrline [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add0~5 ),
	.combout(\prog_sequencer|Add0~6_combout ),
	.cout(\prog_sequencer|Add0~7 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~6 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N22
cycloneive_lcell_comb \prog_sequencer|cache_rdline[0]~2 (
// Equation(s):
// \prog_sequencer|cache_rdline[0]~2_combout  = (\prog_sequencer|cache_rdline[0]~1_combout ) # ((!\sync_reset~q  & (\prog_sequencer|cache_rdline[1]~0_combout  & \prog_sequencer|Add0~6_combout )))

	.dataa(\sync_reset~q ),
	.datab(\prog_sequencer|cache_rdline[0]~1_combout ),
	.datac(\prog_sequencer|cache_rdline[1]~0_combout ),
	.datad(\prog_sequencer|Add0~6_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdline[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdline[0]~2 .lut_mask = 16'hDCCC;
defparam \prog_sequencer|cache_rdline[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y64_N23
dffeas \prog_sequencer|cache_wrline[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_rdline[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wrline [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wrline[0] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wrline[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N24
cycloneive_lcell_comb \prog_sequencer|hold_count~1 (
// Equation(s):
// \prog_sequencer|hold_count~1_combout  = (\sync_reset~q  & (\prog_sequencer|sync_reset_1~q  & (\prog_sequencer|cache_wroffset [0] $ (\prog_sequencer|cache_wroffset [1])))) # (!\sync_reset~q  & (\prog_sequencer|cache_wroffset [0] $ 
// ((\prog_sequencer|cache_wroffset [1]))))

	.dataa(\sync_reset~q ),
	.datab(\prog_sequencer|cache_wroffset [0]),
	.datac(\prog_sequencer|cache_wroffset [1]),
	.datad(\prog_sequencer|sync_reset_1~q ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_count~1 .lut_mask = 16'h3C14;
defparam \prog_sequencer|hold_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y63_N25
dffeas \prog_sequencer|cache_wroffset[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|cache_wroffset[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[1] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N16
cycloneive_lcell_comb \prog_sequencer|always10~0 (
// Equation(s):
// \prog_sequencer|always10~0_combout  = (\sync_reset~q  & !\prog_sequencer|sync_reset_1~q )

	.dataa(\sync_reset~q ),
	.datab(gnd),
	.datac(\prog_sequencer|sync_reset_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|always10~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always10~0 .lut_mask = 16'h0A0A;
defparam \prog_sequencer|always10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N22
cycloneive_lcell_comb \prog_sequencer|hold_count~2 (
// Equation(s):
// \prog_sequencer|hold_count~2_combout  = (!\prog_sequencer|always10~0_combout  & (\prog_sequencer|cache_wroffset [2] $ (((\prog_sequencer|cache_wroffset [1] & \prog_sequencer|cache_wroffset [0])))))

	.dataa(\prog_sequencer|always10~0_combout ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\prog_sequencer|hold_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_count~2 .lut_mask = 16'h1450;
defparam \prog_sequencer|hold_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y63_N23
dffeas \prog_sequencer|cache_wroffset[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|cache_wroffset[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[2] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N6
cycloneive_lcell_comb \cache|ShiftLeft0~2 (
// Equation(s):
// \cache|ShiftLeft0~2_combout  = (!\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~2 .lut_mask = 16'h0030;
defparam \cache|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N0
cycloneive_lcell_comb \prog_sequencer|end_hold~0 (
// Equation(s):
// \prog_sequencer|end_hold~0_combout  = (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\prog_sequencer|end_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|end_hold~0 .lut_mask = 16'hC000;
defparam \prog_sequencer|end_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N10
cycloneive_lcell_comb \prog_sequencer|valid~0 (
// Equation(s):
// \prog_sequencer|valid~0_combout  = (!\prog_sequencer|always10~0_combout  & ((\prog_sequencer|valid [3]) # ((\prog_sequencer|end_hold~0_combout  & \prog_sequencer|cache_wren~q ))))

	.dataa(\prog_sequencer|always10~0_combout ),
	.datab(\prog_sequencer|end_hold~0_combout ),
	.datac(\prog_sequencer|valid [3]),
	.datad(\prog_sequencer|cache_wren~q ),
	.cin(gnd),
	.combout(\prog_sequencer|valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~0 .lut_mask = 16'h5450;
defparam \prog_sequencer|valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y63_N11
dffeas \prog_sequencer|valid[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|valid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|valid [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|valid[3] .is_wysiwyg = "true";
defparam \prog_sequencer|valid[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N2
cycloneive_lcell_comb \prog_sequencer|start_hold~1 (
// Equation(s):
// \prog_sequencer|start_hold~1_combout  = (\prog_sequencer|valid [3] & (!\prog_sequencer|sync_reset_1~q  & (\sync_reset~q ))) # (!\prog_sequencer|valid [3] & (((!\prog_sequencer|sync_reset_1~q  & \sync_reset~q )) # (!\prog_sequencer|cache_wren~q )))

	.dataa(\prog_sequencer|valid [3]),
	.datab(\prog_sequencer|sync_reset_1~q ),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|cache_wren~q ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~1 .lut_mask = 16'h3075;
defparam \prog_sequencer|start_hold~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N16
cycloneive_lcell_comb \prog_sequencer|from_PS[7]~feeder (
// Equation(s):
// \prog_sequencer|from_PS[7]~feeder_combout  = \prog_sequencer|pm_addr[7]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|pm_addr[7]~5_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|from_PS[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|from_PS[7]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|from_PS[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y62_N17
dffeas \prog_sequencer|from_PS[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|from_PS[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|from_PS [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|from_PS[7] .is_wysiwyg = "true";
defparam \prog_sequencer|from_PS[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N10
cycloneive_lcell_comb \prog_sequencer|start_hold (
// Equation(s):
// \prog_sequencer|start_hold~combout  = (\prog_sequencer|start_hold~1_combout ) # ((\prog_sequencer|start_hold~0_combout ) # (\prog_sequencer|pm_addr[7]~5_combout  $ (\prog_sequencer|Mux0~1_combout )))

	.dataa(\prog_sequencer|start_hold~1_combout ),
	.datab(\prog_sequencer|pm_addr[7]~5_combout ),
	.datac(\prog_sequencer|Mux0~1_combout ),
	.datad(\prog_sequencer|start_hold~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold .lut_mask = 16'hFFBE;
defparam \prog_sequencer|start_hold .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N20
cycloneive_lcell_comb \prog_sequencer|rom_address[2]~2 (
// Equation(s):
// \prog_sequencer|rom_address[2]~2_combout  = (!\prog_sequencer|start_hold~combout  & (\prog_sequencer|cache_wroffset [2] $ (((\prog_sequencer|cache_wroffset [0] & \prog_sequencer|cache_wroffset [1])))))

	.dataa(\prog_sequencer|cache_wroffset [0]),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [1]),
	.datad(\prog_sequencer|start_hold~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[2]~2 .lut_mask = 16'h006C;
defparam \prog_sequencer|rom_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N30
cycloneive_lcell_comb \prog_sequencer|rom_address[3]~3 (
// Equation(s):
// \prog_sequencer|rom_address[3]~3_combout  = (\prog_sequencer|cache_rdline[1]~0_combout  & (\prog_sequencer|Add0~6_combout  & ((\prog_sequencer|start_hold~2_combout ) # (\prog_sequencer|start_hold~0_combout ))))

	.dataa(\prog_sequencer|cache_rdline[1]~0_combout ),
	.datab(\prog_sequencer|Add0~6_combout ),
	.datac(\prog_sequencer|start_hold~2_combout ),
	.datad(\prog_sequencer|start_hold~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[3]~3 .lut_mask = 16'h8880;
defparam \prog_sequencer|rom_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N24
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~4 (
// Equation(s):
// \prog_sequencer|rom_address[4]~4_combout  = (!\prog_sequencer|cache_wren~q  & ((\prog_sequencer|start_hold~2_combout ) # (\prog_sequencer|start_hold~0_combout )))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|start_hold~2_combout ),
	.datad(\prog_sequencer|start_hold~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~4 .lut_mask = 16'h3330;
defparam \prog_sequencer|rom_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N6
cycloneive_lcell_comb \prog_sequencer|rom_address[3]~5 (
// Equation(s):
// \prog_sequencer|rom_address[3]~5_combout  = (!\sync_reset~q  & ((\prog_sequencer|rom_address[3]~3_combout ) # ((\prog_sequencer|cache_wrline [0] & !\prog_sequencer|rom_address[4]~4_combout ))))

	.dataa(\prog_sequencer|cache_wrline [0]),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|rom_address[3]~3_combout ),
	.datad(\prog_sequencer|rom_address[4]~4_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[3]~5 .lut_mask = 16'h3032;
defparam \prog_sequencer|rom_address[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N12
cycloneive_lcell_comb \prog_sequencer|Add0~8 (
// Equation(s):
// \prog_sequencer|Add0~8_combout  = (\prog_sequencer|cache_wrline [1] & (\prog_sequencer|Add0~7  $ (GND))) # (!\prog_sequencer|cache_wrline [1] & (!\prog_sequencer|Add0~7  & VCC))
// \prog_sequencer|Add0~9  = CARRY((\prog_sequencer|cache_wrline [1] & !\prog_sequencer|Add0~7 ))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wrline [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add0~7 ),
	.combout(\prog_sequencer|Add0~8_combout ),
	.cout(\prog_sequencer|Add0~9 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~8 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N26
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~6 (
// Equation(s):
// \prog_sequencer|rom_address[4]~6_combout  = (\prog_sequencer|always2~1_combout  & (\instr_decoder|ir [0])) # (!\prog_sequencer|always2~1_combout  & ((\prog_sequencer|Add0~8_combout )))

	.dataa(\prog_sequencer|always2~1_combout ),
	.datab(gnd),
	.datac(\instr_decoder|ir [0]),
	.datad(\prog_sequencer|Add0~8_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~6 .lut_mask = 16'hF5A0;
defparam \prog_sequencer|rom_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N4
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~7 (
// Equation(s):
// \prog_sequencer|rom_address[4]~7_combout  = (!\sync_reset~q  & ((\prog_sequencer|rom_address[4]~4_combout  & ((\prog_sequencer|rom_address[4]~6_combout ))) # (!\prog_sequencer|rom_address[4]~4_combout  & (\prog_sequencer|cache_wrline [1]))))

	.dataa(\prog_sequencer|cache_wrline [1]),
	.datab(\prog_sequencer|rom_address[4]~6_combout ),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|rom_address[4]~4_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~7 .lut_mask = 16'h0C0A;
defparam \prog_sequencer|rom_address[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y64_N21
dffeas \prog_sequencer|from_PS[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|from_PS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|from_PS[0] .is_wysiwyg = "true";
defparam \prog_sequencer|from_PS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N4
cycloneive_lcell_comb \prog_sequencer|Add0~0 (
// Equation(s):
// \prog_sequencer|Add0~0_combout  = \prog_sequencer|from_PS [0] $ (VCC)
// \prog_sequencer|Add0~1  = CARRY(\prog_sequencer|from_PS [0])

	.dataa(gnd),
	.datab(\prog_sequencer|from_PS [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prog_sequencer|Add0~0_combout ),
	.cout(\prog_sequencer|Add0~1 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~0 .lut_mask = 16'h33CC;
defparam \prog_sequencer|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N20
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[0]~0 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[0]~0_combout  = (\prog_sequencer|cache_wren~q  & \prog_sequencer|from_PS [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wren~q ),
	.datad(\prog_sequencer|from_PS [0]),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[0]~0 .lut_mask = 16'hF000;
defparam \prog_sequencer|cache_rdoffset[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N6
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[0]~1 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[0]~1_combout  = (!\sync_reset~q  & ((\prog_sequencer|cache_rdoffset[0]~0_combout ) # ((\prog_sequencer|cache_rdline[1]~0_combout  & \prog_sequencer|Add0~0_combout ))))

	.dataa(\prog_sequencer|cache_rdline[1]~0_combout ),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|Add0~0_combout ),
	.datad(\prog_sequencer|cache_rdoffset[0]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[0]~1 .lut_mask = 16'h3320;
defparam \prog_sequencer|cache_rdoffset[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N22
cycloneive_lcell_comb \prog_sequencer|Decoder0~0 (
// Equation(s):
// \prog_sequencer|Decoder0~0_combout  = (!\prog_sequencer|cache_rdline[0]~2_combout  & (!\prog_sequencer|cache_rdline[1]~4_combout  & ((\prog_sequencer|start_hold~0_combout ) # (\prog_sequencer|start_hold~2_combout ))))

	.dataa(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datab(\prog_sequencer|start_hold~0_combout ),
	.datac(\prog_sequencer|cache_rdline[1]~4_combout ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Decoder0~0 .lut_mask = 16'h0504;
defparam \prog_sequencer|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y64_N31
dffeas \prog_sequencer|tagID[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[6]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N0
cycloneive_lcell_comb \prog_sequencer|tagID[2][2]~0 (
// Equation(s):
// \prog_sequencer|tagID[2][2]~0_combout  = (\prog_sequencer|always10~0_combout ) # ((\prog_sequencer|start_hold~combout  & (\prog_sequencer|cache_rdline[1]~4_combout  & !\prog_sequencer|cache_rdline[0]~2_combout )))

	.dataa(\prog_sequencer|start_hold~combout ),
	.datab(\prog_sequencer|cache_rdline[1]~4_combout ),
	.datac(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datad(\prog_sequencer|always10~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[2][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[2][2]~0 .lut_mask = 16'hFF08;
defparam \prog_sequencer|tagID[2][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y64_N11
dffeas \prog_sequencer|tagID[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[6]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[2][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[2][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N10
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~11 (
// Equation(s):
// \prog_sequencer|rom_address[6]~11_combout  = (\prog_sequencer|cache_wrline [1] & (((\prog_sequencer|tagID[2][1]~q ) # (\prog_sequencer|cache_wrline [0])))) # (!\prog_sequencer|cache_wrline [1] & (\prog_sequencer|tagID[0][1]~q  & 
// ((!\prog_sequencer|cache_wrline [0]))))

	.dataa(\prog_sequencer|tagID[0][1]~q ),
	.datab(\prog_sequencer|cache_wrline [1]),
	.datac(\prog_sequencer|tagID[2][1]~q ),
	.datad(\prog_sequencer|cache_wrline [0]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~11 .lut_mask = 16'hCCE2;
defparam \prog_sequencer|rom_address[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N16
cycloneive_lcell_comb \prog_sequencer|tagID[3][2]~2 (
// Equation(s):
// \prog_sequencer|tagID[3][2]~2_combout  = (\prog_sequencer|always10~0_combout ) # ((\prog_sequencer|start_hold~combout  & (\prog_sequencer|cache_rdline[1]~4_combout  & \prog_sequencer|cache_rdline[0]~2_combout )))

	.dataa(\prog_sequencer|start_hold~combout ),
	.datab(\prog_sequencer|cache_rdline[1]~4_combout ),
	.datac(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datad(\prog_sequencer|always10~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[3][2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[3][2]~2 .lut_mask = 16'hFF80;
defparam \prog_sequencer|tagID[3][2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y64_N15
dffeas \prog_sequencer|tagID[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[6]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[3][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[3][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N18
cycloneive_lcell_comb \prog_sequencer|tagID[1][1]~1 (
// Equation(s):
// \prog_sequencer|tagID[1][1]~1_combout  = (\prog_sequencer|always10~0_combout ) # ((\prog_sequencer|start_hold~combout  & (!\prog_sequencer|cache_rdline[1]~4_combout  & \prog_sequencer|cache_rdline[0]~2_combout )))

	.dataa(\prog_sequencer|start_hold~combout ),
	.datab(\prog_sequencer|cache_rdline[1]~4_combout ),
	.datac(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datad(\prog_sequencer|always10~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[1][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1]~1 .lut_mask = 16'hFF20;
defparam \prog_sequencer|tagID[1][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y64_N13
dffeas \prog_sequencer|tagID[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[6]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N12
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~12 (
// Equation(s):
// \prog_sequencer|rom_address[6]~12_combout  = (\prog_sequencer|rom_address[6]~11_combout  & ((\prog_sequencer|tagID[3][1]~q ) # ((!\prog_sequencer|cache_wrline [0])))) # (!\prog_sequencer|rom_address[6]~11_combout  & (((\prog_sequencer|tagID[1][1]~q  & 
// \prog_sequencer|cache_wrline [0]))))

	.dataa(\prog_sequencer|rom_address[6]~11_combout ),
	.datab(\prog_sequencer|tagID[3][1]~q ),
	.datac(\prog_sequencer|tagID[1][1]~q ),
	.datad(\prog_sequencer|cache_wrline [0]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~12 .lut_mask = 16'hD8AA;
defparam \prog_sequencer|rom_address[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N22
cycloneive_lcell_comb \prog_sequencer|pm_addr[6]~7 (
// Equation(s):
// \prog_sequencer|pm_addr[6]~7_combout  = (\prog_sequencer|pm_addr[6]~2_combout ) # ((\prog_sequencer|cache_wren~q  & \prog_sequencer|from_PS [6]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|from_PS [6]),
	.datad(\prog_sequencer|pm_addr[6]~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[6]~7 .lut_mask = 16'hFFC0;
defparam \prog_sequencer|pm_addr[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N28
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~13 (
// Equation(s):
// \prog_sequencer|rom_address[6]~13_combout  = (!\sync_reset~q  & ((\prog_sequencer|start_hold~combout  & ((\prog_sequencer|pm_addr[6]~7_combout ))) # (!\prog_sequencer|start_hold~combout  & (\prog_sequencer|rom_address[6]~12_combout ))))

	.dataa(\sync_reset~q ),
	.datab(\prog_sequencer|rom_address[6]~12_combout ),
	.datac(\prog_sequencer|pm_addr[6]~7_combout ),
	.datad(\prog_sequencer|start_hold~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~13 .lut_mask = 16'h5044;
defparam \prog_sequencer|rom_address[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y64_N9
dffeas \prog_sequencer|tagID[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[3][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[3][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y64_N19
dffeas \prog_sequencer|tagID[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y64_N19
dffeas \prog_sequencer|tagID[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N18
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~14 (
// Equation(s):
// \prog_sequencer|rom_address[7]~14_combout  = (\prog_sequencer|cache_wrline [1] & (((\prog_sequencer|cache_wrline [0])))) # (!\prog_sequencer|cache_wrline [1] & ((\prog_sequencer|cache_wrline [0] & ((\prog_sequencer|tagID[1][2]~q ))) # 
// (!\prog_sequencer|cache_wrline [0] & (\prog_sequencer|tagID[0][2]~q ))))

	.dataa(\prog_sequencer|tagID[0][2]~q ),
	.datab(\prog_sequencer|cache_wrline [1]),
	.datac(\prog_sequencer|tagID[1][2]~q ),
	.datad(\prog_sequencer|cache_wrline [0]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~14 .lut_mask = 16'hFC22;
defparam \prog_sequencer|rom_address[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N20
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~15 (
// Equation(s):
// \prog_sequencer|rom_address[7]~15_combout  = (\prog_sequencer|rom_address[7]~14_combout  & ((\prog_sequencer|tagID[3][2]~q ) # ((!\prog_sequencer|cache_wrline [1])))) # (!\prog_sequencer|rom_address[7]~14_combout  & (((\prog_sequencer|tagID[2][2]~q  & 
// \prog_sequencer|cache_wrline [1]))))

	.dataa(\prog_sequencer|tagID[3][2]~q ),
	.datab(\prog_sequencer|rom_address[7]~14_combout ),
	.datac(\prog_sequencer|tagID[2][2]~q ),
	.datad(\prog_sequencer|cache_wrline [1]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~15 .lut_mask = 16'hB8CC;
defparam \prog_sequencer|rom_address[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N4
cycloneive_lcell_comb \prog_sequencer|pm_addr[7]~8 (
// Equation(s):
// \prog_sequencer|pm_addr[7]~8_combout  = (\prog_sequencer|pm_addr[7]~4_combout ) # ((\prog_sequencer|from_PS [7] & \prog_sequencer|cache_wren~q ))

	.dataa(\prog_sequencer|from_PS [7]),
	.datab(gnd),
	.datac(\prog_sequencer|pm_addr[7]~4_combout ),
	.datad(\prog_sequencer|cache_wren~q ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[7]~8 .lut_mask = 16'hFAF0;
defparam \prog_sequencer|pm_addr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N26
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~16 (
// Equation(s):
// \prog_sequencer|rom_address[7]~16_combout  = (!\sync_reset~q  & ((\prog_sequencer|start_hold~combout  & ((\prog_sequencer|pm_addr[7]~8_combout ))) # (!\prog_sequencer|start_hold~combout  & (\prog_sequencer|rom_address[7]~15_combout ))))

	.dataa(\sync_reset~q ),
	.datab(\prog_sequencer|rom_address[7]~15_combout ),
	.datac(\prog_sequencer|pm_addr[7]~8_combout ),
	.datad(\prog_sequencer|start_hold~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~16 .lut_mask = 16'h5044;
defparam \prog_sequencer|rom_address[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \prog_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\prog_sequencer|rom_address[7]~16_combout ,\prog_sequencer|rom_address[6]~13_combout ,\prog_sequencer|rom_address[5]~10_combout ,\prog_sequencer|rom_address[4]~7_combout ,\prog_sequencer|rom_address[3]~5_combout ,\prog_sequencer|rom_address[2]~2_combout ,
\prog_sequencer|rom_address[1]~1_combout ,\prog_sequencer|rom_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "computational_test_for_cache_Lab5.hex";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_plc1:auto_generated|ALTSYNCRAM";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA0000000000000000000000000000000000000000000000000000EA003DC00C90027800200000000000000000000000000000000000000000000000000000000000000000000000E90000000000000000000000000000000000000000000000000000E80000000F90;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0344008E0000000000000000000000000000000000000000000000000000000000000000039C00410000000000000000000000000000000000000039C00F60036400350023000C7003D800D9000D8008C0030000F600364003F0023000C5003D800D9000C0008C0031800F60036400330023000C3003D800D9000C8008C0031000F60036400350023000C1003D800D9000FC008C003080060001440040000C0002500040000A003C800D7003D800D90027000CA0023800BA000000000000000000000000000003880060001440040000C00024000400001003D800D100244009A0022000F6003440091002000088002000060001440040000C00020000400000;
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N30
cycloneive_lcell_comb \cache|ShiftLeft0~0 (
// Equation(s):
// \cache|ShiftLeft0~0_combout  = (!\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~0 .lut_mask = 16'h3000;
defparam \cache|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N8
cycloneive_lcell_comb \cache|ShiftLeft0~1 (
// Equation(s):
// \cache|ShiftLeft0~1_combout  = (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~1 .lut_mask = 16'h00C0;
defparam \cache|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\prog_sequencer|cache_wrline [1],\prog_sequencer|cache_wrline [0]}),
	.portabyteenamasks({\prog_sequencer|end_hold~0_combout ,\cache|ShiftLeft0~1_combout ,\cache|ShiftLeft0~0_combout ,\cache|ShiftLeft0~2_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\prog_sequencer|cache_rdline[1]~4_combout ,\prog_sequencer|cache_rdline[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "cache_multi:cache|ram_2port:cache_ram_inst|altsyncram:altsyncram_component|altsyncram_b4q1:auto_generated|ALTSYNCRAM";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 2;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 4;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_size = 9;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 36;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 3;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 4;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 64;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 2;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 36;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 3;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 4;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 64;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N16
cycloneive_lcell_comb \id_in[1]~25 (
// Equation(s):
// \id_in[1]~25_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [49]))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [33]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [33]),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [49]),
	.cin(gnd),
	.combout(\id_in[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[1]~25 .lut_mask = 16'hDC98;
defparam \id_in[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N30
cycloneive_lcell_comb \id_in[1]~26 (
// Equation(s):
// \id_in[1]~26_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\id_in[1]~25_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [57])) # (!\id_in[1]~25_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [41]))))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\id_in[1]~25_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [57]),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [41]),
	.datad(\id_in[1]~25_combout ),
	.cin(gnd),
	.combout(\id_in[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[1]~26 .lut_mask = 16'hDDA0;
defparam \id_in[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N12
cycloneive_lcell_comb \cache|ShiftLeft0~5 (
// Equation(s):
// \cache|ShiftLeft0~5_combout  = (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~5 .lut_mask = 16'h0003;
defparam \cache|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N14
cycloneive_lcell_comb \cache|ShiftLeft0~4 (
// Equation(s):
// \cache|ShiftLeft0~4_combout  = (!\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~4 .lut_mask = 16'h0300;
defparam \cache|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N28
cycloneive_lcell_comb \cache|ShiftLeft0~3 (
// Equation(s):
// \cache|ShiftLeft0~3_combout  = (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & !\prog_sequencer|cache_wroffset [0]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~3 .lut_mask = 16'h000C;
defparam \cache|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N26
cycloneive_lcell_comb \cache|ShiftLeft0~6 (
// Equation(s):
// \cache|ShiftLeft0~6_combout  = (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~6 .lut_mask = 16'h0C00;
defparam \cache|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\prog_sequencer|cache_wrline [1],\prog_sequencer|cache_wrline [0]}),
	.portabyteenamasks({\cache|ShiftLeft0~6_combout ,\cache|ShiftLeft0~3_combout ,\cache|ShiftLeft0~4_combout ,\cache|ShiftLeft0~5_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\prog_sequencer|cache_rdline[1]~4_combout ,\prog_sequencer|cache_rdline[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cache_multi:cache|ram_2port:cache_ram_inst|altsyncram:altsyncram_component|altsyncram_b4q1:auto_generated|ALTSYNCRAM";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 4;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 2;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 3;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 64;
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y63_N30
cycloneive_lcell_comb \id_in[1]~27 (
// Equation(s):
// \id_in[1]~27_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [9])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [9]),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\id_in[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[1]~27 .lut_mask = 16'hB9A8;
defparam \id_in[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N28
cycloneive_lcell_comb \id_in[1]~28 (
// Equation(s):
// \id_in[1]~28_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\id_in[1]~27_combout  & ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [25]))) # (!\id_in[1]~27_combout  & 
// (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [17])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\id_in[1]~27_combout ))))

	.dataa(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [17]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\id_in[1]~27_combout ),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\id_in[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[1]~28 .lut_mask = 16'hF838;
defparam \id_in[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N8
cycloneive_lcell_comb \id_in[1]~29 (
// Equation(s):
// \id_in[1]~29_combout  = (!\prog_sequencer|hold_out~0_combout  & ((\prog_sequencer|cache_rdoffset[2]~5_combout  & (\id_in[1]~26_combout )) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\id_in[1]~28_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|hold_out~0_combout ),
	.datac(\id_in[1]~26_combout ),
	.datad(\id_in[1]~28_combout ),
	.cin(gnd),
	.combout(\id_in[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[1]~29 .lut_mask = 16'h3120;
defparam \id_in[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y62_N9
dffeas \instr_decoder|ir[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\id_in[1]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[1] .is_wysiwyg = "true";
defparam \instr_decoder|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N14
cycloneive_lcell_comb \prog_sequencer|Add0~10 (
// Equation(s):
// \prog_sequencer|Add0~10_combout  = (\prog_sequencer|from_PS [5] & (!\prog_sequencer|Add0~9 )) # (!\prog_sequencer|from_PS [5] & ((\prog_sequencer|Add0~9 ) # (GND)))
// \prog_sequencer|Add0~11  = CARRY((!\prog_sequencer|Add0~9 ) # (!\prog_sequencer|from_PS [5]))

	.dataa(gnd),
	.datab(\prog_sequencer|from_PS [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add0~9 ),
	.combout(\prog_sequencer|Add0~10_combout ),
	.cout(\prog_sequencer|Add0~11 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~10 .lut_mask = 16'h3C3F;
defparam \prog_sequencer|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N2
cycloneive_lcell_comb \prog_sequencer|pm_addr[5]~0 (
// Equation(s):
// \prog_sequencer|pm_addr[5]~0_combout  = (!\prog_sequencer|cache_wren~q  & ((\prog_sequencer|always2~1_combout  & (\instr_decoder|ir [1])) # (!\prog_sequencer|always2~1_combout  & ((\prog_sequencer|Add0~10_combout )))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\instr_decoder|ir [1]),
	.datac(\prog_sequencer|Add0~10_combout ),
	.datad(\prog_sequencer|always2~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[5]~0 .lut_mask = 16'h4450;
defparam \prog_sequencer|pm_addr[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N0
cycloneive_lcell_comb \prog_sequencer|pm_addr[5]~1 (
// Equation(s):
// \prog_sequencer|pm_addr[5]~1_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_addr[5]~0_combout ) # ((\prog_sequencer|cache_wren~q  & \prog_sequencer|from_PS [5]))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|pm_addr[5]~0_combout ),
	.datac(\prog_sequencer|from_PS [5]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[5]~1 .lut_mask = 16'h00EC;
defparam \prog_sequencer|pm_addr[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y64_N1
dffeas \prog_sequencer|from_PS[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_addr[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|from_PS [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|from_PS[5] .is_wysiwyg = "true";
defparam \prog_sequencer|from_PS[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N20
cycloneive_lcell_comb \prog_sequencer|pm_addr[5]~6 (
// Equation(s):
// \prog_sequencer|pm_addr[5]~6_combout  = (\prog_sequencer|pm_addr[5]~0_combout ) # ((\prog_sequencer|cache_wren~q  & \prog_sequencer|from_PS [5]))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|from_PS [5]),
	.datac(gnd),
	.datad(\prog_sequencer|pm_addr[5]~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[5]~6 .lut_mask = 16'hFF88;
defparam \prog_sequencer|pm_addr[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y64_N25
dffeas \prog_sequencer|tagID[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y64_N27
dffeas \prog_sequencer|tagID[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N26
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~8 (
// Equation(s):
// \prog_sequencer|rom_address[5]~8_combout  = (\prog_sequencer|cache_wrline [1] & (((\prog_sequencer|cache_wrline [0])))) # (!\prog_sequencer|cache_wrline [1] & ((\prog_sequencer|cache_wrline [0] & ((\prog_sequencer|tagID[1][0]~q ))) # 
// (!\prog_sequencer|cache_wrline [0] & (\prog_sequencer|tagID[0][0]~q ))))

	.dataa(\prog_sequencer|tagID[0][0]~q ),
	.datab(\prog_sequencer|cache_wrline [1]),
	.datac(\prog_sequencer|tagID[1][0]~q ),
	.datad(\prog_sequencer|cache_wrline [0]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~8 .lut_mask = 16'hFC22;
defparam \prog_sequencer|rom_address[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y64_N1
dffeas \prog_sequencer|tagID[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[3][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[3][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y64_N29
dffeas \prog_sequencer|tagID[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[2][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[2][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N28
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~9 (
// Equation(s):
// \prog_sequencer|rom_address[5]~9_combout  = (\prog_sequencer|rom_address[5]~8_combout  & ((\prog_sequencer|tagID[3][0]~q ) # ((!\prog_sequencer|cache_wrline [1])))) # (!\prog_sequencer|rom_address[5]~8_combout  & (((\prog_sequencer|tagID[2][0]~q  & 
// \prog_sequencer|cache_wrline [1]))))

	.dataa(\prog_sequencer|rom_address[5]~8_combout ),
	.datab(\prog_sequencer|tagID[3][0]~q ),
	.datac(\prog_sequencer|tagID[2][0]~q ),
	.datad(\prog_sequencer|cache_wrline [1]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~9 .lut_mask = 16'hD8AA;
defparam \prog_sequencer|rom_address[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N2
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~10 (
// Equation(s):
// \prog_sequencer|rom_address[5]~10_combout  = (!\sync_reset~q  & ((\prog_sequencer|start_hold~combout  & (\prog_sequencer|pm_addr[5]~6_combout )) # (!\prog_sequencer|start_hold~combout  & ((\prog_sequencer|rom_address[5]~9_combout )))))

	.dataa(\prog_sequencer|pm_addr[5]~6_combout ),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|rom_address[5]~9_combout ),
	.datad(\prog_sequencer|start_hold~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~10 .lut_mask = 16'h2230;
defparam \prog_sequencer|rom_address[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N20
cycloneive_lcell_comb \id_in[3]~35 (
// Equation(s):
// \id_in[3]~35_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [51]))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [35]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [35]),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [51]),
	.cin(gnd),
	.combout(\id_in[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[3]~35 .lut_mask = 16'hDC98;
defparam \id_in[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N30
cycloneive_lcell_comb \id_in[3]~36 (
// Equation(s):
// \id_in[3]~36_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\id_in[3]~35_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [59])) # (!\id_in[3]~35_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [43]))))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\id_in[3]~35_combout ))))

	.dataa(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [59]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\id_in[3]~35_combout ),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [43]),
	.cin(gnd),
	.combout(\id_in[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[3]~36 .lut_mask = 16'hBCB0;
defparam \id_in[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y63_N14
cycloneive_lcell_comb \id_in[3]~37 (
// Equation(s):
// \id_in[3]~37_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [11])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [3])))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [3]),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\id_in[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[3]~37 .lut_mask = 16'hBA98;
defparam \id_in[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N0
cycloneive_lcell_comb \id_in[3]~38 (
// Equation(s):
// \id_in[3]~38_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\id_in[3]~37_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [27])) # (!\id_in[3]~37_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [19]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\id_in[3]~37_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [27]),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [19]),
	.datad(\id_in[3]~37_combout ),
	.cin(gnd),
	.combout(\id_in[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[3]~38 .lut_mask = 16'hDDA0;
defparam \id_in[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N16
cycloneive_lcell_comb \id_in[3]~39 (
// Equation(s):
// \id_in[3]~39_combout  = (\prog_sequencer|hold_out~0_combout ) # ((\prog_sequencer|cache_rdoffset[2]~5_combout  & (\id_in[3]~36_combout )) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\id_in[3]~38_combout ))))

	.dataa(\prog_sequencer|hold_out~0_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\id_in[3]~36_combout ),
	.datad(\id_in[3]~38_combout ),
	.cin(gnd),
	.combout(\id_in[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[3]~39 .lut_mask = 16'hFBEA;
defparam \id_in[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y62_N17
dffeas \instr_decoder|ir[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\id_in[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[3] .is_wysiwyg = "true";
defparam \instr_decoder|ir[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N16
cycloneive_lcell_comb \prog_sequencer|Add0~12 (
// Equation(s):
// \prog_sequencer|Add0~12_combout  = (\prog_sequencer|from_PS [6] & (\prog_sequencer|Add0~11  $ (GND))) # (!\prog_sequencer|from_PS [6] & (!\prog_sequencer|Add0~11  & VCC))
// \prog_sequencer|Add0~13  = CARRY((\prog_sequencer|from_PS [6] & !\prog_sequencer|Add0~11 ))

	.dataa(gnd),
	.datab(\prog_sequencer|from_PS [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add0~11 ),
	.combout(\prog_sequencer|Add0~12_combout ),
	.cout(\prog_sequencer|Add0~13 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~12 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N18
cycloneive_lcell_comb \prog_sequencer|Add0~14 (
// Equation(s):
// \prog_sequencer|Add0~14_combout  = \prog_sequencer|Add0~13  $ (\prog_sequencer|from_PS [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|from_PS [7]),
	.cin(\prog_sequencer|Add0~13 ),
	.combout(\prog_sequencer|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add0~14 .lut_mask = 16'h0FF0;
defparam \prog_sequencer|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N26
cycloneive_lcell_comb \prog_sequencer|pm_addr[7]~4 (
// Equation(s):
// \prog_sequencer|pm_addr[7]~4_combout  = (!\prog_sequencer|cache_wren~q  & ((\prog_sequencer|always2~1_combout  & (\instr_decoder|ir [3])) # (!\prog_sequencer|always2~1_combout  & ((\prog_sequencer|Add0~14_combout )))))

	.dataa(\instr_decoder|ir [3]),
	.datab(\prog_sequencer|always2~1_combout ),
	.datac(\prog_sequencer|Add0~14_combout ),
	.datad(\prog_sequencer|cache_wren~q ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[7]~4 .lut_mask = 16'h00B8;
defparam \prog_sequencer|pm_addr[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N0
cycloneive_lcell_comb \prog_sequencer|pm_addr[7]~5 (
// Equation(s):
// \prog_sequencer|pm_addr[7]~5_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_addr[7]~4_combout ) # ((\prog_sequencer|from_PS [7] & \prog_sequencer|cache_wren~q ))))

	.dataa(\prog_sequencer|from_PS [7]),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|pm_addr[7]~4_combout ),
	.datad(\prog_sequencer|cache_wren~q ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[7]~5 .lut_mask = 16'h3230;
defparam \prog_sequencer|pm_addr[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y64_N21
dffeas \prog_sequencer|tagID[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_addr[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[2][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[2][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N18
cycloneive_lcell_comb \prog_sequencer|Mux0~0 (
// Equation(s):
// \prog_sequencer|Mux0~0_combout  = (\prog_sequencer|cache_rdline[1]~4_combout  & (((\prog_sequencer|cache_rdline[0]~2_combout )))) # (!\prog_sequencer|cache_rdline[1]~4_combout  & ((\prog_sequencer|cache_rdline[0]~2_combout  & 
// (\prog_sequencer|tagID[1][2]~q )) # (!\prog_sequencer|cache_rdline[0]~2_combout  & ((\prog_sequencer|tagID[0][2]~q )))))

	.dataa(\prog_sequencer|tagID[1][2]~q ),
	.datab(\prog_sequencer|cache_rdline[1]~4_combout ),
	.datac(\prog_sequencer|tagID[0][2]~q ),
	.datad(\prog_sequencer|cache_rdline[0]~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux0~0 .lut_mask = 16'hEE30;
defparam \prog_sequencer|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N8
cycloneive_lcell_comb \prog_sequencer|Mux0~1 (
// Equation(s):
// \prog_sequencer|Mux0~1_combout  = (\prog_sequencer|cache_rdline[1]~4_combout  & ((\prog_sequencer|Mux0~0_combout  & ((\prog_sequencer|tagID[3][2]~q ))) # (!\prog_sequencer|Mux0~0_combout  & (\prog_sequencer|tagID[2][2]~q )))) # 
// (!\prog_sequencer|cache_rdline[1]~4_combout  & (((\prog_sequencer|Mux0~0_combout ))))

	.dataa(\prog_sequencer|tagID[2][2]~q ),
	.datab(\prog_sequencer|cache_rdline[1]~4_combout ),
	.datac(\prog_sequencer|tagID[3][2]~q ),
	.datad(\prog_sequencer|Mux0~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux0~1 .lut_mask = 16'hF388;
defparam \prog_sequencer|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N22
cycloneive_lcell_comb \prog_sequencer|start_hold~2 (
// Equation(s):
// \prog_sequencer|start_hold~2_combout  = (\prog_sequencer|start_hold~1_combout ) # (\prog_sequencer|Mux0~1_combout  $ (\prog_sequencer|pm_addr[7]~5_combout ))

	.dataa(\prog_sequencer|start_hold~1_combout ),
	.datab(gnd),
	.datac(\prog_sequencer|Mux0~1_combout ),
	.datad(\prog_sequencer|pm_addr[7]~5_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~2 .lut_mask = 16'hAFFA;
defparam \prog_sequencer|start_hold~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N16
cycloneive_lcell_comb \prog_sequencer|rom_address[1]~1 (
// Equation(s):
// \prog_sequencer|rom_address[1]~1_combout  = (!\prog_sequencer|start_hold~2_combout  & (!\prog_sequencer|start_hold~0_combout  & (\prog_sequencer|cache_wroffset [0] $ (\prog_sequencer|cache_wroffset [1]))))

	.dataa(\prog_sequencer|cache_wroffset [0]),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|start_hold~2_combout ),
	.datad(\prog_sequencer|start_hold~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[1]~1 .lut_mask = 16'h0006;
defparam \prog_sequencer|rom_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N10
cycloneive_lcell_comb \id_in[0]~20 (
// Equation(s):
// \id_in[0]~20_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [48]))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [32]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [32]),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [48]),
	.cin(gnd),
	.combout(\id_in[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[0]~20 .lut_mask = 16'hDC98;
defparam \id_in[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N22
cycloneive_lcell_comb \id_in[0]~21 (
// Equation(s):
// \id_in[0]~21_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\id_in[0]~20_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [56])) # (!\id_in[0]~20_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [40]))))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\id_in[0]~20_combout ))))

	.dataa(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [56]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [40]),
	.datad(\id_in[0]~20_combout ),
	.cin(gnd),
	.combout(\id_in[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[0]~21 .lut_mask = 16'hBBC0;
defparam \id_in[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y63_N12
cycloneive_lcell_comb \id_in[0]~22 (
// Equation(s):
// \id_in[0]~22_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [8])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [8]),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\id_in[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[0]~22 .lut_mask = 16'hB9A8;
defparam \id_in[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N24
cycloneive_lcell_comb \id_in[0]~23 (
// Equation(s):
// \id_in[0]~23_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\id_in[0]~22_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [24])) # (!\id_in[0]~22_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [16]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\id_in[0]~22_combout ))))

	.dataa(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [24]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [16]),
	.datad(\id_in[0]~22_combout ),
	.cin(gnd),
	.combout(\id_in[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[0]~23 .lut_mask = 16'hBBC0;
defparam \id_in[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N6
cycloneive_lcell_comb \id_in[0]~24 (
// Equation(s):
// \id_in[0]~24_combout  = (!\prog_sequencer|hold_out~0_combout  & ((\prog_sequencer|cache_rdoffset[2]~5_combout  & (\id_in[0]~21_combout )) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\id_in[0]~23_combout )))))

	.dataa(\prog_sequencer|hold_out~0_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\id_in[0]~21_combout ),
	.datad(\id_in[0]~23_combout ),
	.cin(gnd),
	.combout(\id_in[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[0]~24 .lut_mask = 16'h5140;
defparam \id_in[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y62_N7
dffeas \instr_decoder|ir[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\id_in[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[0] .is_wysiwyg = "true";
defparam \instr_decoder|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N26
cycloneive_lcell_comb \prog_sequencer|cache_rdline[1]~3 (
// Equation(s):
// \prog_sequencer|cache_rdline[1]~3_combout  = (\prog_sequencer|cache_wren~q  & (\prog_sequencer|cache_wrline [1])) # (!\prog_sequencer|cache_wren~q  & (((\instr_decoder|ir [0] & \prog_sequencer|always2~1_combout ))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|cache_wrline [1]),
	.datac(\instr_decoder|ir [0]),
	.datad(\prog_sequencer|always2~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdline[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdline[1]~3 .lut_mask = 16'hD888;
defparam \prog_sequencer|cache_rdline[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N28
cycloneive_lcell_comb \prog_sequencer|cache_rdline[1]~4 (
// Equation(s):
// \prog_sequencer|cache_rdline[1]~4_combout  = (!\sync_reset~q  & ((\prog_sequencer|cache_rdline[1]~3_combout ) # ((\prog_sequencer|cache_rdline[1]~0_combout  & \prog_sequencer|Add0~8_combout ))))

	.dataa(\sync_reset~q ),
	.datab(\prog_sequencer|cache_rdline[1]~0_combout ),
	.datac(\prog_sequencer|cache_rdline[1]~3_combout ),
	.datad(\prog_sequencer|Add0~8_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdline[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdline[1]~4 .lut_mask = 16'h5450;
defparam \prog_sequencer|cache_rdline[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y64_N29
dffeas \prog_sequencer|cache_wrline[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_rdline[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wrline [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wrline[1] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wrline[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N26
cycloneive_lcell_comb \id_in[4]~2 (
// Equation(s):
// \id_in[4]~2_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [12])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [4]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [12]),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\id_in[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[4]~2 .lut_mask = 16'hB9A8;
defparam \id_in[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N8
cycloneive_lcell_comb \id_in[4]~3 (
// Equation(s):
// \id_in[4]~3_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\id_in[4]~2_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [28])) # (!\id_in[4]~2_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [20]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\id_in[4]~2_combout ))))

	.dataa(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [28]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\id_in[4]~2_combout ),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\id_in[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[4]~3 .lut_mask = 16'hBCB0;
defparam \id_in[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N6
cycloneive_lcell_comb \id_in[4]~0 (
// Equation(s):
// \id_in[4]~0_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [52])) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [36])))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [52]),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [36]),
	.cin(gnd),
	.combout(\id_in[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[4]~0 .lut_mask = 16'hD9C8;
defparam \id_in[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N28
cycloneive_lcell_comb \id_in[4]~1 (
// Equation(s):
// \id_in[4]~1_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\id_in[4]~0_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [60])) # (!\id_in[4]~0_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [44]))))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\id_in[4]~0_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [60]),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [44]),
	.datad(\id_in[4]~0_combout ),
	.cin(gnd),
	.combout(\id_in[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[4]~1 .lut_mask = 16'hDDA0;
defparam \id_in[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N20
cycloneive_lcell_comb \id_in[4]~4 (
// Equation(s):
// \id_in[4]~4_combout  = (!\prog_sequencer|hold_out~0_combout  & ((\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\id_in[4]~1_combout ))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (\id_in[4]~3_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|hold_out~0_combout ),
	.datac(\id_in[4]~3_combout ),
	.datad(\id_in[4]~1_combout ),
	.cin(gnd),
	.combout(\id_in[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[4]~4 .lut_mask = 16'h3210;
defparam \id_in[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y62_N21
dffeas \instr_decoder|ir[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\id_in[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[4] .is_wysiwyg = "true";
defparam \instr_decoder|ir[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N18
cycloneive_lcell_comb \id_in[6]~5 (
// Equation(s):
// \id_in[6]~5_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [54])) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [38])))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [54]),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [38]),
	.cin(gnd),
	.combout(\id_in[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[6]~5 .lut_mask = 16'hD9C8;
defparam \id_in[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N4
cycloneive_lcell_comb \id_in[6]~6 (
// Equation(s):
// \id_in[6]~6_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\id_in[6]~5_combout  & ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [62]))) # (!\id_in[6]~5_combout  & 
// (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [46])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\id_in[6]~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [46]),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [62]),
	.datad(\id_in[6]~5_combout ),
	.cin(gnd),
	.combout(\id_in[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[6]~6 .lut_mask = 16'hF588;
defparam \id_in[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N14
cycloneive_lcell_comb \id_in[6]~7 (
// Equation(s):
// \id_in[6]~7_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [14])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [6]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [14]),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\id_in[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[6]~7 .lut_mask = 16'hB9A8;
defparam \id_in[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N16
cycloneive_lcell_comb \id_in[6]~8 (
// Equation(s):
// \id_in[6]~8_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\id_in[6]~7_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [30])) # (!\id_in[6]~7_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [22]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\id_in[6]~7_combout ))))

	.dataa(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [30]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\id_in[6]~7_combout ),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\id_in[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[6]~8 .lut_mask = 16'hBCB0;
defparam \id_in[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N30
cycloneive_lcell_comb \id_in[6]~9 (
// Equation(s):
// \id_in[6]~9_combout  = (\prog_sequencer|hold_out~0_combout ) # ((\prog_sequencer|cache_rdoffset[2]~5_combout  & (\id_in[6]~6_combout )) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\id_in[6]~8_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|hold_out~0_combout ),
	.datac(\id_in[6]~6_combout ),
	.datad(\id_in[6]~8_combout ),
	.cin(gnd),
	.combout(\id_in[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[6]~9 .lut_mask = 16'hFDEC;
defparam \id_in[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y62_N31
dffeas \instr_decoder|ir[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\id_in[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[6] .is_wysiwyg = "true";
defparam \instr_decoder|ir[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N10
cycloneive_lcell_comb \id_in[5]~12 (
// Equation(s):
// \id_in[5]~12_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [13]) # ((\prog_sequencer|cache_rdoffset[1]~3_combout )))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (((!\prog_sequencer|cache_rdoffset[1]~3_combout  & \cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [13]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\id_in[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[5]~12 .lut_mask = 16'hCBC8;
defparam \id_in[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N8
cycloneive_lcell_comb \id_in[5]~13 (
// Equation(s):
// \id_in[5]~13_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\id_in[5]~12_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [29])) # (!\id_in[5]~12_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [21]))))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\id_in[5]~12_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [29]),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [21]),
	.datad(\id_in[5]~12_combout ),
	.cin(gnd),
	.combout(\id_in[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[5]~13 .lut_mask = 16'hDDA0;
defparam \id_in[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N24
cycloneive_lcell_comb \id_in[5]~10 (
// Equation(s):
// \id_in[5]~10_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [53]))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [37]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [37]),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [53]),
	.cin(gnd),
	.combout(\id_in[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[5]~10 .lut_mask = 16'hDC98;
defparam \id_in[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N28
cycloneive_lcell_comb \id_in[5]~11 (
// Equation(s):
// \id_in[5]~11_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\id_in[5]~10_combout  & ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [61]))) # (!\id_in[5]~10_combout  & 
// (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [45])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\id_in[5]~10_combout ))))

	.dataa(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [45]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [61]),
	.datad(\id_in[5]~10_combout ),
	.cin(gnd),
	.combout(\id_in[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[5]~11 .lut_mask = 16'hF388;
defparam \id_in[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N12
cycloneive_lcell_comb \id_in[5]~14 (
// Equation(s):
// \id_in[5]~14_combout  = (!\prog_sequencer|hold_out~0_combout  & ((\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\id_in[5]~11_combout ))) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & (\id_in[5]~13_combout ))))

	.dataa(\prog_sequencer|hold_out~0_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datac(\id_in[5]~13_combout ),
	.datad(\id_in[5]~11_combout ),
	.cin(gnd),
	.combout(\id_in[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[5]~14 .lut_mask = 16'h5410;
defparam \id_in[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y62_N13
dffeas \instr_decoder|ir[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\id_in[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[5] .is_wysiwyg = "true";
defparam \instr_decoder|ir[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N2
cycloneive_lcell_comb \id_in[7]~15 (
// Equation(s):
// \id_in[7]~15_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\prog_sequencer|cache_rdoffset[0]~1_combout ) # (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [55])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [39] & (!\prog_sequencer|cache_rdoffset[0]~1_combout )))

	.dataa(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [39]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [55]),
	.cin(gnd),
	.combout(\id_in[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[7]~15 .lut_mask = 16'hCEC2;
defparam \id_in[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N12
cycloneive_lcell_comb \id_in[7]~16 (
// Equation(s):
// \id_in[7]~16_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\id_in[7]~15_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [63])) # (!\id_in[7]~15_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [47]))))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\id_in[7]~15_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [63]),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [47]),
	.datad(\id_in[7]~15_combout ),
	.cin(gnd),
	.combout(\id_in[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[7]~16 .lut_mask = 16'hDDA0;
defparam \id_in[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N22
cycloneive_lcell_comb \id_in[7]~17 (
// Equation(s):
// \id_in[7]~17_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [15]) # ((\prog_sequencer|cache_rdoffset[1]~3_combout )))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [7] & !\prog_sequencer|cache_rdoffset[1]~3_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [15]),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [7]),
	.datad(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.cin(gnd),
	.combout(\id_in[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[7]~17 .lut_mask = 16'hAAD8;
defparam \id_in[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N0
cycloneive_lcell_comb \id_in[7]~18 (
// Equation(s):
// \id_in[7]~18_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\id_in[7]~17_combout  & ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [31]))) # (!\id_in[7]~17_combout  & 
// (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [23])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\id_in[7]~17_combout ))))

	.dataa(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [23]),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\id_in[7]~17_combout ),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\id_in[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[7]~18 .lut_mask = 16'hF838;
defparam \id_in[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N24
cycloneive_lcell_comb \id_in[7]~19 (
// Equation(s):
// \id_in[7]~19_combout  = (\prog_sequencer|hold_out~0_combout ) # ((\prog_sequencer|cache_rdoffset[2]~5_combout  & (\id_in[7]~16_combout )) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\id_in[7]~18_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|hold_out~0_combout ),
	.datac(\id_in[7]~16_combout ),
	.datad(\id_in[7]~18_combout ),
	.cin(gnd),
	.combout(\id_in[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[7]~19 .lut_mask = 16'hFDEC;
defparam \id_in[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y62_N25
dffeas \instr_decoder|ir[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\id_in[7]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[7] .is_wysiwyg = "true";
defparam \instr_decoder|ir[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N30
cycloneive_lcell_comb \prog_sequencer|always2~0 (
// Equation(s):
// \prog_sequencer|always2~0_combout  = (!\sync_reset~q  & (\instr_decoder|ir [5] & \instr_decoder|ir [7]))

	.dataa(gnd),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\prog_sequencer|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always2~0 .lut_mask = 16'h3000;
defparam \prog_sequencer|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N6
cycloneive_lcell_comb \instr_decoder|from_ID[4]~10 (
// Equation(s):
// \instr_decoder|from_ID[4]~10_combout  = (\sync_reset~q ) # ((\instr_decoder|ir [7] & (!\instr_decoder|ir [5] & \instr_decoder|ir [6])))

	.dataa(\sync_reset~q ),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [6]),
	.cin(gnd),
	.combout(\instr_decoder|from_ID[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|from_ID[4]~10 .lut_mask = 16'hAEAA;
defparam \instr_decoder|from_ID[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y62_N25
dffeas \comp_unit|r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|from_ID[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[0] .is_wysiwyg = "true";
defparam \comp_unit|r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N22
cycloneive_lcell_comb \instr_decoder|source_sel[2]~3 (
// Equation(s):
// \instr_decoder|source_sel[2]~3_combout  = (!\instr_decoder|ir [3] & (!\instr_decoder|ir [4] & \instr_decoder|ir [5]))

	.dataa(\instr_decoder|ir [3]),
	.datab(gnd),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|source_sel[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_sel[2]~3 .lut_mask = 16'h0500;
defparam \instr_decoder|source_sel[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N10
cycloneive_lcell_comb \instr_decoder|source_sel[0]~2 (
// Equation(s):
// \instr_decoder|source_sel[0]~2_combout  = (!\instr_decoder|ir [6] & (!\sync_reset~q  & \instr_decoder|ir [7]))

	.dataa(\instr_decoder|ir [6]),
	.datab(gnd),
	.datac(\sync_reset~q ),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|source_sel[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_sel[0]~2 .lut_mask = 16'h0500;
defparam \instr_decoder|source_sel[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N18
cycloneive_lcell_comb \instr_decoder|Equal20~0 (
// Equation(s):
// \instr_decoder|Equal20~0_combout  = (\instr_decoder|ir [3] & (\instr_decoder|ir [0] & (\instr_decoder|ir [4] $ (!\instr_decoder|ir [1])))) # (!\instr_decoder|ir [3] & (!\instr_decoder|ir [0] & (\instr_decoder|ir [4] $ (!\instr_decoder|ir [1]))))

	.dataa(\instr_decoder|ir [3]),
	.datab(\instr_decoder|ir [0]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [1]),
	.cin(gnd),
	.combout(\instr_decoder|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal20~0 .lut_mask = 16'h9009;
defparam \instr_decoder|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N20
cycloneive_lcell_comb \instr_decoder|Equal20~1 (
// Equation(s):
// \instr_decoder|Equal20~1_combout  = (\instr_decoder|Equal20~0_combout  & (\instr_decoder|ir [5] $ (!\instr_decoder|ir [2])))

	.dataa(\instr_decoder|ir [5]),
	.datab(gnd),
	.datac(\instr_decoder|ir [2]),
	.datad(\instr_decoder|Equal20~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|Equal20~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal20~1 .lut_mask = 16'hA500;
defparam \instr_decoder|Equal20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N12
cycloneive_lcell_comb \instr_decoder|source_sel[0]~4 (
// Equation(s):
// \instr_decoder|source_sel[0]~4_combout  = (\instr_decoder|source_sel[0]~2_combout  & ((\instr_decoder|Equal20~1_combout  & (!\instr_decoder|source_sel[2]~3_combout )) # (!\instr_decoder|Equal20~1_combout  & ((\instr_decoder|ir [0])))))

	.dataa(\instr_decoder|source_sel[2]~3_combout ),
	.datab(\instr_decoder|ir [0]),
	.datac(\instr_decoder|source_sel[0]~2_combout ),
	.datad(\instr_decoder|Equal20~1_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_sel[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_sel[0]~4 .lut_mask = 16'h50C0;
defparam \instr_decoder|source_sel[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N4
cycloneive_lcell_comb \instr_decoder|source_sel[3]~6 (
// Equation(s):
// \instr_decoder|source_sel[3]~6_combout  = ((!\instr_decoder|source_sel[2]~3_combout  & \instr_decoder|Equal20~1_combout )) # (!\instr_decoder|source_sel[0]~2_combout )

	.dataa(\instr_decoder|source_sel[0]~2_combout ),
	.datab(gnd),
	.datac(\instr_decoder|source_sel[2]~3_combout ),
	.datad(\instr_decoder|Equal20~1_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_sel[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_sel[3]~6 .lut_mask = 16'h5F55;
defparam \instr_decoder|source_sel[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N6
cycloneive_lcell_comb \instr_decoder|source_sel[2]~5 (
// Equation(s):
// \instr_decoder|source_sel[2]~5_combout  = (\instr_decoder|ir [2] & (((\instr_decoder|source_sel[2]~3_combout ) # (!\instr_decoder|ir [5])) # (!\instr_decoder|Equal20~0_combout ))) # (!\instr_decoder|ir [2] & (\instr_decoder|Equal20~0_combout  & 
// (\instr_decoder|source_sel[2]~3_combout  & !\instr_decoder|ir [5])))

	.dataa(\instr_decoder|ir [2]),
	.datab(\instr_decoder|Equal20~0_combout ),
	.datac(\instr_decoder|source_sel[2]~3_combout ),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|source_sel[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_sel[2]~5 .lut_mask = 16'hA2EA;
defparam \instr_decoder|source_sel[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N14
cycloneive_lcell_comb \comp_unit|Mux3~4 (
// Equation(s):
// \comp_unit|Mux3~4_combout  = (\instr_decoder|source_sel[3]~6_combout  & (\instr_decoder|source_sel[0]~4_combout )) # (!\instr_decoder|source_sel[3]~6_combout  & ((\instr_decoder|source_sel[2]~5_combout )))

	.dataa(\instr_decoder|source_sel[0]~4_combout ),
	.datab(gnd),
	.datac(\instr_decoder|source_sel[3]~6_combout ),
	.datad(\instr_decoder|source_sel[2]~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~4 .lut_mask = 16'hAFA0;
defparam \comp_unit|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \i_pins[0]~input (
	.i(i_pins[0]),
	.ibar(gnd),
	.o(\i_pins[0]~input_o ));
// synopsys translate_off
defparam \i_pins[0]~input .bus_hold = "false";
defparam \i_pins[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N4
cycloneive_lcell_comb \instr_decoder|from_ID[2]~3 (
// Equation(s):
// \instr_decoder|from_ID[2]~3_combout  = (\instr_decoder|ir [5] & (((!\instr_decoder|ir [4] & !\instr_decoder|ir [7])))) # (!\instr_decoder|ir [5] & (!\instr_decoder|ir [3] & (\instr_decoder|ir [4] & \instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [3]),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|from_ID[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|from_ID[2]~3 .lut_mask = 16'h100C;
defparam \instr_decoder|from_ID[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N10
cycloneive_lcell_comb \instr_decoder|from_ID[2]~14 (
// Equation(s):
// \instr_decoder|from_ID[2]~14_combout  = (\sync_reset~q ) # ((!\instr_decoder|ir [6] & \instr_decoder|from_ID[2]~3_combout ))

	.dataa(\instr_decoder|ir [6]),
	.datab(gnd),
	.datac(\instr_decoder|from_ID[2]~3_combout ),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\instr_decoder|from_ID[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|from_ID[2]~14 .lut_mask = 16'hFF50;
defparam \instr_decoder|from_ID[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y64_N29
dffeas \comp_unit|y0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[0] .is_wysiwyg = "true";
defparam \comp_unit|y0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N26
cycloneive_lcell_comb \instr_decoder|source_sel[1]~0 (
// Equation(s):
// \instr_decoder|source_sel[1]~0_combout  = (!\sync_reset~q  & ((!\instr_decoder|ir [6]) # (!\instr_decoder|ir [7])))

	.dataa(gnd),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [6]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\instr_decoder|source_sel[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_sel[1]~0 .lut_mask = 16'h003F;
defparam \instr_decoder|source_sel[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N24
cycloneive_lcell_comb \instr_decoder|source_sel[1]~1 (
// Equation(s):
// \instr_decoder|source_sel[1]~1_combout  = ((\instr_decoder|ir [7] & (\instr_decoder|ir [1] & !\instr_decoder|Equal20~1_combout ))) # (!\instr_decoder|source_sel[1]~0_combout )

	.dataa(\instr_decoder|source_sel[1]~0_combout ),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [1]),
	.datad(\instr_decoder|Equal20~1_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_sel[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_sel[1]~1 .lut_mask = 16'h55D5;
defparam \instr_decoder|source_sel[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N20
cycloneive_lcell_comb \instr_decoder|from_ID[3]~8 (
// Equation(s):
// \instr_decoder|from_ID[3]~8_combout  = (\instr_decoder|ir [5] & ((!\instr_decoder|ir [7]))) # (!\instr_decoder|ir [5] & (\instr_decoder|ir [3] & \instr_decoder|ir [7]))

	.dataa(\instr_decoder|ir [5]),
	.datab(gnd),
	.datac(\instr_decoder|ir [3]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|from_ID[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|from_ID[3]~8 .lut_mask = 16'h50AA;
defparam \instr_decoder|from_ID[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N26
cycloneive_lcell_comb \instr_decoder|from_ID[3]~9 (
// Equation(s):
// \instr_decoder|from_ID[3]~9_combout  = (\sync_reset~q ) # ((!\instr_decoder|ir [6] & (\instr_decoder|from_ID[3]~8_combout  & \instr_decoder|ir [4])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|from_ID[3]~8_combout ),
	.datac(\instr_decoder|ir [4]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\instr_decoder|from_ID[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|from_ID[3]~9 .lut_mask = 16'hFF40;
defparam \instr_decoder|from_ID[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y62_N21
dffeas \comp_unit|y1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[0] .is_wysiwyg = "true";
defparam \comp_unit|y1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N12
cycloneive_lcell_comb \instr_decoder|Equal4~1 (
// Equation(s):
// \instr_decoder|Equal4~1_combout  = (!\instr_decoder|ir [5] & (!\instr_decoder|ir [6] & (\instr_decoder|ir [4] & !\instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [5]),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal4~1 .lut_mask = 16'h0010;
defparam \instr_decoder|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N30
cycloneive_lcell_comb \instr_decoder|Equal5~0 (
// Equation(s):
// \instr_decoder|Equal5~0_combout  = (!\instr_decoder|ir [5] & (!\instr_decoder|ir [6] & (!\instr_decoder|ir [4] & \instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [5]),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal5~0 .lut_mask = 16'h0100;
defparam \instr_decoder|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N30
cycloneive_lcell_comb \instr_decoder|from_ID[1]~7 (
// Equation(s):
// \instr_decoder|from_ID[1]~7_combout  = (\instr_decoder|Equal4~1_combout ) # ((\sync_reset~q ) # ((\instr_decoder|Equal5~0_combout  & \instr_decoder|ir [3])))

	.dataa(\instr_decoder|Equal4~1_combout ),
	.datab(\instr_decoder|Equal5~0_combout ),
	.datac(\instr_decoder|ir [3]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\instr_decoder|from_ID[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|from_ID[1]~7 .lut_mask = 16'hFFEA;
defparam \instr_decoder|from_ID[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y62_N29
dffeas \comp_unit|from_CU[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[4] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N4
cycloneive_lcell_comb \comp_unit|Mux3~5 (
// Equation(s):
// \comp_unit|Mux3~5_combout  = (\instr_decoder|source_sel[0]~4_combout  & (((\comp_unit|from_CU [4]) # (\instr_decoder|source_sel[1]~1_combout )))) # (!\instr_decoder|source_sel[0]~4_combout  & (\comp_unit|from_CU [0] & 
// ((!\instr_decoder|source_sel[1]~1_combout ))))

	.dataa(\comp_unit|from_CU [0]),
	.datab(\comp_unit|from_CU [4]),
	.datac(\instr_decoder|source_sel[0]~4_combout ),
	.datad(\instr_decoder|source_sel[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~5 .lut_mask = 16'hF0CA;
defparam \comp_unit|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N20
cycloneive_lcell_comb \comp_unit|Mux3~6 (
// Equation(s):
// \comp_unit|Mux3~6_combout  = (\instr_decoder|source_sel[1]~1_combout  & ((\comp_unit|Mux3~5_combout  & ((\comp_unit|y1 [0]))) # (!\comp_unit|Mux3~5_combout  & (\comp_unit|y0 [0])))) # (!\instr_decoder|source_sel[1]~1_combout  & 
// (((\comp_unit|Mux3~5_combout ))))

	.dataa(\comp_unit|y0 [0]),
	.datab(\instr_decoder|source_sel[1]~1_combout ),
	.datac(\comp_unit|y1 [0]),
	.datad(\comp_unit|Mux3~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~6 .lut_mask = 16'hF388;
defparam \comp_unit|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N30
cycloneive_lcell_comb \comp_unit|Mux3~7 (
// Equation(s):
// \comp_unit|Mux3~7_combout  = (\comp_unit|Mux3~4_combout  & (\instr_decoder|source_sel[3]~6_combout )) # (!\comp_unit|Mux3~4_combout  & ((\instr_decoder|source_sel[3]~6_combout  & (\instr_decoder|ir [0])) # (!\instr_decoder|source_sel[3]~6_combout  & 
// ((\comp_unit|Mux3~6_combout )))))

	.dataa(\comp_unit|Mux3~4_combout ),
	.datab(\instr_decoder|source_sel[3]~6_combout ),
	.datac(\instr_decoder|ir [0]),
	.datad(\comp_unit|Mux3~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~7 .lut_mask = 16'hD9C8;
defparam \comp_unit|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N20
cycloneive_lcell_comb \instr_decoder|Equal13~0 (
// Equation(s):
// \instr_decoder|Equal13~0_combout  = (\instr_decoder|ir [3] & (!\instr_decoder|ir [6] & (\instr_decoder|ir [5] & \instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [3]),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal13~0 .lut_mask = 16'h2000;
defparam \instr_decoder|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N10
cycloneive_lcell_comb \instr_decoder|Equal4~2 (
// Equation(s):
// \instr_decoder|Equal4~2_combout  = (!\instr_decoder|ir [5] & (\instr_decoder|ir [6] & (\instr_decoder|ir [4] & !\instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [5]),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal4~2 .lut_mask = 16'h0040;
defparam \instr_decoder|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N28
cycloneive_lcell_comb \instr_decoder|from_ID[5]~11 (
// Equation(s):
// \instr_decoder|from_ID[5]~11_combout  = (\sync_reset~q ) # ((\instr_decoder|Equal4~2_combout ) # ((\instr_decoder|Equal13~0_combout  & !\instr_decoder|ir [4])))

	.dataa(\instr_decoder|Equal13~0_combout ),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\instr_decoder|from_ID[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|from_ID[5]~11 .lut_mask = 16'hFFCE;
defparam \instr_decoder|from_ID[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y62_N15
dffeas \comp_unit|m[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[0] .is_wysiwyg = "true";
defparam \comp_unit|m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N24
cycloneive_lcell_comb \comp_unit|i[0]~4 (
// Equation(s):
// \comp_unit|i[0]~4_combout  = (\comp_unit|m [0] & (\comp_unit|i [0] $ (VCC))) # (!\comp_unit|m [0] & (\comp_unit|i [0] & VCC))
// \comp_unit|i[0]~5  = CARRY((\comp_unit|m [0] & \comp_unit|i [0]))

	.dataa(\comp_unit|m [0]),
	.datab(\comp_unit|i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|i[0]~4_combout ),
	.cout(\comp_unit|i[0]~5 ));
// synopsys translate_off
defparam \comp_unit|i[0]~4 .lut_mask = 16'h6688;
defparam \comp_unit|i[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N12
cycloneive_lcell_comb \instr_decoder|i_sel~0 (
// Equation(s):
// \instr_decoder|i_sel~0_combout  = (\instr_decoder|ir [7] & (((\instr_decoder|ir [3]) # (\instr_decoder|ir [6])) # (!\instr_decoder|ir [4]))) # (!\instr_decoder|ir [7] & ((\instr_decoder|ir [4]) # ((!\instr_decoder|ir [6]))))

	.dataa(\instr_decoder|ir [7]),
	.datab(\instr_decoder|ir [4]),
	.datac(\instr_decoder|ir [3]),
	.datad(\instr_decoder|ir [6]),
	.cin(gnd),
	.combout(\instr_decoder|i_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|i_sel~0 .lut_mask = 16'hEEF7;
defparam \instr_decoder|i_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N28
cycloneive_lcell_comb \instr_decoder|Equal4~3 (
// Equation(s):
// \instr_decoder|Equal4~3_combout  = (!\instr_decoder|ir [7] & (!\instr_decoder|ir [4] & (\instr_decoder|ir [5] & \instr_decoder|ir [6])))

	.dataa(\instr_decoder|ir [7]),
	.datab(\instr_decoder|ir [4]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [6]),
	.cin(gnd),
	.combout(\instr_decoder|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal4~3 .lut_mask = 16'h1000;
defparam \instr_decoder|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N26
cycloneive_lcell_comb \instr_decoder|Equal4~4 (
// Equation(s):
// \instr_decoder|Equal4~4_combout  = (\instr_decoder|ir [5] & (!\instr_decoder|ir [7] & (\instr_decoder|ir [4] & \instr_decoder|ir [6])))

	.dataa(\instr_decoder|ir [5]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [6]),
	.cin(gnd),
	.combout(\instr_decoder|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal4~4 .lut_mask = 16'h2000;
defparam \instr_decoder|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N16
cycloneive_lcell_comb \instr_decoder|Equal5~1 (
// Equation(s):
// \instr_decoder|Equal5~1_combout  = (\instr_decoder|ir [7] & !\instr_decoder|ir [6])

	.dataa(\instr_decoder|ir [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_decoder|ir [6]),
	.cin(gnd),
	.combout(\instr_decoder|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal5~1 .lut_mask = 16'h00AA;
defparam \instr_decoder|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N28
cycloneive_lcell_comb \instr_decoder|Equal1~0 (
// Equation(s):
// \instr_decoder|Equal1~0_combout  = (\instr_decoder|ir [1] & (\instr_decoder|ir [2] & \instr_decoder|ir [0]))

	.dataa(\instr_decoder|ir [1]),
	.datab(\instr_decoder|ir [2]),
	.datac(gnd),
	.datad(\instr_decoder|ir [0]),
	.cin(gnd),
	.combout(\instr_decoder|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal1~0 .lut_mask = 16'h8800;
defparam \instr_decoder|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N2
cycloneive_lcell_comb \instr_decoder|reg_en~6 (
// Equation(s):
// \instr_decoder|reg_en~6_combout  = (\instr_decoder|Equal5~1_combout  & ((\instr_decoder|Equal1~0_combout ) # ((\instr_decoder|ir [5] & \instr_decoder|ir [4]))))

	.dataa(\instr_decoder|ir [5]),
	.datab(\instr_decoder|ir [4]),
	.datac(\instr_decoder|Equal5~1_combout ),
	.datad(\instr_decoder|Equal1~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|reg_en~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|reg_en~6 .lut_mask = 16'hF080;
defparam \instr_decoder|reg_en~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N14
cycloneive_lcell_comb \instr_decoder|reg_en~7 (
// Equation(s):
// \instr_decoder|reg_en~7_combout  = (\instr_decoder|Equal4~3_combout ) # ((\instr_decoder|Equal4~4_combout ) # (\instr_decoder|reg_en~6_combout ))

	.dataa(gnd),
	.datab(\instr_decoder|Equal4~3_combout ),
	.datac(\instr_decoder|Equal4~4_combout ),
	.datad(\instr_decoder|reg_en~6_combout ),
	.cin(gnd),
	.combout(\instr_decoder|reg_en~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|reg_en~7 .lut_mask = 16'hFFFC;
defparam \instr_decoder|reg_en~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N22
cycloneive_lcell_comb \comp_unit|always15~0 (
// Equation(s):
// \comp_unit|always15~0_combout  = ((\sync_reset~q ) # ((!\instr_decoder|i_sel~0_combout  & \instr_decoder|ir [5]))) # (!\instr_decoder|reg_en~7_combout )

	.dataa(\instr_decoder|i_sel~0_combout ),
	.datab(\instr_decoder|reg_en~7_combout ),
	.datac(\instr_decoder|ir [5]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\comp_unit|always15~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always15~0 .lut_mask = 16'hFF73;
defparam \comp_unit|always15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N10
cycloneive_lcell_comb \instr_decoder|from_ID[6]~12 (
// Equation(s):
// \instr_decoder|from_ID[6]~12_combout  = (\instr_decoder|Equal4~4_combout ) # ((\sync_reset~q ) # ((\instr_decoder|reg_en~6_combout ) # (\instr_decoder|Equal4~3_combout )))

	.dataa(\instr_decoder|Equal4~4_combout ),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|reg_en~6_combout ),
	.datad(\instr_decoder|Equal4~3_combout ),
	.cin(gnd),
	.combout(\instr_decoder|from_ID[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|from_ID[6]~12 .lut_mask = 16'hFFFE;
defparam \instr_decoder|from_ID[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y62_N25
dffeas \comp_unit|i[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[0]~4_combout ),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always15~0_combout ),
	.ena(\instr_decoder|from_ID[6]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[0] .is_wysiwyg = "true";
defparam \comp_unit|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N18
cycloneive_lcell_comb \comp_unit|Mux3~2 (
// Equation(s):
// \comp_unit|Mux3~2_combout  = (\instr_decoder|source_sel[0]~4_combout  & (((\comp_unit|m [0]) # (\instr_decoder|source_sel[1]~1_combout )))) # (!\instr_decoder|source_sel[0]~4_combout  & (\comp_unit|r [0] & ((!\instr_decoder|source_sel[1]~1_combout ))))

	.dataa(\comp_unit|r [0]),
	.datab(\comp_unit|m [0]),
	.datac(\instr_decoder|source_sel[0]~4_combout ),
	.datad(\instr_decoder|source_sel[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~2 .lut_mask = 16'hF0CA;
defparam \comp_unit|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N14
cycloneive_lcell_comb \comp_unit|alu_out[3]~6 (
// Equation(s):
// \comp_unit|alu_out[3]~6_combout  = (\instr_decoder|ir [3] & ((\instr_decoder|ir [2] & (\instr_decoder|ir [1] & \instr_decoder|ir [0])) # (!\instr_decoder|ir [2] & (!\instr_decoder|ir [1] & !\instr_decoder|ir [0]))))

	.dataa(\instr_decoder|ir [2]),
	.datab(\instr_decoder|ir [3]),
	.datac(\instr_decoder|ir [1]),
	.datad(\instr_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~6 .lut_mask = 16'h8004;
defparam \comp_unit|alu_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N8
cycloneive_lcell_comb \comp_unit|alu_out[3]~13 (
// Equation(s):
// \comp_unit|alu_out[3]~13_combout  = (!\sync_reset~q  & (!\comp_unit|alu_out[3]~6_combout  & \instr_decoder|ir [2]))

	.dataa(\sync_reset~q ),
	.datab(\comp_unit|alu_out[3]~6_combout ),
	.datac(gnd),
	.datad(\instr_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~13 .lut_mask = 16'h1100;
defparam \comp_unit|alu_out[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y62_N9
dffeas \comp_unit|y1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[3] .is_wysiwyg = "true";
defparam \comp_unit|y1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y64_N23
dffeas \comp_unit|y0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[3] .is_wysiwyg = "true";
defparam \comp_unit|y0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N24
cycloneive_lcell_comb \instr_decoder|Equal0~0 (
// Equation(s):
// \instr_decoder|Equal0~0_combout  = (\instr_decoder|ir [3] & (!\instr_decoder|ir [5] & (\instr_decoder|ir [7] & \instr_decoder|ir [6])))

	.dataa(\instr_decoder|ir [3]),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|ir [7]),
	.datad(\instr_decoder|ir [6]),
	.cin(gnd),
	.combout(\instr_decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal0~0 .lut_mask = 16'h2000;
defparam \instr_decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N18
cycloneive_lcell_comb \comp_unit|y[3]~2 (
// Equation(s):
// \comp_unit|y[3]~2_combout  = (\sync_reset~q  & (((\comp_unit|y0 [3])))) # (!\sync_reset~q  & ((\instr_decoder|Equal0~0_combout  & (\comp_unit|y1 [3])) # (!\instr_decoder|Equal0~0_combout  & ((\comp_unit|y0 [3])))))

	.dataa(\comp_unit|y1 [3]),
	.datab(\comp_unit|y0 [3]),
	.datac(\sync_reset~q ),
	.datad(\instr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|y[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[3]~2 .lut_mask = 16'hCACC;
defparam \comp_unit|y[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y64_N16
cycloneive_lcell_comb \comp_unit|from_CU[3]~feeder (
// Equation(s):
// \comp_unit|from_CU[3]~feeder_combout  = \comp_unit|Mux0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|from_CU[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|from_CU[3]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|from_CU[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N8
cycloneive_lcell_comb \instr_decoder|Equal4~0 (
// Equation(s):
// \instr_decoder|Equal4~0_combout  = (!\instr_decoder|ir [5] & (!\instr_decoder|ir [6] & (!\instr_decoder|ir [4] & !\instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [5]),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal4~0 .lut_mask = 16'h0001;
defparam \instr_decoder|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N8
cycloneive_lcell_comb \instr_decoder|from_ID[0]~6 (
// Equation(s):
// \instr_decoder|from_ID[0]~6_combout  = (\instr_decoder|Equal4~0_combout ) # ((\sync_reset~q ) # ((\instr_decoder|Equal5~0_combout  & !\instr_decoder|ir [3])))

	.dataa(\instr_decoder|Equal4~0_combout ),
	.datab(\instr_decoder|Equal5~0_combout ),
	.datac(\instr_decoder|ir [3]),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\instr_decoder|from_ID[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|from_ID[0]~6 .lut_mask = 16'hFFAE;
defparam \instr_decoder|from_ID[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y64_N17
dffeas \comp_unit|from_CU[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|from_CU[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|from_ID[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[3] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y62_N7
dffeas \comp_unit|from_CU[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[7] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N16
cycloneive_lcell_comb \instr_decoder|Equal9~0 (
// Equation(s):
// \instr_decoder|Equal9~0_combout  = (!\instr_decoder|ir [5] & (\instr_decoder|ir [4] & \instr_decoder|ir [7]))

	.dataa(\instr_decoder|ir [5]),
	.datab(gnd),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal9~0 .lut_mask = 16'h5000;
defparam \instr_decoder|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N20
cycloneive_lcell_comb \instr_decoder|x_sel~0 (
// Equation(s):
// \instr_decoder|x_sel~0_combout  = (!\sync_reset~q  & (\instr_decoder|ir [6] & \instr_decoder|Equal9~0_combout ))

	.dataa(gnd),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|ir [6]),
	.datad(\instr_decoder|Equal9~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|x_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|x_sel~0 .lut_mask = 16'h3000;
defparam \instr_decoder|x_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N6
cycloneive_lcell_comb \comp_unit|alu_out~10 (
// Equation(s):
// \comp_unit|alu_out~10_combout  = (\comp_unit|y[3]~2_combout  & ((\instr_decoder|x_sel~0_combout  & ((\comp_unit|from_CU [7]))) # (!\instr_decoder|x_sel~0_combout  & (\comp_unit|from_CU [3]))))

	.dataa(\comp_unit|y[3]~2_combout ),
	.datab(\comp_unit|from_CU [3]),
	.datac(\comp_unit|from_CU [7]),
	.datad(\instr_decoder|x_sel~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~10 .lut_mask = 16'hA088;
defparam \comp_unit|alu_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N14
cycloneive_lcell_comb \comp_unit|y[0]~0 (
// Equation(s):
// \comp_unit|y[0]~0_combout  = (\sync_reset~q  & (\comp_unit|y0 [0])) # (!\sync_reset~q  & ((\instr_decoder|Equal0~0_combout  & ((\comp_unit|y1 [0]))) # (!\instr_decoder|Equal0~0_combout  & (\comp_unit|y0 [0]))))

	.dataa(\sync_reset~q ),
	.datab(\comp_unit|y0 [0]),
	.datac(\comp_unit|y1 [0]),
	.datad(\instr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[0]~0 .lut_mask = 16'hD8CC;
defparam \comp_unit|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y62_N15
dffeas \comp_unit|from_CU[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[5] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y62_N13
dffeas \comp_unit|m[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[1] .is_wysiwyg = "true";
defparam \comp_unit|m[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N26
cycloneive_lcell_comb \comp_unit|i[1]~6 (
// Equation(s):
// \comp_unit|i[1]~6_combout  = (\comp_unit|i [1] & ((\comp_unit|m [1] & (\comp_unit|i[0]~5  & VCC)) # (!\comp_unit|m [1] & (!\comp_unit|i[0]~5 )))) # (!\comp_unit|i [1] & ((\comp_unit|m [1] & (!\comp_unit|i[0]~5 )) # (!\comp_unit|m [1] & ((\comp_unit|i[0]~5 
// ) # (GND)))))
// \comp_unit|i[1]~7  = CARRY((\comp_unit|i [1] & (!\comp_unit|m [1] & !\comp_unit|i[0]~5 )) # (!\comp_unit|i [1] & ((!\comp_unit|i[0]~5 ) # (!\comp_unit|m [1]))))

	.dataa(\comp_unit|i [1]),
	.datab(\comp_unit|m [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[0]~5 ),
	.combout(\comp_unit|i[1]~6_combout ),
	.cout(\comp_unit|i[1]~7 ));
// synopsys translate_off
defparam \comp_unit|i[1]~6 .lut_mask = 16'h9617;
defparam \comp_unit|i[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y62_N27
dffeas \comp_unit|i[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[1]~6_combout ),
	.asdata(\comp_unit|Mux2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always15~0_combout ),
	.ena(\instr_decoder|from_ID[6]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[1] .is_wysiwyg = "true";
defparam \comp_unit|i[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N8
cycloneive_io_ibuf \i_pins[1]~input (
	.i(i_pins[1]),
	.ibar(gnd),
	.o(\i_pins[1]~input_o ));
// synopsys translate_off
defparam \i_pins[1]~input .bus_hold = "false";
defparam \i_pins[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N4
cycloneive_lcell_comb \comp_unit|Mux2~2 (
// Equation(s):
// \comp_unit|Mux2~2_combout  = (\instr_decoder|source_sel[3]~6_combout  & (((\i_pins[1]~input_o ) # (!\comp_unit|Mux3~4_combout )))) # (!\instr_decoder|source_sel[3]~6_combout  & (\comp_unit|i [1] & (\comp_unit|Mux3~4_combout )))

	.dataa(\instr_decoder|source_sel[3]~6_combout ),
	.datab(\comp_unit|i [1]),
	.datac(\comp_unit|Mux3~4_combout ),
	.datad(\i_pins[1]~input_o ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~2 .lut_mask = 16'hEA4A;
defparam \comp_unit|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N26
cycloneive_lcell_comb \comp_unit|Mux2~3 (
// Equation(s):
// \comp_unit|Mux2~3_combout  = (\comp_unit|Mux2~2_combout  & (((\comp_unit|Mux3~4_combout ) # (\instr_decoder|ir [1])))) # (!\comp_unit|Mux2~2_combout  & (\comp_unit|from_CU [5] & (!\comp_unit|Mux3~4_combout )))

	.dataa(\comp_unit|from_CU [5]),
	.datab(\comp_unit|Mux2~2_combout ),
	.datac(\comp_unit|Mux3~4_combout ),
	.datad(\instr_decoder|ir [1]),
	.cin(gnd),
	.combout(\comp_unit|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~3 .lut_mask = 16'hCEC2;
defparam \comp_unit|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y62_N1
dffeas \comp_unit|from_CU[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[1] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N0
cycloneive_lcell_comb \comp_unit|x[1]~3 (
// Equation(s):
// \comp_unit|x[1]~3_combout  = (\instr_decoder|x_sel~0_combout  & (\comp_unit|from_CU [5])) # (!\instr_decoder|x_sel~0_combout  & ((\comp_unit|from_CU [1])))

	.dataa(gnd),
	.datab(\comp_unit|from_CU [5]),
	.datac(\comp_unit|from_CU [1]),
	.datad(\instr_decoder|x_sel~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|x[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[1]~3 .lut_mask = 16'hCCF0;
defparam \comp_unit|x[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N14
cycloneive_lcell_comb \comp_unit|alu_out~25 (
// Equation(s):
// \comp_unit|alu_out~25_combout  = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\instr_decoder|x_sel~0_combout  & ((\comp_unit|from_CU [5]))) # (!\instr_decoder|x_sel~0_combout  & (\comp_unit|from_CU [1]))))

	.dataa(\comp_unit|from_CU [1]),
	.datab(\instr_decoder|x_sel~0_combout ),
	.datac(\comp_unit|from_CU [5]),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|alu_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~25 .lut_mask = 16'hE200;
defparam \comp_unit|alu_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [1] = (\comp_unit|y[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] $ (((\comp_unit|x[1]~3_combout ))))) # (!\comp_unit|y[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] & 
// (!\comp_unit|x[0]~0_combout )))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|x[1]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[1] .lut_mask = 16'h268C;
defparam \comp_unit|Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [0] = \comp_unit|Mult0|auto_generated|le3a [5] $ (((\comp_unit|y[0]~0_combout  & \comp_unit|x[0]~0_combout )))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(gnd),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[0] .lut_mask = 16'h5FA0;
defparam \comp_unit|Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~0_combout  = (\comp_unit|Mult0|auto_generated|le3a [0] & (\comp_unit|Mult0|auto_generated|le3a [5] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le3a [0] & (\comp_unit|Mult0|auto_generated|le3a [5] & VCC))
// \comp_unit|Mult0|auto_generated|op_3~1  = CARRY((\comp_unit|Mult0|auto_generated|le3a [0] & \comp_unit|Mult0|auto_generated|le3a [5]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [0]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [1] & (!\comp_unit|Mult0|auto_generated|op_3~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [1] & ((\comp_unit|Mult0|auto_generated|op_3~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_3~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_3~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [1]))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le3a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~2 .lut_mask = 16'h3C3F;
defparam \comp_unit|Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N10
cycloneive_lcell_comb \comp_unit|alu_out[1]~26 (
// Equation(s):
// \comp_unit|alu_out[1]~26_combout  = (\instr_decoder|ir [0] & (((\instr_decoder|ir [1])))) # (!\instr_decoder|ir [0] & ((\instr_decoder|ir [1] & (\comp_unit|alu_out~25_combout )) # (!\instr_decoder|ir [1] & ((\comp_unit|Mult0|auto_generated|op_3~2_combout 
// )))))

	.dataa(\comp_unit|alu_out~25_combout ),
	.datab(\instr_decoder|ir [0]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.datad(\instr_decoder|ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~26 .lut_mask = 16'hEE30;
defparam \comp_unit|alu_out[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N24
cycloneive_lcell_comb \comp_unit|alu_out[1]~27 (
// Equation(s):
// \comp_unit|alu_out[1]~27_combout  = (\instr_decoder|ir [0] & (\comp_unit|x[1]~3_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5]) # (\comp_unit|alu_out[1]~26_combout ))))) # (!\instr_decoder|ir [0] & (((\comp_unit|alu_out[1]~26_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|x[1]~3_combout ),
	.datac(\instr_decoder|ir [0]),
	.datad(\comp_unit|alu_out[1]~26_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~27 .lut_mask = 16'h3F60;
defparam \comp_unit|alu_out[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N12
cycloneive_lcell_comb \comp_unit|alu_out[3]~7 (
// Equation(s):
// \comp_unit|alu_out[3]~7_combout  = (!\sync_reset~q  & (!\comp_unit|alu_out[3]~6_combout  & !\instr_decoder|ir [2]))

	.dataa(\sync_reset~q ),
	.datab(\comp_unit|alu_out[3]~6_combout ),
	.datac(gnd),
	.datad(\instr_decoder|ir [2]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~7 .lut_mask = 16'h0011;
defparam \comp_unit|alu_out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N30
cycloneive_lcell_comb \comp_unit|alu_out[3]~8 (
// Equation(s):
// \comp_unit|alu_out[3]~8_combout  = (!\sync_reset~q  & \comp_unit|alu_out[3]~6_combout )

	.dataa(\sync_reset~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|alu_out[3]~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~8 .lut_mask = 16'h5500;
defparam \comp_unit|alu_out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N12
cycloneive_lcell_comb \comp_unit|Add2~0 (
// Equation(s):
// \comp_unit|Add2~0_combout  = (\comp_unit|y[0]~0_combout  & (\comp_unit|x[0]~0_combout  $ (VCC))) # (!\comp_unit|y[0]~0_combout  & (\comp_unit|x[0]~0_combout  & VCC))
// \comp_unit|Add2~1  = CARRY((\comp_unit|y[0]~0_combout  & \comp_unit|x[0]~0_combout ))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add2~0_combout ),
	.cout(\comp_unit|Add2~1 ));
// synopsys translate_off
defparam \comp_unit|Add2~0 .lut_mask = 16'h6688;
defparam \comp_unit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N14
cycloneive_lcell_comb \comp_unit|Add2~2 (
// Equation(s):
// \comp_unit|Add2~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|x[1]~3_combout  & (\comp_unit|Add2~1  & VCC)) # (!\comp_unit|x[1]~3_combout  & (!\comp_unit|Add2~1 )))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// ((\comp_unit|x[1]~3_combout  & (!\comp_unit|Add2~1 )) # (!\comp_unit|x[1]~3_combout  & ((\comp_unit|Add2~1 ) # (GND)))))
// \comp_unit|Add2~3  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|x[1]~3_combout  & !\comp_unit|Add2~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & ((!\comp_unit|Add2~1 ) # (!\comp_unit|x[1]~3_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|x[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~1 ),
	.combout(\comp_unit|Add2~2_combout ),
	.cout(\comp_unit|Add2~3 ));
// synopsys translate_off
defparam \comp_unit|Add2~2 .lut_mask = 16'h9617;
defparam \comp_unit|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \i_pins[2]~input (
	.i(i_pins[2]),
	.ibar(gnd),
	.o(\i_pins[2]~input_o ));
// synopsys translate_off
defparam \i_pins[2]~input .bus_hold = "false";
defparam \i_pins[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y62_N13
dffeas \comp_unit|from_CU[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[6] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y62_N19
dffeas \comp_unit|from_CU[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[2] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y64_N17
dffeas \comp_unit|y0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[2] .is_wysiwyg = "true";
defparam \comp_unit|y0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N2
cycloneive_lcell_comb \comp_unit|Mux1~4 (
// Equation(s):
// \comp_unit|Mux1~4_combout  = (\instr_decoder|source_sel[0]~4_combout  & (((\instr_decoder|source_sel[1]~1_combout )))) # (!\instr_decoder|source_sel[0]~4_combout  & ((\instr_decoder|source_sel[1]~1_combout  & ((\comp_unit|y0 [2]))) # 
// (!\instr_decoder|source_sel[1]~1_combout  & (\comp_unit|from_CU [2]))))

	.dataa(\instr_decoder|source_sel[0]~4_combout ),
	.datab(\comp_unit|from_CU [2]),
	.datac(\comp_unit|y0 [2]),
	.datad(\instr_decoder|source_sel[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~4 .lut_mask = 16'hFA44;
defparam \comp_unit|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N22
cycloneive_lcell_comb \comp_unit|Mux1~5 (
// Equation(s):
// \comp_unit|Mux1~5_combout  = (\instr_decoder|source_sel[0]~4_combout  & ((\comp_unit|Mux1~4_combout  & ((\comp_unit|y1 [2]))) # (!\comp_unit|Mux1~4_combout  & (\comp_unit|from_CU [6])))) # (!\instr_decoder|source_sel[0]~4_combout  & 
// (((\comp_unit|Mux1~4_combout ))))

	.dataa(\instr_decoder|source_sel[0]~4_combout ),
	.datab(\comp_unit|from_CU [6]),
	.datac(\comp_unit|y1 [2]),
	.datad(\comp_unit|Mux1~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~5 .lut_mask = 16'hF588;
defparam \comp_unit|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N4
cycloneive_lcell_comb \comp_unit|Mux1~6 (
// Equation(s):
// \comp_unit|Mux1~6_combout  = (\instr_decoder|source_sel[3]~6_combout  & (((\instr_decoder|ir [2]) # (\comp_unit|Mux3~4_combout )))) # (!\instr_decoder|source_sel[3]~6_combout  & (\comp_unit|Mux1~5_combout  & ((!\comp_unit|Mux3~4_combout ))))

	.dataa(\comp_unit|Mux1~5_combout ),
	.datab(\instr_decoder|ir [2]),
	.datac(\instr_decoder|source_sel[3]~6_combout ),
	.datad(\comp_unit|Mux3~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~6 .lut_mask = 16'hF0CA;
defparam \comp_unit|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N22
cycloneive_lcell_comb \comp_unit|m[2]~feeder (
// Equation(s):
// \comp_unit|m[2]~feeder_combout  = \comp_unit|Mux1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~8_combout ),
	.cin(gnd),
	.combout(\comp_unit|m[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|m[2]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|m[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y62_N23
dffeas \comp_unit|m[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|m[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|from_ID[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[2] .is_wysiwyg = "true";
defparam \comp_unit|m[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N28
cycloneive_lcell_comb \comp_unit|i[2]~8 (
// Equation(s):
// \comp_unit|i[2]~8_combout  = ((\comp_unit|m [2] $ (\comp_unit|i [2] $ (!\comp_unit|i[1]~7 )))) # (GND)
// \comp_unit|i[2]~9  = CARRY((\comp_unit|m [2] & ((\comp_unit|i [2]) # (!\comp_unit|i[1]~7 ))) # (!\comp_unit|m [2] & (\comp_unit|i [2] & !\comp_unit|i[1]~7 )))

	.dataa(\comp_unit|m [2]),
	.datab(\comp_unit|i [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[1]~7 ),
	.combout(\comp_unit|i[2]~8_combout ),
	.cout(\comp_unit|i[2]~9 ));
// synopsys translate_off
defparam \comp_unit|i[2]~8 .lut_mask = 16'h698E;
defparam \comp_unit|i[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y62_N29
dffeas \comp_unit|i[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[2]~8_combout ),
	.asdata(\comp_unit|Mux1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always15~0_combout ),
	.ena(\instr_decoder|from_ID[6]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[2] .is_wysiwyg = "true";
defparam \comp_unit|i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N12
cycloneive_lcell_comb \comp_unit|x[2]~2 (
// Equation(s):
// \comp_unit|x[2]~2_combout  = (\instr_decoder|x_sel~0_combout  & ((\comp_unit|from_CU [6]))) # (!\instr_decoder|x_sel~0_combout  & (\comp_unit|from_CU [2]))

	.dataa(gnd),
	.datab(\comp_unit|from_CU [2]),
	.datac(\comp_unit|from_CU [6]),
	.datad(\instr_decoder|x_sel~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|x[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[2]~2 .lut_mask = 16'hF0CC;
defparam \comp_unit|x[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [2] = (\comp_unit|y[0]~0_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|x[2]~2_combout )))) # (!\comp_unit|y[0]~0_combout  & (!\comp_unit|x[1]~3_combout  & (\comp_unit|Mult0|auto_generated|le3a 
// [5])))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[1]~3_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[2] .lut_mask = 16'h1AB0;
defparam \comp_unit|Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [5] = \comp_unit|y[3]~2_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(gnd),
	.datac(\comp_unit|y[2]~3_combout ),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[5] .lut_mask = 16'h5FA0;
defparam \comp_unit|Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~0_combout  = (\comp_unit|Mult0|auto_generated|le3a [2] & (\comp_unit|Mult0|auto_generated|le4a [5] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le3a [2] & (\comp_unit|Mult0|auto_generated|le4a [5] & VCC))
// \comp_unit|Mult0|auto_generated|op_1~1  = CARRY((\comp_unit|Mult0|auto_generated|le3a [2] & \comp_unit|Mult0|auto_generated|le4a [5]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [2]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [0] = \comp_unit|y[3]~2_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|x[0]~0_combout ) # (\comp_unit|y[2]~3_combout ))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|x[0]~0_combout  
// & \comp_unit|y[2]~3_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(\comp_unit|y[3]~2_combout ),
	.datad(\comp_unit|y[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[0] .lut_mask = 16'h1E78;
defparam \comp_unit|Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~4_combout  = ((\comp_unit|Mult0|auto_generated|op_1~0_combout  $ (\comp_unit|Mult0|auto_generated|le4a [0] $ (!\comp_unit|Mult0|auto_generated|op_3~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~5  = CARRY((\comp_unit|Mult0|auto_generated|op_1~0_combout  & ((\comp_unit|Mult0|auto_generated|le4a [0]) # (!\comp_unit|Mult0|auto_generated|op_3~3 ))) # (!\comp_unit|Mult0|auto_generated|op_1~0_combout  & 
// (\comp_unit|Mult0|auto_generated|le4a [0] & !\comp_unit|Mult0|auto_generated|op_3~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le4a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N18
cycloneive_lcell_comb \comp_unit|alu_out~18 (
// Equation(s):
// \comp_unit|alu_out~18_combout  = (\comp_unit|y[2]~3_combout  & ((\instr_decoder|x_sel~0_combout  & (\comp_unit|from_CU [6])) # (!\instr_decoder|x_sel~0_combout  & ((\comp_unit|from_CU [2])))))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|from_CU [6]),
	.datac(\comp_unit|from_CU [2]),
	.datad(\instr_decoder|x_sel~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~18 .lut_mask = 16'h88A0;
defparam \comp_unit|alu_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N28
cycloneive_lcell_comb \comp_unit|alu_out[2]~19 (
// Equation(s):
// \comp_unit|alu_out[2]~19_combout  = (\instr_decoder|ir [0] & (((\instr_decoder|ir [1])))) # (!\instr_decoder|ir [0] & ((\instr_decoder|ir [1] & ((\comp_unit|alu_out~18_combout ))) # (!\instr_decoder|ir [1] & (\comp_unit|Mult0|auto_generated|op_3~4_combout 
// ))))

	.dataa(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.datab(\instr_decoder|ir [0]),
	.datac(\instr_decoder|ir [1]),
	.datad(\comp_unit|alu_out~18_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~19 .lut_mask = 16'hF2C2;
defparam \comp_unit|alu_out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N2
cycloneive_lcell_comb \comp_unit|alu_out[2]~20 (
// Equation(s):
// \comp_unit|alu_out[2]~20_combout  = (\instr_decoder|ir [0] & (\comp_unit|x[2]~2_combout  $ (((\comp_unit|y[2]~3_combout ) # (\comp_unit|alu_out[2]~19_combout ))))) # (!\instr_decoder|ir [0] & (((\comp_unit|alu_out[2]~19_combout ))))

	.dataa(\comp_unit|x[2]~2_combout ),
	.datab(\comp_unit|y[2]~3_combout ),
	.datac(\instr_decoder|ir [0]),
	.datad(\comp_unit|alu_out[2]~19_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~20 .lut_mask = 16'h5F60;
defparam \comp_unit|alu_out[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N16
cycloneive_lcell_comb \comp_unit|Add2~4 (
// Equation(s):
// \comp_unit|Add2~4_combout  = ((\comp_unit|y[2]~3_combout  $ (\comp_unit|x[2]~2_combout  $ (!\comp_unit|Add2~3 )))) # (GND)
// \comp_unit|Add2~5  = CARRY((\comp_unit|y[2]~3_combout  & ((\comp_unit|x[2]~2_combout ) # (!\comp_unit|Add2~3 ))) # (!\comp_unit|y[2]~3_combout  & (\comp_unit|x[2]~2_combout  & !\comp_unit|Add2~3 )))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~3 ),
	.combout(\comp_unit|Add2~4_combout ),
	.cout(\comp_unit|Add2~5 ));
// synopsys translate_off
defparam \comp_unit|Add2~4 .lut_mask = 16'h698E;
defparam \comp_unit|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N6
cycloneive_lcell_comb \comp_unit|Add0~5 (
// Equation(s):
// \comp_unit|Add0~5_combout  = \comp_unit|x[2]~2_combout  $ (((\comp_unit|x[1]~3_combout ) # (\comp_unit|x[0]~0_combout )))

	.dataa(\comp_unit|x[2]~2_combout ),
	.datab(gnd),
	.datac(\comp_unit|x[1]~3_combout ),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add0~5 .lut_mask = 16'h555A;
defparam \comp_unit|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N14
cycloneive_lcell_comb \comp_unit|Add1~0 (
// Equation(s):
// \comp_unit|Add1~0_combout  = (\comp_unit|y[0]~0_combout  & (\comp_unit|x[0]~0_combout  $ (VCC))) # (!\comp_unit|y[0]~0_combout  & ((\comp_unit|x[0]~0_combout ) # (GND)))
// \comp_unit|Add1~1  = CARRY((\comp_unit|x[0]~0_combout ) # (!\comp_unit|y[0]~0_combout ))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add1~0_combout ),
	.cout(\comp_unit|Add1~1 ));
// synopsys translate_off
defparam \comp_unit|Add1~0 .lut_mask = 16'h66DD;
defparam \comp_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N16
cycloneive_lcell_comb \comp_unit|Add1~2 (
// Equation(s):
// \comp_unit|Add1~2_combout  = (\comp_unit|x[1]~3_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add1~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Add1~1  & VCC)))) # (!\comp_unit|x[1]~3_combout  & 
// ((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Add1~1 ) # (GND))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add1~1 ))))
// \comp_unit|Add1~3  = CARRY((\comp_unit|x[1]~3_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Add1~1 )) # (!\comp_unit|x[1]~3_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5]) # (!\comp_unit|Add1~1 ))))

	.dataa(\comp_unit|x[1]~3_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add1~1 ),
	.combout(\comp_unit|Add1~2_combout ),
	.cout(\comp_unit|Add1~3 ));
// synopsys translate_off
defparam \comp_unit|Add1~2 .lut_mask = 16'h694D;
defparam \comp_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N18
cycloneive_lcell_comb \comp_unit|Add1~4 (
// Equation(s):
// \comp_unit|Add1~4_combout  = ((\comp_unit|x[2]~2_combout  $ (\comp_unit|y[2]~3_combout  $ (\comp_unit|Add1~3 )))) # (GND)
// \comp_unit|Add1~5  = CARRY((\comp_unit|x[2]~2_combout  & ((!\comp_unit|Add1~3 ) # (!\comp_unit|y[2]~3_combout ))) # (!\comp_unit|x[2]~2_combout  & (!\comp_unit|y[2]~3_combout  & !\comp_unit|Add1~3 )))

	.dataa(\comp_unit|x[2]~2_combout ),
	.datab(\comp_unit|y[2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add1~3 ),
	.combout(\comp_unit|Add1~4_combout ),
	.cout(\comp_unit|Add1~5 ));
// synopsys translate_off
defparam \comp_unit|Add1~4 .lut_mask = 16'h962B;
defparam \comp_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N4
cycloneive_lcell_comb \comp_unit|alu_out[2]~15 (
// Equation(s):
// \comp_unit|alu_out[2]~15_combout  = (\instr_decoder|ir [0] & (((\instr_decoder|ir [1]) # (\comp_unit|Add1~4_combout )))) # (!\instr_decoder|ir [0] & (\comp_unit|Add0~5_combout  & (!\instr_decoder|ir [1])))

	.dataa(\comp_unit|Add0~5_combout ),
	.datab(\instr_decoder|ir [0]),
	.datac(\instr_decoder|ir [1]),
	.datad(\comp_unit|Add1~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~15 .lut_mask = 16'hCEC2;
defparam \comp_unit|alu_out[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [2] = (\comp_unit|x[2]~2_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[2]~3_combout ),
	.datac(\comp_unit|x[2]~2_combout ),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[2] .lut_mask = 16'hF080;
defparam \comp_unit|Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N8
cycloneive_lcell_comb \comp_unit|x[3]~1 (
// Equation(s):
// \comp_unit|x[3]~1_combout  = (\instr_decoder|x_sel~0_combout  & ((\comp_unit|from_CU [7]))) # (!\instr_decoder|x_sel~0_combout  & (\comp_unit|from_CU [3]))

	.dataa(gnd),
	.datab(\comp_unit|from_CU [3]),
	.datac(\comp_unit|from_CU [7]),
	.datad(\instr_decoder|x_sel~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|x[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[3]~1 .lut_mask = 16'hF0CC;
defparam \comp_unit|x[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [4] = (\comp_unit|x[3]~1_combout  & (\comp_unit|y[3]~2_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|y[2]~3_combout )))) # (!\comp_unit|x[3]~1_combout  & (\comp_unit|y[3]~2_combout  $ 
// (((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout )))))

	.dataa(\comp_unit|y[3]~2_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|y[2]~3_combout ),
	.datad(\comp_unit|x[3]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[4] .lut_mask = 16'h286A;
defparam \comp_unit|Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|cs2a[1]~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  = \comp_unit|y[2]~3_combout  $ (\comp_unit|Mult0|auto_generated|le3a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|y[2]~3_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .lut_mask = 16'h0FF0;
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [3] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & ((\comp_unit|Mult0|auto_generated|le4a [5] $ (\comp_unit|x[3]~1_combout )))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (!\comp_unit|x[2]~2_combout  & (\comp_unit|Mult0|auto_generated|le4a [5])))

	.dataa(\comp_unit|x[2]~2_combout ),
	.datab(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datad(\comp_unit|x[3]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[3] .lut_mask = 16'h1CD0;
defparam \comp_unit|Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [4] = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|y[0]~0_combout ) # (!\comp_unit|x[3]~1_combout )))

	.dataa(gnd),
	.datab(\comp_unit|y[0]~0_combout ),
	.datac(\comp_unit|x[3]~1_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[4] .lut_mask = 16'hCF00;
defparam \comp_unit|Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [2] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|x[2]~2_combout  $ (((\comp_unit|Mult0|auto_generated|le4a [5]))))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (((!\comp_unit|x[1]~3_combout  & \comp_unit|Mult0|auto_generated|le4a [5]))))

	.dataa(\comp_unit|x[2]~2_combout ),
	.datab(\comp_unit|x[1]~3_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datad(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[2] .lut_mask = 16'h5A30;
defparam \comp_unit|Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [3] & (!\comp_unit|Mult0|auto_generated|op_1~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [3] & ((\comp_unit|Mult0|auto_generated|op_1~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_1~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_1~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [3]))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le3a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~2 .lut_mask = 16'h3C3F;
defparam \comp_unit|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~4_combout  = ((\comp_unit|Mult0|auto_generated|le3a [4] $ (\comp_unit|Mult0|auto_generated|le4a [2] $ (!\comp_unit|Mult0|auto_generated|op_1~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~5  = CARRY((\comp_unit|Mult0|auto_generated|le3a [4] & ((\comp_unit|Mult0|auto_generated|le4a [2]) # (!\comp_unit|Mult0|auto_generated|op_1~3 ))) # (!\comp_unit|Mult0|auto_generated|le3a [4] & 
// (\comp_unit|Mult0|auto_generated|le4a [2] & !\comp_unit|Mult0|auto_generated|op_1~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [4]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~6_combout  = (\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (\comp_unit|Mult0|auto_generated|op_1~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// (!\comp_unit|Mult0|auto_generated|op_1~5 )))) # (!\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (!\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// ((\comp_unit|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_1~7  = CARRY((\comp_unit|Mult0|auto_generated|le5a [1] & (!\comp_unit|Mult0|auto_generated|le4a [3] & !\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le5a [1] & 
// ((!\comp_unit|Mult0|auto_generated|op_1~5 ) # (!\comp_unit|Mult0|auto_generated|le4a [3]))))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [1]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~8_combout  = ((\comp_unit|Mult0|auto_generated|le5a [2] $ (\comp_unit|Mult0|auto_generated|le4a [4] $ (!\comp_unit|Mult0|auto_generated|op_1~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~9  = CARRY((\comp_unit|Mult0|auto_generated|le5a [2] & ((\comp_unit|Mult0|auto_generated|le4a [4]) # (!\comp_unit|Mult0|auto_generated|op_1~7 ))) # (!\comp_unit|Mult0|auto_generated|le5a [2] & 
// (\comp_unit|Mult0|auto_generated|le4a [4] & !\comp_unit|Mult0|auto_generated|op_1~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [2]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [0] = (\comp_unit|x[0]~0_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|y[2]~3_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[0] .lut_mask = 16'hCC80;
defparam \comp_unit|Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [1] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & ((\comp_unit|Mult0|auto_generated|le4a [5] $ (\comp_unit|x[1]~3_combout )))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (!\comp_unit|x[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le4a [5])))

	.dataa(\comp_unit|x[0]~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datad(\comp_unit|x[1]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[1] .lut_mask = 16'h1CD0;
defparam \comp_unit|Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~6_combout  = (\comp_unit|Mult0|auto_generated|op_1~2_combout  & ((\comp_unit|Mult0|auto_generated|le4a [1] & (\comp_unit|Mult0|auto_generated|op_3~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|le4a [1] & 
// (!\comp_unit|Mult0|auto_generated|op_3~5 )))) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & ((\comp_unit|Mult0|auto_generated|le4a [1] & (!\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [1] & 
// ((\comp_unit|Mult0|auto_generated|op_3~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~7  = CARRY((\comp_unit|Mult0|auto_generated|op_1~2_combout  & (!\comp_unit|Mult0|auto_generated|le4a [1] & !\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & 
// ((!\comp_unit|Mult0|auto_generated|op_3~5 ) # (!\comp_unit|Mult0|auto_generated|le4a [1]))))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le4a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N12
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~8_combout  = ((\comp_unit|Mult0|auto_generated|le5a [0] $ (\comp_unit|Mult0|auto_generated|op_1~4_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~9  = CARRY((\comp_unit|Mult0|auto_generated|le5a [0] & ((\comp_unit|Mult0|auto_generated|op_1~4_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~7 ))) # (!\comp_unit|Mult0|auto_generated|le5a [0] & 
// (\comp_unit|Mult0|auto_generated|op_1~4_combout  & !\comp_unit|Mult0|auto_generated|op_3~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [0]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~10_combout  = (\comp_unit|Mult0|auto_generated|op_1~6_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|op_3~9  & VCC)) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// (!\comp_unit|Mult0|auto_generated|op_3~9 )))) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// ((\comp_unit|Mult0|auto_generated|op_3~9 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~11  = CARRY((\comp_unit|Mult0|auto_generated|op_1~6_combout  & (!\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & 
// ((!\comp_unit|Mult0|auto_generated|op_3~9 ) # (!\comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~12 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~12_combout  = ((\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|Mult0|auto_generated|op_1~8_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~11 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~13  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Mult0|auto_generated|op_1~8_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~11 ))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// (\comp_unit|Mult0|auto_generated|op_1~8_combout  & !\comp_unit|Mult0|auto_generated|op_3~11 )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~11 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N30
cycloneive_lcell_comb \comp_unit|alu_out[2]~16 (
// Equation(s):
// \comp_unit|alu_out[2]~16_combout  = (\instr_decoder|ir [1] & ((\comp_unit|alu_out[2]~15_combout  & ((\comp_unit|Mult0|auto_generated|op_3~12_combout ))) # (!\comp_unit|alu_out[2]~15_combout  & (\comp_unit|Add2~4_combout )))) # (!\instr_decoder|ir [1] & 
// (((\comp_unit|alu_out[2]~15_combout ))))

	.dataa(\comp_unit|Add2~4_combout ),
	.datab(\instr_decoder|ir [1]),
	.datac(\comp_unit|alu_out[2]~15_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~16 .lut_mask = 16'hF838;
defparam \comp_unit|alu_out[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N20
cycloneive_lcell_comb \comp_unit|alu_out[2]~17 (
// Equation(s):
// \comp_unit|alu_out[2]~17_combout  = (\comp_unit|alu_out[3]~7_combout  & ((\comp_unit|alu_out[2]~16_combout ) # ((\comp_unit|alu_out[3]~8_combout  & \comp_unit|r [2])))) # (!\comp_unit|alu_out[3]~7_combout  & (\comp_unit|alu_out[3]~8_combout  & 
// (\comp_unit|r [2])))

	.dataa(\comp_unit|alu_out[3]~7_combout ),
	.datab(\comp_unit|alu_out[3]~8_combout ),
	.datac(\comp_unit|r [2]),
	.datad(\comp_unit|alu_out[2]~16_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~17 .lut_mask = 16'hEAC0;
defparam \comp_unit|alu_out[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N10
cycloneive_lcell_comb \comp_unit|alu_out[2]~21 (
// Equation(s):
// \comp_unit|alu_out[2]~21_combout  = (\comp_unit|alu_out[2]~17_combout ) # ((\comp_unit|alu_out[2]~20_combout  & \comp_unit|alu_out[3]~13_combout ))

	.dataa(gnd),
	.datab(\comp_unit|alu_out[2]~20_combout ),
	.datac(\comp_unit|alu_out[3]~13_combout ),
	.datad(\comp_unit|alu_out[2]~17_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~21 .lut_mask = 16'hFFC0;
defparam \comp_unit|alu_out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N4
cycloneive_lcell_comb \comp_unit|r[2]~feeder (
// Equation(s):
// \comp_unit|r[2]~feeder_combout  = \comp_unit|alu_out[2]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|alu_out[2]~21_combout ),
	.cin(gnd),
	.combout(\comp_unit|r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[2]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y62_N5
dffeas \comp_unit|r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|from_ID[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[2] .is_wysiwyg = "true";
defparam \comp_unit|r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N14
cycloneive_lcell_comb \comp_unit|Mux1~2 (
// Equation(s):
// \comp_unit|Mux1~2_combout  = (\instr_decoder|source_sel[0]~4_combout  & (((\comp_unit|m [2]) # (\instr_decoder|source_sel[1]~1_combout )))) # (!\instr_decoder|source_sel[0]~4_combout  & (\comp_unit|r [2] & ((!\instr_decoder|source_sel[1]~1_combout ))))

	.dataa(\instr_decoder|source_sel[0]~4_combout ),
	.datab(\comp_unit|r [2]),
	.datac(\comp_unit|m [2]),
	.datad(\instr_decoder|source_sel[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~2 .lut_mask = 16'hAAE4;
defparam \comp_unit|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y61_N11
dffeas \data_mem|lpm_ram_dq_component|sram|ffaddress[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|i [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|ffaddress[0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|ffaddress[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y61_N17
dffeas \data_mem|lpm_ram_dq_component|sram|ffaddress[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|i [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|ffaddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|ffaddress[2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|ffaddress[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y61_N1
dffeas \data_mem|lpm_ram_dq_component|sram|ffaddress[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|i [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|ffaddress[1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|ffaddress[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N18
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[12][2]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[12][2]~feeder_combout  = \comp_unit|Mux1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~8_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[12][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[12][2]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[12][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N24
cycloneive_lcell_comb \instr_decoder|from_ID[7]~13 (
// Equation(s):
// \instr_decoder|from_ID[7]~13_combout  = (\instr_decoder|Equal4~4_combout ) # ((\sync_reset~q ) # ((\instr_decoder|ir [4] & \instr_decoder|Equal13~0_combout )))

	.dataa(\instr_decoder|Equal4~4_combout ),
	.datab(\instr_decoder|ir [4]),
	.datac(\sync_reset~q ),
	.datad(\instr_decoder|Equal13~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|from_ID[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|from_ID[7]~13 .lut_mask = 16'hFEFA;
defparam \instr_decoder|from_ID[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N30
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w[1] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1] = (\comp_unit|i [3] & \instr_decoder|from_ID[7]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|i [3]),
	.datad(\instr_decoder|from_ID[7]~13_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w[1] .lut_mask = 16'hF000;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N10
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode149w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode149w [3] = (!\comp_unit|i [1] & (!\comp_unit|i [0] & (\comp_unit|i [2] & \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1])))

	.dataa(\comp_unit|i [1]),
	.datab(\comp_unit|i [0]),
	.datac(\comp_unit|i [2]),
	.datad(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode149w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode149w[3] .lut_mask = 16'h1000;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode149w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y62_N19
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[12][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode149w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[12][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N8
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode169w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode169w [3] = (\comp_unit|i [1] & (!\comp_unit|i [0] & (\comp_unit|i [2] & \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1])))

	.dataa(\comp_unit|i [1]),
	.datab(\comp_unit|i [0]),
	.datac(\comp_unit|i [2]),
	.datad(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode169w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode169w[3] .lut_mask = 16'h2000;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode169w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y62_N25
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[14][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode169w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N24
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~16 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~16_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[14][2]~q ))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & 
// (\data_mem|lpm_ram_dq_component|sram|dffs[12][2]~q ))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[12][2]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[14][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~16 .lut_mask = 16'hE4E4;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N18
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[15][2]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[15][2]~feeder_combout  = \comp_unit|Mux1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~8_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[15][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][2]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N0
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode179w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode179w [3] = (\comp_unit|i [2] & (\comp_unit|i [0] & (\comp_unit|i [1] & \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1])))

	.dataa(\comp_unit|i [2]),
	.datab(\comp_unit|i [0]),
	.datac(\comp_unit|i [1]),
	.datad(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode179w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode179w[3] .lut_mask = 16'h8000;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode179w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y61_N19
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[15][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode179w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N10
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode159w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode159w [3] = (\comp_unit|i [2] & (\comp_unit|i [0] & (!\comp_unit|i [1] & \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1])))

	.dataa(\comp_unit|i [2]),
	.datab(\comp_unit|i [0]),
	.datac(\comp_unit|i [1]),
	.datad(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode159w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode159w[3] .lut_mask = 16'h0800;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode159w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y61_N13
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[13][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode159w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[13][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N12
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~15 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~15_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[15][2]~q )) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[13][2]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[15][2]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[13][2]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~15 .lut_mask = 16'h88A0;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N0
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~17 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~17_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [2] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~15_combout ) # 
// ((!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~16_combout ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [2]),
	.datac(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~16_combout ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~15_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~17 .lut_mask = 16'hCC40;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N20
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[5][2]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[5][2]~feeder_combout  = \comp_unit|Mux1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~8_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][2]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N14
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w[1] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1] = (!\comp_unit|i [3] & \instr_decoder|from_ID[7]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|i [3]),
	.datad(\instr_decoder|from_ID[7]~13_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w[1] .lut_mask = 16'h0F00;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N22
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode69w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode69w [3] = (\comp_unit|i [2] & (\comp_unit|i [0] & (!\comp_unit|i [1] & \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1])))

	.dataa(\comp_unit|i [2]),
	.datab(\comp_unit|i [0]),
	.datac(\comp_unit|i [1]),
	.datad(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode69w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode69w[3] .lut_mask = 16'h0800;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode69w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y61_N21
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[5][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode69w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N12
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode89w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode89w [3] = (\comp_unit|i [2] & (\comp_unit|i [0] & (\comp_unit|i [1] & \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1])))

	.dataa(\comp_unit|i [2]),
	.datab(\comp_unit|i [0]),
	.datac(\comp_unit|i [1]),
	.datad(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode89w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode89w[3] .lut_mask = 16'h8000;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode89w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y61_N31
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[7][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode89w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[7][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N20
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[6][2]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[6][2]~feeder_combout  = \comp_unit|Mux1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~8_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][2]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N8
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode79w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode79w [3] = (\comp_unit|i [1] & (\comp_unit|i [2] & (!\comp_unit|i [0] & \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1])))

	.dataa(\comp_unit|i [1]),
	.datab(\comp_unit|i [2]),
	.datac(\comp_unit|i [0]),
	.datad(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode79w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode79w[3] .lut_mask = 16'h0800;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode79w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y61_N21
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[6][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode79w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N10
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode59w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode59w [3] = (!\comp_unit|i [1] & (\comp_unit|i [2] & (!\comp_unit|i [0] & \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1])))

	.dataa(\comp_unit|i [1]),
	.datab(\comp_unit|i [2]),
	.datac(\comp_unit|i [0]),
	.datad(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode59w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode59w[3] .lut_mask = 16'h0400;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode59w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y61_N7
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[4][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode59w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[4][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N6
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~8 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~8_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|ffaddress [1])))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & 
// ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[6][2]~q )) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[4][2]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|dffs[6][2]~q ),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[4][2]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~8 .lut_mask = 16'hEE30;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N30
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~9 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~9_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~8_combout  & ((\data_mem|lpm_ram_dq_component|sram|dffs[7][2]~q ))) # 
// (!\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~8_combout  & (\data_mem|lpm_ram_dq_component|sram|dffs[5][2]~q )))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~8_combout 
// ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[5][2]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[7][2]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~8_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~9 .lut_mask = 16'hF588;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N8
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[1][2]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[1][2]~feeder_combout  = \comp_unit|Mux1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][2]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N10
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode29w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode29w [3] = (!\comp_unit|i [2] & (\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1] & (\comp_unit|i [0] & !\comp_unit|i [1])))

	.dataa(\comp_unit|i [2]),
	.datab(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1]),
	.datac(\comp_unit|i [0]),
	.datad(\comp_unit|i [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode29w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode29w[3] .lut_mask = 16'h0040;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode29w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y61_N9
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[1][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode29w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N16
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode49w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode49w [3] = (\comp_unit|i [1] & (\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1] & (!\comp_unit|i [2] & \comp_unit|i [0])))

	.dataa(\comp_unit|i [1]),
	.datab(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1]),
	.datac(\comp_unit|i [2]),
	.datad(\comp_unit|i [0]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode49w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode49w[3] .lut_mask = 16'h0800;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode49w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y61_N31
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[3][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode49w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[3][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N20
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[2][2]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[2][2]~feeder_combout  = \comp_unit|Mux1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~8_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][2]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N8
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode39w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode39w [3] = (!\comp_unit|i [2] & (\comp_unit|i [1] & (\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1] & !\comp_unit|i [0])))

	.dataa(\comp_unit|i [2]),
	.datab(\comp_unit|i [1]),
	.datac(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1]),
	.datad(\comp_unit|i [0]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode39w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode39w[3] .lut_mask = 16'h0040;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode39w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y61_N21
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[2][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode39w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N26
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode12w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode12w [3] = (!\comp_unit|i [2] & (!\comp_unit|i [1] & (\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1] & !\comp_unit|i [0])))

	.dataa(\comp_unit|i [2]),
	.datab(\comp_unit|i [1]),
	.datac(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w [1]),
	.datad(\comp_unit|i [0]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode12w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode12w[3] .lut_mask = 16'h0010;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode12w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y61_N15
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[0][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode12w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[0][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N14
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~10 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~10_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|ffaddress [1])))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & 
// ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[2][2]~q )) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[0][2]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[2][2]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[0][2]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~10 .lut_mask = 16'hEE50;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N30
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~11 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~11_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~10_combout  & ((\data_mem|lpm_ram_dq_component|sram|dffs[3][2]~q ))) # 
// (!\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~10_combout  & (\data_mem|lpm_ram_dq_component|sram|dffs[1][2]~q )))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~10_combout 
// ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[1][2]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[3][2]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~10_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~11 .lut_mask = 16'hF588;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N0
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~11 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~11_combout  = (!\data_mem|lpm_ram_dq_component|sram|ffaddress [3] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [2] & 
// (\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~9_combout )) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [2] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~11_combout )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [3]),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [2]),
	.datac(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~9_combout ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~11_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~11 .lut_mask = 16'h5140;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N4
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[10][2]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[10][2]~feeder_combout  = \comp_unit|Mux1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~8_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][2]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N8
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode129w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode129w [3] = (\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1] & (!\comp_unit|i [2] & (!\comp_unit|i [0] & \comp_unit|i [1])))

	.dataa(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1]),
	.datab(\comp_unit|i [2]),
	.datac(\comp_unit|i [0]),
	.datad(\comp_unit|i [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode129w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode129w[3] .lut_mask = 16'h0200;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode129w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y61_N5
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[10][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode129w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N2
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[8][2]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[8][2]~feeder_combout  = \comp_unit|Mux1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~8_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[8][2]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N6
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode108w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode108w [3] = (\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1] & (!\comp_unit|i [2] & (!\comp_unit|i [0] & !\comp_unit|i [1])))

	.dataa(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1]),
	.datab(\comp_unit|i [2]),
	.datac(\comp_unit|i [0]),
	.datad(\comp_unit|i [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode108w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode108w[3] .lut_mask = 16'h0002;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode108w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y61_N3
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[8][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode108w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[8][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N8
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~12 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~12_combout  = (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[10][2]~q )) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[8][2]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[10][2]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|dffs[8][2]~q ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~12 .lut_mask = 16'h5140;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N4
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode119w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode119w [3] = (!\comp_unit|i [1] & (!\comp_unit|i [2] & (\comp_unit|i [0] & \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1])))

	.dataa(\comp_unit|i [1]),
	.datab(\comp_unit|i [2]),
	.datac(\comp_unit|i [0]),
	.datad(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode119w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode119w[3] .lut_mask = 16'h1000;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode119w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y61_N15
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[9][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode119w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[9][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N24
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[11][2]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[11][2]~feeder_combout  = \comp_unit|Mux1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][2]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N30
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode139w[3] (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode139w [3] = (\comp_unit|i [1] & (!\comp_unit|i [2] & (\comp_unit|i [0] & \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1])))

	.dataa(\comp_unit|i [1]),
	.datab(\comp_unit|i [2]),
	.datac(\comp_unit|i [0]),
	.datad(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode139w [3]),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode139w[3] .lut_mask = 16'h2000;
defparam \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode139w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y61_N25
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[11][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode139w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][2] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N14
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~13 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~13_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[11][2]~q ))) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[9][2]~q ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[9][2]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|dffs[11][2]~q ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~13 .lut_mask = 16'hA820;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N18
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~14 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~14_combout  = (!\data_mem|lpm_ram_dq_component|sram|ffaddress [2] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~12_combout ) # 
// (\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~13_combout )))

	.dataa(gnd),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [2]),
	.datac(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~12_combout ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~14 .lut_mask = 16'h3330;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N18
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~18 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~18_combout  = (\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~11_combout ) # ((\data_mem|lpm_ram_dq_component|sram|ffaddress [3] & 
// ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~17_combout ) # (\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~14_combout ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [3]),
	.datab(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~17_combout ),
	.datac(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~11_combout ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~14_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~18 .lut_mask = 16'hFAF8;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N28
cycloneive_lcell_comb \comp_unit|Mux1~3 (
// Equation(s):
// \comp_unit|Mux1~3_combout  = (\instr_decoder|source_sel[1]~1_combout  & ((\comp_unit|Mux1~2_combout  & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~18_combout ))) # (!\comp_unit|Mux1~2_combout  & (\comp_unit|i [2])))) # 
// (!\instr_decoder|source_sel[1]~1_combout  & (((\comp_unit|Mux1~2_combout ))))

	.dataa(\comp_unit|i [2]),
	.datab(\instr_decoder|source_sel[1]~1_combout ),
	.datac(\comp_unit|Mux1~2_combout ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~18_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~3 .lut_mask = 16'hF838;
defparam \comp_unit|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N14
cycloneive_lcell_comb \comp_unit|Mux1~7 (
// Equation(s):
// \comp_unit|Mux1~7_combout  = (\comp_unit|Mux3~4_combout  & ((\comp_unit|Mux1~6_combout  & (\i_pins[2]~input_o )) # (!\comp_unit|Mux1~6_combout  & ((\comp_unit|Mux1~3_combout ))))) # (!\comp_unit|Mux3~4_combout  & (((\comp_unit|Mux1~6_combout ))))

	.dataa(\comp_unit|Mux3~4_combout ),
	.datab(\i_pins[2]~input_o ),
	.datac(\comp_unit|Mux1~6_combout ),
	.datad(\comp_unit|Mux1~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~7 .lut_mask = 16'hDAD0;
defparam \comp_unit|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N12
cycloneive_lcell_comb \comp_unit|Mux1~8 (
// Equation(s):
// \comp_unit|Mux1~8_combout  = (!\sync_reset~q  & (\comp_unit|Mux1~7_combout  & ((!\instr_decoder|ir [7]) # (!\instr_decoder|ir [6]))))

	.dataa(\instr_decoder|ir [6]),
	.datab(\sync_reset~q ),
	.datac(\instr_decoder|ir [7]),
	.datad(\comp_unit|Mux1~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~8 .lut_mask = 16'h1300;
defparam \comp_unit|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y62_N23
dffeas \comp_unit|y1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[2] .is_wysiwyg = "true";
defparam \comp_unit|y1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N24
cycloneive_lcell_comb \comp_unit|y[2]~3 (
// Equation(s):
// \comp_unit|y[2]~3_combout  = (\sync_reset~q  & (((\comp_unit|y0 [2])))) # (!\sync_reset~q  & ((\instr_decoder|Equal0~0_combout  & (\comp_unit|y1 [2])) # (!\instr_decoder|Equal0~0_combout  & ((\comp_unit|y0 [2])))))

	.dataa(\comp_unit|y1 [2]),
	.datab(\comp_unit|y0 [2]),
	.datac(\sync_reset~q ),
	.datad(\instr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|y[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[2]~3 .lut_mask = 16'hCACC;
defparam \comp_unit|y[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [1] = (\comp_unit|x[1]~3_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|x[1]~3_combout ),
	.datac(\comp_unit|y[2]~3_combout ),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[1] .lut_mask = 16'hCC80;
defparam \comp_unit|Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N26
cycloneive_lcell_comb \comp_unit|Add0~6 (
// Equation(s):
// \comp_unit|Add0~6_combout  = \comp_unit|x[1]~3_combout  $ (((\instr_decoder|x_sel~0_combout  & (\comp_unit|from_CU [4])) # (!\instr_decoder|x_sel~0_combout  & ((\comp_unit|from_CU [0])))))

	.dataa(\comp_unit|from_CU [4]),
	.datab(\comp_unit|x[1]~3_combout ),
	.datac(\instr_decoder|x_sel~0_combout ),
	.datad(\comp_unit|from_CU [0]),
	.cin(gnd),
	.combout(\comp_unit|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add0~6 .lut_mask = 16'h636C;
defparam \comp_unit|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N24
cycloneive_lcell_comb \comp_unit|alu_out[1]~22 (
// Equation(s):
// \comp_unit|alu_out[1]~22_combout  = (\instr_decoder|ir [1] & (((\instr_decoder|ir [0])))) # (!\instr_decoder|ir [1] & ((\instr_decoder|ir [0] & ((\comp_unit|Add1~2_combout ))) # (!\instr_decoder|ir [0] & (\comp_unit|Add0~6_combout ))))

	.dataa(\comp_unit|Add0~6_combout ),
	.datab(\comp_unit|Add1~2_combout ),
	.datac(\instr_decoder|ir [1]),
	.datad(\instr_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~22 .lut_mask = 16'hFC0A;
defparam \comp_unit|alu_out[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N26
cycloneive_lcell_comb \comp_unit|alu_out[1]~23 (
// Equation(s):
// \comp_unit|alu_out[1]~23_combout  = (\instr_decoder|ir [1] & ((\comp_unit|alu_out[1]~22_combout  & ((\comp_unit|Mult0|auto_generated|op_3~10_combout ))) # (!\comp_unit|alu_out[1]~22_combout  & (\comp_unit|Add2~2_combout )))) # (!\instr_decoder|ir [1] & 
// (((\comp_unit|alu_out[1]~22_combout ))))

	.dataa(\comp_unit|Add2~2_combout ),
	.datab(\instr_decoder|ir [1]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.datad(\comp_unit|alu_out[1]~22_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~23 .lut_mask = 16'hF388;
defparam \comp_unit|alu_out[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N24
cycloneive_lcell_comb \comp_unit|alu_out[1]~24 (
// Equation(s):
// \comp_unit|alu_out[1]~24_combout  = (\comp_unit|alu_out[3]~7_combout  & ((\comp_unit|alu_out[1]~23_combout ) # ((\comp_unit|alu_out[3]~8_combout  & \comp_unit|r [1])))) # (!\comp_unit|alu_out[3]~7_combout  & (\comp_unit|alu_out[3]~8_combout  & 
// (\comp_unit|r [1])))

	.dataa(\comp_unit|alu_out[3]~7_combout ),
	.datab(\comp_unit|alu_out[3]~8_combout ),
	.datac(\comp_unit|r [1]),
	.datad(\comp_unit|alu_out[1]~23_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~24 .lut_mask = 16'hEAC0;
defparam \comp_unit|alu_out[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N18
cycloneive_lcell_comb \comp_unit|alu_out[1]~28 (
// Equation(s):
// \comp_unit|alu_out[1]~28_combout  = (\comp_unit|alu_out[1]~24_combout ) # ((\comp_unit|alu_out[1]~27_combout  & \comp_unit|alu_out[3]~13_combout ))

	.dataa(gnd),
	.datab(\comp_unit|alu_out[1]~27_combout ),
	.datac(\comp_unit|alu_out[3]~13_combout ),
	.datad(\comp_unit|alu_out[1]~24_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~28 .lut_mask = 16'hFFC0;
defparam \comp_unit|alu_out[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N14
cycloneive_lcell_comb \comp_unit|r[1]~feeder (
// Equation(s):
// \comp_unit|r[1]~feeder_combout  = \comp_unit|alu_out[1]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|alu_out[1]~28_combout ),
	.cin(gnd),
	.combout(\comp_unit|r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[1]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y62_N15
dffeas \comp_unit|r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|from_ID[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[1] .is_wysiwyg = "true";
defparam \comp_unit|r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N2
cycloneive_lcell_comb \comp_unit|Mux2~4 (
// Equation(s):
// \comp_unit|Mux2~4_combout  = (\instr_decoder|source_sel[1]~1_combout  & (((\instr_decoder|source_sel[0]~4_combout )))) # (!\instr_decoder|source_sel[1]~1_combout  & ((\instr_decoder|source_sel[0]~4_combout  & (\comp_unit|m [1])) # 
// (!\instr_decoder|source_sel[0]~4_combout  & ((\comp_unit|r [1])))))

	.dataa(\comp_unit|m [1]),
	.datab(\comp_unit|r [1]),
	.datac(\instr_decoder|source_sel[1]~1_combout ),
	.datad(\instr_decoder|source_sel[0]~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~4 .lut_mask = 16'hFA0C;
defparam \comp_unit|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N16
cycloneive_lcell_comb \comp_unit|Mux2~13 (
// Equation(s):
// \comp_unit|Mux2~13_combout  = (\instr_decoder|source_sel[3]~6_combout ) # ((\instr_decoder|source_sel[2]~5_combout  & !\comp_unit|Mux2~4_combout ))

	.dataa(\instr_decoder|source_sel[2]~5_combout ),
	.datab(gnd),
	.datac(\instr_decoder|source_sel[3]~6_combout ),
	.datad(\comp_unit|Mux2~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~13 .lut_mask = 16'hF0FA;
defparam \comp_unit|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y62_N1
dffeas \comp_unit|y1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|from_ID[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[1] .is_wysiwyg = "true";
defparam \comp_unit|y1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N20
cycloneive_lcell_comb \comp_unit|Mux2~9 (
// Equation(s):
// \comp_unit|Mux2~9_combout  = (\instr_decoder|source_sel[0]~4_combout  & ((\instr_decoder|source_sel[1]~1_combout  & ((\comp_unit|y1 [1]))) # (!\instr_decoder|source_sel[1]~1_combout  & (\comp_unit|from_CU [5])))) # (!\instr_decoder|source_sel[0]~4_combout 
//  & (((\instr_decoder|source_sel[1]~1_combout ))))

	.dataa(\comp_unit|from_CU [5]),
	.datab(\comp_unit|y1 [1]),
	.datac(\instr_decoder|source_sel[0]~4_combout ),
	.datad(\instr_decoder|source_sel[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~9 .lut_mask = 16'hCFA0;
defparam \comp_unit|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N8
cycloneive_lcell_comb \comp_unit|Mux2~10 (
// Equation(s):
// \comp_unit|Mux2~10_combout  = (\instr_decoder|source_sel[0]~4_combout  & (((\comp_unit|Mux2~9_combout )))) # (!\instr_decoder|source_sel[0]~4_combout  & ((\comp_unit|Mux2~9_combout  & (\comp_unit|y0 [1])) # (!\comp_unit|Mux2~9_combout  & 
// ((\comp_unit|from_CU [1])))))

	.dataa(\instr_decoder|source_sel[0]~4_combout ),
	.datab(\comp_unit|y0 [1]),
	.datac(\comp_unit|from_CU [1]),
	.datad(\comp_unit|Mux2~9_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~10 .lut_mask = 16'hEE50;
defparam \comp_unit|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N20
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[1][1]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[1][1]~feeder_combout  = \comp_unit|Mux2~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux2~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][1]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y61_N21
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[1][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode29w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y61_N19
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[3][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode49w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[3][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N28
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[2][1]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[2][1]~feeder_combout  = \comp_unit|Mux2~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux2~12_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][1]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y61_N29
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[2][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode39w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y61_N19
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[0][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode12w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[0][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N18
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~6 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~6_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|ffaddress [1])))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & 
// ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[2][1]~q )) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[0][1]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[2][1]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[0][1]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~6 .lut_mask = 16'hEE50;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N18
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~7 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~7_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~6_combout  & ((\data_mem|lpm_ram_dq_component|sram|dffs[3][1]~q ))) # 
// (!\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~6_combout  & (\data_mem|lpm_ram_dq_component|sram|dffs[1][1]~q )))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~6_combout 
// ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[1][1]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[3][1]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~6_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~7 .lut_mask = 16'hF588;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N16
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[5][1]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[5][1]~feeder_combout  = \comp_unit|Mux2~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux2~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][1]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y61_N17
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[5][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode69w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y61_N27
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[7][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode89w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[7][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N24
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[6][1]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[6][1]~feeder_combout  = \comp_unit|Mux2~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux2~12_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][1]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y61_N25
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[6][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode79w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y61_N3
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[4][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode59w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[4][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N2
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~4 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~4_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|ffaddress [1])))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & 
// ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[6][1]~q )) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[4][1]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[6][1]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[4][1]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~4 .lut_mask = 16'hEE50;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N26
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~5 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~5_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~4_combout  & ((\data_mem|lpm_ram_dq_component|sram|dffs[7][1]~q ))) # 
// (!\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~4_combout  & (\data_mem|lpm_ram_dq_component|sram|dffs[5][1]~q )))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~4_combout 
// ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[5][1]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[7][1]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~4_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~5 .lut_mask = 16'hF588;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N6
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[15][1]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[15][1]~feeder_combout  = \comp_unit|Mux2~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux2~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][1]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y61_N7
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[15][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode179w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y61_N21
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[13][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode159w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[13][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N20
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~7 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~7_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[15][1]~q )) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[13][1]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[15][1]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[13][1]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~7 .lut_mask = 16'h88A0;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N24
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[10][1]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[10][1]~feeder_combout  = \comp_unit|Mux2~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux2~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][1]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y61_N25
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[10][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode129w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y61_N15
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[8][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode108w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[8][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N14
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~8 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~8_combout  = (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[10][1]~q )) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[8][1]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[10][1]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[8][1]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~8 .lut_mask = 16'h00D8;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y61_N7
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[9][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode119w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[9][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N0
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[11][1]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[11][1]~feeder_combout  = \comp_unit|Mux2~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux2~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[11][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][1]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y61_N1
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[11][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[11][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode139w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N6
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~9 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~9_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[11][1]~q ))) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[9][1]~q ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[9][1]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|dffs[11][1]~q ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~9 .lut_mask = 16'hA820;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N6
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[14][1]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[14][1]~feeder_combout  = \comp_unit|Mux2~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux2~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][1]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y62_N7
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[14][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode169w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y62_N29
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[12][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode149w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[12][1] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N28
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~10 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~10_combout  = (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[14][1]~q )) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[12][1]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[14][1]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[12][1]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~10 .lut_mask = 16'h00D8;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N12
cycloneive_lcell_comb \comp_unit|Mux2~5 (
// Equation(s):
// \comp_unit|Mux2~5_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [2] & (((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~10_combout )))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [2] & 
// ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~8_combout ) # ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~9_combout ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~8_combout ),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [2]),
	.datac(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~9_combout ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~10_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~5 .lut_mask = 16'hFE32;
defparam \comp_unit|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N2
cycloneive_lcell_comb \comp_unit|Mux2~6 (
// Equation(s):
// \comp_unit|Mux2~6_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [3] & ((\comp_unit|Mux2~5_combout ) # ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~7_combout  & \data_mem|lpm_ram_dq_component|sram|ffaddress [2])))) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [3] & (((\data_mem|lpm_ram_dq_component|sram|ffaddress [2]))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~7_combout ),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [2]),
	.datac(\data_mem|lpm_ram_dq_component|sram|ffaddress [3]),
	.datad(\comp_unit|Mux2~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~6 .lut_mask = 16'hFC8C;
defparam \comp_unit|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N16
cycloneive_lcell_comb \comp_unit|Mux2~7 (
// Equation(s):
// \comp_unit|Mux2~7_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [3] & (((\comp_unit|Mux2~6_combout )))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [3] & ((\comp_unit|Mux2~6_combout  & 
// ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~5_combout ))) # (!\comp_unit|Mux2~6_combout  & (\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~7_combout ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~7_combout ),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [3]),
	.datac(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~5_combout ),
	.datad(\comp_unit|Mux2~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~7 .lut_mask = 16'hFC22;
defparam \comp_unit|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N10
cycloneive_lcell_comb \comp_unit|Mux2~8 (
// Equation(s):
// \comp_unit|Mux2~8_combout  = (\instr_decoder|source_sel[1]~1_combout  & ((\comp_unit|Mux2~7_combout ) # (!\comp_unit|Mux2~4_combout ))) # (!\instr_decoder|source_sel[1]~1_combout  & (\comp_unit|Mux2~4_combout ))

	.dataa(gnd),
	.datab(\instr_decoder|source_sel[1]~1_combout ),
	.datac(\comp_unit|Mux2~4_combout ),
	.datad(\comp_unit|Mux2~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~8 .lut_mask = 16'hFC3C;
defparam \comp_unit|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N2
cycloneive_lcell_comb \comp_unit|Mux2~11 (
// Equation(s):
// \comp_unit|Mux2~11_combout  = (\instr_decoder|source_sel[3]~6_combout ) # ((\comp_unit|Mux3~4_combout  & ((\comp_unit|Mux2~8_combout ))) # (!\comp_unit|Mux3~4_combout  & (\comp_unit|Mux2~10_combout )))

	.dataa(\instr_decoder|source_sel[3]~6_combout ),
	.datab(\comp_unit|Mux3~4_combout ),
	.datac(\comp_unit|Mux2~10_combout ),
	.datad(\comp_unit|Mux2~8_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~11 .lut_mask = 16'hFEBA;
defparam \comp_unit|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N0
cycloneive_lcell_comb \comp_unit|Mux2~12 (
// Equation(s):
// \comp_unit|Mux2~12_combout  = (\instr_decoder|source_sel[1]~0_combout  & (\comp_unit|Mux2~11_combout  & ((\comp_unit|Mux2~3_combout ) # (!\comp_unit|Mux2~13_combout ))))

	.dataa(\comp_unit|Mux2~3_combout ),
	.datab(\instr_decoder|source_sel[1]~0_combout ),
	.datac(\comp_unit|Mux2~13_combout ),
	.datad(\comp_unit|Mux2~11_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~12 .lut_mask = 16'h8C00;
defparam \comp_unit|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y64_N5
dffeas \comp_unit|y0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[1] .is_wysiwyg = "true";
defparam \comp_unit|y0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [5] = (\sync_reset~q  & (\comp_unit|y0 [1])) # (!\sync_reset~q  & ((\instr_decoder|Equal0~0_combout  & ((\comp_unit|y1 [1]))) # (!\instr_decoder|Equal0~0_combout  & (\comp_unit|y0 [1]))))

	.dataa(\sync_reset~q ),
	.datab(\comp_unit|y0 [1]),
	.datac(\comp_unit|y1 [1]),
	.datad(\instr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[5] .lut_mask = 16'hD8CC;
defparam \comp_unit|Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [3] = (\comp_unit|y[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] $ (((\comp_unit|x[3]~1_combout ))))) # (!\comp_unit|y[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] & 
// (!\comp_unit|x[2]~2_combout )))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|x[2]~2_combout ),
	.datad(\comp_unit|x[3]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[3] .lut_mask = 16'h268C;
defparam \comp_unit|Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N30
cycloneive_lcell_comb \comp_unit|alu_out[3]~11 (
// Equation(s):
// \comp_unit|alu_out[3]~11_combout  = (\instr_decoder|ir [0] & (((\instr_decoder|ir [1])))) # (!\instr_decoder|ir [0] & ((\instr_decoder|ir [1] & (\comp_unit|alu_out~10_combout )) # (!\instr_decoder|ir [1] & ((\comp_unit|Mult0|auto_generated|op_3~6_combout 
// )))))

	.dataa(\comp_unit|alu_out~10_combout ),
	.datab(\instr_decoder|ir [0]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.datad(\instr_decoder|ir [1]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~11 .lut_mask = 16'hEE30;
defparam \comp_unit|alu_out[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N4
cycloneive_lcell_comb \comp_unit|alu_out[3]~12 (
// Equation(s):
// \comp_unit|alu_out[3]~12_combout  = (\instr_decoder|ir [0] & (\comp_unit|x[3]~1_combout  $ (((\comp_unit|alu_out[3]~11_combout ) # (\comp_unit|y[3]~2_combout ))))) # (!\instr_decoder|ir [0] & (\comp_unit|alu_out[3]~11_combout ))

	.dataa(\comp_unit|alu_out[3]~11_combout ),
	.datab(\comp_unit|x[3]~1_combout ),
	.datac(\instr_decoder|ir [0]),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~12 .lut_mask = 16'h3A6A;
defparam \comp_unit|alu_out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N12
cycloneive_lcell_comb \comp_unit|Add0~4 (
// Equation(s):
// \comp_unit|Add0~4_combout  = \comp_unit|x[3]~1_combout  $ (((\comp_unit|x[1]~3_combout ) # ((\comp_unit|x[0]~0_combout ) # (\comp_unit|x[2]~2_combout ))))

	.dataa(\comp_unit|x[1]~3_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(\comp_unit|x[3]~1_combout ),
	.datad(\comp_unit|x[2]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add0~4 .lut_mask = 16'h0F1E;
defparam \comp_unit|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N20
cycloneive_lcell_comb \comp_unit|Add1~6 (
// Equation(s):
// \comp_unit|Add1~6_combout  = \comp_unit|x[3]~1_combout  $ (\comp_unit|Add1~5  $ (!\comp_unit|y[3]~2_combout ))

	.dataa(gnd),
	.datab(\comp_unit|x[3]~1_combout ),
	.datac(gnd),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(\comp_unit|Add1~5 ),
	.combout(\comp_unit|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add1~6 .lut_mask = 16'h3CC3;
defparam \comp_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N10
cycloneive_lcell_comb \comp_unit|alu_out[3]~4 (
// Equation(s):
// \comp_unit|alu_out[3]~4_combout  = (\instr_decoder|ir [1] & (((\instr_decoder|ir [0])))) # (!\instr_decoder|ir [1] & ((\instr_decoder|ir [0] & ((\comp_unit|Add1~6_combout ))) # (!\instr_decoder|ir [0] & (\comp_unit|Add0~4_combout ))))

	.dataa(\comp_unit|Add0~4_combout ),
	.datab(\comp_unit|Add1~6_combout ),
	.datac(\instr_decoder|ir [1]),
	.datad(\instr_decoder|ir [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~4 .lut_mask = 16'hFC0A;
defparam \comp_unit|alu_out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N18
cycloneive_lcell_comb \comp_unit|Add2~6 (
// Equation(s):
// \comp_unit|Add2~6_combout  = \comp_unit|x[3]~1_combout  $ (\comp_unit|Add2~5  $ (\comp_unit|y[3]~2_combout ))

	.dataa(\comp_unit|x[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(\comp_unit|Add2~5 ),
	.combout(\comp_unit|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add2~6 .lut_mask = 16'hA55A;
defparam \comp_unit|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [3] = (\comp_unit|x[3]~1_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout ))))

	.dataa(\comp_unit|x[3]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|y[2]~3_combout ),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[3] .lut_mask = 16'hAA80;
defparam \comp_unit|Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~10_combout  = \comp_unit|Mult0|auto_generated|le4a [5] $ (\comp_unit|Mult0|auto_generated|op_1~9  $ (!\comp_unit|Mult0|auto_generated|le5a [3]))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cin(\comp_unit|Mult0|auto_generated|op_1~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~10 .lut_mask = 16'h3CC3;
defparam \comp_unit|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y63_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~14 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~14_combout  = \comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|Mult0|auto_generated|op_3~13  $ (!\comp_unit|Mult0|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.cin(\comp_unit|Mult0|auto_generated|op_3~13 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~14 .lut_mask = 16'h3CC3;
defparam \comp_unit|Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N8
cycloneive_lcell_comb \comp_unit|alu_out[3]~5 (
// Equation(s):
// \comp_unit|alu_out[3]~5_combout  = (\comp_unit|alu_out[3]~4_combout  & (((\comp_unit|Mult0|auto_generated|op_3~14_combout ) # (!\instr_decoder|ir [1])))) # (!\comp_unit|alu_out[3]~4_combout  & (\comp_unit|Add2~6_combout  & (\instr_decoder|ir [1])))

	.dataa(\comp_unit|alu_out[3]~4_combout ),
	.datab(\comp_unit|Add2~6_combout ),
	.datac(\instr_decoder|ir [1]),
	.datad(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~5 .lut_mask = 16'hEA4A;
defparam \comp_unit|alu_out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N0
cycloneive_lcell_comb \comp_unit|alu_out[3]~9 (
// Equation(s):
// \comp_unit|alu_out[3]~9_combout  = (\comp_unit|r [3] & ((\comp_unit|alu_out[3]~8_combout ) # ((\comp_unit|alu_out[3]~5_combout  & \comp_unit|alu_out[3]~7_combout )))) # (!\comp_unit|r [3] & (((\comp_unit|alu_out[3]~5_combout  & 
// \comp_unit|alu_out[3]~7_combout ))))

	.dataa(\comp_unit|r [3]),
	.datab(\comp_unit|alu_out[3]~8_combout ),
	.datac(\comp_unit|alu_out[3]~5_combout ),
	.datad(\comp_unit|alu_out[3]~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~9 .lut_mask = 16'hF888;
defparam \comp_unit|alu_out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N26
cycloneive_lcell_comb \comp_unit|alu_out[3]~14 (
// Equation(s):
// \comp_unit|alu_out[3]~14_combout  = (\comp_unit|alu_out[3]~9_combout ) # ((\comp_unit|alu_out[3]~13_combout  & \comp_unit|alu_out[3]~12_combout ))

	.dataa(gnd),
	.datab(\comp_unit|alu_out[3]~13_combout ),
	.datac(\comp_unit|alu_out[3]~12_combout ),
	.datad(\comp_unit|alu_out[3]~9_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~14 .lut_mask = 16'hFFC0;
defparam \comp_unit|alu_out[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y62_N31
dffeas \comp_unit|r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|alu_out[3]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[3] .is_wysiwyg = "true";
defparam \comp_unit|r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N14
cycloneive_lcell_comb \comp_unit|Mux0~2 (
// Equation(s):
// \comp_unit|Mux0~2_combout  = (\instr_decoder|source_sel[1]~1_combout  & (((\instr_decoder|source_sel[0]~4_combout )))) # (!\instr_decoder|source_sel[1]~1_combout  & ((\instr_decoder|source_sel[0]~4_combout  & ((\comp_unit|m [3]))) # 
// (!\instr_decoder|source_sel[0]~4_combout  & (\comp_unit|r [3]))))

	.dataa(\instr_decoder|source_sel[1]~1_combout ),
	.datab(\comp_unit|r [3]),
	.datac(\comp_unit|m [3]),
	.datad(\instr_decoder|source_sel[0]~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~2 .lut_mask = 16'hFA44;
defparam \comp_unit|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y61_N11
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[9][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode119w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[9][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N28
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[11][3]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[11][3]~feeder_combout  = \comp_unit|Mux0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][3]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y61_N29
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[11][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode139w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N10
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~20 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~20_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[11][3]~q ))) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[9][3]~q ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[9][3]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|dffs[11][3]~q ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~20 .lut_mask = 16'hA820;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N12
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[10][3]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[10][3]~feeder_combout  = \comp_unit|Mux0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux0~10_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][3]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y61_N13
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[10][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode129w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y61_N27
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[8][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode108w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[8][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N26
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~19 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~19_combout  = (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[10][3]~q )) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[8][3]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|dffs[10][3]~q ),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[8][3]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~19 .lut_mask = 16'h00B8;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N8
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~21 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~21_combout  = (!\data_mem|lpm_ram_dq_component|sram|ffaddress [2] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~20_combout ) # 
// (\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~19_combout )))

	.dataa(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~20_combout ),
	.datab(gnd),
	.datac(\data_mem|lpm_ram_dq_component|sram|ffaddress [2]),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~19_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~21 .lut_mask = 16'h0F0A;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N16
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[14][3]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[14][3]~feeder_combout  = \comp_unit|Mux0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][3]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y62_N17
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[14][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode169w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y62_N31
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[12][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode149w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[12][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N30
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~23 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~23_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[14][3]~q )) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & 
// ((\data_mem|lpm_ram_dq_component|sram|dffs[12][3]~q )))

	.dataa(gnd),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[14][3]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[12][3]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~23 .lut_mask = 16'hCCF0;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N28
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[15][3]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[15][3]~feeder_combout  = \comp_unit|Mux0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux0~10_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][3]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y61_N29
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[15][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode179w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y61_N7
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[13][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode159w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[13][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N6
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~22 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~22_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[15][3]~q )) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[13][3]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[15][3]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[13][3]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~22 .lut_mask = 16'h88A0;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N12
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~24 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~24_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [2] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~22_combout ) # 
// ((!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~23_combout ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [2]),
	.datac(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~23_combout ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~22_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~24 .lut_mask = 16'hCC40;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N28
cycloneive_lcell_comb \comp_unit|Mux0~3 (
// Equation(s):
// \comp_unit|Mux0~3_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [3] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~21_combout ) # (\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~24_combout )))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [3]),
	.datab(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~21_combout ),
	.datac(gnd),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~24_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~3 .lut_mask = 16'hAA88;
defparam \comp_unit|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N22
cycloneive_lcell_comb \comp_unit|Mux0~4 (
// Equation(s):
// \comp_unit|Mux0~4_combout  = (\comp_unit|Mux0~2_combout  & (((\comp_unit|Mux0~3_combout ) # (!\instr_decoder|source_sel[1]~1_combout )))) # (!\comp_unit|Mux0~2_combout  & (\comp_unit|i [3] & (\instr_decoder|source_sel[1]~1_combout )))

	.dataa(\comp_unit|i [3]),
	.datab(\comp_unit|Mux0~2_combout ),
	.datac(\instr_decoder|source_sel[1]~1_combout ),
	.datad(\comp_unit|Mux0~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~4 .lut_mask = 16'hEC2C;
defparam \comp_unit|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N8
cycloneive_lcell_comb \comp_unit|Mux0~6 (
// Equation(s):
// \comp_unit|Mux0~6_combout  = (\instr_decoder|source_sel[1]~1_combout  & (((\comp_unit|y1 [3]) # (!\instr_decoder|source_sel[0]~4_combout )))) # (!\instr_decoder|source_sel[1]~1_combout  & (\comp_unit|from_CU [7] & ((\instr_decoder|source_sel[0]~4_combout 
// ))))

	.dataa(\comp_unit|from_CU [7]),
	.datab(\instr_decoder|source_sel[1]~1_combout ),
	.datac(\comp_unit|y1 [3]),
	.datad(\instr_decoder|source_sel[0]~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~6 .lut_mask = 16'hE2CC;
defparam \comp_unit|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N2
cycloneive_lcell_comb \comp_unit|Mux0~7 (
// Equation(s):
// \comp_unit|Mux0~7_combout  = (\instr_decoder|source_sel[0]~4_combout  & (((\comp_unit|Mux0~6_combout )))) # (!\instr_decoder|source_sel[0]~4_combout  & ((\comp_unit|Mux0~6_combout  & (\comp_unit|y0 [3])) # (!\comp_unit|Mux0~6_combout  & 
// ((\comp_unit|from_CU [3])))))

	.dataa(\comp_unit|y0 [3]),
	.datab(\instr_decoder|source_sel[0]~4_combout ),
	.datac(\comp_unit|from_CU [3]),
	.datad(\comp_unit|Mux0~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~7 .lut_mask = 16'hEE30;
defparam \comp_unit|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N4
cycloneive_lcell_comb \comp_unit|Mux0~8 (
// Equation(s):
// \comp_unit|Mux0~8_combout  = (\instr_decoder|source_sel[3]~6_combout  & (\instr_decoder|ir [3] & (!\comp_unit|Mux3~4_combout ))) # (!\instr_decoder|source_sel[3]~6_combout  & (((\comp_unit|Mux3~4_combout ) # (\comp_unit|Mux0~7_combout ))))

	.dataa(\instr_decoder|ir [3]),
	.datab(\instr_decoder|source_sel[3]~6_combout ),
	.datac(\comp_unit|Mux3~4_combout ),
	.datad(\comp_unit|Mux0~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~8 .lut_mask = 16'h3B38;
defparam \comp_unit|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N22
cycloneive_io_ibuf \i_pins[3]~input (
	.i(i_pins[3]),
	.ibar(gnd),
	.o(\i_pins[3]~input_o ));
// synopsys translate_off
defparam \i_pins[3]~input .bus_hold = "false";
defparam \i_pins[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N14
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[5][3]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[5][3]~feeder_combout  = \comp_unit|Mux0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][3]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y61_N15
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[5][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode69w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y61_N5
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[7][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode89w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[7][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N12
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[6][3]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[6][3]~feeder_combout  = \comp_unit|Mux0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][3]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y61_N13
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[6][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode79w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y61_N23
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[4][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode59w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[4][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N22
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~12 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~12_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|ffaddress [1])))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & 
// ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[6][3]~q )) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[4][3]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[6][3]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[4][3]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~12 .lut_mask = 16'hEE50;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N4
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~13 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~13_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~12_combout  & ((\data_mem|lpm_ram_dq_component|sram|dffs[7][3]~q ))) # 
// (!\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~12_combout  & (\data_mem|lpm_ram_dq_component|sram|dffs[5][3]~q )))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~12_combout 
// ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[5][3]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[7][3]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~12_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~13 .lut_mask = 16'hF588;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N24
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[1][3]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[1][3]~feeder_combout  = \comp_unit|Mux0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux0~10_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][3]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y61_N25
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[1][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode29w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y61_N7
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[3][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode49w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[3][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N24
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[2][3]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[2][3]~feeder_combout  = \comp_unit|Mux0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][3]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y61_N25
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[2][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode39w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y61_N31
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[0][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode12w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[0][3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N30
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~14 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~14_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|ffaddress [1])))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & 
// ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[2][3]~q )) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[0][3]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[2][3]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[0][3]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~14 .lut_mask = 16'hEE50;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N18
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~15 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~15_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~14_combout  & ((\data_mem|lpm_ram_dq_component|sram|dffs[3][3]~q ))) # 
// (!\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~14_combout  & (\data_mem|lpm_ram_dq_component|sram|dffs[1][3]~q )))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~14_combout 
// ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[1][3]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[3][3]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~14_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~15 .lut_mask = 16'hF588;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N24
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~25 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~25_combout  = (!\data_mem|lpm_ram_dq_component|sram|ffaddress [3] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [2] & 
// (\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~13_combout )) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [2] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~15_combout )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [3]),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [2]),
	.datac(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~13_combout ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~15_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~25 .lut_mask = 16'h5140;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N16
cycloneive_lcell_comb \comp_unit|Mux0~5 (
// Equation(s):
// \comp_unit|Mux0~5_combout  = (\instr_decoder|source_sel[3]~6_combout  & (\i_pins[3]~input_o )) # (!\instr_decoder|source_sel[3]~6_combout  & (((\comp_unit|Mux0~2_combout  & \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~25_combout 
// ))))

	.dataa(\i_pins[3]~input_o ),
	.datab(\instr_decoder|source_sel[3]~6_combout ),
	.datac(\comp_unit|Mux0~2_combout ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~25_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~5 .lut_mask = 16'hB888;
defparam \comp_unit|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N26
cycloneive_lcell_comb \comp_unit|Mux0~9 (
// Equation(s):
// \comp_unit|Mux0~9_combout  = (\comp_unit|Mux3~4_combout  & ((\comp_unit|Mux0~5_combout ) # ((\comp_unit|Mux0~4_combout  & \comp_unit|Mux0~8_combout )))) # (!\comp_unit|Mux3~4_combout  & (((\comp_unit|Mux0~8_combout ))))

	.dataa(\comp_unit|Mux0~4_combout ),
	.datab(\comp_unit|Mux3~4_combout ),
	.datac(\comp_unit|Mux0~8_combout ),
	.datad(\comp_unit|Mux0~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~9 .lut_mask = 16'hFCB0;
defparam \comp_unit|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N6
cycloneive_lcell_comb \comp_unit|Mux0~10 (
// Equation(s):
// \comp_unit|Mux0~10_combout  = (\comp_unit|Mux0~9_combout  & (!\sync_reset~q  & ((!\instr_decoder|ir [6]) # (!\instr_decoder|ir [7]))))

	.dataa(\instr_decoder|ir [7]),
	.datab(\instr_decoder|ir [6]),
	.datac(\comp_unit|Mux0~9_combout ),
	.datad(\sync_reset~q ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~10 .lut_mask = 16'h0070;
defparam \comp_unit|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y62_N9
dffeas \comp_unit|m[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|from_ID[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[3] .is_wysiwyg = "true";
defparam \comp_unit|m[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y62_N30
cycloneive_lcell_comb \comp_unit|i[3]~10 (
// Equation(s):
// \comp_unit|i[3]~10_combout  = \comp_unit|m [3] $ (\comp_unit|i[2]~9  $ (\comp_unit|i [3]))

	.dataa(gnd),
	.datab(\comp_unit|m [3]),
	.datac(gnd),
	.datad(\comp_unit|i [3]),
	.cin(\comp_unit|i[2]~9 ),
	.combout(\comp_unit|i[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|i[3]~10 .lut_mask = 16'hC33C;
defparam \comp_unit|i[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y62_N31
dffeas \comp_unit|i[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[3]~10_combout ),
	.asdata(\comp_unit|Mux0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always15~0_combout ),
	.ena(\instr_decoder|from_ID[6]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[3] .is_wysiwyg = "true";
defparam \comp_unit|i[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y61_N15
dffeas \data_mem|lpm_ram_dq_component|sram|ffaddress[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|i [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|ffaddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|ffaddress[3] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|ffaddress[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y61_N29
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[1][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode29w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y61_N11
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[3][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode49w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[3][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N0
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[2][0]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[2][0]~feeder_combout  = \comp_unit|Mux3~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux3~9_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][0]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y61_N1
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[2][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode39w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y61_N11
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[0][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode12w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[0][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y61_N10
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~2 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~2_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|ffaddress [1])))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & 
// ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[2][0]~q )) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[0][0]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[2][0]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[0][0]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~2 .lut_mask = 16'hEE50;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N10
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~3 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~3_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~2_combout  & ((\data_mem|lpm_ram_dq_component|sram|dffs[3][0]~q ))) # 
// (!\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~2_combout  & (\data_mem|lpm_ram_dq_component|sram|dffs[1][0]~q )))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~2_combout 
// ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[1][0]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[3][0]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~2_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~3 .lut_mask = 16'hF588;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N28
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[5][0]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[5][0]~feeder_combout  = \comp_unit|Mux3~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux3~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][0]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y61_N29
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[5][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode69w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y61_N3
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[7][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode89w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[7][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N0
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[6][0]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[6][0]~feeder_combout  = \comp_unit|Mux3~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux3~9_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][0]~feeder .lut_mask = 16'hFF00;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y61_N1
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[6][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode79w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y61_N19
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[4][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode59w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[4][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y61_N18
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~0 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~0_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|ffaddress [1])))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & 
// ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[6][0]~q )) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[4][0]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[6][0]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[4][0]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~0 .lut_mask = 16'hEE50;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y61_N2
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~1 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~1_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~0_combout  & ((\data_mem|lpm_ram_dq_component|sram|dffs[7][0]~q ))) # 
// (!\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~0_combout  & (\data_mem|lpm_ram_dq_component|sram|dffs[5][0]~q )))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & (((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~0_combout 
// ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[5][0]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[7][0]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~1 .lut_mask = 16'hF588;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N20
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[14][0]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[14][0]~feeder_combout  = \comp_unit|Mux3~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux3~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][0]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y62_N21
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[14][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode169w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y62_N23
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[12][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode149w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[12][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y62_N22
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~0 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~0_combout  = (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[14][0]~q )) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[12][0]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|dffs[14][0]~q ),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[12][0]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~0 .lut_mask = 16'h00B8;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N20
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[10][0]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[10][0]~feeder_combout  = \comp_unit|Mux3~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux3~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][0]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y61_N21
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[10][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode129w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y61_N11
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[8][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode108w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[8][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N10
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~1 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~1_combout  = (!\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[10][0]~q )) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[8][0]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.datab(\data_mem|lpm_ram_dq_component|sram|dffs[10][0]~q ),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[8][0]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~1 .lut_mask = 16'h00D8;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y61_N23
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[15][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode179w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y62_N7
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[13][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux3~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode159w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[13][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N22
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~3 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~3_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[15][0]~q )) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[13][0]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[15][0]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|dffs[13][0]~q ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~3 .lut_mask = 16'hA280;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N12
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|dffs[11][0]~feeder (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|dffs[11][0]~feeder_combout  = \comp_unit|Mux3~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux3~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|dffs[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][0]~feeder .lut_mask = 16'hF0F0;
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y61_N13
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[11][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|lpm_ram_dq_component|sram|dffs[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode139w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y61_N23
dffeas \data_mem|lpm_ram_dq_component|sram|dffs[9][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode119w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|lpm_ram_dq_component|sram|dffs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|dffs[9][0] .is_wysiwyg = "true";
defparam \data_mem|lpm_ram_dq_component|sram|dffs[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N22
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~2 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~2_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [0] & ((\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & (\data_mem|lpm_ram_dq_component|sram|dffs[11][0]~q )) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [1] & ((\data_mem|lpm_ram_dq_component|sram|dffs[9][0]~q )))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|dffs[11][0]~q ),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [1]),
	.datac(\data_mem|lpm_ram_dq_component|sram|dffs[9][0]~q ),
	.datad(\data_mem|lpm_ram_dq_component|sram|ffaddress [0]),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~2 .lut_mask = 16'hB800;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y61_N4
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~4 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~4_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [2] & (((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~3_combout )))) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [2] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~1_combout ) # ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~2_combout ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~1_combout ),
	.datab(\data_mem|lpm_ram_dq_component|sram|ffaddress [2]),
	.datac(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~3_combout ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~4 .lut_mask = 16'hF3E2;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N0
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~5 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~5_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [3] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~4_combout ) # 
// ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~0_combout  & \data_mem|lpm_ram_dq_component|sram|ffaddress [2])))) # (!\data_mem|lpm_ram_dq_component|sram|ffaddress [3] & (((\data_mem|lpm_ram_dq_component|sram|ffaddress [2]))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [3]),
	.datab(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~0_combout ),
	.datac(\data_mem|lpm_ram_dq_component|sram|ffaddress [2]),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~5 .lut_mask = 16'hFAD0;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N10
cycloneive_lcell_comb \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~6 (
// Equation(s):
// \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~6_combout  = (\data_mem|lpm_ram_dq_component|sram|ffaddress [3] & (((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~5_combout )))) # 
// (!\data_mem|lpm_ram_dq_component|sram|ffaddress [3] & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~5_combout  & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~1_combout ))) # 
// (!\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~5_combout  & (\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~3_combout ))))

	.dataa(\data_mem|lpm_ram_dq_component|sram|ffaddress [3]),
	.datab(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~3_combout ),
	.datac(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~1_combout ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~6 .lut_mask = 16'hFA44;
defparam \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N12
cycloneive_lcell_comb \comp_unit|Mux3~3 (
// Equation(s):
// \comp_unit|Mux3~3_combout  = (\instr_decoder|source_sel[1]~1_combout  & ((\comp_unit|Mux3~2_combout  & ((\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~6_combout ))) # (!\comp_unit|Mux3~2_combout  & (\comp_unit|i [0])))) # 
// (!\instr_decoder|source_sel[1]~1_combout  & (((\comp_unit|Mux3~2_combout ))))

	.dataa(\comp_unit|i [0]),
	.datab(\instr_decoder|source_sel[1]~1_combout ),
	.datac(\comp_unit|Mux3~2_combout ),
	.datad(\data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~3 .lut_mask = 16'hF838;
defparam \comp_unit|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N16
cycloneive_lcell_comb \comp_unit|Mux3~8 (
// Equation(s):
// \comp_unit|Mux3~8_combout  = (\comp_unit|Mux3~4_combout  & ((\comp_unit|Mux3~7_combout  & (\i_pins[0]~input_o )) # (!\comp_unit|Mux3~7_combout  & ((\comp_unit|Mux3~3_combout ))))) # (!\comp_unit|Mux3~4_combout  & (((\comp_unit|Mux3~7_combout ))))

	.dataa(\comp_unit|Mux3~4_combout ),
	.datab(\i_pins[0]~input_o ),
	.datac(\comp_unit|Mux3~7_combout ),
	.datad(\comp_unit|Mux3~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~8 .lut_mask = 16'hDAD0;
defparam \comp_unit|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y62_N6
cycloneive_lcell_comb \comp_unit|Mux3~9 (
// Equation(s):
// \comp_unit|Mux3~9_combout  = (!\sync_reset~q  & (\comp_unit|Mux3~8_combout  & ((!\instr_decoder|ir [6]) # (!\instr_decoder|ir [7]))))

	.dataa(\sync_reset~q ),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [6]),
	.datad(\comp_unit|Mux3~8_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~9 .lut_mask = 16'h1500;
defparam \comp_unit|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N2
cycloneive_lcell_comb \comp_unit|from_CU[0]~feeder (
// Equation(s):
// \comp_unit|from_CU[0]~feeder_combout  = \comp_unit|Mux3~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux3~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|from_CU[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|from_CU[0]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|from_CU[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y62_N3
dffeas \comp_unit|from_CU[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|from_CU[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|from_ID[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|from_CU [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|from_CU[0] .is_wysiwyg = "true";
defparam \comp_unit|from_CU[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N22
cycloneive_lcell_comb \comp_unit|x[0]~0 (
// Equation(s):
// \comp_unit|x[0]~0_combout  = (\instr_decoder|x_sel~0_combout  & ((\comp_unit|from_CU [4]))) # (!\instr_decoder|x_sel~0_combout  & (\comp_unit|from_CU [0]))

	.dataa(\comp_unit|from_CU [0]),
	.datab(\comp_unit|from_CU [4]),
	.datac(gnd),
	.datad(\instr_decoder|x_sel~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|x[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[0]~0 .lut_mask = 16'hCCAA;
defparam \comp_unit|x[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y62_N14
cycloneive_lcell_comb \comp_unit|alu_out~1 (
// Equation(s):
// \comp_unit|alu_out~1_combout  = (\instr_decoder|ir [3] & (\comp_unit|r [0])) # (!\instr_decoder|ir [3] & ((!\comp_unit|x[0]~0_combout )))

	.dataa(\comp_unit|r [0]),
	.datab(\instr_decoder|ir [3]),
	.datac(gnd),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~1 .lut_mask = 16'h88BB;
defparam \comp_unit|alu_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N28
cycloneive_lcell_comb \comp_unit|alu_out~0 (
// Equation(s):
// \comp_unit|alu_out~0_combout  = (\comp_unit|y[0]~0_combout  & ((\instr_decoder|x_sel~0_combout  & ((\comp_unit|from_CU [4]))) # (!\instr_decoder|x_sel~0_combout  & (\comp_unit|from_CU [0]))))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|from_CU [0]),
	.datac(\comp_unit|from_CU [4]),
	.datad(\instr_decoder|x_sel~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~0 .lut_mask = 16'hA088;
defparam \comp_unit|alu_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N10
cycloneive_lcell_comb \comp_unit|Mux7~0 (
// Equation(s):
// \comp_unit|Mux7~0_combout  = (\instr_decoder|ir [0] & (\instr_decoder|ir [1])) # (!\instr_decoder|ir [0] & ((\instr_decoder|ir [1] & (\comp_unit|alu_out~0_combout )) # (!\instr_decoder|ir [1] & ((\comp_unit|Mult0|auto_generated|op_3~0_combout )))))

	.dataa(\instr_decoder|ir [0]),
	.datab(\instr_decoder|ir [1]),
	.datac(\comp_unit|alu_out~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux7~0 .lut_mask = 16'hD9C8;
defparam \comp_unit|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N28
cycloneive_lcell_comb \comp_unit|Mux7~1 (
// Equation(s):
// \comp_unit|Mux7~1_combout  = (\instr_decoder|ir [0] & ((\comp_unit|Mux7~0_combout  & (\comp_unit|alu_out~1_combout )) # (!\comp_unit|Mux7~0_combout  & ((\comp_unit|Add2~0_combout ))))) # (!\instr_decoder|ir [0] & (((\comp_unit|Mux7~0_combout ))))

	.dataa(\instr_decoder|ir [0]),
	.datab(\comp_unit|alu_out~1_combout ),
	.datac(\comp_unit|Add2~0_combout ),
	.datad(\comp_unit|Mux7~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux7~1 .lut_mask = 16'hDDA0;
defparam \comp_unit|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N0
cycloneive_lcell_comb \comp_unit|alu_out~2 (
// Equation(s):
// \comp_unit|alu_out~2_combout  = (\instr_decoder|ir [3] & (\comp_unit|r [0])) # (!\instr_decoder|ir [3] & ((\comp_unit|x[0]~0_combout )))

	.dataa(\instr_decoder|ir [3]),
	.datab(gnd),
	.datac(\comp_unit|r [0]),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~2 .lut_mask = 16'hF5A0;
defparam \comp_unit|alu_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N22
cycloneive_lcell_comb \comp_unit|Mux7~2 (
// Equation(s):
// \comp_unit|Mux7~2_combout  = (\instr_decoder|ir [0] & ((\comp_unit|Add1~0_combout ) # ((\instr_decoder|ir [1])))) # (!\instr_decoder|ir [0] & (((!\instr_decoder|ir [1] & \comp_unit|alu_out~2_combout ))))

	.dataa(\instr_decoder|ir [0]),
	.datab(\comp_unit|Add1~0_combout ),
	.datac(\instr_decoder|ir [1]),
	.datad(\comp_unit|alu_out~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux7~2 .lut_mask = 16'hADA8;
defparam \comp_unit|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y63_N28
cycloneive_lcell_comb \comp_unit|Mux7~3 (
// Equation(s):
// \comp_unit|Mux7~3_combout  = (\instr_decoder|ir [1] & ((\comp_unit|Mux7~2_combout  & ((\comp_unit|Mult0|auto_generated|op_3~8_combout ))) # (!\comp_unit|Mux7~2_combout  & (\comp_unit|Add2~0_combout )))) # (!\instr_decoder|ir [1] & 
// (((\comp_unit|Mux7~2_combout ))))

	.dataa(\comp_unit|Add2~0_combout ),
	.datab(\instr_decoder|ir [1]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.datad(\comp_unit|Mux7~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux7~3 .lut_mask = 16'hF388;
defparam \comp_unit|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N24
cycloneive_lcell_comb \comp_unit|alu_out[0]~3 (
// Equation(s):
// \comp_unit|alu_out[0]~3_combout  = (!\sync_reset~q  & ((\instr_decoder|ir [2] & (\comp_unit|Mux7~1_combout )) # (!\instr_decoder|ir [2] & ((\comp_unit|Mux7~3_combout )))))

	.dataa(\instr_decoder|ir [2]),
	.datab(\sync_reset~q ),
	.datac(\comp_unit|Mux7~1_combout ),
	.datad(\comp_unit|Mux7~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[0]~3 .lut_mask = 16'h3120;
defparam \comp_unit|alu_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y62_N28
cycloneive_lcell_comb \comp_unit|Equal0~0 (
// Equation(s):
// \comp_unit|Equal0~0_combout  = (!\comp_unit|alu_out[0]~3_combout  & (!\comp_unit|alu_out[1]~28_combout  & (!\comp_unit|alu_out[3]~14_combout  & !\comp_unit|alu_out[2]~21_combout )))

	.dataa(\comp_unit|alu_out[0]~3_combout ),
	.datab(\comp_unit|alu_out[1]~28_combout ),
	.datac(\comp_unit|alu_out[3]~14_combout ),
	.datad(\comp_unit|alu_out[2]~21_combout ),
	.cin(gnd),
	.combout(\comp_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \comp_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y62_N8
cycloneive_lcell_comb \comp_unit|r_eq_0~feeder (
// Equation(s):
// \comp_unit|r_eq_0~feeder_combout  = \comp_unit|Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|r_eq_0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r_eq_0~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|r_eq_0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y62_N9
dffeas \comp_unit|r_eq_0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r_eq_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sync_reset~q ),
	.ena(\instr_decoder|from_ID[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r_eq_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r_eq_0 .is_wysiwyg = "true";
defparam \comp_unit|r_eq_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N8
cycloneive_lcell_comb \prog_sequencer|always2~1 (
// Equation(s):
// \prog_sequencer|always2~1_combout  = (\instr_decoder|ir [6] & (\prog_sequencer|always2~0_combout  & ((!\comp_unit|r_eq_0~q ) # (!\instr_decoder|ir [4]))))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|ir [6]),
	.datac(\prog_sequencer|always2~0_combout ),
	.datad(\comp_unit|r_eq_0~q ),
	.cin(gnd),
	.combout(\prog_sequencer|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always2~1 .lut_mask = 16'h40C0;
defparam \prog_sequencer|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N2
cycloneive_lcell_comb \prog_sequencer|cache_rdline[1]~0 (
// Equation(s):
// \prog_sequencer|cache_rdline[1]~0_combout  = (!\prog_sequencer|cache_wren~q  & !\prog_sequencer|always2~1_combout )

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|always2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdline[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdline[1]~0 .lut_mask = 16'h0303;
defparam \prog_sequencer|cache_rdline[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N6
cycloneive_lcell_comb \prog_sequencer|Add0~2 (
// Equation(s):
// \prog_sequencer|Add0~2_combout  = (\prog_sequencer|from_PS [1] & (!\prog_sequencer|Add0~1 )) # (!\prog_sequencer|from_PS [1] & ((\prog_sequencer|Add0~1 ) # (GND)))
// \prog_sequencer|Add0~3  = CARRY((!\prog_sequencer|Add0~1 ) # (!\prog_sequencer|from_PS [1]))

	.dataa(\prog_sequencer|from_PS [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add0~1 ),
	.combout(\prog_sequencer|Add0~2_combout ),
	.cout(\prog_sequencer|Add0~3 ));
// synopsys translate_off
defparam \prog_sequencer|Add0~2 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N16
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[1]~2 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[1]~2_combout  = (\prog_sequencer|from_PS [1] & \prog_sequencer|cache_wren~q )

	.dataa(gnd),
	.datab(\prog_sequencer|from_PS [1]),
	.datac(\prog_sequencer|cache_wren~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[1]~2 .lut_mask = 16'hC0C0;
defparam \prog_sequencer|cache_rdoffset[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N18
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[1]~3 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[1]~3_combout  = (!\sync_reset~q  & ((\prog_sequencer|cache_rdoffset[1]~2_combout ) # ((\prog_sequencer|cache_rdline[1]~0_combout  & \prog_sequencer|Add0~2_combout ))))

	.dataa(\prog_sequencer|cache_rdline[1]~0_combout ),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|Add0~2_combout ),
	.datad(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[1]~3 .lut_mask = 16'h3320;
defparam \prog_sequencer|cache_rdoffset[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y64_N7
dffeas \prog_sequencer|from_PS[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|from_PS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|from_PS[1] .is_wysiwyg = "true";
defparam \prog_sequencer|from_PS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N4
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[2]~4 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[2]~4_combout  = (\prog_sequencer|from_PS [2] & \prog_sequencer|cache_wren~q )

	.dataa(\prog_sequencer|from_PS [2]),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wren~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[2]~4 .lut_mask = 16'hA0A0;
defparam \prog_sequencer|cache_rdoffset[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N22
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[2]~5 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[2]~5_combout  = (!\sync_reset~q  & ((\prog_sequencer|cache_rdoffset[2]~4_combout ) # ((\prog_sequencer|Add0~4_combout  & \prog_sequencer|cache_rdline[1]~0_combout ))))

	.dataa(\prog_sequencer|Add0~4_combout ),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|cache_rdline[1]~0_combout ),
	.datad(\prog_sequencer|cache_rdoffset[2]~4_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[2]~5 .lut_mask = 16'h3320;
defparam \prog_sequencer|cache_rdoffset[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N18
cycloneive_lcell_comb \id_in[2]~30 (
// Equation(s):
// \id_in[2]~30_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & (\prog_sequencer|cache_rdoffset[1]~3_combout )) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [50]))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [34]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [34]),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [50]),
	.cin(gnd),
	.combout(\id_in[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[2]~30 .lut_mask = 16'hDC98;
defparam \id_in[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N4
cycloneive_lcell_comb \id_in[2]~31 (
// Equation(s):
// \id_in[2]~31_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\id_in[2]~30_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [58])) # (!\id_in[2]~30_combout  & 
// ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [42]))))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\id_in[2]~30_combout ))))

	.dataa(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [58]),
	.datab(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [42]),
	.datac(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datad(\id_in[2]~30_combout ),
	.cin(gnd),
	.combout(\id_in[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[2]~31 .lut_mask = 16'hAFC0;
defparam \id_in[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y63_N20
cycloneive_lcell_comb \id_in[2]~32 (
// Equation(s):
// \id_in[2]~32_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~3_combout ) # ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [10])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [2])))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [2]),
	.datad(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\id_in[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[2]~32 .lut_mask = 16'hBA98;
defparam \id_in[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N6
cycloneive_lcell_comb \id_in[2]~33 (
// Equation(s):
// \id_in[2]~33_combout  = (\prog_sequencer|cache_rdoffset[1]~3_combout  & ((\id_in[2]~32_combout  & ((\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [26]))) # (!\id_in[2]~32_combout  & 
// (\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [18])))) # (!\prog_sequencer|cache_rdoffset[1]~3_combout  & (((\id_in[2]~32_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~3_combout ),
	.datab(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [18]),
	.datac(\cache|cache_ram_inst|altsyncram_component|auto_generated|q_b [26]),
	.datad(\id_in[2]~32_combout ),
	.cin(gnd),
	.combout(\id_in[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[2]~33 .lut_mask = 16'hF588;
defparam \id_in[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N22
cycloneive_lcell_comb \id_in[2]~34 (
// Equation(s):
// \id_in[2]~34_combout  = (!\prog_sequencer|hold_out~0_combout  & ((\prog_sequencer|cache_rdoffset[2]~5_combout  & (\id_in[2]~31_combout )) # (!\prog_sequencer|cache_rdoffset[2]~5_combout  & ((\id_in[2]~33_combout )))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~5_combout ),
	.datab(\prog_sequencer|hold_out~0_combout ),
	.datac(\id_in[2]~31_combout ),
	.datad(\id_in[2]~33_combout ),
	.cin(gnd),
	.combout(\id_in[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \id_in[2]~34 .lut_mask = 16'h3120;
defparam \id_in[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y62_N23
dffeas \instr_decoder|ir[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\id_in[2]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[2] .is_wysiwyg = "true";
defparam \instr_decoder|ir[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N12
cycloneive_lcell_comb \prog_sequencer|pm_addr[6]~2 (
// Equation(s):
// \prog_sequencer|pm_addr[6]~2_combout  = (!\prog_sequencer|cache_wren~q  & ((\prog_sequencer|always2~1_combout  & (\instr_decoder|ir [2])) # (!\prog_sequencer|always2~1_combout  & ((\prog_sequencer|Add0~12_combout )))))

	.dataa(\instr_decoder|ir [2]),
	.datab(\prog_sequencer|always2~1_combout ),
	.datac(\prog_sequencer|Add0~12_combout ),
	.datad(\prog_sequencer|cache_wren~q ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[6]~2 .lut_mask = 16'h00B8;
defparam \prog_sequencer|pm_addr[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y62_N18
cycloneive_lcell_comb \prog_sequencer|pm_addr[6]~3 (
// Equation(s):
// \prog_sequencer|pm_addr[6]~3_combout  = (!\sync_reset~q  & ((\prog_sequencer|pm_addr[6]~2_combout ) # ((\prog_sequencer|cache_wren~q  & \prog_sequencer|from_PS [6]))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\sync_reset~q ),
	.datac(\prog_sequencer|from_PS [6]),
	.datad(\prog_sequencer|pm_addr[6]~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr[6]~3 .lut_mask = 16'h3320;
defparam \prog_sequencer|pm_addr[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N30
cycloneive_lcell_comb \prog_sequencer|Mux1~0 (
// Equation(s):
// \prog_sequencer|Mux1~0_combout  = (\prog_sequencer|cache_rdline[0]~2_combout  & (((\prog_sequencer|cache_rdline[1]~4_combout )))) # (!\prog_sequencer|cache_rdline[0]~2_combout  & ((\prog_sequencer|cache_rdline[1]~4_combout  & 
// (\prog_sequencer|tagID[2][1]~q )) # (!\prog_sequencer|cache_rdline[1]~4_combout  & ((\prog_sequencer|tagID[0][1]~q )))))

	.dataa(\prog_sequencer|tagID[2][1]~q ),
	.datab(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datac(\prog_sequencer|tagID[0][1]~q ),
	.datad(\prog_sequencer|cache_rdline[1]~4_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux1~0 .lut_mask = 16'hEE30;
defparam \prog_sequencer|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N14
cycloneive_lcell_comb \prog_sequencer|Mux1~1 (
// Equation(s):
// \prog_sequencer|Mux1~1_combout  = (\prog_sequencer|Mux1~0_combout  & (((\prog_sequencer|tagID[3][1]~q ) # (!\prog_sequencer|cache_rdline[0]~2_combout )))) # (!\prog_sequencer|Mux1~0_combout  & (\prog_sequencer|tagID[1][1]~q  & 
// ((\prog_sequencer|cache_rdline[0]~2_combout ))))

	.dataa(\prog_sequencer|Mux1~0_combout ),
	.datab(\prog_sequencer|tagID[1][1]~q ),
	.datac(\prog_sequencer|tagID[3][1]~q ),
	.datad(\prog_sequencer|cache_rdline[0]~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux1~1 .lut_mask = 16'hE4AA;
defparam \prog_sequencer|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y64_N24
cycloneive_lcell_comb \prog_sequencer|Mux2~0 (
// Equation(s):
// \prog_sequencer|Mux2~0_combout  = (\prog_sequencer|cache_rdline[0]~2_combout  & ((\prog_sequencer|tagID[1][0]~q ) # ((\prog_sequencer|cache_rdline[1]~4_combout )))) # (!\prog_sequencer|cache_rdline[0]~2_combout  & (((\prog_sequencer|tagID[0][0]~q  & 
// !\prog_sequencer|cache_rdline[1]~4_combout ))))

	.dataa(\prog_sequencer|tagID[1][0]~q ),
	.datab(\prog_sequencer|cache_rdline[0]~2_combout ),
	.datac(\prog_sequencer|tagID[0][0]~q ),
	.datad(\prog_sequencer|cache_rdline[1]~4_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux2~0 .lut_mask = 16'hCCB8;
defparam \prog_sequencer|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N0
cycloneive_lcell_comb \prog_sequencer|Mux2~1 (
// Equation(s):
// \prog_sequencer|Mux2~1_combout  = (\prog_sequencer|cache_rdline[1]~4_combout  & ((\prog_sequencer|Mux2~0_combout  & ((\prog_sequencer|tagID[3][0]~q ))) # (!\prog_sequencer|Mux2~0_combout  & (\prog_sequencer|tagID[2][0]~q )))) # 
// (!\prog_sequencer|cache_rdline[1]~4_combout  & (((\prog_sequencer|Mux2~0_combout ))))

	.dataa(\prog_sequencer|tagID[2][0]~q ),
	.datab(\prog_sequencer|cache_rdline[1]~4_combout ),
	.datac(\prog_sequencer|tagID[3][0]~q ),
	.datad(\prog_sequencer|Mux2~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux2~1 .lut_mask = 16'hF388;
defparam \prog_sequencer|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y64_N12
cycloneive_lcell_comb \prog_sequencer|start_hold~0 (
// Equation(s):
// \prog_sequencer|start_hold~0_combout  = (\prog_sequencer|pm_addr[6]~3_combout  & ((\prog_sequencer|pm_addr[5]~1_combout  $ (\prog_sequencer|Mux2~1_combout )) # (!\prog_sequencer|Mux1~1_combout ))) # (!\prog_sequencer|pm_addr[6]~3_combout  & 
// ((\prog_sequencer|Mux1~1_combout ) # (\prog_sequencer|pm_addr[5]~1_combout  $ (\prog_sequencer|Mux2~1_combout ))))

	.dataa(\prog_sequencer|pm_addr[6]~3_combout ),
	.datab(\prog_sequencer|pm_addr[5]~1_combout ),
	.datac(\prog_sequencer|Mux1~1_combout ),
	.datad(\prog_sequencer|Mux2~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~0 .lut_mask = 16'h7BDE;
defparam \prog_sequencer|start_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y64_N14
cycloneive_lcell_comb \prog_sequencer|hold_out~0 (
// Equation(s):
// \prog_sequencer|hold_out~0_combout  = (\prog_sequencer|cache_wren~q  & (((!\prog_sequencer|end_hold~0_combout )))) # (!\prog_sequencer|cache_wren~q  & ((\prog_sequencer|start_hold~0_combout ) # ((\prog_sequencer|start_hold~2_combout ))))

	.dataa(\prog_sequencer|start_hold~0_combout ),
	.datab(\prog_sequencer|end_hold~0_combout ),
	.datac(\prog_sequencer|cache_wren~q ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_out~0 .lut_mask = 16'h3F3A;
defparam \prog_sequencer|hold_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y64_N21
dffeas \prog_sequencer|cache_wren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|hold_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wren .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N4
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[0]~0 (
// Equation(s):
// \prog_sequencer|cache_wroffset[0]~0_combout  = (\prog_sequencer|cache_wren~q ) # ((!\prog_sequencer|sync_reset_1~q  & \sync_reset~q ))

	.dataa(gnd),
	.datab(\prog_sequencer|sync_reset_1~q ),
	.datac(\sync_reset~q ),
	.datad(\prog_sequencer|cache_wren~q ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[0]~0 .lut_mask = 16'hFF30;
defparam \prog_sequencer|cache_wroffset[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y63_N21
dffeas \prog_sequencer|cache_wroffset[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|cache_wroffset[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[0] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N4
cycloneive_lcell_comb \prog_sequencer|rom_address[0]~0 (
// Equation(s):
// \prog_sequencer|rom_address[0]~0_combout  = (!\prog_sequencer|cache_wroffset [0] & (!\prog_sequencer|start_hold~0_combout  & !\prog_sequencer|start_hold~2_combout ))

	.dataa(\prog_sequencer|cache_wroffset [0]),
	.datab(gnd),
	.datac(\prog_sequencer|start_hold~0_combout ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[0]~0 .lut_mask = 16'h0005;
defparam \prog_sequencer|rom_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N18
cycloneive_lcell_comb \instr_decoder|reg_en[8]~3 (
// Equation(s):
// \instr_decoder|reg_en[8]~3_combout  = (\instr_decoder|ir [7] & (\instr_decoder|ir [5] & (!\instr_decoder|ir [3] & !\instr_decoder|ir [6]))) # (!\instr_decoder|ir [7] & (!\instr_decoder|ir [5] & ((\instr_decoder|ir [6]))))

	.dataa(\instr_decoder|ir [7]),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|ir [3]),
	.datad(\instr_decoder|ir [6]),
	.cin(gnd),
	.combout(\instr_decoder|reg_en[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|reg_en[8]~3 .lut_mask = 16'h1108;
defparam \instr_decoder|reg_en[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N16
cycloneive_lcell_comb \instr_decoder|reg_en[8]~8 (
// Equation(s):
// \instr_decoder|reg_en[8]~8_combout  = (\sync_reset~q ) # ((!\instr_decoder|ir [4] & \instr_decoder|reg_en[8]~3_combout ))

	.dataa(\instr_decoder|ir [4]),
	.datab(\sync_reset~q ),
	.datac(gnd),
	.datad(\instr_decoder|reg_en[8]~3_combout ),
	.cin(gnd),
	.combout(\instr_decoder|reg_en[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|reg_en[8]~8 .lut_mask = 16'hDDCC;
defparam \instr_decoder|reg_en[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N2
cycloneive_lcell_comb \instr_decoder|Equal0~1 (
// Equation(s):
// \instr_decoder|Equal0~1_combout  = (!\instr_decoder|ir [0] & (!\instr_decoder|ir [2] & (!\instr_decoder|ir [1] & \instr_decoder|Equal0~0_combout )))

	.dataa(\instr_decoder|ir [0]),
	.datab(\instr_decoder|ir [2]),
	.datac(\instr_decoder|ir [1]),
	.datad(\instr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal0~1 .lut_mask = 16'h0100;
defparam \instr_decoder|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N6
cycloneive_lcell_comb \instr_decoder|Equal0~2 (
// Equation(s):
// \instr_decoder|Equal0~2_combout  = (!\instr_decoder|ir [4] & \instr_decoder|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instr_decoder|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal0~2 .lut_mask = 16'h0F00;
defparam \instr_decoder|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N4
cycloneive_lcell_comb \instr_decoder|Equal1~1 (
// Equation(s):
// \instr_decoder|Equal1~1_combout  = (!\instr_decoder|ir [4] & (\instr_decoder|Equal1~0_combout  & \instr_decoder|Equal0~0_combout ))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|Equal1~0_combout ),
	.datac(gnd),
	.datad(\instr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal1~1 .lut_mask = 16'h4400;
defparam \instr_decoder|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N22
cycloneive_lcell_comb \instr_decoder|Equal2~0 (
// Equation(s):
// \instr_decoder|Equal2~0_combout  = (\instr_decoder|ir [4] & \instr_decoder|Equal0~1_combout )

	.dataa(\instr_decoder|ir [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_decoder|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instr_decoder|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal2~0 .lut_mask = 16'hAA00;
defparam \instr_decoder|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y64_N0
cycloneive_lcell_comb \instr_decoder|Equal3~0 (
// Equation(s):
// \instr_decoder|Equal3~0_combout  = (\instr_decoder|Equal0~0_combout  & (\instr_decoder|ir [4] & \instr_decoder|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\instr_decoder|Equal0~0_combout ),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|Equal1~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal3~0 .lut_mask = 16'hC000;
defparam \instr_decoder|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N18
cycloneive_lcell_comb \prog_sequencer|end_hold~1 (
// Equation(s):
// \prog_sequencer|end_hold~1_combout  = (\prog_sequencer|cache_wren~q  & (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & \prog_sequencer|cache_wroffset [0])))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|cache_wroffset [0]),
	.cin(gnd),
	.combout(\prog_sequencer|end_hold~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|end_hold~1 .lut_mask = 16'h8000;
defparam \prog_sequencer|end_hold~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N12
cycloneive_lcell_comb \comp_unit|o_reg[0]~feeder (
// Equation(s):
// \comp_unit|o_reg[0]~feeder_combout  = \comp_unit|Mux3~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux3~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|o_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y64_N13
dffeas \comp_unit|o_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|reg_en[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[0] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N26
cycloneive_lcell_comb \comp_unit|o_reg[1]~feeder (
// Equation(s):
// \comp_unit|o_reg[1]~feeder_combout  = \comp_unit|Mux2~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux2~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|o_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y64_N27
dffeas \comp_unit|o_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|reg_en[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[1] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N0
cycloneive_lcell_comb \comp_unit|o_reg[2]~feeder (
// Equation(s):
// \comp_unit|o_reg[2]~feeder_combout  = \comp_unit|Mux1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mux1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|o_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y64_N1
dffeas \comp_unit|o_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|reg_en[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[2] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y64_N6
cycloneive_lcell_comb \comp_unit|o_reg[3]~feeder (
// Equation(s):
// \comp_unit|o_reg[3]~feeder_combout  = \comp_unit|Mux0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux0~10_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y64_N7
dffeas \comp_unit|o_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|reg_en[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[3] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[3] .power_up = "low";
// synopsys translate_on

assign pm_data[0] = \pm_data[0]~output_o ;

assign pm_data[1] = \pm_data[1]~output_o ;

assign pm_data[2] = \pm_data[2]~output_o ;

assign pm_data[3] = \pm_data[3]~output_o ;

assign pm_data[4] = \pm_data[4]~output_o ;

assign pm_data[5] = \pm_data[5]~output_o ;

assign pm_data[6] = \pm_data[6]~output_o ;

assign pm_data[7] = \pm_data[7]~output_o ;

assign pm_address[0] = \pm_address[0]~output_o ;

assign pm_address[1] = \pm_address[1]~output_o ;

assign pm_address[2] = \pm_address[2]~output_o ;

assign pm_address[3] = \pm_address[3]~output_o ;

assign pm_address[4] = \pm_address[4]~output_o ;

assign pm_address[5] = \pm_address[5]~output_o ;

assign pm_address[6] = \pm_address[6]~output_o ;

assign pm_address[7] = \pm_address[7]~output_o ;

assign rom_address[0] = \rom_address[0]~output_o ;

assign rom_address[1] = \rom_address[1]~output_o ;

assign rom_address[2] = \rom_address[2]~output_o ;

assign rom_address[3] = \rom_address[3]~output_o ;

assign rom_address[4] = \rom_address[4]~output_o ;

assign rom_address[5] = \rom_address[5]~output_o ;

assign rom_address[6] = \rom_address[6]~output_o ;

assign rom_address[7] = \rom_address[7]~output_o ;

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign ir[0] = \ir[0]~output_o ;

assign ir[1] = \ir[1]~output_o ;

assign ir[2] = \ir[2]~output_o ;

assign ir[3] = \ir[3]~output_o ;

assign ir[4] = \ir[4]~output_o ;

assign ir[5] = \ir[5]~output_o ;

assign ir[6] = \ir[6]~output_o ;

assign ir[7] = \ir[7]~output_o ;

assign from_PS[0] = \from_PS[0]~output_o ;

assign from_PS[1] = \from_PS[1]~output_o ;

assign from_PS[2] = \from_PS[2]~output_o ;

assign from_PS[3] = \from_PS[3]~output_o ;

assign from_PS[4] = \from_PS[4]~output_o ;

assign from_PS[5] = \from_PS[5]~output_o ;

assign from_PS[6] = \from_PS[6]~output_o ;

assign from_PS[7] = \from_PS[7]~output_o ;

assign from_ID[0] = \from_ID[0]~output_o ;

assign from_ID[1] = \from_ID[1]~output_o ;

assign from_ID[2] = \from_ID[2]~output_o ;

assign from_ID[3] = \from_ID[3]~output_o ;

assign from_ID[4] = \from_ID[4]~output_o ;

assign from_ID[5] = \from_ID[5]~output_o ;

assign from_ID[6] = \from_ID[6]~output_o ;

assign from_ID[7] = \from_ID[7]~output_o ;

assign from_CU[0] = \from_CU[0]~output_o ;

assign from_CU[1] = \from_CU[1]~output_o ;

assign from_CU[2] = \from_CU[2]~output_o ;

assign from_CU[3] = \from_CU[3]~output_o ;

assign from_CU[4] = \from_CU[4]~output_o ;

assign from_CU[5] = \from_CU[5]~output_o ;

assign from_CU[6] = \from_CU[6]~output_o ;

assign from_CU[7] = \from_CU[7]~output_o ;

assign reg_enables[0] = \reg_enables[0]~output_o ;

assign reg_enables[1] = \reg_enables[1]~output_o ;

assign reg_enables[2] = \reg_enables[2]~output_o ;

assign reg_enables[3] = \reg_enables[3]~output_o ;

assign reg_enables[4] = \reg_enables[4]~output_o ;

assign reg_enables[5] = \reg_enables[5]~output_o ;

assign reg_enables[6] = \reg_enables[6]~output_o ;

assign reg_enables[7] = \reg_enables[7]~output_o ;

assign reg_enables[8] = \reg_enables[8]~output_o ;

assign zero_flag = \zero_flag~output_o ;

assign NOPC8 = \NOPC8~output_o ;

assign NOPCF = \NOPCF~output_o ;

assign NOPD8 = \NOPD8~output_o ;

assign NOPDF = \NOPDF~output_o ;

assign hold_out = \hold_out~output_o ;

assign start_hold = \start_hold~output_o ;

assign end_hold = \end_hold~output_o ;

assign hold = \hold~output_o ;

assign cache_wren = \cache_wren~output_o ;

assign cache_rdoffset[0] = \cache_rdoffset[0]~output_o ;

assign cache_rdoffset[1] = \cache_rdoffset[1]~output_o ;

assign cache_rdoffset[2] = \cache_rdoffset[2]~output_o ;

assign cache_wroffset[0] = \cache_wroffset[0]~output_o ;

assign cache_wroffset[1] = \cache_wroffset[1]~output_o ;

assign cache_wroffset[2] = \cache_wroffset[2]~output_o ;

assign hold_count[0] = \hold_count[0]~output_o ;

assign hold_count[1] = \hold_count[1]~output_o ;

assign hold_count[2] = \hold_count[2]~output_o ;

assign o_reg[0] = \o_reg[0]~output_o ;

assign o_reg[1] = \o_reg[1]~output_o ;

assign o_reg[2] = \o_reg[2]~output_o ;

assign o_reg[3] = \o_reg[3]~output_o ;

assign i[0] = \i[0]~output_o ;

assign i[1] = \i[1]~output_o ;

assign i[2] = \i[2]~output_o ;

assign i[3] = \i[3]~output_o ;

assign m[0] = \m[0]~output_o ;

assign m[1] = \m[1]~output_o ;

assign m[2] = \m[2]~output_o ;

assign m[3] = \m[3]~output_o ;

assign x0[0] = \x0[0]~output_o ;

assign x0[1] = \x0[1]~output_o ;

assign x0[2] = \x0[2]~output_o ;

assign x0[3] = \x0[3]~output_o ;

assign x1[0] = \x1[0]~output_o ;

assign x1[1] = \x1[1]~output_o ;

assign x1[2] = \x1[2]~output_o ;

assign x1[3] = \x1[3]~output_o ;

assign y0[0] = \y0[0]~output_o ;

assign y0[1] = \y0[1]~output_o ;

assign y0[2] = \y0[2]~output_o ;

assign y0[3] = \y0[3]~output_o ;

assign y1[0] = \y1[0]~output_o ;

assign y1[1] = \y1[1]~output_o ;

assign y1[2] = \y1[2]~output_o ;

assign y1[3] = \y1[3]~output_o ;

assign r[0] = \r[0]~output_o ;

assign r[1] = \r[1]~output_o ;

assign r[2] = \r[2]~output_o ;

assign r[3] = \r[3]~output_o ;

assign cache_wrline[0] = \cache_wrline[0]~output_o ;

assign cache_wrline[1] = \cache_wrline[1]~output_o ;

assign cache_rdline[0] = \cache_rdline[0]~output_o ;

assign cache_rdline[1] = \cache_rdline[1]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
