Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Sep 12 00:02:50 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           22 |
| Yes          | No                    | No                     |             992 |          488 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | dec_ctr/dctr_gen_0[0].dctr/E[0]    | reset_cond/Q[0]            |                1 |              4 |
|  clk_IBUF_BUFG |                                    | reset_cond/M_reset_cond_in |                2 |              4 |
|  clk_IBUF_BUFG | dec_ctr/dctr_gen_0[2].dctr/E[0]    | reset_cond/Q[0]            |                1 |              4 |
|  clk_IBUF_BUFG | ctr/E[0]                           | reset_cond/Q[0]            |                1 |              4 |
|  clk_IBUF_BUFG | dec_ctr/dctr_gen_0[1].dctr/E[0]    | reset_cond/Q[0]            |                1 |              4 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_290  |                            |               20 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_295  |                            |               14 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_301  |                            |               16 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_275  |                            |               12 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_277  |                            |               19 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_279  |                            |               18 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_281  |                            |               19 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_282  |                            |               16 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_286  |                            |               17 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_287  |                            |               21 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_283  |                            |               13 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_284  |                            |               14 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_285  |                            |               18 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_288  |                            |               18 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_278  |                            |               13 |             32 |
|  clk_IBUF_BUFG | memory_unit/E[0]                   | beta/M_writer_counter_d    |               10 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_280  |                            |               15 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_291  |                            |               15 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_292  |                            |               14 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_276  |                            |               15 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_289  |                            |               16 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_303  |                            |               17 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_304  |                            |               17 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_299  |                            |               12 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_296  |                            |               12 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_297  |                            |               11 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_305  |                            |               16 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_294  |                            |               14 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_302  |                            |               19 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_300  |                            |               19 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_298  |                            |               18 |             32 |
|  clk_IBUF_BUFG | memory_unit/read_data_reg[26]_293  |                            |               10 |             32 |
|  clk_IBUF_BUFG |                                    |                            |               22 |             45 |
|  clk_IBUF_BUFG | memory_unit/M_memory_unit_write_en |                            |                6 |             48 |
|  clk_IBUF_BUFG |                                    | reset_cond/Q[0]            |               20 |             72 |
+----------------+------------------------------------+----------------------------+------------------+----------------+


