vendor_name = ModelSim
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Conv_func_data.mif
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/StateMachineWizard.smf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/Uni_Projektas.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_3c21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_ai21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_pj7.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_bv01.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0vj1.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_djb.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_he42.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/conv_func_data_wide.mif
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf
design_name = UNI_Projektas
instance = comp, \adc_spi_controller|spi_tx_component|Add1~14\, adc_spi_controller|spi_tx_component|Add1~14, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add1~16\, adc_spi_controller|spi_tx_component|Add1~16, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~1\, adc_spi_controller|spi_tx_component|Add0~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~3\, adc_spi_controller|spi_tx_component|Add0~3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~5\, adc_spi_controller|spi_tx_component|Add0~5, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~7\, adc_spi_controller|spi_tx_component|Add0~7, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~9\, adc_spi_controller|spi_tx_component|Add0~9, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~6\, adc_spi_controller|Add0~6, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \config_command_counter[4]\, config_command_counter[4], UNI_Projektas, 1
instance = comp, \config_command_counter[2]\, config_command_counter[2], UNI_Projektas, 1
instance = comp, \config_command_counter[2]~9\, config_command_counter[2]~9, UNI_Projektas, 1
instance = comp, \config_command_counter[4]~13\, config_command_counter[4]~13, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[3]\, adc_spi_controller|spi_tx_component|clk_counter[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[8]\, adc_spi_controller|spi_tx_component|clk_counter[8], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[4]\, adc_spi_controller|spi_tx_component|clk_counter[4], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[6]\, adc_spi_controller|spi_tx_component|clk_counter[6], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector0~0\, adc_spi_controller|Selector0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[2]\, adc_spi_controller|spi_tx_component|bits_sent[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter~2\, adc_spi_controller|spi_tx_component|clk_counter~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|curr_state.idle\, adc_spi_controller|curr_state.idle, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[3]\, adc_spi_controller|cs_up_counter[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~13\, adc_spi_controller|spi_tx_component|Add0~13, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector3~0\, adc_spi_controller|Selector3~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|fifo_rdreq\, adc_spi_controller|fifo_rdreq, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector2~0\, adc_spi_controller|Selector2~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~15\, adc_spi_controller|spi_tx_component|tx_buf~15, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[14]~16\, adc_spi_controller|spi_tx_component|tx_buf[14]~16, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~17\, adc_spi_controller|spi_tx_component|tx_buf~17, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~18\, adc_spi_controller|spi_tx_component|tx_buf~18, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~19\, adc_spi_controller|spi_tx_component|tx_buf~19, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~20\, adc_spi_controller|spi_tx_component|tx_buf~20, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~21\, adc_spi_controller|spi_tx_component|tx_buf~21, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~22\, adc_spi_controller|spi_tx_component|tx_buf~22, UNI_Projektas, 1
instance = comp, \ADC_SPI_send_data[10]\, ADC_SPI_send_data[10], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~23\, adc_spi_controller|spi_tx_component|tx_buf~23, UNI_Projektas, 1
instance = comp, \ADC_SPI_send_data[10]~0\, ADC_SPI_send_data[10]~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~24\, adc_spi_controller|spi_tx_component|tx_buf~24, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~25\, adc_spi_controller|spi_tx_component|tx_buf~25, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~26\, adc_spi_controller|spi_tx_component|tx_buf~26, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~27\, adc_spi_controller|spi_tx_component|tx_buf~27, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~28\, adc_spi_controller|spi_tx_component|tx_buf~28, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~29\, adc_spi_controller|spi_tx_component|tx_buf~29, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~30\, adc_spi_controller|spi_tx_component|tx_buf~30, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI~2\, adc_spi_controller|spi_tx_component|SPI_MOSI~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[0]~31\, adc_spi_controller|spi_tx_component|tx_buf[0]~31, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[0]~32\, adc_spi_controller|spi_tx_component|tx_buf[0]~32, UNI_Projektas, 1
instance = comp, \~GND\, ~GND, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[0]_NEW_REG0\, adc_spi_controller|spi_tx_component|tx_buf[0]_NEW_REG0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[0]_NEW_REG2\, adc_spi_controller|spi_tx_component|tx_buf[0]_NEW_REG2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[0]_NEW_REG4\, adc_spi_controller|spi_tx_component|tx_buf[0]_NEW_REG4, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[1]_NEW_REG8\, adc_spi_controller|spi_tx_component|tx_buf[1]_NEW_REG8, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[1]_NEW_REG10\, adc_spi_controller|spi_tx_component|tx_buf[1]_NEW_REG10, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[1]_NEW_REG12\, adc_spi_controller|spi_tx_component|tx_buf[1]_NEW_REG12, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[2]_NEW_REG14\, adc_spi_controller|spi_tx_component|tx_buf[2]_NEW_REG14, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[2]_NEW_REG16\, adc_spi_controller|spi_tx_component|tx_buf[2]_NEW_REG16, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[3]_NEW_REG18\, adc_spi_controller|spi_tx_component|tx_buf[3]_NEW_REG18, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[3]_NEW_REG20\, adc_spi_controller|spi_tx_component|tx_buf[3]_NEW_REG20, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[4]_NEW_REG22\, adc_spi_controller|spi_tx_component|tx_buf[4]_NEW_REG22, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[4]_NEW_REG24\, adc_spi_controller|spi_tx_component|tx_buf[4]_NEW_REG24, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[5]_NEW_REG26\, adc_spi_controller|spi_tx_component|tx_buf[5]_NEW_REG26, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[5]_NEW_REG28\, adc_spi_controller|spi_tx_component|tx_buf[5]_NEW_REG28, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[6]_NEW_REG30\, adc_spi_controller|spi_tx_component|tx_buf[6]_NEW_REG30, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[6]_NEW_REG32\, adc_spi_controller|spi_tx_component|tx_buf[6]_NEW_REG32, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[7]_NEW_REG34\, adc_spi_controller|spi_tx_component|tx_buf[7]_NEW_REG34, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[7]_NEW_REG36\, adc_spi_controller|spi_tx_component|tx_buf[7]_NEW_REG36, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[8]_NEW_REG38\, adc_spi_controller|spi_tx_component|tx_buf[8]_NEW_REG38, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[8]_NEW_REG40\, adc_spi_controller|spi_tx_component|tx_buf[8]_NEW_REG40, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[9]_NEW_REG42\, adc_spi_controller|spi_tx_component|tx_buf[9]_NEW_REG42, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[9]_NEW_REG44\, adc_spi_controller|spi_tx_component|tx_buf[9]_NEW_REG44, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[10]_NEW_REG46\, adc_spi_controller|spi_tx_component|tx_buf[10]_NEW_REG46, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[10]_NEW_REG48\, adc_spi_controller|spi_tx_component|tx_buf[10]_NEW_REG48, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[11]_NEW_REG50\, adc_spi_controller|spi_tx_component|tx_buf[11]_NEW_REG50, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[11]_NEW_REG52\, adc_spi_controller|spi_tx_component|tx_buf[11]_NEW_REG52, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[12]_NEW_REG54\, adc_spi_controller|spi_tx_component|tx_buf[12]_NEW_REG54, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[12]_NEW_REG56\, adc_spi_controller|spi_tx_component|tx_buf[12]_NEW_REG56, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[13]_NEW_REG58\, adc_spi_controller|spi_tx_component|tx_buf[13]_NEW_REG58, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[13]_NEW_REG60\, adc_spi_controller|spi_tx_component|tx_buf[13]_NEW_REG60, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[14]_NEW_REG62\, adc_spi_controller|spi_tx_component|tx_buf[14]_NEW_REG62, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[14]_NEW_REG64\, adc_spi_controller|spi_tx_component|tx_buf[14]_NEW_REG64, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[15]_NEW_REG66\, adc_spi_controller|spi_tx_component|tx_buf[15]_NEW_REG66, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[15]_NEW_REG68\, adc_spi_controller|spi_tx_component|tx_buf[15]_NEW_REG68, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[0]_OTERM7_NEW_REG72\, adc_spi_controller|spi_tx_component|tx_buf[0]_OTERM7_NEW_REG72, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[0]_OTERM7_NEW_REG74\, adc_spi_controller|spi_tx_component|tx_buf[0]_OTERM7_NEW_REG74, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[14]_OTERM63~feeder\, adc_spi_controller|spi_tx_component|tx_buf[14]_OTERM63~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[13]_OTERM59~feeder\, adc_spi_controller|spi_tx_component|tx_buf[13]_OTERM59~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[12]_OTERM55~feeder\, adc_spi_controller|spi_tx_component|tx_buf[12]_OTERM55~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[11]_OTERM51~feeder\, adc_spi_controller|spi_tx_component|tx_buf[11]_OTERM51~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[10]_OTERM47~feeder\, adc_spi_controller|spi_tx_component|tx_buf[10]_OTERM47~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[9]_OTERM43~feeder\, adc_spi_controller|spi_tx_component|tx_buf[9]_OTERM43~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[8]_OTERM39~feeder\, adc_spi_controller|spi_tx_component|tx_buf[8]_OTERM39~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[7]_OTERM35~feeder\, adc_spi_controller|spi_tx_component|tx_buf[7]_OTERM35~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[6]_OTERM31~feeder\, adc_spi_controller|spi_tx_component|tx_buf[6]_OTERM31~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[5]_OTERM27~feeder\, adc_spi_controller|spi_tx_component|tx_buf[5]_OTERM27~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[4]_OTERM23~feeder\, adc_spi_controller|spi_tx_component|tx_buf[4]_OTERM23~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[3]_OTERM19~feeder\, adc_spi_controller|spi_tx_component|tx_buf[3]_OTERM19~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[2]_OTERM15~feeder\, adc_spi_controller|spi_tx_component|tx_buf[2]_OTERM15~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[1]_OTERM11~feeder\, adc_spi_controller|spi_tx_component|tx_buf[1]_OTERM11~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[0]_OTERM7_OTERM73~feeder\, adc_spi_controller|spi_tx_component|tx_buf[0]_OTERM7_OTERM73~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[0]_OTERM3~feeder\, adc_spi_controller|spi_tx_component|tx_buf[0]_OTERM3~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[1]_OTERM13~feeder\, adc_spi_controller|spi_tx_component|tx_buf[1]_OTERM13~feeder, UNI_Projektas, 1
instance = comp, \CLK~I\, CLK, UNI_Projektas, 1
instance = comp, \CLK~clkctrl\, CLK~clkctrl, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~0\, adc_spi_controller|spi_tx_component|Add0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~12\, adc_spi_controller|spi_tx_component|Add0~12, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[3]\, adc_spi_controller|spi_tx_component|bits_sent[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~14\, adc_spi_controller|spi_tx_component|Add0~14, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[1]\, adc_spi_controller|spi_tx_component|bits_sent[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~15\, adc_spi_controller|spi_tx_component|Add0~15, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[0]_NEW78\, adc_spi_controller|spi_tx_component|bits_sent[0]_NEW78, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[0]\, adc_spi_controller|spi_tx_component|bits_sent[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|process_0~0\, adc_spi_controller|spi_tx_component|process_0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|curr_state~0\, adc_spi_controller|spi_tx_component|curr_state~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|curr_state~feeder\, adc_spi_controller|spi_tx_component|curr_state~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~8\, adc_spi_controller|Add0~8, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~10\, adc_spi_controller|Add0~10, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~12\, adc_spi_controller|Add0~12, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter~4\, adc_spi_controller|cs_up_counter~4, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[6]\, adc_spi_controller|cs_up_counter[6], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~14\, adc_spi_controller|Add0~14, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter~5\, adc_spi_controller|cs_up_counter~5, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[7]\, adc_spi_controller|cs_up_counter[7], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~16\, adc_spi_controller|Add0~16, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter~2\, adc_spi_controller|cs_up_counter~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[8]\, adc_spi_controller|cs_up_counter[8], UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter~3\, adc_spi_controller|cs_up_counter~3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[5]\, adc_spi_controller|cs_up_counter[5], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Equal0~1\, adc_spi_controller|Equal0~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter~6\, adc_spi_controller|cs_up_counter~6, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[0]\, adc_spi_controller|cs_up_counter[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~0\, adc_spi_controller|Add0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~2\, adc_spi_controller|Add0~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[1]\, adc_spi_controller|cs_up_counter[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~4\, adc_spi_controller|Add0~4, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter~1\, adc_spi_controller|cs_up_counter~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[2]\, adc_spi_controller|cs_up_counter[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter~0\, adc_spi_controller|cs_up_counter~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[4]\, adc_spi_controller|cs_up_counter[4], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Equal0~0\, adc_spi_controller|Equal0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Equal0~2\, adc_spi_controller|Equal0~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector5~0\, adc_spi_controller|Selector5~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|curr_state.transmiting\, adc_spi_controller|curr_state.transmiting, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~11\, adc_spi_controller|spi_tx_component|Add0~11, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[4]\, adc_spi_controller|spi_tx_component|bits_sent[4], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SEND_DONE~0\, adc_spi_controller|spi_tx_component|SEND_DONE~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SEND_DONE\, adc_spi_controller|spi_tx_component|SEND_DONE, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector6~0\, adc_spi_controller|Selector6~0, UNI_Projektas, 1
instance = comp, \config_command_counter[1]~7\, config_command_counter[1]~7, UNI_Projektas, 1
instance = comp, \config_command_counter[1]\, config_command_counter[1], UNI_Projektas, 1
instance = comp, \config_command_counter[3]~11\, config_command_counter[3]~11, UNI_Projektas, 1
instance = comp, \config_command_counter[3]\, config_command_counter[3], UNI_Projektas, 1
instance = comp, \config_command_counter[5]~15\, config_command_counter[5]~15, UNI_Projektas, 1
instance = comp, \config_command_counter[5]\, config_command_counter[5], UNI_Projektas, 1
instance = comp, \config_command_counter[6]~17\, config_command_counter[6]~17, UNI_Projektas, 1
instance = comp, \config_command_counter[6]\, config_command_counter[6], UNI_Projektas, 1
instance = comp, \config_command_counter[0]~6\, config_command_counter[0]~6, UNI_Projektas, 1
instance = comp, \config_command_counter[0]\, config_command_counter[0], UNI_Projektas, 1
instance = comp, \Equal0~0\, Equal0~0, UNI_Projektas, 1
instance = comp, \Equal0~1\, Equal0~1, UNI_Projektas, 1
instance = comp, \Mux16~0\, Mux16~0, UNI_Projektas, 1
instance = comp, \Mux16~1\, Mux16~1, UNI_Projektas, 1
instance = comp, \ADC_SPI_send_irq~0\, ADC_SPI_send_irq~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector6~1\, adc_spi_controller|Selector6~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector6~3\, adc_spi_controller|Selector6~3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|curr_state.cs_up\, adc_spi_controller|curr_state.cs_up, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector6~2\, adc_spi_controller|Selector6~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector4~0\, adc_spi_controller|Selector4~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|curr_state.reading_fifo\, adc_spi_controller|curr_state.reading_fifo, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector1~0\, adc_spi_controller|Selector1~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|tx_send_irq\, adc_spi_controller|tx_send_irq, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|curr_state\, adc_spi_controller|spi_tx_component|curr_state, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[0]\, adc_spi_controller|spi_tx_component|clk_counter[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add1~0\, adc_spi_controller|spi_tx_component|Add1~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add1~2\, adc_spi_controller|spi_tx_component|Add1~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[1]\, adc_spi_controller|spi_tx_component|clk_counter[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add1~4\, adc_spi_controller|spi_tx_component|Add1~4, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter~0\, adc_spi_controller|spi_tx_component|clk_counter~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[2]\, adc_spi_controller|spi_tx_component|clk_counter[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add1~6\, adc_spi_controller|spi_tx_component|Add1~6, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add1~8\, adc_spi_controller|spi_tx_component|Add1~8, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add1~10\, adc_spi_controller|spi_tx_component|Add1~10, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter~4\, adc_spi_controller|spi_tx_component|clk_counter~4, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[5]\, adc_spi_controller|spi_tx_component|clk_counter[5], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add1~12\, adc_spi_controller|spi_tx_component|Add1~12, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter~5\, adc_spi_controller|spi_tx_component|clk_counter~5, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[7]\, adc_spi_controller|spi_tx_component|clk_counter[7], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter~6\, adc_spi_controller|spi_tx_component|clk_counter~6, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter~3\, adc_spi_controller|spi_tx_component|clk_counter~3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Equal0~1\, adc_spi_controller|spi_tx_component|Equal0~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Equal0~1_NEW_REG76\, adc_spi_controller|spi_tx_component|Equal0~1_NEW_REG76, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter~1\, adc_spi_controller|spi_tx_component|clk_counter~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Equal0~0\, adc_spi_controller|spi_tx_component|Equal0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Equal0~0_NEW_REG70\, adc_spi_controller|spi_tx_component|Equal0~0_NEW_REG70, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Equal0~2\, adc_spi_controller|spi_tx_component|Equal0~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|sclk~0\, adc_spi_controller|spi_tx_component|sclk~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|sclk\, adc_spi_controller|spi_tx_component|sclk, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|process_0~1\, adc_spi_controller|spi_tx_component|process_0~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI~0\, adc_spi_controller|spi_tx_component|SPI_MOSI~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI~1\, adc_spi_controller|spi_tx_component|SPI_MOSI~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI\, adc_spi_controller|spi_tx_component|SPI_MOSI, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector0~1\, adc_spi_controller|Selector0~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|SPI_CS\, adc_spi_controller|SPI_CS, UNI_Projektas, 1
instance = comp, \SPI_MOSI~I\, SPI_MOSI, UNI_Projektas, 1
instance = comp, \SPI_MISO~I\, SPI_MISO, UNI_Projektas, 1
instance = comp, \SPI_SCLK~I\, SPI_SCLK, UNI_Projektas, 1
instance = comp, \SPI_CS~I\, SPI_CS, UNI_Projektas, 1
instance = comp, \ADC_SPI_SDIN~I\, ADC_SPI_SDIN, UNI_Projektas, 1
instance = comp, \BUTTON~I\, BUTTON, UNI_Projektas, 1
instance = comp, \ADC_SHDN~I\, ADC_SHDN, UNI_Projektas, 1
instance = comp, \ADC_SYNC~I\, ADC_SYNC, UNI_Projektas, 1
instance = comp, \ADC_CLK~I\, ADC_CLK, UNI_Projektas, 1
instance = comp, \ADC_DORB~I\, ADC_DORB, UNI_Projektas, 1
instance = comp, \ADC_DORA~I\, ADC_DORA, UNI_Projektas, 1
instance = comp, \ADC_DCLKB~I\, ADC_DCLKB, UNI_Projektas, 1
instance = comp, \ADC_DCLKA~I\, ADC_DCLKA, UNI_Projektas, 1
instance = comp, \ADC_BIT_B[0]~I\, ADC_BIT_B[0], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[1]~I\, ADC_BIT_B[1], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[2]~I\, ADC_BIT_B[2], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[3]~I\, ADC_BIT_B[3], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[4]~I\, ADC_BIT_B[4], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[5]~I\, ADC_BIT_B[5], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[6]~I\, ADC_BIT_B[6], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[7]~I\, ADC_BIT_B[7], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[8]~I\, ADC_BIT_B[8], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[9]~I\, ADC_BIT_B[9], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[8]~I\, ADC_BIT_A[8], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[9]~I\, ADC_BIT_A[9], UNI_Projektas, 1
instance = comp, \ADC_SPI_SCLK~I\, ADC_SPI_SCLK, UNI_Projektas, 1
instance = comp, \ADC_SPI_CS~I\, ADC_SPI_CS, UNI_Projektas, 1
instance = comp, \MRAM_OUTPUT_EN~I\, MRAM_OUTPUT_EN, UNI_Projektas, 1
instance = comp, \MRAM_A[0]~I\, MRAM_A[0], UNI_Projektas, 1
instance = comp, \MRAM_A[1]~I\, MRAM_A[1], UNI_Projektas, 1
instance = comp, \MRAM_A[2]~I\, MRAM_A[2], UNI_Projektas, 1
instance = comp, \MRAM_A[3]~I\, MRAM_A[3], UNI_Projektas, 1
instance = comp, \MRAM_A[4]~I\, MRAM_A[4], UNI_Projektas, 1
instance = comp, \MRAM_A[5]~I\, MRAM_A[5], UNI_Projektas, 1
instance = comp, \MRAM_A[6]~I\, MRAM_A[6], UNI_Projektas, 1
instance = comp, \MRAM_A[7]~I\, MRAM_A[7], UNI_Projektas, 1
instance = comp, \MRAM_A[8]~I\, MRAM_A[8], UNI_Projektas, 1
instance = comp, \MRAM_A[9]~I\, MRAM_A[9], UNI_Projektas, 1
instance = comp, \MRAM_A[10]~I\, MRAM_A[10], UNI_Projektas, 1
instance = comp, \MRAM_A[11]~I\, MRAM_A[11], UNI_Projektas, 1
instance = comp, \MRAM_A[12]~I\, MRAM_A[12], UNI_Projektas, 1
instance = comp, \MRAM_A[13]~I\, MRAM_A[13], UNI_Projektas, 1
instance = comp, \MRAM_A[14]~I\, MRAM_A[14], UNI_Projektas, 1
instance = comp, \MRAM_A[15]~I\, MRAM_A[15], UNI_Projektas, 1
instance = comp, \MRAM_A[16]~I\, MRAM_A[16], UNI_Projektas, 1
instance = comp, \MRAM_A[17]~I\, MRAM_A[17], UNI_Projektas, 1
instance = comp, \MRAM_EN~I\, MRAM_EN, UNI_Projektas, 1
instance = comp, \MRAM_WRITE_EN~I\, MRAM_WRITE_EN, UNI_Projektas, 1
instance = comp, \MRAM_UPPER_EN~I\, MRAM_UPPER_EN, UNI_Projektas, 1
instance = comp, \MRAM_LOWER_EN~I\, MRAM_LOWER_EN, UNI_Projektas, 1
instance = comp, \MRAM_D[0]~I\, MRAM_D[0], UNI_Projektas, 1
instance = comp, \MRAM_D[1]~I\, MRAM_D[1], UNI_Projektas, 1
instance = comp, \MRAM_D[2]~I\, MRAM_D[2], UNI_Projektas, 1
instance = comp, \MRAM_D[3]~I\, MRAM_D[3], UNI_Projektas, 1
instance = comp, \MRAM_D[4]~I\, MRAM_D[4], UNI_Projektas, 1
instance = comp, \MRAM_D[5]~I\, MRAM_D[5], UNI_Projektas, 1
instance = comp, \MRAM_D[6]~I\, MRAM_D[6], UNI_Projektas, 1
instance = comp, \MRAM_D[7]~I\, MRAM_D[7], UNI_Projektas, 1
instance = comp, \MRAM_D[8]~I\, MRAM_D[8], UNI_Projektas, 1
instance = comp, \MRAM_D[9]~I\, MRAM_D[9], UNI_Projektas, 1
instance = comp, \MRAM_D[10]~I\, MRAM_D[10], UNI_Projektas, 1
instance = comp, \MRAM_D[11]~I\, MRAM_D[11], UNI_Projektas, 1
instance = comp, \MRAM_D[12]~I\, MRAM_D[12], UNI_Projektas, 1
instance = comp, \MRAM_D[13]~I\, MRAM_D[13], UNI_Projektas, 1
instance = comp, \MRAM_D[14]~I\, MRAM_D[14], UNI_Projektas, 1
instance = comp, \MRAM_D[15]~I\, MRAM_D[15], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[7]~I\, ADC_BIT_A[7], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[6]~I\, ADC_BIT_A[6], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[5]~I\, ADC_BIT_A[5], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[4]~I\, ADC_BIT_A[4], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[3]~I\, ADC_BIT_A[3], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[2]~I\, ADC_BIT_A[2], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[1]~I\, ADC_BIT_A[1], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[0]~I\, ADC_BIT_A[0], UNI_Projektas, 1
