// Code your design here
module pipelined_multiplier (
    input clk,
    input [7:0] a, b,
    output reg [15:0] result
);
    reg [7:0] a_reg1, b_reg1, a_reg2, b_reg2;
    reg [15:0] partial1, partial2;

    always @(posedge clk) begin
        a_reg1 <= a;
        b_reg1 <= b;
        partial1 <= a_reg1 * b_reg1;
        a_reg2 <= a_reg1;
        b_reg2 <= b_reg1;
        partial2 <= partial1;
        result <= partial2;
    end
endmodule
