# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../project_6/project_6.srcs/sources_1/new/riscv_simple_datapath.sv" \
"../../../../project_7.srcs/sources_1/new/riscv_single_cycle.sv" \
"../../../../typepack.sv" \
"../../../../project_7.srcs/sim_2/imports/project_7/single_cycle_mem_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
