# FPGA-based UART Implementation

This repository contains a synthesizable UART module written in SystemVerilog. The design includes a configurable transmitter and receiver with support for standard 8N1 (8 data bits, no parity and 1 stop bit) framing and parameterized baud rate.
