Classic Timing Analyzer report for ReShynth
Thu Jan 27 16:59:04 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'Serck'
  8. Clock Setup: 'clk'
  9. Clock Setup: 'pclk'
 10. Clock Hold: 'pclk'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                            ; To                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.847 ns                                       ; HREF                                            ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; --         ; pclk     ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 28.787 ns                                      ; PixPararegbg[1]~reg0                            ; PixPararegbg[1]                                 ; pclk       ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 9.280 ns                                       ; Serck                                           ; Serot                                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 17.826 ns                                      ; VSYNC                                           ; PixPararegbg[0]~reg0                            ; --         ; pclk     ; 0            ;
; Clock Setup: 'pclk'          ; N/A                                      ; None          ; 111.72 MHz ( period = 8.951 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; pclk       ; pclk     ; 0            ;
; Clock Setup: 'Serck'         ; N/A                                      ; None          ; 149.75 MHz ( period = 6.678 ns )               ; transmittr:transmitter|ShftCount[0]             ; transmittr:transmitter|ShftCount[3]             ; Serck      ; Serck    ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clkdivider:clkdivider0|t_count[0]               ; clkdivider:clkdivider0|t_count[0]               ; clk        ; clk      ; 0            ;
; Clock Hold: 'pclk'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] ; PixPararegbg[6]~reg0                            ; pclk       ; pclk     ; 11           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                 ;                                                 ;            ;          ; 11           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM570T100C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Serck           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pclk            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; VSYNC           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Serck'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 149.75 MHz ( period = 6.678 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|ShftCount[3] ; Serck      ; Serck    ; None                        ; None                      ; 5.969 ns                ;
; N/A   ; 149.90 MHz ( period = 6.671 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|ShftCount[2] ; Serck      ; Serck    ; None                        ; None                      ; 5.962 ns                ;
; N/A   ; 156.89 MHz ( period = 6.374 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[8]   ; Serck      ; Serck    ; None                        ; None                      ; 5.665 ns                ;
; N/A   ; 156.94 MHz ( period = 6.372 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[10]  ; Serck      ; Serck    ; None                        ; None                      ; 5.663 ns                ;
; N/A   ; 156.94 MHz ( period = 6.372 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[11]  ; Serck      ; Serck    ; None                        ; None                      ; 5.663 ns                ;
; N/A   ; 156.96 MHz ( period = 6.371 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[7]   ; Serck      ; Serck    ; None                        ; None                      ; 5.662 ns                ;
; N/A   ; 156.96 MHz ( period = 6.371 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[9]   ; Serck      ; Serck    ; None                        ; None                      ; 5.662 ns                ;
; N/A   ; 157.04 MHz ( period = 6.368 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[6]   ; Serck      ; Serck    ; None                        ; None                      ; 5.659 ns                ;
; N/A   ; 157.13 MHz ( period = 6.364 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|ShftCount[3] ; Serck      ; Serck    ; None                        ; None                      ; 5.655 ns                ;
; N/A   ; 157.31 MHz ( period = 6.357 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|ShftCount[2] ; Serck      ; Serck    ; None                        ; None                      ; 5.648 ns                ;
; N/A   ; 162.81 MHz ( period = 6.142 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[8]   ; Serck      ; Serck    ; None                        ; None                      ; 5.433 ns                ;
; N/A   ; 162.87 MHz ( period = 6.140 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[10]  ; Serck      ; Serck    ; None                        ; None                      ; 5.431 ns                ;
; N/A   ; 162.87 MHz ( period = 6.140 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[11]  ; Serck      ; Serck    ; None                        ; None                      ; 5.431 ns                ;
; N/A   ; 162.89 MHz ( period = 6.139 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[7]   ; Serck      ; Serck    ; None                        ; None                      ; 5.430 ns                ;
; N/A   ; 162.89 MHz ( period = 6.139 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[9]   ; Serck      ; Serck    ; None                        ; None                      ; 5.430 ns                ;
; N/A   ; 162.97 MHz ( period = 6.136 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[6]   ; Serck      ; Serck    ; None                        ; None                      ; 5.427 ns                ;
; N/A   ; 171.56 MHz ( period = 5.829 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[8]   ; Serck      ; Serck    ; None                        ; None                      ; 5.120 ns                ;
; N/A   ; 171.61 MHz ( period = 5.827 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[10]  ; Serck      ; Serck    ; None                        ; None                      ; 5.118 ns                ;
; N/A   ; 171.61 MHz ( period = 5.827 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[11]  ; Serck      ; Serck    ; None                        ; None                      ; 5.118 ns                ;
; N/A   ; 171.64 MHz ( period = 5.826 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[7]   ; Serck      ; Serck    ; None                        ; None                      ; 5.117 ns                ;
; N/A   ; 171.64 MHz ( period = 5.826 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[9]   ; Serck      ; Serck    ; None                        ; None                      ; 5.117 ns                ;
; N/A   ; 171.73 MHz ( period = 5.823 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[6]   ; Serck      ; Serck    ; None                        ; None                      ; 5.114 ns                ;
; N/A   ; 173.37 MHz ( period = 5.768 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Endflg       ; Serck      ; Serck    ; None                        ; None                      ; 5.059 ns                ;
; N/A   ; 176.30 MHz ( period = 5.672 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[0]   ; Serck      ; Serck    ; None                        ; None                      ; 4.963 ns                ;
; N/A   ; 176.30 MHz ( period = 5.672 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Endflg       ; Serck      ; Serck    ; None                        ; None                      ; 4.963 ns                ;
; N/A   ; 182.98 MHz ( period = 5.465 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[8]   ; Serck      ; Serck    ; None                        ; None                      ; 4.756 ns                ;
; N/A   ; 183.05 MHz ( period = 5.463 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[10]  ; Serck      ; Serck    ; None                        ; None                      ; 4.754 ns                ;
; N/A   ; 183.05 MHz ( period = 5.463 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[11]  ; Serck      ; Serck    ; None                        ; None                      ; 4.754 ns                ;
; N/A   ; 183.08 MHz ( period = 5.462 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[7]   ; Serck      ; Serck    ; None                        ; None                      ; 4.753 ns                ;
; N/A   ; 183.08 MHz ( period = 5.462 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[9]   ; Serck      ; Serck    ; None                        ; None                      ; 4.753 ns                ;
; N/A   ; 183.18 MHz ( period = 5.459 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[6]   ; Serck      ; Serck    ; None                        ; None                      ; 4.750 ns                ;
; N/A   ; 183.82 MHz ( period = 5.440 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[0]   ; Serck      ; Serck    ; None                        ; None                      ; 4.731 ns                ;
; N/A   ; 183.82 MHz ( period = 5.440 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Endflg       ; Serck      ; Serck    ; None                        ; None                      ; 4.731 ns                ;
; N/A   ; 194.44 MHz ( period = 5.143 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Endflg       ; Serck      ; Serck    ; None                        ; None                      ; 4.434 ns                ;
; N/A   ; 195.05 MHz ( period = 5.127 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[0]   ; Serck      ; Serck    ; None                        ; None                      ; 4.418 ns                ;
; N/A   ; 209.95 MHz ( period = 4.763 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[0]   ; Serck      ; Serck    ; None                        ; None                      ; 4.054 ns                ;
; N/A   ; 213.08 MHz ( period = 4.693 ns )               ; transmittr:transmitter|Datareg[6]   ; transmittr:transmitter|Datareg[5]   ; Serck      ; Serck    ; None                        ; None                      ; 3.984 ns                ;
; N/A   ; 224.52 MHz ( period = 4.454 ns )               ; transmittr:transmitter|Datareg[1]   ; transmittr:transmitter|Datareg[0]   ; Serck      ; Serck    ; None                        ; None                      ; 3.745 ns                ;
; N/A   ; 240.04 MHz ( period = 4.166 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[3]   ; Serck      ; Serck    ; None                        ; None                      ; 3.457 ns                ;
; N/A   ; 240.15 MHz ( period = 4.164 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[4]   ; Serck      ; Serck    ; None                        ; None                      ; 3.455 ns                ;
; N/A   ; 240.21 MHz ( period = 4.163 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[2]   ; Serck      ; Serck    ; None                        ; None                      ; 3.454 ns                ;
; N/A   ; 240.91 MHz ( period = 4.151 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[1]   ; Serck      ; Serck    ; None                        ; None                      ; 3.442 ns                ;
; N/A   ; 240.96 MHz ( period = 4.150 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[5]   ; Serck      ; Serck    ; None                        ; None                      ; 3.441 ns                ;
; N/A   ; 254.19 MHz ( period = 3.934 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[3]   ; Serck      ; Serck    ; None                        ; None                      ; 3.225 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[4]   ; Serck      ; Serck    ; None                        ; None                      ; 3.223 ns                ;
; N/A   ; 254.39 MHz ( period = 3.931 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[2]   ; Serck      ; Serck    ; None                        ; None                      ; 3.222 ns                ;
; N/A   ; 255.17 MHz ( period = 3.919 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[1]   ; Serck      ; Serck    ; None                        ; None                      ; 3.210 ns                ;
; N/A   ; 255.23 MHz ( period = 3.918 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[5]   ; Serck      ; Serck    ; None                        ; None                      ; 3.209 ns                ;
; N/A   ; 274.27 MHz ( period = 3.646 ns )               ; transmittr:transmitter|Datareg[7]   ; transmittr:transmitter|Datareg[6]   ; Serck      ; Serck    ; None                        ; None                      ; 2.937 ns                ;
; N/A   ; 276.17 MHz ( period = 3.621 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[3]   ; Serck      ; Serck    ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[4]   ; Serck      ; Serck    ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 276.40 MHz ( period = 3.618 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[2]   ; Serck      ; Serck    ; None                        ; None                      ; 2.909 ns                ;
; N/A   ; 277.32 MHz ( period = 3.606 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[1]   ; Serck      ; Serck    ; None                        ; None                      ; 2.897 ns                ;
; N/A   ; 277.39 MHz ( period = 3.605 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[5]   ; Serck      ; Serck    ; None                        ; None                      ; 2.896 ns                ;
; N/A   ; 289.18 MHz ( period = 3.458 ns )               ; transmittr:transmitter|Datareg[5]   ; transmittr:transmitter|Datareg[4]   ; Serck      ; Serck    ; None                        ; None                      ; 2.749 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[3]   ; Serck      ; Serck    ; None                        ; None                      ; 2.548 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[4]   ; Serck      ; Serck    ; None                        ; None                      ; 2.546 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[2]   ; Serck      ; Serck    ; None                        ; None                      ; 2.545 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[1]   ; Serck      ; Serck    ; None                        ; None                      ; 2.533 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[5]   ; Serck      ; Serck    ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Endflg       ; transmittr:transmitter|Endflg       ; Serck      ; Serck    ; None                        ; None                      ; 2.476 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[3]   ; transmittr:transmitter|Datareg[2]   ; Serck      ; Serck    ; None                        ; None                      ; 2.164 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[9]   ; transmittr:transmitter|Datareg[8]   ; Serck      ; Serck    ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|ShftCount[2] ; Serck      ; Serck    ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|ShftCount[3] ; Serck      ; Serck    ; None                        ; None                      ; 2.119 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|ShftCount[1] ; Serck      ; Serck    ; None                        ; None                      ; 2.102 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[4]   ; transmittr:transmitter|Datareg[3]   ; Serck      ; Serck    ; None                        ; None                      ; 2.095 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[10]  ; transmittr:transmitter|Datareg[9]   ; Serck      ; Serck    ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[2]   ; transmittr:transmitter|Datareg[1]   ; Serck      ; Serck    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[11]  ; transmittr:transmitter|Datareg[10]  ; Serck      ; Serck    ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|ShftCount[3] ; Serck      ; Serck    ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|ShftCount[2] ; Serck      ; Serck    ; None                        ; None                      ; 1.797 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|ShftCount[1] ; Serck      ; Serck    ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|ShftCount[0] ; Serck      ; Serck    ; None                        ; None                      ; 1.780 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[8]   ; transmittr:transmitter|Datareg[7]   ; Serck      ; Serck    ; None                        ; None                      ; 1.762 ns                ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clkdivider:clkdivider0|t_count[0] ; clkdivider:clkdivider0|t_count[0] ; clk        ; clk      ; None                        ; None                      ; 1.511 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clkdivider:clkdivider0|t_count[1] ; clkdivider:clkdivider0|t_count[1] ; clk        ; clk      ; None                        ; None                      ; 1.503 ns                ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pclk'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                            ; To                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 111.72 MHz ( period = 8.951 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[8]  ; pclk       ; pclk     ; None                        ; None                      ; 8.242 ns                ;
; N/A   ; 111.72 MHz ( period = 8.951 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[0]  ; pclk       ; pclk     ; None                        ; None                      ; 8.242 ns                ;
; N/A   ; 111.72 MHz ( period = 8.951 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[7]  ; pclk       ; pclk     ; None                        ; None                      ; 8.242 ns                ;
; N/A   ; 111.72 MHz ( period = 8.951 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[4]  ; pclk       ; pclk     ; None                        ; None                      ; 8.242 ns                ;
; N/A   ; 111.72 MHz ( period = 8.951 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[6]  ; pclk       ; pclk     ; None                        ; None                      ; 8.242 ns                ;
; N/A   ; 111.72 MHz ( period = 8.951 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[5]  ; pclk       ; pclk     ; None                        ; None                      ; 8.242 ns                ;
; N/A   ; 111.72 MHz ( period = 8.951 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[3]  ; pclk       ; pclk     ; None                        ; None                      ; 8.242 ns                ;
; N/A   ; 111.72 MHz ( period = 8.951 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[2]  ; pclk       ; pclk     ; None                        ; None                      ; 8.242 ns                ;
; N/A   ; 111.72 MHz ( period = 8.951 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[1]  ; pclk       ; pclk     ; None                        ; None                      ; 8.242 ns                ;
; N/A   ; 118.26 MHz ( period = 8.456 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[8]  ; pclk       ; pclk     ; None                        ; None                      ; 7.747 ns                ;
; N/A   ; 118.26 MHz ( period = 8.456 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[0]  ; pclk       ; pclk     ; None                        ; None                      ; 7.747 ns                ;
; N/A   ; 118.26 MHz ( period = 8.456 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[7]  ; pclk       ; pclk     ; None                        ; None                      ; 7.747 ns                ;
; N/A   ; 118.26 MHz ( period = 8.456 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[4]  ; pclk       ; pclk     ; None                        ; None                      ; 7.747 ns                ;
; N/A   ; 118.26 MHz ( period = 8.456 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[6]  ; pclk       ; pclk     ; None                        ; None                      ; 7.747 ns                ;
; N/A   ; 118.26 MHz ( period = 8.456 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[5]  ; pclk       ; pclk     ; None                        ; None                      ; 7.747 ns                ;
; N/A   ; 118.26 MHz ( period = 8.456 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[3]  ; pclk       ; pclk     ; None                        ; None                      ; 7.747 ns                ;
; N/A   ; 118.26 MHz ( period = 8.456 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[2]  ; pclk       ; pclk     ; None                        ; None                      ; 7.747 ns                ;
; N/A   ; 118.26 MHz ( period = 8.456 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[1]  ; pclk       ; pclk     ; None                        ; None                      ; 7.747 ns                ;
; N/A   ; 119.42 MHz ( period = 8.374 ns )               ; InputLayer:ILE|Dtacutcmmit:DataCommit|redpx[2]  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[10] ; pclk       ; pclk     ; None                        ; None                      ; 3.478 ns                ;
; N/A   ; 166.69 MHz ( period = 5.999 ns )               ; Condholdbg                                      ; PixPararegbg[0]~reg0                             ; pclk       ; pclk     ; None                        ; None                      ; 3.768 ns                ;
; N/A   ; 166.69 MHz ( period = 5.999 ns )               ; Condholdbg                                      ; PixPararegbg[1]~reg0                             ; pclk       ; pclk     ; None                        ; None                      ; 3.768 ns                ;
; N/A   ; 166.69 MHz ( period = 5.999 ns )               ; Condholdbg                                      ; PixPararegbg[2]~reg0                             ; pclk       ; pclk     ; None                        ; None                      ; 3.768 ns                ;
; N/A   ; 166.69 MHz ( period = 5.999 ns )               ; Condholdbg                                      ; PixPararegbg[3]~reg0                             ; pclk       ; pclk     ; None                        ; None                      ; 3.768 ns                ;
; N/A   ; 166.69 MHz ( period = 5.999 ns )               ; Condholdbg                                      ; PixPararegbg[4]~reg0                             ; pclk       ; pclk     ; None                        ; None                      ; 3.768 ns                ;
; N/A   ; 218.25 MHz ( period = 4.582 ns )               ; cnnegensgbg[3]                                  ; cnnegensgbg[5]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.873 ns                ;
; N/A   ; 218.25 MHz ( period = 4.582 ns )               ; cnnegensgbg[3]                                  ; cnnegensgbg[6]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.873 ns                ;
; N/A   ; 218.25 MHz ( period = 4.582 ns )               ; cnnegensgbg[3]                                  ; cnnegensgbg[7]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.873 ns                ;
; N/A   ; 223.16 MHz ( period = 4.481 ns )               ; cnnegensgbg[0]                                  ; cnnegensgbg[5]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.772 ns                ;
; N/A   ; 223.16 MHz ( period = 4.481 ns )               ; cnnegensgbg[0]                                  ; cnnegensgbg[6]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.772 ns                ;
; N/A   ; 223.16 MHz ( period = 4.481 ns )               ; cnnegensgbg[0]                                  ; cnnegensgbg[7]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.772 ns                ;
; N/A   ; 227.69 MHz ( period = 4.392 ns )               ; InputLayer:ILE|Dtacutcmmit:DataCommit|redpx[0]  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[8]  ; pclk       ; pclk     ; None                        ; None                      ; 1.487 ns                ;
; N/A   ; 231.32 MHz ( period = 4.323 ns )               ; Condholdbg                                      ; PixPararegbg[5]~reg0                             ; pclk       ; pclk     ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; 231.32 MHz ( period = 4.323 ns )               ; Condholdbg                                      ; PixPararegbg[6]~reg0                             ; pclk       ; pclk     ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; 231.32 MHz ( period = 4.323 ns )               ; Condholdbg                                      ; PixPararegbg[7]~reg0                             ; pclk       ; pclk     ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; 231.32 MHz ( period = 4.323 ns )               ; Condholdbg                                      ; PixPararegbg[8]~reg0                             ; pclk       ; pclk     ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; 231.32 MHz ( period = 4.323 ns )               ; Condholdbg                                      ; PixPararegbg[9]~reg0                             ; pclk       ; pclk     ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; 231.32 MHz ( period = 4.323 ns )               ; Condholdbg                                      ; PixPararegbg[10]~reg0                            ; pclk       ; pclk     ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; 231.32 MHz ( period = 4.323 ns )               ; Condholdbg                                      ; PixPararegbg[11]~reg0                            ; pclk       ; pclk     ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; 231.96 MHz ( period = 4.311 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|Sig_En  ; pclk       ; pclk     ; None                        ; None                      ; 3.602 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; cnnegensgbg[1]                                  ; cnnegensgbg[5]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.541 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; cnnegensgbg[1]                                  ; cnnegensgbg[6]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.541 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; cnnegensgbg[1]                                  ; cnnegensgbg[7]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.541 ns                ;
; N/A   ; 235.85 MHz ( period = 4.240 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[8]  ; pclk       ; pclk     ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 235.85 MHz ( period = 4.240 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[7]  ; pclk       ; pclk     ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 235.85 MHz ( period = 4.240 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[6]  ; pclk       ; pclk     ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 235.85 MHz ( period = 4.240 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[5]  ; pclk       ; pclk     ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; InputLayer:ILE|TimingManager:timemanager|foo[8]  ; pclk       ; pclk     ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; InputLayer:ILE|TimingManager:timemanager|foo[7]  ; pclk       ; pclk     ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; InputLayer:ILE|TimingManager:timemanager|foo[6]  ; pclk       ; pclk     ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; InputLayer:ILE|TimingManager:timemanager|foo[5]  ; pclk       ; pclk     ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[8]  ; pclk       ; pclk     ; None                        ; None                      ; 3.409 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[7]  ; pclk       ; pclk     ; None                        ; None                      ; 3.409 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[6]  ; pclk       ; pclk     ; None                        ; None                      ; 3.409 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[5]  ; pclk       ; pclk     ; None                        ; None                      ; 3.409 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; cnnegensgbg[2]                                  ; cnnegensgbg[5]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.408 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; cnnegensgbg[2]                                  ; cnnegensgbg[6]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.408 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; cnnegensgbg[2]                                  ; cnnegensgbg[7]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.408 ns                ;
; N/A   ; 243.01 MHz ( period = 4.115 ns )               ; cnnegensgbg[3]                                  ; cnnegensgbg[4]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.406 ns                ;
; N/A   ; 246.06 MHz ( period = 4.064 ns )               ; cnnegensgbg[4]                                  ; cnnegensgbg[5]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 246.06 MHz ( period = 4.064 ns )               ; cnnegensgbg[4]                                  ; cnnegensgbg[6]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 246.06 MHz ( period = 4.064 ns )               ; cnnegensgbg[4]                                  ; cnnegensgbg[7]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; InputLayer:ILE|TimingManager:timemanager|foo[8]  ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; InputLayer:ILE|TimingManager:timemanager|foo[7]  ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; InputLayer:ILE|TimingManager:timemanager|foo[6]  ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; InputLayer:ILE|TimingManager:timemanager|foo[5]  ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; cnnegensgbg[0]                                  ; cnnegensgbg[4]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.305 ns                ;
; N/A   ; 250.88 MHz ( period = 3.986 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; InputLayer:ILE|TimingManager:timemanager|foo[8]  ; pclk       ; pclk     ; None                        ; None                      ; 3.277 ns                ;
; N/A   ; 256.87 MHz ( period = 3.893 ns )               ; cnnegensgbg[5]                                  ; cnnegensgbg[7]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.184 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; cnnegensgbg[0]                                  ; cnnegensgbg[3]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.182 ns                ;
; N/A   ; 257.40 MHz ( period = 3.885 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|Sig_En  ; pclk       ; pclk     ; None                        ; None                      ; 3.176 ns                ;
; N/A   ; 258.40 MHz ( period = 3.870 ns )               ; InputLayer:ILE|Dtacutcmmit:DataCommit|redpx[3]  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[11] ; pclk       ; pclk     ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; 258.80 MHz ( period = 3.864 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; InputLayer:ILE|TimingManager:timemanager|foo[8]  ; pclk       ; pclk     ; None                        ; None                      ; 3.155 ns                ;
; N/A   ; 258.87 MHz ( period = 3.863 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; InputLayer:ILE|TimingManager:timemanager|foo[7]  ; pclk       ; pclk     ; None                        ; None                      ; 3.154 ns                ;
; N/A   ; 259.07 MHz ( period = 3.860 ns )               ; InputLayer:ILE|Dtacutcmmit:DataCommit|redpx[1]  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[9]  ; pclk       ; pclk     ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; 264.34 MHz ( period = 3.783 ns )               ; cnnegensgbg[1]                                  ; cnnegensgbg[4]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 265.04 MHz ( period = 3.773 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[4]  ; pclk       ; pclk     ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 265.25 MHz ( period = 3.770 ns )               ; cnnegensgbg[5]                                  ; cnnegensgbg[6]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.061 ns                ;
; N/A   ; 265.25 MHz ( period = 3.770 ns )               ; cnnegensgbg[6]                                  ; cnnegensgbg[7]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.061 ns                ;
; N/A   ; 265.39 MHz ( period = 3.768 ns )               ; cnnegensgbg[0]                                  ; cnnegensgbg[2]                                   ; pclk       ; pclk     ; None                        ; None                      ; 3.059 ns                ;
; N/A   ; 267.31 MHz ( period = 3.741 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; InputLayer:ILE|TimingManager:timemanager|foo[7]  ; pclk       ; pclk     ; None                        ; None                      ; 3.032 ns                ;
; N/A   ; 267.38 MHz ( period = 3.740 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; InputLayer:ILE|TimingManager:timemanager|foo[6]  ; pclk       ; pclk     ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; InputLayer:ILE|TimingManager:timemanager|foo[4]  ; pclk       ; pclk     ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 273.22 MHz ( period = 3.660 ns )               ; cnnegensgbg[1]                                  ; cnnegensgbg[3]                                   ; pclk       ; pclk     ; None                        ; None                      ; 2.951 ns                ;
; N/A   ; 273.90 MHz ( period = 3.651 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[4]  ; pclk       ; pclk     ; None                        ; None                      ; 2.942 ns                ;
; N/A   ; 273.97 MHz ( period = 3.650 ns )               ; cnnegensgbg[2]                                  ; cnnegensgbg[4]                                   ; pclk       ; pclk     ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 273.97 MHz ( period = 3.650 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[3]  ; pclk       ; pclk     ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 282.73 MHz ( period = 3.537 ns )               ; cnnegensgbg[1]                                  ; cnnegensgbg[2]                                   ; pclk       ; pclk     ; None                        ; None                      ; 2.828 ns                ;
; N/A   ; 283.45 MHz ( period = 3.528 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[3]  ; pclk       ; pclk     ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; 283.53 MHz ( period = 3.527 ns )               ; cnnegensgbg[2]                                  ; cnnegensgbg[3]                                   ; pclk       ; pclk     ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 283.53 MHz ( period = 3.527 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[2]  ; pclk       ; pclk     ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; InputLayer:ILE|TimingManager:timemanager|foo[8]  ; pclk       ; pclk     ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; cnnegensgbg[3]                                  ; cnnegensgbg[3]                                   ; pclk       ; pclk     ; None                        ; None                      ; 2.450 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; cnnegensgbg[5]                                  ; cnnegensgbg[5]                                   ; pclk       ; pclk     ; None                        ; None                      ; 2.105 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; cnnegensgbg[6]                                  ; cnnegensgbg[6]                                   ; pclk       ; pclk     ; None                        ; None                      ; 2.105 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; cnnegensgbg[0]                                  ; cnnegensgbg[1]                                   ; pclk       ; pclk     ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; cnnegensgbg[4]                                  ; cnnegensgbg[4]                                   ; pclk       ; pclk     ; None                        ; None                      ; 2.094 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; InputLayer:ILE|TimingManager:timemanager|foo[4]  ; pclk       ; pclk     ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; InputLayer:ILE|TimingManager:timemanager|foo[6]  ; pclk       ; pclk     ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; InputLayer:ILE|TimingManager:timemanager|foo[5]  ; pclk       ; pclk     ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; InputLayer:ILE|TimingManager:timemanager|foo[3]  ; pclk       ; pclk     ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; cnnegensgbg[1]                                  ; cnnegensgbg[1]                                   ; pclk       ; pclk     ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[2]  ; pclk       ; pclk     ; None                        ; None                      ; 1.972 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; cnnegensgbg[2]                                  ; cnnegensgbg[2]                                   ; pclk       ; pclk     ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; cnnegensgbg[7]                                  ; cnnegensgbg[7]                                   ; pclk       ; pclk     ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[1]  ; pclk       ; pclk     ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; InputLayer:ILE|TimingManager:timemanager|foo[7]  ; pclk       ; pclk     ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; TEST3~reg0                                      ; TEST3~reg0                                       ; pclk       ; pclk     ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; cnnegensgbg[0]                                  ; cnnegensgbg[0]                                   ; pclk       ; pclk     ; None                        ; None                      ; 1.525 ns                ;
+-------+------------------------------------------------+-------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pclk'                                                                                                                                                                                                               ;
+------------------------------------------+--------------------------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                             ; To                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2]  ; PixPararegbg[6]~reg0  ; pclk       ; pclk     ; None                       ; None                       ; 2.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[4]  ; PixPararegbg[1]~reg0  ; pclk       ; pclk     ; None                       ; None                       ; 2.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[5]  ; PixPararegbg[4]~reg0  ; pclk       ; pclk     ; None                       ; None                       ; 3.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[1]  ; PixPararegbg[3]~reg0  ; pclk       ; pclk     ; None                       ; None                       ; 3.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[6]  ; PixPararegbg[7]~reg0  ; pclk       ; pclk     ; None                       ; None                       ; 3.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[10] ; PixPararegbg[8]~reg0  ; pclk       ; pclk     ; None                       ; None                       ; 3.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[11] ; PixPararegbg[11]~reg0 ; pclk       ; pclk     ; None                       ; None                       ; 3.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[3]  ; PixPararegbg[9]~reg0  ; pclk       ; pclk     ; None                       ; None                       ; 3.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[7]  ; PixPararegbg[10]~reg0 ; pclk       ; pclk     ; None                       ; None                       ; 3.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[8]  ; PixPararegbg[2]~reg0  ; pclk       ; pclk     ; None                       ; None                       ; 4.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[9]  ; PixPararegbg[5]~reg0  ; pclk       ; pclk     ; None                       ; None                       ; 4.480 ns                 ;
+------------------------------------------+--------------------------------------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                         ;
+-------+--------------+------------+------------+-------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                              ; To Clock ;
+-------+--------------+------------+------------+-------------------------------------------------+----------+
; N/A   ; None         ; 2.847 ns   ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; pclk     ;
; N/A   ; None         ; 2.847 ns   ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; pclk     ;
; N/A   ; None         ; 2.847 ns   ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; pclk     ;
; N/A   ; None         ; 2.847 ns   ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; pclk     ;
; N/A   ; None         ; 2.847 ns   ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; pclk     ;
; N/A   ; None         ; 2.847 ns   ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; pclk     ;
; N/A   ; None         ; 2.847 ns   ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; pclk     ;
; N/A   ; None         ; 2.847 ns   ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; pclk     ;
; N/A   ; None         ; 2.847 ns   ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; pclk     ;
; N/A   ; None         ; -0.118 ns  ; VSYNC      ; transmittr:transmitter|Datareg[0]               ; Serck    ;
; N/A   ; None         ; -1.733 ns  ; HREF       ; InputLayer:ILE|TimingManager:timemanager|Sig_En ; pclk     ;
; N/A   ; None         ; -6.215 ns  ; pixdata[7] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[7] ; pclk     ;
; N/A   ; None         ; -6.442 ns  ; pixdata[4] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[4] ; pclk     ;
; N/A   ; None         ; -6.474 ns  ; pixdata[0] ; InputLayer:ILE|Dtacutcmmit:DataCommit|redpx[0]  ; pclk     ;
; N/A   ; None         ; -6.684 ns  ; pixdata[6] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[6] ; pclk     ;
; N/A   ; None         ; -6.809 ns  ; pixdata[3] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[3] ; pclk     ;
; N/A   ; None         ; -6.968 ns  ; pixdata[2] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] ; pclk     ;
; N/A   ; None         ; -6.969 ns  ; pixdata[2] ; InputLayer:ILE|Dtacutcmmit:DataCommit|redpx[2]  ; pclk     ;
; N/A   ; None         ; -6.996 ns  ; pixdata[3] ; InputLayer:ILE|Dtacutcmmit:DataCommit|redpx[3]  ; pclk     ;
; N/A   ; None         ; -7.360 ns  ; pixdata[1] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[1] ; pclk     ;
; N/A   ; None         ; -7.368 ns  ; pixdata[1] ; InputLayer:ILE|Dtacutcmmit:DataCommit|redpx[1]  ; pclk     ;
; N/A   ; None         ; -7.584 ns  ; pixdata[5] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[5] ; pclk     ;
; N/A   ; None         ; -15.750 ns ; VSYNC      ; PixPararegbg[0]~reg0                            ; pclk     ;
+-------+--------------+------------+------------+-------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                  ;
+-------+--------------+------------+--------------------------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                             ; To               ; From Clock ;
+-------+--------------+------------+--------------------------------------------------+------------------+------------+
; N/A   ; None         ; 28.787 ns  ; PixPararegbg[1]~reg0                             ; PixPararegbg[1]  ; pclk       ;
; N/A   ; None         ; 28.533 ns  ; PixPararegbg[0]~reg0                             ; PixPararegbg[0]  ; pclk       ;
; N/A   ; None         ; 28.409 ns  ; PixPararegbg[3]~reg0                             ; PixPararegbg[3]  ; pclk       ;
; N/A   ; None         ; 28.300 ns  ; PixPararegbg[2]~reg0                             ; PixPararegbg[2]  ; pclk       ;
; N/A   ; None         ; 28.290 ns  ; PixPararegbg[4]~reg0                             ; PixPararegbg[4]  ; pclk       ;
; N/A   ; None         ; 28.102 ns  ; PixPararegbg[5]~reg0                             ; PixPararegbg[5]  ; pclk       ;
; N/A   ; None         ; 28.081 ns  ; PixPararegbg[6]~reg0                             ; PixPararegbg[6]  ; pclk       ;
; N/A   ; None         ; 28.078 ns  ; PixPararegbg[7]~reg0                             ; PixPararegbg[7]  ; pclk       ;
; N/A   ; None         ; 28.051 ns  ; PixPararegbg[11]~reg0                            ; PixPararegbg[11] ; pclk       ;
; N/A   ; None         ; 27.676 ns  ; PixPararegbg[8]~reg0                             ; PixPararegbg[8]  ; pclk       ;
; N/A   ; None         ; 27.567 ns  ; PixPararegbg[9]~reg0                             ; PixPararegbg[9]  ; pclk       ;
; N/A   ; None         ; 27.563 ns  ; PixPararegbg[10]~reg0                            ; PixPararegbg[10] ; pclk       ;
; N/A   ; None         ; 18.982 ns  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[7]  ; PixParaBus[10]   ; pclk       ;
; N/A   ; None         ; 18.958 ns  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[8]  ; PixParaBus[2]    ; pclk       ;
; N/A   ; None         ; 18.950 ns  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[3]  ; PixParaBus[9]    ; pclk       ;
; N/A   ; None         ; 18.942 ns  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[10] ; PixParaBus[8]    ; pclk       ;
; N/A   ; None         ; 18.913 ns  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[11] ; PixParaBus[11]   ; pclk       ;
; N/A   ; None         ; 18.450 ns  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[5]  ; PixParaBus[4]    ; pclk       ;
; N/A   ; None         ; 18.346 ns  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[4]  ; PixParaBus[1]    ; pclk       ;
; N/A   ; None         ; 18.340 ns  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[6]  ; PixParaBus[7]    ; pclk       ;
; N/A   ; None         ; 18.323 ns  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[9]  ; PixParaBus[5]    ; pclk       ;
; N/A   ; None         ; 18.308 ns  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2]  ; PixParaBus[6]    ; pclk       ;
; N/A   ; None         ; 17.946 ns  ; TEST3~reg0                                       ; TEST3            ; pclk       ;
; N/A   ; None         ; 17.704 ns  ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[1]  ; PixParaBus[3]    ; pclk       ;
; N/A   ; None         ; 14.374 ns  ; clkdivider:clkdivider0|t_count[1]                ; xclk             ; clk        ;
; N/A   ; None         ; 13.523 ns  ; InputLayer:ILE|TimingManager:timemanager|line[7] ; TEST2            ; VSYNC      ;
; N/A   ; None         ; 13.500 ns  ; InputLayer:ILE|TimingManager:timemanager|line[2] ; TEST2            ; VSYNC      ;
; N/A   ; None         ; 13.410 ns  ; InputLayer:ILE|TimingManager:timemanager|line[0] ; TEST2            ; VSYNC      ;
; N/A   ; None         ; 13.375 ns  ; InputLayer:ILE|TimingManager:timemanager|line[8] ; TEST2            ; VSYNC      ;
; N/A   ; None         ; 13.187 ns  ; InputLayer:ILE|TimingManager:timemanager|line[6] ; TEST2            ; VSYNC      ;
; N/A   ; None         ; 13.140 ns  ; transmittr:transmitter|Datareg[0]                ; Serot            ; Serck      ;
; N/A   ; None         ; 12.825 ns  ; InputLayer:ILE|TimingManager:timemanager|line[5] ; TEST2            ; VSYNC      ;
; N/A   ; None         ; 12.791 ns  ; InputLayer:ILE|TimingManager:timemanager|Sig_En  ; enasg            ; pclk       ;
; N/A   ; None         ; 12.591 ns  ; transmittr:transmitter|Endflg                    ; Serot            ; Serck      ;
; N/A   ; None         ; 12.547 ns  ; InputLayer:ILE|TimingManager:timemanager|line[3] ; TEST2            ; VSYNC      ;
; N/A   ; None         ; 12.412 ns  ; InputLayer:ILE|TimingManager:timemanager|line[4] ; TEST2            ; VSYNC      ;
; N/A   ; None         ; 12.223 ns  ; InputLayer:ILE|TimingManager:timemanager|line[1] ; TEST2            ; VSYNC      ;
+-------+--------------+------------+--------------------------------------------------+------------------+------------+


+--------------------------------------------------------------------------+
; tpd                                                                      ;
+-------+-------------------+-----------------+------------+---------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To            ;
+-------+-------------------+-----------------+------------+---------------+
; N/A   ; None              ; 9.280 ns        ; Serck      ; Serot         ;
; N/A   ; None              ; 7.395 ns        ; VSYNC      ; PixParaBus[0] ;
; N/A   ; None              ; 6.866 ns        ; pixdata[1] ; nData         ;
; N/A   ; None              ; 5.876 ns        ; VSYNC      ; NVSYNCbg      ;
; N/A   ; None              ; 4.879 ns        ; HREF       ; NREFbg        ;
+-------+-------------------+-----------------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                ;
+---------------+-------------+-----------+------------+-------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                              ; To Clock ;
+---------------+-------------+-----------+------------+-------------------------------------------------+----------+
; N/A           ; None        ; 17.826 ns ; VSYNC      ; PixPararegbg[0]~reg0                            ; pclk     ;
; N/A           ; None        ; 8.138 ns  ; pixdata[5] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[5] ; pclk     ;
; N/A           ; None        ; 7.922 ns  ; pixdata[1] ; InputLayer:ILE|Dtacutcmmit:DataCommit|redpx[1]  ; pclk     ;
; N/A           ; None        ; 7.914 ns  ; pixdata[1] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[1] ; pclk     ;
; N/A           ; None        ; 7.550 ns  ; pixdata[3] ; InputLayer:ILE|Dtacutcmmit:DataCommit|redpx[3]  ; pclk     ;
; N/A           ; None        ; 7.523 ns  ; pixdata[2] ; InputLayer:ILE|Dtacutcmmit:DataCommit|redpx[2]  ; pclk     ;
; N/A           ; None        ; 7.522 ns  ; pixdata[2] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2] ; pclk     ;
; N/A           ; None        ; 7.363 ns  ; pixdata[3] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[3] ; pclk     ;
; N/A           ; None        ; 7.238 ns  ; pixdata[6] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[6] ; pclk     ;
; N/A           ; None        ; 7.028 ns  ; pixdata[0] ; InputLayer:ILE|Dtacutcmmit:DataCommit|redpx[0]  ; pclk     ;
; N/A           ; None        ; 6.996 ns  ; pixdata[4] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[4] ; pclk     ;
; N/A           ; None        ; 6.769 ns  ; pixdata[7] ; InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[7] ; pclk     ;
; N/A           ; None        ; 2.287 ns  ; HREF       ; InputLayer:ILE|TimingManager:timemanager|Sig_En ; pclk     ;
; N/A           ; None        ; 0.672 ns  ; VSYNC      ; transmittr:transmitter|Datareg[0]               ; Serck    ;
; N/A           ; None        ; -2.293 ns ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; pclk     ;
; N/A           ; None        ; -2.293 ns ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; pclk     ;
; N/A           ; None        ; -2.293 ns ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; pclk     ;
; N/A           ; None        ; -2.293 ns ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; pclk     ;
; N/A           ; None        ; -2.293 ns ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; pclk     ;
; N/A           ; None        ; -2.293 ns ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; pclk     ;
; N/A           ; None        ; -2.293 ns ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; pclk     ;
; N/A           ; None        ; -2.293 ns ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; pclk     ;
; N/A           ; None        ; -2.293 ns ; HREF       ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; pclk     ;
+---------------+-------------+-----------+------------+-------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Thu Jan 27 16:59:03 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ReShynth -c ReShynth
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Serck" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "pclk" is an undefined clock
    Info: Assuming node "VSYNC" is an undefined clock
Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "cnnegensgbg[7]" as buffer
    Info: Detected ripple clock "cnnegensgbg[6]" as buffer
    Info: Detected ripple clock "cnnegensgbg[5]" as buffer
    Info: Detected ripple clock "cnnegensgbg[4]" as buffer
    Info: Detected ripple clock "cnnegensgbg[1]" as buffer
    Info: Detected ripple clock "cnnegensgbg[0]" as buffer
    Info: Detected gated clock "Equal0~0" as buffer
    Info: Detected gated clock "Equal0~1" as buffer
    Info: Detected ripple clock "cnnegensgbg[2]" as buffer
    Info: Detected ripple clock "cnnegensgbg[3]" as buffer
    Info: Detected gated clock "Equal0" as buffer
    Info: Detected ripple clock "InputLayer:ILE|TimingManager:timemanager|Sig_En" as buffer
    Info: Detected ripple clock "clkdivider:clkdivider0|t_count[0]" as buffer
Info: Clock "Serck" has Internal fmax of 149.75 MHz between source register "transmittr:transmitter|ShftCount[0]" and destination register "transmittr:transmitter|ShftCount[3]" (period= 6.678 ns)
    Info: + Longest register to register delay is 5.969 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y6_N6; Fanout = 4; REG Node = 'transmittr:transmitter|ShftCount[0]'
        Info: 2: + IC(2.418 ns) + CELL(0.511 ns) = 2.929 ns; Loc. = LC_X10_Y6_N7; Fanout = 3; COMB Node = 'transmittr:transmitter|Add0~0'
        Info: 3: + IC(2.449 ns) + CELL(0.591 ns) = 5.969 ns; Loc. = LC_X4_Y6_N3; Fanout = 4; REG Node = 'transmittr:transmitter|ShftCount[3]'
        Info: Total cell delay = 1.102 ns ( 18.46 % )
        Info: Total interconnect delay = 4.867 ns ( 81.54 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "Serck" to destination register is 6.275 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 18; CLK Node = 'Serck'
            Info: 2: + IC(4.225 ns) + CELL(0.918 ns) = 6.275 ns; Loc. = LC_X4_Y6_N3; Fanout = 4; REG Node = 'transmittr:transmitter|ShftCount[3]'
            Info: Total cell delay = 2.050 ns ( 32.67 % )
            Info: Total interconnect delay = 4.225 ns ( 67.33 % )
        Info: - Longest clock path from clock "Serck" to source register is 6.275 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 18; CLK Node = 'Serck'
            Info: 2: + IC(4.225 ns) + CELL(0.918 ns) = 6.275 ns; Loc. = LC_X4_Y6_N6; Fanout = 4; REG Node = 'transmittr:transmitter|ShftCount[0]'
            Info: Total cell delay = 2.050 ns ( 32.67 % )
            Info: Total interconnect delay = 4.225 ns ( 67.33 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "clk" Internal fmax is restricted to 304.04 MHz between source register "clkdivider:clkdivider0|t_count[0]" and destination register "clkdivider:clkdivider0|t_count[0]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.511 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y4_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0|t_count[0]'
            Info: 2: + IC(0.920 ns) + CELL(0.591 ns) = 1.511 ns; Loc. = LC_X12_Y4_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0|t_count[0]'
            Info: Total cell delay = 0.591 ns ( 39.11 % )
            Info: Total interconnect delay = 0.920 ns ( 60.89 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 5.556 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(3.475 ns) + CELL(0.918 ns) = 5.556 ns; Loc. = LC_X12_Y4_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0|t_count[0]'
                Info: Total cell delay = 2.081 ns ( 37.46 % )
                Info: Total interconnect delay = 3.475 ns ( 62.54 % )
            Info: - Longest clock path from clock "clk" to source register is 5.556 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(3.475 ns) + CELL(0.918 ns) = 5.556 ns; Loc. = LC_X12_Y4_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0|t_count[0]'
                Info: Total cell delay = 2.081 ns ( 37.46 % )
                Info: Total interconnect delay = 3.475 ns ( 62.54 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "pclk" has Internal fmax of 111.72 MHz between source register "InputLayer:ILE|TimingManager:timemanager|foo[0]" and destination register "InputLayer:ILE|TimingManager:timemanager|foo[8]" (period= 8.951 ns)
    Info: + Longest register to register delay is 8.242 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N0; Fanout = 5; REG Node = 'InputLayer:ILE|TimingManager:timemanager|foo[0]'
        Info: 2: + IC(2.775 ns) + CELL(0.511 ns) = 3.286 ns; Loc. = LC_X8_Y5_N1; Fanout = 1; COMB Node = 'InputLayer:ILE|TimingManager:timemanager|foo[0]~4'
        Info: 3: + IC(2.317 ns) + CELL(0.200 ns) = 5.803 ns; Loc. = LC_X4_Y7_N9; Fanout = 9; COMB Node = 'InputLayer:ILE|TimingManager:timemanager|foo[0]~5'
        Info: 4: + IC(0.679 ns) + CELL(1.760 ns) = 8.242 ns; Loc. = LC_X4_Y7_N8; Fanout = 3; REG Node = 'InputLayer:ILE|TimingManager:timemanager|foo[8]'
        Info: Total cell delay = 2.471 ns ( 29.98 % )
        Info: Total interconnect delay = 5.771 ns ( 70.02 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "pclk" to destination register is 7.487 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'
            Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X4_Y7_N8; Fanout = 3; REG Node = 'InputLayer:ILE|TimingManager:timemanager|foo[8]'
            Info: Total cell delay = 2.050 ns ( 27.38 % )
            Info: Total interconnect delay = 5.437 ns ( 72.62 % )
        Info: - Longest clock path from clock "pclk" to source register is 7.487 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'
            Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X4_Y7_N0; Fanout = 5; REG Node = 'InputLayer:ILE|TimingManager:timemanager|foo[0]'
            Info: Total cell delay = 2.050 ns ( 27.38 % )
            Info: Total interconnect delay = 5.437 ns ( 72.62 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: No valid register-to-register data paths exist for clock "VSYNC"
Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock "pclk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2]" and destination pin or register "PixPararegbg[6]~reg0" for clock "pclk" (Hold time is 7.335 ns)
    Info: + Largest clock skew is 9.762 ns
        Info: + Longest clock path from clock "pclk" to destination register is 22.913 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'
            Info: 2: + IC(5.437 ns) + CELL(1.294 ns) = 7.863 ns; Loc. = LC_X8_Y5_N8; Fanout = 27; REG Node = 'InputLayer:ILE|TimingManager:timemanager|Sig_En'
            Info: 3: + IC(4.370 ns) + CELL(1.294 ns) = 13.527 ns; Loc. = LC_X6_Y7_N5; Fanout = 4; REG Node = 'cnnegensgbg[5]'
            Info: 4: + IC(0.935 ns) + CELL(0.914 ns) = 15.376 ns; Loc. = LC_X6_Y7_N0; Fanout = 1; COMB Node = 'Equal0~1'
            Info: 5: + IC(2.502 ns) + CELL(0.511 ns) = 18.389 ns; Loc. = LC_X9_Y4_N2; Fanout = 13; COMB Node = 'Equal0'
            Info: 6: + IC(3.606 ns) + CELL(0.918 ns) = 22.913 ns; Loc. = LC_X3_Y5_N6; Fanout = 1; REG Node = 'PixPararegbg[6]~reg0'
            Info: Total cell delay = 6.063 ns ( 26.46 % )
            Info: Total interconnect delay = 16.850 ns ( 73.54 % )
        Info: - Shortest clock path from clock "pclk" to source register is 13.151 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'
            Info: 2: + IC(5.437 ns) + CELL(1.294 ns) = 7.863 ns; Loc. = LC_X8_Y5_N8; Fanout = 27; REG Node = 'InputLayer:ILE|TimingManager:timemanager|Sig_En'
            Info: 3: + IC(4.370 ns) + CELL(0.918 ns) = 13.151 ns; Loc. = LC_X3_Y6_N3; Fanout = 3; REG Node = 'InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2]'
            Info: Total cell delay = 3.344 ns ( 25.43 % )
            Info: Total interconnect delay = 9.807 ns ( 74.57 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 2.272 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N3; Fanout = 3; REG Node = 'InputLayer:ILE|Dtacutcmmit:DataCommit|popdta[2]'
        Info: 2: + IC(1.992 ns) + CELL(0.280 ns) = 2.272 ns; Loc. = LC_X3_Y5_N6; Fanout = 1; REG Node = 'PixPararegbg[6]~reg0'
        Info: Total cell delay = 0.280 ns ( 12.32 % )
        Info: Total interconnect delay = 1.992 ns ( 87.68 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "InputLayer:ILE|TimingManager:timemanager|foo[8]" (data pin = "HREF", clock pin = "pclk") is 2.847 ns
    Info: + Longest pin to register delay is 10.001 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 12; PIN Node = 'HREF'
        Info: 2: + IC(3.173 ns) + CELL(0.740 ns) = 5.045 ns; Loc. = LC_X8_Y5_N1; Fanout = 1; COMB Node = 'InputLayer:ILE|TimingManager:timemanager|foo[0]~4'
        Info: 3: + IC(2.317 ns) + CELL(0.200 ns) = 7.562 ns; Loc. = LC_X4_Y7_N9; Fanout = 9; COMB Node = 'InputLayer:ILE|TimingManager:timemanager|foo[0]~5'
        Info: 4: + IC(0.679 ns) + CELL(1.760 ns) = 10.001 ns; Loc. = LC_X4_Y7_N8; Fanout = 3; REG Node = 'InputLayer:ILE|TimingManager:timemanager|foo[8]'
        Info: Total cell delay = 3.832 ns ( 38.32 % )
        Info: Total interconnect delay = 6.169 ns ( 61.68 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "pclk" to destination register is 7.487 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'
        Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X4_Y7_N8; Fanout = 3; REG Node = 'InputLayer:ILE|TimingManager:timemanager|foo[8]'
        Info: Total cell delay = 2.050 ns ( 27.38 % )
        Info: Total interconnect delay = 5.437 ns ( 72.62 % )
Info: tco from clock "pclk" to destination pin "PixPararegbg[1]" through register "PixPararegbg[1]~reg0" is 28.787 ns
    Info: + Longest clock path from clock "pclk" to source register is 22.913 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'
        Info: 2: + IC(5.437 ns) + CELL(1.294 ns) = 7.863 ns; Loc. = LC_X8_Y5_N8; Fanout = 27; REG Node = 'InputLayer:ILE|TimingManager:timemanager|Sig_En'
        Info: 3: + IC(4.370 ns) + CELL(1.294 ns) = 13.527 ns; Loc. = LC_X6_Y7_N5; Fanout = 4; REG Node = 'cnnegensgbg[5]'
        Info: 4: + IC(0.935 ns) + CELL(0.914 ns) = 15.376 ns; Loc. = LC_X6_Y7_N0; Fanout = 1; COMB Node = 'Equal0~1'
        Info: 5: + IC(2.502 ns) + CELL(0.511 ns) = 18.389 ns; Loc. = LC_X9_Y4_N2; Fanout = 13; COMB Node = 'Equal0'
        Info: 6: + IC(3.606 ns) + CELL(0.918 ns) = 22.913 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'PixPararegbg[1]~reg0'
        Info: Total cell delay = 6.063 ns ( 26.46 % )
        Info: Total interconnect delay = 16.850 ns ( 73.54 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 5.498 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'PixPararegbg[1]~reg0'
        Info: 2: + IC(3.176 ns) + CELL(2.322 ns) = 5.498 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'PixPararegbg[1]'
        Info: Total cell delay = 2.322 ns ( 42.23 % )
        Info: Total interconnect delay = 3.176 ns ( 57.77 % )
Info: Longest tpd from source pin "Serck" to destination pin "Serot" is 9.280 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 18; CLK Node = 'Serck'
    Info: 2: + IC(2.791 ns) + CELL(0.511 ns) = 4.434 ns; Loc. = LC_X10_Y6_N4; Fanout = 1; COMB Node = 'transmittr:transmitter|SrialData~0'
    Info: 3: + IC(2.524 ns) + CELL(2.322 ns) = 9.280 ns; Loc. = PIN_61; Fanout = 0; PIN Node = 'Serot'
    Info: Total cell delay = 3.965 ns ( 42.73 % )
    Info: Total interconnect delay = 5.315 ns ( 57.27 % )
Info: th for register "PixPararegbg[0]~reg0" (data pin = "VSYNC", clock pin = "pclk") is 17.826 ns
    Info: + Longest clock path from clock "pclk" to destination register is 22.913 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'
        Info: 2: + IC(5.437 ns) + CELL(1.294 ns) = 7.863 ns; Loc. = LC_X8_Y5_N8; Fanout = 27; REG Node = 'InputLayer:ILE|TimingManager:timemanager|Sig_En'
        Info: 3: + IC(4.370 ns) + CELL(1.294 ns) = 13.527 ns; Loc. = LC_X6_Y7_N5; Fanout = 4; REG Node = 'cnnegensgbg[5]'
        Info: 4: + IC(0.935 ns) + CELL(0.914 ns) = 15.376 ns; Loc. = LC_X6_Y7_N0; Fanout = 1; COMB Node = 'Equal0~1'
        Info: 5: + IC(2.502 ns) + CELL(0.511 ns) = 18.389 ns; Loc. = LC_X9_Y4_N2; Fanout = 13; COMB Node = 'Equal0'
        Info: 6: + IC(3.606 ns) + CELL(0.918 ns) = 22.913 ns; Loc. = LC_X10_Y6_N5; Fanout = 1; REG Node = 'PixPararegbg[0]~reg0'
        Info: Total cell delay = 6.063 ns ( 26.46 % )
        Info: Total interconnect delay = 16.850 ns ( 73.54 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.308 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_6; Fanout = 13; CLK Node = 'VSYNC'
        Info: 2: + IC(3.896 ns) + CELL(0.280 ns) = 5.308 ns; Loc. = LC_X10_Y6_N5; Fanout = 1; REG Node = 'PixPararegbg[0]~reg0'
        Info: Total cell delay = 1.412 ns ( 26.60 % )
        Info: Total interconnect delay = 3.896 ns ( 73.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Thu Jan 27 16:59:04 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


