INFO: [VRFC 10-2263] Analyzing Verilog file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/add_mod_test_project/add_mod_test_project.sim/sim_1/synth/timing/xsim/adder_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular
INFO: [VRFC 10-311] analyzing module glbl
