# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab 5.srcs/sources_1/imports/Downloads/bcd.v" \
"../../../../Lab 5.srcs/sources_1/imports/Downloads/clkdiv.v" \
"../../../../Lab 5.srcs/sources_1/imports/Downloads/sevenseg.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
