<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf61.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_S_U"></a><a name="subkey_S_U"></a>sub <a href="../instruct32_hh/vc36.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>3</b></a> <a href="../instruct32_hh/vc5a.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_SUB.htm"><b>6</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_v_pen.htm"><b>7</b></a> <a href="../instruct32_hh/vc73.htm"><b>8</b></a> <a href="../instruct32_hh/vc72.htm"><b>9</b></a> <a href="../Pentium4_HH/Lips/lipslatency.htm"><b>10</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).htm"><b>11</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>12</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_stall.htm"><b>13</b></a> <a href="../xscinstruct_hh/SUB(4)_(Thumb).htm"><b>14</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).htm"><b>15</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).htm"><b>16</b></a> <a href="../PentiumM_HH/EventsB/partial_stall_cycles.htm"><b>17</b></a> <a href="../XScale_HH/LipsXSc/MAC.htm"><b>18</b></a> <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.htm"><b>19</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.htm"><b>20</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.htm"><b>21</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.htm"><b>22</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.htm"><b>23</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.htm"><b>24</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.htm"><b>25</b></a> <a href="../XScale_HH/LipsXSc/Saturated_Result_Penalty.htm"><b>26</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>27</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.htm"><b>28</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.htm"><b>29</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>30</b></a> <a href="../instruct64_hh/6400367.htm"><b>31</b></a> <a href="../instruct64_hh/6400366.htm"><b>32</b></a> <a href="../xscinstruct_hh/ADD(7)_(Thumb).htm"><b>33</b></a> <a href="../xscinstruct_hh/ADD(6)_(Thumb).htm"><b>34</b></a> <a href="../xscinstruct_hh/ADD(5)_(Thumb).htm"><b>35</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).htm"><b>36</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).htm"><b>37</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).htm"><b>38</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).htm"><b>39</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>40</b></a> <a href="../instruct64_hh/6400392.htm"><b>41</b></a> <a href="../instruct32_hh/vc284.htm"><b>42</b></a> <a href="../instruct32_hh/vc306.htm"><b>43</b></a> </nobr><br><nobr><a name="bm_S"></a>SUB <a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>1</b></a> <a href="../instruct32_hh/vc160.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc307.htm"><b>subpd</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc308.htm"><b>subps</b></a> <br><nobr><a name="bm_S"></a>subroutine <a href="../xscinstruct_hh/INST_STM(1).htm"><b>1</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/BLX(1)_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>7</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc309.htm"><b>subsd</b></a> <br><a name="bm_S"></a><a href="../instruct64_hh/6400372.htm"><b>subsequent</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc310.htm"><b>subss</b></a> <br><nobr><a name="bm_S"></a>subtract <a href="../xscinstruct_hh/INST_SUB.htm"><b>1</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).htm"><b>5</b></a> <a href="../instruct32_hh/vc262.htm"><b>6</b></a> <a href="../instruct32_hh/vc260.htm"><b>7</b></a> </nobr><br><a name="bm_S"></a><a href="../xscinstruct_hh/INST_STR.htm"><b>subtracted</b></a> <br><nobr><a name="bm_S"></a>sum <a href="../instruct32_hh/vc230.htm"><b>1</b></a> <a href="../instruct64_hh/6400369.htm"><b>2</b></a> <a href="../instruct64_hh/6400368.htm"><b>3</b></a> <a href="../instruct32_hh/vc250.htm"><b>4</b></a> <a href="../instruct64_hh/6400411.htm"><b>5</b></a> </nobr><br><nobr><a name="bm_S"></a>support <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/intrins_api.htm"><b>2</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_first-level_cache_load_misses.htm"><b>3</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_second-level_cache_load_misses.htm"><b>4</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_first-level_cache_load_misses.htm"><b>5</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_second-level_cache_load_misses.htm"><b>6</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc311.htm"><b>supported</b></a> <br><a name="bms_S_W"></a><a name="subkey_S_W"></a><a href="../instruct64_hh/6400154.htm"><b>SW</b></a> <br><a name="bm_S"></a><a href="../Pentium4_HH/Events4/reads_non-prefetch_full_(bsq).htm"><b>sw</b></a> <br><a name="bm_S"></a><a href="../XScale_HH/XscEvents/PC_Software_Changes_(0xd).htm"><b>sw_pc_changes</b></a> <br><nobr><a name="bm_S"></a>swa <a href="../instruct64_hh/fnma_-_floating-point_negative_multiply_add.htm"><b>1</b></a> <a href="../instruct64_hh/fms-floating-point_multiply_subtract.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>swap <a href="../instruct32_hh/vc37.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>swap_form <a href="../instruct64_hh/6400264.htm"><b>1</b></a> <a href="../instruct64_hh/6400263.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>swap_nl_form <a href="../instruct64_hh/6400264.htm"><b>1</b></a> <a href="../instruct64_hh/6400263.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>swap_nr_form <a href="../instruct64_hh/6400264.htm"><b>1</b></a> <a href="../instruct64_hh/6400263.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>swi <a href="../xscinstruct_hh/INST_SWI.htm"><b>1</b></a> <a href="../xscinstruct_hh/SWI_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>3</b></a> <a href="../XScale_HH/XscEvents/PC_Software_Changes_(0xd).htm"><b>4</b></a> </nobr><br><a name="bm_S"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>SWI</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc26.htm"><b>SWITCH</b></a> <br><nobr><a name="bm_S"></a>switch <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../PentiumM_HH/EventsB/indirect_branch_instructions_executed.htm"><b>2</b></a> <a href="../instruct64_hh/brl-operation.htm"><b>3</b></a> <a href="../instruct32_hh/vc143.htm"><b>4</b></a> <a href="../instruct32_hh/vc140.htm"><b>5</b></a> <a href="../instruct32_hh/vc145.htm"><b>6</b></a> <a href="../instruct64_hh/6400299.htm"><b>7</b></a> <a href="../instruct64_hh/6400309.htm"><b>8</b></a> <a href="../instruct64_hh/6400377.htm"><b>9</b></a> <a href="../instruct64_hh/6400375.htm"><b>10</b></a> <a href="../instruct64_hh/6400154.htm"><b>11</b></a> <a href="../instruct64_hh/6400164.htm"><b>12</b></a> <a href="../instruct64_hh/6400162.htm"><b>13</b></a> <a href="../instruct64_hh/6400186.htm"><b>14</b></a> </nobr><br><nobr><a name="bm_S"></a>SWP <a href="../ht_index.htm"><b>1</b></a> <a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>swp <a href="../xscinstruct_hh/INST_SWPB.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>2</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.htm"><b>3</b></a> <a href="../XScale_HH/LipsXSc/SWP_Penalty.htm"><b>4</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>5</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.htm"><b>6</b></a> <a href="../XScale_HH/XscEvents/Data_TLB_Miss_(0x4).htm"><b>7</b></a> <a href="../XScale_HH/XscEvents/Data_Cache_Access_(0xa).htm"><b>8</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>9</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>10</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>11</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>12</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>13</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>14</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>15</b></a> </nobr><br><nobr><a name="bm_S"></a>SWPB <a href="../ht_index.htm"><b>1</b></a> <a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>swpb <a href="../xscinstruct_hh/INST_SWPB.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>2</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.htm"><b>3</b></a> <a href="../XScale_HH/LipsXSc/SWP_Penalty.htm"><b>4</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>5</b></a> <a href="../XScale_HH/XscEvents/Data_TLB_Miss_(0x4).htm"><b>6</b></a> <a href="../XScale_HH/XscEvents/Data_Cache_Access_(0xa).htm"><b>7</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>8</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>9</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>10</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>11</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>12</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>13</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>14</b></a> </nobr><br><a name="bm_S"></a><a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>swpgtb</b></a> <br><a name="bm_S"></a><a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>swphib</b></a> <br><a name="bm_S"></a><a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>swpltb</b></a> <br><a name="bm_S"></a><a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.htm"><b>swpvcb</b></a> <br><nobr><a name="bms_S_X"></a><a name="subkey_S_X"></a>sxt <a href="../instruct64_hh/6400371.htm"><b>1</b></a> <a href="../instruct64_hh/6400370.htm"><b>2</b></a> <a href="../instruct64_hh/6400394.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>sxt_l_form <a href="../instruct64_hh/6400266.htm"><b>1</b></a> <a href="../instruct64_hh/6400265.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_S"></a>sxt_r_form <a href="../instruct64_hh/6400266.htm"><b>1</b></a> <a href="../instruct64_hh/6400265.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct64_hh/6400370.htm"><b>sxtxsz</b></a> <br><a name="bms_S_Y"></a><a name="subkey_S_Y"></a><a href="../ht_index.htm"><b>SYLL_NOT_DISPERSED</b></a> <br><nobr><a name="bm_S"></a><a name="subkey_S_Y"></a>syll_not_dispersed <a href="../Itanium2_HH/Events642/syll_overcount.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/syll_not_dispersed.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/about_instruction_dispersal_events.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>syll_overcount <a href="../Itanium2_HH/Events642/syll_overcount.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/about_instruction_dispersal_events.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../ht_index.htm"><b>SYLL_OVERCOUNT</b></a> <br><nobr><a name="bm_S"></a>sync <a href="../instruct64_hh/6400493.htm"><b>1</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_cancels1.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/l2_force_recirc.html"><b>3</b></a> <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.htm"><b>4</b></a> <a href="../instruct64_hh/6400360.htm"><b>5</b></a> <a href="../instruct64_hh/6400373.htm"><b>6</b></a> <a href="../instruct64_hh/6400372.htm"><b>7</b></a> <a href="../instruct64_hh/6400428.htm"><b>8</b></a> <a href="../instruct64_hh/6400183.htm"><b>9</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct64_hh/6400372.htm"><b>synchronized</b></a> <br><a name="bm_S"></a><a href="../Itanium2_HH/Events642/L2_REFERENCES.html"><b>synci</b></a> <br><a name="bm_S"></a><a href="../Itanium2_HH/Events642/L2_REFERENCES.html"><b>syncia</b></a> <br><nobr><a name="bm_S"></a>sysenter <a href="../instruct32_hh/vc46.htm"><b>1</b></a> <a href="../instruct32_hh/vc312.htm"><b>2</b></a> <a href="../instruct32_hh/vc311.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>sysenter_cs_msr <a href="../instruct32_hh/vc312.htm"><b>1</b></a> <a href="../instruct32_hh/vc311.htm"><b>2</b></a> </nobr><br><a name="bm_S"></a><a href="../instruct32_hh/vc311.htm"><b>sysenter_eip_msr</b></a> <br><a name="bm_S"></a><a href="../instruct32_hh/vc311.htm"><b>sysenter_esp_msr</b></a> <br><nobr><a name="bm_S"></a>sysexit <a href="../instruct32_hh/vc46.htm"><b>1</b></a> <a href="../instruct32_hh/vc312.htm"><b>2</b></a> <a href="../instruct32_hh/vc311.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_S"></a>system <a href="../instruct32_hh/vc321.htm"><b>1</b></a> <a href="../xscinstruct_hh/SWI_(Thumb).htm"><b>2</b></a> <a href="../instruct64_hh/6400154.htm"><b>3</b></a> <a href="../instruct32_hh/vc311.htm"><b>4</b></a> </nobr><br><nobr><a name="bms_S_Z"></a><a name="subkey_S_Z"></a>sz <a href="../instruct64_hh/6400279.htm"><b>1</b></a> <a href="../instruct64_hh/6400278.htm"><b>2</b></a> <a href="../instruct64_hh/6400273.htm"><b>3</b></a> <a href="../instruct64_hh/6400363.htm"><b>4</b></a> <a href="../instruct64_hh/6400362.htm"><b>5</b></a> <a href="../instruct64_hh/6400381.htm"><b>6</b></a> <a href="../instruct64_hh/6400380.htm"><b>7</b></a> <a href="../instruct64_hh/6400166.htm"><b>8</b></a> <a href="../instruct64_hh/6400165.htm"><b>9</b></a> </nobr><br>
<br><br>
<a name="bm_T"></a><a name="subkey_T"></a><a href="../ht_index.htm"><b>T</b></a> <br><nobr><a name="bm_T"></a>t <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MCRR.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MCR.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRT.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>10</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>13</b></a> <a href="../ht_index.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_QSUB.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_ORR.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_MVN.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_MUL.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_MRS.htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>25</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>26</b></a> <a href="../xscinstruct_hh/INST_MOV.htm"><b>27</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>28</b></a> <a href="../instruct32_hh/intrins_api.htm"><b>29</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>30</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>31</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>32</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>33</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>34</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>35</b></a> <a href="../xscinstruct_hh/INST_SMULW.htm"><b>36</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>37</b></a> <a href="../xscinstruct_hh/INST_SMUL.htm"><b>38</b></a> <a href="../xscinstruct_hh/INST_SMLAW.htm"><b>39</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>40</b></a> <a href="../xscinstruct_hh/INST_SMLAL.htm"><b>41</b></a> <a href="../xscinstruct_hh/INST_SMLA.htm"><b>42</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>43</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>44</b></a> <a href="../xscinstruct_hh/INST_RSB.htm"><b>45</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).htm"><b>46</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>47</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).htm"><b>48</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>49</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>50</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>51</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>52</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>53</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>54</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>55</b></a> <a href="../xscinstruct_hh/INST_SWI.htm"><b>56</b></a> <a href="../xscinstruct_hh/INST_SUB.htm"><b>57</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>58</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>59</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>60</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).htm"><b>61</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).htm"><b>62</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>63</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).htm"><b>64</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).htm"><b>65</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).htm"><b>66</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).htm"><b>67</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).htm"><b>68</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).htm"><b>69</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>70</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>71</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>72</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>73</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>74</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>75</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).htm"><b>76</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).htm"><b>77</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>78</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>79</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>80</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>81</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).htm"><b>82</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>83</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>84</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>85</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>86</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).htm"><b>87</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>88</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>89</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).htm"><b>90</b></a> <a href="../xscinstruct_hh/notational_conventions.htm"><b>91</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).htm"><b>92</b></a> <a href="../xscinstruct_hh/TMIAPH.htm"><b>93</b></a> <a href="../xscinstruct_hh/TMIA.htm"><b>94</b></a> <a href="../xscinstruct_hh/SWI_(Thumb).htm"><b>95</b></a> <a href="../xscinstruct_hh/SUB(4)_(Thumb).htm"><b>96</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).htm"><b>97</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).htm"><b>98</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>99</b></a> <a href="../xscinstruct_hh/ADD(7)_(Thumb).htm"><b>100</b></a> <a href="../xscinstruct_hh/ADD(6)_(Thumb).htm"><b>101</b></a> <a href="../xscinstruct_hh/ADD(5)_(Thumb).htm"><b>102</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).htm"><b>103</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).htm"><b>104</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).htm"><b>105</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).htm"><b>106</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>107</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>108</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).htm"><b>109</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).htm"><b>110</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>111</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).htm"><b>112</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).htm"><b>113</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>114</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>115</b></a> <a href="../xscinstruct_hh/BLX(1)_(Thumb).htm"><b>116</b></a> <a href="../xscinstruct_hh/BKPT_(Thumb).htm"><b>117</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).htm"><b>118</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>119</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>120</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).htm"><b>121</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).htm"><b>122</b></a> <a href="../xscinstruct_hh/AND_(Thumb).htm"><b>123</b></a> <a href="../instruct64_hh/6400171.htm"><b>124</b></a> <a href="../instruct64_hh/6400169.htm"><b>125</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>126</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>127</b></a> <a href="../xscinstruct_hh/INST_EOR.htm"><b>128</b></a> <a href="../xscinstruct_hh/INST_CMP.htm"><b>129</b></a> <a href="../xscinstruct_hh/INST_CMN.htm"><b>130</b></a> <a href="../xscinstruct_hh/INST_CLZ.htm"><b>131</b></a> <a href="../xscinstruct_hh/INST_CDP.htm"><b>132</b></a> <a href="../xscinstruct_hh/INST_BX.htm"><b>133</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>134</b></a> <a href="../xscinstruct_hh/INST_BLX(1).htm"><b>135</b></a> <a href="../xscinstruct_hh/INST_BKPT.htm"><b>136</b></a> <a href="../xscinstruct_hh/INST_BIC.htm"><b>137</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>138</b></a> <a href="../xscinstruct_hh/INST_AND.htm"><b>139</b></a> <a href="../xscinstruct_hh/INST_ADD.htm"><b>140</b></a> <a href="../xscinstruct_hh/inst_adc.htm"><b>141</b></a> </nobr><br><nobr><a name="bms_T_{"></a><a name="subkey_T_{"></a>t0 <a href="../instruct32_hh/vc249.htm"><b>1</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>2</b></a> </nobr><br><a name="bm_T"></a><a href="../ht_index.htm"><b>T1</b></a> <br><nobr><a name="bm_T"></a>t1 <a href="../PentiumM_HH/EventsB/ev3_097.htm"><b>1</b></a> <a href="../PentiumM_HH/EventsB/sse_prefetch_weakly-ordered_instructions_missing_all_caches_prefetch_t1.htm"><b>2</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/processor_utilization_(self-only).htm"><b>3</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/processor_utilization.htm"><b>4</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/parallel_activity_(self-only).htm"><b>5</b></a> <a href="../instruct32_hh/vc249.htm"><b>6</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>7</b></a> </nobr><br><nobr><a name="bm_T"></a>t12 <a href="../Itanium2_HH/AdviceIPF2_HH/processor_utilization_(self-only).htm"><b>1</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/processor_utilization.htm"><b>2</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/parallel_activity_(self-only).htm"><b>3</b></a> </nobr><br><a name="bm_T"></a><a href="../ht_index.htm"><b>T2</b></a> <br><nobr><a name="bm_T"></a>t2 <a href="../PentiumM_HH/EventsB/ev3_098.htm"><b>1</b></a> <a href="../PentiumM_HH/EventsB/sse_prefetch_weakly-ordered_instructions_missing_all_caches_prefetch_t2.htm"><b>2</b></a> <a href="../instruct32_hh/vc249.htm"><b>3</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_T"></a>t3 <a href="../Itanium2_HH/AdviceIPF2_HH/processor_utilization_(self-only).htm"><b>1</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/processor_utilization.htm"><b>2</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/parallel_activity_(self-only).htm"><b>3</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>4</b></a> </nobr><br><a name="bm_T"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>t4</b></a> <br><a name="bm_T"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>t5</b></a> <br><nobr><a name="bm_T"></a>t6 <a href="../Itanium2_HH/AdviceIPF2_HH/processor_utilization_(self-only).htm"><b>1</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/processor_utilization.htm"><b>2</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/parallel_activity_(self-only).htm"><b>3</b></a> </nobr><br><nobr><a name="bm_T"></a>t7 <a href="../Itanium2_HH/AdviceIPF2_HH/processor_utilization_(self-only).htm"><b>1</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/processor_utilization.htm"><b>2</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/parallel_activity_(self-only).htm"><b>3</b></a> </nobr><br><nobr><a name="bm_T"></a>t9 <a href="../Itanium2_HH/AdviceIPF2_HH/processor_utilization_(self-only).htm"><b>1</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/processor_utilization.htm"><b>2</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/parallel_activity_(self-only).htm"><b>3</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf63.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

