<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Dec 03 11:45:53 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     PWM_Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets Clk]
            674 items scored, 674 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.919ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \ButtonX/BtnPathGen[1].Deb/cCounter__i10  (from Clk +)
   Destination:    FD1P3AX    SP             \ButtonX/BtnPathGen[1].Deb/cSigOut_21  (to Clk +)

   Delay:                   6.683ns  (36.0% logic, 64.0% route), 6 logic levels.

 Constraint Details:

      6.683ns data_path \ButtonX/BtnPathGen[1].Deb/cCounter__i10 to \ButtonX/BtnPathGen[1].Deb/cSigOut_21 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 1.919ns

 Path Details: \ButtonX/BtnPathGen[1].Deb/cCounter__i10 to \ButtonX/BtnPathGen[1].Deb/cSigOut_21

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \ButtonX/BtnPathGen[1].Deb/cCounter__i10 (from Clk)
Route         2   e 0.838                                  \ButtonX/BtnPathGen[1].Deb/cCounter[10]
LUT4        ---     0.408              B to Z              \ButtonX/BtnPathGen[1].Deb/i1_2_lut
Route         2   e 0.798                                  \ButtonX/BtnPathGen[1].Deb/n3193
LUT4        ---     0.408              A to Z              \ButtonX/BtnPathGen[1].Deb/i6_4_lut
Route         1   e 0.660                                  \ButtonX/BtnPathGen[1].Deb/n3195
LUT4        ---     0.408              B to Z              \ButtonX/BtnPathGen[1].Deb/i2064_4_lut
Route         1   e 0.660                                  \ButtonX/BtnPathGen[1].Deb/n3208
LUT4        ---     0.408              B to Z              \ButtonX/BtnPathGen[1].Deb/i3_4_lut
Route         1   e 0.660                                  \ButtonX/BtnPathGen[1].Deb/n3103
LUT4        ---     0.408              A to Z              \ButtonX/BtnPathGen[1].Deb/i1_4_lut
Route         1   e 0.660                                  \ButtonX/BtnPathGen[1].Deb/cSigOut_N_175
                  --------
                    6.683  (36.0% logic, 64.0% route), 6 logic levels.


Error:  The following path violates requirements by 1.919ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \ButtonX/BtnPathGen[1].Deb/cCounter__i8  (from Clk +)
   Destination:    FD1P3AX    SP             \ButtonX/BtnPathGen[1].Deb/cSigOut_21  (to Clk +)

   Delay:                   6.683ns  (36.0% logic, 64.0% route), 6 logic levels.

 Constraint Details:

      6.683ns data_path \ButtonX/BtnPathGen[1].Deb/cCounter__i8 to \ButtonX/BtnPathGen[1].Deb/cSigOut_21 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 1.919ns

 Path Details: \ButtonX/BtnPathGen[1].Deb/cCounter__i8 to \ButtonX/BtnPathGen[1].Deb/cSigOut_21

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \ButtonX/BtnPathGen[1].Deb/cCounter__i8 (from Clk)
Route         2   e 0.838                                  \ButtonX/BtnPathGen[1].Deb/cCounter[8]
LUT4        ---     0.408              A to Z              \ButtonX/BtnPathGen[1].Deb/i1_2_lut
Route         2   e 0.798                                  \ButtonX/BtnPathGen[1].Deb/n3193
LUT4        ---     0.408              A to Z              \ButtonX/BtnPathGen[1].Deb/i6_4_lut
Route         1   e 0.660                                  \ButtonX/BtnPathGen[1].Deb/n3195
LUT4        ---     0.408              B to Z              \ButtonX/BtnPathGen[1].Deb/i2064_4_lut
Route         1   e 0.660                                  \ButtonX/BtnPathGen[1].Deb/n3208
LUT4        ---     0.408              B to Z              \ButtonX/BtnPathGen[1].Deb/i3_4_lut
Route         1   e 0.660                                  \ButtonX/BtnPathGen[1].Deb/n3103
LUT4        ---     0.408              A to Z              \ButtonX/BtnPathGen[1].Deb/i1_4_lut
Route         1   e 0.660                                  \ButtonX/BtnPathGen[1].Deb/cSigOut_N_175
                  --------
                    6.683  (36.0% logic, 64.0% route), 6 logic levels.


Error:  The following path violates requirements by 1.862ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \ButtonX/BtnPathGen[1].Deb/cCounter__i13  (from Clk +)
   Destination:    FD1P3AX    SP             \ButtonX/BtnPathGen[1].Deb/cSigOut_21  (to Clk +)

   Delay:                   6.626ns  (36.3% logic, 63.7% route), 6 logic levels.

 Constraint Details:

      6.626ns data_path \ButtonX/BtnPathGen[1].Deb/cCounter__i13 to \ButtonX/BtnPathGen[1].Deb/cSigOut_21 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 1.862ns

 Path Details: \ButtonX/BtnPathGen[1].Deb/cCounter__i13 to \ButtonX/BtnPathGen[1].Deb/cSigOut_21

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \ButtonX/BtnPathGen[1].Deb/cCounter__i13 (from Clk)
Route         3   e 0.919                                  \ButtonX/BtnPathGen[1].Deb/cCounter[13]
LUT4        ---     0.408              C to Z              \ButtonX/BtnPathGen[1].Deb/i5_4_lut
Route         1   e 0.660                                  \ButtonX/BtnPathGen[1].Deb/n12_adj_199
LUT4        ---     0.408              B to Z              \ButtonX/BtnPathGen[1].Deb/i6_4_lut
Route         1   e 0.660                                  \ButtonX/BtnPathGen[1].Deb/n3195
LUT4        ---     0.408              B to Z              \ButtonX/BtnPathGen[1].Deb/i2064_4_lut
Route         1   e 0.660                                  \ButtonX/BtnPathGen[1].Deb/n3208
LUT4        ---     0.408              B to Z              \ButtonX/BtnPathGen[1].Deb/i3_4_lut
Route         1   e 0.660                                  \ButtonX/BtnPathGen[1].Deb/n3103
LUT4        ---     0.408              A to Z              \ButtonX/BtnPathGen[1].Deb/i1_4_lut
Route         1   e 0.660                                  \ButtonX/BtnPathGen[1].Deb/cSigOut_N_175
                  --------
                    6.626  (36.3% logic, 63.7% route), 6 logic levels.

Warning: 6.919 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets Clk]                     |     5.000 ns|     6.919 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\ButtonX/BtnPathGen[2].Deb/Clk_enable_42|      20|     240|     35.61%
                                        |        |        |
\ButtonX/BtnPathGen[2].Deb/n3165        |       1|     240|     35.61%
                                        |        |        |
\ButtonX/BtnPathGen[0].Deb/Clk_enable_64|      20|     200|     29.67%
                                        |        |        |
\ButtonX/BtnPathGen[0].Deb/n3171        |       1|     200|     29.67%
                                        |        |        |
\ButtonX/BtnPathGen[1].Deb/Clk_enable_23|      20|     200|     29.67%
                                        |        |        |
\ButtonX/BtnPathGen[1].Deb/n3168        |       1|     200|     29.67%
                                        |        |        |
\ButtonX/BtnPathGen[0].Deb/n3188        |       1|     140|     20.77%
                                        |        |        |
\ButtonX/BtnPathGen[1].Deb/n3180        |       1|     140|     20.77%
                                        |        |        |
\ButtonX/BtnPathGen[2].Deb/n3162        |       1|     100|     14.84%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 674  Score: 569146

Constraints cover  1785 paths, 231 nets, and 581 connections (94.6% coverage)


Peak memory: 77127680 bytes, TRCE: 1556480 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
