      Lattice Mapping Report File for Design Module 'spin_clock_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 1.1.0.165.1
Mapped on: Tue Sep 03 03:59:26 2019

Design Information
------------------

Command line:   map spin_clock_impl_1_syn.udb
     C:/development/FPGA/spin_clock_ice/device.pdc -o spin_clock_impl_1.udb -gui

Design Summary
--------------

   Number of slice registers: 814 out of  5280 (15%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           4927 out of  5280 (93%)
      Number of logic LUT4s:             4460
      Number of inserted feedthru LUT4s: 127
      Number of replicated LUT4s:          2
      Number of ripple logic:            169 (338 LUT4s)
   Number of IO sites used:   17 out of 39 (44%)
      Number of IO sites used for general PIOs: 17
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 17 out of 36 (47%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             16 out of 30 (53%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net sys_clk: 824 loads, 824 rising, 0 falling (Driver: Pin
     my_pll.lscc_pll_inst.u_PLL_B/OUTCORE)
      Net osc_clk: 1 loads, 1 rising, 0 falling (Driver: Pin
     OSCInst0.osc_inst/CLKHF)
   Number of Clock Enables:  43
      Net line_time_counter_0_sqmuxa: 24 loads, 24 SLICEs
      Net N_663_0: 13 loads, 13 SLICEs
      Net global_rst_ibuf_RNIEB26: 2 loads, 2 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/rd_fifo_en_w_0: 10 loads, 10 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/wr_fifo_en_w_0: 14 loads, 14 SLICEs
      Net VCC: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/rd_fifo_en_w: 16 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/wr_fifo_en_w: 16 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[13].DA
     TA_ROUTE[0].no_init.u_mem0/f_rd_en_w_3: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[13].DA
     TA_ROUTE[0].no_init.u_mem0/f_wr_en_w_13: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[9].DAT

                                    Page 1





Design Summary (cont)
---------------------
     A_ROUTE[0].no_init.u_mem0/f_rd_en_w_7: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[9].DAT
     A_ROUTE[0].no_init.u_mem0/f_wr_en_w_2: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[2].DAT
     A_ROUTE[0].no_init.u_mem0/f_wr_en_w_1: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[2].DAT
     A_ROUTE[0].no_init.u_mem0/f_rd_en_w_8: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[8].DAT
     A_ROUTE[0].no_init.u_mem0/f_rd_en_w_5: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[8].DAT
     A_ROUTE[0].no_init.u_mem0/f_wr_en_w_14: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[15].DA
     TA_ROUTE[0].no_init.u_mem0/f_rd_en_w: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[15].DA
     TA_ROUTE[0].no_init.u_mem0/f_wr_en_w: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[14].DA
     TA_ROUTE[0].no_init.u_mem0/f_rd_en_w_14: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[14].DA
     TA_ROUTE[0].no_init.u_mem0/f_wr_en_w_12: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DAT
     A_ROUTE[0].no_init.u_mem0/f_wr_en_w: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DAT
     A_ROUTE[0].no_init.u_mem0/f_rd_en_w_2: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[10].DA
     TA_ROUTE[0].no_init.u_mem0/f_rd_en_w: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[10].DA
     TA_ROUTE[0].no_init.u_mem0/f_wr_en_w_9: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[4].DAT
     A_ROUTE[0].no_init.u_mem0/f_wr_en_w_11: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[4].DAT
     A_ROUTE[0].no_init.u_mem0/f_rd_en_w_1: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[11].DA
     TA_ROUTE[0].no_init.u_mem0/f_rd_en_w_13: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[11].DA
     TA_ROUTE[0].no_init.u_mem0/f_wr_en_w_6: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[5].DAT
     A_ROUTE[0].no_init.u_mem0/f_rd_en_w_11: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[5].DAT
     A_ROUTE[0].no_init.u_mem0/f_wr_en_w_3: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DA
     TA_ROUTE[0].no_init.u_mem0/f_rd_en_w_9: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DA
     TA_ROUTE[0].no_init.u_mem0/f_wr_en_w_10: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[6].DAT
     A_ROUTE[0].no_init.u_mem0/f_rd_en_w_4: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[6].DAT
     A_ROUTE[0].no_init.u_mem0/f_wr_en_w_5: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[3].DAT
     A_ROUTE[0].no_init.u_mem0/f_rd_en_w_6: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[3].DAT
     A_ROUTE[0].no_init.u_mem0/f_wr_en_w_4: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[7].DAT
     A_ROUTE[0].no_init.u_mem0/f_rd_en_w_10: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[7].DAT
     A_ROUTE[0].no_init.u_mem0/f_wr_en_w_8: 1 loads, 0 SLICEs
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DAT
     A_ROUTE[0].no_init.u_mem0/f_rd_en_w_12: 1 loads, 0 SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DAT
     A_ROUTE[0].no_init.u_mem0/f_wr_en_w_7: 1 loads, 0 SLICEs
      Net tlc0/un1_frame_sync15_4_0_i: 512 loads, 512 SLICEs
      Net tlc0/un1_tlc_state_3_sqmuxa_0_0: 1 loads, 1 SLICEs
      Net tlc0/frame_sync18: 1 loads, 1 SLICEs
   Number of LSRs:  7
      Net write_counter_0_sqmuxa: 16 loads, 16 SLICEs
      Net line_time_counter_0_sqmuxa: 26 loads, 26 SLICEs
      Pin global_rst: 109 loads, 109 SLICEs (Net: global_rst_c)
      Net tlc0/un1_fifo_rd_1_sqmuxa_19_0_i: 8 loads, 8 SLICEs
      Net tlc0/un1_color_bit_counter_0_sqmuxa_0_i: 1 loads, 1 SLICEs
      Net tlc0/frame_sync17: 2 loads, 2 SLICEs
      Net tlc0/tlc_state_2_sqmuxa: 8 loads, 8 SLICEs
   Top 10 highest fanout non-clock nets:
      Net tlc0/un1_frame_sync15_4_0_i: 562 loads
      Net tlc0/cvt_color_2[0]: 330 loads
      Net tlc0/cvt_color_2[4]: 291 loads
      Net tlc0/cvt_color_2[5]: 290 loads
      Net tlc0/cvt_color_2[3]: 289 loads
      Net tlc0/cvt_color_2[6]: 289 loads
      Net tlc0/cvt_color_2[7]: 239 loads
      Net tlc0/cvt_color_2[2]: 224 loads
      Net tlc0/sr_bit_counter[3]: 213 loads
      Net tlc0/cvt_color_2[1]: 212 loads




   Number of warnings:  63
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: No port matched 'frame_sync_pi'.
WARNING - map: Can't resolve object 'frame_sync_pi' in constraint
     'ldc_set_location -site {43} [get_ports frame_sync_pi]'.
WARNING - map: No port matched 'smi_data_pi[0]'.
WARNING - map: Can't resolve object 'smi_data_pi[0]' in constraint
     'ldc_set_location -site {16} [get_ports {smi_data_pi[0]}]'.
WARNING - map: No port matched 'smi_data_pi[1]'.
WARNING - map: Can't resolve object 'smi_data_pi[1]' in constraint
     'ldc_set_location -site {14} [get_ports {smi_data_pi[1]}]'.
WARNING - map: No port matched 'smi_data_pi[2]'.
WARNING - map: Can't resolve object 'smi_data_pi[2]' in constraint
     'ldc_set_location -site {17} [get_ports {smi_data_pi[2]}]'.
WARNING - map: No port matched 'smi_data_pi[3]'.
WARNING - map: Can't resolve object 'smi_data_pi[3]' in constraint
     'ldc_set_location -site {15} [get_ports {smi_data_pi[3]}]'.
WARNING - map: No port matched 'smi_data_pi[4]'.
WARNING - map: Can't resolve object 'smi_data_pi[4]' in constraint
     'ldc_set_location -site {37} [get_ports {smi_data_pi[4]}]'.
WARNING - map: No port matched 'smi_data_pi[5]'.
WARNING - map: Can't resolve object 'smi_data_pi[5]' in constraint
     'ldc_set_location -site {36} [get_ports {smi_data_pi[5]}]'.
WARNING - map: No port matched 'smi_data_pi[6]'.
WARNING - map: Can't resolve object 'smi_data_pi[6]' in constraint

                                    Page 3





Design Errors/Warnings (cont)
-----------------------------
     'ldc_set_location -site {20} [get_ports {smi_data_pi[6]}]'.
WARNING - map: No port matched 'smi_data_pi[7]'.
WARNING - map: Can't resolve object 'smi_data_pi[7]' in constraint
     'ldc_set_location -site {34} [get_ports {smi_data_pi[7]}]'.
WARNING - map: No port matched 'smi_nwe_pi'.
WARNING - map: Can't resolve object 'smi_nwe_pi' in constraint 'ldc_set_location
     -site {32} [get_ports smi_nwe_pi]'.
WARNING - map: No port matched 'line_sync'.
WARNING - map: Can't resolve object 'line_sync' in constraint 'ldc_set_location
     -site {31} [get_ports line_sync]'.
WARNING - map: No port matched 'tlc_lat'.
WARNING - map: Can't resolve object 'tlc_lat' in constraint 'ldc_set_location
     -site {27} [get_ports tlc_lat]'.
WARNING - map: No port matched 'tlc_gclk'.
WARNING - map: Can't resolve object 'tlc_gclk' in constraint 'ldc_set_location
     -site {28} [get_ports tlc_gclk]'.
WARNING - map: No port matched 'tlc_sclk'.
WARNING - map: Can't resolve object 'tlc_sclk' in constraint 'ldc_set_location
     -site {26} [get_ports tlc_sclk]'.
WARNING - map: No port matched 'tlc_sin'.
WARNING - map: Can't resolve object 'tlc_sin' in constraint 'ldc_set_location
     -site {25} [get_ports tlc_sin]'.
WARNING - map: No port matched 'smi_noe_pi'.
WARNING - map: Can't resolve object 'smi_noe_pi' in constraint 'ldc_set_location
     -site {23} [get_ports smi_noe_pi]'.
WARNING - map: No port matched 'tlc_sout'.
WARNING - map: Can't resolve object 'tlc_sout' in constraint 'ldc_set_location
     -site {21} [get_ports tlc_sout]'.
WARNING - map: No port matched 'clk_in'.
WARNING - map: Can't resolve object 'clk_in' in constraint 'ldc_set_location
     -site {35} [get_ports clk_in]'.
WARNING - map: No port matched 'frame_opto_i_ext'.
WARNING - map: Can't resolve object 'frame_opto_i_ext' in constraint
     'ldc_set_location -site {46} [get_ports frame_opto_i_ext]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {43} [get_ports
     frame_sync_pi]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {16} [get_ports
     {smi_data_pi[0]}]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {14} [get_ports
     {smi_data_pi[1]}]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {17} [get_ports
     {smi_data_pi[2]}]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {15} [get_ports
     {smi_data_pi[3]}]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {37} [get_ports
     {smi_data_pi[4]}]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {36} [get_ports
     {smi_data_pi[5]}]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {20} [get_ports
     {smi_data_pi[6]}]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {34} [get_ports
     {smi_data_pi[7]}]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {32} [get_ports
     smi_nwe_pi]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {31} [get_ports
     line_sync]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {27} [get_ports

                                    Page 4





Design Errors/Warnings (cont)
-----------------------------
     tlc_lat]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {28} [get_ports
     tlc_gclk]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {26} [get_ports
     tlc_sclk]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {25} [get_ports
     tlc_sin]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {23} [get_ports
     smi_noe_pi]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {21} [get_ports
     tlc_sout]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {35} [get_ports
     clk_in]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {46} [get_ports
     frame_opto_i_ext]'.
WARNING - map: Top module port 'clk_i' does not connect to anything.
WARNING - map: Top module port 'smi_noe_i_pi' does not connect to anything.
WARNING - map: Top module port 'tlc_sout_i' does not connect to anything.
WARNING - map: Top module port 'clk_i' does not connect to anything.
WARNING - map: Top module port 'smi_noe_i_pi' does not connect to anything.
WARNING - map: Top module port 'tlc_sout_i' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| tlc_sin_o           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tlc_lat_o           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tlc_sclk_o          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tlc_gclk_o          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| busy_o_pi           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| frame_rst_o_pi      | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_i_pi[7]    | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_i_pi[6]    | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_i_pi[5]    | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_i_pi[4]    | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_i_pi[3]    | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_i_pi[2]    | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_i_pi[1]    | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| smi_data_i_pi[0]    | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 5





IO (PIO) Attributes (cont)
--------------------------
| smi_nwe_i_pi        | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| frame_opto_i        | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| global_rst          | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            my_pll.lscc_pll_inst.u_PLL_B
  PLL Type:                                     PLL_B
  Input Reference Clock:               NODE     osc_clk
  Output Clock(CoreA):                 NODE     sys_clk
  Output Clock(GlobalA):                        NONE
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     my_pll/lscc_pll_inst/intfbout_w
  Internal Feedback output:            NODE     my_pll/lscc_pll_inst/intfbout_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  48.0000
  Reference Divider:                            0
  Feedback Divider:                             21
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 4
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            OSCInst0.osc_inst
  OSC Type:                                     HSOSC_CORE
  Power UP:                            NODE     VCC
  Enable Signal:                       NODE     VCC
  OSC Output:                          NODE     osc_clk
  DIV Setting:                                  0b00

ASIC Components
---------------

Instance Name: my_pll.lscc_pll_inst.u_PLL_B
         Type: PLL

                                    Page 6





ASIC Components (cont)
----------------------
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[1
     3].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[9
     ].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[2
     ].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[8
     ].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[1
     5].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[1
     4].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[0
     ].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[1
     0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[4
     ].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[1
     1].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[5
     ].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[1
     2].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[6
     ].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[3
     ].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[7
     ].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[1
     ].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: OSCInst0.osc_inst
         Type: HFOSC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 142 MB

                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor
     Corporation,  All rights reserved.
