`timescale 1ns / 1ps
`include "dma_defines.vh"

// ============================================================
// axi4_master_rd.v — AXI4 Read Master (32-bit data bus)
// Layer : Reusable IP
// `include: dma_defines.vh
//
// Chức năng
//   Nhận burst descriptor từ upstream, phát AR channel,
//   nhận R channel, đẩy data ra downstream qua valid/ready.
//
// Parameters
//   ADDR_W      : Địa chỉ AXI (32 / 64)          [default 32]
//   ID_W        : AXI ID width                    [default 4]
//   LEN_W       : ARLEN width (4=AXI4-Lite/16beat, 8=AXI4/256beat) [default 4]
//   CMD_DEPTH   : Số outstanding burst            [default 4]
//   TIMEOUT_W   : Bits counter watchdog AR        [default 10]
//
// Upstream — burst descriptor (valid/ready)
//   cmd_valid, cmd_ready
//   cmd_addr [ADDR_W-1:0]  : địa chỉ bắt đầu burst
//   cmd_len  [LEN_W-1:0]   : ARLEN (beats-1)
//   cmd_size [2:0]         : ARSIZE (thường = `AXI_SIZE_4B cho 32-bit)
//   cmd_id   [ID_W-1:0]    : tag — được echo trong rsp_id
//
// Downstream — data stream (valid/ready)
//   dout_valid, dout_ready
//   dout_data [`AXI_DATA_W-1:0]
//   dout_last                  : last beat của burst
//   dout_id   [ID_W-1:0]       : tag từ cmd_id
//
// Response — 1 pulse khi burst kết thúc
//   rsp_valid, rsp_id [ID_W-1:0], rsp_err [1:0]
//
// Timeout
//   timeout_out : AR đang chờ quá TIMEOUT_W cycles
// ============================================================


module axi4_master_rd #(
    parameter ADDR_W    = 32,
    parameter ID_W      = 4,
    parameter LEN_W     = 4,
    parameter CMD_DEPTH = 4,
    parameter TIMEOUT_W = 10
) (
    input  wire              clk,
    input  wire              rst_n,

    //  Upstream: burst descriptor 
    input  wire              cmd_valid,
    output wire              cmd_ready,
    input  wire [ADDR_W-1:0] cmd_addr,
    input  wire [LEN_W-1:0]  cmd_len,
    input  wire [2:0]        cmd_size,
    input  wire [ID_W-1:0]   cmd_id,

    //  Downstream: data stream 
    output wire                    dout_valid,
    input  wire                    dout_ready,
    output wire [`AXI_DATA_W-1:0]  dout_data,
    output wire                    dout_last,
    output wire [ID_W-1:0]         dout_id,

    //  Response 
    output wire              rsp_valid,
    output wire [ID_W-1:0]   rsp_id,
    output wire [1:0]        rsp_err,

    //  Timeout 
    output wire              timeout_out,

    //  AXI4 AR channel 
    output reg  [ADDR_W-1:0] ARADDR,
    output reg  [LEN_W-1:0]  ARLEN,
    output reg  [2:0]        ARSIZE,
    output reg  [ID_W-1:0]   ARID,
    output reg               ARVALID,
    input  wire              ARREADY,

    //  AXI4 R channel 
    input  wire [`AXI_DATA_W-1:0] RDATA,
    input  wire [ID_W-1:0]        RID,
    input  wire [1:0]             RRESP,
    input  wire                   RLAST,
    input  wire                   RVALID,
    output wire                   RREADY
);

    // localparam
    // function phải khai báo TRƯỚC localparam dùng nó (Verilog-2001)
    function integer clog2_fn;
        input integer v;
        integer i;
        begin
            clog2_fn = 0;
            for (i = v-1; i > 0; i = i >> 1)
                clog2_fn = clog2_fn + 1;
        end
    endfunction

    // CMD_DEPTH phải là lũy thừa 2 — kiểm tra tại elaboration
    localparam CMD_D_W = clog2_fn(CMD_DEPTH);

    // Outstanding command FIFO — lưu cmd_id để map vào rsp
    // push khi AR accepted, pop khi R LAST received
    wire              cmd_fifo_push  = ARVALID & ARREADY;
    wire              cmd_fifo_pop   = RVALID & RREADY & RLAST;
    wire              cmd_fifo_full;
    wire              cmd_fifo_empty;
    wire [ID_W-1:0]   cmd_fifo_rdata;

    sync_ff #(
        .DATA_W    (ID_W),
        .DEPTH     (CMD_DEPTH),
        .PTR_W     (CMD_D_W),  // = clog2(CMD_DEPTH), khớp với parameter PTR_W của sync_fifo
        .AFULL_TH  (1),
        .AEMPTY_TH (1),
        .OUTREG    (0)         // 0-latency cần thiết cho dout_id
    ) u_cmd_fifo (
        .clk         (clk),
        .rst_n       (rst_n),
        .wr_en       (cmd_fifo_push),
        .wr_data     (ARID),        // lưu cmd_id khi gửi AR
        .rd_en       (cmd_fifo_pop),
        .rd_data     (cmd_fifo_rdata),
        .full        (cmd_fifo_full),
        .empty       (cmd_fifo_empty),
        .almost_full (),
        .almost_empty(),
        .count       ()
    );

    // AR channel FSM
    // cmd_ready = AR slot trống (ARVALID=0 hoặc sắp accepted)
    //           AND cmd_fifo chưa đầy (outstanding limit)
    assign cmd_ready = (~ARVALID | ARREADY) & ~cmd_fifo_full;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            ARVALID <= 1'b0;
            ARADDR  <= {ADDR_W{1'b0}};
            ARLEN   <= {LEN_W{1'b0}};
            ARSIZE  <= `AXI_SIZE_4B;
            ARID    <= {ID_W{1'b0}};
        end else begin
            // Load mới khi: cmd có sẵn AND slot trống AND FIFO chưa đầy
            if (cmd_valid & cmd_ready & ~cmd_fifo_full) begin
                ARVALID <= 1'b1;
                ARADDR  <= cmd_addr;
                ARLEN   <= cmd_len;
                ARSIZE  <= cmd_size;
                ARID    <= cmd_id;
            end else if (ARVALID & ARREADY) begin
                ARVALID <= 1'b0;
            end
        end
    end

    // R channel — forward trực tiếp ra downstream
    // RREADY backpressure từ downstream
    assign RREADY     = dout_ready;
    assign dout_valid = RVALID;
    assign dout_data  = RDATA;
    assign dout_last  = RLAST;
    assign dout_id    = RID;

    // Response: 1 cycle sau khi burst kết thúc
    reg              rsp_valid_r;
    reg [ID_W-1:0]   rsp_id_r;
    reg [1:0]        rsp_err_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            rsp_valid_r <= 1'b0;
            rsp_id_r    <= {ID_W{1'b0}};
            rsp_err_r   <= 2'b00;
        end else begin
            rsp_valid_r <= cmd_fifo_pop;
            if (cmd_fifo_pop) begin
                rsp_id_r  <= RID;
                rsp_err_r <= RRESP;
            end
        end
    end

    assign rsp_valid = rsp_valid_r;
    assign rsp_id    = rsp_id_r;
    assign rsp_err   = rsp_err_r;

    // Timeout watchdog — AR channel
    timeout_cnt #(
        .CNT_W     (TIMEOUT_W),
        .AUTO_HOLD (1)
    ) u_ar_timeout (
        .clk     (clk),
        .rst_n   (rst_n),
        .valid   (ARVALID & ~ARREADY),   // chờ ARREADY
        .ack     (ARVALID & ARREADY),    // accepted
        .timeout (timeout_out)
    );

endmodule


`timescale 1ns/1ps
// ============================================================
// axi4_master_wr.v — AXI4 Write Master (32-bit data bus)
// Layer : Reusable IP
// `include: dma_defines.vh
//
// Parameters
//   ADDR_W      : AXI address width               [default 32]
//   ID_W        : AXI ID width                    [default 4]
//   LEN_W       : AWLEN width                     [default 4]
//   CMD_DEPTH   : Outstanding burst FIFO depth    [default 4]
//   TIMEOUT_W   : Watchdog bit width              [default 10]
//
// Upstream — burst descriptor (valid/ready)
//   cmd_valid, cmd_ready
//   cmd_addr, cmd_len, cmd_size, cmd_id
//
// Upstream — data stream (valid/ready)
//   din_valid, din_ready
//   din_data [`AXI_DATA_W-1:0]
//   din_last  (optional: module tự tính từ AWLEN nếu din_last=0)
//
// Response
//   rsp_valid, rsp_id, rsp_err
//
// Timeout
//   timeout_aw : AW channel watchdog
//   timeout_w  : W channel watchdog
// ============================================================

module axi4_master_wr #(
    parameter ADDR_W    = 32,
    parameter ID_W      = 4,
    parameter LEN_W     = 4,
    parameter CMD_DEPTH = 4,
    parameter TIMEOUT_W = 10
) (
    input  wire              clk,
    input  wire              rst_n,

    //  Upstream: burst descriptor
    input  wire              cmd_valid,
    output wire              cmd_ready,
    input  wire [ADDR_W-1:0] cmd_addr,
    input  wire [LEN_W-1:0]  cmd_len,
    input  wire [2:0]        cmd_size,
    input  wire [ID_W-1:0]   cmd_id,

    //  Upstream: data stream
    input  wire                    din_valid,
    output wire                    din_ready,
    input  wire [`AXI_DATA_W-1:0]  din_data,

    //  Response
    output wire              rsp_valid,
    output wire [ID_W-1:0]   rsp_id,
    output wire [1:0]        rsp_err,

    //  Timeout
    output wire              timeout_aw,
    output wire              timeout_w,

    //  AXI4 AW channel
    output reg  [ADDR_W-1:0] AWADDR,
    output reg  [LEN_W-1:0]  AWLEN,
    output reg  [2:0]        AWSIZE,
    output reg  [ID_W-1:0]   AWID,
    output reg               AWVALID,
    input  wire              AWREADY,

    //  AXI4 W channel 
    output wire [`AXI_DATA_W-1:0]   WDATA,
    output wire [`AXI_STRB_W-1:0]   WSTRB,
    output wire                      WLAST,
    output wire                      WVALID,
    input  wire                      WREADY,

    //  AXI4 B channel 
    input  wire [ID_W-1:0]   BID,
    input  wire [1:0]        BRESP,
    input  wire              BVALID,
    output wire              BREADY
);

    // localparam
    function integer clog2_fn;
        input integer v;
        integer i;
        begin
            clog2_fn = 0;
            for (i = v-1; i > 0; i = i >> 1)
                clog2_fn = clog2_fn + 1;
        end
    endfunction

    localparam CMD_D_W = clog2_fn(CMD_DEPTH);  // = PTR_W cần truyền vào sync_fifo

    // AW channel FSM
    // Tách AW và W để tối đa bandwidth (AW phát trước W data).
    // cmd_ready is gated below by the outstanding tracking FIFOs.

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            AWVALID <= 1'b0;
            AWADDR  <= {ADDR_W{1'b0}};
            AWLEN   <= {LEN_W{1'b0}};
            AWSIZE  <= `AXI_SIZE_4B;
            AWID    <= {ID_W{1'b0}};
        end else begin
            if (cmd_valid & cmd_ready) begin
                AWVALID <= 1'b1;
                AWADDR  <= cmd_addr;
                AWLEN   <= cmd_len;
                AWSIZE  <= cmd_size;
                AWID    <= cmd_id;
            end else if (AWVALID & AWREADY) begin
                AWVALID <= 1'b0;
            end
        end
    end

    // W channel — beat counter
    // Khi AW accepted -> push {len,id} vào wf FIFO -> W channel bắt đầu gửi data
    localparam WF_W   = LEN_W + ID_W;
    localparam WF_CNT = CMD_D_W + 1;

    wire              wf_push  = AWVALID & AWREADY;
    wire              wf_pop;
    wire              wf_empty, wf_full;
    wire [WF_W-1:0]   wf_rdata;
    wire [WF_CNT-1:0] wf_count;

    sync_ff #(
        .DATA_W    (WF_W),
        .DEPTH     (CMD_DEPTH),
        .PTR_W     (CMD_D_W),
        .AFULL_TH  (1),
        .AEMPTY_TH (1),
        .OUTREG    (0)
    ) u_winfo_fifo (
        .clk         (clk),
        .rst_n       (rst_n),
        .wr_en       (wf_push),
        .wr_data     ({AWLEN, AWID}),
        .rd_en       (wf_pop),
        .rd_data     (wf_rdata),
        .full        (wf_full),
        .empty       (wf_empty),
        .almost_full (),
        .almost_empty(),
        .count       (wf_count)
    );

    wire [LEN_W-1:0] cur_len = wf_rdata[WF_W-1 : ID_W];
    wire [ID_W-1:0]  cur_id  = wf_rdata[ID_W-1  : 0];

    reg [LEN_W-1:0]  beat_cnt;
    reg              w_active;
    reg              w_reload;  // 1-cycle state: đợi FIFO rd_ptr advance

    wire w_beat = WVALID & WREADY;
    wire w_last = w_beat & WLAST;

    assign wf_pop = w_last;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            w_active <= 1'b0;
            w_reload <= 1'b0;
            beat_cnt <= {LEN_W{1'b0}};
        end else begin
            // w_reload: 1 cycle sau w_last khi còn burst tiếp theo
            // Cycle này rd_ptr đã advance → cur_len hợp lệ
            if (w_reload) begin
                w_reload <= 1'b0;
                if (!wf_empty) begin
                    w_active <= 1'b1;
                    beat_cnt <= cur_len;
                end
            end else if (!w_active && !wf_empty) begin
                // Bắt đầu burst đầu tiên
                w_active <= 1'b1;
                beat_cnt <= cur_len;
            end else if (w_active & w_last) begin
                w_active <= 1'b0;
                beat_cnt <= {LEN_W{1'b0}};
                // Nếu còn burst tiếp theo: vào w_reload để đợi FIFO advance
                // wf_count > 1 nghĩa là sau pop vẫn còn ≥1 entry
                if (wf_count > {{(WF_CNT-1){1'b0}}, 1'b1})
                    w_reload <= 1'b1;
            end else if (w_active & w_beat) begin
                beat_cnt <= beat_cnt - 1'b1;
            end
        end
    end

    // W outputs
    assign WVALID    = w_active & din_valid;
    assign WDATA     = din_data;
    assign WLAST     = WVALID & (beat_cnt == {LEN_W{1'b0}});
    assign WSTRB     = {`AXI_STRB_W{1'b1}};   // full-width write
    assign din_ready = w_active & WREADY;

    // B channel
    // FIFO lưu AWID để map BID -> rsp_id (hỗ trợ out-of-order B)
    wire              bf_push  = AWVALID & AWREADY;
    wire              bf_pop;
    wire              bf_full;
    wire              bf_empty;
    wire [ID_W-1:0]   bf_rdata;

    sync_ff #(
        .DATA_W    (ID_W),
        .DEPTH     (CMD_DEPTH),
        .PTR_W     (CMD_D_W),
        .AFULL_TH  (1),
        .AEMPTY_TH (1),
        .OUTREG    (0)
    ) u_bid_fifo (
        .clk         (clk),
        .rst_n       (rst_n),
        .wr_en       (bf_push),
        .wr_data     (AWID),
        .rd_en       (bf_pop),
        .rd_data     (bf_rdata),
        .full        (bf_full),
        .empty       (bf_empty),
        .almost_full (),
        .almost_empty(),
        .count       ()
    );

    assign BREADY = 1'b1;
    assign bf_pop = BVALID & BREADY & ~bf_empty;

    // Do not accept a new AW unless both metadata FIFOs have space.
    assign cmd_ready = (~AWVALID | AWREADY) & ~wf_full & ~bf_full;

    reg              rsp_valid_r;
    reg [ID_W-1:0]   rsp_id_r;
    reg [1:0]        rsp_err_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            rsp_valid_r <= 1'b0;
            rsp_id_r    <= {ID_W{1'b0}};
            rsp_err_r   <= 2'b00;
        end else begin
            rsp_valid_r <= bf_pop;
            if (bf_pop) begin
                rsp_id_r  <= BID;
                rsp_err_r <= BRESP;
            end
        end
    end

    assign rsp_valid = rsp_valid_r;
    assign rsp_id    = rsp_id_r;
    assign rsp_err   = rsp_err_r;

    // Timeout watchdogs
    timeout_cnt #(
        .CNT_W     (TIMEOUT_W),
        .AUTO_HOLD (1)
    ) u_aw_to (
        .clk     (clk),
        .rst_n   (rst_n),
        .valid   (AWVALID & ~AWREADY),
        .ack     (AWVALID & AWREADY),
        .timeout (timeout_aw)
    );

    timeout_cnt #(
        .CNT_W     (TIMEOUT_W),
        .AUTO_HOLD (1)
    ) u_w_to (
        .clk     (clk),
        .rst_n   (rst_n),
        .valid   (w_active & (~din_valid | (WVALID & ~WREADY))),
        .ack     (WVALID & WREADY & WLAST),
        .timeout (timeout_w)
    );

endmodule
