Assembler report for cycloneIII_3c120_niosII_application_selector
Wed Sep 28 11:10:14 2011
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Assembler Summary                                                    ;
+-----------------------+----------------------------------------------+
; Assembler Status      ; Successful - Wed Sep 28 11:10:14 2011        ;
; Revision Name         ; cycloneIII_3c120_niosII_application_selector ;
; Top-level Entity Name ; cycloneIII_3c120_niosII_application_selector ;
; Family                ; Cyclone III                                  ;
; Device                ; EP3C120F780C7                                ;
+-----------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Maximum processors allowed for parallel compilation                         ; All      ;               ;
; Generate compressed bitstreams                                              ; Off      ; On            ;
; Use smart compilation                                                       ; Off      ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; Off      ; Off           ;
; Use configuration device                                                    ; Off      ; Off           ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Enable OCT_DONE                                                             ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------+
; Assembler Encrypted IP Cores Summary                                                        ;
+-----------------------------+------------------------------------------------+--------------+
; Vendor                      ; IP Core Name                                   ; License Type ;
+-----------------------------+------------------------------------------------+--------------+
; System Level Solutions, Inc ; Unknown (5750 0C00)                            ; Unlicensed   ;
; Altera                      ; Nios II Processor (6AF7 00A2)                  ; Licensed     ;
; Altera                      ; "Triple Speed Ethernet" (6AF7 00BD)            ; Licensed     ;
; Altera                      ; "DDR2 High Performance Controller" (6AF7 00BF) ; Licensed     ;
; Altera                      ; Signal Tap (6AF7 BCE1)                         ; Licensed     ;
; Altera                      ; Signal Tap (6AF7 BCEC)                         ; Licensed     ;
+-----------------------------+------------------------------------------------+--------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Wed Sep 28 11:09:58 2011
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off cycloneIII_3c120_niosII_application_selector -c cycloneIII_3c120_niosII_application_selector
Warning: Can't generate programming files for your current project because you do not have a valid license for the following IP core or cores.
    Warning: Unlicensed IP: "Unknown(5750 0C00)"
    Warning: Unlicensed encrypted design file: "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/sls_sdhc_top.v"
    Warning: Unlicensed encrypted design file: "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/sls_sdhc_rx_fifo.v"
    Warning: Unlicensed encrypted design file: "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/sls_sdhc_tx_fifo.v"
Info: Writing out detailed assembly data for power analysis
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 693 megabytes
    Info: Processing ended: Wed Sep 28 11:10:15 2011
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:08


