INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/MUX_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acer/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
