Xilinx Platform Studio (XPS)
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Wed Oct 20 23:26:33 2010
 make -f system.make libs started...
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vlx110tff1136-1 -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc5vlx110tff1136-1 -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mss 

Release 12.3 - psf2Edward EDK_MS3.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 89 - 2 master(s) : 17
slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 96 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 103 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 231 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
  
C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
WARNING:EDK:453 - C:\Users\fpga10\Documents\Hello_World\system.mss line 111 -
   PARAMETER CLOCK_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER CLOCK_HZ.
WARNING:EDK:453 - C:\Users\fpga10\Documents\Hello_World\system.mss line 118 -
   PARAMETER CLOCK_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER CLOCK_HZ.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.a  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v8.00.a  -O2 -c" "EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling llfifo
Compiling standalone
Compiling mpmc
Compiling gpio
Compiling lltemac
Compiling iic
Compiling ps2
Compiling uartns550
Compiling sysace
Compiling uartlite
Compiling intc
Compiling tmrctr
Compiling cpu
Running execs_generate.
Done!

********************************************************************************
At Local date and time: Wed Oct 20 23:31:06 2010
 make -f system.make program started...
mb-gcc -O2 TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.a  -T TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5370	    388	   6198	  11956	   2eb4	TestApp_Memory_microblaze_0/executable.elf

mb-gcc -O2 TestApp_Peripheral_microblaze_0/src/TestApp_Peripheral.c TestApp_Peripheral_microblaze_0/src/xintc_tapp_example.c TestApp_Peripheral_microblaze_0/src/xgpio_tapp_example.c TestApp_Peripheral_microblaze_0/src/xiic_selftest_example.c TestApp_Peripheral_microblaze_0/src/xlltemac_example_polled.c TestApp_Peripheral_microblaze_0/src/xlltemac_example_util.c TestApp_Peripheral_microblaze_0/src/xlltemac_example_intr_sgdma.c TestApp_Peripheral_microblaze_0/src/xsysace_selftest_example.c TestApp_Peripheral_microblaze_0/src/xuartns550_selftest_example.c TestApp_Peripheral_microblaze_0/src/xuartns550_intr_example.c TestApp_Peripheral_microblaze_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_microblaze_0/src/xtmrctr_intr_example.c TestApp_Peripheral_microblaze_0/src/xuartlite_selftest_example.c  -o TestApp_Peripheral_microblaze_0/executable.elf \
	    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.a  -T TestApp_Peripheral_microblaze_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Peripheral_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  51958	    616	  40198	  92772	  16a64	TestApp_Peripheral_microblaze_0/executable.elf

Done!

********************************************************************************
At Local date and time: Wed Oct 20 23:32:19 2010
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.3 - platgen Xilinx EDK 12.3 Build EDK_MS3.70d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/fpga10/Documents/Hello_World/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 205 - tcl is overriding PARAMETER C_USE_MIG_V5_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_Positions	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_2	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Mouse	mb_plb
  (0x86a20000-0x86a2ffff) PS2_Keyboard	mb_plb
  (0x89080000-0x890fffff) Hard_Ethernet_MAC	mb_plb
  (0x8b600000-0x8b6fffff) SRAM	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value to 0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 81 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 89 - 2 master(s) : 17
slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 96 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 103 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 231 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 334 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 757 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX
   value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value
   to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 764 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX
   value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX
   value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX
   value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 767 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 768 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX
   value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 769 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 770 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 771 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 772 - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 773 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 774 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX
   value to 17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 786 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 790 - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 791 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 793 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 794 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to
   5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 808 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 809 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 810 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 811 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 812 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 833 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 834 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 835 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 836 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 837 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 840 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value
   to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value
   to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value
   to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value
   to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value
   to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value
   to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value
   to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value
   to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value
   to 0x033
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value
   to 0x034
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value
   to 0x03b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value
   to 0x03c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value
   to 0x047
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value
   to 0x048
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value
   to 0x04f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value
   to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value
   to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value
   to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value
   to 0x066
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value
   to 0x067
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value
   to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value
   to 0x079
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value
   to 0x085
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value
   to 0x086
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value
   to 0x097
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 868 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value
   to 0x098
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 869 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value
   to 0x0a4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 870 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value
   to 0x0a5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 871 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value
   to 0x0b5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 872 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value
   to 0x0b6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 873 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value
   to 0x0b7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16
   value to 0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15
   value to 0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14
   value to 0x0000001C0000001C000040080000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13
   value to 0x0000041D000024140000041C000024140002041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12
   value to 0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11
   value to 0x0000001E000021060000011E000021060000011E000021060002011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10
   value to 0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F
   value to 0x000024140000041C000024140002041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E
   value to 0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D
   value to 0x000021060000011E000021060000011E000021060002011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C
   value to 0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B
   value to 0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A
   value to 0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09
   value to 0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08
   value to 0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 932 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07
   value to 0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 933 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06
   value to 0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 934 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05
   value to 0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04
   value to 0x0000001C0000001C000040080000001C0000001C000020150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03
   value to 0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02
   value to 0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01
   value to 0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00
   value to 0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 945 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 946 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 947 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 948 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 9
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111000001000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 245 - processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 128 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 377 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Users\fpga10\Documents\Hello_World\system.mhs line 75
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - C:\Users\fpga10\Documents\Hello_World\system.mhs line 89 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - C:\Users\fpga10\Documents\Hello_World\system.mhs line 96 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - C:\Users\fpga10\Documents\Hello_World\system.mhs line 103 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - C:\Users\fpga10\Documents\Hello_World\system.mhs line 110
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - C:\Users\fpga10\Documents\Hello_World\system.mhs line 119
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - C:\Users\fpga10\Documents\Hello_World\system.mhs line 128 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit - C:\Users\fpga10\Documents\Hello_World\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_positions - C:\Users\fpga10\Documents\Hello_World\system.mhs line
148 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:push_buttons_5bit - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 161 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 174 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ps2_mouse - C:\Users\fpga10\Documents\Hello_World\system.mhs line 187 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ps2_keyboard - C:\Users\fpga10\Documents\Hello_World\system.mhs line
195 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:iic_eeprom - C:\Users\fpga10\Documents\Hello_World\system.mhs line 203
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sram - C:\Users\fpga10\Documents\Hello_World\system.mhs line 216 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:hard_ethernet_mac - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 245 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - C:\Users\fpga10\Documents\Hello_World\system.mhs line 277
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 325 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - C:\Users\fpga10\Documents\Hello_World\system.mhs line
342 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_2 - C:\Users\fpga10\Documents\Hello_World\system.mhs line
354 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 - C:\Users\fpga10\Documents\Hello_World\system.mhs line 366
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 377 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - C:\Users\fpga10\Documents\Hello_World\system.mhs line 412 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 424 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - C:\Users\fpga10\Documents\Hello_World\system.mhs line 437
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 75 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc microblaze_0_wrapper.ucf -sd ..
microblaze_0_wrapper.ngc ../microblaze_0_wrapper.ngc

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/microblaze_0_wrapper/micro
blaze_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc ilmb_wrapper.ucf -sd .. ilmb_wrapper.ngc
../ilmb_wrapper.ngc

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/ilmb_wrapper/ilmb_wrapper.
ngc" ...

Applying constraints in "ilmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 103 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc dlmb_wrapper.ucf -sd .. dlmb_wrapper.ngc
../dlmb_wrapper.ngc

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/dlmb_wrapper/dlmb_wrapper.
ngc" ...

Applying constraints in "dlmb_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:hard_ethernet_mac_wrapper INSTANCE:hard_ethernet_mac -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 245 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc hard_ethernet_mac_wrapper.ucf -sd ..
hard_ethernet_mac_wrapper.ngc ../hard_ethernet_mac_wrapper.ngc

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/hard_ethernet_mac_wrapper/
hard_ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"C:\Users\fpga10\Documents\Hello_World\implementation\hard_ethernet_mac_wrapper_
fifo_generator_v4_3_1.edn" "hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"
Release 12.3 - edif2ngd M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.3 edif2ngd M.70d (nt64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.3/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/12.3/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"...
Loading design module
"C:\Users\fpga10\Documents\Hello_World\implementation\hard_ethernet_mac_wrapper\
hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_1_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"C:\Users\fpga10\Documents\Hello_World\implementation\hard_ethernet_mac_wrapper_
fifo_generator_v4_3_2.edn" "hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"
Release 12.3 - edif2ngd M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.3 edif2ngd M.70d (nt64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.3/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/12.3/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"...
Loading design module
"C:\Users\fpga10\Documents\Hello_World\implementation\hard_ethernet_mac_wrapper\
hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_2_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"C:\Users\fpga10\Documents\Hello_World\implementation\hard_ethernet_mac_wrapper_
fifo_generator_v4_3_4.edn" "hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"
Release 12.3 - edif2ngd M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.3 edif2ngd M.70d (nt64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.3/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/12.3/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"...
Loading design module
"C:\Users\fpga10\Documents\Hello_World\implementation\hard_ethernet_mac_wrapper\
hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_4_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"C:\Users\fpga10\Documents\Hello_World\implementation\hard_ethernet_mac_wrapper_
fifo_generator_v4_3_3.edn" "hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"
Release 12.3 - edif2ngd M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.3 edif2ngd M.70d (nt64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.3/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/12.3/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"...
Loading design module
"C:\Users\fpga10\Documents\Hello_World\implementation\hard_ethernet_mac_wrapper\
hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_3_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"C:\Users\fpga10\Documents\Hello_World\implementation\hard_ethernet_mac_wrapper_
blk_mem_gen_v2_7.edn" "hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"
Release 12.3 - edif2ngd M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.3 edif2ngd M.70d (nt64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.3/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/12.3/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"...
Loading design module
"C:\Users\fpga10\Documents\Hello_World\implementation\hard_ethernet_mac_wrapper\
hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_blk_mem_gen_v2_7_blk_mem_gen_v2_7_xst_1.ngc"...

Applying constraints in "hard_ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hard_ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../hard_ethernet_mac_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 277 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/ddr2_sdram_wrapper/ddr2_sd
ram_wrapper.ngc" ...

Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 377 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/clock_generator_0_wrapper/
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 437 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/xps_intc_0_wrapper/xps_int
c_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 845.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
Release 12.3 - ngcbuild M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/Users/fpga10/Documents/Hello_World/synthesis/system.ngc"
...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/ps2_mouse_wrapper.ngc"...
Loading design module "../implementation/ps2_keyboard_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/sram_wrapper.ngc"...
Loading design module "../implementation/hard_ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 12.3 - Xflow M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile C:/Xilinx/12.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/Users/fpga10/Documents/Hello_World/implementation 

Using Flow File: C:/Users/fpga10/Documents/Hello_World/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/fpga10/Documents/Hello_World/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 12.3 - ngdbuild M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST' of
   type DCM_ADV has been changed from 'VIRTEX4' to 'VIRTEX5' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:58 - Constraint <NET "*/tx_client_clk*" TNM_NET =
   "clk_client_tx0";> [system.ucf(283)]: NET "*/tx_client_clk*" does not match
   any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP 
   "v5_emac_v1_3_single_gmii_client_clk_tx0"     = "clk_client_tx0";>
   [system.ucf(284)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'clk_client_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   "TS_v5_emac_v1_3_single_gmii_client_clk_tx0"  = PERIOD
   "v5_emac_v1_3_single_gmii_client_clk_tx0" 7700 ps HIGH 50 ;>
   [system.ucf(285)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'v5_emac_v1_3_single_gmii_client_clk_tx0'.

ERROR:ConstraintSystem:58 - Constraint <NET "*/rx_client_clk*" TNM_NET =
   "clk_client_rx0";> [system.ucf(288)]: NET "*/rx_client_clk*" does not match
   any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP 
   "v5_emac_v1_3_single_gmii_client_clk_rx0"     = "clk_client_rx0";>
   [system.ucf(289)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   "TS_v5_emac_v1_3_single_gmii_client_clk_rx0"  = PERIOD
   "v5_emac_v1_3_single_gmii_client_clk_rx0" 7700 ps HIGH 50 ;>
   [system.ucf(290)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'v5_emac_v1_3_single_gmii_client_clk_rx0'.

ERROR:ConstraintSystem:58 - Constraint <NET "*/tx_gmii_mii_clk*" TNM_NET =
   "clk_phy_tx0";> [system.ucf(293)]: NET "*/tx_gmii_mii_clk*" does not match
   any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP 
   "v5_emac_v1_3_single_gmii_phy_clk_tx0"        = "clk_phy_tx0";>
   [system.ucf(294)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'clk_phy_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   "TS_v5_emac_v1_3_single_gmii_phy_clk_tx0"     = PERIOD
   "v5_emac_v1_3_single_gmii_phy_clk_tx0" 7700 ps HIGH 50 ;> [system.ucf(295)]:
   Unable to find an active 'TNM' or 'TimeGrp' constraint named
   'v5_emac_v1_3_single_gmii_phy_clk_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_SYS_2_TXPHY = FROM sys_clk
   TO clk_phy_tx0 TIG;> [system.ucf(328)]: Unable to find an active 'TimeGrp' or
   'TNM' or 'TPSync' constraint named 'clk_phy_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_LL_CLK_2_RX_CLIENT_CLK" 
   = FROM LLCLK TO clk_client_rx0 8000 ps DATAPATHONLY;> [system.ucf(333)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_LL_CLK_2_TX_CLIENT_CLK" 
   = FROM LLCLK TO clk_client_tx0 8000 ps DATAPATHONLY;> [system.ucf(334)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_RX_CLIENT_CLK_2_LL_CLK" 
   = FROM clk_client_rx0 TO LLCLK 10000 ps DATAPATHONLY;> [system.ucf(335)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_TX_CLIENT_CLK_2_LL_CLK" 
   = FROM clk_client_tx0 TO LLCLK 10000 ps DATAPATHONLY;> [system.ucf(336)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_tx0'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50>

WARNING:ConstraintSystem:192 - The TNM 'clk_client_tx0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing TimeGrp constraint
   'v5_emac_v1_3_single_gmii_client_clk_tx0'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMEGRP  "v5_emac_v1_3_single_gmii_client_clk_tx0"     = "clk_client_tx0";>
   [system.ucf(284)]
   <TIMESPEC "TS_LL_CLK_2_TX_CLIENT_CLK"  = FROM LLCLK TO clk_client_tx0 8000 ps
   DATAPATHONLY;> [system.ucf(334)]
   <TIMESPEC "TS_TX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_tx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(336)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_LL_CLK_2_TX_CLIENT_CLK"  = FROM LLCLK TO clk_client_tx0 8000 ps
   DATAPATHONLY;> [system.ucf(334)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_tx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(336)]

WARNING:ConstraintSystem:192 - The TNM 'clk_client_rx0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing TimeGrp constraint
   'v5_emac_v1_3_single_gmii_client_clk_rx0'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMEGRP  "v5_emac_v1_3_single_gmii_client_clk_rx0"     = "clk_client_rx0";>
   [system.ucf(289)]
   <TIMESPEC "TS_LL_CLK_2_RX_CLIENT_CLK"  = FROM LLCLK TO clk_client_rx0 8000 ps
   DATAPATHONLY;> [system.ucf(333)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_rx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(335)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_LL_CLK_2_RX_CLIENT_CLK"  = FROM LLCLK TO clk_client_rx0 8000 ps
   DATAPATHONLY;> [system.ucf(333)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_RX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_rx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(335)]

WARNING:ConstraintSystem:192 - The TNM 'clk_phy_tx0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing TimeGrp constraint
   'v5_emac_v1_3_single_gmii_phy_clk_tx0'. If clock manager blocks are directly
   or indirectly driven, a new TNM constraint will not be derived since the none
   of the referencing constraints are a PERIOD constraint. This TNM is used in
   the following user groups and/or specifications:
   <TIMEGRP  "v5_emac_v1_3_single_gmii_phy_clk_tx0"        = "clk_phy_tx0";>
   [system.ucf(294)]
   <TIMESPEC TS_SYS_2_TXPHY = FROM sys_clk TO clk_phy_tx0 TIG;>
   [system.ucf(328)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_SYS_2_TXPHY = FROM sys_clk TO clk_phy_tx0 TIG;>
   [system.ucf(328)]

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N308' has no driver
WARNING:NgdBuild:452 - logical net 'N309' has no driver
WARNING:NgdBuild:452 - logical net 'N310' has no driver
WARNING:NgdBuild:452 - logical net 'N311' has no driver
WARNING:NgdBuild:452 - logical net 'N312' has no driver
WARNING:NgdBuild:452 - logical net 'N313' has no driver
WARNING:NgdBuild:452 - logical net 'N314' has no driver
WARNING:NgdBuild:452 - logical net 'N315' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     3
  Number of warnings: 184

Total REAL time to NGDBUILD completion:  28 sec
Total CPU time to NGDBUILD completion:   28 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Oct 21 00:03:53 2010
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 12.3 - Xflow M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: C:/Users/fpga10/Documents/Hello_World/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/fpga10/Documents/Hello_World/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 12.3 - ngdbuild M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST' of
   type DCM_ADV has been changed from 'VIRTEX4' to 'VIRTEX5' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMEGRP 
   "v5_emac_v1_3_single_gmii_client_clk_tx0"     = "clk_client_tx0";>
   [system.ucf(284)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'clk_client_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   "TS_v5_emac_v1_3_single_gmii_client_clk_tx0"  = PERIOD
   "v5_emac_v1_3_single_gmii_client_clk_tx0" 7700 ps HIGH 50 ;>
   [system.ucf(285)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'v5_emac_v1_3_single_gmii_client_clk_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP 
   "v5_emac_v1_3_single_gmii_client_clk_rx0"     = "clk_client_rx0";>
   [system.ucf(289)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   "TS_v5_emac_v1_3_single_gmii_client_clk_rx0"  = PERIOD
   "v5_emac_v1_3_single_gmii_client_clk_rx0" 7700 ps HIGH 50 ;>
   [system.ucf(290)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'v5_emac_v1_3_single_gmii_client_clk_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP 
   "v5_emac_v1_3_single_gmii_phy_clk_tx0"        = "clk_phy_tx0";>
   [system.ucf(294)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'clk_phy_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   "TS_v5_emac_v1_3_single_gmii_phy_clk_tx0"     = PERIOD
   "v5_emac_v1_3_single_gmii_phy_clk_tx0" 7700 ps HIGH 50 ;> [system.ucf(295)]:
   Unable to find an active 'TNM' or 'TimeGrp' constraint named
   'v5_emac_v1_3_single_gmii_phy_clk_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_SYS_2_TXPHY = FROM sys_clk
   TO clk_phy_tx0 TIG;> [system.ucf(328)]: Unable to find an active 'TimeGrp' or
   'TNM' or 'TPSync' constraint named 'clk_phy_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_LL_CLK_2_RX_CLIENT_CLK" 
   = FROM LLCLK TO clk_client_rx0 8000 ps DATAPATHONLY;> [system.ucf(333)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_LL_CLK_2_TX_CLIENT_CLK" 
   = FROM LLCLK TO clk_client_tx0 8000 ps DATAPATHONLY;> [system.ucf(334)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_RX_CLIENT_CLK_2_LL_CLK" 
   = FROM clk_client_rx0 TO LLCLK 10000 ps DATAPATHONLY;> [system.ucf(335)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_TX_CLIENT_CLK_2_LL_CLK" 
   = FROM clk_client_tx0 TO LLCLK 10000 ps DATAPATHONLY;> [system.ucf(336)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_tx0'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N308' has no driver
WARNING:NgdBuild:452 - logical net 'N309' has no driver
WARNING:NgdBuild:452 - logical net 'N310' has no driver
WARNING:NgdBuild:452 - logical net 'N311' has no driver
WARNING:NgdBuild:452 - logical net 'N312' has no driver
WARNING:NgdBuild:452 - logical net 'N313' has no driver
WARNING:NgdBuild:452 - logical net 'N314' has no driver
WARNING:NgdBuild:452 - logical net 'N315' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 176

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   33 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.3 - Map M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[0].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[1].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[1].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[2].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[2].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[3].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[3].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[4].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[4].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[5].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[5].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[6].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[6].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[7].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[7].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[8].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[8].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[9].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[9].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[10].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[10].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[11].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[11].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[12].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[12].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[13].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[13].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[14].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[14].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[15].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[15].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[16].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[16].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[17].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[17].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[18].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[18].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[19].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[19].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[20].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[20].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[21].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[21].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[22].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[22].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[23].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[23].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[24].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[24].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[25].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[25].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[26].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[26].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[27].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[27].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[28].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[28].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[29].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[29].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[30].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[30].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[31].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[31].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[32].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[32].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[33].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[33].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[34].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[34].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[35].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[35].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[36].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[36].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[37].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[37].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[38].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[38].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[39].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[39].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[40].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[40].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[41].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[41].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[42].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[42].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[43].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[43].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[44].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[44].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[45].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[45].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[46].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[46].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[47].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[47].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[48].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[48].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[49].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[49].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[50].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[50].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[51].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[51].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[52].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[52].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[53].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[53].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[54].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[54].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[55].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[55].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[56].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[56].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[57].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[57].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[58].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[58].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[59].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[59].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[60].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[60].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[61].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[61].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[62].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[62].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[63].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[63].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:52 - Problem encountered processing RPMs. 

Design Summary
--------------
Number of errors   : 128
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Oct 21 00:26:52 2010
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 12.3 - Xflow M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: C:/Users/fpga10/Documents/Hello_World/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/fpga10/Documents/Hello_World/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 12.3 - ngdbuild M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST' of
   type DCM_ADV has been changed from 'VIRTEX4' to 'VIRTEX5' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:58 - Constraint <NET "*/tx_client_clk*" TNM_NET =
   "clk_client_tx0";> [system.ucf(283)]: NET "*/tx_client_clk*" does not match
   any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP 
   "v5_emac_v1_3_single_gmii_client_clk_tx0"     = "clk_client_tx0";>
   [system.ucf(284)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'clk_client_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   "TS_v5_emac_v1_3_single_gmii_client_clk_tx0"  = PERIOD
   "v5_emac_v1_3_single_gmii_client_clk_tx0" 7700 ps HIGH 50 ;>
   [system.ucf(285)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'v5_emac_v1_3_single_gmii_client_clk_tx0'.

ERROR:ConstraintSystem:58 - Constraint <NET "*/rx_client_clk*" TNM_NET =
   "clk_client_rx0";> [system.ucf(288)]: NET "*/rx_client_clk*" does not match
   any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP 
   "v5_emac_v1_3_single_gmii_client_clk_rx0"     = "clk_client_rx0";>
   [system.ucf(289)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   "TS_v5_emac_v1_3_single_gmii_client_clk_rx0"  = PERIOD
   "v5_emac_v1_3_single_gmii_client_clk_rx0" 7700 ps HIGH 50 ;>
   [system.ucf(290)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'v5_emac_v1_3_single_gmii_client_clk_rx0'.

ERROR:ConstraintSystem:58 - Constraint <NET "*/tx_gmii_mii_clk*" TNM_NET =
   "clk_phy_tx0";> [system.ucf(293)]: NET "*/tx_gmii_mii_clk*" does not match
   any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP 
   "v5_emac_v1_3_single_gmii_phy_clk_tx0"        = "clk_phy_tx0";>
   [system.ucf(294)]: Unable to find an active 'TNM' or 'TimeGrp' constraint
   named 'clk_phy_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   "TS_v5_emac_v1_3_single_gmii_phy_clk_tx0"     = PERIOD
   "v5_emac_v1_3_single_gmii_phy_clk_tx0" 7700 ps HIGH 50 ;> [system.ucf(295)]:
   Unable to find an active 'TNM' or 'TimeGrp' constraint named
   'v5_emac_v1_3_single_gmii_phy_clk_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_SYS_2_TXPHY = FROM sys_clk
   TO clk_phy_tx0 TIG;> [system.ucf(328)]: Unable to find an active 'TimeGrp' or
   'TNM' or 'TPSync' constraint named 'clk_phy_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_LL_CLK_2_RX_CLIENT_CLK" 
   = FROM LLCLK TO clk_client_rx0 8000 ps DATAPATHONLY;> [system.ucf(333)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_LL_CLK_2_TX_CLIENT_CLK" 
   = FROM LLCLK TO clk_client_tx0 8000 ps DATAPATHONLY;> [system.ucf(334)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_RX_CLIENT_CLK_2_LL_CLK" 
   = FROM clk_client_rx0 TO LLCLK 10000 ps DATAPATHONLY;> [system.ucf(335)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_TX_CLIENT_CLK_2_LL_CLK" 
   = FROM clk_client_tx0 TO LLCLK 10000 ps DATAPATHONLY;> [system.ucf(336)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_tx0'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50>

WARNING:ConstraintSystem:192 - The TNM 'clk_client_tx0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing TimeGrp constraint
   'v5_emac_v1_3_single_gmii_client_clk_tx0'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMEGRP  "v5_emac_v1_3_single_gmii_client_clk_tx0"     = "clk_client_tx0";>
   [system.ucf(284)]
   <TIMESPEC "TS_LL_CLK_2_TX_CLIENT_CLK"  = FROM LLCLK TO clk_client_tx0 8000 ps
   DATAPATHONLY;> [system.ucf(334)]
   <TIMESPEC "TS_TX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_tx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(336)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_LL_CLK_2_TX_CLIENT_CLK"  = FROM LLCLK TO clk_client_tx0 8000 ps
   DATAPATHONLY;> [system.ucf(334)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_tx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(336)]

WARNING:ConstraintSystem:192 - The TNM 'clk_client_rx0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing TimeGrp constraint
   'v5_emac_v1_3_single_gmii_client_clk_rx0'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMEGRP  "v5_emac_v1_3_single_gmii_client_clk_rx0"     = "clk_client_rx0";>
   [system.ucf(289)]
   <TIMESPEC "TS_LL_CLK_2_RX_CLIENT_CLK"  = FROM LLCLK TO clk_client_rx0 8000 ps
   DATAPATHONLY;> [system.ucf(333)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_rx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(335)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_LL_CLK_2_RX_CLIENT_CLK"  = FROM LLCLK TO clk_client_rx0 8000 ps
   DATAPATHONLY;> [system.ucf(333)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_RX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_rx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(335)]

WARNING:ConstraintSystem:192 - The TNM 'clk_phy_tx0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing TimeGrp constraint
   'v5_emac_v1_3_single_gmii_phy_clk_tx0'. If clock manager blocks are directly
   or indirectly driven, a new TNM constraint will not be derived since the none
   of the referencing constraints are a PERIOD constraint. This TNM is used in
   the following user groups and/or specifications:
   <TIMEGRP  "v5_emac_v1_3_single_gmii_phy_clk_tx0"        = "clk_phy_tx0";>
   [system.ucf(294)]
   <TIMESPEC TS_SYS_2_TXPHY = FROM sys_clk TO clk_phy_tx0 TIG;>
   [system.ucf(328)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_SYS_2_TXPHY = FROM sys_clk TO clk_phy_tx0 TIG;>
   [system.ucf(328)]

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N308' has no driver
WARNING:NgdBuild:452 - logical net 'N309' has no driver
WARNING:NgdBuild:452 - logical net 'N310' has no driver
WARNING:NgdBuild:452 - logical net 'N311' has no driver
WARNING:NgdBuild:452 - logical net 'N312' has no driver
WARNING:NgdBuild:452 - logical net 'N313' has no driver
WARNING:NgdBuild:452 - logical net 'N314' has no driver
WARNING:NgdBuild:452 - logical net 'N315' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     3
  Number of warnings: 184

Total REAL time to NGDBUILD completion:  28 sec
Total CPU time to NGDBUILD completion:   28 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Oct 21 00:31:14 2010
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 12.3 - Xflow M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: C:/Users/fpga10/Documents/Hello_World/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/fpga10/Documents/Hello_World/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 12.3 - ngdbuild M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST' of
   type DCM_ADV has been changed from 'VIRTEX4' to 'VIRTEX5' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : sys_clk was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC TS_SYS_2_TXPHY = FROM sys_clk TO clk_phy_tx0 TIG;>
   [system.ucf(328)]

WARNING:ConstraintSystem - TNM : LLCLK was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK_2_RX_CLIENT_CLK"  = FROM LLCLK TO clk_client_rx0 8000 ps
   DATAPATHONLY;> [system.ucf(333)]
   <TIMESPEC "TS_LL_CLK_2_TX_CLIENT_CLK"  = FROM LLCLK TO clk_client_tx0 8000 ps
   DATAPATHONLY;> [system.ucf(334)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_rx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(335)]
   <TIMESPEC "TS_TX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_tx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(336)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N308' has no driver
WARNING:NgdBuild:452 - logical net 'N309' has no driver
WARNING:NgdBuild:452 - logical net 'N310' has no driver
WARNING:NgdBuild:452 - logical net 'N311' has no driver
WARNING:NgdBuild:452 - logical net 'N312' has no driver
WARNING:NgdBuild:452 - logical net 'N313' has no driver
WARNING:NgdBuild:452 - logical net 'N314' has no driver
WARNING:NgdBuild:452 - logical net 'N315' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 167

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   33 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.3 - Map M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[0].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[1].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[1].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[2].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/g
   en_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[2].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[3].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[3].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[4].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[4].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[5].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[5].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[6].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[6].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[7].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[7].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[8].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[8].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[9].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[9].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN attribute
   found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[10].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[10].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[11].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[11].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[12].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[12].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[13].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[13].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[14].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[14].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[15].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[15].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[16].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[16].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[17].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[17].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[18].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[18].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[19].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[19].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[20].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[20].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[21].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[21].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[22].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[22].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[23].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[23].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[24].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[24].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[25].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[25].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[26].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[26].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[27].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[27].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[28].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[28].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[29].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[29].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[30].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[30].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[31].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[31].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[32].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[32].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[33].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[33].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[34].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[34].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[35].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[35].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[36].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[36].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[37].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[37].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[38].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[38].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[39].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[39].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[40].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[40].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[41].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[41].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[42].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[42].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[43].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[43].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[44].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[44].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[45].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[45].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[46].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[46].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[47].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[47].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[48].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[48].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[49].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[49].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[50].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[50].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[51].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[51].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[52].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[52].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[53].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[53].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[54].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[54].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[55].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[55].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[56].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[56].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[57].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[57].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[58].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[58].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[59].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[59].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[60].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[60].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[61].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[61].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[62].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[62].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:10 - RLOC_ORIGIN attribute on FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[63].u_iob_dq/stg2a_out_rise) must be on the start of a set.
ERROR:Map:11 - FDRSE symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise" (output
   signal=DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dq[63].u_iob_dq/stg2a_out_rise) - more than one RLOC_ORIGIN
   attribute found within the RPM set "DDR2_SDRAM/hset".
ERROR:Map:52 - Problem encountered processing RPMs. 

Design Summary
--------------
Number of errors   : 128
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Oct 21 00:56:30 2010
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 12.3 - Xflow M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: C:/Users/fpga10/Documents/Hello_World/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/fpga10/Documents/Hello_World/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 12.3 - ngdbuild M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST' of
   type DCM_ADV has been changed from 'VIRTEX4' to 'VIRTEX5' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : sys_clk was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC TS_SYS_2_TXPHY = FROM sys_clk TO clk_phy_tx0 TIG;>
   [system.ucf(328)]

WARNING:ConstraintSystem - TNM : LLCLK was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK_2_RX_CLIENT_CLK"  = FROM LLCLK TO clk_client_rx0 8000 ps
   DATAPATHONLY;> [system.ucf(333)]
   <TIMESPEC "TS_LL_CLK_2_TX_CLIENT_CLK"  = FROM LLCLK TO clk_client_tx0 8000 ps
   DATAPATHONLY;> [system.ucf(334)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_rx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(335)]
   <TIMESPEC "TS_TX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_tx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(336)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N308' has no driver
WARNING:NgdBuild:452 - logical net 'N309' has no driver
WARNING:NgdBuild:452 - logical net 'N310' has no driver
WARNING:NgdBuild:452 - logical net 'N311' has no driver
WARNING:NgdBuild:452 - logical net 'N312' has no driver
WARNING:NgdBuild:452 - logical net 'N313' has no driver
WARNING:NgdBuild:452 - logical net 'N314' has no driver
WARNING:NgdBuild:452 - logical net 'N315' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 167

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   30 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.3 - Map M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0" failed to join
   the OLOGIC comp matched to output buffer
   "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 16 secs 
Total CPU  time at the beginning of Placer: 1 mins 14 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d8ce6a7d) REAL time: 1 mins 26 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:d8ce6a7d) REAL time: 1 mins 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5008f149) REAL time: 1 mins 26 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:2bcb7778) REAL time: 1 mins 26 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:2bcb7778) REAL time: 2 mins 41 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:2bcb7778) REAL time: 2 mins 42 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


WARNING:Place:971 - A GCLK / GCLK clock component pair have been found that are not placed at an optimal GCLK / GCLK
   site pair. The GCLK component <clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST> is placed at site
   <BUFGCTRL_X0Y0>. The corresponding GCLK component
   <Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0> is placed at site
   <BUFGCTRL_X0Y31>. The GCLK site can use the fast path to the other GCLK if both the GCLK components are placed in the
   same half of the device (TOP or BOTTOM). You may want to analyze why this problem exists and correct it. This is not
   an error so processing will continue.
Phase 7.2  Initial Clock and IO Placement (Checksum:b12536c3) REAL time: 2 mins 46 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:b12536c3) REAL time: 2 mins 46 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:b12536c3) REAL time: 2 mins 46 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:b12536c3) REAL time: 2 mins 46 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b12536c3) REAL time: 2 mins 47 secs 

Phase 12.8  Global Placement
.....................................................................................................
................
............................................................................................................
................
................
................
Phase 12.8  Global Placement (Checksum:ec726e90) REAL time: 3 mins 50 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:ec726e90) REAL time: 3 mins 50 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:ec726e90) REAL time: 3 mins 51 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:51d48894) REAL time: 5 mins 7 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:51d48894) REAL time: 5 mins 8 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:51d48894) REAL time: 5 mins 9 secs 

Total REAL time to Placer completion: 5 mins 10 secs 
Total CPU  time to Placer completion: 5 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   71
Slice Logic Utilization:
  Number of Slice Registers:                10,941 out of  69,120   15
    Number used as Flip Flops:              10,919
    Number used as Latch-thrus:                 22
  Number of Slice LUTs:                      9,800 out of  69,120   14
    Number used as logic:                    9,381 out of  69,120   13
      Number using O6 output only:           8,544
      Number using O5 output only:             371
      Number using O5 and O6:                  466
    Number used as Memory:                     364 out of  17,920    2
      Number used as Dual Port RAM:            136
        Number using O5 and O6:                136
      Number used as Single Port RAM:           32
        Number using O6 output only:            32
      Number used as Shift Register:           196
        Number using O6 output only:           195
        Number using O5 output only:             1
    Number used as exclusive route-thru:        55
  Number of route-thrus:                       435
    Number using O6 output only:               420
    Number using O5 output only:                 9
    Number using O5 and O6:                      6

Slice Logic Distribution:
  Number of occupied Slices:                 6,168 out of  17,280   35
  Number of LUT Flip Flop pairs used:       15,395
    Number with an unused Flip Flop:         4,454 out of  15,395   28
    Number with an unused LUT:               5,595 out of  15,395   36
    Number of fully used LUT-FF pairs:       5,346 out of  15,395   34
    Number of unique control sets:           1,485
    Number of slice register sites lost
      to control set restrictions:           3,409 out of  69,120    4

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       271 out of     640   42
    Number of LOCed IOBs:                      271 out of     271  100
    IOB Flip Flops:                            503

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      38 out of     148   25
    Number using BlockRAM only:                 38
    Total primitives used:
      Number of 36k BlockRAM used:              33
      Number of 18k BlockRAM used:               6
    Total Memory used (KB):                  1,296 out of   5,328   24
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28
    Number used as BUFGs:                        8
    Number used as BUFGCTRLs:                    1
  Number of IDELAYCTRLs:                         5 out of      22   22
  Number of BSCANs:                              1 out of       4   25
  Number of BUFIOs:                              8 out of      80   10
  Number of DCM_ADVs:                            1 out of      12    8
  Number of DSP48Es:                             3 out of      64    4
  Number of PLL_ADVs:                            1 out of       6   16
  Number of TEMACs:                              1 out of       2   50

Average Fanout of Non-Clock Nets:                3.62

Peak Memory Usage:  893 MB
Total REAL time to MAP completion:  5 mins 32 secs 
Total CPU time to MAP completion:   5 mins 29 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - par M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
C:\Xilinx\12.3\ISE_DS\ISE\;C:\Xilinx\12.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.71 2010-09-15".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           8 out of 32     25
   Number of BUFGCTRLs                       1 out of 32      3
   Number of BUFIOs                          8 out of 80     10
   Number of DCM_ADVs                        1 out of 12      8
   Number of DSP48Es                         3 out of 64      4
   Number of IDELAYCTRLs                     5 out of 22     22
      Number of LOCed IDELAYCTRLs            5 out of 5     100

   Number of ILOGICs                       133 out of 800    16
      Number of LOCed ILOGICs                8 out of 133     6

   Number of External IOBs                 271 out of 640    42
      Number of LOCed IOBs                 271 out of 271   100

   Number of IODELAYs                       91 out of 800    11
      Number of LOCed IODELAYs               8 out of 91      8

   Number of OLOGICs                       242 out of 800    30
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB18X2s                       3 out of 148     2
   Number of RAMB18X2SDPs                    2 out of 148     1
   Number of RAMB36_EXPs                    33 out of 148    22
   Number of TEMACs                          1 out of 2      50
   Number of Slices                       6168 out of 17280  35
   Number of Slice Registers             10941 out of 69120  15
      Number used as Flip Flops          10919
      Number used as Latches                 0
      Number used as LatchThrus             22

   Number of Slice LUTS                   9800 out of 69120  14
   Number of Slice LUT-Flip Flop pairs   15395 out of 69120  22


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 38 secs 
Finished initial Timing Analysis.  REAL time: 38 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 68589 unrouted;      REAL time: 41 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 58167 unrouted;      REAL time: 47 secs 

Phase  3  : 20506 unrouted;      REAL time: 1 mins 13 secs 

Phase  4  : 20501 unrouted; (Setup:538, Hold:982, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:538, Hold:993, Component Switching Limit:0)     REAL time: 1 mins 46 secs 

Phase  6  : 0 unrouted; (Setup:538, Hold:993, Component Switching Limit:0)     REAL time: 1 mins 50 secs 

Phase  7  : 0 unrouted; (Setup:538, Hold:993, Component Switching Limit:0)     REAL time: 2 mins 5 secs 

Phase  8  : 0 unrouted; (Setup:535, Hold:993, Component Switching Limit:0)     REAL time: 2 mins 11 secs 

Phase  9  : 0 unrouted; (Setup:535, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 12 secs 

Phase 10  : 0 unrouted; (Setup:535, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 18 secs 
Total REAL time to Router completion: 2 mins 18 secs 
Total CPU time to Router completion: 2 mins 28 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzPLL0 | BUFGCTRL_X0Y0| No   | 4306 |  0.603     |  2.133      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y1| No   |  167 |  0.274     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|  clk_62_5000MHzPLL0 | BUFGCTRL_X0Y3| No   |  483 |  0.384     |  2.075      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y29| No   |   68 |  0.379     |  1.920      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y5| No   |   55 |  0.115     |  1.839      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Rx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y30| No   |  106 |  0.270     |  2.074      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Tx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y31| No   |   35 |  0.560     |  2.085      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    8 |  0.328     |  1.896      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Hard_Ethernet |              |      |      |            |             |
|_MAC_MII_TX_CLK_0_pi |              |      |      |            |             |
|             n_IBUFG |         Local|      |    2 |  0.000     |  3.845      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.940      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   20 |  1.658     |  2.788      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 535 (Setup: 535, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.535ns|     8.535ns|       1|         535
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.009ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_LL_CLK = MAXDELAY FROM | SETUP       |     0.028ns|     9.972ns|       0|           0
   TIMEGRP "clk_client_tx0" TO TIMEGRP      | HOLD        |     0.360ns|            |       0|           0
      "LLCLK" 10 ns DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.035ns|     1.865ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK_2_TX_CLIENT_CLK = MAXDELAY FROM | SETUP       |     0.121ns|     7.879ns|       0|           0
   TIMEGRP "LLCLK" TO TIMEGRP         "clk_ | HOLD        |     0.490ns|            |       0|           0
  client_tx0" 8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     0.125ns|     4.875ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.382ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_clk_phy_rx0 = | SETUP       |     0.329ns|     7.371ns|       0|           0
   PERIOD TIMEGRP         "v5_emac_v1_3_sin | HOLD        |     0.313ns|            |       0|           0
  gle_gmii_clk_phy_rx0" 7.7 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     0.698ns|     4.302ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.129ns|            |       0|           0
     TS_sys_clk_pin * 2                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     0.730ns|     4.270ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.228ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.835ns|     5.553ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.452ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 PHASE 2 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.036ns|    11.928ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.030ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  25 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     3.100ns|     1.900ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.237ns|            |       0|           0
       TS_sys_clk_pin * 2                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     3.123ns|     1.877ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.081ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM | SETUP       |     3.219ns|     4.781ns|       0|           0
   TIMEGRP "LLCLK" TO TIMEGRP         "clk_ | HOLD        |     0.609ns|            |       0|           0
  client_rx0" 8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.644ns|     1.356ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.476ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_client_clk_tx | MINHIGHPULSE|     5.300ns|     2.400ns|       0|           0
  0 = PERIOD TIMEGRP         "v5_emac_v1_3_ |             |            |            |        |            
  single_gmii_client_clk_tx0" 7.7 ns HIGH 5 |             |            |            |        |            
  0|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_client_clk_rx | MINPERIOD   |     5.478ns|     2.222ns|       0|           0
  0 = PERIOD TIMEGRP         "v5_emac_v1_3_ |             |            |            |        |            
  single_gmii_client_clk_rx0" 7.7 ns HIGH 5 |             |            |            |        |            
  0|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_LL_CLK = MAXDELAY FROM | SETUP       |     8.719ns|     1.281ns|       0|           0
   TIMEGRP "clk_client_rx0" TO TIMEGRP      | HOLD        |     0.484ns|            |       0|           0
      "LLCLK" 10 ns DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    27.026ns|     2.974ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.466ns|            |       0|           0
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SYS_2_TXPHY_path" TIG            | MAXDELAY    |         N/A|     3.283ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_phy_clk_tx0 = | N/A         |         N/A|         N/A|     N/A|         N/A
   PERIOD TIMEGRP         "v5_emac_v1_3_sin |             |            |            |        |            
  gle_gmii_phy_clk_tx0" 7.7 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|     10.669ns|            0|            1|            0|       564918|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.302ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.875ns|          N/A|            0|            0|           46|            0|
| TS_MC_GATE_DLY                |      5.000ns|      4.270ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.877ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.900ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      8.000ns|      5.553ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      8.535ns|          N/A|            1|            0|       552313|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|           11|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     11.928ns|          N/A|            0|            0|        11216|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 40 secs 
Total CPU time to PAR completion: 2 mins 39 secs 

Peak Memory Usage:  862 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
C:\Xilinx\12.3\ISE_DS\ISE\;C:\Xilinx\12.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.71 2010-09-15, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 1  Score: 535 (Setup/Max: 535, Hold: 0)

Constraints cover 568146 paths, 16 nets, and 61248 connections

Design statistics:
   Minimum period:  11.928ns (Maximum frequency:  83.836MHz)
   Maximum path delay from/to any node:   9.972ns
   Maximum net delay:   0.805ns


Analysis completed Thu Oct 21 01:06:11 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 47 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
********************************************************************************
ERROR: 1 constraint not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:
XPS7434d260set enable_par_timing_error 0
********************************************************************************
make: *** [implementation/system.bit] Error 1
Done!

********************************************************************************
At Local date and time: Thu Oct 21 01:10:05 2010
 make -f system.make bits started...
xilperl C:/Xilinx/12.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
********************************************************************************
WARNING: 1 constraint not met.
********************************************************************************
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.3 - Bitgen M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
C:\Xilinx\12.3\ISE_DS\ISE\;C:\Xilinx\12.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu Oct 21 01:10:23 2010

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1412 - Invalid configuration (incorrect pin connections
   and/or modes) on
   block:<Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_
   YES_01.gmii_rxc0_delay>:<IODELAY_IODELAY>.  When DELAY_SRC is not DATAIN
   programming the DATAIN input pin is not used and will be ignored.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Oct 21 01:16:42 2010
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 205 - tcl is overriding PARAMETER C_USE_MIG_V5_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_Positions	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_2	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Mouse	mb_plb
  (0x86a20000-0x86a2ffff) PS2_Keyboard	mb_plb
  (0x89080000-0x890fffff) Hard_Ethernet_MAC	mb_plb
  (0x8b600000-0x8b6fffff) SRAM	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value to 0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 81 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx110tff1136-1 -bt
"implementation/system.bit"  -bd "TestApp_Memory_microblaze_0/executable.elf"
tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
5: Device Temperature: Current Reading:   33.64 C, Min. Reading:   27.24 C, Max.
Reading:   33.64 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.479 V, Min. Reading:   2.476 V, Max.
Reading:   2.484 V
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Thu Oct 21 01:19:06 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   45.45 C, Min. Reading:   42.99 C, Max.
Reading:   45.95 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.476 V, Min. Reading:   2.476 V, Max.
Reading:   2.484 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
Done!
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Thu Oct 21 01:26:49 2010
 make -f system.make program started...
mb-gcc -O2 TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.a  -T TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5458	    388	   6198	  12044	   2f0c	TestApp_Memory_microblaze_0/executable.elf

Done!

********************************************************************************
At Local date and time: Thu Oct 21 01:27:17 2010
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 205 - tcl is overriding PARAMETER C_USE_MIG_V5_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_Positions	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_2	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Mouse	mb_plb
  (0x86a20000-0x86a2ffff) PS2_Keyboard	mb_plb
  (0x89080000-0x890fffff) Hard_Ethernet_MAC	mb_plb
  (0x8b600000-0x8b6fffff) SRAM	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value to 0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 81 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx110tff1136-1 -bt
"implementation/system.bit"  -bd "TestApp_Memory_microblaze_0/executable.elf"
tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   63.17 C, Min. Reading:   43.48 C, Max.
Reading:   63.17 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.476 V, Min. Reading:   2.473 V, Max.
Reading:   2.484 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Thu Oct 21 01:28:24 2010
 make -f system.make program started...
mb-gcc -O2 TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.a  -T TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5462	    388	   6194	  12044	   2f0c	TestApp_Memory_microblaze_0/executable.elf

Done!

********************************************************************************
At Local date and time: Thu Oct 21 01:28:35 2010
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 205 - tcl is overriding PARAMETER C_USE_MIG_V5_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_Positions	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_2	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Mouse	mb_plb
  (0x86a20000-0x86a2ffff) PS2_Keyboard	mb_plb
  (0x89080000-0x890fffff) Hard_Ethernet_MAC	mb_plb
  (0x8b600000-0x8b6fffff) SRAM	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value to 0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 81 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx110tff1136-1 -bt
"implementation/system.bit"  -bd "TestApp_Memory_microblaze_0/executable.elf"
tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   63.66 C, Min. Reading:   60.22 C, Max.
Reading:   64.16 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.476 V, Min. Reading:   2.473 V, Max.
Reading:   2.484 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Thu Oct 21 01:34:43 2010
 make -f system.make program started...
mb-gcc -O2 TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v8.00.a  -T TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5466	    388	   6198	  12052	   2f14	TestApp_Memory_microblaze_0/executable.elf

Done!

********************************************************************************
At Local date and time: Thu Oct 21 01:34:57 2010
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 205 - tcl is overriding PARAMETER C_USE_MIG_V5_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_Positions	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_2	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Mouse	mb_plb
  (0x86a20000-0x86a2ffff) PS2_Keyboard	mb_plb
  (0x89080000-0x890fffff) Hard_Ethernet_MAC	mb_plb
  (0x8b600000-0x8b6fffff) SRAM	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value to 0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 81 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx110tff1136-1 -bt
"implementation/system.bit"  -bd "TestApp_Memory_microblaze_0/executable.elf"
tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   66.13 C, Min. Reading:   61.20 C, Max.
Reading:   66.62 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.476 V, Min. Reading:   2.473 V, Max.
Reading:   2.484 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Sat Oct 23 00:01:34 2010
 make -f system.make program started...
make: Nothing to be done for `program'.
Done!

********************************************************************************
At Local date and time: Sat Oct 23 00:01:53 2010
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -pe microblaze_0 TestApp_Peripheral_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 205 - tcl is overriding PARAMETER C_USE_MIG_V5_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_Positions	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_2	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Mouse	mb_plb
  (0x86a20000-0x86a2ffff) PS2_Keyboard	mb_plb
  (0x89080000-0x890fffff) Hard_Ethernet_MAC	mb_plb
  (0x8b600000-0x8b6fffff) SRAM	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value to 0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 81 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx110tff1136-1 -bt
"implementation/system.bit"  -bd
"TestApp_Peripheral_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   41.02 C, Max.
Reading:   45.95 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.476 V, Min. Reading:   2.476 V, Max.
Reading:   2.484 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Sat Oct 23 00:03:55 2010
 make -f system.make TestApp_Peripheral_microblaze_0_program started...
make: Nothing to be done for `TestApp_Peripheral_microblaze_0_program'.
Done!

********************************************************************************
At Local date and time: Sat Oct 23 00:04:58 2010
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 205 - tcl is overriding PARAMETER C_USE_MIG_V5_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_Positions	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_2	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Mouse	mb_plb
  (0x86a20000-0x86a2ffff) PS2_Keyboard	mb_plb
  (0x89080000-0x890fffff) Hard_Ethernet_MAC	mb_plb
  (0x8b600000-0x8b6fffff) SRAM	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value to 0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 81 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx110tff1136-1 -bt
"implementation/system.bit"  -bd "TestApp_Memory_microblaze_0/executable.elf"
tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   52.84 C, Min. Reading:   43.48 C, Max.
Reading:   52.84 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.479 V, Min. Reading:   2.476 V, Max.
Reading:   2.484 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Sat Oct 23 00:09:56 2010
 make -f system.make init_bram started...
cp -f /cygdrive/c/Xilinx/12.3/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop.elf bootloops/microblaze_0.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -pe microblaze_0  bootloops/microblaze_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 205 - tcl is overriding PARAMETER C_USE_MIG_V5_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_Positions	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_2	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Mouse	mb_plb
  (0x86a20000-0x86a2ffff) PS2_Keyboard	mb_plb
  (0x89080000-0x890fffff) Hard_Ethernet_MAC	mb_plb
  (0x8b600000-0x8b6fffff) SRAM	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value to 0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 81 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx110tff1136-1 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Sat Oct 23 00:23:01 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   59.23 C, Min. Reading:   50.38 C, Max.
Reading:   60.22 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.476 V, Min. Reading:   2.473 V, Max.
Reading:   2.484 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
Done!
start xbash -q -c "cd /cygdrive/c/Users/fpga10/Documents/Hello_World/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/c/Users/fpga10/Documents/Hello_World/; exit;"
Writing filter settings....
Done writing filter settings to:
	C:\Users\fpga10\Documents\Hello_World\__xps\system.filters
Done writing Tab View settings to:
	C:\Users\fpga10\Documents\Hello_World\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Sat Oct 23 03:42:45 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   62.68 C, Min. Reading:   56.28 C, Max.
Reading:   64.16 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.476 V, Min. Reading:   2.473 V, Max.
Reading:   2.484 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Sat Oct 23 04:05:31 2010
 make -f system.make init_bram started...
make: Nothing to be done for `init_bram'.
Done!

********************************************************************************
At Local date and time: Sat Oct 23 04:05:40 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   61.70 C, Min. Reading:   57.76 C, Max.
Reading:   63.66 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.476 V, Min. Reading:   2.473 V, Max.
Reading:   2.484 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\fpga10\Documents\Hello_World\__xps\system.filters
Done writing Tab View settings to:
	C:\Users\fpga10\Documents\Hello_World\__xps\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Oct 23 15:17:45 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   36.10 C, Min. Reading:   32.66 C, Max.
Reading:   36.59 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.479 V, Min. Reading:   2.476 V, Max.
Reading:   2.484 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
Done!
start xbash -q -c "cd /cygdrive/c/Users/fpga10/Documents/Hello_World/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/c/Users/fpga10/Documents/Hello_World/; exit;"
Writing filter settings....
Done writing filter settings to:
	C:\Users\fpga10\Documents\Hello_World\__xps\system.filters
Done writing Tab View settings to:
	C:\Users\fpga10\Documents\Hello_World\__xps\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Assigned Driver uartlite 2.00.a for instance mdm_1
mdm_1 has been added to the project
ERROR:EDK:3900 - issued from TCL procedure "::hw_xps_ll_temac_v2_03_a::check_iplevel_settings" line 128
Hard_Ethernet_MAC (xps_ll_temac) - 
 The parameter C_TEMAC_TYPE can only be 2 (soft, licence required) for VIRTEX4 VIRTEX4LX architecture.
 
WARNING:EDK:2137 - Peripheral mdm_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3900 - issued from TCL procedure "::hw_xps_ll_temac_v2_03_a::check_iplevel_settings" line 128
Hard_Ethernet_MAC (xps_ll_temac) - 
 The parameter C_TEMAC_TYPE can only be 2 (soft, licence required) for VIRTEX4 VIRTEX4LX architecture.
 
WARNING:EDK:2137 - Peripheral mdm_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
mdm_1 has been deleted from the project
ERROR:EDK:3900 - issued from TCL procedure "::hw_xps_ll_temac_v2_03_a::check_iplevel_settings" line 128
Hard_Ethernet_MAC (xps_ll_temac) - 
 The parameter C_TEMAC_TYPE can only be 2 (soft, licence required) for VIRTEX4 VIRTEX4LX architecture.
 

********************************************************************************
At Local date and time: Sat Oct 23 15:40:38 2010
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.3 - platgen Xilinx EDK 12.3 Build EDK_MS3.70d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/fpga10/Documents/Hello_World/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 205 - tcl is overriding PARAMETER C_USE_MIG_V5_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_Positions	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_2	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Mouse	mb_plb
  (0x86a20000-0x86a2ffff) PS2_Keyboard	mb_plb
  (0x89080000-0x890fffff) Hard_Ethernet_MAC	mb_plb
  (0x8b600000-0x8b6fffff) SRAM	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value to 0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 81 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 89 - 2 master(s) : 17
slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 96 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 103 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 231 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 334 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 757 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX
   value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value
   to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 764 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX
   value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX
   value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX
   value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 767 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 768 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX
   value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 769 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 770 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 771 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 772 - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 773 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 774 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX
   value to 17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 786 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 790 - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 791 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 793 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 794 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to
   5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 808 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 809 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 810 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 811 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 812 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 833 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 834 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 835 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 836 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 837 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 840 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value
   to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value
   to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value
   to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value
   to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value
   to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value
   to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value
   to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value
   to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value
   to 0x033
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value
   to 0x034
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value
   to 0x03b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value
   to 0x03c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value
   to 0x047
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value
   to 0x048
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value
   to 0x04f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value
   to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value
   to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value
   to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value
   to 0x066
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value
   to 0x067
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value
   to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value
   to 0x079
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value
   to 0x085
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value
   to 0x086
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value
   to 0x097
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 868 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value
   to 0x098
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 869 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value
   to 0x0a4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 870 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value
   to 0x0a5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 871 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value
   to 0x0b5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 872 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value
   to 0x0b6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 873 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value
   to 0x0b7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16
   value to 0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15
   value to 0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14
   value to 0x0000001C0000001C000040080000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13
   value to 0x0000041D000024140000041C000024140002041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12
   value to 0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11
   value to 0x0000001E000021060000011E000021060000011E000021060002011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10
   value to 0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F
   value to 0x000024140000041C000024140002041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E
   value to 0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D
   value to 0x000021060000011E000021060000011E000021060002011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C
   value to 0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B
   value to 0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A
   value to 0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09
   value to 0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08
   value to 0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 932 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07
   value to 0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 933 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06
   value to 0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 934 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05
   value to 0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04
   value to 0x0000001C0000001C000040080000001C0000001C000020150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03
   value to 0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02
   value to 0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01
   value to 0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00
   value to 0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 945 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 946 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 947 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 948 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 9
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111000001000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 245 - processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 89 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 103 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 119 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 128 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 135 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_positions -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 148 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bit -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 174 - Copying cache
implementation netlist
IPNAME:xps_ps2 INSTANCE:ps2_mouse -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 187 - Copying cache
implementation netlist
IPNAME:xps_ps2 INSTANCE:ps2_keyboard -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:iic_eeprom -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 203 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:sram -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 216 - Copying cache
implementation netlist
IPNAME:xps_ll_temac INSTANCE:hard_ethernet_mac -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 245 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 277 - Copying cache
implementation netlist
IPNAME:xps_sysace INSTANCE:sysace_compactflash -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 325 - Copying cache
implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_1 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 342 - Copying cache
implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_2 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 354 - Copying cache
implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 366 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 412 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 424 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 437 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 128 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 377 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 377 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 377 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/clock_generator_0_wrapper/
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 34.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
Release 12.3 - ngcbuild M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/Users/fpga10/Documents/Hello_World/synthesis/system.ngc"
...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/ps2_mouse_wrapper.ngc"...
Loading design module "../implementation/ps2_keyboard_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/sram_wrapper.ngc"...
Loading design module "../implementation/hard_ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 12.3 - Xflow M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: C:/Users/fpga10/Documents/Hello_World/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/fpga10/Documents/Hello_World/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 12.3 - ngdbuild M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST' of
   type DCM_ADV has been changed from 'VIRTEX4' to 'VIRTEX5' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : sys_clk was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC TS_SYS_2_TXPHY = FROM sys_clk TO clk_phy_tx0 TIG;>
   [system.ucf(328)]

WARNING:ConstraintSystem - TNM : LLCLK was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK_2_RX_CLIENT_CLK"  = FROM LLCLK TO clk_client_rx0 8000 ps
   DATAPATHONLY;> [system.ucf(333)]
   <TIMESPEC "TS_LL_CLK_2_TX_CLIENT_CLK"  = FROM LLCLK TO clk_client_tx0 8000 ps
   DATAPATHONLY;> [system.ucf(334)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_rx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(335)]
   <TIMESPEC "TS_TX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_tx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(336)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N308' has no driver
WARNING:NgdBuild:452 - logical net 'N309' has no driver
WARNING:NgdBuild:452 - logical net 'N310' has no driver
WARNING:NgdBuild:452 - logical net 'N311' has no driver
WARNING:NgdBuild:452 - logical net 'N312' has no driver
WARNING:NgdBuild:452 - logical net 'N313' has no driver
WARNING:NgdBuild:452 - logical net 'N314' has no driver
WARNING:NgdBuild:452 - logical net 'N315' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 167

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   30 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.3 - Map M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0" failed to join
   the OLOGIC comp matched to output buffer
   "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 18 secs 
Total CPU  time at the beginning of Placer: 1 mins 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d8ce6a7d) REAL time: 1 mins 29 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:d8ce6a7d) REAL time: 1 mins 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5008f149) REAL time: 1 mins 29 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:2bcb7778) REAL time: 1 mins 29 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:2bcb7778) REAL time: 2 mins 43 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:2bcb7778) REAL time: 2 mins 45 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


WARNING:Place:971 - A GCLK / GCLK clock component pair have been found that are not placed at an optimal GCLK / GCLK
   site pair. The GCLK component <clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST> is placed at site
   <BUFGCTRL_X0Y0>. The corresponding GCLK component
   <Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0> is placed at site
   <BUFGCTRL_X0Y31>. The GCLK site can use the fast path to the other GCLK if both the GCLK components are placed in the
   same half of the device (TOP or BOTTOM). You may want to analyze why this problem exists and correct it. This is not
   an error so processing will continue.
Phase 7.2  Initial Clock and IO Placement (Checksum:b12536c3) REAL time: 2 mins 48 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:b12536c3) REAL time: 2 mins 48 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:b12536c3) REAL time: 2 mins 48 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:b12536c3) REAL time: 2 mins 49 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b12536c3) REAL time: 2 mins 49 secs 

Phase 12.8  Global Placement
.....................................................................................................
................
............................................................................................................
................
................
................
Phase 12.8  Global Placement (Checksum:ec726e90) REAL time: 3 mins 53 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:ec726e90) REAL time: 3 mins 53 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:ec726e90) REAL time: 3 mins 55 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:51d48894) REAL time: 5 mins 11 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:51d48894) REAL time: 5 mins 12 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:51d48894) REAL time: 5 mins 13 secs 

Total REAL time to Placer completion: 5 mins 15 secs 
Total CPU  time to Placer completion: 5 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   71
Slice Logic Utilization:
  Number of Slice Registers:                10,941 out of  69,120   15
    Number used as Flip Flops:              10,919
    Number used as Latch-thrus:                 22
  Number of Slice LUTs:                      9,800 out of  69,120   14
    Number used as logic:                    9,381 out of  69,120   13
      Number using O6 output only:           8,544
      Number using O5 output only:             371
      Number using O5 and O6:                  466
    Number used as Memory:                     364 out of  17,920    2
      Number used as Dual Port RAM:            136
        Number using O5 and O6:                136
      Number used as Single Port RAM:           32
        Number using O6 output only:            32
      Number used as Shift Register:           196
        Number using O6 output only:           195
        Number using O5 output only:             1
    Number used as exclusive route-thru:        55
  Number of route-thrus:                       435
    Number using O6 output only:               420
    Number using O5 output only:                 9
    Number using O5 and O6:                      6

Slice Logic Distribution:
  Number of occupied Slices:                 6,168 out of  17,280   35
  Number of LUT Flip Flop pairs used:       15,395
    Number with an unused Flip Flop:         4,454 out of  15,395   28
    Number with an unused LUT:               5,595 out of  15,395   36
    Number of fully used LUT-FF pairs:       5,346 out of  15,395   34
    Number of unique control sets:           1,485
    Number of slice register sites lost
      to control set restrictions:           3,409 out of  69,120    4

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       271 out of     640   42
    Number of LOCed IOBs:                      271 out of     271  100
    IOB Flip Flops:                            503

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      38 out of     148   25
    Number using BlockRAM only:                 38
    Total primitives used:
      Number of 36k BlockRAM used:              33
      Number of 18k BlockRAM used:               6
    Total Memory used (KB):                  1,296 out of   5,328   24
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28
    Number used as BUFGs:                        8
    Number used as BUFGCTRLs:                    1
  Number of IDELAYCTRLs:                         5 out of      22   22
  Number of BSCANs:                              1 out of       4   25
  Number of BUFIOs:                              8 out of      80   10
  Number of DCM_ADVs:                            1 out of      12    8
  Number of DSP48Es:                             3 out of      64    4
  Number of PLL_ADVs:                            1 out of       6   16
  Number of TEMACs:                              1 out of       2   50

Average Fanout of Non-Clock Nets:                3.62

Peak Memory Usage:  889 MB
Total REAL time to MAP completion:  5 mins 36 secs 
Total CPU time to MAP completion:   5 mins 31 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - par M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
C:\Xilinx\12.3\ISE_DS\ISE\;C:\Xilinx\12.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.71 2010-09-15".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           8 out of 32     25
   Number of BUFGCTRLs                       1 out of 32      3
   Number of BUFIOs                          8 out of 80     10
   Number of DCM_ADVs                        1 out of 12      8
   Number of DSP48Es                         3 out of 64      4
   Number of IDELAYCTRLs                     5 out of 22     22
      Number of LOCed IDELAYCTRLs            5 out of 5     100

   Number of ILOGICs                       133 out of 800    16
      Number of LOCed ILOGICs                8 out of 133     6

   Number of External IOBs                 271 out of 640    42
      Number of LOCed IOBs                 271 out of 271   100

   Number of IODELAYs                       91 out of 800    11
      Number of LOCed IODELAYs               8 out of 91      8

   Number of OLOGICs                       242 out of 800    30
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB18X2s                       3 out of 148     2
   Number of RAMB18X2SDPs                    2 out of 148     1
   Number of RAMB36_EXPs                    33 out of 148    22
   Number of TEMACs                          1 out of 2      50
   Number of Slices                       6168 out of 17280  35
   Number of Slice Registers             10941 out of 69120  15
      Number used as Flip Flops          10919
      Number used as Latches                 0
      Number used as LatchThrus             22

   Number of Slice LUTS                   9800 out of 69120  14
   Number of Slice LUT-Flip Flop pairs   15395 out of 69120  22


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 38 secs 
Finished initial Timing Analysis.  REAL time: 38 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 68589 unrouted;      REAL time: 42 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 58167 unrouted;      REAL time: 46 secs 

Phase  3  : 20506 unrouted;      REAL time: 1 mins 13 secs 

Phase  4  : 20501 unrouted; (Setup:538, Hold:982, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:538, Hold:993, Component Switching Limit:0)     REAL time: 1 mins 45 secs 

Phase  6  : 0 unrouted; (Setup:538, Hold:993, Component Switching Limit:0)     REAL time: 1 mins 49 secs 

Phase  7  : 0 unrouted; (Setup:538, Hold:993, Component Switching Limit:0)     REAL time: 2 mins 4 secs 

Phase  8  : 0 unrouted; (Setup:535, Hold:993, Component Switching Limit:0)     REAL time: 2 mins 10 secs 

Phase  9  : 0 unrouted; (Setup:535, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 12 secs 

Phase 10  : 0 unrouted; (Setup:535, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 17 secs 
Total REAL time to Router completion: 2 mins 17 secs 
Total CPU time to Router completion: 2 mins 28 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzPLL0 | BUFGCTRL_X0Y0| No   | 4306 |  0.603     |  2.133      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y1| No   |  167 |  0.274     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|  clk_62_5000MHzPLL0 | BUFGCTRL_X0Y3| No   |  483 |  0.384     |  2.075      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y29| No   |   68 |  0.379     |  1.920      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y5| No   |   55 |  0.115     |  1.839      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Rx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y30| No   |  106 |  0.270     |  2.074      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Tx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y31| No   |   35 |  0.560     |  2.085      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    8 |  0.328     |  1.896      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Hard_Ethernet |              |      |      |            |             |
|_MAC_MII_TX_CLK_0_pi |              |      |      |            |             |
|             n_IBUFG |         Local|      |    2 |  0.000     |  3.845      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.940      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   20 |  1.658     |  2.788      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 535 (Setup: 535, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.535ns|     8.535ns|       1|         535
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.009ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_LL_CLK = MAXDELAY FROM | SETUP       |     0.028ns|     9.972ns|       0|           0
   TIMEGRP "clk_client_tx0" TO TIMEGRP      | HOLD        |     0.360ns|            |       0|           0
      "LLCLK" 10 ns DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.035ns|     1.865ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK_2_TX_CLIENT_CLK = MAXDELAY FROM | SETUP       |     0.121ns|     7.879ns|       0|           0
   TIMEGRP "LLCLK" TO TIMEGRP         "clk_ | HOLD        |     0.490ns|            |       0|           0
  client_tx0" 8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     0.125ns|     4.875ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.382ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_clk_phy_rx0 = | SETUP       |     0.329ns|     7.371ns|       0|           0
   PERIOD TIMEGRP         "v5_emac_v1_3_sin | HOLD        |     0.313ns|            |       0|           0
  gle_gmii_clk_phy_rx0" 7.7 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     0.698ns|     4.302ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.129ns|            |       0|           0
     TS_sys_clk_pin * 2                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     0.730ns|     4.270ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.228ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.835ns|     5.553ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.452ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 PHASE 2 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.036ns|    11.928ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.030ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  25 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     3.100ns|     1.900ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.237ns|            |       0|           0
       TS_sys_clk_pin * 2                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     3.123ns|     1.877ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.081ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM | SETUP       |     3.219ns|     4.781ns|       0|           0
   TIMEGRP "LLCLK" TO TIMEGRP         "clk_ | HOLD        |     0.609ns|            |       0|           0
  client_rx0" 8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.644ns|     1.356ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.476ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_client_clk_tx | MINHIGHPULSE|     5.300ns|     2.400ns|       0|           0
  0 = PERIOD TIMEGRP         "v5_emac_v1_3_ |             |            |            |        |            
  single_gmii_client_clk_tx0" 7.7 ns HIGH 5 |             |            |            |        |            
  0|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_client_clk_rx | MINPERIOD   |     5.478ns|     2.222ns|       0|           0
  0 = PERIOD TIMEGRP         "v5_emac_v1_3_ |             |            |            |        |            
  single_gmii_client_clk_rx0" 7.7 ns HIGH 5 |             |            |            |        |            
  0|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_LL_CLK = MAXDELAY FROM | SETUP       |     8.719ns|     1.281ns|       0|           0
   TIMEGRP "clk_client_rx0" TO TIMEGRP      | HOLD        |     0.484ns|            |       0|           0
      "LLCLK" 10 ns DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    27.026ns|     2.974ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.466ns|            |       0|           0
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SYS_2_TXPHY_path" TIG            | MAXDELAY    |         N/A|     3.283ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_phy_clk_tx0 = | N/A         |         N/A|         N/A|     N/A|         N/A
   PERIOD TIMEGRP         "v5_emac_v1_3_sin |             |            |            |        |            
  gle_gmii_phy_clk_tx0" 7.7 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|     10.669ns|            0|            1|            0|       564918|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.302ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.875ns|          N/A|            0|            0|           46|            0|
| TS_MC_GATE_DLY                |      5.000ns|      4.270ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.877ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.900ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      8.000ns|      5.553ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      8.535ns|          N/A|            1|            0|       552313|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|           11|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     11.928ns|          N/A|            0|            0|        11216|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 40 secs 
Total CPU time to PAR completion: 2 mins 39 secs 

Peak Memory Usage:  854 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
C:\Xilinx\12.3\ISE_DS\ISE\;C:\Xilinx\12.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.71 2010-09-15, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 1  Score: 535 (Setup/Max: 535, Hold: 0)

Constraints cover 568146 paths, 16 nets, and 61248 connections

Design statistics:
   Minimum period:  11.928ns (Maximum frequency:  83.836MHz)
   Maximum path delay from/to any node:   9.972ns
   Maximum net delay:   0.805ns


Analysis completed Sat Oct 23 15:52:44 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 47 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
********************************************************************************
WARNING: 1 constraint not met.
********************************************************************************
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.3 - Bitgen M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
C:\Xilinx\12.3\ISE_DS\ISE\;C:\Xilinx\12.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Sat Oct 23 15:53:04 2010

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1412 - Invalid configuration (incorrect pin connections
   and/or modes) on
   block:<Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_
   YES_01.gmii_rxc0_delay>:<IODELAY_IODELAY>.  When DELAY_SRC is not DATAIN
   programming the DATAIN input pin is not used and will be ignored.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -pe microblaze_0  bootloops/microblaze_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>

Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 205 - tcl is overriding PARAMETER C_USE_MIG_V5_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_Positions	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_2	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Mouse	mb_plb
  (0x86a20000-0x86a2ffff) PS2_Keyboard	mb_plb
  (0x89080000-0x890fffff) Hard_Ethernet_MAC	mb_plb
  (0x8b600000-0x8b6fffff) SRAM	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value to 0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 81 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx110tff1136-1 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

Done!
ERROR:EDK:3900 - issued from TCL procedure "::hw_xps_ll_temac_v2_03_a::check_iplevel_settings" line 128
Hard_Ethernet_MAC (xps_ll_temac) - 
 The parameter C_TEMAC_TYPE can only be 2 (soft, licence required) for VIRTEX4 VIRTEX4LX architecture.
 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3900 - issued from TCL procedure "::hw_xps_ll_temac_v2_03_a::check_iplevel_settings" line 128
Hard_Ethernet_MAC (xps_ll_temac) - 
 The parameter C_TEMAC_TYPE can only be 2 (soft, licence required) for VIRTEX4 VIRTEX4LX architecture.
 

********************************************************************************
At Local date and time: Sat Oct 23 16:24:22 2010
 make -f system.make download started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.3 - platgen Xilinx EDK 12.3 Build EDK_MS3.70d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/fpga10/Documents/Hello_World/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 205 - tcl is overriding PARAMETER C_USE_MIG_V5_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_Positions	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_2	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Mouse	mb_plb
  (0x86a20000-0x86a2ffff) PS2_Keyboard	mb_plb
  (0x89080000-0x890fffff) Hard_Ethernet_MAC	mb_plb
  (0x8b600000-0x8b6fffff) SRAM	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value to 0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 81 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 89 - 2 master(s) : 17
slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 96 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 103 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 231 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 286 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 309 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 334 - tcl is overriding PARAMETER
   C_USE_INTERRUPT value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 335 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 336 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 349 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 395 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to
   SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 400 - tcl is overriding PARAMETER C_PIM1_B_SUBTYPE value
   to SDMA
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 757 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX
   value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value
   to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 764 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX
   value to 7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 765 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX
   value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 766 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX
   value to 9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 767 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 768 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX
   value to 11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 769 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 770 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 771 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 772 - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 773 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 774 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX
   value to 17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 786 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY
   value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 790 - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 791 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 793 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 794 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 795 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 798 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to
   5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 808 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 809 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 810 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 811 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 812 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 833 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 834 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 835 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 836 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 837 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to
   0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 840 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value
   to 0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value
   to 0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value
   to 0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value
   to 0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value
   to 0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value
   to 0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value
   to 0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value
   to 0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value
   to 0x033
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value
   to 0x034
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value
   to 0x03b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value
   to 0x03c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value
   to 0x047
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value
   to 0x048
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value
   to 0x04f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value
   to 0x050
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value
   to 0x05d
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value
   to 0x05e
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value
   to 0x066
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value
   to 0x067
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value
   to 0x078
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value
   to 0x079
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value
   to 0x085
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value
   to 0x086
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value
   to 0x097
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 868 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value
   to 0x098
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 869 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value
   to 0x0a4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 870 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value
   to 0x0a5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 871 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value
   to 0x0b5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 872 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value
   to 0x0b6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 873 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value
   to 0x0b7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17
   value to 0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16
   value to 0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15
   value to 0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14
   value to 0x0000001C0000001C000040080000001C0000001C000040080000001C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13
   value to 0x0000041D000024140000041C000024140002041C000024140000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12
   value to 0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11
   value to 0x0000001E000021060000011E000021060000011E000021060002011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10
   value to 0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F
   value to 0x000024140000041C000024140002041C000024140000141C000080180000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E
   value to 0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D
   value to 0x000021060000011E000021060000011E000021060002011E000021060000111E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C
   value to 0x0000801A0000001C0000001C000040080000001C000024140000041D00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B
   value to 0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A
   value to 0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09
   value to 0x0000001C0000001C000040080000001C0000001C000024150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08
   value to 0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 932 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07
   value to 0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 933 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06
   value to 0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 934 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05
   value to 0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 935 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04
   value to 0x0000001C0000001C000040080000001C0000001C000020150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 936 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03
   value to 0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02
   value to 0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01
   value to 0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00
   value to 0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 945 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 946 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 947 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 948 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00
   value to 0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 9
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111111000001000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 245 - processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 89 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 96 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 103 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 119 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 128 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 135 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_positions -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 148 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bit -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 161 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 174 - Copying cache
implementation netlist
IPNAME:xps_ps2 INSTANCE:ps2_mouse -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 187 - Copying cache
implementation netlist
IPNAME:xps_ps2 INSTANCE:ps2_keyboard -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:iic_eeprom -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 203 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:sram -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 216 - Copying cache
implementation netlist
IPNAME:xps_ll_temac INSTANCE:hard_ethernet_mac -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 245 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 277 - Copying cache
implementation netlist
IPNAME:xps_sysace INSTANCE:sysace_compactflash -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 325 - Copying cache
implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_1 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 342 - Copying cache
implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_2 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 354 - Copying cache
implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 366 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 412 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 424 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 437 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 128 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 377 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 377 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 377 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/clock_generator_0_wrapper/
clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 22.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
Release 12.3 - ngcbuild M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file "C:/Users/fpga10/Documents/Hello_World/synthesis/system.ngc"
...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/ps2_mouse_wrapper.ngc"...
Loading design module "../implementation/ps2_keyboard_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/sram_wrapper.ngc"...
Loading design module "../implementation/hard_ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 12.3 - Xflow M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: C:/Users/fpga10/Documents/Hello_World/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/fpga10/Documents/Hello_World/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 12.3 - ngdbuild M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/fpga10/Documents/Hello_World/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST' of
   type DCM_ADV has been changed from 'VIRTEX4' to 'VIRTEX5' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : sys_clk was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC TS_SYS_2_TXPHY = FROM sys_clk TO clk_phy_tx0 TIG;>
   [system.ucf(328)]

WARNING:ConstraintSystem - TNM : LLCLK was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_LL_CLK_2_RX_CLIENT_CLK"  = FROM LLCLK TO clk_client_rx0 8000 ps
   DATAPATHONLY;> [system.ucf(333)]
   <TIMESPEC "TS_LL_CLK_2_TX_CLIENT_CLK"  = FROM LLCLK TO clk_client_tx0 8000 ps
   DATAPATHONLY;> [system.ucf(334)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_rx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(335)]
   <TIMESPEC "TS_TX_CLIENT_CLK_2_LL_CLK"  = FROM clk_client_tx0 TO LLCLK 10000
   ps DATAPATHONLY;> [system.ucf(336)]

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N308' has no driver
WARNING:NgdBuild:452 - logical net 'N309' has no driver
WARNING:NgdBuild:452 - logical net 'N310' has no driver
WARNING:NgdBuild:452 - logical net 'N311' has no driver
WARNING:NgdBuild:452 - logical net 'N312' has no driver
WARNING:NgdBuild:452 - logical net 'N313' has no driver
WARNING:NgdBuild:452 - logical net 'N314' has no driver
WARNING:NgdBuild:452 - logical net 'N315' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 167

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   30 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.3 - Map M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0" failed to join
   the OLOGIC comp matched to output buffer
   "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 16 secs 
Total CPU  time at the beginning of Placer: 1 mins 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d8ce6a7d) REAL time: 1 mins 25 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:d8ce6a7d) REAL time: 1 mins 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5008f149) REAL time: 1 mins 25 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:2bcb7778) REAL time: 1 mins 25 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:2bcb7778) REAL time: 2 mins 39 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:2bcb7778) REAL time: 2 mins 41 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


WARNING:Place:971 - A GCLK / GCLK clock component pair have been found that are not placed at an optimal GCLK / GCLK
   site pair. The GCLK component <clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST> is placed at site
   <BUFGCTRL_X0Y0>. The corresponding GCLK component
   <Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0> is placed at site
   <BUFGCTRL_X0Y31>. The GCLK site can use the fast path to the other GCLK if both the GCLK components are placed in the
   same half of the device (TOP or BOTTOM). You may want to analyze why this problem exists and correct it. This is not
   an error so processing will continue.
Phase 7.2  Initial Clock and IO Placement (Checksum:b12536c3) REAL time: 2 mins 44 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:b12536c3) REAL time: 2 mins 44 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:b12536c3) REAL time: 2 mins 44 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:b12536c3) REAL time: 2 mins 45 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b12536c3) REAL time: 2 mins 45 secs 

Phase 12.8  Global Placement
.....................................................................................................
................
............................................................................................................
................
................
................
Phase 12.8  Global Placement (Checksum:ec726e90) REAL time: 3 mins 49 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:ec726e90) REAL time: 3 mins 49 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:ec726e90) REAL time: 3 mins 50 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:51d48894) REAL time: 5 mins 8 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:51d48894) REAL time: 5 mins 9 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:51d48894) REAL time: 5 mins 10 secs 

Total REAL time to Placer completion: 5 mins 12 secs 
Total CPU  time to Placer completion: 5 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   71
Slice Logic Utilization:
  Number of Slice Registers:                10,941 out of  69,120   15
    Number used as Flip Flops:              10,919
    Number used as Latch-thrus:                 22
  Number of Slice LUTs:                      9,800 out of  69,120   14
    Number used as logic:                    9,381 out of  69,120   13
      Number using O6 output only:           8,544
      Number using O5 output only:             371
      Number using O5 and O6:                  466
    Number used as Memory:                     364 out of  17,920    2
      Number used as Dual Port RAM:            136
        Number using O5 and O6:                136
      Number used as Single Port RAM:           32
        Number using O6 output only:            32
      Number used as Shift Register:           196
        Number using O6 output only:           195
        Number using O5 output only:             1
    Number used as exclusive route-thru:        55
  Number of route-thrus:                       435
    Number using O6 output only:               420
    Number using O5 output only:                 9
    Number using O5 and O6:                      6

Slice Logic Distribution:
  Number of occupied Slices:                 6,168 out of  17,280   35
  Number of LUT Flip Flop pairs used:       15,395
    Number with an unused Flip Flop:         4,454 out of  15,395   28
    Number with an unused LUT:               5,595 out of  15,395   36
    Number of fully used LUT-FF pairs:       5,346 out of  15,395   34
    Number of unique control sets:           1,485
    Number of slice register sites lost
      to control set restrictions:           3,409 out of  69,120    4

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       271 out of     640   42
    Number of LOCed IOBs:                      271 out of     271  100
    IOB Flip Flops:                            503

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      38 out of     148   25
    Number using BlockRAM only:                 38
    Total primitives used:
      Number of 36k BlockRAM used:              33
      Number of 18k BlockRAM used:               6
    Total Memory used (KB):                  1,296 out of   5,328   24
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28
    Number used as BUFGs:                        8
    Number used as BUFGCTRLs:                    1
  Number of IDELAYCTRLs:                         5 out of      22   22
  Number of BSCANs:                              1 out of       4   25
  Number of BUFIOs:                              8 out of      80   10
  Number of DCM_ADVs:                            1 out of      12    8
  Number of DSP48Es:                             3 out of      64    4
  Number of PLL_ADVs:                            1 out of       6   16
  Number of TEMACs:                              1 out of       2   50

Average Fanout of Non-Clock Nets:                3.62

Peak Memory Usage:  890 MB
Total REAL time to MAP completion:  5 mins 33 secs 
Total CPU time to MAP completion:   5 mins 31 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - par M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
C:\Xilinx\12.3\ISE_DS\ISE\;C:\Xilinx\12.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.71 2010-09-15".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           8 out of 32     25
   Number of BUFGCTRLs                       1 out of 32      3
   Number of BUFIOs                          8 out of 80     10
   Number of DCM_ADVs                        1 out of 12      8
   Number of DSP48Es                         3 out of 64      4
   Number of IDELAYCTRLs                     5 out of 22     22
      Number of LOCed IDELAYCTRLs            5 out of 5     100

   Number of ILOGICs                       133 out of 800    16
      Number of LOCed ILOGICs                8 out of 133     6

   Number of External IOBs                 271 out of 640    42
      Number of LOCed IOBs                 271 out of 271   100

   Number of IODELAYs                       91 out of 800    11
      Number of LOCed IODELAYs               8 out of 91      8

   Number of OLOGICs                       242 out of 800    30
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB18X2s                       3 out of 148     2
   Number of RAMB18X2SDPs                    2 out of 148     1
   Number of RAMB36_EXPs                    33 out of 148    22
   Number of TEMACs                          1 out of 2      50
   Number of Slices                       6168 out of 17280  35
   Number of Slice Registers             10941 out of 69120  15
      Number used as Flip Flops          10919
      Number used as Latches                 0
      Number used as LatchThrus             22

   Number of Slice LUTS                   9800 out of 69120  14
   Number of Slice LUT-Flip Flop pairs   15395 out of 69120  22


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 40 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 68589 unrouted;      REAL time: 43 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 58167 unrouted;      REAL time: 48 secs 

Phase  3  : 20506 unrouted;      REAL time: 1 mins 15 secs 

Phase  4  : 20501 unrouted; (Setup:538, Hold:982, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:538, Hold:993, Component Switching Limit:0)     REAL time: 1 mins 48 secs 

Phase  6  : 0 unrouted; (Setup:538, Hold:993, Component Switching Limit:0)     REAL time: 1 mins 52 secs 

Phase  7  : 0 unrouted; (Setup:538, Hold:993, Component Switching Limit:0)     REAL time: 2 mins 7 secs 

Phase  8  : 0 unrouted; (Setup:535, Hold:993, Component Switching Limit:0)     REAL time: 2 mins 13 secs 

Phase  9  : 0 unrouted; (Setup:535, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 14 secs 

Phase 10  : 0 unrouted; (Setup:535, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 20 secs 
Total REAL time to Router completion: 2 mins 20 secs 
Total CPU time to Router completion: 2 mins 29 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzPLL0 | BUFGCTRL_X0Y0| No   | 4306 |  0.603     |  2.133      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y1| No   |  167 |  0.274     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|  clk_62_5000MHzPLL0 | BUFGCTRL_X0Y3| No   |  483 |  0.384     |  2.075      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y29| No   |   68 |  0.379     |  1.920      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y5| No   |   55 |  0.115     |  1.839      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Rx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y30| No   |  106 |  0.270     |  2.074      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Tx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y31| No   |   35 |  0.560     |  2.085      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    8 |  0.328     |  1.896      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Hard_Ethernet |              |      |      |            |             |
|_MAC_MII_TX_CLK_0_pi |              |      |      |            |             |
|             n_IBUFG |         Local|      |    2 |  0.000     |  3.845      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.940      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   20 |  1.658     |  2.788      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 535 (Setup: 535, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.535ns|     8.535ns|       1|         535
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.009ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_LL_CLK = MAXDELAY FROM | SETUP       |     0.028ns|     9.972ns|       0|           0
   TIMEGRP "clk_client_tx0" TO TIMEGRP      | HOLD        |     0.360ns|            |       0|           0
      "LLCLK" 10 ns DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.035ns|     1.865ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK_2_TX_CLIENT_CLK = MAXDELAY FROM | SETUP       |     0.121ns|     7.879ns|       0|           0
   TIMEGRP "LLCLK" TO TIMEGRP         "clk_ | HOLD        |     0.490ns|            |       0|           0
  client_tx0" 8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     0.125ns|     4.875ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.382ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_clk_phy_rx0 = | SETUP       |     0.329ns|     7.371ns|       0|           0
   PERIOD TIMEGRP         "v5_emac_v1_3_sin | HOLD        |     0.313ns|            |       0|           0
  gle_gmii_clk_phy_rx0" 7.7 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     0.698ns|     4.302ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.129ns|            |       0|           0
     TS_sys_clk_pin * 2                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     0.730ns|     4.270ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.228ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.835ns|     5.553ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.452ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 PHASE 2 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.036ns|    11.928ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.030ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  25 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     3.100ns|     1.900ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.237ns|            |       0|           0
       TS_sys_clk_pin * 2                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     3.123ns|     1.877ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.081ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM | SETUP       |     3.219ns|     4.781ns|       0|           0
   TIMEGRP "LLCLK" TO TIMEGRP         "clk_ | HOLD        |     0.609ns|            |       0|           0
  client_rx0" 8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.644ns|     1.356ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.476ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_client_clk_tx | MINHIGHPULSE|     5.300ns|     2.400ns|       0|           0
  0 = PERIOD TIMEGRP         "v5_emac_v1_3_ |             |            |            |        |            
  single_gmii_client_clk_tx0" 7.7 ns HIGH 5 |             |            |            |        |            
  0|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_client_clk_rx | MINPERIOD   |     5.478ns|     2.222ns|       0|           0
  0 = PERIOD TIMEGRP         "v5_emac_v1_3_ |             |            |            |        |            
  single_gmii_client_clk_rx0" 7.7 ns HIGH 5 |             |            |            |        |            
  0|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_LL_CLK = MAXDELAY FROM | SETUP       |     8.719ns|     1.281ns|       0|           0
   TIMEGRP "clk_client_rx0" TO TIMEGRP      | HOLD        |     0.484ns|            |       0|           0
      "LLCLK" 10 ns DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    27.026ns|     2.974ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.466ns|            |       0|           0
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SYS_2_TXPHY_path" TIG            | MAXDELAY    |         N/A|     3.283ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_v5_emac_v1_3_single_gmii_phy_clk_tx0 = | N/A         |         N/A|         N/A|     N/A|         N/A
   PERIOD TIMEGRP         "v5_emac_v1_3_sin |             |            |            |        |            
  gle_gmii_phy_clk_tx0" 7.7 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|     10.669ns|            0|            1|            0|       564918|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.302ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.875ns|          N/A|            0|            0|           46|            0|
| TS_MC_GATE_DLY                |      5.000ns|      4.270ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.877ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.900ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      8.000ns|      5.553ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      8.535ns|          N/A|            1|            0|       552313|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|           11|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     11.928ns|          N/A|            0|            0|        11216|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 42 secs 
Total CPU time to PAR completion: 2 mins 40 secs 

Peak Memory Usage:  854 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.3 - Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
C:\Xilinx\12.3\ISE_DS\ISE\;C:\Xilinx\12.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.71 2010-09-15, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 1  Score: 535 (Setup/Max: 535, Hold: 0)

Constraints cover 568146 paths, 16 nets, and 61248 connections

Design statistics:
   Minimum period:  11.928ns (Maximum frequency:  83.836MHz)
   Maximum path delay from/to any node:   9.972ns
   Maximum net delay:   0.805ns


Analysis completed Sat Oct 23 16:36:17 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 47 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
********************************************************************************
WARNING: 1 constraint not met.
********************************************************************************
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.3 - Bitgen M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.3/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
C:\Xilinx\12.3\ISE_DS\ISE\;C:\Xilinx\12.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Sat Oct 23 16:36:37 2010

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1412 - Invalid configuration (incorrect pin connections
   and/or modes) on
   block:<Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_
   YES_01.gmii_rxc0_delay>:<IODELAY_IODELAY>.  When DELAY_SRC is not DATAIN
   programming the DATAIN input pin is not used and will be ignored.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -pe microblaze_0  bootloops/microblaze_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.3/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>

Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 205 - tcl is overriding PARAMETER C_USE_MIG_V5_PHY value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 268 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   7500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 266
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 281 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 4

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_Positions	mb_plb
  (0x81440000-0x8144ffff) LEDs_8Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_2	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x86a00000-0x86a0ffff) PS2_Mouse	mb_plb
  (0x86a20000-0x86a2ffff) PS2_Keyboard	mb_plb
  (0x89080000-0x890fffff) Hard_Ethernet_MAC	mb_plb
  (0x8b600000-0x8b6fffff) SRAM	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 357 - tool is overriding PARAMETER C_SPLB0_P2P value to 0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 418 - tool is overriding PARAMETER C_SDMA_CTRL1_P2P value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 188 - tool is overriding PARAMETER
   C_DPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 192 - tool is overriding PARAMETER
   C_IPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Mouse -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:PS2_Keyboard -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:SRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 81 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_02_a\data\mp
   mc_v2_1_0.mpd line 416 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_2 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uart16550_v3_00_
   a\data\xps_uart16550_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 84 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx110tff1136-1 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.


INFO:WebTalk:4 -
C:/Users/fpga10/Documents/Hello_World/implementation/usage_statistics_webtalk.ht
ml WebTalk report has been successfully sent to Xilinx.  For additional details
about this file, please refer to the WebTalk log file at
C:/Users/fpga10/Documents/Hello_World/implementation/webtalk.log

WebTalk is complete.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
 Cable is LOCKED. Retrying...
 The cable is being used by another application.
 Please try opening the cable connection at a later time.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Error 1
Done!

********************************************************************************
At Local date and time: Sat Oct 23 16:39:28 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
 Cable is LOCKED. Retrying...
 The cable is being used by another application.
 Please try opening the cable connection at a later time.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Error 1
Done!

********************************************************************************
At Local date and time: Sat Oct 23 16:40:35 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
 Cable is LOCKED. Retrying...
 The cable is being used by another application.
 Please try opening the cable connection at a later time.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Error 1
Done!

********************************************************************************
At Local date and time: Sat Oct 23 16:40:56 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
 Cable is LOCKED. Retrying...
 The cable is being used by another application.
 Please try opening the cable connection at a later time.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Error 1
Done!

********************************************************************************
At Local date and time: Sat Oct 23 16:41:21 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
 Cable is LOCKED. Retrying...
 The cable is being used by another application.
 Please try opening the cable connection at a later time.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Error 1
Done!

********************************************************************************
At Local date and time: Sat Oct 23 16:43:00 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   64.65 C, Min. Reading:   46.44 C, Max.
Reading:   65.14 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.476 V, Min. Reading:   2.473 V, Max.
Reading:   2.484 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
Done!
start xbash -q -c "cd /cygdrive/c/Users/fpga10/Documents/Hello_World/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/c/Users/fpga10/Documents/Hello_World/; exit;"

********************************************************************************
At Local date and time: Sat Oct 23 16:48:35 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.3 - iMPACT M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2007 Build Date: Feb 28 2007 x86_64 64bit SYS
09:48:01, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/12.3/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/12.3/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   64.16 C, Min. Reading:   62.68 C, Max.
Reading:   64.65 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.476 V, Min. Reading:   2.473 V, Max.
Reading:   2.484 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Sat Oct 23 17:00:50 2010
 make -f system.make exporttosdk started...
mkdir -p SDK/SDK_Export/hw
psf2Edward.exe -inp system.xmp -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 12.3 - psf2Edward EDK_MS3.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Users\fpga10\Documents\Hello_World\system.mhs line 89 - 2 master(s) : 17
slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 96 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\fpga10\Documents\Hello_World\system.mhs
line 103 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 352 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:ICE CONNECTOR:ilmb_LMB_CE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 353 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:IUE CONNECTOR:ilmb_LMB_UE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 354 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 390 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DCE CONNECTOR:dlmb_LMB_CE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 391 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DUE CONNECTOR:dlmb_LMB_UE -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_00_a\d
   ata\microblaze_v2_1_0.mpd line 392 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 263 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven
   to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 231 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 265 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_03_a
   \data\xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 229 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_a\data\mdm
   _v2_1_0.mpd line 230 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen.exe -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 12.3 - xdsgen EDK_MS3.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing LEDs_8Bit.jpg.....
Rasterizing LEDs_Positions.jpg.....
Rasterizing Push_Buttons_5Bit.jpg.....
Rasterizing DIP_Switches_8Bit.jpg.....
Rasterizing PS2_Mouse.jpg.....
Rasterizing PS2_Keyboard.jpg.....
Rasterizing IIC_EEPROM.jpg.....
Rasterizing SRAM.jpg.....
Rasterizing Hard_Ethernet_MAC.jpg.....
Rasterizing DDR2_SDRAM.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing RS232_Uart_2.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Sat Oct 23 17:01:28 2010
 xsdk.exe -workspace C:\Users\fpga10\Documents\Hello_World\SDK\SDK_Workspace_35\ -hwspec C:\Users\fpga10\Documents\Hello_World\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 12.3 Build EDK_MS3.70d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\fpga10\Documents\Hello_World\__xps\system.filters
Done writing Tab View settings to:
	C:\Users\fpga10\Documents\Hello_World\__xps\system.gui
