

Implementation tool: Xilinx Vivado v.2019.2
Project:             proj_loop_imperfect
Solution:            solution1
Device target:       xc7k160t-fbg484-1
Report date:         Sun Jun 25 11:59:34 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:         1214
LUT:           2127
FF:            3029
DSP:              0
BRAM:             1
SRL:              0
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    2.904
CP achieved post-implementation:    3.881
Timing met
