<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4877" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4877{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4877{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4877{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4877{left:87px;bottom:979px;letter-spacing:-0.16px;}
#t5_4877{left:143px;bottom:979px;letter-spacing:-0.16px;}
#t6_4877{left:190px;bottom:979px;letter-spacing:-0.17px;}
#t7_4877{left:429px;bottom:979px;letter-spacing:-0.16px;}
#t8_4877{left:522px;bottom:979px;letter-spacing:-0.12px;}
#t9_4877{left:523px;bottom:958px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ta_4877{left:87px;bottom:933px;letter-spacing:-0.16px;}
#tb_4877{left:143px;bottom:933px;letter-spacing:-0.16px;}
#tc_4877{left:190px;bottom:933px;letter-spacing:-0.17px;}
#td_4877{left:429px;bottom:933px;letter-spacing:-0.16px;}
#te_4877{left:522px;bottom:933px;letter-spacing:-0.12px;}
#tf_4877{left:523px;bottom:912px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tg_4877{left:87px;bottom:888px;letter-spacing:-0.17px;}
#th_4877{left:143px;bottom:888px;letter-spacing:-0.15px;}
#ti_4877{left:190px;bottom:888px;letter-spacing:-0.16px;}
#tj_4877{left:429px;bottom:888px;letter-spacing:-0.14px;}
#tk_4877{left:522px;bottom:888px;letter-spacing:-0.11px;}
#tl_4877{left:523px;bottom:866px;letter-spacing:-0.12px;}
#tm_4877{left:523px;bottom:849px;letter-spacing:-0.11px;}
#tn_4877{left:190px;bottom:825px;letter-spacing:-0.1px;}
#to_4877{left:523px;bottom:825px;letter-spacing:-0.13px;}
#tp_4877{left:190px;bottom:800px;letter-spacing:-0.13px;}
#tq_4877{left:429px;bottom:800px;letter-spacing:-0.14px;}
#tr_4877{left:523px;bottom:800px;letter-spacing:-0.12px;}
#ts_4877{left:523px;bottom:779px;letter-spacing:-0.1px;word-spacing:-0.79px;}
#tt_4877{left:523px;bottom:762px;letter-spacing:-0.12px;}
#tu_4877{left:190px;bottom:738px;letter-spacing:-0.13px;}
#tv_4877{left:523px;bottom:738px;letter-spacing:-0.13px;}
#tw_4877{left:190px;bottom:713px;letter-spacing:-0.18px;}
#tx_4877{left:429px;bottom:713px;letter-spacing:-0.15px;}
#ty_4877{left:522px;bottom:713px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_4877{left:523px;bottom:692px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t10_4877{left:523px;bottom:675px;letter-spacing:-0.11px;}
#t11_4877{left:523px;bottom:658px;letter-spacing:-0.12px;}
#t12_4877{left:190px;bottom:634px;letter-spacing:-0.18px;}
#t13_4877{left:429px;bottom:634px;letter-spacing:-0.15px;}
#t14_4877{left:522px;bottom:634px;letter-spacing:-0.12px;}
#t15_4877{left:522px;bottom:613px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t16_4877{left:522px;bottom:596px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t17_4877{left:522px;bottom:579px;letter-spacing:-0.12px;}
#t18_4877{left:190px;bottom:554px;letter-spacing:-0.13px;}
#t19_4877{left:523px;bottom:554px;letter-spacing:-0.13px;}
#t1a_4877{left:190px;bottom:530px;letter-spacing:-0.14px;}
#t1b_4877{left:429px;bottom:530px;letter-spacing:-0.14px;}
#t1c_4877{left:523px;bottom:530px;letter-spacing:-0.12px;}
#t1d_4877{left:522px;bottom:509px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t1e_4877{left:522px;bottom:492px;letter-spacing:-0.12px;}
#t1f_4877{left:190px;bottom:467px;letter-spacing:-0.13px;}
#t1g_4877{left:523px;bottom:467px;letter-spacing:-0.13px;}
#t1h_4877{left:87px;bottom:443px;letter-spacing:-0.16px;}
#t1i_4877{left:143px;bottom:443px;letter-spacing:-0.16px;}
#t1j_4877{left:190px;bottom:443px;letter-spacing:-0.15px;}
#t1k_4877{left:430px;bottom:443px;letter-spacing:-0.14px;}
#t1l_4877{left:523px;bottom:443px;letter-spacing:-0.11px;}
#t1m_4877{left:142px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1n_4877{left:228px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1o_4877{left:234px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1p_4877{left:635px;bottom:1068px;letter-spacing:0.12px;}
#t1q_4877{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t1r_4877{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t1s_4877{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1t_4877{left:242px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1u_4877{left:451px;bottom:1028px;letter-spacing:-0.16px;}
#t1v_4877{left:639px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1w_4877{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t1x_4877{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4877{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4877{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4877{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4877{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4877{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4877" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4877Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4877" style="-webkit-user-select: none;"><object width="935" height="1210" data="4877/4877.svg" type="image/svg+xml" id="pdf4877" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4877" class="t s1_4877">Vol. 4 </span><span id="t2_4877" class="t s1_4877">2-355 </span>
<span id="t3_4877" class="t s2_4877">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4877" class="t s3_4877">C1H </span><span id="t5_4877" class="t s3_4877">193 </span><span id="t6_4877" class="t s3_4877">IA32_PMC0 </span><span id="t7_4877" class="t s3_4877">THREAD </span><span id="t8_4877" class="t s3_4877">Performance Counter Register </span>
<span id="t9_4877" class="t s3_4877">See Table 2-2. </span>
<span id="ta_4877" class="t s3_4877">C2H </span><span id="tb_4877" class="t s3_4877">194 </span><span id="tc_4877" class="t s3_4877">IA32_PMC1 </span><span id="td_4877" class="t s3_4877">THREAD </span><span id="te_4877" class="t s3_4877">Performance Counter Register </span>
<span id="tf_4877" class="t s3_4877">See Table 2-2. </span>
<span id="tg_4877" class="t s3_4877">CEH </span><span id="th_4877" class="t s3_4877">206 </span><span id="ti_4877" class="t s3_4877">MSR_PLATFORM_INFO </span><span id="tj_4877" class="t s3_4877">Package </span><span id="tk_4877" class="t s3_4877">Platform Information </span>
<span id="tl_4877" class="t s3_4877">Contains power management and other model specific </span>
<span id="tm_4877" class="t s3_4877">features enumeration. See http://biosbits.org. </span>
<span id="tn_4877" class="t s3_4877">7:0 </span><span id="to_4877" class="t s3_4877">Reserved </span>
<span id="tp_4877" class="t s3_4877">15:8 </span><span id="tq_4877" class="t s3_4877">Package </span><span id="tr_4877" class="t s3_4877">Maximum Non-Turbo Ratio (R/O) </span>
<span id="ts_4877" class="t s3_4877">This is the ratio of the frequency that invariant TSC runs </span>
<span id="tt_4877" class="t s3_4877">at. Frequency = ratio * 100 MHz. </span>
<span id="tu_4877" class="t s3_4877">27:16 </span><span id="tv_4877" class="t s3_4877">Reserved </span>
<span id="tw_4877" class="t s3_4877">28 </span><span id="tx_4877" class="t s3_4877">Package </span><span id="ty_4877" class="t s3_4877">Programmable Ratio Limit for Turbo Mode (R/O) </span>
<span id="tz_4877" class="t s3_4877">When set to 1, indicates that Programmable Ratio Limit </span>
<span id="t10_4877" class="t s3_4877">for Turbo mode is enabled. When set to 0, indicates </span>
<span id="t11_4877" class="t s3_4877">Programmable Ratio Limit for Turbo mode is disabled. </span>
<span id="t12_4877" class="t s3_4877">29 </span><span id="t13_4877" class="t s3_4877">Package </span><span id="t14_4877" class="t s3_4877">Programmable TDP Limit for Turbo Mode (R/O) </span>
<span id="t15_4877" class="t s3_4877">When set to 1, indicates that TDP Limit for Turbo mode </span>
<span id="t16_4877" class="t s3_4877">is programmable. When set to 0, indicates TDP Limit for </span>
<span id="t17_4877" class="t s3_4877">Turbo mode is not programmable. </span>
<span id="t18_4877" class="t s3_4877">39:30 </span><span id="t19_4877" class="t s3_4877">Reserved </span>
<span id="t1a_4877" class="t s3_4877">47:40 </span><span id="t1b_4877" class="t s3_4877">Package </span><span id="t1c_4877" class="t s3_4877">Maximum Efficiency Ratio (R/O) </span>
<span id="t1d_4877" class="t s3_4877">This is the minimum ratio (maximum efficiency) that the </span>
<span id="t1e_4877" class="t s3_4877">processor can operate, in units of 100MHz. </span>
<span id="t1f_4877" class="t s3_4877">63:48 </span><span id="t1g_4877" class="t s3_4877">Reserved </span>
<span id="t1h_4877" class="t s3_4877">E2H </span><span id="t1i_4877" class="t s3_4877">226 </span><span id="t1j_4877" class="t s3_4877">MSR_PKG_CST_CONFIG_CONTROL </span><span id="t1k_4877" class="t s3_4877">Package </span><span id="t1l_4877" class="t s3_4877">C-State Configuration Control (R/W) </span>
<span id="t1m_4877" class="t s4_4877">Table 2-53. </span><span id="t1n_4877" class="t s4_4877">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t1o_4877" class="t s4_4877">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t1p_4877" class="t s4_4877">(Contd.) </span>
<span id="t1q_4877" class="t s5_4877">Register </span>
<span id="t1r_4877" class="t s5_4877">Address </span><span id="t1s_4877" class="t s5_4877">Register Name / Bit Fields </span>
<span id="t1t_4877" class="t s5_4877">(Former MSR Name) </span>
<span id="t1u_4877" class="t s5_4877">Scope </span><span id="t1v_4877" class="t s5_4877">Bit Description </span>
<span id="t1w_4877" class="t s5_4877">Hex </span><span id="t1x_4877" class="t s5_4877">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
