Analysis & Synthesis report for ROB
Wed May 03 11:08:40 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: Top-level Entity: |ROB
 12. Parameter Settings for User Entity Instance: registers:\GEN_REG:0:INSTRUCTION_TYPE
 13. Parameter Settings for User Entity Instance: registers:\GEN_REG:0:BUSY
 14. Parameter Settings for User Entity Instance: registers:\GEN_REG:0:VALIDITY
 15. Parameter Settings for User Entity Instance: registers:\GEN_REG:0:DATA
 16. Parameter Settings for User Entity Instance: registers:\GEN_REG:0:R_AFFECTED
 17. Parameter Settings for User Entity Instance: registers:\GEN_REG:1:INSTRUCTION_TYPE
 18. Parameter Settings for User Entity Instance: registers:\GEN_REG:1:BUSY
 19. Parameter Settings for User Entity Instance: registers:\GEN_REG:1:VALIDITY
 20. Parameter Settings for User Entity Instance: registers:\GEN_REG:1:DATA
 21. Parameter Settings for User Entity Instance: registers:\GEN_REG:1:R_AFFECTED
 22. Parameter Settings for User Entity Instance: registers:\GEN_REG:2:INSTRUCTION_TYPE
 23. Parameter Settings for User Entity Instance: registers:\GEN_REG:2:BUSY
 24. Parameter Settings for User Entity Instance: registers:\GEN_REG:2:VALIDITY
 25. Parameter Settings for User Entity Instance: registers:\GEN_REG:2:DATA
 26. Parameter Settings for User Entity Instance: registers:\GEN_REG:2:R_AFFECTED
 27. Parameter Settings for User Entity Instance: registers:\GEN_REG:3:INSTRUCTION_TYPE
 28. Parameter Settings for User Entity Instance: registers:\GEN_REG:3:BUSY
 29. Parameter Settings for User Entity Instance: registers:\GEN_REG:3:VALIDITY
 30. Parameter Settings for User Entity Instance: registers:\GEN_REG:3:DATA
 31. Parameter Settings for User Entity Instance: registers:\GEN_REG:3:R_AFFECTED
 32. Parameter Settings for User Entity Instance: registers:\GEN_REG:4:INSTRUCTION_TYPE
 33. Parameter Settings for User Entity Instance: registers:\GEN_REG:4:BUSY
 34. Parameter Settings for User Entity Instance: registers:\GEN_REG:4:VALIDITY
 35. Parameter Settings for User Entity Instance: registers:\GEN_REG:4:DATA
 36. Parameter Settings for User Entity Instance: registers:\GEN_REG:4:R_AFFECTED
 37. Parameter Settings for User Entity Instance: registers:\GEN_REG:5:INSTRUCTION_TYPE
 38. Parameter Settings for User Entity Instance: registers:\GEN_REG:5:BUSY
 39. Parameter Settings for User Entity Instance: registers:\GEN_REG:5:VALIDITY
 40. Parameter Settings for User Entity Instance: registers:\GEN_REG:5:DATA
 41. Parameter Settings for User Entity Instance: registers:\GEN_REG:5:R_AFFECTED
 42. Parameter Settings for User Entity Instance: registers:\GEN_REG:6:INSTRUCTION_TYPE
 43. Parameter Settings for User Entity Instance: registers:\GEN_REG:6:BUSY
 44. Parameter Settings for User Entity Instance: registers:\GEN_REG:6:VALIDITY
 45. Parameter Settings for User Entity Instance: registers:\GEN_REG:6:DATA
 46. Parameter Settings for User Entity Instance: registers:\GEN_REG:6:R_AFFECTED
 47. Parameter Settings for User Entity Instance: registers:\GEN_REG:7:INSTRUCTION_TYPE
 48. Parameter Settings for User Entity Instance: registers:\GEN_REG:7:BUSY
 49. Parameter Settings for User Entity Instance: registers:\GEN_REG:7:VALIDITY
 50. Parameter Settings for User Entity Instance: registers:\GEN_REG:7:DATA
 51. Parameter Settings for User Entity Instance: registers:\GEN_REG:7:R_AFFECTED
 52. Parameter Settings for User Entity Instance: registers:\GEN_REG:8:INSTRUCTION_TYPE
 53. Parameter Settings for User Entity Instance: registers:\GEN_REG:8:BUSY
 54. Parameter Settings for User Entity Instance: registers:\GEN_REG:8:VALIDITY
 55. Parameter Settings for User Entity Instance: registers:\GEN_REG:8:DATA
 56. Parameter Settings for User Entity Instance: registers:\GEN_REG:8:R_AFFECTED
 57. Parameter Settings for User Entity Instance: registers:\GEN_REG:9:INSTRUCTION_TYPE
 58. Parameter Settings for User Entity Instance: registers:\GEN_REG:9:BUSY
 59. Parameter Settings for User Entity Instance: registers:\GEN_REG:9:VALIDITY
 60. Parameter Settings for User Entity Instance: registers:\GEN_REG:9:DATA
 61. Parameter Settings for User Entity Instance: registers:\GEN_REG:9:R_AFFECTED
 62. Parameter Settings for User Entity Instance: registers:\GEN_REG:10:INSTRUCTION_TYPE
 63. Parameter Settings for User Entity Instance: registers:\GEN_REG:10:BUSY
 64. Parameter Settings for User Entity Instance: registers:\GEN_REG:10:VALIDITY
 65. Parameter Settings for User Entity Instance: registers:\GEN_REG:10:DATA
 66. Parameter Settings for User Entity Instance: registers:\GEN_REG:10:R_AFFECTED
 67. Parameter Settings for User Entity Instance: registers:\GEN_REG:11:INSTRUCTION_TYPE
 68. Parameter Settings for User Entity Instance: registers:\GEN_REG:11:BUSY
 69. Parameter Settings for User Entity Instance: registers:\GEN_REG:11:VALIDITY
 70. Parameter Settings for User Entity Instance: registers:\GEN_REG:11:DATA
 71. Parameter Settings for User Entity Instance: registers:\GEN_REG:11:R_AFFECTED
 72. Parameter Settings for User Entity Instance: registers:\GEN_REG:12:INSTRUCTION_TYPE
 73. Parameter Settings for User Entity Instance: registers:\GEN_REG:12:BUSY
 74. Parameter Settings for User Entity Instance: registers:\GEN_REG:12:VALIDITY
 75. Parameter Settings for User Entity Instance: registers:\GEN_REG:12:DATA
 76. Parameter Settings for User Entity Instance: registers:\GEN_REG:12:R_AFFECTED
 77. Parameter Settings for User Entity Instance: registers:\GEN_REG:13:INSTRUCTION_TYPE
 78. Parameter Settings for User Entity Instance: registers:\GEN_REG:13:BUSY
 79. Parameter Settings for User Entity Instance: registers:\GEN_REG:13:VALIDITY
 80. Parameter Settings for User Entity Instance: registers:\GEN_REG:13:DATA
 81. Parameter Settings for User Entity Instance: registers:\GEN_REG:13:R_AFFECTED
 82. Parameter Settings for User Entity Instance: registers:\GEN_REG:14:INSTRUCTION_TYPE
 83. Parameter Settings for User Entity Instance: registers:\GEN_REG:14:BUSY
 84. Parameter Settings for User Entity Instance: registers:\GEN_REG:14:VALIDITY
 85. Parameter Settings for User Entity Instance: registers:\GEN_REG:14:DATA
 86. Parameter Settings for User Entity Instance: registers:\GEN_REG:14:R_AFFECTED
 87. Parameter Settings for User Entity Instance: registers:\GEN_REG:15:INSTRUCTION_TYPE
 88. Parameter Settings for User Entity Instance: registers:\GEN_REG:15:BUSY
 89. Parameter Settings for User Entity Instance: registers:\GEN_REG:15:VALIDITY
 90. Parameter Settings for User Entity Instance: registers:\GEN_REG:15:DATA
 91. Parameter Settings for User Entity Instance: registers:\GEN_REG:15:R_AFFECTED
 92. Parameter Settings for User Entity Instance: registers:\GEN_REG:16:INSTRUCTION_TYPE
 93. Parameter Settings for User Entity Instance: registers:\GEN_REG:16:BUSY
 94. Parameter Settings for User Entity Instance: registers:\GEN_REG:16:VALIDITY
 95. Parameter Settings for User Entity Instance: registers:\GEN_REG:16:DATA
 96. Parameter Settings for User Entity Instance: registers:\GEN_REG:16:R_AFFECTED
 97. Parameter Settings for User Entity Instance: registers:\GEN_REG:17:INSTRUCTION_TYPE
 98. Parameter Settings for User Entity Instance: registers:\GEN_REG:17:BUSY
 99. Parameter Settings for User Entity Instance: registers:\GEN_REG:17:VALIDITY
100. Parameter Settings for User Entity Instance: registers:\GEN_REG:17:DATA
101. Parameter Settings for User Entity Instance: registers:\GEN_REG:17:R_AFFECTED
102. Parameter Settings for User Entity Instance: registers:\GEN_REG:18:INSTRUCTION_TYPE
103. Parameter Settings for User Entity Instance: registers:\GEN_REG:18:BUSY
104. Parameter Settings for User Entity Instance: registers:\GEN_REG:18:VALIDITY
105. Parameter Settings for User Entity Instance: registers:\GEN_REG:18:DATA
106. Parameter Settings for User Entity Instance: registers:\GEN_REG:18:R_AFFECTED
107. Parameter Settings for User Entity Instance: registers:\GEN_REG:19:INSTRUCTION_TYPE
108. Parameter Settings for User Entity Instance: registers:\GEN_REG:19:BUSY
109. Parameter Settings for User Entity Instance: registers:\GEN_REG:19:VALIDITY
110. Parameter Settings for User Entity Instance: registers:\GEN_REG:19:DATA
111. Parameter Settings for User Entity Instance: registers:\GEN_REG:19:R_AFFECTED
112. Parameter Settings for User Entity Instance: registers:\GEN_REG:20:INSTRUCTION_TYPE
113. Parameter Settings for User Entity Instance: registers:\GEN_REG:20:BUSY
114. Parameter Settings for User Entity Instance: registers:\GEN_REG:20:VALIDITY
115. Parameter Settings for User Entity Instance: registers:\GEN_REG:20:DATA
116. Parameter Settings for User Entity Instance: registers:\GEN_REG:20:R_AFFECTED
117. Parameter Settings for User Entity Instance: registers:\GEN_REG:21:INSTRUCTION_TYPE
118. Parameter Settings for User Entity Instance: registers:\GEN_REG:21:BUSY
119. Parameter Settings for User Entity Instance: registers:\GEN_REG:21:VALIDITY
120. Parameter Settings for User Entity Instance: registers:\GEN_REG:21:DATA
121. Parameter Settings for User Entity Instance: registers:\GEN_REG:21:R_AFFECTED
122. Parameter Settings for User Entity Instance: registers:\GEN_REG:22:INSTRUCTION_TYPE
123. Parameter Settings for User Entity Instance: registers:\GEN_REG:22:BUSY
124. Parameter Settings for User Entity Instance: registers:\GEN_REG:22:VALIDITY
125. Parameter Settings for User Entity Instance: registers:\GEN_REG:22:DATA
126. Parameter Settings for User Entity Instance: registers:\GEN_REG:22:R_AFFECTED
127. Parameter Settings for User Entity Instance: registers:\GEN_REG:23:INSTRUCTION_TYPE
128. Parameter Settings for User Entity Instance: registers:\GEN_REG:23:BUSY
129. Parameter Settings for User Entity Instance: registers:\GEN_REG:23:VALIDITY
130. Parameter Settings for User Entity Instance: registers:\GEN_REG:23:DATA
131. Parameter Settings for User Entity Instance: registers:\GEN_REG:23:R_AFFECTED
132. Parameter Settings for User Entity Instance: registers:\GEN_REG:24:INSTRUCTION_TYPE
133. Parameter Settings for User Entity Instance: registers:\GEN_REG:24:BUSY
134. Parameter Settings for User Entity Instance: registers:\GEN_REG:24:VALIDITY
135. Parameter Settings for User Entity Instance: registers:\GEN_REG:24:DATA
136. Parameter Settings for User Entity Instance: registers:\GEN_REG:24:R_AFFECTED
137. Parameter Settings for User Entity Instance: registers:\GEN_REG:25:INSTRUCTION_TYPE
138. Parameter Settings for User Entity Instance: registers:\GEN_REG:25:BUSY
139. Parameter Settings for User Entity Instance: registers:\GEN_REG:25:VALIDITY
140. Parameter Settings for User Entity Instance: registers:\GEN_REG:25:DATA
141. Parameter Settings for User Entity Instance: registers:\GEN_REG:25:R_AFFECTED
142. Parameter Settings for User Entity Instance: registers:\GEN_REG:26:INSTRUCTION_TYPE
143. Parameter Settings for User Entity Instance: registers:\GEN_REG:26:BUSY
144. Parameter Settings for User Entity Instance: registers:\GEN_REG:26:VALIDITY
145. Parameter Settings for User Entity Instance: registers:\GEN_REG:26:DATA
146. Parameter Settings for User Entity Instance: registers:\GEN_REG:26:R_AFFECTED
147. Parameter Settings for User Entity Instance: registers:\GEN_REG:27:INSTRUCTION_TYPE
148. Parameter Settings for User Entity Instance: registers:\GEN_REG:27:BUSY
149. Parameter Settings for User Entity Instance: registers:\GEN_REG:27:VALIDITY
150. Parameter Settings for User Entity Instance: registers:\GEN_REG:27:DATA
151. Parameter Settings for User Entity Instance: registers:\GEN_REG:27:R_AFFECTED
152. Parameter Settings for User Entity Instance: registers:\GEN_REG:28:INSTRUCTION_TYPE
153. Parameter Settings for User Entity Instance: registers:\GEN_REG:28:BUSY
154. Parameter Settings for User Entity Instance: registers:\GEN_REG:28:VALIDITY
155. Parameter Settings for User Entity Instance: registers:\GEN_REG:28:DATA
156. Parameter Settings for User Entity Instance: registers:\GEN_REG:28:R_AFFECTED
157. Parameter Settings for User Entity Instance: registers:\GEN_REG:29:INSTRUCTION_TYPE
158. Parameter Settings for User Entity Instance: registers:\GEN_REG:29:BUSY
159. Parameter Settings for User Entity Instance: registers:\GEN_REG:29:VALIDITY
160. Parameter Settings for User Entity Instance: registers:\GEN_REG:29:DATA
161. Parameter Settings for User Entity Instance: registers:\GEN_REG:29:R_AFFECTED
162. Parameter Settings for User Entity Instance: registers:\GEN_REG:30:INSTRUCTION_TYPE
163. Parameter Settings for User Entity Instance: registers:\GEN_REG:30:BUSY
164. Parameter Settings for User Entity Instance: registers:\GEN_REG:30:VALIDITY
165. Parameter Settings for User Entity Instance: registers:\GEN_REG:30:DATA
166. Parameter Settings for User Entity Instance: registers:\GEN_REG:30:R_AFFECTED
167. Parameter Settings for User Entity Instance: registers:\GEN_REG:31:INSTRUCTION_TYPE
168. Parameter Settings for User Entity Instance: registers:\GEN_REG:31:BUSY
169. Parameter Settings for User Entity Instance: registers:\GEN_REG:31:VALIDITY
170. Parameter Settings for User Entity Instance: registers:\GEN_REG:31:DATA
171. Parameter Settings for User Entity Instance: registers:\GEN_REG:31:R_AFFECTED
172. Parameter Settings for User Entity Instance: registers:top_pointer
173. Parameter Settings for User Entity Instance: registers:bottom_pointer
174. Parameter Settings for User Entity Instance: adds:adder0
175. Parameter Settings for User Entity Instance: adds:adder1
176. Parameter Settings for User Entity Instance: registers:stall_manage
177. Port Connectivity Checks: "registers:stall_manage"
178. Port Connectivity Checks: "adds:adder1"
179. Port Connectivity Checks: "adds:adder0"
180. Port Connectivity Checks: "registers:\GEN_REG:31:R_AFFECTED"
181. Port Connectivity Checks: "registers:\GEN_REG:31:DATA"
182. Port Connectivity Checks: "registers:\GEN_REG:31:VALIDITY"
183. Port Connectivity Checks: "registers:\GEN_REG:31:INSTRUCTION_TYPE"
184. Port Connectivity Checks: "registers:\GEN_REG:30:R_AFFECTED"
185. Port Connectivity Checks: "registers:\GEN_REG:30:DATA"
186. Port Connectivity Checks: "registers:\GEN_REG:30:VALIDITY"
187. Port Connectivity Checks: "registers:\GEN_REG:30:INSTRUCTION_TYPE"
188. Port Connectivity Checks: "registers:\GEN_REG:29:R_AFFECTED"
189. Port Connectivity Checks: "registers:\GEN_REG:29:DATA"
190. Port Connectivity Checks: "registers:\GEN_REG:29:VALIDITY"
191. Port Connectivity Checks: "registers:\GEN_REG:29:INSTRUCTION_TYPE"
192. Port Connectivity Checks: "registers:\GEN_REG:28:R_AFFECTED"
193. Port Connectivity Checks: "registers:\GEN_REG:28:DATA"
194. Port Connectivity Checks: "registers:\GEN_REG:28:VALIDITY"
195. Port Connectivity Checks: "registers:\GEN_REG:28:INSTRUCTION_TYPE"
196. Port Connectivity Checks: "registers:\GEN_REG:27:R_AFFECTED"
197. Port Connectivity Checks: "registers:\GEN_REG:27:DATA"
198. Port Connectivity Checks: "registers:\GEN_REG:27:VALIDITY"
199. Port Connectivity Checks: "registers:\GEN_REG:27:INSTRUCTION_TYPE"
200. Port Connectivity Checks: "registers:\GEN_REG:26:R_AFFECTED"
201. Port Connectivity Checks: "registers:\GEN_REG:26:DATA"
202. Port Connectivity Checks: "registers:\GEN_REG:26:VALIDITY"
203. Port Connectivity Checks: "registers:\GEN_REG:26:INSTRUCTION_TYPE"
204. Port Connectivity Checks: "registers:\GEN_REG:25:R_AFFECTED"
205. Port Connectivity Checks: "registers:\GEN_REG:25:DATA"
206. Port Connectivity Checks: "registers:\GEN_REG:25:VALIDITY"
207. Port Connectivity Checks: "registers:\GEN_REG:25:INSTRUCTION_TYPE"
208. Port Connectivity Checks: "registers:\GEN_REG:24:R_AFFECTED"
209. Port Connectivity Checks: "registers:\GEN_REG:24:DATA"
210. Port Connectivity Checks: "registers:\GEN_REG:24:VALIDITY"
211. Port Connectivity Checks: "registers:\GEN_REG:24:INSTRUCTION_TYPE"
212. Port Connectivity Checks: "registers:\GEN_REG:23:R_AFFECTED"
213. Port Connectivity Checks: "registers:\GEN_REG:23:DATA"
214. Port Connectivity Checks: "registers:\GEN_REG:23:VALIDITY"
215. Port Connectivity Checks: "registers:\GEN_REG:23:INSTRUCTION_TYPE"
216. Port Connectivity Checks: "registers:\GEN_REG:22:R_AFFECTED"
217. Port Connectivity Checks: "registers:\GEN_REG:22:DATA"
218. Port Connectivity Checks: "registers:\GEN_REG:22:VALIDITY"
219. Port Connectivity Checks: "registers:\GEN_REG:22:INSTRUCTION_TYPE"
220. Port Connectivity Checks: "registers:\GEN_REG:21:R_AFFECTED"
221. Port Connectivity Checks: "registers:\GEN_REG:21:DATA"
222. Port Connectivity Checks: "registers:\GEN_REG:21:VALIDITY"
223. Port Connectivity Checks: "registers:\GEN_REG:21:INSTRUCTION_TYPE"
224. Port Connectivity Checks: "registers:\GEN_REG:20:R_AFFECTED"
225. Port Connectivity Checks: "registers:\GEN_REG:20:DATA"
226. Port Connectivity Checks: "registers:\GEN_REG:20:VALIDITY"
227. Port Connectivity Checks: "registers:\GEN_REG:20:INSTRUCTION_TYPE"
228. Port Connectivity Checks: "registers:\GEN_REG:19:R_AFFECTED"
229. Port Connectivity Checks: "registers:\GEN_REG:19:DATA"
230. Port Connectivity Checks: "registers:\GEN_REG:19:VALIDITY"
231. Port Connectivity Checks: "registers:\GEN_REG:19:INSTRUCTION_TYPE"
232. Port Connectivity Checks: "registers:\GEN_REG:18:R_AFFECTED"
233. Port Connectivity Checks: "registers:\GEN_REG:18:DATA"
234. Port Connectivity Checks: "registers:\GEN_REG:18:VALIDITY"
235. Port Connectivity Checks: "registers:\GEN_REG:18:INSTRUCTION_TYPE"
236. Port Connectivity Checks: "registers:\GEN_REG:17:R_AFFECTED"
237. Port Connectivity Checks: "registers:\GEN_REG:17:DATA"
238. Port Connectivity Checks: "registers:\GEN_REG:17:VALIDITY"
239. Port Connectivity Checks: "registers:\GEN_REG:17:INSTRUCTION_TYPE"
240. Port Connectivity Checks: "registers:\GEN_REG:16:R_AFFECTED"
241. Port Connectivity Checks: "registers:\GEN_REG:16:DATA"
242. Port Connectivity Checks: "registers:\GEN_REG:16:VALIDITY"
243. Port Connectivity Checks: "registers:\GEN_REG:16:INSTRUCTION_TYPE"
244. Port Connectivity Checks: "registers:\GEN_REG:15:R_AFFECTED"
245. Port Connectivity Checks: "registers:\GEN_REG:15:DATA"
246. Port Connectivity Checks: "registers:\GEN_REG:15:VALIDITY"
247. Port Connectivity Checks: "registers:\GEN_REG:15:INSTRUCTION_TYPE"
248. Port Connectivity Checks: "registers:\GEN_REG:14:R_AFFECTED"
249. Port Connectivity Checks: "registers:\GEN_REG:14:DATA"
250. Port Connectivity Checks: "registers:\GEN_REG:14:VALIDITY"
251. Port Connectivity Checks: "registers:\GEN_REG:14:INSTRUCTION_TYPE"
252. Port Connectivity Checks: "registers:\GEN_REG:13:R_AFFECTED"
253. Port Connectivity Checks: "registers:\GEN_REG:13:DATA"
254. Port Connectivity Checks: "registers:\GEN_REG:13:VALIDITY"
255. Port Connectivity Checks: "registers:\GEN_REG:13:INSTRUCTION_TYPE"
256. Port Connectivity Checks: "registers:\GEN_REG:12:R_AFFECTED"
257. Port Connectivity Checks: "registers:\GEN_REG:12:DATA"
258. Port Connectivity Checks: "registers:\GEN_REG:12:VALIDITY"
259. Port Connectivity Checks: "registers:\GEN_REG:12:INSTRUCTION_TYPE"
260. Port Connectivity Checks: "registers:\GEN_REG:11:R_AFFECTED"
261. Port Connectivity Checks: "registers:\GEN_REG:11:DATA"
262. Port Connectivity Checks: "registers:\GEN_REG:11:VALIDITY"
263. Port Connectivity Checks: "registers:\GEN_REG:11:INSTRUCTION_TYPE"
264. Port Connectivity Checks: "registers:\GEN_REG:10:R_AFFECTED"
265. Port Connectivity Checks: "registers:\GEN_REG:10:DATA"
266. Port Connectivity Checks: "registers:\GEN_REG:10:VALIDITY"
267. Port Connectivity Checks: "registers:\GEN_REG:10:INSTRUCTION_TYPE"
268. Port Connectivity Checks: "registers:\GEN_REG:9:R_AFFECTED"
269. Port Connectivity Checks: "registers:\GEN_REG:9:DATA"
270. Port Connectivity Checks: "registers:\GEN_REG:9:VALIDITY"
271. Port Connectivity Checks: "registers:\GEN_REG:9:INSTRUCTION_TYPE"
272. Port Connectivity Checks: "registers:\GEN_REG:8:R_AFFECTED"
273. Port Connectivity Checks: "registers:\GEN_REG:8:DATA"
274. Port Connectivity Checks: "registers:\GEN_REG:8:VALIDITY"
275. Port Connectivity Checks: "registers:\GEN_REG:8:INSTRUCTION_TYPE"
276. Port Connectivity Checks: "registers:\GEN_REG:7:R_AFFECTED"
277. Port Connectivity Checks: "registers:\GEN_REG:7:DATA"
278. Port Connectivity Checks: "registers:\GEN_REG:7:VALIDITY"
279. Port Connectivity Checks: "registers:\GEN_REG:7:INSTRUCTION_TYPE"
280. Port Connectivity Checks: "registers:\GEN_REG:6:R_AFFECTED"
281. Port Connectivity Checks: "registers:\GEN_REG:6:DATA"
282. Port Connectivity Checks: "registers:\GEN_REG:6:VALIDITY"
283. Port Connectivity Checks: "registers:\GEN_REG:6:INSTRUCTION_TYPE"
284. Port Connectivity Checks: "registers:\GEN_REG:5:R_AFFECTED"
285. Port Connectivity Checks: "registers:\GEN_REG:5:DATA"
286. Port Connectivity Checks: "registers:\GEN_REG:5:VALIDITY"
287. Port Connectivity Checks: "registers:\GEN_REG:5:INSTRUCTION_TYPE"
288. Port Connectivity Checks: "registers:\GEN_REG:4:R_AFFECTED"
289. Port Connectivity Checks: "registers:\GEN_REG:4:DATA"
290. Port Connectivity Checks: "registers:\GEN_REG:4:VALIDITY"
291. Port Connectivity Checks: "registers:\GEN_REG:4:INSTRUCTION_TYPE"
292. Port Connectivity Checks: "registers:\GEN_REG:3:R_AFFECTED"
293. Port Connectivity Checks: "registers:\GEN_REG:3:DATA"
294. Port Connectivity Checks: "registers:\GEN_REG:3:VALIDITY"
295. Port Connectivity Checks: "registers:\GEN_REG:3:INSTRUCTION_TYPE"
296. Port Connectivity Checks: "registers:\GEN_REG:2:R_AFFECTED"
297. Port Connectivity Checks: "registers:\GEN_REG:2:DATA"
298. Port Connectivity Checks: "registers:\GEN_REG:2:VALIDITY"
299. Port Connectivity Checks: "registers:\GEN_REG:2:INSTRUCTION_TYPE"
300. Port Connectivity Checks: "registers:\GEN_REG:1:R_AFFECTED"
301. Port Connectivity Checks: "registers:\GEN_REG:1:DATA"
302. Port Connectivity Checks: "registers:\GEN_REG:1:VALIDITY"
303. Port Connectivity Checks: "registers:\GEN_REG:1:INSTRUCTION_TYPE"
304. Port Connectivity Checks: "registers:\GEN_REG:0:R_AFFECTED"
305. Port Connectivity Checks: "registers:\GEN_REG:0:DATA"
306. Port Connectivity Checks: "registers:\GEN_REG:0:VALIDITY"
307. Port Connectivity Checks: "registers:\GEN_REG:0:INSTRUCTION_TYPE"
308. Post-Synthesis Netlist Statistics for Top Partition
309. Elapsed Time Per Partition
310. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 03 11:08:40 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; ROB                                         ;
; Top-level Entity Name              ; ROB                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2                                           ;
;     Total combinational functions  ; 2                                           ;
;     Dedicated logic registers      ; 2                                           ;
; Total registers                    ; 2                                           ;
; Total pins                         ; 253                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; ROB                ; ROB                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+
; ../ALL Code Files/registers.vhd  ; yes             ; User VHDL File  ; C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd  ;         ;
; ../ALL Code Files/components.vhd ; yes             ; User VHDL File  ; C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd ;         ;
; ../ALL Code Files/ROB.vhd        ; yes             ; User VHDL File  ; C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd        ;         ;
; ../ALL Code Files/adds.vhd       ; yes             ; User VHDL File  ; C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd       ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                     ;
+---------------------------------------------+-----------------------------------+
; Resource                                    ; Usage                             ;
+---------------------------------------------+-----------------------------------+
; Estimated Total logic elements              ; 2                                 ;
;                                             ;                                   ;
; Total combinational functions               ; 2                                 ;
; Logic element usage by number of LUT inputs ;                                   ;
;     -- 4 input functions                    ; 1                                 ;
;     -- 3 input functions                    ; 0                                 ;
;     -- <=2 input functions                  ; 1                                 ;
;                                             ;                                   ;
; Logic elements by mode                      ;                                   ;
;     -- normal mode                          ; 2                                 ;
;     -- arithmetic mode                      ; 0                                 ;
;                                             ;                                   ;
; Total registers                             ; 2                                 ;
;     -- Dedicated logic registers            ; 2                                 ;
;     -- I/O registers                        ; 0                                 ;
;                                             ;                                   ;
; I/O pins                                    ; 253                               ;
;                                             ;                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                 ;
;                                             ;                                   ;
; Maximum fan-out node                        ; registers:\GEN_REG:0:BUSY|data[0] ;
; Maximum fan-out                             ; 2                                 ;
; Total fan-out                               ; 264                               ;
; Average fan-out                             ; 0.52                              ;
+---------------------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                     ;
+--------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+-------------+--------------+
; Compilation Hierarchy Node     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name            ; Entity Name ; Library Name ;
+--------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+-------------+--------------+
; |ROB                           ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 253  ; 0            ; |ROB                           ; ROB         ; work         ;
;    |registers:\GEN_REG:0:BUSY| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROB|registers:\GEN_REG:0:BUSY ; registers   ; work         ;
;    |registers:stall_manage|    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROB|registers:stall_manage    ; registers   ; work         ;
+--------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+----------------------------------------+------------------------------------------------+
; Register name                          ; Reason for Removal                             ;
+----------------------------------------+------------------------------------------------+
; registers:stall_manage|data[0]         ; Lost fanout                                    ;
; registers:top_pointer|data[1..4]       ; Merged with registers:top_pointer|data[0]      ;
; registers:top_pointer|output[0..4]     ; Merged with registers:top_pointer|data[0]      ;
; registers:bottom_pointer|output[4]     ; Merged with registers:bottom_pointer|data[4]   ;
; registers:\GEN_REG:0:BUSY|output[0]    ; Merged with registers:\GEN_REG:0:BUSY|data[0]  ;
; registers:\GEN_REG:1:BUSY|output[0]    ; Merged with registers:\GEN_REG:1:BUSY|data[0]  ;
; registers:\GEN_REG:2:BUSY|output[0]    ; Merged with registers:\GEN_REG:2:BUSY|data[0]  ;
; registers:\GEN_REG:3:BUSY|output[0]    ; Merged with registers:\GEN_REG:3:BUSY|data[0]  ;
; registers:\GEN_REG:4:BUSY|output[0]    ; Merged with registers:\GEN_REG:4:BUSY|data[0]  ;
; registers:\GEN_REG:5:BUSY|output[0]    ; Merged with registers:\GEN_REG:5:BUSY|data[0]  ;
; registers:\GEN_REG:6:BUSY|output[0]    ; Merged with registers:\GEN_REG:6:BUSY|data[0]  ;
; registers:\GEN_REG:7:BUSY|output[0]    ; Merged with registers:\GEN_REG:7:BUSY|data[0]  ;
; registers:\GEN_REG:8:BUSY|output[0]    ; Merged with registers:\GEN_REG:8:BUSY|data[0]  ;
; registers:\GEN_REG:9:BUSY|output[0]    ; Merged with registers:\GEN_REG:9:BUSY|data[0]  ;
; registers:\GEN_REG:10:BUSY|output[0]   ; Merged with registers:\GEN_REG:10:BUSY|data[0] ;
; registers:\GEN_REG:11:BUSY|output[0]   ; Merged with registers:\GEN_REG:11:BUSY|data[0] ;
; registers:\GEN_REG:12:BUSY|output[0]   ; Merged with registers:\GEN_REG:12:BUSY|data[0] ;
; registers:\GEN_REG:13:BUSY|output[0]   ; Merged with registers:\GEN_REG:13:BUSY|data[0] ;
; registers:\GEN_REG:14:BUSY|output[0]   ; Merged with registers:\GEN_REG:14:BUSY|data[0] ;
; registers:\GEN_REG:15:BUSY|output[0]   ; Merged with registers:\GEN_REG:15:BUSY|data[0] ;
; registers:\GEN_REG:16:BUSY|output[0]   ; Merged with registers:\GEN_REG:16:BUSY|data[0] ;
; registers:\GEN_REG:17:BUSY|output[0]   ; Merged with registers:\GEN_REG:17:BUSY|data[0] ;
; registers:\GEN_REG:18:BUSY|output[0]   ; Merged with registers:\GEN_REG:18:BUSY|data[0] ;
; registers:\GEN_REG:19:BUSY|output[0]   ; Merged with registers:\GEN_REG:19:BUSY|data[0] ;
; registers:\GEN_REG:20:BUSY|output[0]   ; Merged with registers:\GEN_REG:20:BUSY|data[0] ;
; registers:\GEN_REG:21:BUSY|output[0]   ; Merged with registers:\GEN_REG:21:BUSY|data[0] ;
; registers:\GEN_REG:22:BUSY|output[0]   ; Merged with registers:\GEN_REG:22:BUSY|data[0] ;
; registers:\GEN_REG:23:BUSY|output[0]   ; Merged with registers:\GEN_REG:23:BUSY|data[0] ;
; registers:\GEN_REG:24:BUSY|output[0]   ; Merged with registers:\GEN_REG:24:BUSY|data[0] ;
; registers:\GEN_REG:25:BUSY|output[0]   ; Merged with registers:\GEN_REG:25:BUSY|data[0] ;
; registers:\GEN_REG:26:BUSY|output[0]   ; Merged with registers:\GEN_REG:26:BUSY|data[0] ;
; registers:\GEN_REG:27:BUSY|output[0]   ; Merged with registers:\GEN_REG:27:BUSY|data[0] ;
; registers:\GEN_REG:28:BUSY|output[0]   ; Merged with registers:\GEN_REG:28:BUSY|data[0] ;
; registers:\GEN_REG:29:BUSY|output[0]   ; Merged with registers:\GEN_REG:29:BUSY|data[0] ;
; registers:\GEN_REG:30:BUSY|output[0]   ; Merged with registers:\GEN_REG:30:BUSY|data[0] ;
; registers:\GEN_REG:31:BUSY|output[0]   ; Merged with registers:\GEN_REG:31:BUSY|data[0] ;
; registers:bottom_pointer|output[3]     ; Merged with registers:bottom_pointer|data[3]   ;
; registers:bottom_pointer|output[2]     ; Merged with registers:bottom_pointer|data[2]   ;
; registers:bottom_pointer|output[1]     ; Merged with registers:bottom_pointer|data[1]   ;
; registers:bottom_pointer|output[0]     ; Merged with registers:bottom_pointer|data[0]   ;
; registers:top_pointer|data[0]          ; Stuck at GND due to stuck port data_in         ;
; registers:bottom_pointer|data[0..4]    ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:31:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:30:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:29:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:28:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:27:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:26:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:25:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:24:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:23:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:22:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:21:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:20:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:19:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:18:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:17:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:16:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:15:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:14:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:13:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:12:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:11:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:10:BUSY|data[0]     ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:9:BUSY|data[0]      ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:8:BUSY|data[0]      ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:7:BUSY|data[0]      ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:6:BUSY|data[0]      ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:5:BUSY|data[0]      ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:4:BUSY|data[0]      ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:3:BUSY|data[0]      ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:2:BUSY|data[0]      ; Stuck at GND due to stuck port data_in         ;
; registers:\GEN_REG:1:BUSY|data[0]      ; Lost fanout                                    ;
; Total Number of Removed Registers = 84 ;                                                ;
+----------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                         ;
+-------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+-------------------------------+---------------------------+-------------------------------------------------------------------------+
; registers:top_pointer|data[0] ; Stuck at GND              ; registers:\GEN_REG:31:BUSY|data[0], registers:\GEN_REG:30:BUSY|data[0], ;
;                               ; due to stuck port data_in ; registers:\GEN_REG:29:BUSY|data[0], registers:\GEN_REG:28:BUSY|data[0], ;
;                               ;                           ; registers:\GEN_REG:1:BUSY|data[0]                                       ;
+-------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ROB ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:0:INSTRUCTION_TYPE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:0:BUSY ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:0:VALIDITY ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:0:DATA ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:0:R_AFFECTED ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:1:INSTRUCTION_TYPE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:1:BUSY ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:1:VALIDITY ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:1:DATA ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:1:R_AFFECTED ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:2:INSTRUCTION_TYPE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:2:BUSY ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:2:VALIDITY ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:2:DATA ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:2:R_AFFECTED ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:3:INSTRUCTION_TYPE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:3:BUSY ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:3:VALIDITY ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:3:DATA ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:3:R_AFFECTED ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:4:INSTRUCTION_TYPE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:4:BUSY ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:4:VALIDITY ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:4:DATA ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:4:R_AFFECTED ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:5:INSTRUCTION_TYPE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:5:BUSY ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:5:VALIDITY ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:5:DATA ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:5:R_AFFECTED ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:6:INSTRUCTION_TYPE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:6:BUSY ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:6:VALIDITY ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:6:DATA ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:6:R_AFFECTED ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:7:INSTRUCTION_TYPE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:7:BUSY ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:7:VALIDITY ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:7:DATA ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:7:R_AFFECTED ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:8:INSTRUCTION_TYPE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:8:BUSY ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:8:VALIDITY ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:8:DATA ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:8:R_AFFECTED ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:9:INSTRUCTION_TYPE ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:9:BUSY ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:9:VALIDITY ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:9:DATA ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:9:R_AFFECTED ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:10:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:10:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:10:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:10:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:10:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:11:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:11:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:11:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:11:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:11:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:12:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:12:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:12:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:12:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:12:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:13:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:13:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:13:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:13:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:13:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:14:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:14:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:14:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:14:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:14:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:15:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:15:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:15:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:15:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:15:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:16:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:16:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:16:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:16:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:16:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:17:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:17:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:17:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:17:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:17:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:18:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:18:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:18:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:18:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:18:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:19:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:19:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:19:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:19:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:19:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:20:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:20:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:20:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:20:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:20:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:21:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:21:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:21:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:21:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:21:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:22:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:22:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:22:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:22:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:22:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:23:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:23:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:23:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:23:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:23:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:24:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:24:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:24:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:24:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:24:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:25:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:25:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:25:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:25:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:25:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:26:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:26:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:26:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:26:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:26:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:27:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:27:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:27:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:27:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:27:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:28:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:28:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:28:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:28:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:28:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:29:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:29:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:29:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:29:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:29:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:30:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:30:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:30:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:30:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:30:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:31:INSTRUCTION_TYPE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:31:BUSY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:31:VALIDITY ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:31:DATA ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:\GEN_REG:31:R_AFFECTED ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:top_pointer ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:bottom_pointer ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: adds:adder0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: adds:adder1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:stall_manage ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 1     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Port Connectivity Checks: "registers:stall_manage" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; enable ; Input ; Info     ; Stuck at VCC           ;
+--------+-------+----------+------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "adds:adder1"       ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; data2[4..1] ; Input ; Info     ; Stuck at GND ;
; data2[0]    ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+-----------------------------------------+
; Port Connectivity Checks: "adds:adder0" ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; data2 ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:31:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:31:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:31:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:31:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:30:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:30:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:30:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:30:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:29:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:29:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:29:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:29:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:28:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:28:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:28:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:28:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:27:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:27:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:27:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:27:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:26:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:26:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:26:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:26:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:25:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:25:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:25:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:25:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:24:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:24:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:24:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:24:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:23:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:23:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:23:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:23:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:22:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:22:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:22:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:22:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:21:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:21:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:21:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:21:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:20:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:20:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:20:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:20:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:19:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:19:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:19:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:19:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:18:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:18:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:18:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:18:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:17:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:17:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:17:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:17:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:16:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:16:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:16:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:16:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:15:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:15:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:15:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:15:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:14:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:14:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:14:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:14:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:13:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:13:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:13:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:13:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:12:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:12:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:12:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:12:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:11:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:11:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:11:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:11:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:10:R_AFFECTED"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:10:DATA"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:10:VALIDITY"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:10:INSTRUCTION_TYPE"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:9:R_AFFECTED"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:9:DATA"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:9:VALIDITY"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:9:INSTRUCTION_TYPE"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:8:R_AFFECTED"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:8:DATA"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:8:VALIDITY"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:8:INSTRUCTION_TYPE"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:7:R_AFFECTED"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:7:DATA"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:7:VALIDITY"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:7:INSTRUCTION_TYPE"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:6:R_AFFECTED"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:6:DATA"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:6:VALIDITY"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:6:INSTRUCTION_TYPE"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:5:R_AFFECTED"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:5:DATA"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:5:VALIDITY"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:5:INSTRUCTION_TYPE"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:4:R_AFFECTED"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:4:DATA"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:4:VALIDITY"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:4:INSTRUCTION_TYPE"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:3:R_AFFECTED"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:3:DATA"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:3:VALIDITY"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:3:INSTRUCTION_TYPE"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:2:R_AFFECTED"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:2:DATA"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:2:VALIDITY"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:2:INSTRUCTION_TYPE"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:1:R_AFFECTED"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:1:DATA"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:1:VALIDITY"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:1:INSTRUCTION_TYPE"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:0:R_AFFECTED"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:0:DATA"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:0:VALIDITY"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; input  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:\GEN_REG:0:INSTRUCTION_TYPE"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 253                         ;
; cycloneiii_ff         ; 2                           ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 3                           ;
;     normal            ; 3                           ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed May 03 11:08:24 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ROB -c ROB
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/inc.vhd
    Info (12022): Found design unit 1: inc-SYN File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd Line: 53
    Info (12023): Found entity 1: inc File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd
    Info (12022): Found design unit 1: registers-reg File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 13
    Info (12023): Found entity 1: registers File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/multiplexer.vhd
    Info (12022): Found design unit 1: multiplexer-m File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd Line: 17
    Info (12023): Found entity 1: multiplexer File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/demux.vhd
    Info (12022): Found design unit 1: demux-dm File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/demux.vhd Line: 17
    Info (12023): Found entity 1: demux File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/demux.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd
    Info (12022): Found design unit 1: components File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/rob.vhd
    Info (12022): Found design unit 1: ROB-files File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 41
    Info (12023): Found entity 1: ROB File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/adds.vhd
    Info (12022): Found design unit 1: adds-files File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd Line: 19
    Info (12023): Found entity 1: adds File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd Line: 11
Info (12127): Elaborating entity "ROB" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at ROB.vhd(23): used implicit default value for signal "valid_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at ROB.vhd(43): used implicit default value for signal "inst_type_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 43
Warning (10036): Verilog HDL or VHDL warning at ROB.vhd(43): object "inst_type_out" assigned a value but never read File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 43
Warning (10036): Verilog HDL or VHDL warning at ROB.vhd(44): object "rob_valid_out" assigned a value but never read File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 44
Warning (10541): VHDL Signal Declaration warning at ROB.vhd(44): used implicit default value for signal "inst_type_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 44
Warning (10541): VHDL Signal Declaration warning at ROB.vhd(44): used implicit default value for signal "rob_r_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 44
Warning (10036): Verilog HDL or VHDL warning at ROB.vhd(45): object "rob_data_out" assigned a value but never read File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 45
Warning (10541): VHDL Signal Declaration warning at ROB.vhd(46): used implicit default value for signal "rob_r_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at ROB.vhd(46): object "rob_r_out" assigned a value but never read File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 46
Warning (10541): VHDL Signal Declaration warning at ROB.vhd(47): used implicit default value for signal "bottom_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 47
Warning (10541): VHDL Signal Declaration warning at ROB.vhd(49): used implicit default value for signal "bottom_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 49
Warning (10492): VHDL Process Statement warning at ROB.vhd(114): signal "top_add_one" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 114
Warning (10492): VHDL Process Statement warning at ROB.vhd(115): signal "top_add_one" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 115
Warning (10492): VHDL Process Statement warning at ROB.vhd(116): signal "top_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 116
Warning (10492): VHDL Process Statement warning at ROB.vhd(117): signal "top_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 117
Warning (10492): VHDL Process Statement warning at ROB.vhd(121): signal "top_add_one" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 121
Warning (10492): VHDL Process Statement warning at ROB.vhd(122): signal "top_add_one" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 122
Warning (10492): VHDL Process Statement warning at ROB.vhd(123): signal "top_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 123
Warning (10492): VHDL Process Statement warning at ROB.vhd(124): signal "top_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 124
Warning (10631): VHDL Process Statement warning at ROB.vhd(109): inferring latch(es) for signal or variable "rob_busy_in", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (10631): VHDL Process Statement warning at ROB.vhd(109): inferring latch(es) for signal or variable "rob_busy_en", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (10631): VHDL Process Statement warning at ROB.vhd(146): inferring latch(es) for signal or variable "rob_valid_in", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Warning (10631): VHDL Process Statement warning at ROB.vhd(146): inferring latch(es) for signal or variable "rob_valid_en", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Warning (10631): VHDL Process Statement warning at ROB.vhd(146): inferring latch(es) for signal or variable "rob_data_in", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Warning (10631): VHDL Process Statement warning at ROB.vhd(146): inferring latch(es) for signal or variable "rob_data_en", which holds its previous value in one or more paths through the process File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Warning (10492): VHDL Process Statement warning at ROB.vhd(217): signal "rob_busy_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 217
Warning (10492): VHDL Process Statement warning at ROB.vhd(220): signal "rob_busy_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 220
Info (10041): Inferred latch for "rob_data_en[31][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[30][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[29][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[28][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[27][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[26][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[25][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[24][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[23][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[22][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[21][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[20][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[19][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[18][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[17][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[16][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[15][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[14][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[13][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[12][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[11][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[10][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[9][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[8][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[7][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[6][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[5][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[4][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[3][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[2][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[1][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_en[0][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[31][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[30][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[29][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[28][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[27][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[26][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[25][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[24][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[23][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[22][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[21][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[20][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[19][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[18][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[17][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[16][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[15][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[14][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[13][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[12][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[11][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[10][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[9][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[8][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[7][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[6][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[5][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[4][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[3][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[2][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[1][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][1]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][2]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][3]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][4]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][5]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][6]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][7]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][8]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][9]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][10]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][11]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][12]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][13]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][14]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_data_in[0][15]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[31][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[30][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[29][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[28][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[27][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[26][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[25][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[24][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[23][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[22][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[21][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[20][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[19][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[18][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[17][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[16][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[15][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[14][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[13][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[12][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[11][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[10][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[9][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[8][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[7][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[6][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[5][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[4][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[3][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[2][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[1][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_en[0][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[31][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[30][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[29][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[28][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[27][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[26][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[25][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[24][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[23][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[22][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[21][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[20][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[19][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[18][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[17][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[16][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[15][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[14][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[13][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[12][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[11][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[10][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[9][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[8][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[7][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[6][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[5][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[4][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[3][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[2][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[1][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_valid_in[0][0]" at ROB.vhd(146) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 146
Info (10041): Inferred latch for "rob_busy_en[31][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[30][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[29][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[28][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[27][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[26][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[25][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[24][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[23][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[22][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[21][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[20][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[19][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[18][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[17][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[16][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[15][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[14][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[13][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[12][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[11][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[10][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[9][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[8][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[7][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[6][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[5][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[4][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[3][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[2][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[1][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_en[0][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[31][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[30][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[29][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[28][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[27][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[26][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[25][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[24][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[23][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[22][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[21][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[20][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[19][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[18][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[17][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[16][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[15][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[14][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[13][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[12][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[11][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[10][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[9][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[8][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[7][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[6][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[5][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[4][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[3][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[2][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[1][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (10041): Inferred latch for "rob_busy_in[0][0]" at ROB.vhd(109) File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Info (12128): Elaborating entity "registers" for hierarchy "registers:\GEN_REG:0:INSTRUCTION_TYPE" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 57
Info (12128): Elaborating entity "registers" for hierarchy "registers:\GEN_REG:0:BUSY" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 63
Info (12128): Elaborating entity "registers" for hierarchy "registers:\GEN_REG:0:DATA" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 75
Info (12128): Elaborating entity "registers" for hierarchy "registers:\GEN_REG:0:R_AFFECTED" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 81
Info (12128): Elaborating entity "registers" for hierarchy "registers:top_pointer" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 92
Info (12128): Elaborating entity "adds" for hierarchy "adds:adder0" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 129
Warning (14026): LATCH primitive "rob_busy_in[0][0]" is permanently enabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14026): LATCH primitive "rob_busy_en[0][0]" is permanently enabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[31][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[30][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[29][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[28][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[27][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[26][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[25][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[24][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[23][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[22][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[21][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[20][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[19][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[18][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[17][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[16][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[15][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[14][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[13][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[12][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[11][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[10][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[9][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[8][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[7][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[6][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[5][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[4][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[3][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_en[2][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14026): LATCH primitive "rob_busy_en[1][0]" is permanently enabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[31][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[30][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[29][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[28][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[27][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[26][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[25][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[24][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[23][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[22][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[21][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[20][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[19][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[18][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[17][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[16][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[15][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[14][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[13][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[12][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[11][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[10][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[9][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[8][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[7][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[6][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[5][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[4][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[3][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14025): LATCH primitive "rob_busy_in[2][0]" is permanently disabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14026): LATCH primitive "rob_busy_in[1][0]" is permanently enabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14026): LATCH primitive "rob_busy_in[0][0]" is permanently enabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14026): LATCH primitive "rob_busy_en[0][0]" is permanently enabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14026): LATCH primitive "rob_busy_en[1][0]" is permanently enabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (14026): LATCH primitive "rob_busy_in[1][0]" is permanently enabled File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 109
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "valid_out[31][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[30][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[29][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[28][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[27][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[26][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[25][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[24][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[23][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[22][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[21][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[20][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[19][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[18][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[17][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[16][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[15][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[14][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[13][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[12][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[11][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[10][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[9][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[8][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[7][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[6][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[5][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[4][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[3][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[2][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[1][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
    Warning (13410): Pin "valid_out[0][0]" is stuck at GND File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 216 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "broadcast[4][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][3]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][4]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][5]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][6]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][7]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][8]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][9]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][10]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][11]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][12]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][13]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][14]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][15]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][16]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][17]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][18]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][19]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][20]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[4][21]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][3]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][4]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][5]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][6]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][7]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][8]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][9]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][10]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][11]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][12]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][13]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][14]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][15]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][16]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][17]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][18]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][19]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][20]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[3][21]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][3]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][4]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][5]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][6]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][7]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][8]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][9]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][10]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][11]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][12]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][13]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][14]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][15]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][16]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][17]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][18]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][19]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][20]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[2][21]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][3]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][4]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][5]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][6]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][7]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][8]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][9]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][10]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][11]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][12]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][13]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][14]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][15]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][16]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][17]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][18]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][19]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][20]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[1][21]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][3]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][4]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][5]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][6]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][7]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][8]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][9]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][10]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][11]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][12]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][13]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][14]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][15]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][16]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][17]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][18]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][19]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][20]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "broadcast[0][21]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 16
    Warning (15610): No output dependent on input pin "valid_in[31][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[30][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[29][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[28][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[27][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[26][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[25][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[24][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[23][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[22][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[21][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[20][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[19][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[18][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[17][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[16][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[15][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[14][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[13][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[12][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[11][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[10][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[9][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[8][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[7][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[6][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[5][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[4][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[3][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[2][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[1][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_in[0][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 22
    Warning (15610): No output dependent on input pin "valid_en[31][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[30][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[29][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[28][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[27][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[26][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[25][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[24][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[23][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[22][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[21][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[20][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[19][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[18][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[17][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[16][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[15][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[14][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[13][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[12][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[11][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[10][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[9][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[8][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[7][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[6][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[5][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[4][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[3][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[2][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[1][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "valid_en[0][0]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 24
    Warning (15610): No output dependent on input pin "instruction1[1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[3]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[4]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[5]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[6]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[7]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[8]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[9]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[10]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[11]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[12]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[13]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[14]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[15]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[16]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[17]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[18]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[19]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[20]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction1[21]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 27
    Warning (15610): No output dependent on input pin "instruction2[1]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[2]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[3]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[4]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[5]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[6]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[7]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[8]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[9]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[10]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[11]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[12]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[13]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[14]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[15]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[16]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[17]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[18]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[19]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[20]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
    Warning (15610): No output dependent on input pin "instruction2[21]" File: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd Line: 28
Info (21057): Implemented 255 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 220 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 2 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 345 warnings
    Info: Peak virtual memory: 683 megabytes
    Info: Processing ended: Wed May 03 11:08:40 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:35


