$date
	Wed Apr 23 22:36:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_processing_tb $end
$var wire 1 ! wr_en $end
$var wire 16 " result_data [15:0] $end
$var reg 16 # adc_data [15:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 1 & valid_in $end
$scope module uut $end
$var wire 16 ' adc_data [15:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 1 & valid_in $end
$var parameter 32 ( SCALE $end
$var parameter 32 ) SHIFT $end
$var reg 16 * result_data [15:0] $end
$var reg 32 + scaled_temp [31:0] $end
$var reg 1 ! wr_en $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 )
b1111101000 (
$end
#0
$dumpvars
b0 +
b0 *
b0 '
0&
1%
0$
b0 #
b0 "
0!
$end
#10000
1$
#20000
0$
#30000
1$
#40000
0$
0%
#50000
1!
1&
1$
#60000
0$
#70000
0!
0&
1$
#80000
0$
#90000
1$
#100000
0$
#110000
1!
b111110100000000000000000 +
1&
b100000000000000 #
b100000000000000 '
1$
#120000
0$
#130000
0!
0&
1$
#140000
0$
#150000
1$
#160000
0$
#170000
1!
b11111010 "
b11111010 *
b1111101000000000000000000 +
1&
b1000000000000000 #
b1000000000000000 '
1$
#180000
0$
#190000
0!
0&
1$
#200000
0$
#210000
1$
#220000
0$
#230000
1!
b111110100 "
b111110100 *
b10111011100000000000000000 +
1&
b1100000000000000 #
b1100000000000000 '
1$
#240000
0$
#250000
0!
0&
1$
#260000
0$
#270000
1$
#280000
0$
#290000
1!
b1011101110 "
b1011101110 *
b11111001111111110000011000 +
1&
b1111111111111111 #
b1111111111111111 '
1$
#300000
0$
#310000
0!
0&
1$
#320000
0$
#330000
1$
#340000
0$
#350000
1$
#360000
0$
#370000
1$
#380000
0$
#390000
1$
#400000
0$
#410000
1$
