// Seed: 3258284902
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  specify
    (id_8 *> id_9) = (1, !(id_9): 1  : 1);
    (id_10 => id_11) = 1;
  endspecify
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wand id_2,
    input uwire id_3,
    output wand id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri0 id_9,
    output tri1 id_10,
    input wor id_11,
    output wor id_12,
    input wire id_13,
    input tri0 id_14,
    input tri id_15,
    input wand id_16,
    input wand id_17,
    output tri0 id_18,
    input supply1 id_19
);
  wire id_21;
  tri  id_22;
  assign id_22 = 1 == id_17 ? id_3 : id_3 == 1;
  module_0(
      id_21, id_21, id_21, id_21, id_21, id_21, id_21
  ); timeunit 1ps;
endmodule
